-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity conv_kernel_controller is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    layer_cnt_read : IN STD_LOGIC_VECTOR (31 downto 0);
    nif_read : IN STD_LOGIC_VECTOR (31 downto 0);
    nof_read : IN STD_LOGIC_VECTOR (31 downto 0);
    noy_read : IN STD_LOGIC_VECTOR (31 downto 0);
    nox_read : IN STD_LOGIC_VECTOR (31 downto 0);
    nkx_read : IN STD_LOGIC_VECTOR (31 downto 0);
    nky_read : IN STD_LOGIC_VECTOR (31 downto 0);
    stride_read : IN STD_LOGIC_VECTOR (31 downto 0);
    pad_read : IN STD_LOGIC_VECTOR (31 downto 0);
    bb_en_read : IN STD_LOGIC;
    conv_en_read : IN STD_LOGIC;
    bn_en_read : IN STD_LOGIC;
    skip_en_read : IN STD_LOGIC;
    relu_en_read : IN STD_LOGIC;
    max_pool_en_read : IN STD_LOGIC;
    avg_pool_en_read : IN STD_LOGIC;
    fc_en_read : IN STD_LOGIC;
    base_addr_in_read : IN STD_LOGIC_VECTOR (31 downto 0);
    base_addr_out_read : IN STD_LOGIC_VECTOR (31 downto 0);
    base_addr_add_read : IN STD_LOGIC_VECTOR (31 downto 0);
    weight_base_read : IN STD_LOGIC_VECTOR (31 downto 0);
    weight_size_read : IN STD_LOGIC_VECTOR (31 downto 0);
    bn_weight_base_read : IN STD_LOGIC_VECTOR (31 downto 0);
    bn_weight_size_read : IN STD_LOGIC_VECTOR (31 downto 0);
    in_size_read : IN STD_LOGIC_VECTOR (31 downto 0);
    out_size_read : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (0 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_19 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_20 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_21 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_22 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_23 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_24 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of conv_kernel_controller is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv13_1500 : STD_LOGIC_VECTOR (12 downto 0) := "1010100000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv15_4400 : STD_LOGIC_VECTOR (14 downto 0) := "100010000000000";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv6_21 : STD_LOGIC_VECTOR (5 downto 0) := "100001";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv7_5A : STD_LOGIC_VECTOR (6 downto 0) := "1011010";
    constant ap_const_lv8_88 : STD_LOGIC_VECTOR (7 downto 0) := "10001000";
    constant ap_const_lv8_8 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv15_7500 : STD_LOGIC_VECTOR (14 downto 0) := "111010100000000";
    constant ap_const_lv12_895 : STD_LOGIC_VECTOR (11 downto 0) := "100010010101";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv10_240 : STD_LOGIC_VECTOR (9 downto 0) := "1001000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv7_49 : STD_LOGIC_VECTOR (6 downto 0) := "1001001";
    constant ap_const_lv7_18 : STD_LOGIC_VECTOR (6 downto 0) := "0011000";
    constant ap_const_lv12_655 : STD_LOGIC_VECTOR (11 downto 0) := "011001010101";
    constant ap_const_lv8_B1 : STD_LOGIC_VECTOR (7 downto 0) := "10110001";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv12_635 : STD_LOGIC_VECTOR (11 downto 0) := "011000110101";
    constant ap_const_lv10_20 : STD_LOGIC_VECTOR (9 downto 0) := "0000100000";
    constant ap_const_lv8_99 : STD_LOGIC_VECTOR (7 downto 0) := "10011001";
    constant ap_const_lv12_3F5 : STD_LOGIC_VECTOR (11 downto 0) := "001111110101";
    constant ap_const_lv8_81 : STD_LOGIC_VECTOR (7 downto 0) := "10000001";
    constant ap_const_lv12_2D5 : STD_LOGIC_VECTOR (11 downto 0) := "001011010101";
    constant ap_const_lv10_120 : STD_LOGIC_VECTOR (9 downto 0) := "0100100000";
    constant ap_const_lv8_69 : STD_LOGIC_VECTOR (7 downto 0) := "01101001";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv10_310 : STD_LOGIC_VECTOR (9 downto 0) := "1100010000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv12_245 : STD_LOGIC_VECTOR (11 downto 0) := "001001000101";
    constant ap_const_lv10_90 : STD_LOGIC_VECTOR (9 downto 0) := "0010010000";
    constant ap_const_lv8_5D : STD_LOGIC_VECTOR (7 downto 0) := "01011101";
    constant ap_const_lv7_C : STD_LOGIC_VECTOR (6 downto 0) := "0001100";
    constant ap_const_lv12_1B5 : STD_LOGIC_VECTOR (11 downto 0) := "000110110101";
    constant ap_const_lv8_51 : STD_LOGIC_VECTOR (7 downto 0) := "01010001";
    constant ap_const_lv12_1AD : STD_LOGIC_VECTOR (11 downto 0) := "000110101101";
    constant ap_const_lv10_8 : STD_LOGIC_VECTOR (9 downto 0) := "0000001000";
    constant ap_const_lv8_45 : STD_LOGIC_VECTOR (7 downto 0) := "01000101";
    constant ap_const_lv12_11D : STD_LOGIC_VECTOR (11 downto 0) := "000100011101";
    constant ap_const_lv8_39 : STD_LOGIC_VECTOR (7 downto 0) := "00111001";
    constant ap_const_lv12_D5 : STD_LOGIC_VECTOR (11 downto 0) := "000011010101";
    constant ap_const_lv10_48 : STD_LOGIC_VECTOR (9 downto 0) := "0001001000";
    constant ap_const_lv8_2D : STD_LOGIC_VECTOR (7 downto 0) := "00101101";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv11_620 : STD_LOGIC_VECTOR (10 downto 0) := "11000100000";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv12_B1 : STD_LOGIC_VECTOR (11 downto 0) := "000010110001";
    constant ap_const_lv10_24 : STD_LOGIC_VECTOR (9 downto 0) := "0000100100";
    constant ap_const_lv8_27 : STD_LOGIC_VECTOR (7 downto 0) := "00100111";
    constant ap_const_lv7_6 : STD_LOGIC_VECTOR (6 downto 0) := "0000110";
    constant ap_const_lv12_8D : STD_LOGIC_VECTOR (11 downto 0) := "000010001101";
    constant ap_const_lv8_21 : STD_LOGIC_VECTOR (7 downto 0) := "00100001";
    constant ap_const_lv12_8B : STD_LOGIC_VECTOR (11 downto 0) := "000010001011";
    constant ap_const_lv10_2 : STD_LOGIC_VECTOR (9 downto 0) := "0000000010";
    constant ap_const_lv8_1B : STD_LOGIC_VECTOR (7 downto 0) := "00011011";
    constant ap_const_lv12_67 : STD_LOGIC_VECTOR (11 downto 0) := "000001100111";
    constant ap_const_lv8_15 : STD_LOGIC_VECTOR (7 downto 0) := "00010101";
    constant ap_const_lv12_55 : STD_LOGIC_VECTOR (11 downto 0) := "000001010101";
    constant ap_const_lv10_12 : STD_LOGIC_VECTOR (9 downto 0) := "0000010010";
    constant ap_const_lv8_F : STD_LOGIC_VECTOR (7 downto 0) := "00001111";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv12_C40 : STD_LOGIC_VECTOR (11 downto 0) := "110001000000";
    constant ap_const_lv6_38 : STD_LOGIC_VECTOR (5 downto 0) := "111000";
    constant ap_const_lv12_4C : STD_LOGIC_VECTOR (11 downto 0) := "000001001100";
    constant ap_const_lv10_9 : STD_LOGIC_VECTOR (9 downto 0) := "0000001001";
    constant ap_const_lv8_C : STD_LOGIC_VECTOR (7 downto 0) := "00001100";
    constant ap_const_lv7_3 : STD_LOGIC_VECTOR (6 downto 0) := "0000011";
    constant ap_const_lv12_43 : STD_LOGIC_VECTOR (11 downto 0) := "000001000011";
    constant ap_const_lv8_9 : STD_LOGIC_VECTOR (7 downto 0) := "00001001";
    constant ap_const_lv12_3A : STD_LOGIC_VECTOR (11 downto 0) := "000000111010";
    constant ap_const_lv8_6 : STD_LOGIC_VECTOR (7 downto 0) := "00000110";
    constant ap_const_lv12_31 : STD_LOGIC_VECTOR (11 downto 0) := "000000110001";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv13_1100 : STD_LOGIC_VECTOR (12 downto 0) := "1000100000000";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv7_70 : STD_LOGIC_VECTOR (6 downto 0) := "1110000";
    constant ap_const_lv10_31 : STD_LOGIC_VECTOR (9 downto 0) := "0000110001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal layer_cnt_read_1_read_fu_438_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_write_flag24_0_phi_fu_447_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_write_flag24_1_phi_fu_458_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_avg_pool_en_1_phi_fu_469_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_fc_en_1_phi_fu_480_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_base_addr_in_1_phi_fu_491_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_phi_mux_base_addr_out_1_phi_fu_502_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_nof_1_phi_fu_513_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_bn_weight_base_1_phi_fu_524_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_bn_weight_size_1_phi_fu_535_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_in_size_1_phi_fu_546_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_write_flag24_2_phi_fu_557_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_bb_en_2_phi_fu_568_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_avg_pool_en_2_phi_fu_579_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_fc_en_2_phi_fu_590_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_base_addr_in_2_phi_fu_601_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_in_1_cast_fu_6991_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_nox_2_phi_fu_611_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_base_addr_out_2_phi_fu_622_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_nof_2_phi_fu_633_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_bn_weight_base_2_phi_fu_644_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_bn_weight_size_2_phi_fu_655_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_in_size_2_phi_fu_666_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_out_size_2_phi_fu_677_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal nof_1_cast12_fu_6996_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_write_flag24_3_phi_fu_687_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_bb_en_3_phi_fu_698_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_pad_3_phi_fu_709_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_skip_en_3_phi_fu_720_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_avg_pool_en_3_phi_fu_731_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_fc_en_3_phi_fu_742_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_base_addr_in_3_phi_fu_753_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_nox_3_phi_fu_764_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_base_addr_out_3_phi_fu_775_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_weight_base_3_phi_fu_786_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_weight_size_3_phi_fu_797_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_nof_3_phi_fu_808_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_bn_weight_base_3_phi_fu_819_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal bn_weight_base_2_cast_fu_7001_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_bn_weight_size_3_phi_fu_829_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_in_size_3_phi_fu_840_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_out_size_3_phi_fu_851_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_write_flag24_4_phi_fu_862_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_bb_en_4_phi_fu_873_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_pad_4_phi_fu_884_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_skip_en_4_phi_fu_895_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_relu_en_4_phi_fu_906_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_avg_pool_en_4_phi_fu_917_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_fc_en_4_phi_fu_928_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_base_addr_in_4_phi_fu_939_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_nox_4_phi_fu_950_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_base_addr_out_4_phi_fu_961_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_weight_base_4_phi_fu_972_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_weight_size_4_phi_fu_983_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_nof_4_phi_fu_994_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_bn_weight_base_4_phi_fu_1005_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal bn_weight_base_3_cast_fu_7006_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_bn_weight_size_4_phi_fu_1015_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_in_size_4_phi_fu_1026_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_out_size_4_phi_fu_1037_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_write_flag24_5_phi_fu_1048_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_bb_en_5_phi_fu_1059_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_pad_5_phi_fu_1070_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_conv_en_5_phi_fu_1081_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_stride_5_phi_fu_1092_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal pad_4_cast_fu_7020_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_skip_en_5_phi_fu_1102_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_relu_en_5_phi_fu_1113_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_nky_5_phi_fu_1124_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal nky_4_cast_fu_7011_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_avg_pool_en_5_phi_fu_1134_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_fc_en_5_phi_fu_1145_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_base_addr_in_5_phi_fu_1156_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_nox_5_phi_fu_1167_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_base_addr_out_5_phi_fu_1178_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_base_addr_add_5_phi_fu_1189_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_phi_mux_weight_base_5_phi_fu_1200_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_weight_size_5_phi_fu_1211_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_nof_5_phi_fu_1222_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_bn_weight_base_5_phi_fu_1233_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_bn_weight_size_5_phi_fu_1244_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_in_size_5_phi_fu_1255_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_out_size_5_phi_fu_1266_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_write_flag24_6_phi_fu_1277_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_bb_en_6_phi_fu_1288_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_pad_6_phi_fu_1299_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_conv_en_6_phi_fu_1310_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_stride_6_phi_fu_1321_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_skip_en_6_phi_fu_1332_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_relu_en_6_phi_fu_1343_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_nky_6_phi_fu_1354_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_avg_pool_en_6_phi_fu_1365_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_fc_en_6_phi_fu_1376_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_base_addr_in_6_phi_fu_1387_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_nox_6_phi_fu_1398_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_base_addr_out_6_phi_fu_1409_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_base_addr_add_6_phi_fu_1420_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_phi_mux_weight_base_6_phi_fu_1431_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_weight_size_6_phi_fu_1442_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_nof_6_phi_fu_1453_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_bn_weight_base_6_phi_fu_1464_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_bn_weight_size_6_phi_fu_1475_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_in_size_6_phi_fu_1486_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_out_size_6_phi_fu_1497_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_write_flag24_7_phi_fu_1508_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_bb_en_7_phi_fu_1519_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_pad_7_phi_fu_1530_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_conv_en_7_phi_fu_1541_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_stride_7_phi_fu_1552_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_skip_en_7_phi_fu_1563_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_relu_en_7_phi_fu_1574_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_nky_7_phi_fu_1585_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_avg_pool_en_7_phi_fu_1596_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_fc_en_7_phi_fu_1607_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_base_addr_in_7_phi_fu_1618_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_nox_7_phi_fu_1629_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_base_addr_out_7_phi_fu_1640_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_base_addr_add_7_phi_fu_1651_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_phi_mux_weight_base_7_phi_fu_1662_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_weight_size_7_phi_fu_1673_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_nof_7_phi_fu_1684_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_bn_weight_base_7_phi_fu_1695_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_bn_weight_size_7_phi_fu_1706_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_nif_7_phi_fu_1717_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_in_size_7_phi_fu_1728_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal in_size_6_cast_cast_cast_cast_fu_7029_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_out_size_7_phi_fu_1738_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_write_flag24_8_phi_fu_1749_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_bb_en_8_phi_fu_1760_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_pad_8_phi_fu_1771_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_conv_en_8_phi_fu_1782_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_stride_8_phi_fu_1793_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_skip_en_8_phi_fu_1804_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_relu_en_8_phi_fu_1815_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_nky_8_phi_fu_1826_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_avg_pool_en_8_phi_fu_1837_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_fc_en_8_phi_fu_1848_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_base_addr_in_8_phi_fu_1859_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_nox_8_phi_fu_1870_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal nox_7_cast_cast_cast_cast_fu_7052_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_base_addr_out_8_phi_fu_1880_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_base_addr_add_8_phi_fu_1891_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_add_7_cast_fu_7034_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_weight_base_8_phi_fu_1901_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_weight_size_8_phi_fu_1912_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_nof_8_phi_fu_1923_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_bn_weight_base_8_phi_fu_1934_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_bn_weight_size_8_phi_fu_1945_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_nif_8_phi_fu_1956_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_in_size_8_phi_fu_1967_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_out_size_8_phi_fu_1978_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal out_size_7_cast_cast_cast_cast_fu_7043_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_write_flag24_9_phi_fu_1988_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_bb_en_9_phi_fu_1999_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_pad_9_phi_fu_2010_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_conv_en_9_phi_fu_2021_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_stride_9_phi_fu_2032_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_skip_en_9_phi_fu_2043_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_relu_en_9_phi_fu_2054_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_nky_9_phi_fu_2065_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_avg_pool_en_9_phi_fu_2076_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_fc_en_9_phi_fu_2087_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_base_addr_in_9_phi_fu_2098_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_nox_9_phi_fu_2109_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_base_addr_out_9_phi_fu_2120_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_base_addr_add_9_phi_fu_2131_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_weight_base_9_phi_fu_2142_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_weight_size_9_phi_fu_2153_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_nof_9_phi_fu_2164_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_bn_weight_base_9_phi_fu_2175_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_bn_weight_size_9_phi_fu_2186_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_nif_9_phi_fu_2197_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_in_size_9_phi_fu_2208_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_out_size_9_phi_fu_2219_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_write_flag24_10_phi_fu_2230_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_bb_en_10_phi_fu_2242_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_pad_10_phi_fu_2254_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_conv_en_10_phi_fu_2266_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_stride_10_phi_fu_2278_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_skip_en_10_phi_fu_2290_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_relu_en_10_phi_fu_2302_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_nky_10_phi_fu_2314_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_avg_pool_en_10_phi_fu_2326_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_fc_en_10_phi_fu_2338_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_base_addr_in_10_phi_fu_2350_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_nox_10_phi_fu_2362_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_base_addr_out_10_phi_fu_2374_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_base_addr_add_10_phi_fu_2386_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_weight_base_10_phi_fu_2398_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_weight_size_10_phi_fu_2410_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_nof_10_phi_fu_2422_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_bn_weight_base_10_phi_fu_2434_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_bn_weight_size_10_phi_fu_2446_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_nif_10_phi_fu_2458_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_in_size_10_phi_fu_2470_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_out_size_10_phi_fu_2482_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal write_flag24_11_reg_2491 : STD_LOGIC_VECTOR (0 downto 0);
    signal bb_en_11_reg_2503 : STD_LOGIC_VECTOR (0 downto 0);
    signal pad_11_reg_2515 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_en_11_reg_2527 : STD_LOGIC_VECTOR (0 downto 0);
    signal stride_11_reg_2539 : STD_LOGIC_VECTOR (1 downto 0);
    signal skip_en_11_reg_2551 : STD_LOGIC_VECTOR (0 downto 0);
    signal relu_en_11_reg_2563 : STD_LOGIC_VECTOR (0 downto 0);
    signal nky_11_reg_2575 : STD_LOGIC_VECTOR (1 downto 0);
    signal avg_pool_en_11_reg_2587 : STD_LOGIC_VECTOR (0 downto 0);
    signal fc_en_11_reg_2599 : STD_LOGIC_VECTOR (0 downto 0);
    signal base_addr_in_11_reg_2611 : STD_LOGIC_VECTOR (14 downto 0);
    signal nox_11_reg_2623 : STD_LOGIC_VECTOR (3 downto 0);
    signal base_addr_out_11_reg_2635 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_add_11_reg_2647 : STD_LOGIC_VECTOR (14 downto 0);
    signal weight_base_11_reg_2659 : STD_LOGIC_VECTOR (11 downto 0);
    signal weight_size_11_reg_2671 : STD_LOGIC_VECTOR (9 downto 0);
    signal nof_11_reg_2683 : STD_LOGIC_VECTOR (3 downto 0);
    signal bn_weight_base_11_reg_2695 : STD_LOGIC_VECTOR (7 downto 0);
    signal bn_weight_size_11_reg_2707 : STD_LOGIC_VECTOR (6 downto 0);
    signal nif_11_reg_2719 : STD_LOGIC_VECTOR (3 downto 0);
    signal in_size_11_reg_2731 : STD_LOGIC_VECTOR (9 downto 0);
    signal out_size_11_reg_2743 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_write_flag24_12_phi_fu_2759_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal write_flag24_12_reg_2755 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_phi_mux_bb_en_12_phi_fu_2771_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal bb_en_12_reg_2767 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_pad_12_phi_fu_2783_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal pad_12_reg_2779 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_conv_en_12_phi_fu_2795_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_en_12_reg_2791 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_stride_12_phi_fu_2807_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal stride_12_reg_2803 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_skip_en_12_phi_fu_2819_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal skip_en_12_reg_2815 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_relu_en_12_phi_fu_2831_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal relu_en_12_reg_2827 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_nky_12_phi_fu_2843_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal nky_12_reg_2839 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_avg_pool_en_12_phi_fu_2855_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal avg_pool_en_12_reg_2851 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_fc_en_12_phi_fu_2867_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal fc_en_12_reg_2863 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_base_addr_in_12_phi_fu_2879_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_in_12_reg_2875 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_nox_12_phi_fu_2891_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal nox_12_reg_2887 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_base_addr_out_12_phi_fu_2903_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_out_12_reg_2899 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_base_addr_add_12_phi_fu_2915_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_add_12_reg_2911 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_weight_base_12_phi_fu_2927_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal weight_base_12_reg_2923 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_weight_size_12_phi_fu_2939_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal weight_size_12_reg_2935 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_nof_12_phi_fu_2951_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal nof_12_reg_2947 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_bn_weight_base_12_phi_fu_2963_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal bn_weight_base_12_reg_2959 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_bn_weight_size_12_phi_fu_2975_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal bn_weight_size_12_reg_2971 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_nif_12_phi_fu_2987_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal nif_12_reg_2983 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_in_size_12_phi_fu_2999_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal in_size_12_reg_2995 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_out_size_12_phi_fu_3011_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal out_size_12_reg_3007 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_write_flag24_13_phi_fu_3023_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal write_flag24_13_reg_3019 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_bb_en_13_phi_fu_3035_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal bb_en_13_reg_3031 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_pad_13_phi_fu_3047_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal pad_13_reg_3043 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_conv_en_13_phi_fu_3059_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_en_13_reg_3055 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_stride_13_phi_fu_3071_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal stride_13_reg_3067 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_skip_en_13_phi_fu_3083_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal skip_en_13_reg_3079 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_relu_en_13_phi_fu_3095_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal relu_en_13_reg_3091 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_nky_13_phi_fu_3107_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal nky_13_reg_3103 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_avg_pool_en_13_phi_fu_3119_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal avg_pool_en_13_reg_3115 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_fc_en_13_phi_fu_3131_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal fc_en_13_reg_3127 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_base_addr_in_13_phi_fu_3143_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_in_13_reg_3139 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_nox_13_phi_fu_3155_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal nox_13_reg_3151 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_base_addr_out_13_phi_fu_3167_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_out_13_reg_3163 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_base_addr_add_13_phi_fu_3179_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_add_13_reg_3175 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_weight_base_13_phi_fu_3191_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal weight_base_13_reg_3187 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_weight_size_13_phi_fu_3203_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal weight_size_13_reg_3199 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_nof_13_phi_fu_3215_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal nof_13_reg_3211 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_bn_weight_base_13_phi_fu_3227_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal bn_weight_base_13_reg_3223 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_bn_weight_size_13_phi_fu_3239_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal bn_weight_size_13_reg_3235 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_nif_13_phi_fu_3251_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal nif_13_reg_3247 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_in_size_13_phi_fu_3263_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal in_size_13_reg_3259 : STD_LOGIC_VECTOR (10 downto 0);
    signal in_size_12_cast_fu_7057_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_mux_out_size_13_phi_fu_3274_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal out_size_13_reg_3270 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_write_flag24_14_phi_fu_3286_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal write_flag24_14_reg_3282 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_bb_en_14_phi_fu_3298_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal bb_en_14_reg_3294 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_pad_14_phi_fu_3310_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal pad_14_reg_3306 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_conv_en_14_phi_fu_3322_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_en_14_reg_3318 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_stride_14_phi_fu_3334_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal stride_14_reg_3330 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_skip_en_14_phi_fu_3346_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal skip_en_14_reg_3342 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_relu_en_14_phi_fu_3358_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal relu_en_14_reg_3354 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_nky_14_phi_fu_3370_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal nky_14_reg_3366 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_avg_pool_en_14_phi_fu_3382_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal avg_pool_en_14_reg_3378 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_fc_en_14_phi_fu_3394_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal fc_en_14_reg_3390 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_base_addr_in_14_phi_fu_3406_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_in_14_reg_3402 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_nox_14_phi_fu_3418_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal nox_14_reg_3414 : STD_LOGIC_VECTOR (4 downto 0);
    signal nox_13_cast_fu_7067_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_base_addr_out_14_phi_fu_3429_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_out_14_reg_3425 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_base_addr_add_14_phi_fu_3441_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_add_14_reg_3437 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_weight_base_14_phi_fu_3453_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal weight_base_14_reg_3449 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_weight_size_14_phi_fu_3465_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal weight_size_14_reg_3461 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_nof_14_phi_fu_3477_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal nof_14_reg_3473 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_bn_weight_base_14_phi_fu_3489_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal bn_weight_base_14_reg_3485 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_bn_weight_size_14_phi_fu_3501_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal bn_weight_size_14_reg_3497 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_nif_14_phi_fu_3513_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal nif_14_reg_3509 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_in_size_14_phi_fu_3525_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal in_size_14_reg_3521 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_mux_out_size_14_phi_fu_3537_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal out_size_14_reg_3533 : STD_LOGIC_VECTOR (10 downto 0);
    signal out_size_13_cast_fu_7062_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_mux_write_flag24_15_phi_fu_3548_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal write_flag24_15_reg_3544 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_bb_en_15_phi_fu_3560_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal bb_en_15_reg_3556 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_pad_15_phi_fu_3572_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal pad_15_reg_3568 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_conv_en_15_phi_fu_3584_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_en_15_reg_3580 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_stride_15_phi_fu_3596_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal stride_15_reg_3592 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_skip_en_15_phi_fu_3608_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal skip_en_15_reg_3604 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_relu_en_15_phi_fu_3620_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal relu_en_15_reg_3616 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_nky_15_phi_fu_3632_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal nky_15_reg_3628 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_avg_pool_en_15_phi_fu_3644_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal avg_pool_en_15_reg_3640 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_fc_en_15_phi_fu_3656_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal fc_en_15_reg_3652 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_base_addr_in_15_phi_fu_3668_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_in_15_reg_3664 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_nox_15_phi_fu_3680_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal nox_15_reg_3676 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_base_addr_out_15_phi_fu_3692_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_out_15_reg_3688 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_base_addr_add_15_phi_fu_3704_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_add_15_reg_3700 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_weight_base_15_phi_fu_3716_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal weight_base_15_reg_3712 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_weight_size_15_phi_fu_3728_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal weight_size_15_reg_3724 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_nof_15_phi_fu_3740_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal nof_15_reg_3736 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_bn_weight_base_15_phi_fu_3752_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal bn_weight_base_15_reg_3748 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_bn_weight_size_15_phi_fu_3764_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal bn_weight_size_15_reg_3760 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_nif_15_phi_fu_3776_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal nif_15_reg_3772 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_in_size_15_phi_fu_3788_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal in_size_15_reg_3784 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_mux_out_size_15_phi_fu_3800_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal out_size_15_reg_3796 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_mux_write_flag24_16_phi_fu_3812_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal write_flag24_16_reg_3808 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_bb_en_16_phi_fu_3824_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal bb_en_16_reg_3820 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_pad_16_phi_fu_3836_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal pad_16_reg_3832 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_conv_en_16_phi_fu_3848_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_en_16_reg_3844 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_stride_16_phi_fu_3860_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal stride_16_reg_3856 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_skip_en_16_phi_fu_3872_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal skip_en_16_reg_3868 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_relu_en_16_phi_fu_3884_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal relu_en_16_reg_3880 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_nky_16_phi_fu_3896_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal nky_16_reg_3892 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_avg_pool_en_16_phi_fu_3908_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal avg_pool_en_16_reg_3904 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_fc_en_16_phi_fu_3920_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal fc_en_16_reg_3916 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_base_addr_in_16_phi_fu_3932_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_in_16_reg_3928 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_nox_16_phi_fu_3944_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal nox_16_reg_3940 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_base_addr_out_16_phi_fu_3956_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_out_16_reg_3952 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_base_addr_add_16_phi_fu_3968_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_add_16_reg_3964 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_weight_base_16_phi_fu_3980_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal weight_base_16_reg_3976 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_weight_size_16_phi_fu_3992_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal weight_size_16_reg_3988 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_nof_16_phi_fu_4004_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal nof_16_reg_4000 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_bn_weight_base_16_phi_fu_4016_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal bn_weight_base_16_reg_4012 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_bn_weight_size_16_phi_fu_4028_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal bn_weight_size_16_reg_4024 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_nif_16_phi_fu_4040_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal nif_16_reg_4036 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_in_size_16_phi_fu_4052_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal in_size_16_reg_4048 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_mux_out_size_16_phi_fu_4064_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal out_size_16_reg_4060 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_mux_write_flag24_17_phi_fu_4076_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal write_flag24_17_reg_4072 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_bb_en_17_phi_fu_4088_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal bb_en_17_reg_4084 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_pad_17_phi_fu_4100_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal pad_17_reg_4096 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_conv_en_17_phi_fu_4112_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_en_17_reg_4108 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_stride_17_phi_fu_4124_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal stride_17_reg_4120 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_skip_en_17_phi_fu_4136_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal skip_en_17_reg_4132 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_relu_en_17_phi_fu_4148_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal relu_en_17_reg_4144 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_nky_17_phi_fu_4160_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal nky_17_reg_4156 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_avg_pool_en_17_phi_fu_4172_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal avg_pool_en_17_reg_4168 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_fc_en_17_phi_fu_4184_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal fc_en_17_reg_4180 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_base_addr_in_17_phi_fu_4196_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_in_17_reg_4192 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_nox_17_phi_fu_4208_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal nox_17_reg_4204 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_base_addr_out_17_phi_fu_4220_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_out_17_reg_4216 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_base_addr_add_17_phi_fu_4232_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_add_17_reg_4228 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_weight_base_17_phi_fu_4244_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal weight_base_17_reg_4240 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_weight_size_17_phi_fu_4256_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal weight_size_17_reg_4252 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_nof_17_phi_fu_4268_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal nof_17_reg_4264 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_bn_weight_base_17_phi_fu_4280_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal bn_weight_base_17_reg_4276 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_bn_weight_size_17_phi_fu_4292_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal bn_weight_size_17_reg_4288 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_nif_17_phi_fu_4304_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal nif_17_reg_4300 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_in_size_17_phi_fu_4316_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal in_size_17_reg_4312 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_mux_out_size_17_phi_fu_4328_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal out_size_17_reg_4324 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_mux_write_flag24_18_phi_fu_4340_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal write_flag24_18_reg_4336 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_bb_en_18_phi_fu_4352_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal bb_en_18_reg_4348 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_pad_18_phi_fu_4364_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal pad_18_reg_4360 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_conv_en_18_phi_fu_4376_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_en_18_reg_4372 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_stride_18_phi_fu_4388_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal stride_18_reg_4384 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_skip_en_18_phi_fu_4400_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal skip_en_18_reg_4396 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_relu_en_18_phi_fu_4412_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal relu_en_18_reg_4408 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_nky_18_phi_fu_4424_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal nky_18_reg_4420 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_avg_pool_en_18_phi_fu_4436_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal avg_pool_en_18_reg_4432 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_fc_en_18_phi_fu_4448_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal fc_en_18_reg_4444 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_base_addr_in_18_phi_fu_4460_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_in_18_reg_4456 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_nox_18_phi_fu_4472_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal nox_18_reg_4468 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_base_addr_out_18_phi_fu_4484_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_out_18_reg_4480 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_base_addr_add_18_phi_fu_4496_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_add_18_reg_4492 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_weight_base_18_phi_fu_4508_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal weight_base_18_reg_4504 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_weight_size_18_phi_fu_4520_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal weight_size_18_reg_4516 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_nof_18_phi_fu_4532_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal nof_18_reg_4528 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_bn_weight_base_18_phi_fu_4544_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal bn_weight_base_18_reg_4540 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_bn_weight_size_18_phi_fu_4556_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal bn_weight_size_18_reg_4552 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_nif_18_phi_fu_4568_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal nif_18_reg_4564 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_in_size_18_phi_fu_4580_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal in_size_18_reg_4576 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_mux_out_size_18_phi_fu_4592_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal out_size_18_reg_4588 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_mux_write_flag24_19_phi_fu_4604_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal write_flag24_19_reg_4600 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_bb_en_19_phi_fu_4616_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal bb_en_19_reg_4612 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_pad_19_phi_fu_4628_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal pad_19_reg_4624 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_conv_en_19_phi_fu_4640_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_en_19_reg_4636 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_stride_19_phi_fu_4652_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal stride_19_reg_4648 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_skip_en_19_phi_fu_4664_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal skip_en_19_reg_4660 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_relu_en_19_phi_fu_4676_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal relu_en_19_reg_4672 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_nky_19_phi_fu_4688_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal nky_19_reg_4684 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_avg_pool_en_19_phi_fu_4700_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal avg_pool_en_19_reg_4696 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_fc_en_19_phi_fu_4712_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal fc_en_19_reg_4708 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_base_addr_in_19_phi_fu_4724_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_in_19_reg_4720 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_nox_19_phi_fu_4736_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal nox_19_reg_4732 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_base_addr_out_19_phi_fu_4748_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_out_19_reg_4744 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_base_addr_add_19_phi_fu_4760_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_add_19_reg_4756 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_weight_base_19_phi_fu_4772_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal weight_base_19_reg_4768 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_weight_size_19_phi_fu_4784_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal weight_size_19_reg_4780 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_nof_19_phi_fu_4796_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal nof_19_reg_4792 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_bn_weight_base_19_phi_fu_4808_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal bn_weight_base_19_reg_4804 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_bn_weight_size_19_phi_fu_4820_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal bn_weight_size_19_reg_4816 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_nif_19_phi_fu_4832_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal nif_19_reg_4828 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_in_size_19_phi_fu_4844_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal in_size_19_reg_4840 : STD_LOGIC_VECTOR (11 downto 0);
    signal in_size_18_cast_fu_7072_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_out_size_19_phi_fu_4855_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal out_size_19_reg_4851 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_phi_mux_write_flag24_20_phi_fu_4867_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal write_flag24_20_reg_4863 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_bb_en_20_phi_fu_4879_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal bb_en_20_reg_4875 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_pad_20_phi_fu_4891_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal pad_20_reg_4887 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_conv_en_20_phi_fu_4903_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_en_20_reg_4899 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_stride_20_phi_fu_4915_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal stride_20_reg_4911 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_skip_en_20_phi_fu_4927_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal skip_en_20_reg_4923 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_relu_en_20_phi_fu_4939_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal relu_en_20_reg_4935 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_nky_20_phi_fu_4951_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal nky_20_reg_4947 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_avg_pool_en_20_phi_fu_4963_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal avg_pool_en_20_reg_4959 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_fc_en_20_phi_fu_4975_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal fc_en_20_reg_4971 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_base_addr_in_20_phi_fu_4987_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_in_20_reg_4983 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_nox_20_phi_fu_4999_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal nox_20_reg_4995 : STD_LOGIC_VECTOR (5 downto 0);
    signal nox_19_cast_fu_7082_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_base_addr_out_20_phi_fu_5010_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_out_20_reg_5006 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_base_addr_add_20_phi_fu_5022_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_add_20_reg_5018 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_weight_base_20_phi_fu_5034_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal weight_base_20_reg_5030 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_weight_size_20_phi_fu_5046_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal weight_size_20_reg_5042 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_nof_20_phi_fu_5058_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal nof_20_reg_5054 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_bn_weight_base_20_phi_fu_5070_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal bn_weight_base_20_reg_5066 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_bn_weight_size_20_phi_fu_5082_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal bn_weight_size_20_reg_5078 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_nif_20_phi_fu_5094_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal nif_20_reg_5090 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_in_size_20_phi_fu_5106_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal in_size_20_reg_5102 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_out_size_20_phi_fu_5118_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_size_20_reg_5114 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_size_19_cast_fu_7077_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_write_flag24_21_phi_fu_5129_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal write_flag24_21_reg_5125 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_bb_en_21_phi_fu_5141_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal bb_en_21_reg_5137 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_pad_21_phi_fu_5153_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal pad_21_reg_5149 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_conv_en_21_phi_fu_5165_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_en_21_reg_5161 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_stride_21_phi_fu_5177_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal stride_21_reg_5173 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_skip_en_21_phi_fu_5189_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal skip_en_21_reg_5185 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_relu_en_21_phi_fu_5201_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal relu_en_21_reg_5197 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_nky_21_phi_fu_5213_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal nky_21_reg_5209 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_avg_pool_en_21_phi_fu_5225_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal avg_pool_en_21_reg_5221 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_fc_en_21_phi_fu_5237_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal fc_en_21_reg_5233 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_base_addr_in_21_phi_fu_5249_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_in_21_reg_5245 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_nox_21_phi_fu_5261_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal nox_21_reg_5257 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_base_addr_out_21_phi_fu_5273_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_out_21_reg_5269 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_base_addr_add_21_phi_fu_5285_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_add_21_reg_5281 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_weight_base_21_phi_fu_5297_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal weight_base_21_reg_5293 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_weight_size_21_phi_fu_5309_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal weight_size_21_reg_5305 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_nof_21_phi_fu_5321_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal nof_21_reg_5317 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_bn_weight_base_21_phi_fu_5333_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal bn_weight_base_21_reg_5329 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_bn_weight_size_21_phi_fu_5345_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal bn_weight_size_21_reg_5341 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_nif_21_phi_fu_5357_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal nif_21_reg_5353 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_in_size_21_phi_fu_5369_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal in_size_21_reg_5365 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_out_size_21_phi_fu_5381_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_size_21_reg_5377 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_write_flag24_22_phi_fu_5393_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal write_flag24_22_reg_5389 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_bb_en_22_phi_fu_5405_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal bb_en_22_reg_5401 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_pad_22_phi_fu_5417_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal pad_22_reg_5413 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_conv_en_22_phi_fu_5429_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_en_22_reg_5425 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_stride_22_phi_fu_5441_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal stride_22_reg_5437 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_skip_en_22_phi_fu_5453_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal skip_en_22_reg_5449 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_relu_en_22_phi_fu_5465_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal relu_en_22_reg_5461 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_nky_22_phi_fu_5477_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal nky_22_reg_5473 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_avg_pool_en_22_phi_fu_5489_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal avg_pool_en_22_reg_5485 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_fc_en_22_phi_fu_5501_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal fc_en_22_reg_5497 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_base_addr_in_22_phi_fu_5513_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_in_22_reg_5509 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_nox_22_phi_fu_5525_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal nox_22_reg_5521 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_base_addr_out_22_phi_fu_5537_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_out_22_reg_5533 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_base_addr_add_22_phi_fu_5549_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_add_22_reg_5545 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_weight_base_22_phi_fu_5561_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal weight_base_22_reg_5557 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_weight_size_22_phi_fu_5573_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal weight_size_22_reg_5569 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_nof_22_phi_fu_5585_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal nof_22_reg_5581 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_bn_weight_base_22_phi_fu_5597_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal bn_weight_base_22_reg_5593 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_bn_weight_size_22_phi_fu_5609_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal bn_weight_size_22_reg_5605 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_nif_22_phi_fu_5621_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal nif_22_reg_5617 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_in_size_22_phi_fu_5633_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal in_size_22_reg_5629 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_out_size_22_phi_fu_5645_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_size_22_reg_5641 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_write_flag24_23_phi_fu_5657_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal write_flag24_23_reg_5653 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_bb_en_23_phi_fu_5669_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal bb_en_23_reg_5665 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_pad_23_phi_fu_5681_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal pad_23_reg_5677 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_conv_en_23_phi_fu_5693_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_en_23_reg_5689 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_stride_23_phi_fu_5705_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal stride_23_reg_5701 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_skip_en_23_phi_fu_5717_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal skip_en_23_reg_5713 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_relu_en_23_phi_fu_5729_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal relu_en_23_reg_5725 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_nky_23_phi_fu_5741_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal nky_23_reg_5737 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_avg_pool_en_23_phi_fu_5753_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal avg_pool_en_23_reg_5749 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_fc_en_23_phi_fu_5765_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal fc_en_23_reg_5761 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_base_addr_in_23_phi_fu_5777_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_in_23_reg_5773 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_nox_23_phi_fu_5789_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal nox_23_reg_5785 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_base_addr_out_23_phi_fu_5801_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_out_23_reg_5797 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_base_addr_add_23_phi_fu_5813_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_add_23_reg_5809 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_weight_base_23_phi_fu_5825_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal weight_base_23_reg_5821 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_weight_size_23_phi_fu_5837_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal weight_size_23_reg_5833 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_nof_23_phi_fu_5849_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal nof_23_reg_5845 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_bn_weight_base_23_phi_fu_5861_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal bn_weight_base_23_reg_5857 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_bn_weight_size_23_phi_fu_5873_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal bn_weight_size_23_reg_5869 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_nif_23_phi_fu_5885_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal nif_23_reg_5881 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_in_size_23_phi_fu_5897_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal in_size_23_reg_5893 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_out_size_23_phi_fu_5909_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_size_23_reg_5905 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_write_flag24_24_phi_fu_5921_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal write_flag24_24_reg_5917 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_bb_en_24_phi_fu_5933_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal bb_en_24_reg_5929 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_pad_24_phi_fu_5945_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal pad_24_reg_5941 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_conv_en_24_phi_fu_5957_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_en_24_reg_5953 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_stride_24_phi_fu_5969_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal stride_24_reg_5965 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_skip_en_24_phi_fu_5981_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal skip_en_24_reg_5977 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_relu_en_24_phi_fu_5993_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal relu_en_24_reg_5989 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_nky_24_phi_fu_6005_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal nky_24_reg_6001 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_avg_pool_en_24_phi_fu_6017_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal avg_pool_en_24_reg_6013 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_fc_en_24_phi_fu_6029_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal fc_en_24_reg_6025 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_base_addr_in_24_phi_fu_6041_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_in_24_reg_6037 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_nox_24_phi_fu_6053_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal nox_24_reg_6049 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_base_addr_out_24_phi_fu_6065_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_out_24_reg_6061 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_base_addr_add_24_phi_fu_6077_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_add_24_reg_6073 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_weight_base_24_phi_fu_6089_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal weight_base_24_reg_6085 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_weight_size_24_phi_fu_6101_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal weight_size_24_reg_6097 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_nof_24_phi_fu_6113_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal nof_24_reg_6109 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_bn_weight_base_24_phi_fu_6125_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal bn_weight_base_24_reg_6121 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_bn_weight_size_24_phi_fu_6137_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal bn_weight_size_24_reg_6133 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_nif_24_phi_fu_6149_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal nif_24_reg_6145 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_in_size_24_phi_fu_6161_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal in_size_24_reg_6157 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_out_size_24_phi_fu_6173_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_size_24_reg_6169 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_write_flag24_25_phi_fu_6185_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal write_flag24_25_reg_6181 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_bb_en_25_phi_fu_6197_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal bb_en_25_reg_6193 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_pad_25_phi_fu_6209_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal pad_25_reg_6205 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_conv_en_25_phi_fu_6221_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_en_25_reg_6217 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_stride_25_phi_fu_6233_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal stride_25_reg_6229 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_skip_en_25_phi_fu_6245_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal skip_en_25_reg_6241 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_relu_en_25_phi_fu_6257_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal relu_en_25_reg_6253 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_nky_25_phi_fu_6269_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal nky_25_reg_6265 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_avg_pool_en_25_phi_fu_6281_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal avg_pool_en_25_reg_6277 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_fc_en_25_phi_fu_6293_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal fc_en_25_reg_6289 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_base_addr_in_25_phi_fu_6305_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_in_25_reg_6301 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_nox_25_phi_fu_6317_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal nox_25_reg_6313 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_base_addr_out_25_phi_fu_6329_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_out_25_reg_6325 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_base_addr_add_25_phi_fu_6341_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_add_25_reg_6337 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_weight_base_25_phi_fu_6353_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal weight_base_25_reg_6349 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_weight_size_25_phi_fu_6365_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal weight_size_25_reg_6361 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_nof_25_phi_fu_6377_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal nof_25_reg_6373 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_bn_weight_base_25_phi_fu_6389_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal bn_weight_base_25_reg_6385 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_bn_weight_size_25_phi_fu_6401_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal bn_weight_size_25_reg_6397 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_nif_25_phi_fu_6413_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal nif_25_reg_6409 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_in_size_25_phi_fu_6425_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal in_size_25_reg_6421 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_out_size_25_phi_fu_6437_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_size_25_reg_6433 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_write_flag24_26_phi_fu_6449_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal write_flag24_26_reg_6445 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_bb_en_26_phi_fu_6461_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal bb_en_26_reg_6457 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_pad_26_phi_fu_6473_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal pad_26_reg_6469 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_conv_en_26_phi_fu_6485_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_en_26_reg_6481 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_stride_26_phi_fu_6497_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal stride_26_reg_6493 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_skip_en_26_phi_fu_6509_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal skip_en_26_reg_6505 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_relu_en_26_phi_fu_6521_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal relu_en_26_reg_6517 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_nky_26_phi_fu_6533_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal nky_26_reg_6529 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_max_pool_en_26_phi_fu_6545_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_pool_en_26_reg_6541 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_avg_pool_en_26_phi_fu_6557_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal avg_pool_en_26_reg_6553 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_fc_en_26_phi_fu_6569_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal fc_en_26_reg_6565 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_base_addr_in_26_phi_fu_6581_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_in_26_reg_6577 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_nox_26_phi_fu_6593_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal nox_26_reg_6589 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_base_addr_out_26_phi_fu_6605_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_out_26_reg_6601 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_base_addr_add_26_phi_fu_6617_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_add_26_reg_6613 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_weight_base_26_phi_fu_6629_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal weight_base_26_reg_6625 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_weight_size_26_phi_fu_6641_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal weight_size_26_reg_6637 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_nof_26_phi_fu_6653_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal nof_26_reg_6649 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_bn_weight_base_26_phi_fu_6665_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal bn_weight_base_26_reg_6661 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_bn_weight_size_26_phi_fu_6677_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal bn_weight_size_26_reg_6673 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_nif_26_phi_fu_6689_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal nif_26_reg_6685 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_in_size_26_phi_fu_6701_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal in_size_26_reg_6697 : STD_LOGIC_VECTOR (12 downto 0);
    signal in_size_25_cast11_fu_7087_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_phi_mux_out_size_26_phi_fu_6712_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal out_size_26_reg_6708 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_write_flag24_27_phi_fu_6724_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal write_flag24_27_reg_6720 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_bb_en_27_phi_fu_6736_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal bb_en_27_reg_6732 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_pad_27_phi_fu_6748_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal pad_27_reg_6744 : STD_LOGIC_VECTOR (1 downto 0);
    signal pad_26_cast_fu_7116_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_conv_en_27_phi_fu_6759_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal conv_en_27_reg_6755 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_stride_27_phi_fu_6771_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal stride_27_reg_6767 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_phi_mux_skip_en_27_phi_fu_6783_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal skip_en_27_reg_6779 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_relu_en_27_phi_fu_6795_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal relu_en_27_reg_6791 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_nky_27_phi_fu_6807_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal nky_27_reg_6803 : STD_LOGIC_VECTOR (2 downto 0);
    signal nky_26_cast_fu_7111_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_phi_mux_max_pool_en_27_phi_fu_6818_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal max_pool_en_27_reg_6814 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_avg_pool_en_27_phi_fu_6830_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal avg_pool_en_27_reg_6826 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_fc_en_27_phi_fu_6842_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal fc_en_27_reg_6838 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_base_addr_in_27_phi_fu_6854_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_in_27_reg_6850 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_nox_27_phi_fu_6866_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal nox_27_reg_6862 : STD_LOGIC_VECTOR (6 downto 0);
    signal nox_26_cast_fu_7106_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_base_addr_out_27_phi_fu_6877_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_out_27_reg_6873 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_base_addr_add_27_phi_fu_6889_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal base_addr_add_27_reg_6885 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_weight_base_27_phi_fu_6901_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal weight_base_27_reg_6897 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_phi_mux_weight_size_27_phi_fu_6913_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal weight_size_27_reg_6909 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_phi_mux_nof_27_phi_fu_6925_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal nof_27_reg_6921 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_bn_weight_base_27_phi_fu_6937_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal bn_weight_base_27_reg_6933 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_bn_weight_size_27_phi_fu_6949_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal bn_weight_size_27_reg_6945 : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_phi_mux_nif_27_phi_fu_6961_p4 : STD_LOGIC_VECTOR (3 downto 0);
    signal nif_27_reg_6957 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_phi_mux_in_size_27_phi_fu_6973_p4 : STD_LOGIC_VECTOR (14 downto 0);
    signal in_size_27_reg_6969 : STD_LOGIC_VECTOR (14 downto 0);
    signal in_size_26_cast_cast_cast_cast_fu_7101_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_phi_mux_out_size_27_phi_fu_6984_p4 : STD_LOGIC_VECTOR (12 downto 0);
    signal out_size_27_reg_6980 : STD_LOGIC_VECTOR (12 downto 0);
    signal out_size_26_cast10_fu_7092_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal in_size_6_cast_cast_cast_fu_7025_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal out_size_7_cast_cast_cast_fu_7039_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal nox_7_cast_cast_cast_fu_7048_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal in_size_26_cast_cast_cast_fu_7097_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1305_fu_7121_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln1305_1_fu_7129_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1305_2_fu_7161_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1305_3_fu_7169_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln1305_4_fu_7181_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln1305_2_fu_7137_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln1305_5_fu_7149_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln1305_10_fu_7177_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln1305_12_fu_7189_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln1305_13_fu_7193_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln1305_14_fu_7197_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1305_8_fu_7257_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1305_9_fu_7264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1305_10_fu_7271_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1305_11_fu_7278_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1305_12_fu_7285_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1305_13_fu_7292_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1305_14_fu_7299_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1305_15_fu_7306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1305_11_fu_7185_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln1305_9_fu_7173_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln1305_8_fu_7165_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln1305_7_fu_7157_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln1305_6_fu_7153_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln1305_4_fu_7145_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln1305_3_fu_7141_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln1305_1_fu_7133_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln1305_fu_7125_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1305_fu_7201_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1305_1_fu_7208_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1305_2_fu_7215_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1305_3_fu_7222_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1305_4_fu_7229_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1305_5_fu_7236_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1305_6_fu_7243_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1305_7_fu_7250_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1305_8_fu_7257_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1305_9_fu_7264_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1305_10_fu_7271_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1305_11_fu_7278_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1305_12_fu_7285_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1305_13_fu_7292_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1305_14_fu_7299_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1305_15_fu_7306_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1305_16_fu_7313_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1305_17_fu_7320_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1305_18_fu_7327_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1305_19_fu_7334_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1305_20_fu_7341_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1305_21_fu_7348_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1305_22_fu_7355_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1305_23_fu_7362_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln1305_24_fu_7369_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_return_0_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_2_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_3_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_4_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_5_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_6_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_7_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_8_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_return_9_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_return_10_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_return_11_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_return_12_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_return_13_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_return_14_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_return_15_preg : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal ap_return_16_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_17_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_18_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_19_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_20_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_21_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_22_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_23_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_return_24_preg : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_condition_200 : BOOLEAN;
    signal ap_condition_236 : BOOLEAN;
    signal ap_condition_232 : BOOLEAN;
    signal ap_condition_228 : BOOLEAN;
    signal ap_condition_224 : BOOLEAN;
    signal ap_condition_220 : BOOLEAN;
    signal ap_condition_216 : BOOLEAN;
    signal ap_condition_212 : BOOLEAN;
    signal ap_condition_208 : BOOLEAN;
    signal ap_condition_204 : BOOLEAN;
    signal ap_condition_240 : BOOLEAN;
    signal ap_condition_196 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_return_0_preg <= select_ln1305_fu_7201_p3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_10_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_10_preg <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_return_10_preg <= select_ln1305_10_fu_7271_p3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_11_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_11_preg <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_return_11_preg <= select_ln1305_11_fu_7278_p3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_12_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_12_preg <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_return_12_preg <= select_ln1305_12_fu_7285_p3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_13_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_13_preg <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_return_13_preg <= select_ln1305_13_fu_7292_p3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_14_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_14_preg <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_return_14_preg <= select_ln1305_14_fu_7299_p3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_15_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_15_preg <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_return_15_preg <= select_ln1305_15_fu_7306_p3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_16_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_16_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_return_16_preg <= select_ln1305_16_fu_7313_p3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_17_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_17_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_return_17_preg <= select_ln1305_17_fu_7320_p3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_18_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_18_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_return_18_preg <= select_ln1305_18_fu_7327_p3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_19_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_19_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_return_19_preg <= select_ln1305_19_fu_7334_p3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_return_1_preg <= select_ln1305_1_fu_7208_p3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_20_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_20_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_return_20_preg <= select_ln1305_20_fu_7341_p3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_21_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_21_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_return_21_preg <= select_ln1305_21_fu_7348_p3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_22_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_22_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_return_22_preg <= select_ln1305_22_fu_7355_p3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_23_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_23_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_return_23_preg <= select_ln1305_23_fu_7362_p3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_24_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_24_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_return_24_preg <= select_ln1305_24_fu_7369_p3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_2_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_2_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_return_2_preg <= select_ln1305_2_fu_7215_p3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_3_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_3_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_return_3_preg <= select_ln1305_3_fu_7222_p3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_4_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_4_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_return_4_preg <= select_ln1305_4_fu_7229_p3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_5_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_5_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_return_5_preg <= select_ln1305_5_fu_7236_p3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_6_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_6_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_return_6_preg <= select_ln1305_6_fu_7243_p3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_7_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_7_preg <= ap_const_lv32_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_return_7_preg <= select_ln1305_7_fu_7250_p3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_8_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_8_preg <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_return_8_preg <= select_ln1305_8_fu_7257_p3;
                end if; 
            end if;
        end if;
    end process;


    ap_return_9_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_9_preg <= ap_const_lv1_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    ap_return_9_preg <= select_ln1305_9_fu_7264_p3;
                end if; 
            end if;
        end if;
    end process;


    avg_pool_en_11_reg_2587_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((ap_const_boolean_1 = ap_condition_196)) then 
                    avg_pool_en_11_reg_2587 <= ap_phi_mux_avg_pool_en_10_phi_fu_2326_p4;
                elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_10)) then 
                    avg_pool_en_11_reg_2587 <= ap_const_lv1_0;
                end if;
            end if; 
        end if;
    end process;

    avg_pool_en_12_reg_2851_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                avg_pool_en_12_reg_2851 <= avg_pool_en_11_reg_2587;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F))) then 
                avg_pool_en_12_reg_2851 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    avg_pool_en_13_reg_3115_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                avg_pool_en_13_reg_3115 <= ap_phi_mux_avg_pool_en_12_phi_fu_2855_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E))) then 
                avg_pool_en_13_reg_3115 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    avg_pool_en_14_reg_3378_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                avg_pool_en_14_reg_3378 <= ap_phi_mux_avg_pool_en_13_phi_fu_3119_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D))) then 
                avg_pool_en_14_reg_3378 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    avg_pool_en_15_reg_3640_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                avg_pool_en_15_reg_3640 <= ap_phi_mux_avg_pool_en_14_phi_fu_3382_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C))) then 
                avg_pool_en_15_reg_3640 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    avg_pool_en_16_reg_3904_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                avg_pool_en_16_reg_3904 <= ap_phi_mux_avg_pool_en_15_phi_fu_3644_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B))) then 
                avg_pool_en_16_reg_3904 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    avg_pool_en_17_reg_4168_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                avg_pool_en_17_reg_4168 <= ap_phi_mux_avg_pool_en_16_phi_fu_3908_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A))) then 
                avg_pool_en_17_reg_4168 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    avg_pool_en_18_reg_4432_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                avg_pool_en_18_reg_4432 <= ap_phi_mux_avg_pool_en_17_phi_fu_4172_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9))) then 
                avg_pool_en_18_reg_4432 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    avg_pool_en_19_reg_4696_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                avg_pool_en_19_reg_4696 <= ap_phi_mux_avg_pool_en_18_phi_fu_4436_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8))) then 
                avg_pool_en_19_reg_4696 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    avg_pool_en_20_reg_4959_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                avg_pool_en_20_reg_4959 <= ap_phi_mux_avg_pool_en_19_phi_fu_4700_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7))) then 
                avg_pool_en_20_reg_4959 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    avg_pool_en_21_reg_5221_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                avg_pool_en_21_reg_5221 <= ap_phi_mux_avg_pool_en_20_phi_fu_4963_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6))) then 
                avg_pool_en_21_reg_5221 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    avg_pool_en_22_reg_5485_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                avg_pool_en_22_reg_5485 <= ap_phi_mux_avg_pool_en_21_phi_fu_5225_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5))) then 
                avg_pool_en_22_reg_5485 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    avg_pool_en_23_reg_5749_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                avg_pool_en_23_reg_5749 <= ap_phi_mux_avg_pool_en_22_phi_fu_5489_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4))) then 
                avg_pool_en_23_reg_5749 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    avg_pool_en_24_reg_6013_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                avg_pool_en_24_reg_6013 <= ap_phi_mux_avg_pool_en_23_phi_fu_5753_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3))) then 
                avg_pool_en_24_reg_6013 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    avg_pool_en_25_reg_6277_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                avg_pool_en_25_reg_6277 <= ap_phi_mux_avg_pool_en_24_phi_fu_6017_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2))) then 
                avg_pool_en_25_reg_6277 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    avg_pool_en_26_reg_6553_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                avg_pool_en_26_reg_6553 <= ap_phi_mux_avg_pool_en_25_phi_fu_6281_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1))) then 
                avg_pool_en_26_reg_6553 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    avg_pool_en_27_reg_6826_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                avg_pool_en_27_reg_6826 <= ap_phi_mux_avg_pool_en_26_phi_fu_6557_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0))) then 
                avg_pool_en_27_reg_6826 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    base_addr_add_11_reg_2647_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((ap_const_boolean_1 = ap_condition_196)) then 
                    base_addr_add_11_reg_2647 <= ap_phi_mux_base_addr_add_10_phi_fu_2386_p4;
                elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_10)) then 
                    base_addr_add_11_reg_2647 <= ap_const_lv15_0;
                end if;
            end if; 
        end if;
    end process;

    base_addr_add_12_reg_2911_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_add_12_reg_2911 <= base_addr_add_11_reg_2647;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F))) then 
                base_addr_add_12_reg_2911 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    base_addr_add_13_reg_3175_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_add_13_reg_3175 <= ap_phi_mux_base_addr_add_12_phi_fu_2915_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E))) then 
                base_addr_add_13_reg_3175 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    base_addr_add_14_reg_3437_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_add_14_reg_3437 <= ap_phi_mux_base_addr_add_13_phi_fu_3179_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D))) then 
                base_addr_add_14_reg_3437 <= ap_const_lv15_7500;
            end if; 
        end if;
    end process;

    base_addr_add_15_reg_3700_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_add_15_reg_3700 <= ap_phi_mux_base_addr_add_14_phi_fu_3441_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C))) then 
                base_addr_add_15_reg_3700 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    base_addr_add_16_reg_3964_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_add_16_reg_3964 <= ap_phi_mux_base_addr_add_15_phi_fu_3704_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B))) then 
                base_addr_add_16_reg_3964 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    base_addr_add_17_reg_4228_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_add_17_reg_4228 <= ap_phi_mux_base_addr_add_16_phi_fu_3968_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A))) then 
                base_addr_add_17_reg_4228 <= ap_const_lv15_4400;
            end if; 
        end if;
    end process;

    base_addr_add_18_reg_4492_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_add_18_reg_4492 <= ap_phi_mux_base_addr_add_17_phi_fu_4232_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9))) then 
                base_addr_add_18_reg_4492 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    base_addr_add_19_reg_4756_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_add_19_reg_4756 <= ap_phi_mux_base_addr_add_18_phi_fu_4496_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8))) then 
                base_addr_add_19_reg_4756 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    base_addr_add_20_reg_5018_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_add_20_reg_5018 <= ap_phi_mux_base_addr_add_19_phi_fu_4760_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7))) then 
                base_addr_add_20_reg_5018 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    base_addr_add_21_reg_5281_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_add_21_reg_5281 <= ap_phi_mux_base_addr_add_20_phi_fu_5022_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6))) then 
                base_addr_add_21_reg_5281 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    base_addr_add_22_reg_5545_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_add_22_reg_5545 <= ap_phi_mux_base_addr_add_21_phi_fu_5285_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5))) then 
                base_addr_add_22_reg_5545 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    base_addr_add_23_reg_5809_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_add_23_reg_5809 <= ap_phi_mux_base_addr_add_22_phi_fu_5549_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4))) then 
                base_addr_add_23_reg_5809 <= ap_const_lv15_7500;
            end if; 
        end if;
    end process;

    base_addr_add_24_reg_6073_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_add_24_reg_6073 <= ap_phi_mux_base_addr_add_23_phi_fu_5813_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3))) then 
                base_addr_add_24_reg_6073 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    base_addr_add_25_reg_6337_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_add_25_reg_6337 <= ap_phi_mux_base_addr_add_24_phi_fu_6077_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2))) then 
                base_addr_add_25_reg_6337 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    base_addr_add_26_reg_6613_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_add_26_reg_6613 <= ap_phi_mux_base_addr_add_25_phi_fu_6341_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1))) then 
                base_addr_add_26_reg_6613 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    base_addr_add_27_reg_6885_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_add_27_reg_6885 <= ap_phi_mux_base_addr_add_26_phi_fu_6617_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0))) then 
                base_addr_add_27_reg_6885 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    base_addr_in_11_reg_2611_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((ap_const_boolean_1 = ap_condition_196)) then 
                    base_addr_in_11_reg_2611 <= ap_phi_mux_base_addr_in_10_phi_fu_2350_p4;
                elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_10)) then 
                    base_addr_in_11_reg_2611 <= ap_const_lv15_4400;
                end if;
            end if; 
        end if;
    end process;

    base_addr_in_12_reg_2875_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_in_12_reg_2875 <= base_addr_in_11_reg_2611;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F))) then 
                base_addr_in_12_reg_2875 <= ap_const_lv15_7500;
            end if; 
        end if;
    end process;

    base_addr_in_13_reg_3139_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_in_13_reg_3139 <= ap_phi_mux_base_addr_in_12_phi_fu_2879_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E))) then 
                base_addr_in_13_reg_3139 <= ap_const_lv15_4400;
            end if; 
        end if;
    end process;

    base_addr_in_14_reg_3402_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_in_14_reg_3402 <= ap_phi_mux_base_addr_in_13_phi_fu_3143_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D))) then 
                base_addr_in_14_reg_3402 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    base_addr_in_15_reg_3664_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_in_15_reg_3664 <= ap_phi_mux_base_addr_in_14_phi_fu_3406_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C))) then 
                base_addr_in_15_reg_3664 <= ap_const_lv15_4400;
            end if; 
        end if;
    end process;

    base_addr_in_16_reg_3928_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_in_16_reg_3928 <= ap_phi_mux_base_addr_in_15_phi_fu_3668_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B))) then 
                base_addr_in_16_reg_3928 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    base_addr_in_17_reg_4192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_in_17_reg_4192 <= ap_phi_mux_base_addr_in_16_phi_fu_3932_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A))) then 
                base_addr_in_17_reg_4192 <= ap_const_lv15_7500;
            end if; 
        end if;
    end process;

    base_addr_in_18_reg_4456_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_in_18_reg_4456 <= ap_phi_mux_base_addr_in_17_phi_fu_4196_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9))) then 
                base_addr_in_18_reg_4456 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    base_addr_in_19_reg_4720_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_in_19_reg_4720 <= ap_phi_mux_base_addr_in_18_phi_fu_4460_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8))) then 
                base_addr_in_19_reg_4720 <= ap_const_lv15_7500;
            end if; 
        end if;
    end process;

    base_addr_in_20_reg_4983_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_in_20_reg_4983 <= ap_phi_mux_base_addr_in_19_phi_fu_4724_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7))) then 
                base_addr_in_20_reg_4983 <= ap_const_lv15_4400;
            end if; 
        end if;
    end process;

    base_addr_in_21_reg_5245_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_in_21_reg_5245 <= ap_phi_mux_base_addr_in_20_phi_fu_4987_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6))) then 
                base_addr_in_21_reg_5245 <= ap_const_lv15_7500;
            end if; 
        end if;
    end process;

    base_addr_in_22_reg_5509_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_in_22_reg_5509 <= ap_phi_mux_base_addr_in_21_phi_fu_5249_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5))) then 
                base_addr_in_22_reg_5509 <= ap_const_lv15_4400;
            end if; 
        end if;
    end process;

    base_addr_in_23_reg_5773_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_in_23_reg_5773 <= ap_phi_mux_base_addr_in_22_phi_fu_5513_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4))) then 
                base_addr_in_23_reg_5773 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    base_addr_in_24_reg_6037_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_in_24_reg_6037 <= ap_phi_mux_base_addr_in_23_phi_fu_5777_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3))) then 
                base_addr_in_24_reg_6037 <= ap_const_lv15_4400;
            end if; 
        end if;
    end process;

    base_addr_in_25_reg_6301_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_in_25_reg_6301 <= ap_phi_mux_base_addr_in_24_phi_fu_6041_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2))) then 
                base_addr_in_25_reg_6301 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    base_addr_in_26_reg_6577_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_in_26_reg_6577 <= ap_phi_mux_base_addr_in_25_phi_fu_6305_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1))) then 
                base_addr_in_26_reg_6577 <= ap_const_lv15_4400;
            end if; 
        end if;
    end process;

    base_addr_in_27_reg_6850_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_in_27_reg_6850 <= ap_phi_mux_base_addr_in_26_phi_fu_6581_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0))) then 
                base_addr_in_27_reg_6850 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    base_addr_out_11_reg_2635_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((ap_const_boolean_1 = ap_condition_196)) then 
                    base_addr_out_11_reg_2635 <= ap_phi_mux_base_addr_out_10_phi_fu_2374_p4;
                elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_10)) then 
                    base_addr_out_11_reg_2635 <= ap_const_lv15_7500;
                end if;
            end if; 
        end if;
    end process;

    base_addr_out_12_reg_2899_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_out_12_reg_2899 <= base_addr_out_11_reg_2635;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F))) then 
                base_addr_out_12_reg_2899 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    base_addr_out_13_reg_3163_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_out_13_reg_3163 <= ap_phi_mux_base_addr_out_12_phi_fu_2903_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E))) then 
                base_addr_out_13_reg_3163 <= ap_const_lv15_7500;
            end if; 
        end if;
    end process;

    base_addr_out_14_reg_3425_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_out_14_reg_3425 <= ap_phi_mux_base_addr_out_13_phi_fu_3167_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D))) then 
                base_addr_out_14_reg_3425 <= ap_const_lv15_4400;
            end if; 
        end if;
    end process;

    base_addr_out_15_reg_3688_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_out_15_reg_3688 <= ap_phi_mux_base_addr_out_14_phi_fu_3429_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C))) then 
                base_addr_out_15_reg_3688 <= ap_const_lv15_7500;
            end if; 
        end if;
    end process;

    base_addr_out_16_reg_3952_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_out_16_reg_3952 <= ap_phi_mux_base_addr_out_15_phi_fu_3692_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B))) then 
                base_addr_out_16_reg_3952 <= ap_const_lv15_4400;
            end if; 
        end if;
    end process;

    base_addr_out_17_reg_4216_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_out_17_reg_4216 <= ap_phi_mux_base_addr_out_16_phi_fu_3956_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A))) then 
                base_addr_out_17_reg_4216 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    base_addr_out_18_reg_4480_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_out_18_reg_4480 <= ap_phi_mux_base_addr_out_17_phi_fu_4220_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9))) then 
                base_addr_out_18_reg_4480 <= ap_const_lv15_4400;
            end if; 
        end if;
    end process;

    base_addr_out_19_reg_4744_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_out_19_reg_4744 <= ap_phi_mux_base_addr_out_18_phi_fu_4484_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8))) then 
                base_addr_out_19_reg_4744 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    base_addr_out_20_reg_5006_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_out_20_reg_5006 <= ap_phi_mux_base_addr_out_19_phi_fu_4748_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7))) then 
                base_addr_out_20_reg_5006 <= ap_const_lv15_7500;
            end if; 
        end if;
    end process;

    base_addr_out_21_reg_5269_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_out_21_reg_5269 <= ap_phi_mux_base_addr_out_20_phi_fu_5010_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6))) then 
                base_addr_out_21_reg_5269 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    base_addr_out_22_reg_5533_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_out_22_reg_5533 <= ap_phi_mux_base_addr_out_21_phi_fu_5273_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5))) then 
                base_addr_out_22_reg_5533 <= ap_const_lv15_7500;
            end if; 
        end if;
    end process;

    base_addr_out_23_reg_5797_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_out_23_reg_5797 <= ap_phi_mux_base_addr_out_22_phi_fu_5537_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4))) then 
                base_addr_out_23_reg_5797 <= ap_const_lv15_4400;
            end if; 
        end if;
    end process;

    base_addr_out_24_reg_6061_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_out_24_reg_6061 <= ap_phi_mux_base_addr_out_23_phi_fu_5801_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3))) then 
                base_addr_out_24_reg_6061 <= ap_const_lv15_7500;
            end if; 
        end if;
    end process;

    base_addr_out_25_reg_6325_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_out_25_reg_6325 <= ap_phi_mux_base_addr_out_24_phi_fu_6065_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2))) then 
                base_addr_out_25_reg_6325 <= ap_const_lv15_4400;
            end if; 
        end if;
    end process;

    base_addr_out_26_reg_6601_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_out_26_reg_6601 <= ap_phi_mux_base_addr_out_25_phi_fu_6329_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1))) then 
                base_addr_out_26_reg_6601 <= ap_const_lv15_0;
            end if; 
        end if;
    end process;

    base_addr_out_27_reg_6873_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                base_addr_out_27_reg_6873 <= ap_phi_mux_base_addr_out_26_phi_fu_6605_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0))) then 
                base_addr_out_27_reg_6873 <= ap_const_lv15_4400;
            end if; 
        end if;
    end process;

    bb_en_11_reg_2503_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((ap_const_boolean_1 = ap_condition_196)) then 
                    bb_en_11_reg_2503 <= ap_phi_mux_bb_en_10_phi_fu_2242_p4;
                elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_10)) then 
                    bb_en_11_reg_2503 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    bb_en_12_reg_2767_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bb_en_12_reg_2767 <= bb_en_11_reg_2503;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F))) then 
                bb_en_12_reg_2767 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    bb_en_13_reg_3031_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bb_en_13_reg_3031 <= ap_phi_mux_bb_en_12_phi_fu_2771_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E))) then 
                bb_en_13_reg_3031 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    bb_en_14_reg_3294_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bb_en_14_reg_3294 <= ap_phi_mux_bb_en_13_phi_fu_3035_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D))) then 
                bb_en_14_reg_3294 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    bb_en_15_reg_3556_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bb_en_15_reg_3556 <= ap_phi_mux_bb_en_14_phi_fu_3298_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C))) then 
                bb_en_15_reg_3556 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    bb_en_16_reg_3820_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bb_en_16_reg_3820 <= ap_phi_mux_bb_en_15_phi_fu_3560_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B))) then 
                bb_en_16_reg_3820 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    bb_en_17_reg_4084_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bb_en_17_reg_4084 <= ap_phi_mux_bb_en_16_phi_fu_3824_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A))) then 
                bb_en_17_reg_4084 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    bb_en_18_reg_4348_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bb_en_18_reg_4348 <= ap_phi_mux_bb_en_17_phi_fu_4088_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9))) then 
                bb_en_18_reg_4348 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    bb_en_19_reg_4612_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bb_en_19_reg_4612 <= ap_phi_mux_bb_en_18_phi_fu_4352_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8))) then 
                bb_en_19_reg_4612 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    bb_en_20_reg_4875_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bb_en_20_reg_4875 <= ap_phi_mux_bb_en_19_phi_fu_4616_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7))) then 
                bb_en_20_reg_4875 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    bb_en_21_reg_5137_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bb_en_21_reg_5137 <= ap_phi_mux_bb_en_20_phi_fu_4879_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6))) then 
                bb_en_21_reg_5137 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    bb_en_22_reg_5401_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bb_en_22_reg_5401 <= ap_phi_mux_bb_en_21_phi_fu_5141_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5))) then 
                bb_en_22_reg_5401 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    bb_en_23_reg_5665_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bb_en_23_reg_5665 <= ap_phi_mux_bb_en_22_phi_fu_5405_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4))) then 
                bb_en_23_reg_5665 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    bb_en_24_reg_5929_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bb_en_24_reg_5929 <= ap_phi_mux_bb_en_23_phi_fu_5669_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3))) then 
                bb_en_24_reg_5929 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    bb_en_25_reg_6193_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bb_en_25_reg_6193 <= ap_phi_mux_bb_en_24_phi_fu_5933_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2))) then 
                bb_en_25_reg_6193 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    bb_en_26_reg_6457_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bb_en_26_reg_6457 <= ap_phi_mux_bb_en_25_phi_fu_6197_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1))) then 
                bb_en_26_reg_6457 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    bb_en_27_reg_6732_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bb_en_27_reg_6732 <= ap_phi_mux_bb_en_26_phi_fu_6461_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0))) then 
                bb_en_27_reg_6732 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    bn_weight_base_11_reg_2695_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((ap_const_boolean_1 = ap_condition_196)) then 
                    bn_weight_base_11_reg_2695 <= ap_phi_mux_bn_weight_base_10_phi_fu_2434_p4;
                elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_10)) then 
                    bn_weight_base_11_reg_2695 <= ap_const_lv8_45;
                end if;
            end if; 
        end if;
    end process;

    bn_weight_base_12_reg_2959_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bn_weight_base_12_reg_2959 <= bn_weight_base_11_reg_2695;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F))) then 
                bn_weight_base_12_reg_2959 <= ap_const_lv8_39;
            end if; 
        end if;
    end process;

    bn_weight_base_13_reg_3223_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bn_weight_base_13_reg_3223 <= ap_phi_mux_bn_weight_base_12_phi_fu_2963_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E))) then 
                bn_weight_base_13_reg_3223 <= ap_const_lv8_2D;
            end if; 
        end if;
    end process;

    bn_weight_base_14_reg_3485_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bn_weight_base_14_reg_3485 <= ap_phi_mux_bn_weight_base_13_phi_fu_3227_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D))) then 
                bn_weight_base_14_reg_3485 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    bn_weight_base_15_reg_3748_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bn_weight_base_15_reg_3748 <= ap_phi_mux_bn_weight_base_14_phi_fu_3489_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C))) then 
                bn_weight_base_15_reg_3748 <= ap_const_lv8_27;
            end if; 
        end if;
    end process;

    bn_weight_base_16_reg_4012_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bn_weight_base_16_reg_4012 <= ap_phi_mux_bn_weight_base_15_phi_fu_3752_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B))) then 
                bn_weight_base_16_reg_4012 <= ap_const_lv8_21;
            end if; 
        end if;
    end process;

    bn_weight_base_17_reg_4276_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bn_weight_base_17_reg_4276 <= ap_phi_mux_bn_weight_base_16_phi_fu_4016_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A))) then 
                bn_weight_base_17_reg_4276 <= ap_const_lv8_1B;
            end if; 
        end if;
    end process;

    bn_weight_base_18_reg_4540_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bn_weight_base_18_reg_4540 <= ap_phi_mux_bn_weight_base_17_phi_fu_4280_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9))) then 
                bn_weight_base_18_reg_4540 <= ap_const_lv8_15;
            end if; 
        end if;
    end process;

    bn_weight_base_19_reg_4804_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bn_weight_base_19_reg_4804 <= ap_phi_mux_bn_weight_base_18_phi_fu_4544_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8))) then 
                bn_weight_base_19_reg_4804 <= ap_const_lv8_F;
            end if; 
        end if;
    end process;

    bn_weight_base_20_reg_5066_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bn_weight_base_20_reg_5066 <= ap_phi_mux_bn_weight_base_19_phi_fu_4808_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7))) then 
                bn_weight_base_20_reg_5066 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    bn_weight_base_21_reg_5329_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bn_weight_base_21_reg_5329 <= ap_phi_mux_bn_weight_base_20_phi_fu_5070_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6))) then 
                bn_weight_base_21_reg_5329 <= ap_const_lv8_C;
            end if; 
        end if;
    end process;

    bn_weight_base_22_reg_5593_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bn_weight_base_22_reg_5593 <= ap_phi_mux_bn_weight_base_21_phi_fu_5333_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5))) then 
                bn_weight_base_22_reg_5593 <= ap_const_lv8_9;
            end if; 
        end if;
    end process;

    bn_weight_base_23_reg_5857_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bn_weight_base_23_reg_5857 <= ap_phi_mux_bn_weight_base_22_phi_fu_5597_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4))) then 
                bn_weight_base_23_reg_5857 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    bn_weight_base_24_reg_6121_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bn_weight_base_24_reg_6121 <= ap_phi_mux_bn_weight_base_23_phi_fu_5861_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3))) then 
                bn_weight_base_24_reg_6121 <= ap_const_lv8_6;
            end if; 
        end if;
    end process;

    bn_weight_base_25_reg_6385_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bn_weight_base_25_reg_6385 <= ap_phi_mux_bn_weight_base_24_phi_fu_6125_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2))) then 
                bn_weight_base_25_reg_6385 <= ap_const_lv8_3;
            end if; 
        end if;
    end process;

    bn_weight_base_26_reg_6661_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bn_weight_base_26_reg_6661 <= ap_phi_mux_bn_weight_base_25_phi_fu_6389_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1))) then 
                bn_weight_base_26_reg_6661 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    bn_weight_base_27_reg_6933_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bn_weight_base_27_reg_6933 <= ap_phi_mux_bn_weight_base_26_phi_fu_6665_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0))) then 
                bn_weight_base_27_reg_6933 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;

    bn_weight_size_11_reg_2707_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((ap_const_boolean_1 = ap_condition_196)) then 
                    bn_weight_size_11_reg_2707 <= ap_phi_mux_bn_weight_size_10_phi_fu_2446_p4;
                elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_10)) then 
                    bn_weight_size_11_reg_2707 <= ap_const_lv7_C;
                end if;
            end if; 
        end if;
    end process;

    bn_weight_size_12_reg_2971_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bn_weight_size_12_reg_2971 <= bn_weight_size_11_reg_2707;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F))) then 
                bn_weight_size_12_reg_2971 <= ap_const_lv7_C;
            end if; 
        end if;
    end process;

    bn_weight_size_13_reg_3235_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bn_weight_size_13_reg_3235 <= ap_phi_mux_bn_weight_size_12_phi_fu_2975_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E))) then 
                bn_weight_size_13_reg_3235 <= ap_const_lv7_C;
            end if; 
        end if;
    end process;

    bn_weight_size_14_reg_3497_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bn_weight_size_14_reg_3497 <= ap_phi_mux_bn_weight_size_13_phi_fu_3239_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D))) then 
                bn_weight_size_14_reg_3497 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    bn_weight_size_15_reg_3760_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bn_weight_size_15_reg_3760 <= ap_phi_mux_bn_weight_size_14_phi_fu_3501_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C))) then 
                bn_weight_size_15_reg_3760 <= ap_const_lv7_6;
            end if; 
        end if;
    end process;

    bn_weight_size_16_reg_4024_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bn_weight_size_16_reg_4024 <= ap_phi_mux_bn_weight_size_15_phi_fu_3764_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B))) then 
                bn_weight_size_16_reg_4024 <= ap_const_lv7_6;
            end if; 
        end if;
    end process;

    bn_weight_size_17_reg_4288_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bn_weight_size_17_reg_4288 <= ap_phi_mux_bn_weight_size_16_phi_fu_4028_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A))) then 
                bn_weight_size_17_reg_4288 <= ap_const_lv7_6;
            end if; 
        end if;
    end process;

    bn_weight_size_18_reg_4552_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bn_weight_size_18_reg_4552 <= ap_phi_mux_bn_weight_size_17_phi_fu_4292_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9))) then 
                bn_weight_size_18_reg_4552 <= ap_const_lv7_6;
            end if; 
        end if;
    end process;

    bn_weight_size_19_reg_4816_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bn_weight_size_19_reg_4816 <= ap_phi_mux_bn_weight_size_18_phi_fu_4556_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8))) then 
                bn_weight_size_19_reg_4816 <= ap_const_lv7_6;
            end if; 
        end if;
    end process;

    bn_weight_size_20_reg_5078_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bn_weight_size_20_reg_5078 <= ap_phi_mux_bn_weight_size_19_phi_fu_4820_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7))) then 
                bn_weight_size_20_reg_5078 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    bn_weight_size_21_reg_5341_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bn_weight_size_21_reg_5341 <= ap_phi_mux_bn_weight_size_20_phi_fu_5082_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6))) then 
                bn_weight_size_21_reg_5341 <= ap_const_lv7_3;
            end if; 
        end if;
    end process;

    bn_weight_size_22_reg_5605_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bn_weight_size_22_reg_5605 <= ap_phi_mux_bn_weight_size_21_phi_fu_5345_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5))) then 
                bn_weight_size_22_reg_5605 <= ap_const_lv7_3;
            end if; 
        end if;
    end process;

    bn_weight_size_23_reg_5869_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bn_weight_size_23_reg_5869 <= ap_phi_mux_bn_weight_size_22_phi_fu_5609_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4))) then 
                bn_weight_size_23_reg_5869 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    bn_weight_size_24_reg_6133_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bn_weight_size_24_reg_6133 <= ap_phi_mux_bn_weight_size_23_phi_fu_5873_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3))) then 
                bn_weight_size_24_reg_6133 <= ap_const_lv7_3;
            end if; 
        end if;
    end process;

    bn_weight_size_25_reg_6397_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bn_weight_size_25_reg_6397 <= ap_phi_mux_bn_weight_size_24_phi_fu_6137_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2))) then 
                bn_weight_size_25_reg_6397 <= ap_const_lv7_3;
            end if; 
        end if;
    end process;

    bn_weight_size_26_reg_6673_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bn_weight_size_26_reg_6673 <= ap_phi_mux_bn_weight_size_25_phi_fu_6401_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1))) then 
                bn_weight_size_26_reg_6673 <= ap_const_lv7_0;
            end if; 
        end if;
    end process;

    bn_weight_size_27_reg_6945_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                bn_weight_size_27_reg_6945 <= ap_phi_mux_bn_weight_size_26_phi_fu_6677_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0))) then 
                bn_weight_size_27_reg_6945 <= ap_const_lv7_3;
            end if; 
        end if;
    end process;

    conv_en_11_reg_2527_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((ap_const_boolean_1 = ap_condition_196)) then 
                    conv_en_11_reg_2527 <= ap_phi_mux_conv_en_10_phi_fu_2266_p4;
                elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_10)) then 
                    conv_en_11_reg_2527 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    conv_en_12_reg_2791_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                conv_en_12_reg_2791 <= conv_en_11_reg_2527;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F))) then 
                conv_en_12_reg_2791 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    conv_en_13_reg_3055_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                conv_en_13_reg_3055 <= ap_phi_mux_conv_en_12_phi_fu_2795_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E))) then 
                conv_en_13_reg_3055 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    conv_en_14_reg_3318_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                conv_en_14_reg_3318 <= ap_phi_mux_conv_en_13_phi_fu_3059_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D))) then 
                conv_en_14_reg_3318 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    conv_en_15_reg_3580_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                conv_en_15_reg_3580 <= ap_phi_mux_conv_en_14_phi_fu_3322_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C))) then 
                conv_en_15_reg_3580 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    conv_en_16_reg_3844_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                conv_en_16_reg_3844 <= ap_phi_mux_conv_en_15_phi_fu_3584_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B))) then 
                conv_en_16_reg_3844 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    conv_en_17_reg_4108_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                conv_en_17_reg_4108 <= ap_phi_mux_conv_en_16_phi_fu_3848_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A))) then 
                conv_en_17_reg_4108 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    conv_en_18_reg_4372_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                conv_en_18_reg_4372 <= ap_phi_mux_conv_en_17_phi_fu_4112_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9))) then 
                conv_en_18_reg_4372 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    conv_en_19_reg_4636_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                conv_en_19_reg_4636 <= ap_phi_mux_conv_en_18_phi_fu_4376_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8))) then 
                conv_en_19_reg_4636 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    conv_en_20_reg_4899_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                conv_en_20_reg_4899 <= ap_phi_mux_conv_en_19_phi_fu_4640_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7))) then 
                conv_en_20_reg_4899 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    conv_en_21_reg_5161_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                conv_en_21_reg_5161 <= ap_phi_mux_conv_en_20_phi_fu_4903_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6))) then 
                conv_en_21_reg_5161 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    conv_en_22_reg_5425_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                conv_en_22_reg_5425 <= ap_phi_mux_conv_en_21_phi_fu_5165_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5))) then 
                conv_en_22_reg_5425 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    conv_en_23_reg_5689_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                conv_en_23_reg_5689 <= ap_phi_mux_conv_en_22_phi_fu_5429_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4))) then 
                conv_en_23_reg_5689 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    conv_en_24_reg_5953_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                conv_en_24_reg_5953 <= ap_phi_mux_conv_en_23_phi_fu_5693_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3))) then 
                conv_en_24_reg_5953 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    conv_en_25_reg_6217_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                conv_en_25_reg_6217 <= ap_phi_mux_conv_en_24_phi_fu_5957_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2))) then 
                conv_en_25_reg_6217 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    conv_en_26_reg_6481_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                conv_en_26_reg_6481 <= ap_phi_mux_conv_en_25_phi_fu_6221_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1))) then 
                conv_en_26_reg_6481 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    conv_en_27_reg_6755_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                conv_en_27_reg_6755 <= ap_phi_mux_conv_en_26_phi_fu_6485_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0))) then 
                conv_en_27_reg_6755 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    fc_en_11_reg_2599_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((ap_const_boolean_1 = ap_condition_196)) then 
                    fc_en_11_reg_2599 <= ap_phi_mux_fc_en_10_phi_fu_2338_p4;
                elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_10)) then 
                    fc_en_11_reg_2599 <= ap_const_lv1_0;
                end if;
            end if; 
        end if;
    end process;

    fc_en_12_reg_2863_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                fc_en_12_reg_2863 <= fc_en_11_reg_2599;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F))) then 
                fc_en_12_reg_2863 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    fc_en_13_reg_3127_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                fc_en_13_reg_3127 <= ap_phi_mux_fc_en_12_phi_fu_2867_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E))) then 
                fc_en_13_reg_3127 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    fc_en_14_reg_3390_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                fc_en_14_reg_3390 <= ap_phi_mux_fc_en_13_phi_fu_3131_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D))) then 
                fc_en_14_reg_3390 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    fc_en_15_reg_3652_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                fc_en_15_reg_3652 <= ap_phi_mux_fc_en_14_phi_fu_3394_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C))) then 
                fc_en_15_reg_3652 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    fc_en_16_reg_3916_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                fc_en_16_reg_3916 <= ap_phi_mux_fc_en_15_phi_fu_3656_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B))) then 
                fc_en_16_reg_3916 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    fc_en_17_reg_4180_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                fc_en_17_reg_4180 <= ap_phi_mux_fc_en_16_phi_fu_3920_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A))) then 
                fc_en_17_reg_4180 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    fc_en_18_reg_4444_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                fc_en_18_reg_4444 <= ap_phi_mux_fc_en_17_phi_fu_4184_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9))) then 
                fc_en_18_reg_4444 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    fc_en_19_reg_4708_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                fc_en_19_reg_4708 <= ap_phi_mux_fc_en_18_phi_fu_4448_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8))) then 
                fc_en_19_reg_4708 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    fc_en_20_reg_4971_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                fc_en_20_reg_4971 <= ap_phi_mux_fc_en_19_phi_fu_4712_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7))) then 
                fc_en_20_reg_4971 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    fc_en_21_reg_5233_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                fc_en_21_reg_5233 <= ap_phi_mux_fc_en_20_phi_fu_4975_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6))) then 
                fc_en_21_reg_5233 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    fc_en_22_reg_5497_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                fc_en_22_reg_5497 <= ap_phi_mux_fc_en_21_phi_fu_5237_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5))) then 
                fc_en_22_reg_5497 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    fc_en_23_reg_5761_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                fc_en_23_reg_5761 <= ap_phi_mux_fc_en_22_phi_fu_5501_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4))) then 
                fc_en_23_reg_5761 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    fc_en_24_reg_6025_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                fc_en_24_reg_6025 <= ap_phi_mux_fc_en_23_phi_fu_5765_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3))) then 
                fc_en_24_reg_6025 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    fc_en_25_reg_6289_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                fc_en_25_reg_6289 <= ap_phi_mux_fc_en_24_phi_fu_6029_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2))) then 
                fc_en_25_reg_6289 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    fc_en_26_reg_6565_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                fc_en_26_reg_6565 <= ap_phi_mux_fc_en_25_phi_fu_6293_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1))) then 
                fc_en_26_reg_6565 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    fc_en_27_reg_6838_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                fc_en_27_reg_6838 <= ap_phi_mux_fc_en_26_phi_fu_6569_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0))) then 
                fc_en_27_reg_6838 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    in_size_11_reg_2731_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((ap_const_boolean_1 = ap_condition_196)) then 
                    in_size_11_reg_2731 <= ap_phi_mux_in_size_10_phi_fu_2470_p4;
                elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_10)) then 
                    in_size_11_reg_2731 <= ap_const_lv10_310;
                end if;
            end if; 
        end if;
    end process;

    in_size_12_reg_2995_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                in_size_12_reg_2995 <= in_size_11_reg_2731;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F))) then 
                in_size_12_reg_2995 <= ap_const_lv10_310;
            end if; 
        end if;
    end process;

    in_size_13_reg_3259_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                in_size_13_reg_3259 <= in_size_12_cast_fu_7057_p1;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E))) then 
                in_size_13_reg_3259 <= ap_const_lv11_620;
            end if; 
        end if;
    end process;

    in_size_14_reg_3521_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                in_size_14_reg_3521 <= ap_phi_mux_in_size_13_phi_fu_3263_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D))) then 
                in_size_14_reg_3521 <= ap_const_lv11_620;
            end if; 
        end if;
    end process;

    in_size_15_reg_3784_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                in_size_15_reg_3784 <= ap_phi_mux_in_size_14_phi_fu_3525_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C))) then 
                in_size_15_reg_3784 <= ap_const_lv11_620;
            end if; 
        end if;
    end process;

    in_size_16_reg_4048_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                in_size_16_reg_4048 <= ap_phi_mux_in_size_15_phi_fu_3788_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B))) then 
                in_size_16_reg_4048 <= ap_const_lv11_620;
            end if; 
        end if;
    end process;

    in_size_17_reg_4312_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                in_size_17_reg_4312 <= ap_phi_mux_in_size_16_phi_fu_4052_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A))) then 
                in_size_17_reg_4312 <= ap_const_lv11_620;
            end if; 
        end if;
    end process;

    in_size_18_reg_4576_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                in_size_18_reg_4576 <= ap_phi_mux_in_size_17_phi_fu_4316_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9))) then 
                in_size_18_reg_4576 <= ap_const_lv11_620;
            end if; 
        end if;
    end process;

    in_size_19_reg_4840_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                in_size_19_reg_4840 <= in_size_18_cast_fu_7072_p1;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8))) then 
                in_size_19_reg_4840 <= ap_const_lv12_C40;
            end if; 
        end if;
    end process;

    in_size_20_reg_5102_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                in_size_20_reg_5102 <= ap_phi_mux_in_size_19_phi_fu_4844_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7))) then 
                in_size_20_reg_5102 <= ap_const_lv12_C40;
            end if; 
        end if;
    end process;

    in_size_21_reg_5365_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                in_size_21_reg_5365 <= ap_phi_mux_in_size_20_phi_fu_5106_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6))) then 
                in_size_21_reg_5365 <= ap_const_lv12_C40;
            end if; 
        end if;
    end process;

    in_size_22_reg_5629_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                in_size_22_reg_5629 <= ap_phi_mux_in_size_21_phi_fu_5369_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5))) then 
                in_size_22_reg_5629 <= ap_const_lv12_C40;
            end if; 
        end if;
    end process;

    in_size_23_reg_5893_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                in_size_23_reg_5893 <= ap_phi_mux_in_size_22_phi_fu_5633_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4))) then 
                in_size_23_reg_5893 <= ap_const_lv12_C40;
            end if; 
        end if;
    end process;

    in_size_24_reg_6157_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                in_size_24_reg_6157 <= ap_phi_mux_in_size_23_phi_fu_5897_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3))) then 
                in_size_24_reg_6157 <= ap_const_lv12_C40;
            end if; 
        end if;
    end process;

    in_size_25_reg_6421_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                in_size_25_reg_6421 <= ap_phi_mux_in_size_24_phi_fu_6161_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2))) then 
                in_size_25_reg_6421 <= ap_const_lv12_C40;
            end if; 
        end if;
    end process;

    in_size_26_reg_6697_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                in_size_26_reg_6697 <= in_size_25_cast11_fu_7087_p1;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1))) then 
                in_size_26_reg_6697 <= ap_const_lv13_1100;
            end if; 
        end if;
    end process;

    in_size_27_reg_6969_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                in_size_27_reg_6969 <= in_size_26_cast_cast_cast_cast_fu_7101_p1;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0))) then 
                in_size_27_reg_6969 <= ap_const_lv15_4400;
            end if; 
        end if;
    end process;

    max_pool_en_26_reg_6541_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                max_pool_en_26_reg_6541 <= ap_const_lv1_0;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1))) then 
                max_pool_en_26_reg_6541 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    max_pool_en_27_reg_6814_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                max_pool_en_27_reg_6814 <= ap_phi_mux_max_pool_en_26_phi_fu_6545_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0))) then 
                max_pool_en_27_reg_6814 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    nif_11_reg_2719_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((ap_const_boolean_1 = ap_condition_196)) then 
                    nif_11_reg_2719 <= ap_phi_mux_nif_10_phi_fu_2458_p4;
                elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_10)) then 
                    nif_11_reg_2719 <= ap_const_lv4_4;
                end if;
            end if; 
        end if;
    end process;

    nif_12_reg_2983_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nif_12_reg_2983 <= nif_11_reg_2719;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F))) then 
                nif_12_reg_2983 <= ap_const_lv4_4;
            end if; 
        end if;
    end process;

    nif_13_reg_3247_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nif_13_reg_3247 <= ap_phi_mux_nif_12_phi_fu_2987_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E))) then 
                nif_13_reg_3247 <= ap_const_lv4_2;
            end if; 
        end if;
    end process;

    nif_14_reg_3509_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nif_14_reg_3509 <= ap_phi_mux_nif_13_phi_fu_3251_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D))) then 
                nif_14_reg_3509 <= ap_const_lv4_2;
            end if; 
        end if;
    end process;

    nif_15_reg_3772_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nif_15_reg_3772 <= ap_phi_mux_nif_14_phi_fu_3513_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C))) then 
                nif_15_reg_3772 <= ap_const_lv4_2;
            end if; 
        end if;
    end process;

    nif_16_reg_4036_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nif_16_reg_4036 <= ap_phi_mux_nif_15_phi_fu_3776_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B))) then 
                nif_16_reg_4036 <= ap_const_lv4_2;
            end if; 
        end if;
    end process;

    nif_17_reg_4300_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nif_17_reg_4300 <= ap_phi_mux_nif_16_phi_fu_4040_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A))) then 
                nif_17_reg_4300 <= ap_const_lv4_2;
            end if; 
        end if;
    end process;

    nif_18_reg_4564_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nif_18_reg_4564 <= ap_phi_mux_nif_17_phi_fu_4304_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9))) then 
                nif_18_reg_4564 <= ap_const_lv4_2;
            end if; 
        end if;
    end process;

    nif_19_reg_4828_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nif_19_reg_4828 <= ap_phi_mux_nif_18_phi_fu_4568_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8))) then 
                nif_19_reg_4828 <= ap_const_lv4_1;
            end if; 
        end if;
    end process;

    nif_20_reg_5090_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nif_20_reg_5090 <= ap_phi_mux_nif_19_phi_fu_4832_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7))) then 
                nif_20_reg_5090 <= ap_const_lv4_1;
            end if; 
        end if;
    end process;

    nif_21_reg_5353_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nif_21_reg_5353 <= ap_phi_mux_nif_20_phi_fu_5094_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6))) then 
                nif_21_reg_5353 <= ap_const_lv4_1;
            end if; 
        end if;
    end process;

    nif_22_reg_5617_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nif_22_reg_5617 <= ap_phi_mux_nif_21_phi_fu_5357_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5))) then 
                nif_22_reg_5617 <= ap_const_lv4_1;
            end if; 
        end if;
    end process;

    nif_23_reg_5881_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nif_23_reg_5881 <= ap_phi_mux_nif_22_phi_fu_5621_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4))) then 
                nif_23_reg_5881 <= ap_const_lv4_1;
            end if; 
        end if;
    end process;

    nif_24_reg_6145_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nif_24_reg_6145 <= ap_phi_mux_nif_23_phi_fu_5885_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3))) then 
                nif_24_reg_6145 <= ap_const_lv4_1;
            end if; 
        end if;
    end process;

    nif_25_reg_6409_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nif_25_reg_6409 <= ap_phi_mux_nif_24_phi_fu_6149_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2))) then 
                nif_25_reg_6409 <= ap_const_lv4_1;
            end if; 
        end if;
    end process;

    nif_26_reg_6685_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nif_26_reg_6685 <= ap_phi_mux_nif_25_phi_fu_6413_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1))) then 
                nif_26_reg_6685 <= ap_const_lv4_1;
            end if; 
        end if;
    end process;

    nif_27_reg_6957_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nif_27_reg_6957 <= ap_phi_mux_nif_26_phi_fu_6689_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0))) then 
                nif_27_reg_6957 <= ap_const_lv4_1;
            end if; 
        end if;
    end process;

    nky_11_reg_2575_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((ap_const_boolean_1 = ap_condition_196)) then 
                    nky_11_reg_2575 <= ap_phi_mux_nky_10_phi_fu_2314_p4;
                elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_10)) then 
                    nky_11_reg_2575 <= ap_const_lv2_1;
                end if;
            end if; 
        end if;
    end process;

    nky_12_reg_2839_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nky_12_reg_2839 <= nky_11_reg_2575;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F))) then 
                nky_12_reg_2839 <= ap_const_lv2_3;
            end if; 
        end if;
    end process;

    nky_13_reg_3103_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nky_13_reg_3103 <= ap_phi_mux_nky_12_phi_fu_2843_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E))) then 
                nky_13_reg_3103 <= ap_const_lv2_3;
            end if; 
        end if;
    end process;

    nky_14_reg_3366_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nky_14_reg_3366 <= ap_phi_mux_nky_13_phi_fu_3107_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D))) then 
                nky_14_reg_3366 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    nky_15_reg_3628_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nky_15_reg_3628 <= ap_phi_mux_nky_14_phi_fu_3370_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C))) then 
                nky_15_reg_3628 <= ap_const_lv2_3;
            end if; 
        end if;
    end process;

    nky_16_reg_3892_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nky_16_reg_3892 <= ap_phi_mux_nky_15_phi_fu_3632_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B))) then 
                nky_16_reg_3892 <= ap_const_lv2_3;
            end if; 
        end if;
    end process;

    nky_17_reg_4156_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nky_17_reg_4156 <= ap_phi_mux_nky_16_phi_fu_3896_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A))) then 
                nky_17_reg_4156 <= ap_const_lv2_1;
            end if; 
        end if;
    end process;

    nky_18_reg_4420_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nky_18_reg_4420 <= ap_phi_mux_nky_17_phi_fu_4160_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9))) then 
                nky_18_reg_4420 <= ap_const_lv2_3;
            end if; 
        end if;
    end process;

    nky_19_reg_4684_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nky_19_reg_4684 <= ap_phi_mux_nky_18_phi_fu_4424_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8))) then 
                nky_19_reg_4684 <= ap_const_lv2_3;
            end if; 
        end if;
    end process;

    nky_20_reg_4947_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nky_20_reg_4947 <= ap_phi_mux_nky_19_phi_fu_4688_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7))) then 
                nky_20_reg_4947 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    nky_21_reg_5209_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nky_21_reg_5209 <= ap_phi_mux_nky_20_phi_fu_4951_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6))) then 
                nky_21_reg_5209 <= ap_const_lv2_3;
            end if; 
        end if;
    end process;

    nky_22_reg_5473_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nky_22_reg_5473 <= ap_phi_mux_nky_21_phi_fu_5213_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5))) then 
                nky_22_reg_5473 <= ap_const_lv2_3;
            end if; 
        end if;
    end process;

    nky_23_reg_5737_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nky_23_reg_5737 <= ap_phi_mux_nky_22_phi_fu_5477_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4))) then 
                nky_23_reg_5737 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    nky_24_reg_6001_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nky_24_reg_6001 <= ap_phi_mux_nky_23_phi_fu_5741_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3))) then 
                nky_24_reg_6001 <= ap_const_lv2_3;
            end if; 
        end if;
    end process;

    nky_25_reg_6265_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nky_25_reg_6265 <= ap_phi_mux_nky_24_phi_fu_6005_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2))) then 
                nky_25_reg_6265 <= ap_const_lv2_3;
            end if; 
        end if;
    end process;

    nky_26_reg_6529_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nky_26_reg_6529 <= ap_phi_mux_nky_25_phi_fu_6269_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1))) then 
                nky_26_reg_6529 <= ap_const_lv2_3;
            end if; 
        end if;
    end process;

    nky_27_reg_6803_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nky_27_reg_6803 <= nky_26_cast_fu_7111_p1;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0))) then 
                nky_27_reg_6803 <= ap_const_lv3_7;
            end if; 
        end if;
    end process;

    nof_11_reg_2683_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((ap_const_boolean_1 = ap_condition_196)) then 
                    nof_11_reg_2683 <= ap_phi_mux_nof_10_phi_fu_2422_p4;
                elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_10)) then 
                    nof_11_reg_2683 <= ap_const_lv4_4;
                end if;
            end if; 
        end if;
    end process;

    nof_12_reg_2947_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nof_12_reg_2947 <= nof_11_reg_2683;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F))) then 
                nof_12_reg_2947 <= ap_const_lv4_4;
            end if; 
        end if;
    end process;

    nof_13_reg_3211_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nof_13_reg_3211 <= ap_phi_mux_nof_12_phi_fu_2951_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E))) then 
                nof_13_reg_3211 <= ap_const_lv4_4;
            end if; 
        end if;
    end process;

    nof_14_reg_3473_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nof_14_reg_3473 <= ap_phi_mux_nof_13_phi_fu_3215_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D))) then 
                nof_14_reg_3473 <= ap_const_lv4_2;
            end if; 
        end if;
    end process;

    nof_15_reg_3736_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nof_15_reg_3736 <= ap_phi_mux_nof_14_phi_fu_3477_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C))) then 
                nof_15_reg_3736 <= ap_const_lv4_2;
            end if; 
        end if;
    end process;

    nof_16_reg_4000_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nof_16_reg_4000 <= ap_phi_mux_nof_15_phi_fu_3740_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B))) then 
                nof_16_reg_4000 <= ap_const_lv4_2;
            end if; 
        end if;
    end process;

    nof_17_reg_4264_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nof_17_reg_4264 <= ap_phi_mux_nof_16_phi_fu_4004_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A))) then 
                nof_17_reg_4264 <= ap_const_lv4_2;
            end if; 
        end if;
    end process;

    nof_18_reg_4528_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nof_18_reg_4528 <= ap_phi_mux_nof_17_phi_fu_4268_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9))) then 
                nof_18_reg_4528 <= ap_const_lv4_2;
            end if; 
        end if;
    end process;

    nof_19_reg_4792_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nof_19_reg_4792 <= ap_phi_mux_nof_18_phi_fu_4532_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8))) then 
                nof_19_reg_4792 <= ap_const_lv4_2;
            end if; 
        end if;
    end process;

    nof_20_reg_5054_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nof_20_reg_5054 <= ap_phi_mux_nof_19_phi_fu_4796_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7))) then 
                nof_20_reg_5054 <= ap_const_lv4_1;
            end if; 
        end if;
    end process;

    nof_21_reg_5317_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nof_21_reg_5317 <= ap_phi_mux_nof_20_phi_fu_5058_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6))) then 
                nof_21_reg_5317 <= ap_const_lv4_1;
            end if; 
        end if;
    end process;

    nof_22_reg_5581_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nof_22_reg_5581 <= ap_phi_mux_nof_21_phi_fu_5321_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5))) then 
                nof_22_reg_5581 <= ap_const_lv4_1;
            end if; 
        end if;
    end process;

    nof_23_reg_5845_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nof_23_reg_5845 <= ap_phi_mux_nof_22_phi_fu_5585_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4))) then 
                nof_23_reg_5845 <= ap_const_lv4_1;
            end if; 
        end if;
    end process;

    nof_24_reg_6109_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nof_24_reg_6109 <= ap_phi_mux_nof_23_phi_fu_5849_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3))) then 
                nof_24_reg_6109 <= ap_const_lv4_1;
            end if; 
        end if;
    end process;

    nof_25_reg_6373_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nof_25_reg_6373 <= ap_phi_mux_nof_24_phi_fu_6113_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2))) then 
                nof_25_reg_6373 <= ap_const_lv4_1;
            end if; 
        end if;
    end process;

    nof_26_reg_6649_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nof_26_reg_6649 <= ap_phi_mux_nof_25_phi_fu_6377_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1))) then 
                nof_26_reg_6649 <= ap_const_lv4_1;
            end if; 
        end if;
    end process;

    nof_27_reg_6921_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nof_27_reg_6921 <= ap_phi_mux_nof_26_phi_fu_6653_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0))) then 
                nof_27_reg_6921 <= ap_const_lv4_1;
            end if; 
        end if;
    end process;

    nox_11_reg_2623_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((ap_const_boolean_1 = ap_condition_196)) then 
                    nox_11_reg_2623 <= ap_phi_mux_nox_10_phi_fu_2362_p4;
                elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_10)) then 
                    nox_11_reg_2623 <= ap_const_lv4_E;
                end if;
            end if; 
        end if;
    end process;

    nox_12_reg_2887_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nox_12_reg_2887 <= nox_11_reg_2623;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F))) then 
                nox_12_reg_2887 <= ap_const_lv4_E;
            end if; 
        end if;
    end process;

    nox_13_reg_3151_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nox_13_reg_3151 <= ap_phi_mux_nox_12_phi_fu_2891_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E))) then 
                nox_13_reg_3151 <= ap_const_lv4_E;
            end if; 
        end if;
    end process;

    nox_14_reg_3414_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nox_14_reg_3414 <= nox_13_cast_fu_7067_p1;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D))) then 
                nox_14_reg_3414 <= ap_const_lv5_1C;
            end if; 
        end if;
    end process;

    nox_15_reg_3676_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nox_15_reg_3676 <= ap_phi_mux_nox_14_phi_fu_3418_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C))) then 
                nox_15_reg_3676 <= ap_const_lv5_1C;
            end if; 
        end if;
    end process;

    nox_16_reg_3940_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nox_16_reg_3940 <= ap_phi_mux_nox_15_phi_fu_3680_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B))) then 
                nox_16_reg_3940 <= ap_const_lv5_1C;
            end if; 
        end if;
    end process;

    nox_17_reg_4204_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nox_17_reg_4204 <= ap_phi_mux_nox_16_phi_fu_3944_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A))) then 
                nox_17_reg_4204 <= ap_const_lv5_1C;
            end if; 
        end if;
    end process;

    nox_18_reg_4468_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nox_18_reg_4468 <= ap_phi_mux_nox_17_phi_fu_4208_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9))) then 
                nox_18_reg_4468 <= ap_const_lv5_1C;
            end if; 
        end if;
    end process;

    nox_19_reg_4732_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nox_19_reg_4732 <= ap_phi_mux_nox_18_phi_fu_4472_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8))) then 
                nox_19_reg_4732 <= ap_const_lv5_1C;
            end if; 
        end if;
    end process;

    nox_20_reg_4995_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nox_20_reg_4995 <= nox_19_cast_fu_7082_p1;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7))) then 
                nox_20_reg_4995 <= ap_const_lv6_38;
            end if; 
        end if;
    end process;

    nox_21_reg_5257_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nox_21_reg_5257 <= ap_phi_mux_nox_20_phi_fu_4999_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6))) then 
                nox_21_reg_5257 <= ap_const_lv6_38;
            end if; 
        end if;
    end process;

    nox_22_reg_5521_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nox_22_reg_5521 <= ap_phi_mux_nox_21_phi_fu_5261_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5))) then 
                nox_22_reg_5521 <= ap_const_lv6_38;
            end if; 
        end if;
    end process;

    nox_23_reg_5785_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nox_23_reg_5785 <= ap_phi_mux_nox_22_phi_fu_5525_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4))) then 
                nox_23_reg_5785 <= ap_const_lv6_38;
            end if; 
        end if;
    end process;

    nox_24_reg_6049_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nox_24_reg_6049 <= ap_phi_mux_nox_23_phi_fu_5789_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3))) then 
                nox_24_reg_6049 <= ap_const_lv6_38;
            end if; 
        end if;
    end process;

    nox_25_reg_6313_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nox_25_reg_6313 <= ap_phi_mux_nox_24_phi_fu_6053_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2))) then 
                nox_25_reg_6313 <= ap_const_lv6_38;
            end if; 
        end if;
    end process;

    nox_26_reg_6589_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nox_26_reg_6589 <= ap_phi_mux_nox_25_phi_fu_6317_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1))) then 
                nox_26_reg_6589 <= ap_const_lv6_38;
            end if; 
        end if;
    end process;

    nox_27_reg_6862_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                nox_27_reg_6862 <= nox_26_cast_fu_7106_p1;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0))) then 
                nox_27_reg_6862 <= ap_const_lv7_70;
            end if; 
        end if;
    end process;

    out_size_11_reg_2743_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((ap_const_boolean_1 = ap_condition_196)) then 
                    out_size_11_reg_2743 <= ap_phi_mux_out_size_10_phi_fu_2482_p4;
                elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_10)) then 
                    out_size_11_reg_2743 <= ap_const_lv10_310;
                end if;
            end if; 
        end if;
    end process;

    out_size_12_reg_3007_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                out_size_12_reg_3007 <= out_size_11_reg_2743;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F))) then 
                out_size_12_reg_3007 <= ap_const_lv10_310;
            end if; 
        end if;
    end process;

    out_size_13_reg_3270_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                out_size_13_reg_3270 <= ap_phi_mux_out_size_12_phi_fu_3011_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E))) then 
                out_size_13_reg_3270 <= ap_const_lv10_310;
            end if; 
        end if;
    end process;

    out_size_14_reg_3533_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                out_size_14_reg_3533 <= out_size_13_cast_fu_7062_p1;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D))) then 
                out_size_14_reg_3533 <= ap_const_lv11_620;
            end if; 
        end if;
    end process;

    out_size_15_reg_3796_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                out_size_15_reg_3796 <= ap_phi_mux_out_size_14_phi_fu_3537_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C))) then 
                out_size_15_reg_3796 <= ap_const_lv11_620;
            end if; 
        end if;
    end process;

    out_size_16_reg_4060_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                out_size_16_reg_4060 <= ap_phi_mux_out_size_15_phi_fu_3800_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B))) then 
                out_size_16_reg_4060 <= ap_const_lv11_620;
            end if; 
        end if;
    end process;

    out_size_17_reg_4324_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                out_size_17_reg_4324 <= ap_phi_mux_out_size_16_phi_fu_4064_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A))) then 
                out_size_17_reg_4324 <= ap_const_lv11_620;
            end if; 
        end if;
    end process;

    out_size_18_reg_4588_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                out_size_18_reg_4588 <= ap_phi_mux_out_size_17_phi_fu_4328_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9))) then 
                out_size_18_reg_4588 <= ap_const_lv11_620;
            end if; 
        end if;
    end process;

    out_size_19_reg_4851_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                out_size_19_reg_4851 <= ap_phi_mux_out_size_18_phi_fu_4592_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8))) then 
                out_size_19_reg_4851 <= ap_const_lv11_620;
            end if; 
        end if;
    end process;

    out_size_20_reg_5114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                out_size_20_reg_5114 <= out_size_19_cast_fu_7077_p1;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7))) then 
                out_size_20_reg_5114 <= ap_const_lv12_C40;
            end if; 
        end if;
    end process;

    out_size_21_reg_5377_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                out_size_21_reg_5377 <= ap_phi_mux_out_size_20_phi_fu_5118_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6))) then 
                out_size_21_reg_5377 <= ap_const_lv12_C40;
            end if; 
        end if;
    end process;

    out_size_22_reg_5641_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                out_size_22_reg_5641 <= ap_phi_mux_out_size_21_phi_fu_5381_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5))) then 
                out_size_22_reg_5641 <= ap_const_lv12_C40;
            end if; 
        end if;
    end process;

    out_size_23_reg_5905_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                out_size_23_reg_5905 <= ap_phi_mux_out_size_22_phi_fu_5645_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4))) then 
                out_size_23_reg_5905 <= ap_const_lv12_C40;
            end if; 
        end if;
    end process;

    out_size_24_reg_6169_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                out_size_24_reg_6169 <= ap_phi_mux_out_size_23_phi_fu_5909_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3))) then 
                out_size_24_reg_6169 <= ap_const_lv12_C40;
            end if; 
        end if;
    end process;

    out_size_25_reg_6433_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                out_size_25_reg_6433 <= ap_phi_mux_out_size_24_phi_fu_6173_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2))) then 
                out_size_25_reg_6433 <= ap_const_lv12_C40;
            end if; 
        end if;
    end process;

    out_size_26_reg_6708_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                out_size_26_reg_6708 <= ap_phi_mux_out_size_25_phi_fu_6437_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1))) then 
                out_size_26_reg_6708 <= ap_const_lv12_C40;
            end if; 
        end if;
    end process;

    out_size_27_reg_6980_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                out_size_27_reg_6980 <= out_size_26_cast10_fu_7092_p1;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0))) then 
                out_size_27_reg_6980 <= ap_const_lv13_1100;
            end if; 
        end if;
    end process;

    pad_11_reg_2515_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((ap_const_boolean_1 = ap_condition_196)) then 
                    pad_11_reg_2515 <= ap_phi_mux_pad_10_phi_fu_2254_p4;
                elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_10)) then 
                    pad_11_reg_2515 <= ap_const_lv1_0;
                end if;
            end if; 
        end if;
    end process;

    pad_12_reg_2779_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                pad_12_reg_2779 <= pad_11_reg_2515;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F))) then 
                pad_12_reg_2779 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    pad_13_reg_3043_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                pad_13_reg_3043 <= ap_phi_mux_pad_12_phi_fu_2783_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E))) then 
                pad_13_reg_3043 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    pad_14_reg_3306_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                pad_14_reg_3306 <= ap_phi_mux_pad_13_phi_fu_3047_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D))) then 
                pad_14_reg_3306 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    pad_15_reg_3568_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                pad_15_reg_3568 <= ap_phi_mux_pad_14_phi_fu_3310_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C))) then 
                pad_15_reg_3568 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    pad_16_reg_3832_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                pad_16_reg_3832 <= ap_phi_mux_pad_15_phi_fu_3572_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B))) then 
                pad_16_reg_3832 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    pad_17_reg_4096_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                pad_17_reg_4096 <= ap_phi_mux_pad_16_phi_fu_3836_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A))) then 
                pad_17_reg_4096 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    pad_18_reg_4360_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                pad_18_reg_4360 <= ap_phi_mux_pad_17_phi_fu_4100_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9))) then 
                pad_18_reg_4360 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    pad_19_reg_4624_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                pad_19_reg_4624 <= ap_phi_mux_pad_18_phi_fu_4364_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8))) then 
                pad_19_reg_4624 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    pad_20_reg_4887_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                pad_20_reg_4887 <= ap_phi_mux_pad_19_phi_fu_4628_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7))) then 
                pad_20_reg_4887 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    pad_21_reg_5149_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                pad_21_reg_5149 <= ap_phi_mux_pad_20_phi_fu_4891_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6))) then 
                pad_21_reg_5149 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    pad_22_reg_5413_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                pad_22_reg_5413 <= ap_phi_mux_pad_21_phi_fu_5153_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5))) then 
                pad_22_reg_5413 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    pad_23_reg_5677_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                pad_23_reg_5677 <= ap_phi_mux_pad_22_phi_fu_5417_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4))) then 
                pad_23_reg_5677 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    pad_24_reg_5941_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                pad_24_reg_5941 <= ap_phi_mux_pad_23_phi_fu_5681_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3))) then 
                pad_24_reg_5941 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    pad_25_reg_6205_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                pad_25_reg_6205 <= ap_phi_mux_pad_24_phi_fu_5945_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2))) then 
                pad_25_reg_6205 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    pad_26_reg_6469_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                pad_26_reg_6469 <= ap_phi_mux_pad_25_phi_fu_6209_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1))) then 
                pad_26_reg_6469 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    pad_27_reg_6744_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                pad_27_reg_6744 <= pad_26_cast_fu_7116_p1;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0))) then 
                pad_27_reg_6744 <= ap_const_lv2_3;
            end if; 
        end if;
    end process;

    relu_en_11_reg_2563_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((ap_const_boolean_1 = ap_condition_196)) then 
                    relu_en_11_reg_2563 <= ap_phi_mux_relu_en_10_phi_fu_2302_p4;
                elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_10)) then 
                    relu_en_11_reg_2563 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    relu_en_12_reg_2827_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                relu_en_12_reg_2827 <= relu_en_11_reg_2563;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F))) then 
                relu_en_12_reg_2827 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    relu_en_13_reg_3091_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                relu_en_13_reg_3091 <= ap_phi_mux_relu_en_12_phi_fu_2831_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E))) then 
                relu_en_13_reg_3091 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    relu_en_14_reg_3354_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                relu_en_14_reg_3354 <= ap_phi_mux_relu_en_13_phi_fu_3095_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D))) then 
                relu_en_14_reg_3354 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    relu_en_15_reg_3616_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                relu_en_15_reg_3616 <= ap_phi_mux_relu_en_14_phi_fu_3358_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C))) then 
                relu_en_15_reg_3616 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    relu_en_16_reg_3880_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                relu_en_16_reg_3880 <= ap_phi_mux_relu_en_15_phi_fu_3620_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B))) then 
                relu_en_16_reg_3880 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    relu_en_17_reg_4144_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                relu_en_17_reg_4144 <= ap_phi_mux_relu_en_16_phi_fu_3884_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A))) then 
                relu_en_17_reg_4144 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    relu_en_18_reg_4408_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                relu_en_18_reg_4408 <= ap_phi_mux_relu_en_17_phi_fu_4148_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9))) then 
                relu_en_18_reg_4408 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    relu_en_19_reg_4672_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                relu_en_19_reg_4672 <= ap_phi_mux_relu_en_18_phi_fu_4412_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8))) then 
                relu_en_19_reg_4672 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    relu_en_20_reg_4935_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                relu_en_20_reg_4935 <= ap_phi_mux_relu_en_19_phi_fu_4676_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7))) then 
                relu_en_20_reg_4935 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    relu_en_21_reg_5197_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                relu_en_21_reg_5197 <= ap_phi_mux_relu_en_20_phi_fu_4939_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6))) then 
                relu_en_21_reg_5197 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    relu_en_22_reg_5461_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                relu_en_22_reg_5461 <= ap_phi_mux_relu_en_21_phi_fu_5201_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5))) then 
                relu_en_22_reg_5461 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    relu_en_23_reg_5725_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                relu_en_23_reg_5725 <= ap_phi_mux_relu_en_22_phi_fu_5465_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4))) then 
                relu_en_23_reg_5725 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    relu_en_24_reg_5989_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                relu_en_24_reg_5989 <= ap_phi_mux_relu_en_23_phi_fu_5729_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3))) then 
                relu_en_24_reg_5989 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    relu_en_25_reg_6253_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                relu_en_25_reg_6253 <= ap_phi_mux_relu_en_24_phi_fu_5993_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2))) then 
                relu_en_25_reg_6253 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    relu_en_26_reg_6517_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                relu_en_26_reg_6517 <= ap_phi_mux_relu_en_25_phi_fu_6257_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1))) then 
                relu_en_26_reg_6517 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    relu_en_27_reg_6791_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                relu_en_27_reg_6791 <= ap_phi_mux_relu_en_26_phi_fu_6521_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0))) then 
                relu_en_27_reg_6791 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    skip_en_11_reg_2551_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((ap_const_boolean_1 = ap_condition_196)) then 
                    skip_en_11_reg_2551 <= ap_phi_mux_skip_en_10_phi_fu_2290_p4;
                elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_10)) then 
                    skip_en_11_reg_2551 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    skip_en_12_reg_2815_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                skip_en_12_reg_2815 <= skip_en_11_reg_2551;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F))) then 
                skip_en_12_reg_2815 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    skip_en_13_reg_3079_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                skip_en_13_reg_3079 <= ap_phi_mux_skip_en_12_phi_fu_2819_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E))) then 
                skip_en_13_reg_3079 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    skip_en_14_reg_3342_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                skip_en_14_reg_3342 <= ap_phi_mux_skip_en_13_phi_fu_3083_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D))) then 
                skip_en_14_reg_3342 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    skip_en_15_reg_3604_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                skip_en_15_reg_3604 <= ap_phi_mux_skip_en_14_phi_fu_3346_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C))) then 
                skip_en_15_reg_3604 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    skip_en_16_reg_3868_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                skip_en_16_reg_3868 <= ap_phi_mux_skip_en_15_phi_fu_3608_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B))) then 
                skip_en_16_reg_3868 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    skip_en_17_reg_4132_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                skip_en_17_reg_4132 <= ap_phi_mux_skip_en_16_phi_fu_3872_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A))) then 
                skip_en_17_reg_4132 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    skip_en_18_reg_4396_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                skip_en_18_reg_4396 <= ap_phi_mux_skip_en_17_phi_fu_4136_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9))) then 
                skip_en_18_reg_4396 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    skip_en_19_reg_4660_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                skip_en_19_reg_4660 <= ap_phi_mux_skip_en_18_phi_fu_4400_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8))) then 
                skip_en_19_reg_4660 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    skip_en_20_reg_4923_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                skip_en_20_reg_4923 <= ap_phi_mux_skip_en_19_phi_fu_4664_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7))) then 
                skip_en_20_reg_4923 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    skip_en_21_reg_5185_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                skip_en_21_reg_5185 <= ap_phi_mux_skip_en_20_phi_fu_4927_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6))) then 
                skip_en_21_reg_5185 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    skip_en_22_reg_5449_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                skip_en_22_reg_5449 <= ap_phi_mux_skip_en_21_phi_fu_5189_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5))) then 
                skip_en_22_reg_5449 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    skip_en_23_reg_5713_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                skip_en_23_reg_5713 <= ap_phi_mux_skip_en_22_phi_fu_5453_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4))) then 
                skip_en_23_reg_5713 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    skip_en_24_reg_5977_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                skip_en_24_reg_5977 <= ap_phi_mux_skip_en_23_phi_fu_5717_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3))) then 
                skip_en_24_reg_5977 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    skip_en_25_reg_6241_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                skip_en_25_reg_6241 <= ap_phi_mux_skip_en_24_phi_fu_5981_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2))) then 
                skip_en_25_reg_6241 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    skip_en_26_reg_6505_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                skip_en_26_reg_6505 <= ap_phi_mux_skip_en_25_phi_fu_6245_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1))) then 
                skip_en_26_reg_6505 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    skip_en_27_reg_6779_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                skip_en_27_reg_6779 <= ap_phi_mux_skip_en_26_phi_fu_6509_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0))) then 
                skip_en_27_reg_6779 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;

    stride_11_reg_2539_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((ap_const_boolean_1 = ap_condition_196)) then 
                    stride_11_reg_2539 <= ap_phi_mux_stride_10_phi_fu_2278_p4;
                elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_10)) then 
                    stride_11_reg_2539 <= ap_const_lv2_2;
                end if;
            end if; 
        end if;
    end process;

    stride_12_reg_2803_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                stride_12_reg_2803 <= stride_11_reg_2539;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F))) then 
                stride_12_reg_2803 <= ap_const_lv2_1;
            end if; 
        end if;
    end process;

    stride_13_reg_3067_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                stride_13_reg_3067 <= ap_phi_mux_stride_12_phi_fu_2807_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E))) then 
                stride_13_reg_3067 <= ap_const_lv2_2;
            end if; 
        end if;
    end process;

    stride_14_reg_3330_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                stride_14_reg_3330 <= ap_phi_mux_stride_13_phi_fu_3071_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D))) then 
                stride_14_reg_3330 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    stride_15_reg_3592_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                stride_15_reg_3592 <= ap_phi_mux_stride_14_phi_fu_3334_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C))) then 
                stride_15_reg_3592 <= ap_const_lv2_1;
            end if; 
        end if;
    end process;

    stride_16_reg_3856_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                stride_16_reg_3856 <= ap_phi_mux_stride_15_phi_fu_3596_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B))) then 
                stride_16_reg_3856 <= ap_const_lv2_1;
            end if; 
        end if;
    end process;

    stride_17_reg_4120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                stride_17_reg_4120 <= ap_phi_mux_stride_16_phi_fu_3860_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A))) then 
                stride_17_reg_4120 <= ap_const_lv2_2;
            end if; 
        end if;
    end process;

    stride_18_reg_4384_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                stride_18_reg_4384 <= ap_phi_mux_stride_17_phi_fu_4124_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9))) then 
                stride_18_reg_4384 <= ap_const_lv2_1;
            end if; 
        end if;
    end process;

    stride_19_reg_4648_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                stride_19_reg_4648 <= ap_phi_mux_stride_18_phi_fu_4388_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8))) then 
                stride_19_reg_4648 <= ap_const_lv2_2;
            end if; 
        end if;
    end process;

    stride_20_reg_4911_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                stride_20_reg_4911 <= ap_phi_mux_stride_19_phi_fu_4652_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7))) then 
                stride_20_reg_4911 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    stride_21_reg_5173_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                stride_21_reg_5173 <= ap_phi_mux_stride_20_phi_fu_4915_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6))) then 
                stride_21_reg_5173 <= ap_const_lv2_1;
            end if; 
        end if;
    end process;

    stride_22_reg_5437_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                stride_22_reg_5437 <= ap_phi_mux_stride_21_phi_fu_5177_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5))) then 
                stride_22_reg_5437 <= ap_const_lv2_1;
            end if; 
        end if;
    end process;

    stride_23_reg_5701_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                stride_23_reg_5701 <= ap_phi_mux_stride_22_phi_fu_5441_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4))) then 
                stride_23_reg_5701 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    stride_24_reg_5965_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                stride_24_reg_5965 <= ap_phi_mux_stride_23_phi_fu_5705_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3))) then 
                stride_24_reg_5965 <= ap_const_lv2_1;
            end if; 
        end if;
    end process;

    stride_25_reg_6229_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                stride_25_reg_6229 <= ap_phi_mux_stride_24_phi_fu_5969_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2))) then 
                stride_25_reg_6229 <= ap_const_lv2_1;
            end if; 
        end if;
    end process;

    stride_26_reg_6493_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                stride_26_reg_6493 <= ap_phi_mux_stride_25_phi_fu_6233_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1))) then 
                stride_26_reg_6493 <= ap_const_lv2_2;
            end if; 
        end if;
    end process;

    stride_27_reg_6767_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                stride_27_reg_6767 <= ap_phi_mux_stride_26_phi_fu_6497_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0))) then 
                stride_27_reg_6767 <= ap_const_lv2_2;
            end if; 
        end if;
    end process;

    weight_base_11_reg_2659_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((ap_const_boolean_1 = ap_condition_196)) then 
                    weight_base_11_reg_2659 <= ap_phi_mux_weight_base_10_phi_fu_2398_p4;
                elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_10)) then 
                    weight_base_11_reg_2659 <= ap_const_lv12_1AD;
                end if;
            end if; 
        end if;
    end process;

    weight_base_12_reg_2923_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                weight_base_12_reg_2923 <= weight_base_11_reg_2659;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F))) then 
                weight_base_12_reg_2923 <= ap_const_lv12_11D;
            end if; 
        end if;
    end process;

    weight_base_13_reg_3187_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                weight_base_13_reg_3187 <= ap_phi_mux_weight_base_12_phi_fu_2927_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E))) then 
                weight_base_13_reg_3187 <= ap_const_lv12_D5;
            end if; 
        end if;
    end process;

    weight_base_14_reg_3449_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                weight_base_14_reg_3449 <= ap_phi_mux_weight_base_13_phi_fu_3191_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D))) then 
                weight_base_14_reg_3449 <= ap_const_lv12_0;
            end if; 
        end if;
    end process;

    weight_base_15_reg_3712_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                weight_base_15_reg_3712 <= ap_phi_mux_weight_base_14_phi_fu_3453_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C))) then 
                weight_base_15_reg_3712 <= ap_const_lv12_B1;
            end if; 
        end if;
    end process;

    weight_base_16_reg_3976_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                weight_base_16_reg_3976 <= ap_phi_mux_weight_base_15_phi_fu_3716_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B))) then 
                weight_base_16_reg_3976 <= ap_const_lv12_8D;
            end if; 
        end if;
    end process;

    weight_base_17_reg_4240_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                weight_base_17_reg_4240 <= ap_phi_mux_weight_base_16_phi_fu_3980_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A))) then 
                weight_base_17_reg_4240 <= ap_const_lv12_8B;
            end if; 
        end if;
    end process;

    weight_base_18_reg_4504_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                weight_base_18_reg_4504 <= ap_phi_mux_weight_base_17_phi_fu_4244_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9))) then 
                weight_base_18_reg_4504 <= ap_const_lv12_67;
            end if; 
        end if;
    end process;

    weight_base_19_reg_4768_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                weight_base_19_reg_4768 <= ap_phi_mux_weight_base_18_phi_fu_4508_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8))) then 
                weight_base_19_reg_4768 <= ap_const_lv12_55;
            end if; 
        end if;
    end process;

    weight_base_20_reg_5030_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                weight_base_20_reg_5030 <= ap_phi_mux_weight_base_19_phi_fu_4772_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7))) then 
                weight_base_20_reg_5030 <= ap_const_lv12_0;
            end if; 
        end if;
    end process;

    weight_base_21_reg_5293_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                weight_base_21_reg_5293 <= ap_phi_mux_weight_base_20_phi_fu_5034_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6))) then 
                weight_base_21_reg_5293 <= ap_const_lv12_4C;
            end if; 
        end if;
    end process;

    weight_base_22_reg_5557_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                weight_base_22_reg_5557 <= ap_phi_mux_weight_base_21_phi_fu_5297_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5))) then 
                weight_base_22_reg_5557 <= ap_const_lv12_43;
            end if; 
        end if;
    end process;

    weight_base_23_reg_5821_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                weight_base_23_reg_5821 <= ap_phi_mux_weight_base_22_phi_fu_5561_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4))) then 
                weight_base_23_reg_5821 <= ap_const_lv12_0;
            end if; 
        end if;
    end process;

    weight_base_24_reg_6085_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                weight_base_24_reg_6085 <= ap_phi_mux_weight_base_23_phi_fu_5825_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3))) then 
                weight_base_24_reg_6085 <= ap_const_lv12_3A;
            end if; 
        end if;
    end process;

    weight_base_25_reg_6349_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                weight_base_25_reg_6349 <= ap_phi_mux_weight_base_24_phi_fu_6089_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2))) then 
                weight_base_25_reg_6349 <= ap_const_lv12_31;
            end if; 
        end if;
    end process;

    weight_base_26_reg_6625_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                weight_base_26_reg_6625 <= ap_phi_mux_weight_base_25_phi_fu_6353_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1))) then 
                weight_base_26_reg_6625 <= ap_const_lv12_0;
            end if; 
        end if;
    end process;

    weight_base_27_reg_6897_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                weight_base_27_reg_6897 <= ap_phi_mux_weight_base_26_phi_fu_6629_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0))) then 
                weight_base_27_reg_6897 <= ap_const_lv12_0;
            end if; 
        end if;
    end process;

    weight_size_11_reg_2671_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((ap_const_boolean_1 = ap_condition_196)) then 
                    weight_size_11_reg_2671 <= ap_phi_mux_weight_size_10_phi_fu_2410_p4;
                elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_10)) then 
                    weight_size_11_reg_2671 <= ap_const_lv10_8;
                end if;
            end if; 
        end if;
    end process;

    weight_size_12_reg_2935_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                weight_size_12_reg_2935 <= weight_size_11_reg_2671;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F))) then 
                weight_size_12_reg_2935 <= ap_const_lv10_90;
            end if; 
        end if;
    end process;

    weight_size_13_reg_3199_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                weight_size_13_reg_3199 <= ap_phi_mux_weight_size_12_phi_fu_2939_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E))) then 
                weight_size_13_reg_3199 <= ap_const_lv10_48;
            end if; 
        end if;
    end process;

    weight_size_14_reg_3461_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                weight_size_14_reg_3461 <= ap_phi_mux_weight_size_13_phi_fu_3203_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D))) then 
                weight_size_14_reg_3461 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    weight_size_15_reg_3724_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                weight_size_15_reg_3724 <= ap_phi_mux_weight_size_14_phi_fu_3465_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C))) then 
                weight_size_15_reg_3724 <= ap_const_lv10_24;
            end if; 
        end if;
    end process;

    weight_size_16_reg_3988_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                weight_size_16_reg_3988 <= ap_phi_mux_weight_size_15_phi_fu_3728_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B))) then 
                weight_size_16_reg_3988 <= ap_const_lv10_24;
            end if; 
        end if;
    end process;

    weight_size_17_reg_4252_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                weight_size_17_reg_4252 <= ap_phi_mux_weight_size_16_phi_fu_3992_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A))) then 
                weight_size_17_reg_4252 <= ap_const_lv10_2;
            end if; 
        end if;
    end process;

    weight_size_18_reg_4516_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                weight_size_18_reg_4516 <= ap_phi_mux_weight_size_17_phi_fu_4256_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9))) then 
                weight_size_18_reg_4516 <= ap_const_lv10_24;
            end if; 
        end if;
    end process;

    weight_size_19_reg_4780_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                weight_size_19_reg_4780 <= ap_phi_mux_weight_size_18_phi_fu_4520_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8))) then 
                weight_size_19_reg_4780 <= ap_const_lv10_12;
            end if; 
        end if;
    end process;

    weight_size_20_reg_5042_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                weight_size_20_reg_5042 <= ap_phi_mux_weight_size_19_phi_fu_4784_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7))) then 
                weight_size_20_reg_5042 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    weight_size_21_reg_5305_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                weight_size_21_reg_5305 <= ap_phi_mux_weight_size_20_phi_fu_5046_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6))) then 
                weight_size_21_reg_5305 <= ap_const_lv10_9;
            end if; 
        end if;
    end process;

    weight_size_22_reg_5569_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                weight_size_22_reg_5569 <= ap_phi_mux_weight_size_21_phi_fu_5309_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5))) then 
                weight_size_22_reg_5569 <= ap_const_lv10_9;
            end if; 
        end if;
    end process;

    weight_size_23_reg_5833_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                weight_size_23_reg_5833 <= ap_phi_mux_weight_size_22_phi_fu_5573_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4))) then 
                weight_size_23_reg_5833 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    weight_size_24_reg_6097_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                weight_size_24_reg_6097 <= ap_phi_mux_weight_size_23_phi_fu_5837_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3))) then 
                weight_size_24_reg_6097 <= ap_const_lv10_9;
            end if; 
        end if;
    end process;

    weight_size_25_reg_6361_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                weight_size_25_reg_6361 <= ap_phi_mux_weight_size_24_phi_fu_6101_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2))) then 
                weight_size_25_reg_6361 <= ap_const_lv10_9;
            end if; 
        end if;
    end process;

    weight_size_26_reg_6637_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                weight_size_26_reg_6637 <= ap_phi_mux_weight_size_25_phi_fu_6365_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1))) then 
                weight_size_26_reg_6637 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    weight_size_27_reg_6909_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                weight_size_27_reg_6909 <= ap_phi_mux_weight_size_26_phi_fu_6641_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0))) then 
                weight_size_27_reg_6909 <= ap_const_lv10_31;
            end if; 
        end if;
    end process;

    write_flag24_11_reg_2491_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                if ((ap_const_boolean_1 = ap_condition_196)) then 
                    write_flag24_11_reg_2491 <= ap_phi_mux_write_flag24_10_phi_fu_2230_p4;
                elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_10)) then 
                    write_flag24_11_reg_2491 <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;

    write_flag24_12_reg_2755_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                write_flag24_12_reg_2755 <= write_flag24_11_reg_2491;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F))) then 
                write_flag24_12_reg_2755 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    write_flag24_13_reg_3019_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                write_flag24_13_reg_3019 <= ap_phi_mux_write_flag24_12_phi_fu_2759_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E))) then 
                write_flag24_13_reg_3019 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    write_flag24_14_reg_3282_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                write_flag24_14_reg_3282 <= ap_phi_mux_write_flag24_13_phi_fu_3023_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D))) then 
                write_flag24_14_reg_3282 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    write_flag24_15_reg_3544_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                write_flag24_15_reg_3544 <= ap_phi_mux_write_flag24_14_phi_fu_3286_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C))) then 
                write_flag24_15_reg_3544 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    write_flag24_16_reg_3808_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                write_flag24_16_reg_3808 <= ap_phi_mux_write_flag24_15_phi_fu_3548_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B))) then 
                write_flag24_16_reg_3808 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    write_flag24_17_reg_4072_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                write_flag24_17_reg_4072 <= ap_phi_mux_write_flag24_16_phi_fu_3812_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A))) then 
                write_flag24_17_reg_4072 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    write_flag24_18_reg_4336_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                write_flag24_18_reg_4336 <= ap_phi_mux_write_flag24_17_phi_fu_4076_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9))) then 
                write_flag24_18_reg_4336 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    write_flag24_19_reg_4600_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                write_flag24_19_reg_4600 <= ap_phi_mux_write_flag24_18_phi_fu_4340_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8))) then 
                write_flag24_19_reg_4600 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    write_flag24_20_reg_4863_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                write_flag24_20_reg_4863 <= ap_phi_mux_write_flag24_19_phi_fu_4604_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7))) then 
                write_flag24_20_reg_4863 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    write_flag24_21_reg_5125_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                write_flag24_21_reg_5125 <= ap_phi_mux_write_flag24_20_phi_fu_4867_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6))) then 
                write_flag24_21_reg_5125 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    write_flag24_22_reg_5389_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                write_flag24_22_reg_5389 <= ap_phi_mux_write_flag24_21_phi_fu_5129_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5))) then 
                write_flag24_22_reg_5389 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    write_flag24_23_reg_5653_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                write_flag24_23_reg_5653 <= ap_phi_mux_write_flag24_22_phi_fu_5393_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4))) then 
                write_flag24_23_reg_5653 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    write_flag24_24_reg_5917_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                write_flag24_24_reg_5917 <= ap_phi_mux_write_flag24_23_phi_fu_5657_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3))) then 
                write_flag24_24_reg_5917 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    write_flag24_25_reg_6181_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                write_flag24_25_reg_6181 <= ap_phi_mux_write_flag24_24_phi_fu_5921_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2))) then 
                write_flag24_25_reg_6181 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    write_flag24_26_reg_6445_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                write_flag24_26_reg_6445 <= ap_phi_mux_write_flag24_25_phi_fu_6185_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1))) then 
                write_flag24_26_reg_6445 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    write_flag24_27_reg_6720_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                write_flag24_27_reg_6720 <= ap_phi_mux_write_flag24_26_phi_fu_6449_p4;
            elsif (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1) and (layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0))) then 
                write_flag24_27_reg_6720 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state1;
            when others =>  
                ap_NS_fsm <= "XX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_condition_196_assign_proc : process(layer_cnt_read_1_read_fu_438_p2)
    begin
                ap_condition_196 <= (not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_10)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)));
    end process;


    ap_condition_200_assign_proc : process(layer_cnt_read_1_read_fu_438_p2)
    begin
                ap_condition_200 <= (not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_11)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_10)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)));
    end process;


    ap_condition_204_assign_proc : process(layer_cnt_read_1_read_fu_438_p2)
    begin
                ap_condition_204 <= (not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_12)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_11)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_10)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)));
    end process;


    ap_condition_208_assign_proc : process(layer_cnt_read_1_read_fu_438_p2)
    begin
                ap_condition_208 <= (not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_13)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_12)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_11)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_10)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)));
    end process;


    ap_condition_212_assign_proc : process(layer_cnt_read_1_read_fu_438_p2)
    begin
                ap_condition_212 <= (not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_14)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_13)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_12)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_11)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_10)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)));
    end process;


    ap_condition_216_assign_proc : process(layer_cnt_read_1_read_fu_438_p2)
    begin
                ap_condition_216 <= (not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_15)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_14)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_13)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_12)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_11)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_10)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)));
    end process;


    ap_condition_220_assign_proc : process(layer_cnt_read_1_read_fu_438_p2)
    begin
                ap_condition_220 <= (not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_16)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_15)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_14)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_13)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_12)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_11)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_10)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)));
    end process;


    ap_condition_224_assign_proc : process(layer_cnt_read_1_read_fu_438_p2)
    begin
                ap_condition_224 <= (not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_17)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_16)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_15)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_14)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_13)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_12)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_11)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_10)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)));
    end process;


    ap_condition_228_assign_proc : process(layer_cnt_read_1_read_fu_438_p2)
    begin
                ap_condition_228 <= (not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_18)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_17)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_16)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_15)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_14)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_13)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_12)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_11)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_10)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)));
    end process;


    ap_condition_232_assign_proc : process(layer_cnt_read_1_read_fu_438_p2)
    begin
                ap_condition_232 <= (not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_19)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_18)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_17)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_16)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_15)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_14)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_13)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_12)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_11)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_10)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)));
    end process;


    ap_condition_236_assign_proc : process(layer_cnt_read_1_read_fu_438_p2)
    begin
                ap_condition_236 <= (not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_19)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_18)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_17)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_16)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_15)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_14)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_13)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_12)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_11)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_10)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)));
    end process;


    ap_condition_240_assign_proc : process(layer_cnt_read_1_read_fu_438_p2)
    begin
                ap_condition_240 <= (not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_19)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_18)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_17)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_16)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_15)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_14)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_13)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_12)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_11)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_10)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_avg_pool_en_10_phi_fu_2326_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_avg_pool_en_9_phi_fu_2076_p4, ap_condition_200)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_200)) then 
                ap_phi_mux_avg_pool_en_10_phi_fu_2326_p4 <= ap_phi_mux_avg_pool_en_9_phi_fu_2076_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_11)) then 
                ap_phi_mux_avg_pool_en_10_phi_fu_2326_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_avg_pool_en_10_phi_fu_2326_p4 <= "X";
            end if;
        else 
            ap_phi_mux_avg_pool_en_10_phi_fu_2326_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_avg_pool_en_12_phi_fu_2855_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, avg_pool_en_11_reg_2587, ap_CS_fsm_state2, avg_pool_en_12_reg_2851)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_avg_pool_en_12_phi_fu_2855_p4 <= avg_pool_en_11_reg_2587;
        else 
            ap_phi_mux_avg_pool_en_12_phi_fu_2855_p4 <= avg_pool_en_12_reg_2851;
        end if; 
    end process;


    ap_phi_mux_avg_pool_en_13_phi_fu_3119_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_avg_pool_en_12_phi_fu_2855_p4, avg_pool_en_13_reg_3115)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_avg_pool_en_13_phi_fu_3119_p4 <= ap_phi_mux_avg_pool_en_12_phi_fu_2855_p4;
        else 
            ap_phi_mux_avg_pool_en_13_phi_fu_3119_p4 <= avg_pool_en_13_reg_3115;
        end if; 
    end process;


    ap_phi_mux_avg_pool_en_14_phi_fu_3382_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_avg_pool_en_13_phi_fu_3119_p4, avg_pool_en_14_reg_3378)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_avg_pool_en_14_phi_fu_3382_p4 <= ap_phi_mux_avg_pool_en_13_phi_fu_3119_p4;
        else 
            ap_phi_mux_avg_pool_en_14_phi_fu_3382_p4 <= avg_pool_en_14_reg_3378;
        end if; 
    end process;


    ap_phi_mux_avg_pool_en_15_phi_fu_3644_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_avg_pool_en_14_phi_fu_3382_p4, avg_pool_en_15_reg_3640)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_avg_pool_en_15_phi_fu_3644_p4 <= ap_phi_mux_avg_pool_en_14_phi_fu_3382_p4;
        else 
            ap_phi_mux_avg_pool_en_15_phi_fu_3644_p4 <= avg_pool_en_15_reg_3640;
        end if; 
    end process;


    ap_phi_mux_avg_pool_en_16_phi_fu_3908_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_avg_pool_en_15_phi_fu_3644_p4, avg_pool_en_16_reg_3904)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_avg_pool_en_16_phi_fu_3908_p4 <= ap_phi_mux_avg_pool_en_15_phi_fu_3644_p4;
        else 
            ap_phi_mux_avg_pool_en_16_phi_fu_3908_p4 <= avg_pool_en_16_reg_3904;
        end if; 
    end process;


    ap_phi_mux_avg_pool_en_17_phi_fu_4172_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_avg_pool_en_16_phi_fu_3908_p4, avg_pool_en_17_reg_4168)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_avg_pool_en_17_phi_fu_4172_p4 <= ap_phi_mux_avg_pool_en_16_phi_fu_3908_p4;
        else 
            ap_phi_mux_avg_pool_en_17_phi_fu_4172_p4 <= avg_pool_en_17_reg_4168;
        end if; 
    end process;


    ap_phi_mux_avg_pool_en_18_phi_fu_4436_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_avg_pool_en_17_phi_fu_4172_p4, avg_pool_en_18_reg_4432)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_avg_pool_en_18_phi_fu_4436_p4 <= ap_phi_mux_avg_pool_en_17_phi_fu_4172_p4;
        else 
            ap_phi_mux_avg_pool_en_18_phi_fu_4436_p4 <= avg_pool_en_18_reg_4432;
        end if; 
    end process;


    ap_phi_mux_avg_pool_en_19_phi_fu_4700_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_avg_pool_en_18_phi_fu_4436_p4, avg_pool_en_19_reg_4696)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_avg_pool_en_19_phi_fu_4700_p4 <= ap_phi_mux_avg_pool_en_18_phi_fu_4436_p4;
        else 
            ap_phi_mux_avg_pool_en_19_phi_fu_4700_p4 <= avg_pool_en_19_reg_4696;
        end if; 
    end process;


    ap_phi_mux_avg_pool_en_1_phi_fu_469_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_condition_236)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_236)) then 
                ap_phi_mux_avg_pool_en_1_phi_fu_469_p4 <= ap_const_lv1_0;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1A)) then 
                ap_phi_mux_avg_pool_en_1_phi_fu_469_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_avg_pool_en_1_phi_fu_469_p4 <= "X";
            end if;
        else 
            ap_phi_mux_avg_pool_en_1_phi_fu_469_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_avg_pool_en_20_phi_fu_4963_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_avg_pool_en_19_phi_fu_4700_p4, avg_pool_en_20_reg_4959)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_avg_pool_en_20_phi_fu_4963_p4 <= ap_phi_mux_avg_pool_en_19_phi_fu_4700_p4;
        else 
            ap_phi_mux_avg_pool_en_20_phi_fu_4963_p4 <= avg_pool_en_20_reg_4959;
        end if; 
    end process;


    ap_phi_mux_avg_pool_en_21_phi_fu_5225_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_avg_pool_en_20_phi_fu_4963_p4, avg_pool_en_21_reg_5221)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_avg_pool_en_21_phi_fu_5225_p4 <= ap_phi_mux_avg_pool_en_20_phi_fu_4963_p4;
        else 
            ap_phi_mux_avg_pool_en_21_phi_fu_5225_p4 <= avg_pool_en_21_reg_5221;
        end if; 
    end process;


    ap_phi_mux_avg_pool_en_22_phi_fu_5489_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_avg_pool_en_21_phi_fu_5225_p4, avg_pool_en_22_reg_5485)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_avg_pool_en_22_phi_fu_5489_p4 <= ap_phi_mux_avg_pool_en_21_phi_fu_5225_p4;
        else 
            ap_phi_mux_avg_pool_en_22_phi_fu_5489_p4 <= avg_pool_en_22_reg_5485;
        end if; 
    end process;


    ap_phi_mux_avg_pool_en_23_phi_fu_5753_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_avg_pool_en_22_phi_fu_5489_p4, avg_pool_en_23_reg_5749)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_avg_pool_en_23_phi_fu_5753_p4 <= ap_phi_mux_avg_pool_en_22_phi_fu_5489_p4;
        else 
            ap_phi_mux_avg_pool_en_23_phi_fu_5753_p4 <= avg_pool_en_23_reg_5749;
        end if; 
    end process;


    ap_phi_mux_avg_pool_en_24_phi_fu_6017_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_avg_pool_en_23_phi_fu_5753_p4, avg_pool_en_24_reg_6013)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_avg_pool_en_24_phi_fu_6017_p4 <= ap_phi_mux_avg_pool_en_23_phi_fu_5753_p4;
        else 
            ap_phi_mux_avg_pool_en_24_phi_fu_6017_p4 <= avg_pool_en_24_reg_6013;
        end if; 
    end process;


    ap_phi_mux_avg_pool_en_25_phi_fu_6281_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_avg_pool_en_24_phi_fu_6017_p4, avg_pool_en_25_reg_6277)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_avg_pool_en_25_phi_fu_6281_p4 <= ap_phi_mux_avg_pool_en_24_phi_fu_6017_p4;
        else 
            ap_phi_mux_avg_pool_en_25_phi_fu_6281_p4 <= avg_pool_en_25_reg_6277;
        end if; 
    end process;


    ap_phi_mux_avg_pool_en_26_phi_fu_6557_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_avg_pool_en_25_phi_fu_6281_p4, avg_pool_en_26_reg_6553)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_avg_pool_en_26_phi_fu_6557_p4 <= ap_phi_mux_avg_pool_en_25_phi_fu_6281_p4;
        else 
            ap_phi_mux_avg_pool_en_26_phi_fu_6557_p4 <= avg_pool_en_26_reg_6553;
        end if; 
    end process;


    ap_phi_mux_avg_pool_en_27_phi_fu_6830_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_avg_pool_en_26_phi_fu_6557_p4, avg_pool_en_27_reg_6826)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_avg_pool_en_27_phi_fu_6830_p4 <= ap_phi_mux_avg_pool_en_26_phi_fu_6557_p4;
        else 
            ap_phi_mux_avg_pool_en_27_phi_fu_6830_p4 <= avg_pool_en_27_reg_6826;
        end if; 
    end process;


    ap_phi_mux_avg_pool_en_2_phi_fu_579_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_avg_pool_en_1_phi_fu_469_p4, ap_condition_232)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_232)) then 
                ap_phi_mux_avg_pool_en_2_phi_fu_579_p4 <= ap_phi_mux_avg_pool_en_1_phi_fu_469_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_19)) then 
                ap_phi_mux_avg_pool_en_2_phi_fu_579_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_avg_pool_en_2_phi_fu_579_p4 <= "X";
            end if;
        else 
            ap_phi_mux_avg_pool_en_2_phi_fu_579_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_avg_pool_en_3_phi_fu_731_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_avg_pool_en_2_phi_fu_579_p4, ap_condition_228)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_228)) then 
                ap_phi_mux_avg_pool_en_3_phi_fu_731_p4 <= ap_phi_mux_avg_pool_en_2_phi_fu_579_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_18)) then 
                ap_phi_mux_avg_pool_en_3_phi_fu_731_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_avg_pool_en_3_phi_fu_731_p4 <= "X";
            end if;
        else 
            ap_phi_mux_avg_pool_en_3_phi_fu_731_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_avg_pool_en_4_phi_fu_917_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_avg_pool_en_3_phi_fu_731_p4, ap_condition_224)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_224)) then 
                ap_phi_mux_avg_pool_en_4_phi_fu_917_p4 <= ap_phi_mux_avg_pool_en_3_phi_fu_731_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_17)) then 
                ap_phi_mux_avg_pool_en_4_phi_fu_917_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_avg_pool_en_4_phi_fu_917_p4 <= "X";
            end if;
        else 
            ap_phi_mux_avg_pool_en_4_phi_fu_917_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_avg_pool_en_5_phi_fu_1134_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_avg_pool_en_4_phi_fu_917_p4, ap_condition_220)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_220)) then 
                ap_phi_mux_avg_pool_en_5_phi_fu_1134_p4 <= ap_phi_mux_avg_pool_en_4_phi_fu_917_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_16)) then 
                ap_phi_mux_avg_pool_en_5_phi_fu_1134_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_avg_pool_en_5_phi_fu_1134_p4 <= "X";
            end if;
        else 
            ap_phi_mux_avg_pool_en_5_phi_fu_1134_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_avg_pool_en_6_phi_fu_1365_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_avg_pool_en_5_phi_fu_1134_p4, ap_condition_216)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_216)) then 
                ap_phi_mux_avg_pool_en_6_phi_fu_1365_p4 <= ap_phi_mux_avg_pool_en_5_phi_fu_1134_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_15)) then 
                ap_phi_mux_avg_pool_en_6_phi_fu_1365_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_avg_pool_en_6_phi_fu_1365_p4 <= "X";
            end if;
        else 
            ap_phi_mux_avg_pool_en_6_phi_fu_1365_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_avg_pool_en_7_phi_fu_1596_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_avg_pool_en_6_phi_fu_1365_p4, ap_condition_212)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_212)) then 
                ap_phi_mux_avg_pool_en_7_phi_fu_1596_p4 <= ap_phi_mux_avg_pool_en_6_phi_fu_1365_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_14)) then 
                ap_phi_mux_avg_pool_en_7_phi_fu_1596_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_avg_pool_en_7_phi_fu_1596_p4 <= "X";
            end if;
        else 
            ap_phi_mux_avg_pool_en_7_phi_fu_1596_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_avg_pool_en_8_phi_fu_1837_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_avg_pool_en_7_phi_fu_1596_p4, ap_condition_208)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_208)) then 
                ap_phi_mux_avg_pool_en_8_phi_fu_1837_p4 <= ap_phi_mux_avg_pool_en_7_phi_fu_1596_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_13)) then 
                ap_phi_mux_avg_pool_en_8_phi_fu_1837_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_avg_pool_en_8_phi_fu_1837_p4 <= "X";
            end if;
        else 
            ap_phi_mux_avg_pool_en_8_phi_fu_1837_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_avg_pool_en_9_phi_fu_2076_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_avg_pool_en_8_phi_fu_1837_p4, ap_condition_204)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_204)) then 
                ap_phi_mux_avg_pool_en_9_phi_fu_2076_p4 <= ap_phi_mux_avg_pool_en_8_phi_fu_1837_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_12)) then 
                ap_phi_mux_avg_pool_en_9_phi_fu_2076_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_avg_pool_en_9_phi_fu_2076_p4 <= "X";
            end if;
        else 
            ap_phi_mux_avg_pool_en_9_phi_fu_2076_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_base_addr_add_10_phi_fu_2386_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_base_addr_add_9_phi_fu_2131_p4, ap_condition_200)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_200)) then 
                ap_phi_mux_base_addr_add_10_phi_fu_2386_p4 <= ap_phi_mux_base_addr_add_9_phi_fu_2131_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_11)) then 
                ap_phi_mux_base_addr_add_10_phi_fu_2386_p4 <= ap_const_lv15_0;
            else 
                ap_phi_mux_base_addr_add_10_phi_fu_2386_p4 <= "XXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_base_addr_add_10_phi_fu_2386_p4 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_base_addr_add_12_phi_fu_2915_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, base_addr_add_11_reg_2647, ap_CS_fsm_state2, base_addr_add_12_reg_2911)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_add_12_phi_fu_2915_p4 <= base_addr_add_11_reg_2647;
        else 
            ap_phi_mux_base_addr_add_12_phi_fu_2915_p4 <= base_addr_add_12_reg_2911;
        end if; 
    end process;


    ap_phi_mux_base_addr_add_13_phi_fu_3179_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_base_addr_add_12_phi_fu_2915_p4, base_addr_add_13_reg_3175)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_add_13_phi_fu_3179_p4 <= ap_phi_mux_base_addr_add_12_phi_fu_2915_p4;
        else 
            ap_phi_mux_base_addr_add_13_phi_fu_3179_p4 <= base_addr_add_13_reg_3175;
        end if; 
    end process;


    ap_phi_mux_base_addr_add_14_phi_fu_3441_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_base_addr_add_13_phi_fu_3179_p4, base_addr_add_14_reg_3437)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_add_14_phi_fu_3441_p4 <= ap_phi_mux_base_addr_add_13_phi_fu_3179_p4;
        else 
            ap_phi_mux_base_addr_add_14_phi_fu_3441_p4 <= base_addr_add_14_reg_3437;
        end if; 
    end process;


    ap_phi_mux_base_addr_add_15_phi_fu_3704_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_base_addr_add_14_phi_fu_3441_p4, base_addr_add_15_reg_3700)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_add_15_phi_fu_3704_p4 <= ap_phi_mux_base_addr_add_14_phi_fu_3441_p4;
        else 
            ap_phi_mux_base_addr_add_15_phi_fu_3704_p4 <= base_addr_add_15_reg_3700;
        end if; 
    end process;


    ap_phi_mux_base_addr_add_16_phi_fu_3968_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_base_addr_add_15_phi_fu_3704_p4, base_addr_add_16_reg_3964)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_add_16_phi_fu_3968_p4 <= ap_phi_mux_base_addr_add_15_phi_fu_3704_p4;
        else 
            ap_phi_mux_base_addr_add_16_phi_fu_3968_p4 <= base_addr_add_16_reg_3964;
        end if; 
    end process;


    ap_phi_mux_base_addr_add_17_phi_fu_4232_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_base_addr_add_16_phi_fu_3968_p4, base_addr_add_17_reg_4228)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_add_17_phi_fu_4232_p4 <= ap_phi_mux_base_addr_add_16_phi_fu_3968_p4;
        else 
            ap_phi_mux_base_addr_add_17_phi_fu_4232_p4 <= base_addr_add_17_reg_4228;
        end if; 
    end process;


    ap_phi_mux_base_addr_add_18_phi_fu_4496_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_base_addr_add_17_phi_fu_4232_p4, base_addr_add_18_reg_4492)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_add_18_phi_fu_4496_p4 <= ap_phi_mux_base_addr_add_17_phi_fu_4232_p4;
        else 
            ap_phi_mux_base_addr_add_18_phi_fu_4496_p4 <= base_addr_add_18_reg_4492;
        end if; 
    end process;


    ap_phi_mux_base_addr_add_19_phi_fu_4760_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_base_addr_add_18_phi_fu_4496_p4, base_addr_add_19_reg_4756)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_add_19_phi_fu_4760_p4 <= ap_phi_mux_base_addr_add_18_phi_fu_4496_p4;
        else 
            ap_phi_mux_base_addr_add_19_phi_fu_4760_p4 <= base_addr_add_19_reg_4756;
        end if; 
    end process;


    ap_phi_mux_base_addr_add_20_phi_fu_5022_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_base_addr_add_19_phi_fu_4760_p4, base_addr_add_20_reg_5018)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_add_20_phi_fu_5022_p4 <= ap_phi_mux_base_addr_add_19_phi_fu_4760_p4;
        else 
            ap_phi_mux_base_addr_add_20_phi_fu_5022_p4 <= base_addr_add_20_reg_5018;
        end if; 
    end process;


    ap_phi_mux_base_addr_add_21_phi_fu_5285_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_base_addr_add_20_phi_fu_5022_p4, base_addr_add_21_reg_5281)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_add_21_phi_fu_5285_p4 <= ap_phi_mux_base_addr_add_20_phi_fu_5022_p4;
        else 
            ap_phi_mux_base_addr_add_21_phi_fu_5285_p4 <= base_addr_add_21_reg_5281;
        end if; 
    end process;


    ap_phi_mux_base_addr_add_22_phi_fu_5549_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_base_addr_add_21_phi_fu_5285_p4, base_addr_add_22_reg_5545)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_add_22_phi_fu_5549_p4 <= ap_phi_mux_base_addr_add_21_phi_fu_5285_p4;
        else 
            ap_phi_mux_base_addr_add_22_phi_fu_5549_p4 <= base_addr_add_22_reg_5545;
        end if; 
    end process;


    ap_phi_mux_base_addr_add_23_phi_fu_5813_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_base_addr_add_22_phi_fu_5549_p4, base_addr_add_23_reg_5809)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_add_23_phi_fu_5813_p4 <= ap_phi_mux_base_addr_add_22_phi_fu_5549_p4;
        else 
            ap_phi_mux_base_addr_add_23_phi_fu_5813_p4 <= base_addr_add_23_reg_5809;
        end if; 
    end process;


    ap_phi_mux_base_addr_add_24_phi_fu_6077_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_base_addr_add_23_phi_fu_5813_p4, base_addr_add_24_reg_6073)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_add_24_phi_fu_6077_p4 <= ap_phi_mux_base_addr_add_23_phi_fu_5813_p4;
        else 
            ap_phi_mux_base_addr_add_24_phi_fu_6077_p4 <= base_addr_add_24_reg_6073;
        end if; 
    end process;


    ap_phi_mux_base_addr_add_25_phi_fu_6341_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_base_addr_add_24_phi_fu_6077_p4, base_addr_add_25_reg_6337)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_add_25_phi_fu_6341_p4 <= ap_phi_mux_base_addr_add_24_phi_fu_6077_p4;
        else 
            ap_phi_mux_base_addr_add_25_phi_fu_6341_p4 <= base_addr_add_25_reg_6337;
        end if; 
    end process;


    ap_phi_mux_base_addr_add_26_phi_fu_6617_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_base_addr_add_25_phi_fu_6341_p4, base_addr_add_26_reg_6613)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_add_26_phi_fu_6617_p4 <= ap_phi_mux_base_addr_add_25_phi_fu_6341_p4;
        else 
            ap_phi_mux_base_addr_add_26_phi_fu_6617_p4 <= base_addr_add_26_reg_6613;
        end if; 
    end process;


    ap_phi_mux_base_addr_add_27_phi_fu_6889_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_base_addr_add_26_phi_fu_6617_p4, base_addr_add_27_reg_6885)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_add_27_phi_fu_6889_p4 <= ap_phi_mux_base_addr_add_26_phi_fu_6617_p4;
        else 
            ap_phi_mux_base_addr_add_27_phi_fu_6889_p4 <= base_addr_add_27_reg_6885;
        end if; 
    end process;


    ap_phi_mux_base_addr_add_5_phi_fu_1189_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_condition_220)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_220)) then 
                ap_phi_mux_base_addr_add_5_phi_fu_1189_p4 <= ap_const_lv13_0;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_16)) then 
                ap_phi_mux_base_addr_add_5_phi_fu_1189_p4 <= ap_const_lv13_1500;
            else 
                ap_phi_mux_base_addr_add_5_phi_fu_1189_p4 <= "XXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_base_addr_add_5_phi_fu_1189_p4 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_base_addr_add_6_phi_fu_1420_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_base_addr_add_5_phi_fu_1189_p4, ap_condition_216)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_216)) then 
                ap_phi_mux_base_addr_add_6_phi_fu_1420_p4 <= ap_phi_mux_base_addr_add_5_phi_fu_1189_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_15)) then 
                ap_phi_mux_base_addr_add_6_phi_fu_1420_p4 <= ap_const_lv13_0;
            else 
                ap_phi_mux_base_addr_add_6_phi_fu_1420_p4 <= "XXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_base_addr_add_6_phi_fu_1420_p4 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_base_addr_add_7_phi_fu_1651_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_base_addr_add_6_phi_fu_1420_p4, ap_condition_212)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_212)) then 
                ap_phi_mux_base_addr_add_7_phi_fu_1651_p4 <= ap_phi_mux_base_addr_add_6_phi_fu_1420_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_14)) then 
                ap_phi_mux_base_addr_add_7_phi_fu_1651_p4 <= ap_const_lv13_0;
            else 
                ap_phi_mux_base_addr_add_7_phi_fu_1651_p4 <= "XXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_base_addr_add_7_phi_fu_1651_p4 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_base_addr_add_8_phi_fu_1891_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, base_addr_add_7_cast_fu_7034_p1, ap_condition_208)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_208)) then 
                ap_phi_mux_base_addr_add_8_phi_fu_1891_p4 <= base_addr_add_7_cast_fu_7034_p1;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_13)) then 
                ap_phi_mux_base_addr_add_8_phi_fu_1891_p4 <= ap_const_lv15_4400;
            else 
                ap_phi_mux_base_addr_add_8_phi_fu_1891_p4 <= "XXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_base_addr_add_8_phi_fu_1891_p4 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_base_addr_add_9_phi_fu_2131_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_base_addr_add_8_phi_fu_1891_p4, ap_condition_204)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_204)) then 
                ap_phi_mux_base_addr_add_9_phi_fu_2131_p4 <= ap_phi_mux_base_addr_add_8_phi_fu_1891_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_12)) then 
                ap_phi_mux_base_addr_add_9_phi_fu_2131_p4 <= ap_const_lv15_0;
            else 
                ap_phi_mux_base_addr_add_9_phi_fu_2131_p4 <= "XXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_base_addr_add_9_phi_fu_2131_p4 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_base_addr_in_10_phi_fu_2350_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_base_addr_in_9_phi_fu_2098_p4, ap_condition_200)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_200)) then 
                ap_phi_mux_base_addr_in_10_phi_fu_2350_p4 <= ap_phi_mux_base_addr_in_9_phi_fu_2098_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_11)) then 
                ap_phi_mux_base_addr_in_10_phi_fu_2350_p4 <= ap_const_lv15_7500;
            else 
                ap_phi_mux_base_addr_in_10_phi_fu_2350_p4 <= "XXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_base_addr_in_10_phi_fu_2350_p4 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_base_addr_in_12_phi_fu_2879_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, base_addr_in_11_reg_2611, ap_CS_fsm_state2, base_addr_in_12_reg_2875)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_in_12_phi_fu_2879_p4 <= base_addr_in_11_reg_2611;
        else 
            ap_phi_mux_base_addr_in_12_phi_fu_2879_p4 <= base_addr_in_12_reg_2875;
        end if; 
    end process;


    ap_phi_mux_base_addr_in_13_phi_fu_3143_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_base_addr_in_12_phi_fu_2879_p4, base_addr_in_13_reg_3139)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_in_13_phi_fu_3143_p4 <= ap_phi_mux_base_addr_in_12_phi_fu_2879_p4;
        else 
            ap_phi_mux_base_addr_in_13_phi_fu_3143_p4 <= base_addr_in_13_reg_3139;
        end if; 
    end process;


    ap_phi_mux_base_addr_in_14_phi_fu_3406_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_base_addr_in_13_phi_fu_3143_p4, base_addr_in_14_reg_3402)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_in_14_phi_fu_3406_p4 <= ap_phi_mux_base_addr_in_13_phi_fu_3143_p4;
        else 
            ap_phi_mux_base_addr_in_14_phi_fu_3406_p4 <= base_addr_in_14_reg_3402;
        end if; 
    end process;


    ap_phi_mux_base_addr_in_15_phi_fu_3668_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_base_addr_in_14_phi_fu_3406_p4, base_addr_in_15_reg_3664)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_in_15_phi_fu_3668_p4 <= ap_phi_mux_base_addr_in_14_phi_fu_3406_p4;
        else 
            ap_phi_mux_base_addr_in_15_phi_fu_3668_p4 <= base_addr_in_15_reg_3664;
        end if; 
    end process;


    ap_phi_mux_base_addr_in_16_phi_fu_3932_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_base_addr_in_15_phi_fu_3668_p4, base_addr_in_16_reg_3928)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_in_16_phi_fu_3932_p4 <= ap_phi_mux_base_addr_in_15_phi_fu_3668_p4;
        else 
            ap_phi_mux_base_addr_in_16_phi_fu_3932_p4 <= base_addr_in_16_reg_3928;
        end if; 
    end process;


    ap_phi_mux_base_addr_in_17_phi_fu_4196_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_base_addr_in_16_phi_fu_3932_p4, base_addr_in_17_reg_4192)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_in_17_phi_fu_4196_p4 <= ap_phi_mux_base_addr_in_16_phi_fu_3932_p4;
        else 
            ap_phi_mux_base_addr_in_17_phi_fu_4196_p4 <= base_addr_in_17_reg_4192;
        end if; 
    end process;


    ap_phi_mux_base_addr_in_18_phi_fu_4460_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_base_addr_in_17_phi_fu_4196_p4, base_addr_in_18_reg_4456)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_in_18_phi_fu_4460_p4 <= ap_phi_mux_base_addr_in_17_phi_fu_4196_p4;
        else 
            ap_phi_mux_base_addr_in_18_phi_fu_4460_p4 <= base_addr_in_18_reg_4456;
        end if; 
    end process;


    ap_phi_mux_base_addr_in_19_phi_fu_4724_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_base_addr_in_18_phi_fu_4460_p4, base_addr_in_19_reg_4720)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_in_19_phi_fu_4724_p4 <= ap_phi_mux_base_addr_in_18_phi_fu_4460_p4;
        else 
            ap_phi_mux_base_addr_in_19_phi_fu_4724_p4 <= base_addr_in_19_reg_4720;
        end if; 
    end process;


    ap_phi_mux_base_addr_in_1_phi_fu_491_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_condition_236)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_236)) then 
                ap_phi_mux_base_addr_in_1_phi_fu_491_p4 <= ap_const_lv13_0;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1A)) then 
                ap_phi_mux_base_addr_in_1_phi_fu_491_p4 <= ap_const_lv13_1500;
            else 
                ap_phi_mux_base_addr_in_1_phi_fu_491_p4 <= "XXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_base_addr_in_1_phi_fu_491_p4 <= "XXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_base_addr_in_20_phi_fu_4987_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_base_addr_in_19_phi_fu_4724_p4, base_addr_in_20_reg_4983)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_in_20_phi_fu_4987_p4 <= ap_phi_mux_base_addr_in_19_phi_fu_4724_p4;
        else 
            ap_phi_mux_base_addr_in_20_phi_fu_4987_p4 <= base_addr_in_20_reg_4983;
        end if; 
    end process;


    ap_phi_mux_base_addr_in_21_phi_fu_5249_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_base_addr_in_20_phi_fu_4987_p4, base_addr_in_21_reg_5245)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_in_21_phi_fu_5249_p4 <= ap_phi_mux_base_addr_in_20_phi_fu_4987_p4;
        else 
            ap_phi_mux_base_addr_in_21_phi_fu_5249_p4 <= base_addr_in_21_reg_5245;
        end if; 
    end process;


    ap_phi_mux_base_addr_in_22_phi_fu_5513_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_base_addr_in_21_phi_fu_5249_p4, base_addr_in_22_reg_5509)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_in_22_phi_fu_5513_p4 <= ap_phi_mux_base_addr_in_21_phi_fu_5249_p4;
        else 
            ap_phi_mux_base_addr_in_22_phi_fu_5513_p4 <= base_addr_in_22_reg_5509;
        end if; 
    end process;


    ap_phi_mux_base_addr_in_23_phi_fu_5777_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_base_addr_in_22_phi_fu_5513_p4, base_addr_in_23_reg_5773)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_in_23_phi_fu_5777_p4 <= ap_phi_mux_base_addr_in_22_phi_fu_5513_p4;
        else 
            ap_phi_mux_base_addr_in_23_phi_fu_5777_p4 <= base_addr_in_23_reg_5773;
        end if; 
    end process;


    ap_phi_mux_base_addr_in_24_phi_fu_6041_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_base_addr_in_23_phi_fu_5777_p4, base_addr_in_24_reg_6037)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_in_24_phi_fu_6041_p4 <= ap_phi_mux_base_addr_in_23_phi_fu_5777_p4;
        else 
            ap_phi_mux_base_addr_in_24_phi_fu_6041_p4 <= base_addr_in_24_reg_6037;
        end if; 
    end process;


    ap_phi_mux_base_addr_in_25_phi_fu_6305_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_base_addr_in_24_phi_fu_6041_p4, base_addr_in_25_reg_6301)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_in_25_phi_fu_6305_p4 <= ap_phi_mux_base_addr_in_24_phi_fu_6041_p4;
        else 
            ap_phi_mux_base_addr_in_25_phi_fu_6305_p4 <= base_addr_in_25_reg_6301;
        end if; 
    end process;


    ap_phi_mux_base_addr_in_26_phi_fu_6581_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_base_addr_in_25_phi_fu_6305_p4, base_addr_in_26_reg_6577)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_in_26_phi_fu_6581_p4 <= ap_phi_mux_base_addr_in_25_phi_fu_6305_p4;
        else 
            ap_phi_mux_base_addr_in_26_phi_fu_6581_p4 <= base_addr_in_26_reg_6577;
        end if; 
    end process;


    ap_phi_mux_base_addr_in_27_phi_fu_6854_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_base_addr_in_26_phi_fu_6581_p4, base_addr_in_27_reg_6850)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_in_27_phi_fu_6854_p4 <= ap_phi_mux_base_addr_in_26_phi_fu_6581_p4;
        else 
            ap_phi_mux_base_addr_in_27_phi_fu_6854_p4 <= base_addr_in_27_reg_6850;
        end if; 
    end process;


    ap_phi_mux_base_addr_in_2_phi_fu_601_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, base_addr_in_1_cast_fu_6991_p1, ap_condition_232)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_232)) then 
                ap_phi_mux_base_addr_in_2_phi_fu_601_p4 <= base_addr_in_1_cast_fu_6991_p1;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_19)) then 
                ap_phi_mux_base_addr_in_2_phi_fu_601_p4 <= ap_const_lv15_4400;
            else 
                ap_phi_mux_base_addr_in_2_phi_fu_601_p4 <= "XXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_base_addr_in_2_phi_fu_601_p4 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_base_addr_in_3_phi_fu_753_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_base_addr_in_2_phi_fu_601_p4, ap_condition_228)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_228)) then 
                ap_phi_mux_base_addr_in_3_phi_fu_753_p4 <= ap_phi_mux_base_addr_in_2_phi_fu_601_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_18)) then 
                ap_phi_mux_base_addr_in_3_phi_fu_753_p4 <= ap_const_lv15_7500;
            else 
                ap_phi_mux_base_addr_in_3_phi_fu_753_p4 <= "XXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_base_addr_in_3_phi_fu_753_p4 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_base_addr_in_4_phi_fu_939_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_base_addr_in_3_phi_fu_753_p4, ap_condition_224)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_224)) then 
                ap_phi_mux_base_addr_in_4_phi_fu_939_p4 <= ap_phi_mux_base_addr_in_3_phi_fu_753_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_17)) then 
                ap_phi_mux_base_addr_in_4_phi_fu_939_p4 <= ap_const_lv15_4400;
            else 
                ap_phi_mux_base_addr_in_4_phi_fu_939_p4 <= "XXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_base_addr_in_4_phi_fu_939_p4 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_base_addr_in_5_phi_fu_1156_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_base_addr_in_4_phi_fu_939_p4, ap_condition_220)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_220)) then 
                ap_phi_mux_base_addr_in_5_phi_fu_1156_p4 <= ap_phi_mux_base_addr_in_4_phi_fu_939_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_16)) then 
                ap_phi_mux_base_addr_in_5_phi_fu_1156_p4 <= ap_const_lv15_0;
            else 
                ap_phi_mux_base_addr_in_5_phi_fu_1156_p4 <= "XXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_base_addr_in_5_phi_fu_1156_p4 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_base_addr_in_6_phi_fu_1387_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_base_addr_in_5_phi_fu_1156_p4, ap_condition_216)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_216)) then 
                ap_phi_mux_base_addr_in_6_phi_fu_1387_p4 <= ap_phi_mux_base_addr_in_5_phi_fu_1156_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_15)) then 
                ap_phi_mux_base_addr_in_6_phi_fu_1387_p4 <= ap_const_lv15_4400;
            else 
                ap_phi_mux_base_addr_in_6_phi_fu_1387_p4 <= "XXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_base_addr_in_6_phi_fu_1387_p4 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_base_addr_in_7_phi_fu_1618_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_base_addr_in_6_phi_fu_1387_p4, ap_condition_212)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_212)) then 
                ap_phi_mux_base_addr_in_7_phi_fu_1618_p4 <= ap_phi_mux_base_addr_in_6_phi_fu_1387_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_14)) then 
                ap_phi_mux_base_addr_in_7_phi_fu_1618_p4 <= ap_const_lv15_0;
            else 
                ap_phi_mux_base_addr_in_7_phi_fu_1618_p4 <= "XXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_base_addr_in_7_phi_fu_1618_p4 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_base_addr_in_8_phi_fu_1859_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_base_addr_in_7_phi_fu_1618_p4, ap_condition_208)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_208)) then 
                ap_phi_mux_base_addr_in_8_phi_fu_1859_p4 <= ap_phi_mux_base_addr_in_7_phi_fu_1618_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_13)) then 
                ap_phi_mux_base_addr_in_8_phi_fu_1859_p4 <= ap_const_lv15_7500;
            else 
                ap_phi_mux_base_addr_in_8_phi_fu_1859_p4 <= "XXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_base_addr_in_8_phi_fu_1859_p4 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_base_addr_in_9_phi_fu_2098_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_base_addr_in_8_phi_fu_1859_p4, ap_condition_204)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_204)) then 
                ap_phi_mux_base_addr_in_9_phi_fu_2098_p4 <= ap_phi_mux_base_addr_in_8_phi_fu_1859_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_12)) then 
                ap_phi_mux_base_addr_in_9_phi_fu_2098_p4 <= ap_const_lv15_0;
            else 
                ap_phi_mux_base_addr_in_9_phi_fu_2098_p4 <= "XXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_base_addr_in_9_phi_fu_2098_p4 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_base_addr_out_10_phi_fu_2374_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_base_addr_out_9_phi_fu_2120_p4, ap_condition_200)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_200)) then 
                ap_phi_mux_base_addr_out_10_phi_fu_2374_p4 <= ap_phi_mux_base_addr_out_9_phi_fu_2120_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_11)) then 
                ap_phi_mux_base_addr_out_10_phi_fu_2374_p4 <= ap_const_lv15_0;
            else 
                ap_phi_mux_base_addr_out_10_phi_fu_2374_p4 <= "XXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_base_addr_out_10_phi_fu_2374_p4 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_base_addr_out_12_phi_fu_2903_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, base_addr_out_11_reg_2635, ap_CS_fsm_state2, base_addr_out_12_reg_2899)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_out_12_phi_fu_2903_p4 <= base_addr_out_11_reg_2635;
        else 
            ap_phi_mux_base_addr_out_12_phi_fu_2903_p4 <= base_addr_out_12_reg_2899;
        end if; 
    end process;


    ap_phi_mux_base_addr_out_13_phi_fu_3167_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_base_addr_out_12_phi_fu_2903_p4, base_addr_out_13_reg_3163)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_out_13_phi_fu_3167_p4 <= ap_phi_mux_base_addr_out_12_phi_fu_2903_p4;
        else 
            ap_phi_mux_base_addr_out_13_phi_fu_3167_p4 <= base_addr_out_13_reg_3163;
        end if; 
    end process;


    ap_phi_mux_base_addr_out_14_phi_fu_3429_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_base_addr_out_13_phi_fu_3167_p4, base_addr_out_14_reg_3425)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_out_14_phi_fu_3429_p4 <= ap_phi_mux_base_addr_out_13_phi_fu_3167_p4;
        else 
            ap_phi_mux_base_addr_out_14_phi_fu_3429_p4 <= base_addr_out_14_reg_3425;
        end if; 
    end process;


    ap_phi_mux_base_addr_out_15_phi_fu_3692_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_base_addr_out_14_phi_fu_3429_p4, base_addr_out_15_reg_3688)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_out_15_phi_fu_3692_p4 <= ap_phi_mux_base_addr_out_14_phi_fu_3429_p4;
        else 
            ap_phi_mux_base_addr_out_15_phi_fu_3692_p4 <= base_addr_out_15_reg_3688;
        end if; 
    end process;


    ap_phi_mux_base_addr_out_16_phi_fu_3956_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_base_addr_out_15_phi_fu_3692_p4, base_addr_out_16_reg_3952)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_out_16_phi_fu_3956_p4 <= ap_phi_mux_base_addr_out_15_phi_fu_3692_p4;
        else 
            ap_phi_mux_base_addr_out_16_phi_fu_3956_p4 <= base_addr_out_16_reg_3952;
        end if; 
    end process;


    ap_phi_mux_base_addr_out_17_phi_fu_4220_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_base_addr_out_16_phi_fu_3956_p4, base_addr_out_17_reg_4216)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_out_17_phi_fu_4220_p4 <= ap_phi_mux_base_addr_out_16_phi_fu_3956_p4;
        else 
            ap_phi_mux_base_addr_out_17_phi_fu_4220_p4 <= base_addr_out_17_reg_4216;
        end if; 
    end process;


    ap_phi_mux_base_addr_out_18_phi_fu_4484_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_base_addr_out_17_phi_fu_4220_p4, base_addr_out_18_reg_4480)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_out_18_phi_fu_4484_p4 <= ap_phi_mux_base_addr_out_17_phi_fu_4220_p4;
        else 
            ap_phi_mux_base_addr_out_18_phi_fu_4484_p4 <= base_addr_out_18_reg_4480;
        end if; 
    end process;


    ap_phi_mux_base_addr_out_19_phi_fu_4748_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_base_addr_out_18_phi_fu_4484_p4, base_addr_out_19_reg_4744)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_out_19_phi_fu_4748_p4 <= ap_phi_mux_base_addr_out_18_phi_fu_4484_p4;
        else 
            ap_phi_mux_base_addr_out_19_phi_fu_4748_p4 <= base_addr_out_19_reg_4744;
        end if; 
    end process;


    ap_phi_mux_base_addr_out_1_phi_fu_502_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_condition_236)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_236)) then 
                ap_phi_mux_base_addr_out_1_phi_fu_502_p4 <= ap_const_lv15_4400;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1A)) then 
                ap_phi_mux_base_addr_out_1_phi_fu_502_p4 <= ap_const_lv15_0;
            else 
                ap_phi_mux_base_addr_out_1_phi_fu_502_p4 <= "XXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_base_addr_out_1_phi_fu_502_p4 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_base_addr_out_20_phi_fu_5010_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_base_addr_out_19_phi_fu_4748_p4, base_addr_out_20_reg_5006)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_out_20_phi_fu_5010_p4 <= ap_phi_mux_base_addr_out_19_phi_fu_4748_p4;
        else 
            ap_phi_mux_base_addr_out_20_phi_fu_5010_p4 <= base_addr_out_20_reg_5006;
        end if; 
    end process;


    ap_phi_mux_base_addr_out_21_phi_fu_5273_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_base_addr_out_20_phi_fu_5010_p4, base_addr_out_21_reg_5269)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_out_21_phi_fu_5273_p4 <= ap_phi_mux_base_addr_out_20_phi_fu_5010_p4;
        else 
            ap_phi_mux_base_addr_out_21_phi_fu_5273_p4 <= base_addr_out_21_reg_5269;
        end if; 
    end process;


    ap_phi_mux_base_addr_out_22_phi_fu_5537_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_base_addr_out_21_phi_fu_5273_p4, base_addr_out_22_reg_5533)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_out_22_phi_fu_5537_p4 <= ap_phi_mux_base_addr_out_21_phi_fu_5273_p4;
        else 
            ap_phi_mux_base_addr_out_22_phi_fu_5537_p4 <= base_addr_out_22_reg_5533;
        end if; 
    end process;


    ap_phi_mux_base_addr_out_23_phi_fu_5801_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_base_addr_out_22_phi_fu_5537_p4, base_addr_out_23_reg_5797)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_out_23_phi_fu_5801_p4 <= ap_phi_mux_base_addr_out_22_phi_fu_5537_p4;
        else 
            ap_phi_mux_base_addr_out_23_phi_fu_5801_p4 <= base_addr_out_23_reg_5797;
        end if; 
    end process;


    ap_phi_mux_base_addr_out_24_phi_fu_6065_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_base_addr_out_23_phi_fu_5801_p4, base_addr_out_24_reg_6061)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_out_24_phi_fu_6065_p4 <= ap_phi_mux_base_addr_out_23_phi_fu_5801_p4;
        else 
            ap_phi_mux_base_addr_out_24_phi_fu_6065_p4 <= base_addr_out_24_reg_6061;
        end if; 
    end process;


    ap_phi_mux_base_addr_out_25_phi_fu_6329_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_base_addr_out_24_phi_fu_6065_p4, base_addr_out_25_reg_6325)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_out_25_phi_fu_6329_p4 <= ap_phi_mux_base_addr_out_24_phi_fu_6065_p4;
        else 
            ap_phi_mux_base_addr_out_25_phi_fu_6329_p4 <= base_addr_out_25_reg_6325;
        end if; 
    end process;


    ap_phi_mux_base_addr_out_26_phi_fu_6605_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_base_addr_out_25_phi_fu_6329_p4, base_addr_out_26_reg_6601)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_out_26_phi_fu_6605_p4 <= ap_phi_mux_base_addr_out_25_phi_fu_6329_p4;
        else 
            ap_phi_mux_base_addr_out_26_phi_fu_6605_p4 <= base_addr_out_26_reg_6601;
        end if; 
    end process;


    ap_phi_mux_base_addr_out_27_phi_fu_6877_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_base_addr_out_26_phi_fu_6605_p4, base_addr_out_27_reg_6873)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_base_addr_out_27_phi_fu_6877_p4 <= ap_phi_mux_base_addr_out_26_phi_fu_6605_p4;
        else 
            ap_phi_mux_base_addr_out_27_phi_fu_6877_p4 <= base_addr_out_27_reg_6873;
        end if; 
    end process;


    ap_phi_mux_base_addr_out_2_phi_fu_622_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_base_addr_out_1_phi_fu_502_p4, ap_condition_232)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_232)) then 
                ap_phi_mux_base_addr_out_2_phi_fu_622_p4 <= ap_phi_mux_base_addr_out_1_phi_fu_502_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_19)) then 
                ap_phi_mux_base_addr_out_2_phi_fu_622_p4 <= ap_const_lv15_7500;
            else 
                ap_phi_mux_base_addr_out_2_phi_fu_622_p4 <= "XXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_base_addr_out_2_phi_fu_622_p4 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_base_addr_out_3_phi_fu_775_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_base_addr_out_2_phi_fu_622_p4, ap_condition_228)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_228)) then 
                ap_phi_mux_base_addr_out_3_phi_fu_775_p4 <= ap_phi_mux_base_addr_out_2_phi_fu_622_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_18)) then 
                ap_phi_mux_base_addr_out_3_phi_fu_775_p4 <= ap_const_lv15_0;
            else 
                ap_phi_mux_base_addr_out_3_phi_fu_775_p4 <= "XXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_base_addr_out_3_phi_fu_775_p4 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_base_addr_out_4_phi_fu_961_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_base_addr_out_3_phi_fu_775_p4, ap_condition_224)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_224)) then 
                ap_phi_mux_base_addr_out_4_phi_fu_961_p4 <= ap_phi_mux_base_addr_out_3_phi_fu_775_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_17)) then 
                ap_phi_mux_base_addr_out_4_phi_fu_961_p4 <= ap_const_lv15_7500;
            else 
                ap_phi_mux_base_addr_out_4_phi_fu_961_p4 <= "XXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_base_addr_out_4_phi_fu_961_p4 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_base_addr_out_5_phi_fu_1178_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_base_addr_out_4_phi_fu_961_p4, ap_condition_220)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_220)) then 
                ap_phi_mux_base_addr_out_5_phi_fu_1178_p4 <= ap_phi_mux_base_addr_out_4_phi_fu_961_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_16)) then 
                ap_phi_mux_base_addr_out_5_phi_fu_1178_p4 <= ap_const_lv15_4400;
            else 
                ap_phi_mux_base_addr_out_5_phi_fu_1178_p4 <= "XXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_base_addr_out_5_phi_fu_1178_p4 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_base_addr_out_6_phi_fu_1409_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_base_addr_out_5_phi_fu_1178_p4, ap_condition_216)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_216)) then 
                ap_phi_mux_base_addr_out_6_phi_fu_1409_p4 <= ap_phi_mux_base_addr_out_5_phi_fu_1178_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_15)) then 
                ap_phi_mux_base_addr_out_6_phi_fu_1409_p4 <= ap_const_lv15_7500;
            else 
                ap_phi_mux_base_addr_out_6_phi_fu_1409_p4 <= "XXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_base_addr_out_6_phi_fu_1409_p4 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_base_addr_out_7_phi_fu_1640_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_base_addr_out_6_phi_fu_1409_p4, ap_condition_212)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_212)) then 
                ap_phi_mux_base_addr_out_7_phi_fu_1640_p4 <= ap_phi_mux_base_addr_out_6_phi_fu_1409_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_14)) then 
                ap_phi_mux_base_addr_out_7_phi_fu_1640_p4 <= ap_const_lv15_4400;
            else 
                ap_phi_mux_base_addr_out_7_phi_fu_1640_p4 <= "XXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_base_addr_out_7_phi_fu_1640_p4 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_base_addr_out_8_phi_fu_1880_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_base_addr_out_7_phi_fu_1640_p4, ap_condition_208)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_208)) then 
                ap_phi_mux_base_addr_out_8_phi_fu_1880_p4 <= ap_phi_mux_base_addr_out_7_phi_fu_1640_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_13)) then 
                ap_phi_mux_base_addr_out_8_phi_fu_1880_p4 <= ap_const_lv15_0;
            else 
                ap_phi_mux_base_addr_out_8_phi_fu_1880_p4 <= "XXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_base_addr_out_8_phi_fu_1880_p4 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_base_addr_out_9_phi_fu_2120_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_base_addr_out_8_phi_fu_1880_p4, ap_condition_204)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_204)) then 
                ap_phi_mux_base_addr_out_9_phi_fu_2120_p4 <= ap_phi_mux_base_addr_out_8_phi_fu_1880_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_12)) then 
                ap_phi_mux_base_addr_out_9_phi_fu_2120_p4 <= ap_const_lv15_4400;
            else 
                ap_phi_mux_base_addr_out_9_phi_fu_2120_p4 <= "XXXXXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_base_addr_out_9_phi_fu_2120_p4 <= "XXXXXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_bb_en_10_phi_fu_2242_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_bb_en_9_phi_fu_1999_p4, ap_condition_200)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_200)) then 
                ap_phi_mux_bb_en_10_phi_fu_2242_p4 <= ap_phi_mux_bb_en_9_phi_fu_1999_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_11)) then 
                ap_phi_mux_bb_en_10_phi_fu_2242_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_bb_en_10_phi_fu_2242_p4 <= "X";
            end if;
        else 
            ap_phi_mux_bb_en_10_phi_fu_2242_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_bb_en_12_phi_fu_2771_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, bb_en_11_reg_2503, ap_CS_fsm_state2, bb_en_12_reg_2767)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bb_en_12_phi_fu_2771_p4 <= bb_en_11_reg_2503;
        else 
            ap_phi_mux_bb_en_12_phi_fu_2771_p4 <= bb_en_12_reg_2767;
        end if; 
    end process;


    ap_phi_mux_bb_en_13_phi_fu_3035_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_bb_en_12_phi_fu_2771_p4, bb_en_13_reg_3031)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bb_en_13_phi_fu_3035_p4 <= ap_phi_mux_bb_en_12_phi_fu_2771_p4;
        else 
            ap_phi_mux_bb_en_13_phi_fu_3035_p4 <= bb_en_13_reg_3031;
        end if; 
    end process;


    ap_phi_mux_bb_en_14_phi_fu_3298_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_bb_en_13_phi_fu_3035_p4, bb_en_14_reg_3294)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bb_en_14_phi_fu_3298_p4 <= ap_phi_mux_bb_en_13_phi_fu_3035_p4;
        else 
            ap_phi_mux_bb_en_14_phi_fu_3298_p4 <= bb_en_14_reg_3294;
        end if; 
    end process;


    ap_phi_mux_bb_en_15_phi_fu_3560_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_bb_en_14_phi_fu_3298_p4, bb_en_15_reg_3556)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bb_en_15_phi_fu_3560_p4 <= ap_phi_mux_bb_en_14_phi_fu_3298_p4;
        else 
            ap_phi_mux_bb_en_15_phi_fu_3560_p4 <= bb_en_15_reg_3556;
        end if; 
    end process;


    ap_phi_mux_bb_en_16_phi_fu_3824_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_bb_en_15_phi_fu_3560_p4, bb_en_16_reg_3820)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bb_en_16_phi_fu_3824_p4 <= ap_phi_mux_bb_en_15_phi_fu_3560_p4;
        else 
            ap_phi_mux_bb_en_16_phi_fu_3824_p4 <= bb_en_16_reg_3820;
        end if; 
    end process;


    ap_phi_mux_bb_en_17_phi_fu_4088_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_bb_en_16_phi_fu_3824_p4, bb_en_17_reg_4084)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bb_en_17_phi_fu_4088_p4 <= ap_phi_mux_bb_en_16_phi_fu_3824_p4;
        else 
            ap_phi_mux_bb_en_17_phi_fu_4088_p4 <= bb_en_17_reg_4084;
        end if; 
    end process;


    ap_phi_mux_bb_en_18_phi_fu_4352_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_bb_en_17_phi_fu_4088_p4, bb_en_18_reg_4348)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bb_en_18_phi_fu_4352_p4 <= ap_phi_mux_bb_en_17_phi_fu_4088_p4;
        else 
            ap_phi_mux_bb_en_18_phi_fu_4352_p4 <= bb_en_18_reg_4348;
        end if; 
    end process;


    ap_phi_mux_bb_en_19_phi_fu_4616_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_bb_en_18_phi_fu_4352_p4, bb_en_19_reg_4612)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bb_en_19_phi_fu_4616_p4 <= ap_phi_mux_bb_en_18_phi_fu_4352_p4;
        else 
            ap_phi_mux_bb_en_19_phi_fu_4616_p4 <= bb_en_19_reg_4612;
        end if; 
    end process;


    ap_phi_mux_bb_en_20_phi_fu_4879_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_bb_en_19_phi_fu_4616_p4, bb_en_20_reg_4875)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bb_en_20_phi_fu_4879_p4 <= ap_phi_mux_bb_en_19_phi_fu_4616_p4;
        else 
            ap_phi_mux_bb_en_20_phi_fu_4879_p4 <= bb_en_20_reg_4875;
        end if; 
    end process;


    ap_phi_mux_bb_en_21_phi_fu_5141_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_bb_en_20_phi_fu_4879_p4, bb_en_21_reg_5137)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bb_en_21_phi_fu_5141_p4 <= ap_phi_mux_bb_en_20_phi_fu_4879_p4;
        else 
            ap_phi_mux_bb_en_21_phi_fu_5141_p4 <= bb_en_21_reg_5137;
        end if; 
    end process;


    ap_phi_mux_bb_en_22_phi_fu_5405_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_bb_en_21_phi_fu_5141_p4, bb_en_22_reg_5401)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bb_en_22_phi_fu_5405_p4 <= ap_phi_mux_bb_en_21_phi_fu_5141_p4;
        else 
            ap_phi_mux_bb_en_22_phi_fu_5405_p4 <= bb_en_22_reg_5401;
        end if; 
    end process;


    ap_phi_mux_bb_en_23_phi_fu_5669_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_bb_en_22_phi_fu_5405_p4, bb_en_23_reg_5665)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bb_en_23_phi_fu_5669_p4 <= ap_phi_mux_bb_en_22_phi_fu_5405_p4;
        else 
            ap_phi_mux_bb_en_23_phi_fu_5669_p4 <= bb_en_23_reg_5665;
        end if; 
    end process;


    ap_phi_mux_bb_en_24_phi_fu_5933_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_bb_en_23_phi_fu_5669_p4, bb_en_24_reg_5929)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bb_en_24_phi_fu_5933_p4 <= ap_phi_mux_bb_en_23_phi_fu_5669_p4;
        else 
            ap_phi_mux_bb_en_24_phi_fu_5933_p4 <= bb_en_24_reg_5929;
        end if; 
    end process;


    ap_phi_mux_bb_en_25_phi_fu_6197_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_bb_en_24_phi_fu_5933_p4, bb_en_25_reg_6193)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bb_en_25_phi_fu_6197_p4 <= ap_phi_mux_bb_en_24_phi_fu_5933_p4;
        else 
            ap_phi_mux_bb_en_25_phi_fu_6197_p4 <= bb_en_25_reg_6193;
        end if; 
    end process;


    ap_phi_mux_bb_en_26_phi_fu_6461_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_bb_en_25_phi_fu_6197_p4, bb_en_26_reg_6457)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bb_en_26_phi_fu_6461_p4 <= ap_phi_mux_bb_en_25_phi_fu_6197_p4;
        else 
            ap_phi_mux_bb_en_26_phi_fu_6461_p4 <= bb_en_26_reg_6457;
        end if; 
    end process;


    ap_phi_mux_bb_en_27_phi_fu_6736_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_bb_en_26_phi_fu_6461_p4, bb_en_27_reg_6732)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bb_en_27_phi_fu_6736_p4 <= ap_phi_mux_bb_en_26_phi_fu_6461_p4;
        else 
            ap_phi_mux_bb_en_27_phi_fu_6736_p4 <= bb_en_27_reg_6732;
        end if; 
    end process;


    ap_phi_mux_bb_en_2_phi_fu_568_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_condition_232)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_232)) then 
                ap_phi_mux_bb_en_2_phi_fu_568_p4 <= ap_const_lv1_0;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_19)) then 
                ap_phi_mux_bb_en_2_phi_fu_568_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_bb_en_2_phi_fu_568_p4 <= "X";
            end if;
        else 
            ap_phi_mux_bb_en_2_phi_fu_568_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_bb_en_3_phi_fu_698_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_bb_en_2_phi_fu_568_p4, ap_condition_228)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_228)) then 
                ap_phi_mux_bb_en_3_phi_fu_698_p4 <= ap_phi_mux_bb_en_2_phi_fu_568_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_18)) then 
                ap_phi_mux_bb_en_3_phi_fu_698_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_bb_en_3_phi_fu_698_p4 <= "X";
            end if;
        else 
            ap_phi_mux_bb_en_3_phi_fu_698_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_bb_en_4_phi_fu_873_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_bb_en_3_phi_fu_698_p4, ap_condition_224)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_224)) then 
                ap_phi_mux_bb_en_4_phi_fu_873_p4 <= ap_phi_mux_bb_en_3_phi_fu_698_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_17)) then 
                ap_phi_mux_bb_en_4_phi_fu_873_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_bb_en_4_phi_fu_873_p4 <= "X";
            end if;
        else 
            ap_phi_mux_bb_en_4_phi_fu_873_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_bb_en_5_phi_fu_1059_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_bb_en_4_phi_fu_873_p4, ap_condition_220)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_220)) then 
                ap_phi_mux_bb_en_5_phi_fu_1059_p4 <= ap_phi_mux_bb_en_4_phi_fu_873_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_16)) then 
                ap_phi_mux_bb_en_5_phi_fu_1059_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_bb_en_5_phi_fu_1059_p4 <= "X";
            end if;
        else 
            ap_phi_mux_bb_en_5_phi_fu_1059_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_bb_en_6_phi_fu_1288_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_bb_en_5_phi_fu_1059_p4, ap_condition_216)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_216)) then 
                ap_phi_mux_bb_en_6_phi_fu_1288_p4 <= ap_phi_mux_bb_en_5_phi_fu_1059_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_15)) then 
                ap_phi_mux_bb_en_6_phi_fu_1288_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_bb_en_6_phi_fu_1288_p4 <= "X";
            end if;
        else 
            ap_phi_mux_bb_en_6_phi_fu_1288_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_bb_en_7_phi_fu_1519_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_bb_en_6_phi_fu_1288_p4, ap_condition_212)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_212)) then 
                ap_phi_mux_bb_en_7_phi_fu_1519_p4 <= ap_phi_mux_bb_en_6_phi_fu_1288_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_14)) then 
                ap_phi_mux_bb_en_7_phi_fu_1519_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_bb_en_7_phi_fu_1519_p4 <= "X";
            end if;
        else 
            ap_phi_mux_bb_en_7_phi_fu_1519_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_bb_en_8_phi_fu_1760_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_bb_en_7_phi_fu_1519_p4, ap_condition_208)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_208)) then 
                ap_phi_mux_bb_en_8_phi_fu_1760_p4 <= ap_phi_mux_bb_en_7_phi_fu_1519_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_13)) then 
                ap_phi_mux_bb_en_8_phi_fu_1760_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_bb_en_8_phi_fu_1760_p4 <= "X";
            end if;
        else 
            ap_phi_mux_bb_en_8_phi_fu_1760_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_bb_en_9_phi_fu_1999_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_bb_en_8_phi_fu_1760_p4, ap_condition_204)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_204)) then 
                ap_phi_mux_bb_en_9_phi_fu_1999_p4 <= ap_phi_mux_bb_en_8_phi_fu_1760_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_12)) then 
                ap_phi_mux_bb_en_9_phi_fu_1999_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_bb_en_9_phi_fu_1999_p4 <= "X";
            end if;
        else 
            ap_phi_mux_bb_en_9_phi_fu_1999_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_bn_weight_base_10_phi_fu_2434_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_bn_weight_base_9_phi_fu_2175_p4, ap_condition_200)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_200)) then 
                ap_phi_mux_bn_weight_base_10_phi_fu_2434_p4 <= ap_phi_mux_bn_weight_base_9_phi_fu_2175_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_11)) then 
                ap_phi_mux_bn_weight_base_10_phi_fu_2434_p4 <= ap_const_lv8_51;
            else 
                ap_phi_mux_bn_weight_base_10_phi_fu_2434_p4 <= "XXXXXXXX";
            end if;
        else 
            ap_phi_mux_bn_weight_base_10_phi_fu_2434_p4 <= "XXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_bn_weight_base_12_phi_fu_2963_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, bn_weight_base_11_reg_2695, ap_CS_fsm_state2, bn_weight_base_12_reg_2959)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bn_weight_base_12_phi_fu_2963_p4 <= bn_weight_base_11_reg_2695;
        else 
            ap_phi_mux_bn_weight_base_12_phi_fu_2963_p4 <= bn_weight_base_12_reg_2959;
        end if; 
    end process;


    ap_phi_mux_bn_weight_base_13_phi_fu_3227_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_bn_weight_base_12_phi_fu_2963_p4, bn_weight_base_13_reg_3223)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bn_weight_base_13_phi_fu_3227_p4 <= ap_phi_mux_bn_weight_base_12_phi_fu_2963_p4;
        else 
            ap_phi_mux_bn_weight_base_13_phi_fu_3227_p4 <= bn_weight_base_13_reg_3223;
        end if; 
    end process;


    ap_phi_mux_bn_weight_base_14_phi_fu_3489_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_bn_weight_base_13_phi_fu_3227_p4, bn_weight_base_14_reg_3485)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bn_weight_base_14_phi_fu_3489_p4 <= ap_phi_mux_bn_weight_base_13_phi_fu_3227_p4;
        else 
            ap_phi_mux_bn_weight_base_14_phi_fu_3489_p4 <= bn_weight_base_14_reg_3485;
        end if; 
    end process;


    ap_phi_mux_bn_weight_base_15_phi_fu_3752_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_bn_weight_base_14_phi_fu_3489_p4, bn_weight_base_15_reg_3748)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bn_weight_base_15_phi_fu_3752_p4 <= ap_phi_mux_bn_weight_base_14_phi_fu_3489_p4;
        else 
            ap_phi_mux_bn_weight_base_15_phi_fu_3752_p4 <= bn_weight_base_15_reg_3748;
        end if; 
    end process;


    ap_phi_mux_bn_weight_base_16_phi_fu_4016_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_bn_weight_base_15_phi_fu_3752_p4, bn_weight_base_16_reg_4012)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bn_weight_base_16_phi_fu_4016_p4 <= ap_phi_mux_bn_weight_base_15_phi_fu_3752_p4;
        else 
            ap_phi_mux_bn_weight_base_16_phi_fu_4016_p4 <= bn_weight_base_16_reg_4012;
        end if; 
    end process;


    ap_phi_mux_bn_weight_base_17_phi_fu_4280_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_bn_weight_base_16_phi_fu_4016_p4, bn_weight_base_17_reg_4276)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bn_weight_base_17_phi_fu_4280_p4 <= ap_phi_mux_bn_weight_base_16_phi_fu_4016_p4;
        else 
            ap_phi_mux_bn_weight_base_17_phi_fu_4280_p4 <= bn_weight_base_17_reg_4276;
        end if; 
    end process;


    ap_phi_mux_bn_weight_base_18_phi_fu_4544_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_bn_weight_base_17_phi_fu_4280_p4, bn_weight_base_18_reg_4540)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bn_weight_base_18_phi_fu_4544_p4 <= ap_phi_mux_bn_weight_base_17_phi_fu_4280_p4;
        else 
            ap_phi_mux_bn_weight_base_18_phi_fu_4544_p4 <= bn_weight_base_18_reg_4540;
        end if; 
    end process;


    ap_phi_mux_bn_weight_base_19_phi_fu_4808_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_bn_weight_base_18_phi_fu_4544_p4, bn_weight_base_19_reg_4804)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bn_weight_base_19_phi_fu_4808_p4 <= ap_phi_mux_bn_weight_base_18_phi_fu_4544_p4;
        else 
            ap_phi_mux_bn_weight_base_19_phi_fu_4808_p4 <= bn_weight_base_19_reg_4804;
        end if; 
    end process;


    ap_phi_mux_bn_weight_base_1_phi_fu_524_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_condition_236)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_236)) then 
                ap_phi_mux_bn_weight_base_1_phi_fu_524_p4 <= ap_const_lv6_21;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1A)) then 
                ap_phi_mux_bn_weight_base_1_phi_fu_524_p4 <= ap_const_lv6_0;
            else 
                ap_phi_mux_bn_weight_base_1_phi_fu_524_p4 <= "XXXXXX";
            end if;
        else 
            ap_phi_mux_bn_weight_base_1_phi_fu_524_p4 <= "XXXXXX";
        end if; 
    end process;


    ap_phi_mux_bn_weight_base_20_phi_fu_5070_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_bn_weight_base_19_phi_fu_4808_p4, bn_weight_base_20_reg_5066)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bn_weight_base_20_phi_fu_5070_p4 <= ap_phi_mux_bn_weight_base_19_phi_fu_4808_p4;
        else 
            ap_phi_mux_bn_weight_base_20_phi_fu_5070_p4 <= bn_weight_base_20_reg_5066;
        end if; 
    end process;


    ap_phi_mux_bn_weight_base_21_phi_fu_5333_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_bn_weight_base_20_phi_fu_5070_p4, bn_weight_base_21_reg_5329)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bn_weight_base_21_phi_fu_5333_p4 <= ap_phi_mux_bn_weight_base_20_phi_fu_5070_p4;
        else 
            ap_phi_mux_bn_weight_base_21_phi_fu_5333_p4 <= bn_weight_base_21_reg_5329;
        end if; 
    end process;


    ap_phi_mux_bn_weight_base_22_phi_fu_5597_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_bn_weight_base_21_phi_fu_5333_p4, bn_weight_base_22_reg_5593)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bn_weight_base_22_phi_fu_5597_p4 <= ap_phi_mux_bn_weight_base_21_phi_fu_5333_p4;
        else 
            ap_phi_mux_bn_weight_base_22_phi_fu_5597_p4 <= bn_weight_base_22_reg_5593;
        end if; 
    end process;


    ap_phi_mux_bn_weight_base_23_phi_fu_5861_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_bn_weight_base_22_phi_fu_5597_p4, bn_weight_base_23_reg_5857)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bn_weight_base_23_phi_fu_5861_p4 <= ap_phi_mux_bn_weight_base_22_phi_fu_5597_p4;
        else 
            ap_phi_mux_bn_weight_base_23_phi_fu_5861_p4 <= bn_weight_base_23_reg_5857;
        end if; 
    end process;


    ap_phi_mux_bn_weight_base_24_phi_fu_6125_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_bn_weight_base_23_phi_fu_5861_p4, bn_weight_base_24_reg_6121)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bn_weight_base_24_phi_fu_6125_p4 <= ap_phi_mux_bn_weight_base_23_phi_fu_5861_p4;
        else 
            ap_phi_mux_bn_weight_base_24_phi_fu_6125_p4 <= bn_weight_base_24_reg_6121;
        end if; 
    end process;


    ap_phi_mux_bn_weight_base_25_phi_fu_6389_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_bn_weight_base_24_phi_fu_6125_p4, bn_weight_base_25_reg_6385)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bn_weight_base_25_phi_fu_6389_p4 <= ap_phi_mux_bn_weight_base_24_phi_fu_6125_p4;
        else 
            ap_phi_mux_bn_weight_base_25_phi_fu_6389_p4 <= bn_weight_base_25_reg_6385;
        end if; 
    end process;


    ap_phi_mux_bn_weight_base_26_phi_fu_6665_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_bn_weight_base_25_phi_fu_6389_p4, bn_weight_base_26_reg_6661)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bn_weight_base_26_phi_fu_6665_p4 <= ap_phi_mux_bn_weight_base_25_phi_fu_6389_p4;
        else 
            ap_phi_mux_bn_weight_base_26_phi_fu_6665_p4 <= bn_weight_base_26_reg_6661;
        end if; 
    end process;


    ap_phi_mux_bn_weight_base_27_phi_fu_6937_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_bn_weight_base_26_phi_fu_6665_p4, bn_weight_base_27_reg_6933)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bn_weight_base_27_phi_fu_6937_p4 <= ap_phi_mux_bn_weight_base_26_phi_fu_6665_p4;
        else 
            ap_phi_mux_bn_weight_base_27_phi_fu_6937_p4 <= bn_weight_base_27_reg_6933;
        end if; 
    end process;


    ap_phi_mux_bn_weight_base_2_phi_fu_644_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_bn_weight_base_1_phi_fu_524_p4, ap_condition_232)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_232)) then 
                ap_phi_mux_bn_weight_base_2_phi_fu_644_p4 <= ap_phi_mux_bn_weight_base_1_phi_fu_524_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_19)) then 
                ap_phi_mux_bn_weight_base_2_phi_fu_644_p4 <= ap_const_lv6_0;
            else 
                ap_phi_mux_bn_weight_base_2_phi_fu_644_p4 <= "XXXXXX";
            end if;
        else 
            ap_phi_mux_bn_weight_base_2_phi_fu_644_p4 <= "XXXXXX";
        end if; 
    end process;


    ap_phi_mux_bn_weight_base_3_phi_fu_819_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, bn_weight_base_2_cast_fu_7001_p1, ap_condition_228)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_228)) then 
                ap_phi_mux_bn_weight_base_3_phi_fu_819_p4 <= bn_weight_base_2_cast_fu_7001_p1;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_18)) then 
                ap_phi_mux_bn_weight_base_3_phi_fu_819_p4 <= ap_const_lv7_49;
            else 
                ap_phi_mux_bn_weight_base_3_phi_fu_819_p4 <= "XXXXXXX";
            end if;
        else 
            ap_phi_mux_bn_weight_base_3_phi_fu_819_p4 <= "XXXXXXX";
        end if; 
    end process;


    ap_phi_mux_bn_weight_base_4_phi_fu_1005_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, bn_weight_base_3_cast_fu_7006_p1, ap_condition_224)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_224)) then 
                ap_phi_mux_bn_weight_base_4_phi_fu_1005_p4 <= bn_weight_base_3_cast_fu_7006_p1;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_17)) then 
                ap_phi_mux_bn_weight_base_4_phi_fu_1005_p4 <= ap_const_lv8_B1;
            else 
                ap_phi_mux_bn_weight_base_4_phi_fu_1005_p4 <= "XXXXXXXX";
            end if;
        else 
            ap_phi_mux_bn_weight_base_4_phi_fu_1005_p4 <= "XXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_bn_weight_base_5_phi_fu_1233_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_bn_weight_base_4_phi_fu_1005_p4, ap_condition_220)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_220)) then 
                ap_phi_mux_bn_weight_base_5_phi_fu_1233_p4 <= ap_phi_mux_bn_weight_base_4_phi_fu_1005_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_16)) then 
                ap_phi_mux_bn_weight_base_5_phi_fu_1233_p4 <= ap_const_lv8_99;
            else 
                ap_phi_mux_bn_weight_base_5_phi_fu_1233_p4 <= "XXXXXXXX";
            end if;
        else 
            ap_phi_mux_bn_weight_base_5_phi_fu_1233_p4 <= "XXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_bn_weight_base_6_phi_fu_1464_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_bn_weight_base_5_phi_fu_1233_p4, ap_condition_216)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_216)) then 
                ap_phi_mux_bn_weight_base_6_phi_fu_1464_p4 <= ap_phi_mux_bn_weight_base_5_phi_fu_1233_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_15)) then 
                ap_phi_mux_bn_weight_base_6_phi_fu_1464_p4 <= ap_const_lv8_81;
            else 
                ap_phi_mux_bn_weight_base_6_phi_fu_1464_p4 <= "XXXXXXXX";
            end if;
        else 
            ap_phi_mux_bn_weight_base_6_phi_fu_1464_p4 <= "XXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_bn_weight_base_7_phi_fu_1695_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_bn_weight_base_6_phi_fu_1464_p4, ap_condition_212)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_212)) then 
                ap_phi_mux_bn_weight_base_7_phi_fu_1695_p4 <= ap_phi_mux_bn_weight_base_6_phi_fu_1464_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_14)) then 
                ap_phi_mux_bn_weight_base_7_phi_fu_1695_p4 <= ap_const_lv8_69;
            else 
                ap_phi_mux_bn_weight_base_7_phi_fu_1695_p4 <= "XXXXXXXX";
            end if;
        else 
            ap_phi_mux_bn_weight_base_7_phi_fu_1695_p4 <= "XXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_bn_weight_base_8_phi_fu_1934_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_bn_weight_base_7_phi_fu_1695_p4, ap_condition_208)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_208)) then 
                ap_phi_mux_bn_weight_base_8_phi_fu_1934_p4 <= ap_phi_mux_bn_weight_base_7_phi_fu_1695_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_13)) then 
                ap_phi_mux_bn_weight_base_8_phi_fu_1934_p4 <= ap_const_lv8_0;
            else 
                ap_phi_mux_bn_weight_base_8_phi_fu_1934_p4 <= "XXXXXXXX";
            end if;
        else 
            ap_phi_mux_bn_weight_base_8_phi_fu_1934_p4 <= "XXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_bn_weight_base_9_phi_fu_2175_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_bn_weight_base_8_phi_fu_1934_p4, ap_condition_204)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_204)) then 
                ap_phi_mux_bn_weight_base_9_phi_fu_2175_p4 <= ap_phi_mux_bn_weight_base_8_phi_fu_1934_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_12)) then 
                ap_phi_mux_bn_weight_base_9_phi_fu_2175_p4 <= ap_const_lv8_5D;
            else 
                ap_phi_mux_bn_weight_base_9_phi_fu_2175_p4 <= "XXXXXXXX";
            end if;
        else 
            ap_phi_mux_bn_weight_base_9_phi_fu_2175_p4 <= "XXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_bn_weight_size_10_phi_fu_2446_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_bn_weight_size_9_phi_fu_2186_p4, ap_condition_200)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_200)) then 
                ap_phi_mux_bn_weight_size_10_phi_fu_2446_p4 <= ap_phi_mux_bn_weight_size_9_phi_fu_2186_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_11)) then 
                ap_phi_mux_bn_weight_size_10_phi_fu_2446_p4 <= ap_const_lv7_C;
            else 
                ap_phi_mux_bn_weight_size_10_phi_fu_2446_p4 <= "XXXXXXX";
            end if;
        else 
            ap_phi_mux_bn_weight_size_10_phi_fu_2446_p4 <= "XXXXXXX";
        end if; 
    end process;


    ap_phi_mux_bn_weight_size_12_phi_fu_2975_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, bn_weight_size_11_reg_2707, ap_CS_fsm_state2, bn_weight_size_12_reg_2971)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bn_weight_size_12_phi_fu_2975_p4 <= bn_weight_size_11_reg_2707;
        else 
            ap_phi_mux_bn_weight_size_12_phi_fu_2975_p4 <= bn_weight_size_12_reg_2971;
        end if; 
    end process;


    ap_phi_mux_bn_weight_size_13_phi_fu_3239_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_bn_weight_size_12_phi_fu_2975_p4, bn_weight_size_13_reg_3235)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bn_weight_size_13_phi_fu_3239_p4 <= ap_phi_mux_bn_weight_size_12_phi_fu_2975_p4;
        else 
            ap_phi_mux_bn_weight_size_13_phi_fu_3239_p4 <= bn_weight_size_13_reg_3235;
        end if; 
    end process;


    ap_phi_mux_bn_weight_size_14_phi_fu_3501_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_bn_weight_size_13_phi_fu_3239_p4, bn_weight_size_14_reg_3497)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bn_weight_size_14_phi_fu_3501_p4 <= ap_phi_mux_bn_weight_size_13_phi_fu_3239_p4;
        else 
            ap_phi_mux_bn_weight_size_14_phi_fu_3501_p4 <= bn_weight_size_14_reg_3497;
        end if; 
    end process;


    ap_phi_mux_bn_weight_size_15_phi_fu_3764_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_bn_weight_size_14_phi_fu_3501_p4, bn_weight_size_15_reg_3760)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bn_weight_size_15_phi_fu_3764_p4 <= ap_phi_mux_bn_weight_size_14_phi_fu_3501_p4;
        else 
            ap_phi_mux_bn_weight_size_15_phi_fu_3764_p4 <= bn_weight_size_15_reg_3760;
        end if; 
    end process;


    ap_phi_mux_bn_weight_size_16_phi_fu_4028_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_bn_weight_size_15_phi_fu_3764_p4, bn_weight_size_16_reg_4024)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bn_weight_size_16_phi_fu_4028_p4 <= ap_phi_mux_bn_weight_size_15_phi_fu_3764_p4;
        else 
            ap_phi_mux_bn_weight_size_16_phi_fu_4028_p4 <= bn_weight_size_16_reg_4024;
        end if; 
    end process;


    ap_phi_mux_bn_weight_size_17_phi_fu_4292_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_bn_weight_size_16_phi_fu_4028_p4, bn_weight_size_17_reg_4288)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bn_weight_size_17_phi_fu_4292_p4 <= ap_phi_mux_bn_weight_size_16_phi_fu_4028_p4;
        else 
            ap_phi_mux_bn_weight_size_17_phi_fu_4292_p4 <= bn_weight_size_17_reg_4288;
        end if; 
    end process;


    ap_phi_mux_bn_weight_size_18_phi_fu_4556_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_bn_weight_size_17_phi_fu_4292_p4, bn_weight_size_18_reg_4552)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bn_weight_size_18_phi_fu_4556_p4 <= ap_phi_mux_bn_weight_size_17_phi_fu_4292_p4;
        else 
            ap_phi_mux_bn_weight_size_18_phi_fu_4556_p4 <= bn_weight_size_18_reg_4552;
        end if; 
    end process;


    ap_phi_mux_bn_weight_size_19_phi_fu_4820_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_bn_weight_size_18_phi_fu_4556_p4, bn_weight_size_19_reg_4816)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bn_weight_size_19_phi_fu_4820_p4 <= ap_phi_mux_bn_weight_size_18_phi_fu_4556_p4;
        else 
            ap_phi_mux_bn_weight_size_19_phi_fu_4820_p4 <= bn_weight_size_19_reg_4816;
        end if; 
    end process;


    ap_phi_mux_bn_weight_size_1_phi_fu_535_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_condition_236)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_236)) then 
                ap_phi_mux_bn_weight_size_1_phi_fu_535_p4 <= ap_const_lv7_5A;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1A)) then 
                ap_phi_mux_bn_weight_size_1_phi_fu_535_p4 <= ap_const_lv7_0;
            else 
                ap_phi_mux_bn_weight_size_1_phi_fu_535_p4 <= "XXXXXXX";
            end if;
        else 
            ap_phi_mux_bn_weight_size_1_phi_fu_535_p4 <= "XXXXXXX";
        end if; 
    end process;


    ap_phi_mux_bn_weight_size_20_phi_fu_5082_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_bn_weight_size_19_phi_fu_4820_p4, bn_weight_size_20_reg_5078)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bn_weight_size_20_phi_fu_5082_p4 <= ap_phi_mux_bn_weight_size_19_phi_fu_4820_p4;
        else 
            ap_phi_mux_bn_weight_size_20_phi_fu_5082_p4 <= bn_weight_size_20_reg_5078;
        end if; 
    end process;


    ap_phi_mux_bn_weight_size_21_phi_fu_5345_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_bn_weight_size_20_phi_fu_5082_p4, bn_weight_size_21_reg_5341)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bn_weight_size_21_phi_fu_5345_p4 <= ap_phi_mux_bn_weight_size_20_phi_fu_5082_p4;
        else 
            ap_phi_mux_bn_weight_size_21_phi_fu_5345_p4 <= bn_weight_size_21_reg_5341;
        end if; 
    end process;


    ap_phi_mux_bn_weight_size_22_phi_fu_5609_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_bn_weight_size_21_phi_fu_5345_p4, bn_weight_size_22_reg_5605)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bn_weight_size_22_phi_fu_5609_p4 <= ap_phi_mux_bn_weight_size_21_phi_fu_5345_p4;
        else 
            ap_phi_mux_bn_weight_size_22_phi_fu_5609_p4 <= bn_weight_size_22_reg_5605;
        end if; 
    end process;


    ap_phi_mux_bn_weight_size_23_phi_fu_5873_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_bn_weight_size_22_phi_fu_5609_p4, bn_weight_size_23_reg_5869)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bn_weight_size_23_phi_fu_5873_p4 <= ap_phi_mux_bn_weight_size_22_phi_fu_5609_p4;
        else 
            ap_phi_mux_bn_weight_size_23_phi_fu_5873_p4 <= bn_weight_size_23_reg_5869;
        end if; 
    end process;


    ap_phi_mux_bn_weight_size_24_phi_fu_6137_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_bn_weight_size_23_phi_fu_5873_p4, bn_weight_size_24_reg_6133)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bn_weight_size_24_phi_fu_6137_p4 <= ap_phi_mux_bn_weight_size_23_phi_fu_5873_p4;
        else 
            ap_phi_mux_bn_weight_size_24_phi_fu_6137_p4 <= bn_weight_size_24_reg_6133;
        end if; 
    end process;


    ap_phi_mux_bn_weight_size_25_phi_fu_6401_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_bn_weight_size_24_phi_fu_6137_p4, bn_weight_size_25_reg_6397)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bn_weight_size_25_phi_fu_6401_p4 <= ap_phi_mux_bn_weight_size_24_phi_fu_6137_p4;
        else 
            ap_phi_mux_bn_weight_size_25_phi_fu_6401_p4 <= bn_weight_size_25_reg_6397;
        end if; 
    end process;


    ap_phi_mux_bn_weight_size_26_phi_fu_6677_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_bn_weight_size_25_phi_fu_6401_p4, bn_weight_size_26_reg_6673)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bn_weight_size_26_phi_fu_6677_p4 <= ap_phi_mux_bn_weight_size_25_phi_fu_6401_p4;
        else 
            ap_phi_mux_bn_weight_size_26_phi_fu_6677_p4 <= bn_weight_size_26_reg_6673;
        end if; 
    end process;


    ap_phi_mux_bn_weight_size_27_phi_fu_6949_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_bn_weight_size_26_phi_fu_6677_p4, bn_weight_size_27_reg_6945)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_bn_weight_size_27_phi_fu_6949_p4 <= ap_phi_mux_bn_weight_size_26_phi_fu_6677_p4;
        else 
            ap_phi_mux_bn_weight_size_27_phi_fu_6949_p4 <= bn_weight_size_27_reg_6945;
        end if; 
    end process;


    ap_phi_mux_bn_weight_size_2_phi_fu_655_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_bn_weight_size_1_phi_fu_535_p4, ap_condition_232)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_232)) then 
                ap_phi_mux_bn_weight_size_2_phi_fu_655_p4 <= ap_phi_mux_bn_weight_size_1_phi_fu_535_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_19)) then 
                ap_phi_mux_bn_weight_size_2_phi_fu_655_p4 <= ap_const_lv7_0;
            else 
                ap_phi_mux_bn_weight_size_2_phi_fu_655_p4 <= "XXXXXXX";
            end if;
        else 
            ap_phi_mux_bn_weight_size_2_phi_fu_655_p4 <= "XXXXXXX";
        end if; 
    end process;


    ap_phi_mux_bn_weight_size_3_phi_fu_829_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_bn_weight_size_2_phi_fu_655_p4, ap_condition_228)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_228)) then 
                ap_phi_mux_bn_weight_size_3_phi_fu_829_p4 <= ap_phi_mux_bn_weight_size_2_phi_fu_655_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_18)) then 
                ap_phi_mux_bn_weight_size_3_phi_fu_829_p4 <= ap_const_lv7_18;
            else 
                ap_phi_mux_bn_weight_size_3_phi_fu_829_p4 <= "XXXXXXX";
            end if;
        else 
            ap_phi_mux_bn_weight_size_3_phi_fu_829_p4 <= "XXXXXXX";
        end if; 
    end process;


    ap_phi_mux_bn_weight_size_4_phi_fu_1015_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_bn_weight_size_3_phi_fu_829_p4, ap_condition_224)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_224)) then 
                ap_phi_mux_bn_weight_size_4_phi_fu_1015_p4 <= ap_phi_mux_bn_weight_size_3_phi_fu_829_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_17)) then 
                ap_phi_mux_bn_weight_size_4_phi_fu_1015_p4 <= ap_const_lv7_18;
            else 
                ap_phi_mux_bn_weight_size_4_phi_fu_1015_p4 <= "XXXXXXX";
            end if;
        else 
            ap_phi_mux_bn_weight_size_4_phi_fu_1015_p4 <= "XXXXXXX";
        end if; 
    end process;


    ap_phi_mux_bn_weight_size_5_phi_fu_1244_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_bn_weight_size_4_phi_fu_1015_p4, ap_condition_220)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_220)) then 
                ap_phi_mux_bn_weight_size_5_phi_fu_1244_p4 <= ap_phi_mux_bn_weight_size_4_phi_fu_1015_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_16)) then 
                ap_phi_mux_bn_weight_size_5_phi_fu_1244_p4 <= ap_const_lv7_18;
            else 
                ap_phi_mux_bn_weight_size_5_phi_fu_1244_p4 <= "XXXXXXX";
            end if;
        else 
            ap_phi_mux_bn_weight_size_5_phi_fu_1244_p4 <= "XXXXXXX";
        end if; 
    end process;


    ap_phi_mux_bn_weight_size_6_phi_fu_1475_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_bn_weight_size_5_phi_fu_1244_p4, ap_condition_216)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_216)) then 
                ap_phi_mux_bn_weight_size_6_phi_fu_1475_p4 <= ap_phi_mux_bn_weight_size_5_phi_fu_1244_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_15)) then 
                ap_phi_mux_bn_weight_size_6_phi_fu_1475_p4 <= ap_const_lv7_18;
            else 
                ap_phi_mux_bn_weight_size_6_phi_fu_1475_p4 <= "XXXXXXX";
            end if;
        else 
            ap_phi_mux_bn_weight_size_6_phi_fu_1475_p4 <= "XXXXXXX";
        end if; 
    end process;


    ap_phi_mux_bn_weight_size_7_phi_fu_1706_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_bn_weight_size_6_phi_fu_1475_p4, ap_condition_212)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_212)) then 
                ap_phi_mux_bn_weight_size_7_phi_fu_1706_p4 <= ap_phi_mux_bn_weight_size_6_phi_fu_1475_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_14)) then 
                ap_phi_mux_bn_weight_size_7_phi_fu_1706_p4 <= ap_const_lv7_18;
            else 
                ap_phi_mux_bn_weight_size_7_phi_fu_1706_p4 <= "XXXXXXX";
            end if;
        else 
            ap_phi_mux_bn_weight_size_7_phi_fu_1706_p4 <= "XXXXXXX";
        end if; 
    end process;


    ap_phi_mux_bn_weight_size_8_phi_fu_1945_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_bn_weight_size_7_phi_fu_1706_p4, ap_condition_208)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_208)) then 
                ap_phi_mux_bn_weight_size_8_phi_fu_1945_p4 <= ap_phi_mux_bn_weight_size_7_phi_fu_1706_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_13)) then 
                ap_phi_mux_bn_weight_size_8_phi_fu_1945_p4 <= ap_const_lv7_0;
            else 
                ap_phi_mux_bn_weight_size_8_phi_fu_1945_p4 <= "XXXXXXX";
            end if;
        else 
            ap_phi_mux_bn_weight_size_8_phi_fu_1945_p4 <= "XXXXXXX";
        end if; 
    end process;


    ap_phi_mux_bn_weight_size_9_phi_fu_2186_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_bn_weight_size_8_phi_fu_1945_p4, ap_condition_204)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_204)) then 
                ap_phi_mux_bn_weight_size_9_phi_fu_2186_p4 <= ap_phi_mux_bn_weight_size_8_phi_fu_1945_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_12)) then 
                ap_phi_mux_bn_weight_size_9_phi_fu_2186_p4 <= ap_const_lv7_C;
            else 
                ap_phi_mux_bn_weight_size_9_phi_fu_2186_p4 <= "XXXXXXX";
            end if;
        else 
            ap_phi_mux_bn_weight_size_9_phi_fu_2186_p4 <= "XXXXXXX";
        end if; 
    end process;


    ap_phi_mux_conv_en_10_phi_fu_2266_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_conv_en_9_phi_fu_2021_p4, ap_condition_200)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_200)) then 
                ap_phi_mux_conv_en_10_phi_fu_2266_p4 <= ap_phi_mux_conv_en_9_phi_fu_2021_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_11)) then 
                ap_phi_mux_conv_en_10_phi_fu_2266_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_conv_en_10_phi_fu_2266_p4 <= "X";
            end if;
        else 
            ap_phi_mux_conv_en_10_phi_fu_2266_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_conv_en_12_phi_fu_2795_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, conv_en_11_reg_2527, ap_CS_fsm_state2, conv_en_12_reg_2791)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_conv_en_12_phi_fu_2795_p4 <= conv_en_11_reg_2527;
        else 
            ap_phi_mux_conv_en_12_phi_fu_2795_p4 <= conv_en_12_reg_2791;
        end if; 
    end process;


    ap_phi_mux_conv_en_13_phi_fu_3059_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_conv_en_12_phi_fu_2795_p4, conv_en_13_reg_3055)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_conv_en_13_phi_fu_3059_p4 <= ap_phi_mux_conv_en_12_phi_fu_2795_p4;
        else 
            ap_phi_mux_conv_en_13_phi_fu_3059_p4 <= conv_en_13_reg_3055;
        end if; 
    end process;


    ap_phi_mux_conv_en_14_phi_fu_3322_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_conv_en_13_phi_fu_3059_p4, conv_en_14_reg_3318)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_conv_en_14_phi_fu_3322_p4 <= ap_phi_mux_conv_en_13_phi_fu_3059_p4;
        else 
            ap_phi_mux_conv_en_14_phi_fu_3322_p4 <= conv_en_14_reg_3318;
        end if; 
    end process;


    ap_phi_mux_conv_en_15_phi_fu_3584_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_conv_en_14_phi_fu_3322_p4, conv_en_15_reg_3580)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_conv_en_15_phi_fu_3584_p4 <= ap_phi_mux_conv_en_14_phi_fu_3322_p4;
        else 
            ap_phi_mux_conv_en_15_phi_fu_3584_p4 <= conv_en_15_reg_3580;
        end if; 
    end process;


    ap_phi_mux_conv_en_16_phi_fu_3848_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_conv_en_15_phi_fu_3584_p4, conv_en_16_reg_3844)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_conv_en_16_phi_fu_3848_p4 <= ap_phi_mux_conv_en_15_phi_fu_3584_p4;
        else 
            ap_phi_mux_conv_en_16_phi_fu_3848_p4 <= conv_en_16_reg_3844;
        end if; 
    end process;


    ap_phi_mux_conv_en_17_phi_fu_4112_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_conv_en_16_phi_fu_3848_p4, conv_en_17_reg_4108)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_conv_en_17_phi_fu_4112_p4 <= ap_phi_mux_conv_en_16_phi_fu_3848_p4;
        else 
            ap_phi_mux_conv_en_17_phi_fu_4112_p4 <= conv_en_17_reg_4108;
        end if; 
    end process;


    ap_phi_mux_conv_en_18_phi_fu_4376_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_conv_en_17_phi_fu_4112_p4, conv_en_18_reg_4372)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_conv_en_18_phi_fu_4376_p4 <= ap_phi_mux_conv_en_17_phi_fu_4112_p4;
        else 
            ap_phi_mux_conv_en_18_phi_fu_4376_p4 <= conv_en_18_reg_4372;
        end if; 
    end process;


    ap_phi_mux_conv_en_19_phi_fu_4640_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_conv_en_18_phi_fu_4376_p4, conv_en_19_reg_4636)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_conv_en_19_phi_fu_4640_p4 <= ap_phi_mux_conv_en_18_phi_fu_4376_p4;
        else 
            ap_phi_mux_conv_en_19_phi_fu_4640_p4 <= conv_en_19_reg_4636;
        end if; 
    end process;


    ap_phi_mux_conv_en_20_phi_fu_4903_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_conv_en_19_phi_fu_4640_p4, conv_en_20_reg_4899)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_conv_en_20_phi_fu_4903_p4 <= ap_phi_mux_conv_en_19_phi_fu_4640_p4;
        else 
            ap_phi_mux_conv_en_20_phi_fu_4903_p4 <= conv_en_20_reg_4899;
        end if; 
    end process;


    ap_phi_mux_conv_en_21_phi_fu_5165_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_conv_en_20_phi_fu_4903_p4, conv_en_21_reg_5161)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_conv_en_21_phi_fu_5165_p4 <= ap_phi_mux_conv_en_20_phi_fu_4903_p4;
        else 
            ap_phi_mux_conv_en_21_phi_fu_5165_p4 <= conv_en_21_reg_5161;
        end if; 
    end process;


    ap_phi_mux_conv_en_22_phi_fu_5429_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_conv_en_21_phi_fu_5165_p4, conv_en_22_reg_5425)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_conv_en_22_phi_fu_5429_p4 <= ap_phi_mux_conv_en_21_phi_fu_5165_p4;
        else 
            ap_phi_mux_conv_en_22_phi_fu_5429_p4 <= conv_en_22_reg_5425;
        end if; 
    end process;


    ap_phi_mux_conv_en_23_phi_fu_5693_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_conv_en_22_phi_fu_5429_p4, conv_en_23_reg_5689)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_conv_en_23_phi_fu_5693_p4 <= ap_phi_mux_conv_en_22_phi_fu_5429_p4;
        else 
            ap_phi_mux_conv_en_23_phi_fu_5693_p4 <= conv_en_23_reg_5689;
        end if; 
    end process;


    ap_phi_mux_conv_en_24_phi_fu_5957_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_conv_en_23_phi_fu_5693_p4, conv_en_24_reg_5953)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_conv_en_24_phi_fu_5957_p4 <= ap_phi_mux_conv_en_23_phi_fu_5693_p4;
        else 
            ap_phi_mux_conv_en_24_phi_fu_5957_p4 <= conv_en_24_reg_5953;
        end if; 
    end process;


    ap_phi_mux_conv_en_25_phi_fu_6221_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_conv_en_24_phi_fu_5957_p4, conv_en_25_reg_6217)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_conv_en_25_phi_fu_6221_p4 <= ap_phi_mux_conv_en_24_phi_fu_5957_p4;
        else 
            ap_phi_mux_conv_en_25_phi_fu_6221_p4 <= conv_en_25_reg_6217;
        end if; 
    end process;


    ap_phi_mux_conv_en_26_phi_fu_6485_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_conv_en_25_phi_fu_6221_p4, conv_en_26_reg_6481)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_conv_en_26_phi_fu_6485_p4 <= ap_phi_mux_conv_en_25_phi_fu_6221_p4;
        else 
            ap_phi_mux_conv_en_26_phi_fu_6485_p4 <= conv_en_26_reg_6481;
        end if; 
    end process;


    ap_phi_mux_conv_en_27_phi_fu_6759_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_conv_en_26_phi_fu_6485_p4, conv_en_27_reg_6755)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_conv_en_27_phi_fu_6759_p4 <= ap_phi_mux_conv_en_26_phi_fu_6485_p4;
        else 
            ap_phi_mux_conv_en_27_phi_fu_6759_p4 <= conv_en_27_reg_6755;
        end if; 
    end process;


    ap_phi_mux_conv_en_5_phi_fu_1081_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_pad_4_phi_fu_884_p4, ap_condition_220)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_220)) then 
                ap_phi_mux_conv_en_5_phi_fu_1081_p4 <= ap_phi_mux_pad_4_phi_fu_884_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_16)) then 
                ap_phi_mux_conv_en_5_phi_fu_1081_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_conv_en_5_phi_fu_1081_p4 <= "X";
            end if;
        else 
            ap_phi_mux_conv_en_5_phi_fu_1081_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_conv_en_6_phi_fu_1310_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_conv_en_5_phi_fu_1081_p4, ap_condition_216)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_216)) then 
                ap_phi_mux_conv_en_6_phi_fu_1310_p4 <= ap_phi_mux_conv_en_5_phi_fu_1081_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_15)) then 
                ap_phi_mux_conv_en_6_phi_fu_1310_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_conv_en_6_phi_fu_1310_p4 <= "X";
            end if;
        else 
            ap_phi_mux_conv_en_6_phi_fu_1310_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_conv_en_7_phi_fu_1541_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_conv_en_6_phi_fu_1310_p4, ap_condition_212)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_212)) then 
                ap_phi_mux_conv_en_7_phi_fu_1541_p4 <= ap_phi_mux_conv_en_6_phi_fu_1310_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_14)) then 
                ap_phi_mux_conv_en_7_phi_fu_1541_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_conv_en_7_phi_fu_1541_p4 <= "X";
            end if;
        else 
            ap_phi_mux_conv_en_7_phi_fu_1541_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_conv_en_8_phi_fu_1782_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_conv_en_7_phi_fu_1541_p4, ap_condition_208)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_208)) then 
                ap_phi_mux_conv_en_8_phi_fu_1782_p4 <= ap_phi_mux_conv_en_7_phi_fu_1541_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_13)) then 
                ap_phi_mux_conv_en_8_phi_fu_1782_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_conv_en_8_phi_fu_1782_p4 <= "X";
            end if;
        else 
            ap_phi_mux_conv_en_8_phi_fu_1782_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_conv_en_9_phi_fu_2021_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_conv_en_8_phi_fu_1782_p4, ap_condition_204)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_204)) then 
                ap_phi_mux_conv_en_9_phi_fu_2021_p4 <= ap_phi_mux_conv_en_8_phi_fu_1782_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_12)) then 
                ap_phi_mux_conv_en_9_phi_fu_2021_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_conv_en_9_phi_fu_2021_p4 <= "X";
            end if;
        else 
            ap_phi_mux_conv_en_9_phi_fu_2021_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_fc_en_10_phi_fu_2338_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_fc_en_9_phi_fu_2087_p4, ap_condition_200)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_200)) then 
                ap_phi_mux_fc_en_10_phi_fu_2338_p4 <= ap_phi_mux_fc_en_9_phi_fu_2087_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_11)) then 
                ap_phi_mux_fc_en_10_phi_fu_2338_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_fc_en_10_phi_fu_2338_p4 <= "X";
            end if;
        else 
            ap_phi_mux_fc_en_10_phi_fu_2338_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_fc_en_12_phi_fu_2867_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, fc_en_11_reg_2599, ap_CS_fsm_state2, fc_en_12_reg_2863)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_fc_en_12_phi_fu_2867_p4 <= fc_en_11_reg_2599;
        else 
            ap_phi_mux_fc_en_12_phi_fu_2867_p4 <= fc_en_12_reg_2863;
        end if; 
    end process;


    ap_phi_mux_fc_en_13_phi_fu_3131_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_fc_en_12_phi_fu_2867_p4, fc_en_13_reg_3127)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_fc_en_13_phi_fu_3131_p4 <= ap_phi_mux_fc_en_12_phi_fu_2867_p4;
        else 
            ap_phi_mux_fc_en_13_phi_fu_3131_p4 <= fc_en_13_reg_3127;
        end if; 
    end process;


    ap_phi_mux_fc_en_14_phi_fu_3394_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_fc_en_13_phi_fu_3131_p4, fc_en_14_reg_3390)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_fc_en_14_phi_fu_3394_p4 <= ap_phi_mux_fc_en_13_phi_fu_3131_p4;
        else 
            ap_phi_mux_fc_en_14_phi_fu_3394_p4 <= fc_en_14_reg_3390;
        end if; 
    end process;


    ap_phi_mux_fc_en_15_phi_fu_3656_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_fc_en_14_phi_fu_3394_p4, fc_en_15_reg_3652)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_fc_en_15_phi_fu_3656_p4 <= ap_phi_mux_fc_en_14_phi_fu_3394_p4;
        else 
            ap_phi_mux_fc_en_15_phi_fu_3656_p4 <= fc_en_15_reg_3652;
        end if; 
    end process;


    ap_phi_mux_fc_en_16_phi_fu_3920_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_fc_en_15_phi_fu_3656_p4, fc_en_16_reg_3916)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_fc_en_16_phi_fu_3920_p4 <= ap_phi_mux_fc_en_15_phi_fu_3656_p4;
        else 
            ap_phi_mux_fc_en_16_phi_fu_3920_p4 <= fc_en_16_reg_3916;
        end if; 
    end process;


    ap_phi_mux_fc_en_17_phi_fu_4184_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_fc_en_16_phi_fu_3920_p4, fc_en_17_reg_4180)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_fc_en_17_phi_fu_4184_p4 <= ap_phi_mux_fc_en_16_phi_fu_3920_p4;
        else 
            ap_phi_mux_fc_en_17_phi_fu_4184_p4 <= fc_en_17_reg_4180;
        end if; 
    end process;


    ap_phi_mux_fc_en_18_phi_fu_4448_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_fc_en_17_phi_fu_4184_p4, fc_en_18_reg_4444)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_fc_en_18_phi_fu_4448_p4 <= ap_phi_mux_fc_en_17_phi_fu_4184_p4;
        else 
            ap_phi_mux_fc_en_18_phi_fu_4448_p4 <= fc_en_18_reg_4444;
        end if; 
    end process;


    ap_phi_mux_fc_en_19_phi_fu_4712_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_fc_en_18_phi_fu_4448_p4, fc_en_19_reg_4708)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_fc_en_19_phi_fu_4712_p4 <= ap_phi_mux_fc_en_18_phi_fu_4448_p4;
        else 
            ap_phi_mux_fc_en_19_phi_fu_4712_p4 <= fc_en_19_reg_4708;
        end if; 
    end process;


    ap_phi_mux_fc_en_1_phi_fu_480_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_condition_236)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_236)) then 
                ap_phi_mux_fc_en_1_phi_fu_480_p4 <= ap_const_lv1_1;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1A)) then 
                ap_phi_mux_fc_en_1_phi_fu_480_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_fc_en_1_phi_fu_480_p4 <= "X";
            end if;
        else 
            ap_phi_mux_fc_en_1_phi_fu_480_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_fc_en_20_phi_fu_4975_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_fc_en_19_phi_fu_4712_p4, fc_en_20_reg_4971)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_fc_en_20_phi_fu_4975_p4 <= ap_phi_mux_fc_en_19_phi_fu_4712_p4;
        else 
            ap_phi_mux_fc_en_20_phi_fu_4975_p4 <= fc_en_20_reg_4971;
        end if; 
    end process;


    ap_phi_mux_fc_en_21_phi_fu_5237_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_fc_en_20_phi_fu_4975_p4, fc_en_21_reg_5233)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_fc_en_21_phi_fu_5237_p4 <= ap_phi_mux_fc_en_20_phi_fu_4975_p4;
        else 
            ap_phi_mux_fc_en_21_phi_fu_5237_p4 <= fc_en_21_reg_5233;
        end if; 
    end process;


    ap_phi_mux_fc_en_22_phi_fu_5501_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_fc_en_21_phi_fu_5237_p4, fc_en_22_reg_5497)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_fc_en_22_phi_fu_5501_p4 <= ap_phi_mux_fc_en_21_phi_fu_5237_p4;
        else 
            ap_phi_mux_fc_en_22_phi_fu_5501_p4 <= fc_en_22_reg_5497;
        end if; 
    end process;


    ap_phi_mux_fc_en_23_phi_fu_5765_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_fc_en_22_phi_fu_5501_p4, fc_en_23_reg_5761)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_fc_en_23_phi_fu_5765_p4 <= ap_phi_mux_fc_en_22_phi_fu_5501_p4;
        else 
            ap_phi_mux_fc_en_23_phi_fu_5765_p4 <= fc_en_23_reg_5761;
        end if; 
    end process;


    ap_phi_mux_fc_en_24_phi_fu_6029_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_fc_en_23_phi_fu_5765_p4, fc_en_24_reg_6025)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_fc_en_24_phi_fu_6029_p4 <= ap_phi_mux_fc_en_23_phi_fu_5765_p4;
        else 
            ap_phi_mux_fc_en_24_phi_fu_6029_p4 <= fc_en_24_reg_6025;
        end if; 
    end process;


    ap_phi_mux_fc_en_25_phi_fu_6293_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_fc_en_24_phi_fu_6029_p4, fc_en_25_reg_6289)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_fc_en_25_phi_fu_6293_p4 <= ap_phi_mux_fc_en_24_phi_fu_6029_p4;
        else 
            ap_phi_mux_fc_en_25_phi_fu_6293_p4 <= fc_en_25_reg_6289;
        end if; 
    end process;


    ap_phi_mux_fc_en_26_phi_fu_6569_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_fc_en_25_phi_fu_6293_p4, fc_en_26_reg_6565)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_fc_en_26_phi_fu_6569_p4 <= ap_phi_mux_fc_en_25_phi_fu_6293_p4;
        else 
            ap_phi_mux_fc_en_26_phi_fu_6569_p4 <= fc_en_26_reg_6565;
        end if; 
    end process;


    ap_phi_mux_fc_en_27_phi_fu_6842_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_fc_en_26_phi_fu_6569_p4, fc_en_27_reg_6838)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_fc_en_27_phi_fu_6842_p4 <= ap_phi_mux_fc_en_26_phi_fu_6569_p4;
        else 
            ap_phi_mux_fc_en_27_phi_fu_6842_p4 <= fc_en_27_reg_6838;
        end if; 
    end process;


    ap_phi_mux_fc_en_2_phi_fu_590_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_fc_en_1_phi_fu_480_p4, ap_condition_232)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_232)) then 
                ap_phi_mux_fc_en_2_phi_fu_590_p4 <= ap_phi_mux_fc_en_1_phi_fu_480_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_19)) then 
                ap_phi_mux_fc_en_2_phi_fu_590_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_fc_en_2_phi_fu_590_p4 <= "X";
            end if;
        else 
            ap_phi_mux_fc_en_2_phi_fu_590_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_fc_en_3_phi_fu_742_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_fc_en_2_phi_fu_590_p4, ap_condition_228)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_228)) then 
                ap_phi_mux_fc_en_3_phi_fu_742_p4 <= ap_phi_mux_fc_en_2_phi_fu_590_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_18)) then 
                ap_phi_mux_fc_en_3_phi_fu_742_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_fc_en_3_phi_fu_742_p4 <= "X";
            end if;
        else 
            ap_phi_mux_fc_en_3_phi_fu_742_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_fc_en_4_phi_fu_928_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_fc_en_3_phi_fu_742_p4, ap_condition_224)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_224)) then 
                ap_phi_mux_fc_en_4_phi_fu_928_p4 <= ap_phi_mux_fc_en_3_phi_fu_742_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_17)) then 
                ap_phi_mux_fc_en_4_phi_fu_928_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_fc_en_4_phi_fu_928_p4 <= "X";
            end if;
        else 
            ap_phi_mux_fc_en_4_phi_fu_928_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_fc_en_5_phi_fu_1145_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_fc_en_4_phi_fu_928_p4, ap_condition_220)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_220)) then 
                ap_phi_mux_fc_en_5_phi_fu_1145_p4 <= ap_phi_mux_fc_en_4_phi_fu_928_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_16)) then 
                ap_phi_mux_fc_en_5_phi_fu_1145_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_fc_en_5_phi_fu_1145_p4 <= "X";
            end if;
        else 
            ap_phi_mux_fc_en_5_phi_fu_1145_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_fc_en_6_phi_fu_1376_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_fc_en_5_phi_fu_1145_p4, ap_condition_216)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_216)) then 
                ap_phi_mux_fc_en_6_phi_fu_1376_p4 <= ap_phi_mux_fc_en_5_phi_fu_1145_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_15)) then 
                ap_phi_mux_fc_en_6_phi_fu_1376_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_fc_en_6_phi_fu_1376_p4 <= "X";
            end if;
        else 
            ap_phi_mux_fc_en_6_phi_fu_1376_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_fc_en_7_phi_fu_1607_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_fc_en_6_phi_fu_1376_p4, ap_condition_212)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_212)) then 
                ap_phi_mux_fc_en_7_phi_fu_1607_p4 <= ap_phi_mux_fc_en_6_phi_fu_1376_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_14)) then 
                ap_phi_mux_fc_en_7_phi_fu_1607_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_fc_en_7_phi_fu_1607_p4 <= "X";
            end if;
        else 
            ap_phi_mux_fc_en_7_phi_fu_1607_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_fc_en_8_phi_fu_1848_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_fc_en_7_phi_fu_1607_p4, ap_condition_208)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_208)) then 
                ap_phi_mux_fc_en_8_phi_fu_1848_p4 <= ap_phi_mux_fc_en_7_phi_fu_1607_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_13)) then 
                ap_phi_mux_fc_en_8_phi_fu_1848_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_fc_en_8_phi_fu_1848_p4 <= "X";
            end if;
        else 
            ap_phi_mux_fc_en_8_phi_fu_1848_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_fc_en_9_phi_fu_2087_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_fc_en_8_phi_fu_1848_p4, ap_condition_204)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_204)) then 
                ap_phi_mux_fc_en_9_phi_fu_2087_p4 <= ap_phi_mux_fc_en_8_phi_fu_1848_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_12)) then 
                ap_phi_mux_fc_en_9_phi_fu_2087_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_fc_en_9_phi_fu_2087_p4 <= "X";
            end if;
        else 
            ap_phi_mux_fc_en_9_phi_fu_2087_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_in_size_10_phi_fu_2470_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_in_size_9_phi_fu_2208_p4, ap_condition_200)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_200)) then 
                ap_phi_mux_in_size_10_phi_fu_2470_p4 <= ap_phi_mux_in_size_9_phi_fu_2208_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_11)) then 
                ap_phi_mux_in_size_10_phi_fu_2470_p4 <= ap_const_lv10_310;
            else 
                ap_phi_mux_in_size_10_phi_fu_2470_p4 <= "XXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_in_size_10_phi_fu_2470_p4 <= "XXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_in_size_12_phi_fu_2999_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, in_size_11_reg_2731, ap_CS_fsm_state2, in_size_12_reg_2995)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_in_size_12_phi_fu_2999_p4 <= in_size_11_reg_2731;
        else 
            ap_phi_mux_in_size_12_phi_fu_2999_p4 <= in_size_12_reg_2995;
        end if; 
    end process;


    ap_phi_mux_in_size_13_phi_fu_3263_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, in_size_13_reg_3259, in_size_12_cast_fu_7057_p1)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_in_size_13_phi_fu_3263_p4 <= in_size_12_cast_fu_7057_p1;
        else 
            ap_phi_mux_in_size_13_phi_fu_3263_p4 <= in_size_13_reg_3259;
        end if; 
    end process;


    ap_phi_mux_in_size_14_phi_fu_3525_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_in_size_13_phi_fu_3263_p4, in_size_14_reg_3521)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_in_size_14_phi_fu_3525_p4 <= ap_phi_mux_in_size_13_phi_fu_3263_p4;
        else 
            ap_phi_mux_in_size_14_phi_fu_3525_p4 <= in_size_14_reg_3521;
        end if; 
    end process;


    ap_phi_mux_in_size_15_phi_fu_3788_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_in_size_14_phi_fu_3525_p4, in_size_15_reg_3784)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_in_size_15_phi_fu_3788_p4 <= ap_phi_mux_in_size_14_phi_fu_3525_p4;
        else 
            ap_phi_mux_in_size_15_phi_fu_3788_p4 <= in_size_15_reg_3784;
        end if; 
    end process;


    ap_phi_mux_in_size_16_phi_fu_4052_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_in_size_15_phi_fu_3788_p4, in_size_16_reg_4048)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_in_size_16_phi_fu_4052_p4 <= ap_phi_mux_in_size_15_phi_fu_3788_p4;
        else 
            ap_phi_mux_in_size_16_phi_fu_4052_p4 <= in_size_16_reg_4048;
        end if; 
    end process;


    ap_phi_mux_in_size_17_phi_fu_4316_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_in_size_16_phi_fu_4052_p4, in_size_17_reg_4312)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_in_size_17_phi_fu_4316_p4 <= ap_phi_mux_in_size_16_phi_fu_4052_p4;
        else 
            ap_phi_mux_in_size_17_phi_fu_4316_p4 <= in_size_17_reg_4312;
        end if; 
    end process;


    ap_phi_mux_in_size_18_phi_fu_4580_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_in_size_17_phi_fu_4316_p4, in_size_18_reg_4576)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_in_size_18_phi_fu_4580_p4 <= ap_phi_mux_in_size_17_phi_fu_4316_p4;
        else 
            ap_phi_mux_in_size_18_phi_fu_4580_p4 <= in_size_18_reg_4576;
        end if; 
    end process;


    ap_phi_mux_in_size_19_phi_fu_4844_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, in_size_19_reg_4840, in_size_18_cast_fu_7072_p1)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_in_size_19_phi_fu_4844_p4 <= in_size_18_cast_fu_7072_p1;
        else 
            ap_phi_mux_in_size_19_phi_fu_4844_p4 <= in_size_19_reg_4840;
        end if; 
    end process;


    ap_phi_mux_in_size_1_phi_fu_546_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_condition_236)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_236)) then 
                ap_phi_mux_in_size_1_phi_fu_546_p4 <= ap_const_lv8_8;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1A)) then 
                ap_phi_mux_in_size_1_phi_fu_546_p4 <= ap_const_lv8_88;
            else 
                ap_phi_mux_in_size_1_phi_fu_546_p4 <= "XXXXXXXX";
            end if;
        else 
            ap_phi_mux_in_size_1_phi_fu_546_p4 <= "XXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_in_size_20_phi_fu_5106_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_in_size_19_phi_fu_4844_p4, in_size_20_reg_5102)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_in_size_20_phi_fu_5106_p4 <= ap_phi_mux_in_size_19_phi_fu_4844_p4;
        else 
            ap_phi_mux_in_size_20_phi_fu_5106_p4 <= in_size_20_reg_5102;
        end if; 
    end process;


    ap_phi_mux_in_size_21_phi_fu_5369_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_in_size_20_phi_fu_5106_p4, in_size_21_reg_5365)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_in_size_21_phi_fu_5369_p4 <= ap_phi_mux_in_size_20_phi_fu_5106_p4;
        else 
            ap_phi_mux_in_size_21_phi_fu_5369_p4 <= in_size_21_reg_5365;
        end if; 
    end process;


    ap_phi_mux_in_size_22_phi_fu_5633_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_in_size_21_phi_fu_5369_p4, in_size_22_reg_5629)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_in_size_22_phi_fu_5633_p4 <= ap_phi_mux_in_size_21_phi_fu_5369_p4;
        else 
            ap_phi_mux_in_size_22_phi_fu_5633_p4 <= in_size_22_reg_5629;
        end if; 
    end process;


    ap_phi_mux_in_size_23_phi_fu_5897_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_in_size_22_phi_fu_5633_p4, in_size_23_reg_5893)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_in_size_23_phi_fu_5897_p4 <= ap_phi_mux_in_size_22_phi_fu_5633_p4;
        else 
            ap_phi_mux_in_size_23_phi_fu_5897_p4 <= in_size_23_reg_5893;
        end if; 
    end process;


    ap_phi_mux_in_size_24_phi_fu_6161_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_in_size_23_phi_fu_5897_p4, in_size_24_reg_6157)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_in_size_24_phi_fu_6161_p4 <= ap_phi_mux_in_size_23_phi_fu_5897_p4;
        else 
            ap_phi_mux_in_size_24_phi_fu_6161_p4 <= in_size_24_reg_6157;
        end if; 
    end process;


    ap_phi_mux_in_size_25_phi_fu_6425_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_in_size_24_phi_fu_6161_p4, in_size_25_reg_6421)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_in_size_25_phi_fu_6425_p4 <= ap_phi_mux_in_size_24_phi_fu_6161_p4;
        else 
            ap_phi_mux_in_size_25_phi_fu_6425_p4 <= in_size_25_reg_6421;
        end if; 
    end process;


    ap_phi_mux_in_size_26_phi_fu_6701_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, in_size_26_reg_6697, in_size_25_cast11_fu_7087_p1)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_in_size_26_phi_fu_6701_p4 <= in_size_25_cast11_fu_7087_p1;
        else 
            ap_phi_mux_in_size_26_phi_fu_6701_p4 <= in_size_26_reg_6697;
        end if; 
    end process;


    ap_phi_mux_in_size_27_phi_fu_6973_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, in_size_27_reg_6969, in_size_26_cast_cast_cast_cast_fu_7101_p1)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_in_size_27_phi_fu_6973_p4 <= in_size_26_cast_cast_cast_cast_fu_7101_p1;
        else 
            ap_phi_mux_in_size_27_phi_fu_6973_p4 <= in_size_27_reg_6969;
        end if; 
    end process;


    ap_phi_mux_in_size_2_phi_fu_666_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_in_size_1_phi_fu_546_p4, ap_condition_232)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_232)) then 
                ap_phi_mux_in_size_2_phi_fu_666_p4 <= ap_phi_mux_in_size_1_phi_fu_546_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_19)) then 
                ap_phi_mux_in_size_2_phi_fu_666_p4 <= ap_const_lv8_88;
            else 
                ap_phi_mux_in_size_2_phi_fu_666_p4 <= "XXXXXXXX";
            end if;
        else 
            ap_phi_mux_in_size_2_phi_fu_666_p4 <= "XXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_in_size_3_phi_fu_840_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_in_size_2_phi_fu_666_p4, ap_condition_228)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_228)) then 
                ap_phi_mux_in_size_3_phi_fu_840_p4 <= ap_phi_mux_in_size_2_phi_fu_666_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_18)) then 
                ap_phi_mux_in_size_3_phi_fu_840_p4 <= ap_const_lv8_88;
            else 
                ap_phi_mux_in_size_3_phi_fu_840_p4 <= "XXXXXXXX";
            end if;
        else 
            ap_phi_mux_in_size_3_phi_fu_840_p4 <= "XXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_in_size_4_phi_fu_1026_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_in_size_3_phi_fu_840_p4, ap_condition_224)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_224)) then 
                ap_phi_mux_in_size_4_phi_fu_1026_p4 <= ap_phi_mux_in_size_3_phi_fu_840_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_17)) then 
                ap_phi_mux_in_size_4_phi_fu_1026_p4 <= ap_const_lv8_88;
            else 
                ap_phi_mux_in_size_4_phi_fu_1026_p4 <= "XXXXXXXX";
            end if;
        else 
            ap_phi_mux_in_size_4_phi_fu_1026_p4 <= "XXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_in_size_5_phi_fu_1255_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_in_size_4_phi_fu_1026_p4, ap_condition_220)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_220)) then 
                ap_phi_mux_in_size_5_phi_fu_1255_p4 <= ap_phi_mux_in_size_4_phi_fu_1026_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_16)) then 
                ap_phi_mux_in_size_5_phi_fu_1255_p4 <= ap_const_lv8_88;
            else 
                ap_phi_mux_in_size_5_phi_fu_1255_p4 <= "XXXXXXXX";
            end if;
        else 
            ap_phi_mux_in_size_5_phi_fu_1255_p4 <= "XXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_in_size_6_phi_fu_1486_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_in_size_5_phi_fu_1255_p4, ap_condition_216)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_216)) then 
                ap_phi_mux_in_size_6_phi_fu_1486_p4 <= ap_phi_mux_in_size_5_phi_fu_1255_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_15)) then 
                ap_phi_mux_in_size_6_phi_fu_1486_p4 <= ap_const_lv8_88;
            else 
                ap_phi_mux_in_size_6_phi_fu_1486_p4 <= "XXXXXXXX";
            end if;
        else 
            ap_phi_mux_in_size_6_phi_fu_1486_p4 <= "XXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_in_size_7_phi_fu_1728_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, in_size_6_cast_cast_cast_cast_fu_7029_p1, ap_condition_212)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_212)) then 
                ap_phi_mux_in_size_7_phi_fu_1728_p4 <= in_size_6_cast_cast_cast_cast_fu_7029_p1;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_14)) then 
                ap_phi_mux_in_size_7_phi_fu_1728_p4 <= ap_const_lv10_310;
            else 
                ap_phi_mux_in_size_7_phi_fu_1728_p4 <= "XXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_in_size_7_phi_fu_1728_p4 <= "XXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_in_size_8_phi_fu_1967_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_in_size_7_phi_fu_1728_p4, ap_condition_208)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_208)) then 
                ap_phi_mux_in_size_8_phi_fu_1967_p4 <= ap_phi_mux_in_size_7_phi_fu_1728_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_13)) then 
                ap_phi_mux_in_size_8_phi_fu_1967_p4 <= ap_const_lv10_310;
            else 
                ap_phi_mux_in_size_8_phi_fu_1967_p4 <= "XXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_in_size_8_phi_fu_1967_p4 <= "XXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_in_size_9_phi_fu_2208_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_in_size_8_phi_fu_1967_p4, ap_condition_204)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_204)) then 
                ap_phi_mux_in_size_9_phi_fu_2208_p4 <= ap_phi_mux_in_size_8_phi_fu_1967_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_12)) then 
                ap_phi_mux_in_size_9_phi_fu_2208_p4 <= ap_const_lv10_310;
            else 
                ap_phi_mux_in_size_9_phi_fu_2208_p4 <= "XXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_in_size_9_phi_fu_2208_p4 <= "XXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_max_pool_en_26_phi_fu_6545_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, max_pool_en_26_reg_6541)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_max_pool_en_26_phi_fu_6545_p4 <= ap_const_lv1_0;
        else 
            ap_phi_mux_max_pool_en_26_phi_fu_6545_p4 <= max_pool_en_26_reg_6541;
        end if; 
    end process;


    ap_phi_mux_max_pool_en_27_phi_fu_6818_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_max_pool_en_26_phi_fu_6545_p4, max_pool_en_27_reg_6814)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_max_pool_en_27_phi_fu_6818_p4 <= ap_phi_mux_max_pool_en_26_phi_fu_6545_p4;
        else 
            ap_phi_mux_max_pool_en_27_phi_fu_6818_p4 <= max_pool_en_27_reg_6814;
        end if; 
    end process;


    ap_phi_mux_nif_10_phi_fu_2458_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_nif_9_phi_fu_2197_p4, ap_condition_200)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_200)) then 
                ap_phi_mux_nif_10_phi_fu_2458_p4 <= ap_phi_mux_nif_9_phi_fu_2197_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_11)) then 
                ap_phi_mux_nif_10_phi_fu_2458_p4 <= ap_const_lv4_4;
            else 
                ap_phi_mux_nif_10_phi_fu_2458_p4 <= "XXXX";
            end if;
        else 
            ap_phi_mux_nif_10_phi_fu_2458_p4 <= "XXXX";
        end if; 
    end process;


    ap_phi_mux_nif_12_phi_fu_2987_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, nif_11_reg_2719, ap_CS_fsm_state2, nif_12_reg_2983)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nif_12_phi_fu_2987_p4 <= nif_11_reg_2719;
        else 
            ap_phi_mux_nif_12_phi_fu_2987_p4 <= nif_12_reg_2983;
        end if; 
    end process;


    ap_phi_mux_nif_13_phi_fu_3251_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nif_12_phi_fu_2987_p4, nif_13_reg_3247)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nif_13_phi_fu_3251_p4 <= ap_phi_mux_nif_12_phi_fu_2987_p4;
        else 
            ap_phi_mux_nif_13_phi_fu_3251_p4 <= nif_13_reg_3247;
        end if; 
    end process;


    ap_phi_mux_nif_14_phi_fu_3513_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nif_13_phi_fu_3251_p4, nif_14_reg_3509)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nif_14_phi_fu_3513_p4 <= ap_phi_mux_nif_13_phi_fu_3251_p4;
        else 
            ap_phi_mux_nif_14_phi_fu_3513_p4 <= nif_14_reg_3509;
        end if; 
    end process;


    ap_phi_mux_nif_15_phi_fu_3776_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nif_14_phi_fu_3513_p4, nif_15_reg_3772)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nif_15_phi_fu_3776_p4 <= ap_phi_mux_nif_14_phi_fu_3513_p4;
        else 
            ap_phi_mux_nif_15_phi_fu_3776_p4 <= nif_15_reg_3772;
        end if; 
    end process;


    ap_phi_mux_nif_16_phi_fu_4040_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nif_15_phi_fu_3776_p4, nif_16_reg_4036)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nif_16_phi_fu_4040_p4 <= ap_phi_mux_nif_15_phi_fu_3776_p4;
        else 
            ap_phi_mux_nif_16_phi_fu_4040_p4 <= nif_16_reg_4036;
        end if; 
    end process;


    ap_phi_mux_nif_17_phi_fu_4304_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nif_16_phi_fu_4040_p4, nif_17_reg_4300)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nif_17_phi_fu_4304_p4 <= ap_phi_mux_nif_16_phi_fu_4040_p4;
        else 
            ap_phi_mux_nif_17_phi_fu_4304_p4 <= nif_17_reg_4300;
        end if; 
    end process;


    ap_phi_mux_nif_18_phi_fu_4568_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nif_17_phi_fu_4304_p4, nif_18_reg_4564)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nif_18_phi_fu_4568_p4 <= ap_phi_mux_nif_17_phi_fu_4304_p4;
        else 
            ap_phi_mux_nif_18_phi_fu_4568_p4 <= nif_18_reg_4564;
        end if; 
    end process;


    ap_phi_mux_nif_19_phi_fu_4832_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nif_18_phi_fu_4568_p4, nif_19_reg_4828)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nif_19_phi_fu_4832_p4 <= ap_phi_mux_nif_18_phi_fu_4568_p4;
        else 
            ap_phi_mux_nif_19_phi_fu_4832_p4 <= nif_19_reg_4828;
        end if; 
    end process;


    ap_phi_mux_nif_20_phi_fu_5094_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nif_19_phi_fu_4832_p4, nif_20_reg_5090)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nif_20_phi_fu_5094_p4 <= ap_phi_mux_nif_19_phi_fu_4832_p4;
        else 
            ap_phi_mux_nif_20_phi_fu_5094_p4 <= nif_20_reg_5090;
        end if; 
    end process;


    ap_phi_mux_nif_21_phi_fu_5357_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nif_20_phi_fu_5094_p4, nif_21_reg_5353)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nif_21_phi_fu_5357_p4 <= ap_phi_mux_nif_20_phi_fu_5094_p4;
        else 
            ap_phi_mux_nif_21_phi_fu_5357_p4 <= nif_21_reg_5353;
        end if; 
    end process;


    ap_phi_mux_nif_22_phi_fu_5621_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nif_21_phi_fu_5357_p4, nif_22_reg_5617)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nif_22_phi_fu_5621_p4 <= ap_phi_mux_nif_21_phi_fu_5357_p4;
        else 
            ap_phi_mux_nif_22_phi_fu_5621_p4 <= nif_22_reg_5617;
        end if; 
    end process;


    ap_phi_mux_nif_23_phi_fu_5885_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nif_22_phi_fu_5621_p4, nif_23_reg_5881)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nif_23_phi_fu_5885_p4 <= ap_phi_mux_nif_22_phi_fu_5621_p4;
        else 
            ap_phi_mux_nif_23_phi_fu_5885_p4 <= nif_23_reg_5881;
        end if; 
    end process;


    ap_phi_mux_nif_24_phi_fu_6149_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nif_23_phi_fu_5885_p4, nif_24_reg_6145)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nif_24_phi_fu_6149_p4 <= ap_phi_mux_nif_23_phi_fu_5885_p4;
        else 
            ap_phi_mux_nif_24_phi_fu_6149_p4 <= nif_24_reg_6145;
        end if; 
    end process;


    ap_phi_mux_nif_25_phi_fu_6413_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nif_24_phi_fu_6149_p4, nif_25_reg_6409)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nif_25_phi_fu_6413_p4 <= ap_phi_mux_nif_24_phi_fu_6149_p4;
        else 
            ap_phi_mux_nif_25_phi_fu_6413_p4 <= nif_25_reg_6409;
        end if; 
    end process;


    ap_phi_mux_nif_26_phi_fu_6689_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nif_25_phi_fu_6413_p4, nif_26_reg_6685)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nif_26_phi_fu_6689_p4 <= ap_phi_mux_nif_25_phi_fu_6413_p4;
        else 
            ap_phi_mux_nif_26_phi_fu_6689_p4 <= nif_26_reg_6685;
        end if; 
    end process;


    ap_phi_mux_nif_27_phi_fu_6961_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nif_26_phi_fu_6689_p4, nif_27_reg_6957)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nif_27_phi_fu_6961_p4 <= ap_phi_mux_nif_26_phi_fu_6689_p4;
        else 
            ap_phi_mux_nif_27_phi_fu_6961_p4 <= nif_27_reg_6957;
        end if; 
    end process;


    ap_phi_mux_nif_7_phi_fu_1717_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_condition_212)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_212)) then 
                ap_phi_mux_nif_7_phi_fu_1717_p4 <= ap_const_lv4_8;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_14)) then 
                ap_phi_mux_nif_7_phi_fu_1717_p4 <= ap_const_lv4_4;
            else 
                ap_phi_mux_nif_7_phi_fu_1717_p4 <= "XXXX";
            end if;
        else 
            ap_phi_mux_nif_7_phi_fu_1717_p4 <= "XXXX";
        end if; 
    end process;


    ap_phi_mux_nif_8_phi_fu_1956_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_nif_7_phi_fu_1717_p4, ap_condition_208)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_208)) then 
                ap_phi_mux_nif_8_phi_fu_1956_p4 <= ap_phi_mux_nif_7_phi_fu_1717_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_13)) then 
                ap_phi_mux_nif_8_phi_fu_1956_p4 <= ap_const_lv4_4;
            else 
                ap_phi_mux_nif_8_phi_fu_1956_p4 <= "XXXX";
            end if;
        else 
            ap_phi_mux_nif_8_phi_fu_1956_p4 <= "XXXX";
        end if; 
    end process;


    ap_phi_mux_nif_9_phi_fu_2197_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_nif_8_phi_fu_1956_p4, ap_condition_204)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_204)) then 
                ap_phi_mux_nif_9_phi_fu_2197_p4 <= ap_phi_mux_nif_8_phi_fu_1956_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_12)) then 
                ap_phi_mux_nif_9_phi_fu_2197_p4 <= ap_const_lv4_4;
            else 
                ap_phi_mux_nif_9_phi_fu_2197_p4 <= "XXXX";
            end if;
        else 
            ap_phi_mux_nif_9_phi_fu_2197_p4 <= "XXXX";
        end if; 
    end process;


    ap_phi_mux_nky_10_phi_fu_2314_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_nky_9_phi_fu_2065_p4, ap_condition_200)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_200)) then 
                ap_phi_mux_nky_10_phi_fu_2314_p4 <= ap_phi_mux_nky_9_phi_fu_2065_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_11)) then 
                ap_phi_mux_nky_10_phi_fu_2314_p4 <= ap_const_lv2_3;
            else 
                ap_phi_mux_nky_10_phi_fu_2314_p4 <= "XX";
            end if;
        else 
            ap_phi_mux_nky_10_phi_fu_2314_p4 <= "XX";
        end if; 
    end process;


    ap_phi_mux_nky_12_phi_fu_2843_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, nky_11_reg_2575, ap_CS_fsm_state2, nky_12_reg_2839)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nky_12_phi_fu_2843_p4 <= nky_11_reg_2575;
        else 
            ap_phi_mux_nky_12_phi_fu_2843_p4 <= nky_12_reg_2839;
        end if; 
    end process;


    ap_phi_mux_nky_13_phi_fu_3107_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nky_12_phi_fu_2843_p4, nky_13_reg_3103)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nky_13_phi_fu_3107_p4 <= ap_phi_mux_nky_12_phi_fu_2843_p4;
        else 
            ap_phi_mux_nky_13_phi_fu_3107_p4 <= nky_13_reg_3103;
        end if; 
    end process;


    ap_phi_mux_nky_14_phi_fu_3370_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nky_13_phi_fu_3107_p4, nky_14_reg_3366)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nky_14_phi_fu_3370_p4 <= ap_phi_mux_nky_13_phi_fu_3107_p4;
        else 
            ap_phi_mux_nky_14_phi_fu_3370_p4 <= nky_14_reg_3366;
        end if; 
    end process;


    ap_phi_mux_nky_15_phi_fu_3632_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nky_14_phi_fu_3370_p4, nky_15_reg_3628)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nky_15_phi_fu_3632_p4 <= ap_phi_mux_nky_14_phi_fu_3370_p4;
        else 
            ap_phi_mux_nky_15_phi_fu_3632_p4 <= nky_15_reg_3628;
        end if; 
    end process;


    ap_phi_mux_nky_16_phi_fu_3896_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nky_15_phi_fu_3632_p4, nky_16_reg_3892)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nky_16_phi_fu_3896_p4 <= ap_phi_mux_nky_15_phi_fu_3632_p4;
        else 
            ap_phi_mux_nky_16_phi_fu_3896_p4 <= nky_16_reg_3892;
        end if; 
    end process;


    ap_phi_mux_nky_17_phi_fu_4160_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nky_16_phi_fu_3896_p4, nky_17_reg_4156)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nky_17_phi_fu_4160_p4 <= ap_phi_mux_nky_16_phi_fu_3896_p4;
        else 
            ap_phi_mux_nky_17_phi_fu_4160_p4 <= nky_17_reg_4156;
        end if; 
    end process;


    ap_phi_mux_nky_18_phi_fu_4424_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nky_17_phi_fu_4160_p4, nky_18_reg_4420)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nky_18_phi_fu_4424_p4 <= ap_phi_mux_nky_17_phi_fu_4160_p4;
        else 
            ap_phi_mux_nky_18_phi_fu_4424_p4 <= nky_18_reg_4420;
        end if; 
    end process;


    ap_phi_mux_nky_19_phi_fu_4688_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nky_18_phi_fu_4424_p4, nky_19_reg_4684)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nky_19_phi_fu_4688_p4 <= ap_phi_mux_nky_18_phi_fu_4424_p4;
        else 
            ap_phi_mux_nky_19_phi_fu_4688_p4 <= nky_19_reg_4684;
        end if; 
    end process;


    ap_phi_mux_nky_20_phi_fu_4951_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nky_19_phi_fu_4688_p4, nky_20_reg_4947)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nky_20_phi_fu_4951_p4 <= ap_phi_mux_nky_19_phi_fu_4688_p4;
        else 
            ap_phi_mux_nky_20_phi_fu_4951_p4 <= nky_20_reg_4947;
        end if; 
    end process;


    ap_phi_mux_nky_21_phi_fu_5213_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nky_20_phi_fu_4951_p4, nky_21_reg_5209)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nky_21_phi_fu_5213_p4 <= ap_phi_mux_nky_20_phi_fu_4951_p4;
        else 
            ap_phi_mux_nky_21_phi_fu_5213_p4 <= nky_21_reg_5209;
        end if; 
    end process;


    ap_phi_mux_nky_22_phi_fu_5477_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nky_21_phi_fu_5213_p4, nky_22_reg_5473)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nky_22_phi_fu_5477_p4 <= ap_phi_mux_nky_21_phi_fu_5213_p4;
        else 
            ap_phi_mux_nky_22_phi_fu_5477_p4 <= nky_22_reg_5473;
        end if; 
    end process;


    ap_phi_mux_nky_23_phi_fu_5741_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nky_22_phi_fu_5477_p4, nky_23_reg_5737)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nky_23_phi_fu_5741_p4 <= ap_phi_mux_nky_22_phi_fu_5477_p4;
        else 
            ap_phi_mux_nky_23_phi_fu_5741_p4 <= nky_23_reg_5737;
        end if; 
    end process;


    ap_phi_mux_nky_24_phi_fu_6005_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nky_23_phi_fu_5741_p4, nky_24_reg_6001)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nky_24_phi_fu_6005_p4 <= ap_phi_mux_nky_23_phi_fu_5741_p4;
        else 
            ap_phi_mux_nky_24_phi_fu_6005_p4 <= nky_24_reg_6001;
        end if; 
    end process;


    ap_phi_mux_nky_25_phi_fu_6269_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nky_24_phi_fu_6005_p4, nky_25_reg_6265)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nky_25_phi_fu_6269_p4 <= ap_phi_mux_nky_24_phi_fu_6005_p4;
        else 
            ap_phi_mux_nky_25_phi_fu_6269_p4 <= nky_25_reg_6265;
        end if; 
    end process;


    ap_phi_mux_nky_26_phi_fu_6533_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nky_25_phi_fu_6269_p4, nky_26_reg_6529)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nky_26_phi_fu_6533_p4 <= ap_phi_mux_nky_25_phi_fu_6269_p4;
        else 
            ap_phi_mux_nky_26_phi_fu_6533_p4 <= nky_26_reg_6529;
        end if; 
    end process;


    ap_phi_mux_nky_27_phi_fu_6807_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, nky_27_reg_6803, nky_26_cast_fu_7111_p1)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nky_27_phi_fu_6807_p4 <= nky_26_cast_fu_7111_p1;
        else 
            ap_phi_mux_nky_27_phi_fu_6807_p4 <= nky_27_reg_6803;
        end if; 
    end process;


    ap_phi_mux_nky_5_phi_fu_1124_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, nky_4_cast_fu_7011_p3, ap_condition_220)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_220)) then 
                ap_phi_mux_nky_5_phi_fu_1124_p4 <= nky_4_cast_fu_7011_p3;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_16)) then 
                ap_phi_mux_nky_5_phi_fu_1124_p4 <= ap_const_lv2_1;
            else 
                ap_phi_mux_nky_5_phi_fu_1124_p4 <= "XX";
            end if;
        else 
            ap_phi_mux_nky_5_phi_fu_1124_p4 <= "XX";
        end if; 
    end process;


    ap_phi_mux_nky_6_phi_fu_1354_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_nky_5_phi_fu_1124_p4, ap_condition_216)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_216)) then 
                ap_phi_mux_nky_6_phi_fu_1354_p4 <= ap_phi_mux_nky_5_phi_fu_1124_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_15)) then 
                ap_phi_mux_nky_6_phi_fu_1354_p4 <= ap_const_lv2_3;
            else 
                ap_phi_mux_nky_6_phi_fu_1354_p4 <= "XX";
            end if;
        else 
            ap_phi_mux_nky_6_phi_fu_1354_p4 <= "XX";
        end if; 
    end process;


    ap_phi_mux_nky_7_phi_fu_1585_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_nky_6_phi_fu_1354_p4, ap_condition_212)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_212)) then 
                ap_phi_mux_nky_7_phi_fu_1585_p4 <= ap_phi_mux_nky_6_phi_fu_1354_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_14)) then 
                ap_phi_mux_nky_7_phi_fu_1585_p4 <= ap_const_lv2_3;
            else 
                ap_phi_mux_nky_7_phi_fu_1585_p4 <= "XX";
            end if;
        else 
            ap_phi_mux_nky_7_phi_fu_1585_p4 <= "XX";
        end if; 
    end process;


    ap_phi_mux_nky_8_phi_fu_1826_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_nky_7_phi_fu_1585_p4, ap_condition_208)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_208)) then 
                ap_phi_mux_nky_8_phi_fu_1826_p4 <= ap_phi_mux_nky_7_phi_fu_1585_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_13)) then 
                ap_phi_mux_nky_8_phi_fu_1826_p4 <= ap_const_lv2_0;
            else 
                ap_phi_mux_nky_8_phi_fu_1826_p4 <= "XX";
            end if;
        else 
            ap_phi_mux_nky_8_phi_fu_1826_p4 <= "XX";
        end if; 
    end process;


    ap_phi_mux_nky_9_phi_fu_2065_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_nky_8_phi_fu_1826_p4, ap_condition_204)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_204)) then 
                ap_phi_mux_nky_9_phi_fu_2065_p4 <= ap_phi_mux_nky_8_phi_fu_1826_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_12)) then 
                ap_phi_mux_nky_9_phi_fu_2065_p4 <= ap_const_lv2_3;
            else 
                ap_phi_mux_nky_9_phi_fu_2065_p4 <= "XX";
            end if;
        else 
            ap_phi_mux_nky_9_phi_fu_2065_p4 <= "XX";
        end if; 
    end process;


    ap_phi_mux_nof_10_phi_fu_2422_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_nof_9_phi_fu_2164_p4, ap_condition_200)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_200)) then 
                ap_phi_mux_nof_10_phi_fu_2422_p4 <= ap_phi_mux_nof_9_phi_fu_2164_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_11)) then 
                ap_phi_mux_nof_10_phi_fu_2422_p4 <= ap_const_lv4_4;
            else 
                ap_phi_mux_nof_10_phi_fu_2422_p4 <= "XXXX";
            end if;
        else 
            ap_phi_mux_nof_10_phi_fu_2422_p4 <= "XXXX";
        end if; 
    end process;


    ap_phi_mux_nof_12_phi_fu_2951_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, nof_11_reg_2683, ap_CS_fsm_state2, nof_12_reg_2947)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nof_12_phi_fu_2951_p4 <= nof_11_reg_2683;
        else 
            ap_phi_mux_nof_12_phi_fu_2951_p4 <= nof_12_reg_2947;
        end if; 
    end process;


    ap_phi_mux_nof_13_phi_fu_3215_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nof_12_phi_fu_2951_p4, nof_13_reg_3211)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nof_13_phi_fu_3215_p4 <= ap_phi_mux_nof_12_phi_fu_2951_p4;
        else 
            ap_phi_mux_nof_13_phi_fu_3215_p4 <= nof_13_reg_3211;
        end if; 
    end process;


    ap_phi_mux_nof_14_phi_fu_3477_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nof_13_phi_fu_3215_p4, nof_14_reg_3473)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nof_14_phi_fu_3477_p4 <= ap_phi_mux_nof_13_phi_fu_3215_p4;
        else 
            ap_phi_mux_nof_14_phi_fu_3477_p4 <= nof_14_reg_3473;
        end if; 
    end process;


    ap_phi_mux_nof_15_phi_fu_3740_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nof_14_phi_fu_3477_p4, nof_15_reg_3736)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nof_15_phi_fu_3740_p4 <= ap_phi_mux_nof_14_phi_fu_3477_p4;
        else 
            ap_phi_mux_nof_15_phi_fu_3740_p4 <= nof_15_reg_3736;
        end if; 
    end process;


    ap_phi_mux_nof_16_phi_fu_4004_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nof_15_phi_fu_3740_p4, nof_16_reg_4000)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nof_16_phi_fu_4004_p4 <= ap_phi_mux_nof_15_phi_fu_3740_p4;
        else 
            ap_phi_mux_nof_16_phi_fu_4004_p4 <= nof_16_reg_4000;
        end if; 
    end process;


    ap_phi_mux_nof_17_phi_fu_4268_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nof_16_phi_fu_4004_p4, nof_17_reg_4264)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nof_17_phi_fu_4268_p4 <= ap_phi_mux_nof_16_phi_fu_4004_p4;
        else 
            ap_phi_mux_nof_17_phi_fu_4268_p4 <= nof_17_reg_4264;
        end if; 
    end process;


    ap_phi_mux_nof_18_phi_fu_4532_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nof_17_phi_fu_4268_p4, nof_18_reg_4528)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nof_18_phi_fu_4532_p4 <= ap_phi_mux_nof_17_phi_fu_4268_p4;
        else 
            ap_phi_mux_nof_18_phi_fu_4532_p4 <= nof_18_reg_4528;
        end if; 
    end process;


    ap_phi_mux_nof_19_phi_fu_4796_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nof_18_phi_fu_4532_p4, nof_19_reg_4792)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nof_19_phi_fu_4796_p4 <= ap_phi_mux_nof_18_phi_fu_4532_p4;
        else 
            ap_phi_mux_nof_19_phi_fu_4796_p4 <= nof_19_reg_4792;
        end if; 
    end process;


    ap_phi_mux_nof_1_phi_fu_513_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_condition_236)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_236)) then 
                ap_phi_mux_nof_1_phi_fu_513_p4 <= ap_const_lv4_A;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1A)) then 
                ap_phi_mux_nof_1_phi_fu_513_p4 <= ap_const_lv4_8;
            else 
                ap_phi_mux_nof_1_phi_fu_513_p4 <= "XXXX";
            end if;
        else 
            ap_phi_mux_nof_1_phi_fu_513_p4 <= "XXXX";
        end if; 
    end process;


    ap_phi_mux_nof_20_phi_fu_5058_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nof_19_phi_fu_4796_p4, nof_20_reg_5054)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nof_20_phi_fu_5058_p4 <= ap_phi_mux_nof_19_phi_fu_4796_p4;
        else 
            ap_phi_mux_nof_20_phi_fu_5058_p4 <= nof_20_reg_5054;
        end if; 
    end process;


    ap_phi_mux_nof_21_phi_fu_5321_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nof_20_phi_fu_5058_p4, nof_21_reg_5317)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nof_21_phi_fu_5321_p4 <= ap_phi_mux_nof_20_phi_fu_5058_p4;
        else 
            ap_phi_mux_nof_21_phi_fu_5321_p4 <= nof_21_reg_5317;
        end if; 
    end process;


    ap_phi_mux_nof_22_phi_fu_5585_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nof_21_phi_fu_5321_p4, nof_22_reg_5581)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nof_22_phi_fu_5585_p4 <= ap_phi_mux_nof_21_phi_fu_5321_p4;
        else 
            ap_phi_mux_nof_22_phi_fu_5585_p4 <= nof_22_reg_5581;
        end if; 
    end process;


    ap_phi_mux_nof_23_phi_fu_5849_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nof_22_phi_fu_5585_p4, nof_23_reg_5845)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nof_23_phi_fu_5849_p4 <= ap_phi_mux_nof_22_phi_fu_5585_p4;
        else 
            ap_phi_mux_nof_23_phi_fu_5849_p4 <= nof_23_reg_5845;
        end if; 
    end process;


    ap_phi_mux_nof_24_phi_fu_6113_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nof_23_phi_fu_5849_p4, nof_24_reg_6109)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nof_24_phi_fu_6113_p4 <= ap_phi_mux_nof_23_phi_fu_5849_p4;
        else 
            ap_phi_mux_nof_24_phi_fu_6113_p4 <= nof_24_reg_6109;
        end if; 
    end process;


    ap_phi_mux_nof_25_phi_fu_6377_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nof_24_phi_fu_6113_p4, nof_25_reg_6373)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nof_25_phi_fu_6377_p4 <= ap_phi_mux_nof_24_phi_fu_6113_p4;
        else 
            ap_phi_mux_nof_25_phi_fu_6377_p4 <= nof_25_reg_6373;
        end if; 
    end process;


    ap_phi_mux_nof_26_phi_fu_6653_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nof_25_phi_fu_6377_p4, nof_26_reg_6649)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nof_26_phi_fu_6653_p4 <= ap_phi_mux_nof_25_phi_fu_6377_p4;
        else 
            ap_phi_mux_nof_26_phi_fu_6653_p4 <= nof_26_reg_6649;
        end if; 
    end process;


    ap_phi_mux_nof_27_phi_fu_6925_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nof_26_phi_fu_6653_p4, nof_27_reg_6921)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nof_27_phi_fu_6925_p4 <= ap_phi_mux_nof_26_phi_fu_6653_p4;
        else 
            ap_phi_mux_nof_27_phi_fu_6925_p4 <= nof_27_reg_6921;
        end if; 
    end process;


    ap_phi_mux_nof_2_phi_fu_633_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_nof_1_phi_fu_513_p4, ap_condition_232)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_232)) then 
                ap_phi_mux_nof_2_phi_fu_633_p4 <= ap_phi_mux_nof_1_phi_fu_513_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_19)) then 
                ap_phi_mux_nof_2_phi_fu_633_p4 <= ap_const_lv4_8;
            else 
                ap_phi_mux_nof_2_phi_fu_633_p4 <= "XXXX";
            end if;
        else 
            ap_phi_mux_nof_2_phi_fu_633_p4 <= "XXXX";
        end if; 
    end process;


    ap_phi_mux_nof_3_phi_fu_808_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_nof_2_phi_fu_633_p4, ap_condition_228)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_228)) then 
                ap_phi_mux_nof_3_phi_fu_808_p4 <= ap_phi_mux_nof_2_phi_fu_633_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_18)) then 
                ap_phi_mux_nof_3_phi_fu_808_p4 <= ap_const_lv4_8;
            else 
                ap_phi_mux_nof_3_phi_fu_808_p4 <= "XXXX";
            end if;
        else 
            ap_phi_mux_nof_3_phi_fu_808_p4 <= "XXXX";
        end if; 
    end process;


    ap_phi_mux_nof_4_phi_fu_994_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_nof_3_phi_fu_808_p4, ap_condition_224)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_224)) then 
                ap_phi_mux_nof_4_phi_fu_994_p4 <= ap_phi_mux_nof_3_phi_fu_808_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_17)) then 
                ap_phi_mux_nof_4_phi_fu_994_p4 <= ap_const_lv4_8;
            else 
                ap_phi_mux_nof_4_phi_fu_994_p4 <= "XXXX";
            end if;
        else 
            ap_phi_mux_nof_4_phi_fu_994_p4 <= "XXXX";
        end if; 
    end process;


    ap_phi_mux_nof_5_phi_fu_1222_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_nof_4_phi_fu_994_p4, ap_condition_220)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_220)) then 
                ap_phi_mux_nof_5_phi_fu_1222_p4 <= ap_phi_mux_nof_4_phi_fu_994_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_16)) then 
                ap_phi_mux_nof_5_phi_fu_1222_p4 <= ap_const_lv4_8;
            else 
                ap_phi_mux_nof_5_phi_fu_1222_p4 <= "XXXX";
            end if;
        else 
            ap_phi_mux_nof_5_phi_fu_1222_p4 <= "XXXX";
        end if; 
    end process;


    ap_phi_mux_nof_6_phi_fu_1453_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_nof_5_phi_fu_1222_p4, ap_condition_216)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_216)) then 
                ap_phi_mux_nof_6_phi_fu_1453_p4 <= ap_phi_mux_nof_5_phi_fu_1222_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_15)) then 
                ap_phi_mux_nof_6_phi_fu_1453_p4 <= ap_const_lv4_8;
            else 
                ap_phi_mux_nof_6_phi_fu_1453_p4 <= "XXXX";
            end if;
        else 
            ap_phi_mux_nof_6_phi_fu_1453_p4 <= "XXXX";
        end if; 
    end process;


    ap_phi_mux_nof_7_phi_fu_1684_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_nof_6_phi_fu_1453_p4, ap_condition_212)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_212)) then 
                ap_phi_mux_nof_7_phi_fu_1684_p4 <= ap_phi_mux_nof_6_phi_fu_1453_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_14)) then 
                ap_phi_mux_nof_7_phi_fu_1684_p4 <= ap_const_lv4_8;
            else 
                ap_phi_mux_nof_7_phi_fu_1684_p4 <= "XXXX";
            end if;
        else 
            ap_phi_mux_nof_7_phi_fu_1684_p4 <= "XXXX";
        end if; 
    end process;


    ap_phi_mux_nof_8_phi_fu_1923_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_nof_7_phi_fu_1684_p4, ap_condition_208)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_208)) then 
                ap_phi_mux_nof_8_phi_fu_1923_p4 <= ap_phi_mux_nof_7_phi_fu_1684_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_13)) then 
                ap_phi_mux_nof_8_phi_fu_1923_p4 <= ap_const_lv4_4;
            else 
                ap_phi_mux_nof_8_phi_fu_1923_p4 <= "XXXX";
            end if;
        else 
            ap_phi_mux_nof_8_phi_fu_1923_p4 <= "XXXX";
        end if; 
    end process;


    ap_phi_mux_nof_9_phi_fu_2164_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_nof_8_phi_fu_1923_p4, ap_condition_204)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_204)) then 
                ap_phi_mux_nof_9_phi_fu_2164_p4 <= ap_phi_mux_nof_8_phi_fu_1923_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_12)) then 
                ap_phi_mux_nof_9_phi_fu_2164_p4 <= ap_const_lv4_4;
            else 
                ap_phi_mux_nof_9_phi_fu_2164_p4 <= "XXXX";
            end if;
        else 
            ap_phi_mux_nof_9_phi_fu_2164_p4 <= "XXXX";
        end if; 
    end process;


    ap_phi_mux_nox_10_phi_fu_2362_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_nox_9_phi_fu_2109_p4, ap_condition_200)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_200)) then 
                ap_phi_mux_nox_10_phi_fu_2362_p4 <= ap_phi_mux_nox_9_phi_fu_2109_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_11)) then 
                ap_phi_mux_nox_10_phi_fu_2362_p4 <= ap_const_lv4_E;
            else 
                ap_phi_mux_nox_10_phi_fu_2362_p4 <= "XXXX";
            end if;
        else 
            ap_phi_mux_nox_10_phi_fu_2362_p4 <= "XXXX";
        end if; 
    end process;


    ap_phi_mux_nox_12_phi_fu_2891_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, nox_11_reg_2623, ap_CS_fsm_state2, nox_12_reg_2887)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nox_12_phi_fu_2891_p4 <= nox_11_reg_2623;
        else 
            ap_phi_mux_nox_12_phi_fu_2891_p4 <= nox_12_reg_2887;
        end if; 
    end process;


    ap_phi_mux_nox_13_phi_fu_3155_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nox_12_phi_fu_2891_p4, nox_13_reg_3151)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nox_13_phi_fu_3155_p4 <= ap_phi_mux_nox_12_phi_fu_2891_p4;
        else 
            ap_phi_mux_nox_13_phi_fu_3155_p4 <= nox_13_reg_3151;
        end if; 
    end process;


    ap_phi_mux_nox_14_phi_fu_3418_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, nox_14_reg_3414, nox_13_cast_fu_7067_p1)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nox_14_phi_fu_3418_p4 <= nox_13_cast_fu_7067_p1;
        else 
            ap_phi_mux_nox_14_phi_fu_3418_p4 <= nox_14_reg_3414;
        end if; 
    end process;


    ap_phi_mux_nox_15_phi_fu_3680_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nox_14_phi_fu_3418_p4, nox_15_reg_3676)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nox_15_phi_fu_3680_p4 <= ap_phi_mux_nox_14_phi_fu_3418_p4;
        else 
            ap_phi_mux_nox_15_phi_fu_3680_p4 <= nox_15_reg_3676;
        end if; 
    end process;


    ap_phi_mux_nox_16_phi_fu_3944_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nox_15_phi_fu_3680_p4, nox_16_reg_3940)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nox_16_phi_fu_3944_p4 <= ap_phi_mux_nox_15_phi_fu_3680_p4;
        else 
            ap_phi_mux_nox_16_phi_fu_3944_p4 <= nox_16_reg_3940;
        end if; 
    end process;


    ap_phi_mux_nox_17_phi_fu_4208_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nox_16_phi_fu_3944_p4, nox_17_reg_4204)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nox_17_phi_fu_4208_p4 <= ap_phi_mux_nox_16_phi_fu_3944_p4;
        else 
            ap_phi_mux_nox_17_phi_fu_4208_p4 <= nox_17_reg_4204;
        end if; 
    end process;


    ap_phi_mux_nox_18_phi_fu_4472_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nox_17_phi_fu_4208_p4, nox_18_reg_4468)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nox_18_phi_fu_4472_p4 <= ap_phi_mux_nox_17_phi_fu_4208_p4;
        else 
            ap_phi_mux_nox_18_phi_fu_4472_p4 <= nox_18_reg_4468;
        end if; 
    end process;


    ap_phi_mux_nox_19_phi_fu_4736_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nox_18_phi_fu_4472_p4, nox_19_reg_4732)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nox_19_phi_fu_4736_p4 <= ap_phi_mux_nox_18_phi_fu_4472_p4;
        else 
            ap_phi_mux_nox_19_phi_fu_4736_p4 <= nox_19_reg_4732;
        end if; 
    end process;


    ap_phi_mux_nox_20_phi_fu_4999_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, nox_20_reg_4995, nox_19_cast_fu_7082_p1)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nox_20_phi_fu_4999_p4 <= nox_19_cast_fu_7082_p1;
        else 
            ap_phi_mux_nox_20_phi_fu_4999_p4 <= nox_20_reg_4995;
        end if; 
    end process;


    ap_phi_mux_nox_21_phi_fu_5261_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nox_20_phi_fu_4999_p4, nox_21_reg_5257)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nox_21_phi_fu_5261_p4 <= ap_phi_mux_nox_20_phi_fu_4999_p4;
        else 
            ap_phi_mux_nox_21_phi_fu_5261_p4 <= nox_21_reg_5257;
        end if; 
    end process;


    ap_phi_mux_nox_22_phi_fu_5525_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nox_21_phi_fu_5261_p4, nox_22_reg_5521)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nox_22_phi_fu_5525_p4 <= ap_phi_mux_nox_21_phi_fu_5261_p4;
        else 
            ap_phi_mux_nox_22_phi_fu_5525_p4 <= nox_22_reg_5521;
        end if; 
    end process;


    ap_phi_mux_nox_23_phi_fu_5789_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nox_22_phi_fu_5525_p4, nox_23_reg_5785)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nox_23_phi_fu_5789_p4 <= ap_phi_mux_nox_22_phi_fu_5525_p4;
        else 
            ap_phi_mux_nox_23_phi_fu_5789_p4 <= nox_23_reg_5785;
        end if; 
    end process;


    ap_phi_mux_nox_24_phi_fu_6053_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nox_23_phi_fu_5789_p4, nox_24_reg_6049)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nox_24_phi_fu_6053_p4 <= ap_phi_mux_nox_23_phi_fu_5789_p4;
        else 
            ap_phi_mux_nox_24_phi_fu_6053_p4 <= nox_24_reg_6049;
        end if; 
    end process;


    ap_phi_mux_nox_25_phi_fu_6317_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nox_24_phi_fu_6053_p4, nox_25_reg_6313)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nox_25_phi_fu_6317_p4 <= ap_phi_mux_nox_24_phi_fu_6053_p4;
        else 
            ap_phi_mux_nox_25_phi_fu_6317_p4 <= nox_25_reg_6313;
        end if; 
    end process;


    ap_phi_mux_nox_26_phi_fu_6593_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_nox_25_phi_fu_6317_p4, nox_26_reg_6589)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nox_26_phi_fu_6593_p4 <= ap_phi_mux_nox_25_phi_fu_6317_p4;
        else 
            ap_phi_mux_nox_26_phi_fu_6593_p4 <= nox_26_reg_6589;
        end if; 
    end process;


    ap_phi_mux_nox_27_phi_fu_6866_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, nox_27_reg_6862, nox_26_cast_fu_7106_p1)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_nox_27_phi_fu_6866_p4 <= nox_26_cast_fu_7106_p1;
        else 
            ap_phi_mux_nox_27_phi_fu_6866_p4 <= nox_27_reg_6862;
        end if; 
    end process;


    ap_phi_mux_nox_2_phi_fu_611_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_condition_232)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_232)) then 
                ap_phi_mux_nox_2_phi_fu_611_p4 <= ap_const_lv2_1;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_19)) then 
                ap_phi_mux_nox_2_phi_fu_611_p4 <= ap_const_lv2_3;
            else 
                ap_phi_mux_nox_2_phi_fu_611_p4 <= "XX";
            end if;
        else 
            ap_phi_mux_nox_2_phi_fu_611_p4 <= "XX";
        end if; 
    end process;


    ap_phi_mux_nox_3_phi_fu_764_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_nox_2_phi_fu_611_p4, ap_condition_228)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_228)) then 
                ap_phi_mux_nox_3_phi_fu_764_p4 <= ap_phi_mux_nox_2_phi_fu_611_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_18)) then 
                ap_phi_mux_nox_3_phi_fu_764_p4 <= ap_const_lv2_3;
            else 
                ap_phi_mux_nox_3_phi_fu_764_p4 <= "XX";
            end if;
        else 
            ap_phi_mux_nox_3_phi_fu_764_p4 <= "XX";
        end if; 
    end process;


    ap_phi_mux_nox_4_phi_fu_950_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_nox_3_phi_fu_764_p4, ap_condition_224)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_224)) then 
                ap_phi_mux_nox_4_phi_fu_950_p4 <= ap_phi_mux_nox_3_phi_fu_764_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_17)) then 
                ap_phi_mux_nox_4_phi_fu_950_p4 <= ap_const_lv2_3;
            else 
                ap_phi_mux_nox_4_phi_fu_950_p4 <= "XX";
            end if;
        else 
            ap_phi_mux_nox_4_phi_fu_950_p4 <= "XX";
        end if; 
    end process;


    ap_phi_mux_nox_5_phi_fu_1167_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_nox_4_phi_fu_950_p4, ap_condition_220)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_220)) then 
                ap_phi_mux_nox_5_phi_fu_1167_p4 <= ap_phi_mux_nox_4_phi_fu_950_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_16)) then 
                ap_phi_mux_nox_5_phi_fu_1167_p4 <= ap_const_lv2_3;
            else 
                ap_phi_mux_nox_5_phi_fu_1167_p4 <= "XX";
            end if;
        else 
            ap_phi_mux_nox_5_phi_fu_1167_p4 <= "XX";
        end if; 
    end process;


    ap_phi_mux_nox_6_phi_fu_1398_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_nox_5_phi_fu_1167_p4, ap_condition_216)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_216)) then 
                ap_phi_mux_nox_6_phi_fu_1398_p4 <= ap_phi_mux_nox_5_phi_fu_1167_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_15)) then 
                ap_phi_mux_nox_6_phi_fu_1398_p4 <= ap_const_lv2_3;
            else 
                ap_phi_mux_nox_6_phi_fu_1398_p4 <= "XX";
            end if;
        else 
            ap_phi_mux_nox_6_phi_fu_1398_p4 <= "XX";
        end if; 
    end process;


    ap_phi_mux_nox_7_phi_fu_1629_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_nox_6_phi_fu_1398_p4, ap_condition_212)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_212)) then 
                ap_phi_mux_nox_7_phi_fu_1629_p4 <= ap_phi_mux_nox_6_phi_fu_1398_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_14)) then 
                ap_phi_mux_nox_7_phi_fu_1629_p4 <= ap_const_lv2_3;
            else 
                ap_phi_mux_nox_7_phi_fu_1629_p4 <= "XX";
            end if;
        else 
            ap_phi_mux_nox_7_phi_fu_1629_p4 <= "XX";
        end if; 
    end process;


    ap_phi_mux_nox_8_phi_fu_1870_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, nox_7_cast_cast_cast_cast_fu_7052_p1, ap_condition_208)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_208)) then 
                ap_phi_mux_nox_8_phi_fu_1870_p4 <= nox_7_cast_cast_cast_cast_fu_7052_p1;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_13)) then 
                ap_phi_mux_nox_8_phi_fu_1870_p4 <= ap_const_lv4_E;
            else 
                ap_phi_mux_nox_8_phi_fu_1870_p4 <= "XXXX";
            end if;
        else 
            ap_phi_mux_nox_8_phi_fu_1870_p4 <= "XXXX";
        end if; 
    end process;


    ap_phi_mux_nox_9_phi_fu_2109_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_nox_8_phi_fu_1870_p4, ap_condition_204)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_204)) then 
                ap_phi_mux_nox_9_phi_fu_2109_p4 <= ap_phi_mux_nox_8_phi_fu_1870_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_12)) then 
                ap_phi_mux_nox_9_phi_fu_2109_p4 <= ap_const_lv4_E;
            else 
                ap_phi_mux_nox_9_phi_fu_2109_p4 <= "XXXX";
            end if;
        else 
            ap_phi_mux_nox_9_phi_fu_2109_p4 <= "XXXX";
        end if; 
    end process;


    ap_phi_mux_out_size_10_phi_fu_2482_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_out_size_9_phi_fu_2219_p4, ap_condition_200)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_200)) then 
                ap_phi_mux_out_size_10_phi_fu_2482_p4 <= ap_phi_mux_out_size_9_phi_fu_2219_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_11)) then 
                ap_phi_mux_out_size_10_phi_fu_2482_p4 <= ap_const_lv10_310;
            else 
                ap_phi_mux_out_size_10_phi_fu_2482_p4 <= "XXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_out_size_10_phi_fu_2482_p4 <= "XXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_out_size_12_phi_fu_3011_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, out_size_11_reg_2743, ap_CS_fsm_state2, out_size_12_reg_3007)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_out_size_12_phi_fu_3011_p4 <= out_size_11_reg_2743;
        else 
            ap_phi_mux_out_size_12_phi_fu_3011_p4 <= out_size_12_reg_3007;
        end if; 
    end process;


    ap_phi_mux_out_size_13_phi_fu_3274_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_out_size_12_phi_fu_3011_p4, out_size_13_reg_3270)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_out_size_13_phi_fu_3274_p4 <= ap_phi_mux_out_size_12_phi_fu_3011_p4;
        else 
            ap_phi_mux_out_size_13_phi_fu_3274_p4 <= out_size_13_reg_3270;
        end if; 
    end process;


    ap_phi_mux_out_size_14_phi_fu_3537_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, out_size_14_reg_3533, out_size_13_cast_fu_7062_p1)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_out_size_14_phi_fu_3537_p4 <= out_size_13_cast_fu_7062_p1;
        else 
            ap_phi_mux_out_size_14_phi_fu_3537_p4 <= out_size_14_reg_3533;
        end if; 
    end process;


    ap_phi_mux_out_size_15_phi_fu_3800_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_out_size_14_phi_fu_3537_p4, out_size_15_reg_3796)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_out_size_15_phi_fu_3800_p4 <= ap_phi_mux_out_size_14_phi_fu_3537_p4;
        else 
            ap_phi_mux_out_size_15_phi_fu_3800_p4 <= out_size_15_reg_3796;
        end if; 
    end process;


    ap_phi_mux_out_size_16_phi_fu_4064_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_out_size_15_phi_fu_3800_p4, out_size_16_reg_4060)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_out_size_16_phi_fu_4064_p4 <= ap_phi_mux_out_size_15_phi_fu_3800_p4;
        else 
            ap_phi_mux_out_size_16_phi_fu_4064_p4 <= out_size_16_reg_4060;
        end if; 
    end process;


    ap_phi_mux_out_size_17_phi_fu_4328_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_out_size_16_phi_fu_4064_p4, out_size_17_reg_4324)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_out_size_17_phi_fu_4328_p4 <= ap_phi_mux_out_size_16_phi_fu_4064_p4;
        else 
            ap_phi_mux_out_size_17_phi_fu_4328_p4 <= out_size_17_reg_4324;
        end if; 
    end process;


    ap_phi_mux_out_size_18_phi_fu_4592_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_out_size_17_phi_fu_4328_p4, out_size_18_reg_4588)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_out_size_18_phi_fu_4592_p4 <= ap_phi_mux_out_size_17_phi_fu_4328_p4;
        else 
            ap_phi_mux_out_size_18_phi_fu_4592_p4 <= out_size_18_reg_4588;
        end if; 
    end process;


    ap_phi_mux_out_size_19_phi_fu_4855_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_out_size_18_phi_fu_4592_p4, out_size_19_reg_4851)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_out_size_19_phi_fu_4855_p4 <= ap_phi_mux_out_size_18_phi_fu_4592_p4;
        else 
            ap_phi_mux_out_size_19_phi_fu_4855_p4 <= out_size_19_reg_4851;
        end if; 
    end process;


    ap_phi_mux_out_size_20_phi_fu_5118_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, out_size_20_reg_5114, out_size_19_cast_fu_7077_p1)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_out_size_20_phi_fu_5118_p4 <= out_size_19_cast_fu_7077_p1;
        else 
            ap_phi_mux_out_size_20_phi_fu_5118_p4 <= out_size_20_reg_5114;
        end if; 
    end process;


    ap_phi_mux_out_size_21_phi_fu_5381_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_out_size_20_phi_fu_5118_p4, out_size_21_reg_5377)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_out_size_21_phi_fu_5381_p4 <= ap_phi_mux_out_size_20_phi_fu_5118_p4;
        else 
            ap_phi_mux_out_size_21_phi_fu_5381_p4 <= out_size_21_reg_5377;
        end if; 
    end process;


    ap_phi_mux_out_size_22_phi_fu_5645_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_out_size_21_phi_fu_5381_p4, out_size_22_reg_5641)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_out_size_22_phi_fu_5645_p4 <= ap_phi_mux_out_size_21_phi_fu_5381_p4;
        else 
            ap_phi_mux_out_size_22_phi_fu_5645_p4 <= out_size_22_reg_5641;
        end if; 
    end process;


    ap_phi_mux_out_size_23_phi_fu_5909_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_out_size_22_phi_fu_5645_p4, out_size_23_reg_5905)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_out_size_23_phi_fu_5909_p4 <= ap_phi_mux_out_size_22_phi_fu_5645_p4;
        else 
            ap_phi_mux_out_size_23_phi_fu_5909_p4 <= out_size_23_reg_5905;
        end if; 
    end process;


    ap_phi_mux_out_size_24_phi_fu_6173_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_out_size_23_phi_fu_5909_p4, out_size_24_reg_6169)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_out_size_24_phi_fu_6173_p4 <= ap_phi_mux_out_size_23_phi_fu_5909_p4;
        else 
            ap_phi_mux_out_size_24_phi_fu_6173_p4 <= out_size_24_reg_6169;
        end if; 
    end process;


    ap_phi_mux_out_size_25_phi_fu_6437_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_out_size_24_phi_fu_6173_p4, out_size_25_reg_6433)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_out_size_25_phi_fu_6437_p4 <= ap_phi_mux_out_size_24_phi_fu_6173_p4;
        else 
            ap_phi_mux_out_size_25_phi_fu_6437_p4 <= out_size_25_reg_6433;
        end if; 
    end process;


    ap_phi_mux_out_size_26_phi_fu_6712_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_out_size_25_phi_fu_6437_p4, out_size_26_reg_6708)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_out_size_26_phi_fu_6712_p4 <= ap_phi_mux_out_size_25_phi_fu_6437_p4;
        else 
            ap_phi_mux_out_size_26_phi_fu_6712_p4 <= out_size_26_reg_6708;
        end if; 
    end process;


    ap_phi_mux_out_size_27_phi_fu_6984_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, out_size_27_reg_6980, out_size_26_cast10_fu_7092_p1)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_out_size_27_phi_fu_6984_p4 <= out_size_26_cast10_fu_7092_p1;
        else 
            ap_phi_mux_out_size_27_phi_fu_6984_p4 <= out_size_27_reg_6980;
        end if; 
    end process;


    ap_phi_mux_out_size_2_phi_fu_677_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, nof_1_cast12_fu_6996_p1, ap_condition_232)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_232)) then 
                ap_phi_mux_out_size_2_phi_fu_677_p4 <= nof_1_cast12_fu_6996_p1;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_19)) then 
                ap_phi_mux_out_size_2_phi_fu_677_p4 <= ap_const_lv8_88;
            else 
                ap_phi_mux_out_size_2_phi_fu_677_p4 <= "XXXXXXXX";
            end if;
        else 
            ap_phi_mux_out_size_2_phi_fu_677_p4 <= "XXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_out_size_3_phi_fu_851_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_out_size_2_phi_fu_677_p4, ap_condition_228)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_228)) then 
                ap_phi_mux_out_size_3_phi_fu_851_p4 <= ap_phi_mux_out_size_2_phi_fu_677_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_18)) then 
                ap_phi_mux_out_size_3_phi_fu_851_p4 <= ap_const_lv8_88;
            else 
                ap_phi_mux_out_size_3_phi_fu_851_p4 <= "XXXXXXXX";
            end if;
        else 
            ap_phi_mux_out_size_3_phi_fu_851_p4 <= "XXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_out_size_4_phi_fu_1037_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_out_size_3_phi_fu_851_p4, ap_condition_224)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_224)) then 
                ap_phi_mux_out_size_4_phi_fu_1037_p4 <= ap_phi_mux_out_size_3_phi_fu_851_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_17)) then 
                ap_phi_mux_out_size_4_phi_fu_1037_p4 <= ap_const_lv8_88;
            else 
                ap_phi_mux_out_size_4_phi_fu_1037_p4 <= "XXXXXXXX";
            end if;
        else 
            ap_phi_mux_out_size_4_phi_fu_1037_p4 <= "XXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_out_size_5_phi_fu_1266_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_out_size_4_phi_fu_1037_p4, ap_condition_220)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_220)) then 
                ap_phi_mux_out_size_5_phi_fu_1266_p4 <= ap_phi_mux_out_size_4_phi_fu_1037_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_16)) then 
                ap_phi_mux_out_size_5_phi_fu_1266_p4 <= ap_const_lv8_88;
            else 
                ap_phi_mux_out_size_5_phi_fu_1266_p4 <= "XXXXXXXX";
            end if;
        else 
            ap_phi_mux_out_size_5_phi_fu_1266_p4 <= "XXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_out_size_6_phi_fu_1497_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_out_size_5_phi_fu_1266_p4, ap_condition_216)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_216)) then 
                ap_phi_mux_out_size_6_phi_fu_1497_p4 <= ap_phi_mux_out_size_5_phi_fu_1266_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_15)) then 
                ap_phi_mux_out_size_6_phi_fu_1497_p4 <= ap_const_lv8_88;
            else 
                ap_phi_mux_out_size_6_phi_fu_1497_p4 <= "XXXXXXXX";
            end if;
        else 
            ap_phi_mux_out_size_6_phi_fu_1497_p4 <= "XXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_out_size_7_phi_fu_1738_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_out_size_6_phi_fu_1497_p4, ap_condition_212)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_212)) then 
                ap_phi_mux_out_size_7_phi_fu_1738_p4 <= ap_phi_mux_out_size_6_phi_fu_1497_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_14)) then 
                ap_phi_mux_out_size_7_phi_fu_1738_p4 <= ap_const_lv8_88;
            else 
                ap_phi_mux_out_size_7_phi_fu_1738_p4 <= "XXXXXXXX";
            end if;
        else 
            ap_phi_mux_out_size_7_phi_fu_1738_p4 <= "XXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_out_size_8_phi_fu_1978_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, out_size_7_cast_cast_cast_cast_fu_7043_p1, ap_condition_208)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_208)) then 
                ap_phi_mux_out_size_8_phi_fu_1978_p4 <= out_size_7_cast_cast_cast_cast_fu_7043_p1;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_13)) then 
                ap_phi_mux_out_size_8_phi_fu_1978_p4 <= ap_const_lv10_310;
            else 
                ap_phi_mux_out_size_8_phi_fu_1978_p4 <= "XXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_out_size_8_phi_fu_1978_p4 <= "XXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_out_size_9_phi_fu_2219_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_out_size_8_phi_fu_1978_p4, ap_condition_204)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_204)) then 
                ap_phi_mux_out_size_9_phi_fu_2219_p4 <= ap_phi_mux_out_size_8_phi_fu_1978_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_12)) then 
                ap_phi_mux_out_size_9_phi_fu_2219_p4 <= ap_const_lv10_310;
            else 
                ap_phi_mux_out_size_9_phi_fu_2219_p4 <= "XXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_out_size_9_phi_fu_2219_p4 <= "XXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_pad_10_phi_fu_2254_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_pad_9_phi_fu_2010_p4, ap_condition_200)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_200)) then 
                ap_phi_mux_pad_10_phi_fu_2254_p4 <= ap_phi_mux_pad_9_phi_fu_2010_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_11)) then 
                ap_phi_mux_pad_10_phi_fu_2254_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_pad_10_phi_fu_2254_p4 <= "X";
            end if;
        else 
            ap_phi_mux_pad_10_phi_fu_2254_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_pad_12_phi_fu_2783_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, pad_11_reg_2515, ap_CS_fsm_state2, pad_12_reg_2779)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_pad_12_phi_fu_2783_p4 <= pad_11_reg_2515;
        else 
            ap_phi_mux_pad_12_phi_fu_2783_p4 <= pad_12_reg_2779;
        end if; 
    end process;


    ap_phi_mux_pad_13_phi_fu_3047_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_pad_12_phi_fu_2783_p4, pad_13_reg_3043)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_pad_13_phi_fu_3047_p4 <= ap_phi_mux_pad_12_phi_fu_2783_p4;
        else 
            ap_phi_mux_pad_13_phi_fu_3047_p4 <= pad_13_reg_3043;
        end if; 
    end process;


    ap_phi_mux_pad_14_phi_fu_3310_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_pad_13_phi_fu_3047_p4, pad_14_reg_3306)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_pad_14_phi_fu_3310_p4 <= ap_phi_mux_pad_13_phi_fu_3047_p4;
        else 
            ap_phi_mux_pad_14_phi_fu_3310_p4 <= pad_14_reg_3306;
        end if; 
    end process;


    ap_phi_mux_pad_15_phi_fu_3572_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_pad_14_phi_fu_3310_p4, pad_15_reg_3568)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_pad_15_phi_fu_3572_p4 <= ap_phi_mux_pad_14_phi_fu_3310_p4;
        else 
            ap_phi_mux_pad_15_phi_fu_3572_p4 <= pad_15_reg_3568;
        end if; 
    end process;


    ap_phi_mux_pad_16_phi_fu_3836_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_pad_15_phi_fu_3572_p4, pad_16_reg_3832)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_pad_16_phi_fu_3836_p4 <= ap_phi_mux_pad_15_phi_fu_3572_p4;
        else 
            ap_phi_mux_pad_16_phi_fu_3836_p4 <= pad_16_reg_3832;
        end if; 
    end process;


    ap_phi_mux_pad_17_phi_fu_4100_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_pad_16_phi_fu_3836_p4, pad_17_reg_4096)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_pad_17_phi_fu_4100_p4 <= ap_phi_mux_pad_16_phi_fu_3836_p4;
        else 
            ap_phi_mux_pad_17_phi_fu_4100_p4 <= pad_17_reg_4096;
        end if; 
    end process;


    ap_phi_mux_pad_18_phi_fu_4364_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_pad_17_phi_fu_4100_p4, pad_18_reg_4360)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_pad_18_phi_fu_4364_p4 <= ap_phi_mux_pad_17_phi_fu_4100_p4;
        else 
            ap_phi_mux_pad_18_phi_fu_4364_p4 <= pad_18_reg_4360;
        end if; 
    end process;


    ap_phi_mux_pad_19_phi_fu_4628_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_pad_18_phi_fu_4364_p4, pad_19_reg_4624)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_pad_19_phi_fu_4628_p4 <= ap_phi_mux_pad_18_phi_fu_4364_p4;
        else 
            ap_phi_mux_pad_19_phi_fu_4628_p4 <= pad_19_reg_4624;
        end if; 
    end process;


    ap_phi_mux_pad_20_phi_fu_4891_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_pad_19_phi_fu_4628_p4, pad_20_reg_4887)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_pad_20_phi_fu_4891_p4 <= ap_phi_mux_pad_19_phi_fu_4628_p4;
        else 
            ap_phi_mux_pad_20_phi_fu_4891_p4 <= pad_20_reg_4887;
        end if; 
    end process;


    ap_phi_mux_pad_21_phi_fu_5153_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_pad_20_phi_fu_4891_p4, pad_21_reg_5149)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_pad_21_phi_fu_5153_p4 <= ap_phi_mux_pad_20_phi_fu_4891_p4;
        else 
            ap_phi_mux_pad_21_phi_fu_5153_p4 <= pad_21_reg_5149;
        end if; 
    end process;


    ap_phi_mux_pad_22_phi_fu_5417_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_pad_21_phi_fu_5153_p4, pad_22_reg_5413)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_pad_22_phi_fu_5417_p4 <= ap_phi_mux_pad_21_phi_fu_5153_p4;
        else 
            ap_phi_mux_pad_22_phi_fu_5417_p4 <= pad_22_reg_5413;
        end if; 
    end process;


    ap_phi_mux_pad_23_phi_fu_5681_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_pad_22_phi_fu_5417_p4, pad_23_reg_5677)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_pad_23_phi_fu_5681_p4 <= ap_phi_mux_pad_22_phi_fu_5417_p4;
        else 
            ap_phi_mux_pad_23_phi_fu_5681_p4 <= pad_23_reg_5677;
        end if; 
    end process;


    ap_phi_mux_pad_24_phi_fu_5945_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_pad_23_phi_fu_5681_p4, pad_24_reg_5941)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_pad_24_phi_fu_5945_p4 <= ap_phi_mux_pad_23_phi_fu_5681_p4;
        else 
            ap_phi_mux_pad_24_phi_fu_5945_p4 <= pad_24_reg_5941;
        end if; 
    end process;


    ap_phi_mux_pad_25_phi_fu_6209_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_pad_24_phi_fu_5945_p4, pad_25_reg_6205)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_pad_25_phi_fu_6209_p4 <= ap_phi_mux_pad_24_phi_fu_5945_p4;
        else 
            ap_phi_mux_pad_25_phi_fu_6209_p4 <= pad_25_reg_6205;
        end if; 
    end process;


    ap_phi_mux_pad_26_phi_fu_6473_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_pad_25_phi_fu_6209_p4, pad_26_reg_6469)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_pad_26_phi_fu_6473_p4 <= ap_phi_mux_pad_25_phi_fu_6209_p4;
        else 
            ap_phi_mux_pad_26_phi_fu_6473_p4 <= pad_26_reg_6469;
        end if; 
    end process;


    ap_phi_mux_pad_27_phi_fu_6748_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, pad_27_reg_6744, pad_26_cast_fu_7116_p1)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_pad_27_phi_fu_6748_p4 <= pad_26_cast_fu_7116_p1;
        else 
            ap_phi_mux_pad_27_phi_fu_6748_p4 <= pad_27_reg_6744;
        end if; 
    end process;


    ap_phi_mux_pad_3_phi_fu_709_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_condition_228)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_228)) then 
                ap_phi_mux_pad_3_phi_fu_709_p4 <= ap_const_lv1_0;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_18)) then 
                ap_phi_mux_pad_3_phi_fu_709_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_pad_3_phi_fu_709_p4 <= "X";
            end if;
        else 
            ap_phi_mux_pad_3_phi_fu_709_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_pad_4_phi_fu_884_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_pad_3_phi_fu_709_p4, ap_condition_224)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_224)) then 
                ap_phi_mux_pad_4_phi_fu_884_p4 <= ap_phi_mux_pad_3_phi_fu_709_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_17)) then 
                ap_phi_mux_pad_4_phi_fu_884_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_pad_4_phi_fu_884_p4 <= "X";
            end if;
        else 
            ap_phi_mux_pad_4_phi_fu_884_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_pad_5_phi_fu_1070_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_pad_4_phi_fu_884_p4, ap_condition_220)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_220)) then 
                ap_phi_mux_pad_5_phi_fu_1070_p4 <= ap_phi_mux_pad_4_phi_fu_884_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_16)) then 
                ap_phi_mux_pad_5_phi_fu_1070_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_pad_5_phi_fu_1070_p4 <= "X";
            end if;
        else 
            ap_phi_mux_pad_5_phi_fu_1070_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_pad_6_phi_fu_1299_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_pad_5_phi_fu_1070_p4, ap_condition_216)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_216)) then 
                ap_phi_mux_pad_6_phi_fu_1299_p4 <= ap_phi_mux_pad_5_phi_fu_1070_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_15)) then 
                ap_phi_mux_pad_6_phi_fu_1299_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_pad_6_phi_fu_1299_p4 <= "X";
            end if;
        else 
            ap_phi_mux_pad_6_phi_fu_1299_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_pad_7_phi_fu_1530_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_pad_6_phi_fu_1299_p4, ap_condition_212)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_212)) then 
                ap_phi_mux_pad_7_phi_fu_1530_p4 <= ap_phi_mux_pad_6_phi_fu_1299_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_14)) then 
                ap_phi_mux_pad_7_phi_fu_1530_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_pad_7_phi_fu_1530_p4 <= "X";
            end if;
        else 
            ap_phi_mux_pad_7_phi_fu_1530_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_pad_8_phi_fu_1771_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_pad_7_phi_fu_1530_p4, ap_condition_208)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_208)) then 
                ap_phi_mux_pad_8_phi_fu_1771_p4 <= ap_phi_mux_pad_7_phi_fu_1530_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_13)) then 
                ap_phi_mux_pad_8_phi_fu_1771_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_pad_8_phi_fu_1771_p4 <= "X";
            end if;
        else 
            ap_phi_mux_pad_8_phi_fu_1771_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_pad_9_phi_fu_2010_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_pad_8_phi_fu_1771_p4, ap_condition_204)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_204)) then 
                ap_phi_mux_pad_9_phi_fu_2010_p4 <= ap_phi_mux_pad_8_phi_fu_1771_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_12)) then 
                ap_phi_mux_pad_9_phi_fu_2010_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_pad_9_phi_fu_2010_p4 <= "X";
            end if;
        else 
            ap_phi_mux_pad_9_phi_fu_2010_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_relu_en_10_phi_fu_2302_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_relu_en_9_phi_fu_2054_p4, ap_condition_200)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_200)) then 
                ap_phi_mux_relu_en_10_phi_fu_2302_p4 <= ap_phi_mux_relu_en_9_phi_fu_2054_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_11)) then 
                ap_phi_mux_relu_en_10_phi_fu_2302_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_relu_en_10_phi_fu_2302_p4 <= "X";
            end if;
        else 
            ap_phi_mux_relu_en_10_phi_fu_2302_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_relu_en_12_phi_fu_2831_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, relu_en_11_reg_2563, ap_CS_fsm_state2, relu_en_12_reg_2827)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_relu_en_12_phi_fu_2831_p4 <= relu_en_11_reg_2563;
        else 
            ap_phi_mux_relu_en_12_phi_fu_2831_p4 <= relu_en_12_reg_2827;
        end if; 
    end process;


    ap_phi_mux_relu_en_13_phi_fu_3095_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_relu_en_12_phi_fu_2831_p4, relu_en_13_reg_3091)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_relu_en_13_phi_fu_3095_p4 <= ap_phi_mux_relu_en_12_phi_fu_2831_p4;
        else 
            ap_phi_mux_relu_en_13_phi_fu_3095_p4 <= relu_en_13_reg_3091;
        end if; 
    end process;


    ap_phi_mux_relu_en_14_phi_fu_3358_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_relu_en_13_phi_fu_3095_p4, relu_en_14_reg_3354)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_relu_en_14_phi_fu_3358_p4 <= ap_phi_mux_relu_en_13_phi_fu_3095_p4;
        else 
            ap_phi_mux_relu_en_14_phi_fu_3358_p4 <= relu_en_14_reg_3354;
        end if; 
    end process;


    ap_phi_mux_relu_en_15_phi_fu_3620_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_relu_en_14_phi_fu_3358_p4, relu_en_15_reg_3616)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_relu_en_15_phi_fu_3620_p4 <= ap_phi_mux_relu_en_14_phi_fu_3358_p4;
        else 
            ap_phi_mux_relu_en_15_phi_fu_3620_p4 <= relu_en_15_reg_3616;
        end if; 
    end process;


    ap_phi_mux_relu_en_16_phi_fu_3884_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_relu_en_15_phi_fu_3620_p4, relu_en_16_reg_3880)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_relu_en_16_phi_fu_3884_p4 <= ap_phi_mux_relu_en_15_phi_fu_3620_p4;
        else 
            ap_phi_mux_relu_en_16_phi_fu_3884_p4 <= relu_en_16_reg_3880;
        end if; 
    end process;


    ap_phi_mux_relu_en_17_phi_fu_4148_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_relu_en_16_phi_fu_3884_p4, relu_en_17_reg_4144)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_relu_en_17_phi_fu_4148_p4 <= ap_phi_mux_relu_en_16_phi_fu_3884_p4;
        else 
            ap_phi_mux_relu_en_17_phi_fu_4148_p4 <= relu_en_17_reg_4144;
        end if; 
    end process;


    ap_phi_mux_relu_en_18_phi_fu_4412_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_relu_en_17_phi_fu_4148_p4, relu_en_18_reg_4408)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_relu_en_18_phi_fu_4412_p4 <= ap_phi_mux_relu_en_17_phi_fu_4148_p4;
        else 
            ap_phi_mux_relu_en_18_phi_fu_4412_p4 <= relu_en_18_reg_4408;
        end if; 
    end process;


    ap_phi_mux_relu_en_19_phi_fu_4676_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_relu_en_18_phi_fu_4412_p4, relu_en_19_reg_4672)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_relu_en_19_phi_fu_4676_p4 <= ap_phi_mux_relu_en_18_phi_fu_4412_p4;
        else 
            ap_phi_mux_relu_en_19_phi_fu_4676_p4 <= relu_en_19_reg_4672;
        end if; 
    end process;


    ap_phi_mux_relu_en_20_phi_fu_4939_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_relu_en_19_phi_fu_4676_p4, relu_en_20_reg_4935)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_relu_en_20_phi_fu_4939_p4 <= ap_phi_mux_relu_en_19_phi_fu_4676_p4;
        else 
            ap_phi_mux_relu_en_20_phi_fu_4939_p4 <= relu_en_20_reg_4935;
        end if; 
    end process;


    ap_phi_mux_relu_en_21_phi_fu_5201_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_relu_en_20_phi_fu_4939_p4, relu_en_21_reg_5197)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_relu_en_21_phi_fu_5201_p4 <= ap_phi_mux_relu_en_20_phi_fu_4939_p4;
        else 
            ap_phi_mux_relu_en_21_phi_fu_5201_p4 <= relu_en_21_reg_5197;
        end if; 
    end process;


    ap_phi_mux_relu_en_22_phi_fu_5465_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_relu_en_21_phi_fu_5201_p4, relu_en_22_reg_5461)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_relu_en_22_phi_fu_5465_p4 <= ap_phi_mux_relu_en_21_phi_fu_5201_p4;
        else 
            ap_phi_mux_relu_en_22_phi_fu_5465_p4 <= relu_en_22_reg_5461;
        end if; 
    end process;


    ap_phi_mux_relu_en_23_phi_fu_5729_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_relu_en_22_phi_fu_5465_p4, relu_en_23_reg_5725)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_relu_en_23_phi_fu_5729_p4 <= ap_phi_mux_relu_en_22_phi_fu_5465_p4;
        else 
            ap_phi_mux_relu_en_23_phi_fu_5729_p4 <= relu_en_23_reg_5725;
        end if; 
    end process;


    ap_phi_mux_relu_en_24_phi_fu_5993_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_relu_en_23_phi_fu_5729_p4, relu_en_24_reg_5989)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_relu_en_24_phi_fu_5993_p4 <= ap_phi_mux_relu_en_23_phi_fu_5729_p4;
        else 
            ap_phi_mux_relu_en_24_phi_fu_5993_p4 <= relu_en_24_reg_5989;
        end if; 
    end process;


    ap_phi_mux_relu_en_25_phi_fu_6257_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_relu_en_24_phi_fu_5993_p4, relu_en_25_reg_6253)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_relu_en_25_phi_fu_6257_p4 <= ap_phi_mux_relu_en_24_phi_fu_5993_p4;
        else 
            ap_phi_mux_relu_en_25_phi_fu_6257_p4 <= relu_en_25_reg_6253;
        end if; 
    end process;


    ap_phi_mux_relu_en_26_phi_fu_6521_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_relu_en_25_phi_fu_6257_p4, relu_en_26_reg_6517)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_relu_en_26_phi_fu_6521_p4 <= ap_phi_mux_relu_en_25_phi_fu_6257_p4;
        else 
            ap_phi_mux_relu_en_26_phi_fu_6521_p4 <= relu_en_26_reg_6517;
        end if; 
    end process;


    ap_phi_mux_relu_en_27_phi_fu_6795_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_relu_en_26_phi_fu_6521_p4, relu_en_27_reg_6791)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_relu_en_27_phi_fu_6795_p4 <= ap_phi_mux_relu_en_26_phi_fu_6521_p4;
        else 
            ap_phi_mux_relu_en_27_phi_fu_6795_p4 <= relu_en_27_reg_6791;
        end if; 
    end process;


    ap_phi_mux_relu_en_4_phi_fu_906_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_skip_en_3_phi_fu_720_p4, ap_condition_224)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_224)) then 
                ap_phi_mux_relu_en_4_phi_fu_906_p4 <= ap_phi_mux_skip_en_3_phi_fu_720_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_17)) then 
                ap_phi_mux_relu_en_4_phi_fu_906_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_relu_en_4_phi_fu_906_p4 <= "X";
            end if;
        else 
            ap_phi_mux_relu_en_4_phi_fu_906_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_relu_en_5_phi_fu_1113_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_relu_en_4_phi_fu_906_p4, ap_condition_220)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_220)) then 
                ap_phi_mux_relu_en_5_phi_fu_1113_p4 <= ap_phi_mux_relu_en_4_phi_fu_906_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_16)) then 
                ap_phi_mux_relu_en_5_phi_fu_1113_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_relu_en_5_phi_fu_1113_p4 <= "X";
            end if;
        else 
            ap_phi_mux_relu_en_5_phi_fu_1113_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_relu_en_6_phi_fu_1343_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_relu_en_5_phi_fu_1113_p4, ap_condition_216)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_216)) then 
                ap_phi_mux_relu_en_6_phi_fu_1343_p4 <= ap_phi_mux_relu_en_5_phi_fu_1113_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_15)) then 
                ap_phi_mux_relu_en_6_phi_fu_1343_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_relu_en_6_phi_fu_1343_p4 <= "X";
            end if;
        else 
            ap_phi_mux_relu_en_6_phi_fu_1343_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_relu_en_7_phi_fu_1574_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_relu_en_6_phi_fu_1343_p4, ap_condition_212)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_212)) then 
                ap_phi_mux_relu_en_7_phi_fu_1574_p4 <= ap_phi_mux_relu_en_6_phi_fu_1343_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_14)) then 
                ap_phi_mux_relu_en_7_phi_fu_1574_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_relu_en_7_phi_fu_1574_p4 <= "X";
            end if;
        else 
            ap_phi_mux_relu_en_7_phi_fu_1574_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_relu_en_8_phi_fu_1815_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_relu_en_7_phi_fu_1574_p4, ap_condition_208)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_208)) then 
                ap_phi_mux_relu_en_8_phi_fu_1815_p4 <= ap_phi_mux_relu_en_7_phi_fu_1574_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_13)) then 
                ap_phi_mux_relu_en_8_phi_fu_1815_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_relu_en_8_phi_fu_1815_p4 <= "X";
            end if;
        else 
            ap_phi_mux_relu_en_8_phi_fu_1815_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_relu_en_9_phi_fu_2054_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_relu_en_8_phi_fu_1815_p4, ap_condition_204)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_204)) then 
                ap_phi_mux_relu_en_9_phi_fu_2054_p4 <= ap_phi_mux_relu_en_8_phi_fu_1815_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_12)) then 
                ap_phi_mux_relu_en_9_phi_fu_2054_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_relu_en_9_phi_fu_2054_p4 <= "X";
            end if;
        else 
            ap_phi_mux_relu_en_9_phi_fu_2054_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_skip_en_10_phi_fu_2290_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_skip_en_9_phi_fu_2043_p4, ap_condition_200)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_200)) then 
                ap_phi_mux_skip_en_10_phi_fu_2290_p4 <= ap_phi_mux_skip_en_9_phi_fu_2043_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_11)) then 
                ap_phi_mux_skip_en_10_phi_fu_2290_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_skip_en_10_phi_fu_2290_p4 <= "X";
            end if;
        else 
            ap_phi_mux_skip_en_10_phi_fu_2290_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_skip_en_12_phi_fu_2819_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, skip_en_11_reg_2551, ap_CS_fsm_state2, skip_en_12_reg_2815)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_skip_en_12_phi_fu_2819_p4 <= skip_en_11_reg_2551;
        else 
            ap_phi_mux_skip_en_12_phi_fu_2819_p4 <= skip_en_12_reg_2815;
        end if; 
    end process;


    ap_phi_mux_skip_en_13_phi_fu_3083_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_skip_en_12_phi_fu_2819_p4, skip_en_13_reg_3079)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_skip_en_13_phi_fu_3083_p4 <= ap_phi_mux_skip_en_12_phi_fu_2819_p4;
        else 
            ap_phi_mux_skip_en_13_phi_fu_3083_p4 <= skip_en_13_reg_3079;
        end if; 
    end process;


    ap_phi_mux_skip_en_14_phi_fu_3346_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_skip_en_13_phi_fu_3083_p4, skip_en_14_reg_3342)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_skip_en_14_phi_fu_3346_p4 <= ap_phi_mux_skip_en_13_phi_fu_3083_p4;
        else 
            ap_phi_mux_skip_en_14_phi_fu_3346_p4 <= skip_en_14_reg_3342;
        end if; 
    end process;


    ap_phi_mux_skip_en_15_phi_fu_3608_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_skip_en_14_phi_fu_3346_p4, skip_en_15_reg_3604)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_skip_en_15_phi_fu_3608_p4 <= ap_phi_mux_skip_en_14_phi_fu_3346_p4;
        else 
            ap_phi_mux_skip_en_15_phi_fu_3608_p4 <= skip_en_15_reg_3604;
        end if; 
    end process;


    ap_phi_mux_skip_en_16_phi_fu_3872_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_skip_en_15_phi_fu_3608_p4, skip_en_16_reg_3868)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_skip_en_16_phi_fu_3872_p4 <= ap_phi_mux_skip_en_15_phi_fu_3608_p4;
        else 
            ap_phi_mux_skip_en_16_phi_fu_3872_p4 <= skip_en_16_reg_3868;
        end if; 
    end process;


    ap_phi_mux_skip_en_17_phi_fu_4136_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_skip_en_16_phi_fu_3872_p4, skip_en_17_reg_4132)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_skip_en_17_phi_fu_4136_p4 <= ap_phi_mux_skip_en_16_phi_fu_3872_p4;
        else 
            ap_phi_mux_skip_en_17_phi_fu_4136_p4 <= skip_en_17_reg_4132;
        end if; 
    end process;


    ap_phi_mux_skip_en_18_phi_fu_4400_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_skip_en_17_phi_fu_4136_p4, skip_en_18_reg_4396)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_skip_en_18_phi_fu_4400_p4 <= ap_phi_mux_skip_en_17_phi_fu_4136_p4;
        else 
            ap_phi_mux_skip_en_18_phi_fu_4400_p4 <= skip_en_18_reg_4396;
        end if; 
    end process;


    ap_phi_mux_skip_en_19_phi_fu_4664_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_skip_en_18_phi_fu_4400_p4, skip_en_19_reg_4660)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_skip_en_19_phi_fu_4664_p4 <= ap_phi_mux_skip_en_18_phi_fu_4400_p4;
        else 
            ap_phi_mux_skip_en_19_phi_fu_4664_p4 <= skip_en_19_reg_4660;
        end if; 
    end process;


    ap_phi_mux_skip_en_20_phi_fu_4927_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_skip_en_19_phi_fu_4664_p4, skip_en_20_reg_4923)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_skip_en_20_phi_fu_4927_p4 <= ap_phi_mux_skip_en_19_phi_fu_4664_p4;
        else 
            ap_phi_mux_skip_en_20_phi_fu_4927_p4 <= skip_en_20_reg_4923;
        end if; 
    end process;


    ap_phi_mux_skip_en_21_phi_fu_5189_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_skip_en_20_phi_fu_4927_p4, skip_en_21_reg_5185)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_skip_en_21_phi_fu_5189_p4 <= ap_phi_mux_skip_en_20_phi_fu_4927_p4;
        else 
            ap_phi_mux_skip_en_21_phi_fu_5189_p4 <= skip_en_21_reg_5185;
        end if; 
    end process;


    ap_phi_mux_skip_en_22_phi_fu_5453_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_skip_en_21_phi_fu_5189_p4, skip_en_22_reg_5449)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_skip_en_22_phi_fu_5453_p4 <= ap_phi_mux_skip_en_21_phi_fu_5189_p4;
        else 
            ap_phi_mux_skip_en_22_phi_fu_5453_p4 <= skip_en_22_reg_5449;
        end if; 
    end process;


    ap_phi_mux_skip_en_23_phi_fu_5717_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_skip_en_22_phi_fu_5453_p4, skip_en_23_reg_5713)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_skip_en_23_phi_fu_5717_p4 <= ap_phi_mux_skip_en_22_phi_fu_5453_p4;
        else 
            ap_phi_mux_skip_en_23_phi_fu_5717_p4 <= skip_en_23_reg_5713;
        end if; 
    end process;


    ap_phi_mux_skip_en_24_phi_fu_5981_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_skip_en_23_phi_fu_5717_p4, skip_en_24_reg_5977)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_skip_en_24_phi_fu_5981_p4 <= ap_phi_mux_skip_en_23_phi_fu_5717_p4;
        else 
            ap_phi_mux_skip_en_24_phi_fu_5981_p4 <= skip_en_24_reg_5977;
        end if; 
    end process;


    ap_phi_mux_skip_en_25_phi_fu_6245_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_skip_en_24_phi_fu_5981_p4, skip_en_25_reg_6241)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_skip_en_25_phi_fu_6245_p4 <= ap_phi_mux_skip_en_24_phi_fu_5981_p4;
        else 
            ap_phi_mux_skip_en_25_phi_fu_6245_p4 <= skip_en_25_reg_6241;
        end if; 
    end process;


    ap_phi_mux_skip_en_26_phi_fu_6509_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_skip_en_25_phi_fu_6245_p4, skip_en_26_reg_6505)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_skip_en_26_phi_fu_6509_p4 <= ap_phi_mux_skip_en_25_phi_fu_6245_p4;
        else 
            ap_phi_mux_skip_en_26_phi_fu_6509_p4 <= skip_en_26_reg_6505;
        end if; 
    end process;


    ap_phi_mux_skip_en_27_phi_fu_6783_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_skip_en_26_phi_fu_6509_p4, skip_en_27_reg_6779)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_skip_en_27_phi_fu_6783_p4 <= ap_phi_mux_skip_en_26_phi_fu_6509_p4;
        else 
            ap_phi_mux_skip_en_27_phi_fu_6783_p4 <= skip_en_27_reg_6779;
        end if; 
    end process;


    ap_phi_mux_skip_en_3_phi_fu_720_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_bb_en_2_phi_fu_568_p4, ap_condition_228)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_228)) then 
                ap_phi_mux_skip_en_3_phi_fu_720_p4 <= ap_phi_mux_bb_en_2_phi_fu_568_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_18)) then 
                ap_phi_mux_skip_en_3_phi_fu_720_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_skip_en_3_phi_fu_720_p4 <= "X";
            end if;
        else 
            ap_phi_mux_skip_en_3_phi_fu_720_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_skip_en_4_phi_fu_895_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_skip_en_3_phi_fu_720_p4, ap_condition_224)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_224)) then 
                ap_phi_mux_skip_en_4_phi_fu_895_p4 <= ap_phi_mux_skip_en_3_phi_fu_720_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_17)) then 
                ap_phi_mux_skip_en_4_phi_fu_895_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_skip_en_4_phi_fu_895_p4 <= "X";
            end if;
        else 
            ap_phi_mux_skip_en_4_phi_fu_895_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_skip_en_5_phi_fu_1102_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_skip_en_4_phi_fu_895_p4, ap_condition_220)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_220)) then 
                ap_phi_mux_skip_en_5_phi_fu_1102_p4 <= ap_phi_mux_skip_en_4_phi_fu_895_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_16)) then 
                ap_phi_mux_skip_en_5_phi_fu_1102_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_skip_en_5_phi_fu_1102_p4 <= "X";
            end if;
        else 
            ap_phi_mux_skip_en_5_phi_fu_1102_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_skip_en_6_phi_fu_1332_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_skip_en_5_phi_fu_1102_p4, ap_condition_216)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_216)) then 
                ap_phi_mux_skip_en_6_phi_fu_1332_p4 <= ap_phi_mux_skip_en_5_phi_fu_1102_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_15)) then 
                ap_phi_mux_skip_en_6_phi_fu_1332_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_skip_en_6_phi_fu_1332_p4 <= "X";
            end if;
        else 
            ap_phi_mux_skip_en_6_phi_fu_1332_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_skip_en_7_phi_fu_1563_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_skip_en_6_phi_fu_1332_p4, ap_condition_212)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_212)) then 
                ap_phi_mux_skip_en_7_phi_fu_1563_p4 <= ap_phi_mux_skip_en_6_phi_fu_1332_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_14)) then 
                ap_phi_mux_skip_en_7_phi_fu_1563_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_skip_en_7_phi_fu_1563_p4 <= "X";
            end if;
        else 
            ap_phi_mux_skip_en_7_phi_fu_1563_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_skip_en_8_phi_fu_1804_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_skip_en_7_phi_fu_1563_p4, ap_condition_208)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_208)) then 
                ap_phi_mux_skip_en_8_phi_fu_1804_p4 <= ap_phi_mux_skip_en_7_phi_fu_1563_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_13)) then 
                ap_phi_mux_skip_en_8_phi_fu_1804_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_skip_en_8_phi_fu_1804_p4 <= "X";
            end if;
        else 
            ap_phi_mux_skip_en_8_phi_fu_1804_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_skip_en_9_phi_fu_2043_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_skip_en_8_phi_fu_1804_p4, ap_condition_204)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_204)) then 
                ap_phi_mux_skip_en_9_phi_fu_2043_p4 <= ap_phi_mux_skip_en_8_phi_fu_1804_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_12)) then 
                ap_phi_mux_skip_en_9_phi_fu_2043_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_skip_en_9_phi_fu_2043_p4 <= "X";
            end if;
        else 
            ap_phi_mux_skip_en_9_phi_fu_2043_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_stride_10_phi_fu_2278_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_stride_9_phi_fu_2032_p4, ap_condition_200)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_200)) then 
                ap_phi_mux_stride_10_phi_fu_2278_p4 <= ap_phi_mux_stride_9_phi_fu_2032_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_11)) then 
                ap_phi_mux_stride_10_phi_fu_2278_p4 <= ap_const_lv2_1;
            else 
                ap_phi_mux_stride_10_phi_fu_2278_p4 <= "XX";
            end if;
        else 
            ap_phi_mux_stride_10_phi_fu_2278_p4 <= "XX";
        end if; 
    end process;


    ap_phi_mux_stride_12_phi_fu_2807_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, stride_11_reg_2539, ap_CS_fsm_state2, stride_12_reg_2803)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_stride_12_phi_fu_2807_p4 <= stride_11_reg_2539;
        else 
            ap_phi_mux_stride_12_phi_fu_2807_p4 <= stride_12_reg_2803;
        end if; 
    end process;


    ap_phi_mux_stride_13_phi_fu_3071_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_stride_12_phi_fu_2807_p4, stride_13_reg_3067)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_stride_13_phi_fu_3071_p4 <= ap_phi_mux_stride_12_phi_fu_2807_p4;
        else 
            ap_phi_mux_stride_13_phi_fu_3071_p4 <= stride_13_reg_3067;
        end if; 
    end process;


    ap_phi_mux_stride_14_phi_fu_3334_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_stride_13_phi_fu_3071_p4, stride_14_reg_3330)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_stride_14_phi_fu_3334_p4 <= ap_phi_mux_stride_13_phi_fu_3071_p4;
        else 
            ap_phi_mux_stride_14_phi_fu_3334_p4 <= stride_14_reg_3330;
        end if; 
    end process;


    ap_phi_mux_stride_15_phi_fu_3596_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_stride_14_phi_fu_3334_p4, stride_15_reg_3592)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_stride_15_phi_fu_3596_p4 <= ap_phi_mux_stride_14_phi_fu_3334_p4;
        else 
            ap_phi_mux_stride_15_phi_fu_3596_p4 <= stride_15_reg_3592;
        end if; 
    end process;


    ap_phi_mux_stride_16_phi_fu_3860_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_stride_15_phi_fu_3596_p4, stride_16_reg_3856)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_stride_16_phi_fu_3860_p4 <= ap_phi_mux_stride_15_phi_fu_3596_p4;
        else 
            ap_phi_mux_stride_16_phi_fu_3860_p4 <= stride_16_reg_3856;
        end if; 
    end process;


    ap_phi_mux_stride_17_phi_fu_4124_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_stride_16_phi_fu_3860_p4, stride_17_reg_4120)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_stride_17_phi_fu_4124_p4 <= ap_phi_mux_stride_16_phi_fu_3860_p4;
        else 
            ap_phi_mux_stride_17_phi_fu_4124_p4 <= stride_17_reg_4120;
        end if; 
    end process;


    ap_phi_mux_stride_18_phi_fu_4388_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_stride_17_phi_fu_4124_p4, stride_18_reg_4384)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_stride_18_phi_fu_4388_p4 <= ap_phi_mux_stride_17_phi_fu_4124_p4;
        else 
            ap_phi_mux_stride_18_phi_fu_4388_p4 <= stride_18_reg_4384;
        end if; 
    end process;


    ap_phi_mux_stride_19_phi_fu_4652_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_stride_18_phi_fu_4388_p4, stride_19_reg_4648)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_stride_19_phi_fu_4652_p4 <= ap_phi_mux_stride_18_phi_fu_4388_p4;
        else 
            ap_phi_mux_stride_19_phi_fu_4652_p4 <= stride_19_reg_4648;
        end if; 
    end process;


    ap_phi_mux_stride_20_phi_fu_4915_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_stride_19_phi_fu_4652_p4, stride_20_reg_4911)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_stride_20_phi_fu_4915_p4 <= ap_phi_mux_stride_19_phi_fu_4652_p4;
        else 
            ap_phi_mux_stride_20_phi_fu_4915_p4 <= stride_20_reg_4911;
        end if; 
    end process;


    ap_phi_mux_stride_21_phi_fu_5177_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_stride_20_phi_fu_4915_p4, stride_21_reg_5173)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_stride_21_phi_fu_5177_p4 <= ap_phi_mux_stride_20_phi_fu_4915_p4;
        else 
            ap_phi_mux_stride_21_phi_fu_5177_p4 <= stride_21_reg_5173;
        end if; 
    end process;


    ap_phi_mux_stride_22_phi_fu_5441_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_stride_21_phi_fu_5177_p4, stride_22_reg_5437)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_stride_22_phi_fu_5441_p4 <= ap_phi_mux_stride_21_phi_fu_5177_p4;
        else 
            ap_phi_mux_stride_22_phi_fu_5441_p4 <= stride_22_reg_5437;
        end if; 
    end process;


    ap_phi_mux_stride_23_phi_fu_5705_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_stride_22_phi_fu_5441_p4, stride_23_reg_5701)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_stride_23_phi_fu_5705_p4 <= ap_phi_mux_stride_22_phi_fu_5441_p4;
        else 
            ap_phi_mux_stride_23_phi_fu_5705_p4 <= stride_23_reg_5701;
        end if; 
    end process;


    ap_phi_mux_stride_24_phi_fu_5969_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_stride_23_phi_fu_5705_p4, stride_24_reg_5965)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_stride_24_phi_fu_5969_p4 <= ap_phi_mux_stride_23_phi_fu_5705_p4;
        else 
            ap_phi_mux_stride_24_phi_fu_5969_p4 <= stride_24_reg_5965;
        end if; 
    end process;


    ap_phi_mux_stride_25_phi_fu_6233_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_stride_24_phi_fu_5969_p4, stride_25_reg_6229)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_stride_25_phi_fu_6233_p4 <= ap_phi_mux_stride_24_phi_fu_5969_p4;
        else 
            ap_phi_mux_stride_25_phi_fu_6233_p4 <= stride_25_reg_6229;
        end if; 
    end process;


    ap_phi_mux_stride_26_phi_fu_6497_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_stride_25_phi_fu_6233_p4, stride_26_reg_6493)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_stride_26_phi_fu_6497_p4 <= ap_phi_mux_stride_25_phi_fu_6233_p4;
        else 
            ap_phi_mux_stride_26_phi_fu_6497_p4 <= stride_26_reg_6493;
        end if; 
    end process;


    ap_phi_mux_stride_27_phi_fu_6771_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_stride_26_phi_fu_6497_p4, stride_27_reg_6767)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_stride_27_phi_fu_6771_p4 <= ap_phi_mux_stride_26_phi_fu_6497_p4;
        else 
            ap_phi_mux_stride_27_phi_fu_6771_p4 <= stride_27_reg_6767;
        end if; 
    end process;


    ap_phi_mux_stride_5_phi_fu_1092_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, pad_4_cast_fu_7020_p1, ap_condition_220)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_220)) then 
                ap_phi_mux_stride_5_phi_fu_1092_p4 <= pad_4_cast_fu_7020_p1;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_16)) then 
                ap_phi_mux_stride_5_phi_fu_1092_p4 <= ap_const_lv2_2;
            else 
                ap_phi_mux_stride_5_phi_fu_1092_p4 <= "XX";
            end if;
        else 
            ap_phi_mux_stride_5_phi_fu_1092_p4 <= "XX";
        end if; 
    end process;


    ap_phi_mux_stride_6_phi_fu_1321_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_stride_5_phi_fu_1092_p4, ap_condition_216)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_216)) then 
                ap_phi_mux_stride_6_phi_fu_1321_p4 <= ap_phi_mux_stride_5_phi_fu_1092_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_15)) then 
                ap_phi_mux_stride_6_phi_fu_1321_p4 <= ap_const_lv2_1;
            else 
                ap_phi_mux_stride_6_phi_fu_1321_p4 <= "XX";
            end if;
        else 
            ap_phi_mux_stride_6_phi_fu_1321_p4 <= "XX";
        end if; 
    end process;


    ap_phi_mux_stride_7_phi_fu_1552_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_stride_6_phi_fu_1321_p4, ap_condition_212)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_212)) then 
                ap_phi_mux_stride_7_phi_fu_1552_p4 <= ap_phi_mux_stride_6_phi_fu_1321_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_14)) then 
                ap_phi_mux_stride_7_phi_fu_1552_p4 <= ap_const_lv2_2;
            else 
                ap_phi_mux_stride_7_phi_fu_1552_p4 <= "XX";
            end if;
        else 
            ap_phi_mux_stride_7_phi_fu_1552_p4 <= "XX";
        end if; 
    end process;


    ap_phi_mux_stride_8_phi_fu_1793_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_stride_7_phi_fu_1552_p4, ap_condition_208)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_208)) then 
                ap_phi_mux_stride_8_phi_fu_1793_p4 <= ap_phi_mux_stride_7_phi_fu_1552_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_13)) then 
                ap_phi_mux_stride_8_phi_fu_1793_p4 <= ap_const_lv2_0;
            else 
                ap_phi_mux_stride_8_phi_fu_1793_p4 <= "XX";
            end if;
        else 
            ap_phi_mux_stride_8_phi_fu_1793_p4 <= "XX";
        end if; 
    end process;


    ap_phi_mux_stride_9_phi_fu_2032_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_stride_8_phi_fu_1793_p4, ap_condition_204)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_204)) then 
                ap_phi_mux_stride_9_phi_fu_2032_p4 <= ap_phi_mux_stride_8_phi_fu_1793_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_12)) then 
                ap_phi_mux_stride_9_phi_fu_2032_p4 <= ap_const_lv2_1;
            else 
                ap_phi_mux_stride_9_phi_fu_2032_p4 <= "XX";
            end if;
        else 
            ap_phi_mux_stride_9_phi_fu_2032_p4 <= "XX";
        end if; 
    end process;


    ap_phi_mux_weight_base_10_phi_fu_2398_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_weight_base_9_phi_fu_2142_p4, ap_condition_200)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_200)) then 
                ap_phi_mux_weight_base_10_phi_fu_2398_p4 <= ap_phi_mux_weight_base_9_phi_fu_2142_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_11)) then 
                ap_phi_mux_weight_base_10_phi_fu_2398_p4 <= ap_const_lv12_1B5;
            else 
                ap_phi_mux_weight_base_10_phi_fu_2398_p4 <= "XXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_weight_base_10_phi_fu_2398_p4 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_weight_base_12_phi_fu_2927_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, weight_base_11_reg_2659, ap_CS_fsm_state2, weight_base_12_reg_2923)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_weight_base_12_phi_fu_2927_p4 <= weight_base_11_reg_2659;
        else 
            ap_phi_mux_weight_base_12_phi_fu_2927_p4 <= weight_base_12_reg_2923;
        end if; 
    end process;


    ap_phi_mux_weight_base_13_phi_fu_3191_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_weight_base_12_phi_fu_2927_p4, weight_base_13_reg_3187)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_weight_base_13_phi_fu_3191_p4 <= ap_phi_mux_weight_base_12_phi_fu_2927_p4;
        else 
            ap_phi_mux_weight_base_13_phi_fu_3191_p4 <= weight_base_13_reg_3187;
        end if; 
    end process;


    ap_phi_mux_weight_base_14_phi_fu_3453_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_weight_base_13_phi_fu_3191_p4, weight_base_14_reg_3449)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_weight_base_14_phi_fu_3453_p4 <= ap_phi_mux_weight_base_13_phi_fu_3191_p4;
        else 
            ap_phi_mux_weight_base_14_phi_fu_3453_p4 <= weight_base_14_reg_3449;
        end if; 
    end process;


    ap_phi_mux_weight_base_15_phi_fu_3716_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_weight_base_14_phi_fu_3453_p4, weight_base_15_reg_3712)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_weight_base_15_phi_fu_3716_p4 <= ap_phi_mux_weight_base_14_phi_fu_3453_p4;
        else 
            ap_phi_mux_weight_base_15_phi_fu_3716_p4 <= weight_base_15_reg_3712;
        end if; 
    end process;


    ap_phi_mux_weight_base_16_phi_fu_3980_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_weight_base_15_phi_fu_3716_p4, weight_base_16_reg_3976)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_weight_base_16_phi_fu_3980_p4 <= ap_phi_mux_weight_base_15_phi_fu_3716_p4;
        else 
            ap_phi_mux_weight_base_16_phi_fu_3980_p4 <= weight_base_16_reg_3976;
        end if; 
    end process;


    ap_phi_mux_weight_base_17_phi_fu_4244_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_weight_base_16_phi_fu_3980_p4, weight_base_17_reg_4240)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_weight_base_17_phi_fu_4244_p4 <= ap_phi_mux_weight_base_16_phi_fu_3980_p4;
        else 
            ap_phi_mux_weight_base_17_phi_fu_4244_p4 <= weight_base_17_reg_4240;
        end if; 
    end process;


    ap_phi_mux_weight_base_18_phi_fu_4508_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_weight_base_17_phi_fu_4244_p4, weight_base_18_reg_4504)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_weight_base_18_phi_fu_4508_p4 <= ap_phi_mux_weight_base_17_phi_fu_4244_p4;
        else 
            ap_phi_mux_weight_base_18_phi_fu_4508_p4 <= weight_base_18_reg_4504;
        end if; 
    end process;


    ap_phi_mux_weight_base_19_phi_fu_4772_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_weight_base_18_phi_fu_4508_p4, weight_base_19_reg_4768)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_weight_base_19_phi_fu_4772_p4 <= ap_phi_mux_weight_base_18_phi_fu_4508_p4;
        else 
            ap_phi_mux_weight_base_19_phi_fu_4772_p4 <= weight_base_19_reg_4768;
        end if; 
    end process;


    ap_phi_mux_weight_base_20_phi_fu_5034_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_weight_base_19_phi_fu_4772_p4, weight_base_20_reg_5030)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_weight_base_20_phi_fu_5034_p4 <= ap_phi_mux_weight_base_19_phi_fu_4772_p4;
        else 
            ap_phi_mux_weight_base_20_phi_fu_5034_p4 <= weight_base_20_reg_5030;
        end if; 
    end process;


    ap_phi_mux_weight_base_21_phi_fu_5297_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_weight_base_20_phi_fu_5034_p4, weight_base_21_reg_5293)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_weight_base_21_phi_fu_5297_p4 <= ap_phi_mux_weight_base_20_phi_fu_5034_p4;
        else 
            ap_phi_mux_weight_base_21_phi_fu_5297_p4 <= weight_base_21_reg_5293;
        end if; 
    end process;


    ap_phi_mux_weight_base_22_phi_fu_5561_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_weight_base_21_phi_fu_5297_p4, weight_base_22_reg_5557)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_weight_base_22_phi_fu_5561_p4 <= ap_phi_mux_weight_base_21_phi_fu_5297_p4;
        else 
            ap_phi_mux_weight_base_22_phi_fu_5561_p4 <= weight_base_22_reg_5557;
        end if; 
    end process;


    ap_phi_mux_weight_base_23_phi_fu_5825_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_weight_base_22_phi_fu_5561_p4, weight_base_23_reg_5821)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_weight_base_23_phi_fu_5825_p4 <= ap_phi_mux_weight_base_22_phi_fu_5561_p4;
        else 
            ap_phi_mux_weight_base_23_phi_fu_5825_p4 <= weight_base_23_reg_5821;
        end if; 
    end process;


    ap_phi_mux_weight_base_24_phi_fu_6089_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_weight_base_23_phi_fu_5825_p4, weight_base_24_reg_6085)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_weight_base_24_phi_fu_6089_p4 <= ap_phi_mux_weight_base_23_phi_fu_5825_p4;
        else 
            ap_phi_mux_weight_base_24_phi_fu_6089_p4 <= weight_base_24_reg_6085;
        end if; 
    end process;


    ap_phi_mux_weight_base_25_phi_fu_6353_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_weight_base_24_phi_fu_6089_p4, weight_base_25_reg_6349)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_weight_base_25_phi_fu_6353_p4 <= ap_phi_mux_weight_base_24_phi_fu_6089_p4;
        else 
            ap_phi_mux_weight_base_25_phi_fu_6353_p4 <= weight_base_25_reg_6349;
        end if; 
    end process;


    ap_phi_mux_weight_base_26_phi_fu_6629_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_weight_base_25_phi_fu_6353_p4, weight_base_26_reg_6625)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_weight_base_26_phi_fu_6629_p4 <= ap_phi_mux_weight_base_25_phi_fu_6353_p4;
        else 
            ap_phi_mux_weight_base_26_phi_fu_6629_p4 <= weight_base_26_reg_6625;
        end if; 
    end process;


    ap_phi_mux_weight_base_27_phi_fu_6901_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_weight_base_26_phi_fu_6629_p4, weight_base_27_reg_6897)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_weight_base_27_phi_fu_6901_p4 <= ap_phi_mux_weight_base_26_phi_fu_6629_p4;
        else 
            ap_phi_mux_weight_base_27_phi_fu_6901_p4 <= weight_base_27_reg_6897;
        end if; 
    end process;


    ap_phi_mux_weight_base_3_phi_fu_786_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_condition_228)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_228)) then 
                ap_phi_mux_weight_base_3_phi_fu_786_p4 <= ap_const_lv12_0;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_18)) then 
                ap_phi_mux_weight_base_3_phi_fu_786_p4 <= ap_const_lv12_895;
            else 
                ap_phi_mux_weight_base_3_phi_fu_786_p4 <= "XXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_weight_base_3_phi_fu_786_p4 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_weight_base_4_phi_fu_972_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_weight_base_3_phi_fu_786_p4, ap_condition_224)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_224)) then 
                ap_phi_mux_weight_base_4_phi_fu_972_p4 <= ap_phi_mux_weight_base_3_phi_fu_786_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_17)) then 
                ap_phi_mux_weight_base_4_phi_fu_972_p4 <= ap_const_lv12_655;
            else 
                ap_phi_mux_weight_base_4_phi_fu_972_p4 <= "XXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_weight_base_4_phi_fu_972_p4 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_weight_base_5_phi_fu_1200_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_weight_base_4_phi_fu_972_p4, ap_condition_220)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_220)) then 
                ap_phi_mux_weight_base_5_phi_fu_1200_p4 <= ap_phi_mux_weight_base_4_phi_fu_972_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_16)) then 
                ap_phi_mux_weight_base_5_phi_fu_1200_p4 <= ap_const_lv12_635;
            else 
                ap_phi_mux_weight_base_5_phi_fu_1200_p4 <= "XXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_weight_base_5_phi_fu_1200_p4 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_weight_base_6_phi_fu_1431_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_weight_base_5_phi_fu_1200_p4, ap_condition_216)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_216)) then 
                ap_phi_mux_weight_base_6_phi_fu_1431_p4 <= ap_phi_mux_weight_base_5_phi_fu_1200_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_15)) then 
                ap_phi_mux_weight_base_6_phi_fu_1431_p4 <= ap_const_lv12_3F5;
            else 
                ap_phi_mux_weight_base_6_phi_fu_1431_p4 <= "XXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_weight_base_6_phi_fu_1431_p4 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_weight_base_7_phi_fu_1662_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_weight_base_6_phi_fu_1431_p4, ap_condition_212)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_212)) then 
                ap_phi_mux_weight_base_7_phi_fu_1662_p4 <= ap_phi_mux_weight_base_6_phi_fu_1431_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_14)) then 
                ap_phi_mux_weight_base_7_phi_fu_1662_p4 <= ap_const_lv12_2D5;
            else 
                ap_phi_mux_weight_base_7_phi_fu_1662_p4 <= "XXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_weight_base_7_phi_fu_1662_p4 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_weight_base_8_phi_fu_1901_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_weight_base_7_phi_fu_1662_p4, ap_condition_208)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_208)) then 
                ap_phi_mux_weight_base_8_phi_fu_1901_p4 <= ap_phi_mux_weight_base_7_phi_fu_1662_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_13)) then 
                ap_phi_mux_weight_base_8_phi_fu_1901_p4 <= ap_const_lv12_0;
            else 
                ap_phi_mux_weight_base_8_phi_fu_1901_p4 <= "XXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_weight_base_8_phi_fu_1901_p4 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_weight_base_9_phi_fu_2142_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_weight_base_8_phi_fu_1901_p4, ap_condition_204)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_204)) then 
                ap_phi_mux_weight_base_9_phi_fu_2142_p4 <= ap_phi_mux_weight_base_8_phi_fu_1901_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_12)) then 
                ap_phi_mux_weight_base_9_phi_fu_2142_p4 <= ap_const_lv12_245;
            else 
                ap_phi_mux_weight_base_9_phi_fu_2142_p4 <= "XXXXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_weight_base_9_phi_fu_2142_p4 <= "XXXXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_weight_size_10_phi_fu_2410_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_weight_size_9_phi_fu_2153_p4, ap_condition_200)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_200)) then 
                ap_phi_mux_weight_size_10_phi_fu_2410_p4 <= ap_phi_mux_weight_size_9_phi_fu_2153_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_11)) then 
                ap_phi_mux_weight_size_10_phi_fu_2410_p4 <= ap_const_lv10_90;
            else 
                ap_phi_mux_weight_size_10_phi_fu_2410_p4 <= "XXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_weight_size_10_phi_fu_2410_p4 <= "XXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_weight_size_12_phi_fu_2939_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, weight_size_11_reg_2671, ap_CS_fsm_state2, weight_size_12_reg_2935)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_weight_size_12_phi_fu_2939_p4 <= weight_size_11_reg_2671;
        else 
            ap_phi_mux_weight_size_12_phi_fu_2939_p4 <= weight_size_12_reg_2935;
        end if; 
    end process;


    ap_phi_mux_weight_size_13_phi_fu_3203_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_weight_size_12_phi_fu_2939_p4, weight_size_13_reg_3199)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_weight_size_13_phi_fu_3203_p4 <= ap_phi_mux_weight_size_12_phi_fu_2939_p4;
        else 
            ap_phi_mux_weight_size_13_phi_fu_3203_p4 <= weight_size_13_reg_3199;
        end if; 
    end process;


    ap_phi_mux_weight_size_14_phi_fu_3465_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_weight_size_13_phi_fu_3203_p4, weight_size_14_reg_3461)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_weight_size_14_phi_fu_3465_p4 <= ap_phi_mux_weight_size_13_phi_fu_3203_p4;
        else 
            ap_phi_mux_weight_size_14_phi_fu_3465_p4 <= weight_size_14_reg_3461;
        end if; 
    end process;


    ap_phi_mux_weight_size_15_phi_fu_3728_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_weight_size_14_phi_fu_3465_p4, weight_size_15_reg_3724)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_weight_size_15_phi_fu_3728_p4 <= ap_phi_mux_weight_size_14_phi_fu_3465_p4;
        else 
            ap_phi_mux_weight_size_15_phi_fu_3728_p4 <= weight_size_15_reg_3724;
        end if; 
    end process;


    ap_phi_mux_weight_size_16_phi_fu_3992_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_weight_size_15_phi_fu_3728_p4, weight_size_16_reg_3988)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_weight_size_16_phi_fu_3992_p4 <= ap_phi_mux_weight_size_15_phi_fu_3728_p4;
        else 
            ap_phi_mux_weight_size_16_phi_fu_3992_p4 <= weight_size_16_reg_3988;
        end if; 
    end process;


    ap_phi_mux_weight_size_17_phi_fu_4256_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_weight_size_16_phi_fu_3992_p4, weight_size_17_reg_4252)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_weight_size_17_phi_fu_4256_p4 <= ap_phi_mux_weight_size_16_phi_fu_3992_p4;
        else 
            ap_phi_mux_weight_size_17_phi_fu_4256_p4 <= weight_size_17_reg_4252;
        end if; 
    end process;


    ap_phi_mux_weight_size_18_phi_fu_4520_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_weight_size_17_phi_fu_4256_p4, weight_size_18_reg_4516)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_weight_size_18_phi_fu_4520_p4 <= ap_phi_mux_weight_size_17_phi_fu_4256_p4;
        else 
            ap_phi_mux_weight_size_18_phi_fu_4520_p4 <= weight_size_18_reg_4516;
        end if; 
    end process;


    ap_phi_mux_weight_size_19_phi_fu_4784_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_weight_size_18_phi_fu_4520_p4, weight_size_19_reg_4780)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_weight_size_19_phi_fu_4784_p4 <= ap_phi_mux_weight_size_18_phi_fu_4520_p4;
        else 
            ap_phi_mux_weight_size_19_phi_fu_4784_p4 <= weight_size_19_reg_4780;
        end if; 
    end process;


    ap_phi_mux_weight_size_20_phi_fu_5046_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_weight_size_19_phi_fu_4784_p4, weight_size_20_reg_5042)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_weight_size_20_phi_fu_5046_p4 <= ap_phi_mux_weight_size_19_phi_fu_4784_p4;
        else 
            ap_phi_mux_weight_size_20_phi_fu_5046_p4 <= weight_size_20_reg_5042;
        end if; 
    end process;


    ap_phi_mux_weight_size_21_phi_fu_5309_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_weight_size_20_phi_fu_5046_p4, weight_size_21_reg_5305)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_weight_size_21_phi_fu_5309_p4 <= ap_phi_mux_weight_size_20_phi_fu_5046_p4;
        else 
            ap_phi_mux_weight_size_21_phi_fu_5309_p4 <= weight_size_21_reg_5305;
        end if; 
    end process;


    ap_phi_mux_weight_size_22_phi_fu_5573_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_weight_size_21_phi_fu_5309_p4, weight_size_22_reg_5569)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_weight_size_22_phi_fu_5573_p4 <= ap_phi_mux_weight_size_21_phi_fu_5309_p4;
        else 
            ap_phi_mux_weight_size_22_phi_fu_5573_p4 <= weight_size_22_reg_5569;
        end if; 
    end process;


    ap_phi_mux_weight_size_23_phi_fu_5837_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_weight_size_22_phi_fu_5573_p4, weight_size_23_reg_5833)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_weight_size_23_phi_fu_5837_p4 <= ap_phi_mux_weight_size_22_phi_fu_5573_p4;
        else 
            ap_phi_mux_weight_size_23_phi_fu_5837_p4 <= weight_size_23_reg_5833;
        end if; 
    end process;


    ap_phi_mux_weight_size_24_phi_fu_6101_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_weight_size_23_phi_fu_5837_p4, weight_size_24_reg_6097)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_weight_size_24_phi_fu_6101_p4 <= ap_phi_mux_weight_size_23_phi_fu_5837_p4;
        else 
            ap_phi_mux_weight_size_24_phi_fu_6101_p4 <= weight_size_24_reg_6097;
        end if; 
    end process;


    ap_phi_mux_weight_size_25_phi_fu_6365_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_weight_size_24_phi_fu_6101_p4, weight_size_25_reg_6361)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_weight_size_25_phi_fu_6365_p4 <= ap_phi_mux_weight_size_24_phi_fu_6101_p4;
        else 
            ap_phi_mux_weight_size_25_phi_fu_6365_p4 <= weight_size_25_reg_6361;
        end if; 
    end process;


    ap_phi_mux_weight_size_26_phi_fu_6641_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_weight_size_25_phi_fu_6365_p4, weight_size_26_reg_6637)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_weight_size_26_phi_fu_6641_p4 <= ap_phi_mux_weight_size_25_phi_fu_6365_p4;
        else 
            ap_phi_mux_weight_size_26_phi_fu_6641_p4 <= weight_size_26_reg_6637;
        end if; 
    end process;


    ap_phi_mux_weight_size_27_phi_fu_6913_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_weight_size_26_phi_fu_6641_p4, weight_size_27_reg_6909)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_weight_size_27_phi_fu_6913_p4 <= ap_phi_mux_weight_size_26_phi_fu_6641_p4;
        else 
            ap_phi_mux_weight_size_27_phi_fu_6913_p4 <= weight_size_27_reg_6909;
        end if; 
    end process;


    ap_phi_mux_weight_size_3_phi_fu_797_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_condition_228)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_228)) then 
                ap_phi_mux_weight_size_3_phi_fu_797_p4 <= ap_const_lv10_0;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_18)) then 
                ap_phi_mux_weight_size_3_phi_fu_797_p4 <= ap_const_lv10_240;
            else 
                ap_phi_mux_weight_size_3_phi_fu_797_p4 <= "XXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_weight_size_3_phi_fu_797_p4 <= "XXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_weight_size_4_phi_fu_983_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_weight_size_3_phi_fu_797_p4, ap_condition_224)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_224)) then 
                ap_phi_mux_weight_size_4_phi_fu_983_p4 <= ap_phi_mux_weight_size_3_phi_fu_797_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_17)) then 
                ap_phi_mux_weight_size_4_phi_fu_983_p4 <= ap_const_lv10_240;
            else 
                ap_phi_mux_weight_size_4_phi_fu_983_p4 <= "XXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_weight_size_4_phi_fu_983_p4 <= "XXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_weight_size_5_phi_fu_1211_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_weight_size_4_phi_fu_983_p4, ap_condition_220)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_220)) then 
                ap_phi_mux_weight_size_5_phi_fu_1211_p4 <= ap_phi_mux_weight_size_4_phi_fu_983_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_16)) then 
                ap_phi_mux_weight_size_5_phi_fu_1211_p4 <= ap_const_lv10_20;
            else 
                ap_phi_mux_weight_size_5_phi_fu_1211_p4 <= "XXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_weight_size_5_phi_fu_1211_p4 <= "XXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_weight_size_6_phi_fu_1442_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_weight_size_5_phi_fu_1211_p4, ap_condition_216)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_216)) then 
                ap_phi_mux_weight_size_6_phi_fu_1442_p4 <= ap_phi_mux_weight_size_5_phi_fu_1211_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_15)) then 
                ap_phi_mux_weight_size_6_phi_fu_1442_p4 <= ap_const_lv10_240;
            else 
                ap_phi_mux_weight_size_6_phi_fu_1442_p4 <= "XXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_weight_size_6_phi_fu_1442_p4 <= "XXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_weight_size_7_phi_fu_1673_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_weight_size_6_phi_fu_1442_p4, ap_condition_212)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_212)) then 
                ap_phi_mux_weight_size_7_phi_fu_1673_p4 <= ap_phi_mux_weight_size_6_phi_fu_1442_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_14)) then 
                ap_phi_mux_weight_size_7_phi_fu_1673_p4 <= ap_const_lv10_120;
            else 
                ap_phi_mux_weight_size_7_phi_fu_1673_p4 <= "XXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_weight_size_7_phi_fu_1673_p4 <= "XXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_weight_size_8_phi_fu_1912_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_weight_size_7_phi_fu_1673_p4, ap_condition_208)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_208)) then 
                ap_phi_mux_weight_size_8_phi_fu_1912_p4 <= ap_phi_mux_weight_size_7_phi_fu_1673_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_13)) then 
                ap_phi_mux_weight_size_8_phi_fu_1912_p4 <= ap_const_lv10_0;
            else 
                ap_phi_mux_weight_size_8_phi_fu_1912_p4 <= "XXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_weight_size_8_phi_fu_1912_p4 <= "XXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_weight_size_9_phi_fu_2153_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_weight_size_8_phi_fu_1912_p4, ap_condition_204)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_204)) then 
                ap_phi_mux_weight_size_9_phi_fu_2153_p4 <= ap_phi_mux_weight_size_8_phi_fu_1912_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_12)) then 
                ap_phi_mux_weight_size_9_phi_fu_2153_p4 <= ap_const_lv10_90;
            else 
                ap_phi_mux_weight_size_9_phi_fu_2153_p4 <= "XXXXXXXXXX";
            end if;
        else 
            ap_phi_mux_weight_size_9_phi_fu_2153_p4 <= "XXXXXXXXXX";
        end if; 
    end process;


    ap_phi_mux_write_flag24_0_phi_fu_447_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_condition_240)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1B)) then 
                ap_phi_mux_write_flag24_0_phi_fu_447_p4 <= ap_const_lv1_1;
            elsif ((ap_const_boolean_1 = ap_condition_240)) then 
                ap_phi_mux_write_flag24_0_phi_fu_447_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_write_flag24_0_phi_fu_447_p4 <= "X";
            end if;
        else 
            ap_phi_mux_write_flag24_0_phi_fu_447_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_write_flag24_10_phi_fu_2230_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_write_flag24_9_phi_fu_1988_p4, ap_condition_200)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_200)) then 
                ap_phi_mux_write_flag24_10_phi_fu_2230_p4 <= ap_phi_mux_write_flag24_9_phi_fu_1988_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_11)) then 
                ap_phi_mux_write_flag24_10_phi_fu_2230_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_write_flag24_10_phi_fu_2230_p4 <= "X";
            end if;
        else 
            ap_phi_mux_write_flag24_10_phi_fu_2230_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_write_flag24_12_phi_fu_2759_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, write_flag24_11_reg_2491, write_flag24_12_reg_2755, ap_CS_fsm_state2)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_F)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_write_flag24_12_phi_fu_2759_p4 <= write_flag24_11_reg_2491;
        else 
            ap_phi_mux_write_flag24_12_phi_fu_2759_p4 <= write_flag24_12_reg_2755;
        end if; 
    end process;


    ap_phi_mux_write_flag24_13_phi_fu_3023_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_write_flag24_12_phi_fu_2759_p4, ap_CS_fsm_state2, write_flag24_13_reg_3019)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_E)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_write_flag24_13_phi_fu_3023_p4 <= ap_phi_mux_write_flag24_12_phi_fu_2759_p4;
        else 
            ap_phi_mux_write_flag24_13_phi_fu_3023_p4 <= write_flag24_13_reg_3019;
        end if; 
    end process;


    ap_phi_mux_write_flag24_14_phi_fu_3286_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_write_flag24_13_phi_fu_3023_p4, write_flag24_14_reg_3282)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_D)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_write_flag24_14_phi_fu_3286_p4 <= ap_phi_mux_write_flag24_13_phi_fu_3023_p4;
        else 
            ap_phi_mux_write_flag24_14_phi_fu_3286_p4 <= write_flag24_14_reg_3282;
        end if; 
    end process;


    ap_phi_mux_write_flag24_15_phi_fu_3548_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_write_flag24_14_phi_fu_3286_p4, write_flag24_15_reg_3544)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_C)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_write_flag24_15_phi_fu_3548_p4 <= ap_phi_mux_write_flag24_14_phi_fu_3286_p4;
        else 
            ap_phi_mux_write_flag24_15_phi_fu_3548_p4 <= write_flag24_15_reg_3544;
        end if; 
    end process;


    ap_phi_mux_write_flag24_16_phi_fu_3812_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_write_flag24_15_phi_fu_3548_p4, write_flag24_16_reg_3808)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_B)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_write_flag24_16_phi_fu_3812_p4 <= ap_phi_mux_write_flag24_15_phi_fu_3548_p4;
        else 
            ap_phi_mux_write_flag24_16_phi_fu_3812_p4 <= write_flag24_16_reg_3808;
        end if; 
    end process;


    ap_phi_mux_write_flag24_17_phi_fu_4076_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_write_flag24_16_phi_fu_3812_p4, write_flag24_17_reg_4072)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_A)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_write_flag24_17_phi_fu_4076_p4 <= ap_phi_mux_write_flag24_16_phi_fu_3812_p4;
        else 
            ap_phi_mux_write_flag24_17_phi_fu_4076_p4 <= write_flag24_17_reg_4072;
        end if; 
    end process;


    ap_phi_mux_write_flag24_18_phi_fu_4340_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_write_flag24_17_phi_fu_4076_p4, write_flag24_18_reg_4336)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_9)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_write_flag24_18_phi_fu_4340_p4 <= ap_phi_mux_write_flag24_17_phi_fu_4076_p4;
        else 
            ap_phi_mux_write_flag24_18_phi_fu_4340_p4 <= write_flag24_18_reg_4336;
        end if; 
    end process;


    ap_phi_mux_write_flag24_19_phi_fu_4604_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_write_flag24_18_phi_fu_4340_p4, write_flag24_19_reg_4600)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_8)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_write_flag24_19_phi_fu_4604_p4 <= ap_phi_mux_write_flag24_18_phi_fu_4340_p4;
        else 
            ap_phi_mux_write_flag24_19_phi_fu_4604_p4 <= write_flag24_19_reg_4600;
        end if; 
    end process;


    ap_phi_mux_write_flag24_1_phi_fu_458_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_write_flag24_0_phi_fu_447_p4, ap_condition_236)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_236)) then 
                ap_phi_mux_write_flag24_1_phi_fu_458_p4 <= ap_phi_mux_write_flag24_0_phi_fu_447_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1A)) then 
                ap_phi_mux_write_flag24_1_phi_fu_458_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_write_flag24_1_phi_fu_458_p4 <= "X";
            end if;
        else 
            ap_phi_mux_write_flag24_1_phi_fu_458_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_write_flag24_20_phi_fu_4867_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_write_flag24_19_phi_fu_4604_p4, write_flag24_20_reg_4863)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_7)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_write_flag24_20_phi_fu_4867_p4 <= ap_phi_mux_write_flag24_19_phi_fu_4604_p4;
        else 
            ap_phi_mux_write_flag24_20_phi_fu_4867_p4 <= write_flag24_20_reg_4863;
        end if; 
    end process;


    ap_phi_mux_write_flag24_21_phi_fu_5129_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_write_flag24_20_phi_fu_4867_p4, write_flag24_21_reg_5125)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_6)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_write_flag24_21_phi_fu_5129_p4 <= ap_phi_mux_write_flag24_20_phi_fu_4867_p4;
        else 
            ap_phi_mux_write_flag24_21_phi_fu_5129_p4 <= write_flag24_21_reg_5125;
        end if; 
    end process;


    ap_phi_mux_write_flag24_22_phi_fu_5393_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_write_flag24_21_phi_fu_5129_p4, write_flag24_22_reg_5389)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_5)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_write_flag24_22_phi_fu_5393_p4 <= ap_phi_mux_write_flag24_21_phi_fu_5129_p4;
        else 
            ap_phi_mux_write_flag24_22_phi_fu_5393_p4 <= write_flag24_22_reg_5389;
        end if; 
    end process;


    ap_phi_mux_write_flag24_23_phi_fu_5657_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_write_flag24_22_phi_fu_5393_p4, write_flag24_23_reg_5653)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_4)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_write_flag24_23_phi_fu_5657_p4 <= ap_phi_mux_write_flag24_22_phi_fu_5393_p4;
        else 
            ap_phi_mux_write_flag24_23_phi_fu_5657_p4 <= write_flag24_23_reg_5653;
        end if; 
    end process;


    ap_phi_mux_write_flag24_24_phi_fu_5921_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_write_flag24_23_phi_fu_5657_p4, write_flag24_24_reg_5917)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_3)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_write_flag24_24_phi_fu_5921_p4 <= ap_phi_mux_write_flag24_23_phi_fu_5657_p4;
        else 
            ap_phi_mux_write_flag24_24_phi_fu_5921_p4 <= write_flag24_24_reg_5917;
        end if; 
    end process;


    ap_phi_mux_write_flag24_25_phi_fu_6185_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_write_flag24_24_phi_fu_5921_p4, write_flag24_25_reg_6181)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_2)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_write_flag24_25_phi_fu_6185_p4 <= ap_phi_mux_write_flag24_24_phi_fu_5921_p4;
        else 
            ap_phi_mux_write_flag24_25_phi_fu_6185_p4 <= write_flag24_25_reg_6181;
        end if; 
    end process;


    ap_phi_mux_write_flag24_26_phi_fu_6449_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_write_flag24_25_phi_fu_6185_p4, write_flag24_26_reg_6445)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_1)) and not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_write_flag24_26_phi_fu_6449_p4 <= ap_phi_mux_write_flag24_25_phi_fu_6185_p4;
        else 
            ap_phi_mux_write_flag24_26_phi_fu_6449_p4 <= write_flag24_26_reg_6445;
        end if; 
    end process;


    ap_phi_mux_write_flag24_27_phi_fu_6724_p4_assign_proc : process(layer_cnt_read_1_read_fu_438_p2, ap_CS_fsm_state2, ap_phi_mux_write_flag24_26_phi_fu_6449_p4, write_flag24_27_reg_6720)
    begin
        if ((not((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_0)) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_phi_mux_write_flag24_27_phi_fu_6724_p4 <= ap_phi_mux_write_flag24_26_phi_fu_6449_p4;
        else 
            ap_phi_mux_write_flag24_27_phi_fu_6724_p4 <= write_flag24_27_reg_6720;
        end if; 
    end process;


    ap_phi_mux_write_flag24_2_phi_fu_557_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_write_flag24_1_phi_fu_458_p4, ap_condition_232)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_232)) then 
                ap_phi_mux_write_flag24_2_phi_fu_557_p4 <= ap_phi_mux_write_flag24_1_phi_fu_458_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_19)) then 
                ap_phi_mux_write_flag24_2_phi_fu_557_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_write_flag24_2_phi_fu_557_p4 <= "X";
            end if;
        else 
            ap_phi_mux_write_flag24_2_phi_fu_557_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_write_flag24_3_phi_fu_687_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_write_flag24_2_phi_fu_557_p4, ap_condition_228)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_228)) then 
                ap_phi_mux_write_flag24_3_phi_fu_687_p4 <= ap_phi_mux_write_flag24_2_phi_fu_557_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_18)) then 
                ap_phi_mux_write_flag24_3_phi_fu_687_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_write_flag24_3_phi_fu_687_p4 <= "X";
            end if;
        else 
            ap_phi_mux_write_flag24_3_phi_fu_687_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_write_flag24_4_phi_fu_862_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_write_flag24_3_phi_fu_687_p4, ap_condition_224)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_224)) then 
                ap_phi_mux_write_flag24_4_phi_fu_862_p4 <= ap_phi_mux_write_flag24_3_phi_fu_687_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_17)) then 
                ap_phi_mux_write_flag24_4_phi_fu_862_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_write_flag24_4_phi_fu_862_p4 <= "X";
            end if;
        else 
            ap_phi_mux_write_flag24_4_phi_fu_862_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_write_flag24_5_phi_fu_1048_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_write_flag24_4_phi_fu_862_p4, ap_condition_220)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_220)) then 
                ap_phi_mux_write_flag24_5_phi_fu_1048_p4 <= ap_phi_mux_write_flag24_4_phi_fu_862_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_16)) then 
                ap_phi_mux_write_flag24_5_phi_fu_1048_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_write_flag24_5_phi_fu_1048_p4 <= "X";
            end if;
        else 
            ap_phi_mux_write_flag24_5_phi_fu_1048_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_write_flag24_6_phi_fu_1277_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_write_flag24_5_phi_fu_1048_p4, ap_condition_216)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_216)) then 
                ap_phi_mux_write_flag24_6_phi_fu_1277_p4 <= ap_phi_mux_write_flag24_5_phi_fu_1048_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_15)) then 
                ap_phi_mux_write_flag24_6_phi_fu_1277_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_write_flag24_6_phi_fu_1277_p4 <= "X";
            end if;
        else 
            ap_phi_mux_write_flag24_6_phi_fu_1277_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_write_flag24_7_phi_fu_1508_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_write_flag24_6_phi_fu_1277_p4, ap_condition_212)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_212)) then 
                ap_phi_mux_write_flag24_7_phi_fu_1508_p4 <= ap_phi_mux_write_flag24_6_phi_fu_1277_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_14)) then 
                ap_phi_mux_write_flag24_7_phi_fu_1508_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_write_flag24_7_phi_fu_1508_p4 <= "X";
            end if;
        else 
            ap_phi_mux_write_flag24_7_phi_fu_1508_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_write_flag24_8_phi_fu_1749_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_write_flag24_7_phi_fu_1508_p4, ap_condition_208)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_208)) then 
                ap_phi_mux_write_flag24_8_phi_fu_1749_p4 <= ap_phi_mux_write_flag24_7_phi_fu_1508_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_13)) then 
                ap_phi_mux_write_flag24_8_phi_fu_1749_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_write_flag24_8_phi_fu_1749_p4 <= "X";
            end if;
        else 
            ap_phi_mux_write_flag24_8_phi_fu_1749_p4 <= "X";
        end if; 
    end process;


    ap_phi_mux_write_flag24_9_phi_fu_1988_p4_assign_proc : process(ap_CS_fsm_state1, layer_cnt_read_1_read_fu_438_p2, ap_phi_mux_write_flag24_8_phi_fu_1749_p4, ap_condition_204)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
            if ((ap_const_boolean_1 = ap_condition_204)) then 
                ap_phi_mux_write_flag24_9_phi_fu_1988_p4 <= ap_phi_mux_write_flag24_8_phi_fu_1749_p4;
            elsif ((layer_cnt_read_1_read_fu_438_p2 = ap_const_lv32_12)) then 
                ap_phi_mux_write_flag24_9_phi_fu_1988_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_write_flag24_9_phi_fu_1988_p4 <= "X";
            end if;
        else 
            ap_phi_mux_write_flag24_9_phi_fu_1988_p4 <= "X";
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_return_0_assign_proc : process(ap_CS_fsm_state2, select_ln1305_fu_7201_p3, ap_return_0_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ap_return_0 <= select_ln1305_fu_7201_p3;
        else 
            ap_return_0 <= ap_return_0_preg;
        end if; 
    end process;


    ap_return_1_assign_proc : process(ap_CS_fsm_state2, select_ln1305_1_fu_7208_p3, ap_return_1_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ap_return_1 <= select_ln1305_1_fu_7208_p3;
        else 
            ap_return_1 <= ap_return_1_preg;
        end if; 
    end process;


    ap_return_10_assign_proc : process(ap_CS_fsm_state2, select_ln1305_10_fu_7271_p3, ap_return_10_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ap_return_10 <= select_ln1305_10_fu_7271_p3;
        else 
            ap_return_10 <= ap_return_10_preg;
        end if; 
    end process;


    ap_return_11_assign_proc : process(ap_CS_fsm_state2, select_ln1305_11_fu_7278_p3, ap_return_11_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ap_return_11 <= select_ln1305_11_fu_7278_p3;
        else 
            ap_return_11 <= ap_return_11_preg;
        end if; 
    end process;


    ap_return_12_assign_proc : process(ap_CS_fsm_state2, select_ln1305_12_fu_7285_p3, ap_return_12_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ap_return_12 <= select_ln1305_12_fu_7285_p3;
        else 
            ap_return_12 <= ap_return_12_preg;
        end if; 
    end process;


    ap_return_13_assign_proc : process(ap_CS_fsm_state2, select_ln1305_13_fu_7292_p3, ap_return_13_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ap_return_13 <= select_ln1305_13_fu_7292_p3;
        else 
            ap_return_13 <= ap_return_13_preg;
        end if; 
    end process;


    ap_return_14_assign_proc : process(ap_CS_fsm_state2, select_ln1305_14_fu_7299_p3, ap_return_14_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ap_return_14 <= select_ln1305_14_fu_7299_p3;
        else 
            ap_return_14 <= ap_return_14_preg;
        end if; 
    end process;


    ap_return_15_assign_proc : process(ap_CS_fsm_state2, select_ln1305_15_fu_7306_p3, ap_return_15_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ap_return_15 <= select_ln1305_15_fu_7306_p3;
        else 
            ap_return_15 <= ap_return_15_preg;
        end if; 
    end process;


    ap_return_16_assign_proc : process(ap_CS_fsm_state2, select_ln1305_16_fu_7313_p3, ap_return_16_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ap_return_16 <= select_ln1305_16_fu_7313_p3;
        else 
            ap_return_16 <= ap_return_16_preg;
        end if; 
    end process;


    ap_return_17_assign_proc : process(ap_CS_fsm_state2, select_ln1305_17_fu_7320_p3, ap_return_17_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ap_return_17 <= select_ln1305_17_fu_7320_p3;
        else 
            ap_return_17 <= ap_return_17_preg;
        end if; 
    end process;


    ap_return_18_assign_proc : process(ap_CS_fsm_state2, select_ln1305_18_fu_7327_p3, ap_return_18_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ap_return_18 <= select_ln1305_18_fu_7327_p3;
        else 
            ap_return_18 <= ap_return_18_preg;
        end if; 
    end process;


    ap_return_19_assign_proc : process(ap_CS_fsm_state2, select_ln1305_19_fu_7334_p3, ap_return_19_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ap_return_19 <= select_ln1305_19_fu_7334_p3;
        else 
            ap_return_19 <= ap_return_19_preg;
        end if; 
    end process;


    ap_return_2_assign_proc : process(ap_CS_fsm_state2, select_ln1305_2_fu_7215_p3, ap_return_2_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ap_return_2 <= select_ln1305_2_fu_7215_p3;
        else 
            ap_return_2 <= ap_return_2_preg;
        end if; 
    end process;


    ap_return_20_assign_proc : process(ap_CS_fsm_state2, select_ln1305_20_fu_7341_p3, ap_return_20_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ap_return_20 <= select_ln1305_20_fu_7341_p3;
        else 
            ap_return_20 <= ap_return_20_preg;
        end if; 
    end process;


    ap_return_21_assign_proc : process(ap_CS_fsm_state2, select_ln1305_21_fu_7348_p3, ap_return_21_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ap_return_21 <= select_ln1305_21_fu_7348_p3;
        else 
            ap_return_21 <= ap_return_21_preg;
        end if; 
    end process;


    ap_return_22_assign_proc : process(ap_CS_fsm_state2, select_ln1305_22_fu_7355_p3, ap_return_22_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ap_return_22 <= select_ln1305_22_fu_7355_p3;
        else 
            ap_return_22 <= ap_return_22_preg;
        end if; 
    end process;


    ap_return_23_assign_proc : process(ap_CS_fsm_state2, select_ln1305_23_fu_7362_p3, ap_return_23_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ap_return_23 <= select_ln1305_23_fu_7362_p3;
        else 
            ap_return_23 <= ap_return_23_preg;
        end if; 
    end process;


    ap_return_24_assign_proc : process(ap_CS_fsm_state2, select_ln1305_24_fu_7369_p3, ap_return_24_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ap_return_24 <= select_ln1305_24_fu_7369_p3;
        else 
            ap_return_24 <= ap_return_24_preg;
        end if; 
    end process;


    ap_return_3_assign_proc : process(ap_CS_fsm_state2, select_ln1305_3_fu_7222_p3, ap_return_3_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ap_return_3 <= select_ln1305_3_fu_7222_p3;
        else 
            ap_return_3 <= ap_return_3_preg;
        end if; 
    end process;


    ap_return_4_assign_proc : process(ap_CS_fsm_state2, select_ln1305_4_fu_7229_p3, ap_return_4_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ap_return_4 <= select_ln1305_4_fu_7229_p3;
        else 
            ap_return_4 <= ap_return_4_preg;
        end if; 
    end process;


    ap_return_5_assign_proc : process(ap_CS_fsm_state2, select_ln1305_5_fu_7236_p3, ap_return_5_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ap_return_5 <= select_ln1305_5_fu_7236_p3;
        else 
            ap_return_5 <= ap_return_5_preg;
        end if; 
    end process;


    ap_return_6_assign_proc : process(ap_CS_fsm_state2, select_ln1305_6_fu_7243_p3, ap_return_6_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ap_return_6 <= select_ln1305_6_fu_7243_p3;
        else 
            ap_return_6 <= ap_return_6_preg;
        end if; 
    end process;


    ap_return_7_assign_proc : process(ap_CS_fsm_state2, select_ln1305_7_fu_7250_p3, ap_return_7_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ap_return_7 <= select_ln1305_7_fu_7250_p3;
        else 
            ap_return_7 <= ap_return_7_preg;
        end if; 
    end process;


    ap_return_8_assign_proc : process(ap_CS_fsm_state2, select_ln1305_8_fu_7257_p3, ap_return_8_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ap_return_8 <= select_ln1305_8_fu_7257_p3;
        else 
            ap_return_8 <= ap_return_8_preg;
        end if; 
    end process;


    ap_return_9_assign_proc : process(ap_CS_fsm_state2, select_ln1305_9_fu_7264_p3, ap_return_9_preg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            ap_return_9 <= select_ln1305_9_fu_7264_p3;
        else 
            ap_return_9 <= ap_return_9_preg;
        end if; 
    end process;

        base_addr_add_7_cast_fu_7034_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_base_addr_add_7_phi_fu_1651_p4),15));

        base_addr_in_1_cast_fu_6991_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_base_addr_in_1_phi_fu_491_p4),15));

        bn_weight_base_2_cast_fu_7001_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_bn_weight_base_2_phi_fu_644_p4),7));

        bn_weight_base_3_cast_fu_7006_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_bn_weight_base_3_phi_fu_819_p4),8));

    in_size_12_cast_fu_7057_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_in_size_12_phi_fu_2999_p4),11));
    in_size_18_cast_fu_7072_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_in_size_18_phi_fu_4580_p4),12));
    in_size_25_cast11_fu_7087_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_in_size_25_phi_fu_6425_p4),13));
    in_size_26_cast_cast_cast_cast_fu_7101_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(in_size_26_cast_cast_cast_fu_7097_p1),15));
        in_size_26_cast_cast_cast_fu_7097_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_in_size_26_phi_fu_6701_p4),14));

    in_size_6_cast_cast_cast_cast_fu_7029_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(in_size_6_cast_cast_cast_fu_7025_p1),10));
        in_size_6_cast_cast_cast_fu_7025_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_in_size_6_phi_fu_1486_p4),9));

    layer_cnt_read_1_read_fu_438_p2 <= layer_cnt_read;
    nky_26_cast_fu_7111_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_nky_26_phi_fu_6533_p4),3));
    nky_4_cast_fu_7011_p3 <= 
        ap_const_lv2_3 when (ap_phi_mux_pad_4_phi_fu_884_p4(0) = '1') else 
        ap_const_lv2_0;
    nof_1_cast12_fu_6996_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_nof_1_phi_fu_513_p4),8));
    nox_13_cast_fu_7067_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_nox_13_phi_fu_3155_p4),5));
    nox_19_cast_fu_7082_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_nox_19_phi_fu_4736_p4),6));
    nox_26_cast_fu_7106_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_nox_26_phi_fu_6593_p4),7));
    nox_7_cast_cast_cast_cast_fu_7052_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(nox_7_cast_cast_cast_fu_7048_p1),4));
        nox_7_cast_cast_cast_fu_7048_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_nox_7_phi_fu_1629_p4),3));

    out_size_13_cast_fu_7062_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_out_size_13_phi_fu_3274_p4),11));
    out_size_19_cast_fu_7077_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_out_size_19_phi_fu_4855_p4),12));
    out_size_26_cast10_fu_7092_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_out_size_26_phi_fu_6712_p4),13));
    out_size_7_cast_cast_cast_cast_fu_7043_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(out_size_7_cast_cast_cast_fu_7039_p1),10));
        out_size_7_cast_cast_cast_fu_7039_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_out_size_7_phi_fu_1738_p4),9));

    pad_26_cast_fu_7116_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_pad_26_phi_fu_6473_p4),2));
    pad_4_cast_fu_7020_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_pad_4_phi_fu_884_p4),2));
    select_ln1305_10_fu_7271_p2 <= (0=>bn_en_read, others=>'-');
    select_ln1305_10_fu_7271_p3 <= 
        ap_phi_mux_conv_en_27_phi_fu_6759_p4 when (ap_phi_mux_write_flag24_27_phi_fu_6724_p4(0) = '1') else 
        select_ln1305_10_fu_7271_p2;
    select_ln1305_11_fu_7278_p2 <= (0=>skip_en_read, others=>'-');
    select_ln1305_11_fu_7278_p3 <= 
        ap_phi_mux_skip_en_27_phi_fu_6783_p4 when (ap_phi_mux_write_flag24_27_phi_fu_6724_p4(0) = '1') else 
        select_ln1305_11_fu_7278_p2;
    select_ln1305_12_fu_7285_p2 <= (0=>relu_en_read, others=>'-');
    select_ln1305_12_fu_7285_p3 <= 
        ap_phi_mux_relu_en_27_phi_fu_6795_p4 when (ap_phi_mux_write_flag24_27_phi_fu_6724_p4(0) = '1') else 
        select_ln1305_12_fu_7285_p2;
    select_ln1305_13_fu_7292_p2 <= (0=>max_pool_en_read, others=>'-');
    select_ln1305_13_fu_7292_p3 <= 
        ap_phi_mux_max_pool_en_27_phi_fu_6818_p4 when (ap_phi_mux_write_flag24_27_phi_fu_6724_p4(0) = '1') else 
        select_ln1305_13_fu_7292_p2;
    select_ln1305_14_fu_7299_p2 <= (0=>avg_pool_en_read, others=>'-');
    select_ln1305_14_fu_7299_p3 <= 
        ap_phi_mux_avg_pool_en_27_phi_fu_6830_p4 when (ap_phi_mux_write_flag24_27_phi_fu_6724_p4(0) = '1') else 
        select_ln1305_14_fu_7299_p2;
    select_ln1305_15_fu_7306_p2 <= (0=>fc_en_read, others=>'-');
    select_ln1305_15_fu_7306_p3 <= 
        ap_phi_mux_fc_en_27_phi_fu_6842_p4 when (ap_phi_mux_write_flag24_27_phi_fu_6724_p4(0) = '1') else 
        select_ln1305_15_fu_7306_p2;
    select_ln1305_16_fu_7313_p3 <= 
        zext_ln1305_11_fu_7185_p1 when (ap_phi_mux_write_flag24_27_phi_fu_6724_p4(0) = '1') else 
        base_addr_in_read;
    select_ln1305_17_fu_7320_p3 <= 
        zext_ln1305_9_fu_7173_p1 when (ap_phi_mux_write_flag24_27_phi_fu_6724_p4(0) = '1') else 
        base_addr_out_read;
    select_ln1305_18_fu_7327_p3 <= 
        zext_ln1305_8_fu_7165_p1 when (ap_phi_mux_write_flag24_27_phi_fu_6724_p4(0) = '1') else 
        base_addr_add_read;
    select_ln1305_19_fu_7334_p3 <= 
        zext_ln1305_7_fu_7157_p1 when (ap_phi_mux_write_flag24_27_phi_fu_6724_p4(0) = '1') else 
        weight_base_read;
    select_ln1305_1_fu_7208_p3 <= 
        zext_ln1305_5_fu_7149_p1 when (ap_phi_mux_write_flag24_27_phi_fu_6724_p4(0) = '1') else 
        nof_read;
    select_ln1305_20_fu_7341_p3 <= 
        zext_ln1305_6_fu_7153_p1 when (ap_phi_mux_write_flag24_27_phi_fu_6724_p4(0) = '1') else 
        weight_size_read;
    select_ln1305_21_fu_7348_p3 <= 
        zext_ln1305_4_fu_7145_p1 when (ap_phi_mux_write_flag24_27_phi_fu_6724_p4(0) = '1') else 
        bn_weight_base_read;
    select_ln1305_22_fu_7355_p3 <= 
        zext_ln1305_3_fu_7141_p1 when (ap_phi_mux_write_flag24_27_phi_fu_6724_p4(0) = '1') else 
        bn_weight_size_read;
    select_ln1305_23_fu_7362_p3 <= 
        zext_ln1305_1_fu_7133_p1 when (ap_phi_mux_write_flag24_27_phi_fu_6724_p4(0) = '1') else 
        in_size_read;
    select_ln1305_24_fu_7369_p3 <= 
        zext_ln1305_fu_7125_p1 when (ap_phi_mux_write_flag24_27_phi_fu_6724_p4(0) = '1') else 
        out_size_read;
    select_ln1305_2_fu_7215_p3 <= 
        zext_ln1305_10_fu_7177_p1 when (ap_phi_mux_write_flag24_27_phi_fu_6724_p4(0) = '1') else 
        noy_read;
    select_ln1305_3_fu_7222_p3 <= 
        zext_ln1305_10_fu_7177_p1 when (ap_phi_mux_write_flag24_27_phi_fu_6724_p4(0) = '1') else 
        nox_read;
    select_ln1305_4_fu_7229_p3 <= 
        zext_ln1305_12_fu_7189_p1 when (ap_phi_mux_write_flag24_27_phi_fu_6724_p4(0) = '1') else 
        nkx_read;
    select_ln1305_5_fu_7236_p3 <= 
        zext_ln1305_12_fu_7189_p1 when (ap_phi_mux_write_flag24_27_phi_fu_6724_p4(0) = '1') else 
        nky_read;
    select_ln1305_6_fu_7243_p3 <= 
        zext_ln1305_13_fu_7193_p1 when (ap_phi_mux_write_flag24_27_phi_fu_6724_p4(0) = '1') else 
        stride_read;
    select_ln1305_7_fu_7250_p3 <= 
        zext_ln1305_14_fu_7197_p1 when (ap_phi_mux_write_flag24_27_phi_fu_6724_p4(0) = '1') else 
        pad_read;
    select_ln1305_8_fu_7257_p2 <= (0=>bb_en_read, others=>'-');
    select_ln1305_8_fu_7257_p3 <= 
        ap_phi_mux_bb_en_27_phi_fu_6736_p4 when (ap_phi_mux_write_flag24_27_phi_fu_6724_p4(0) = '1') else 
        select_ln1305_8_fu_7257_p2;
    select_ln1305_9_fu_7264_p2 <= (0=>conv_en_read, others=>'-');
    select_ln1305_9_fu_7264_p3 <= 
        ap_phi_mux_conv_en_27_phi_fu_6759_p4 when (ap_phi_mux_write_flag24_27_phi_fu_6724_p4(0) = '1') else 
        select_ln1305_9_fu_7264_p2;
    select_ln1305_fu_7201_p3 <= 
        zext_ln1305_2_fu_7137_p1 when (ap_phi_mux_write_flag24_27_phi_fu_6724_p4(0) = '1') else 
        nif_read;
        sext_ln1305_1_fu_7129_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_in_size_27_phi_fu_6973_p4),16));

        sext_ln1305_2_fu_7161_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_base_addr_add_27_phi_fu_6889_p4),16));

        sext_ln1305_3_fu_7169_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_base_addr_out_27_phi_fu_6877_p4),16));

        sext_ln1305_4_fu_7181_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_base_addr_in_27_phi_fu_6854_p4),16));

        sext_ln1305_fu_7121_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ap_phi_mux_out_size_27_phi_fu_6984_p4),14));

    zext_ln1305_10_fu_7177_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_nox_27_phi_fu_6866_p4),32));
    zext_ln1305_11_fu_7185_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1305_4_fu_7181_p1),32));
    zext_ln1305_12_fu_7189_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_nky_27_phi_fu_6807_p4),32));
    zext_ln1305_13_fu_7193_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_stride_27_phi_fu_6771_p4),32));
    zext_ln1305_14_fu_7197_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_pad_27_phi_fu_6748_p4),32));
    zext_ln1305_1_fu_7133_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1305_1_fu_7129_p1),32));
    zext_ln1305_2_fu_7137_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_nif_27_phi_fu_6961_p4),32));
    zext_ln1305_3_fu_7141_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_bn_weight_size_27_phi_fu_6949_p4),32));
    zext_ln1305_4_fu_7145_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_bn_weight_base_27_phi_fu_6937_p4),32));
    zext_ln1305_5_fu_7149_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_nof_27_phi_fu_6925_p4),32));
    zext_ln1305_6_fu_7153_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_weight_size_27_phi_fu_6913_p4),32));
    zext_ln1305_7_fu_7157_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_weight_base_27_phi_fu_6901_p4),32));
    zext_ln1305_8_fu_7165_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1305_2_fu_7161_p1),32));
    zext_ln1305_9_fu_7173_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1305_3_fu_7169_p1),32));
    zext_ln1305_fu_7125_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln1305_fu_7121_p1),32));
end behav;
