digraph "CFG for '_Z4testPfS_Pii' function" {
	label="CFG for '_Z4testPfS_Pii' function";

	Node0x5386290 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !5, !invariant.load !6\l  %10 = zext i16 %9 to i32\l  %11 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %12 = mul i32 %11, %10\l  %13 = add i32 %12, %5\l  %14 = icmp slt i32 %13, %3\l  br i1 %14, label %15, label %29\l|{<s0>T|<s1>F}}"];
	Node0x5386290:s0 -> Node0x5388170;
	Node0x5386290:s1 -> Node0x5388200;
	Node0x5388170 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%15:\l15:                                               \l  %16 = sext i32 %13 to i64\l  %17 = getelementptr inbounds float, float addrspace(1)* %0, i64 %16\l  %18 = load float, float addrspace(1)* %17, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %19 = getelementptr inbounds float, float addrspace(1)* %1, i64 %16\l  %20 = load float, float addrspace(1)* %19, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  %21 = sitofp i32 %3 to float\l  %22 = fdiv contract float %20, %21\l  %23 = fsub contract float %18, %22\l  %24 = tail call float @llvm.fabs.f32(float %23)\l  %25 = fptosi float %24 to i32\l  %26 = icmp sgt i32 %25, 0\l  %27 = zext i1 %26 to i32\l  %28 = getelementptr inbounds i32, i32 addrspace(1)* %2, i64 %16\l  store i32 %27, i32 addrspace(1)* %28, align 4, !tbaa !11\l  br label %29\l}"];
	Node0x5388170 -> Node0x5388200;
	Node0x5388200 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%29:\l29:                                               \l  ret void\l}"];
}
