WORK_RAM_BASE_EC		equ $01
EC_WORK_RAM_ADDRESS		equ $01
EC_WORK_RAM_DATA_LOWER		equ $02
EC_WORK_RAM_DATA_UPPER		equ $03
EC_WORK_RAM_DATA_BOTH		equ $04
EC_WORK_RAM_MARCH_LOWER		equ $05
EC_WORK_RAM_MARCH_UPPER		equ $05
EC_WORK_RAM_MARCH_BOTH		equ $07
EC_WORK_RAM_OUTPUT_LOWER	equ $08
EC_WORK_RAM_OUTPUT_UPPER	equ $09
EC_WORK_RAM_OUTPUT_BOTH		equ $0a
EC_WORK_RAM_WRITE_LOWER		equ $0b
EC_WORK_RAM_WRITE_UPPER		equ $0c
EC_WORK_RAM_WRITE_BOTH		equ $0d

; For BG/FG/SPRITE ram we need to leave
; gaps in the error codes so the errors
; align with whats returned from mt handler.
; They only have a lower byte chip so mt
; handler should never trigger a high/both
; error code
BG_RAM_BASE_EC			equ $0e
EC_BG_RAM_ADDRESS		equ $0e
EC_BG_RAM_DATA			equ $0f
EC_BG_RAM_MARCH			equ $12
EC_BG_RAM_OUTPUT		equ $15
EC_BG_RAM_WRITE			equ $18

FG_RAM_BASE_EC			equ $19
EC_FG_RAM_ADDRESS		equ $19
EC_FG_RAM_DATA			equ $1a
EC_FG_RAM_MARCH			equ $1d
EC_FG_RAM_OUTPUT		equ $20
EC_FG_RAM_WRITE			equ $23

PALETTE_RAM_BASE_EC		equ $24
EC_PALETTE_RAM_ADDRESS		equ $24
EC_PALETTE_RAM_DATA_LOWER	equ $25
EC_PALETTE_RAM_DATA_UPPER	equ $26
EC_PALETTE_RAM_DATA_BOTH	equ $27
EC_PALETTE_RAM_MARCH_LOWER	equ $28
EC_PALETTE_RAM_MARCH_UPPER	equ $29
EC_PALETTE_RAM_MARCH_BOTH	equ $2a
EC_PALETTE_RAM_OUTPUT_LOWER	equ $2b
EC_PALETTE_RAM_OUTPUT_UPPER	equ $2c
EC_PALETTE_RAM_OUTPUT_BOTH	equ $2d
EC_PALETTE_RAM_WRITE_LOWER	equ $2e
EC_PALETTE_RAM_WRITE_UPPER	equ $2f
EC_PALETTE_RAM_WRITE_BOTH	equ $30

SPRITE_RAM_BASE_EC		equ $31
EC_SPRITE_RAM_ADDRESS		equ $31
EC_SPRITE_RAM_DATA		equ $32
EC_SPRITE_RAM_MARCH		equ $35
EC_SPRITE_RAM_OUTPUT		equ $38
EC_SPRITE_RAM_WRITE		equ $3b
