$version Generated by VerilatedVcd $end
$date Thu Sep 30 13:21:33 2021
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 # clock $end
  $var wire  1 3 io_A $end
  $var wire  1 ; io_B $end
  $var wire  1 C io_Y $end
  $var wire  1 + reset $end
  $scope module Or $end
   $var wire  1 3 a_A $end
   $var wire  1 ; a_B $end
   $var wire  1 K a_Y $end
   $var wire  1 # clock $end
   $var wire  1 3 io_A $end
   $var wire  1 ; io_B $end
   $var wire  1 C io_Y $end
   $var wire  1 + reset $end
   $scope module a $end
    $var wire  1 3 A $end
    $var wire  1 ; B $end
    $var wire  1 K Y $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
1+
03
0;
0C
0K
#1
1#
#2
0#
0+
1;
1C
1K
#3
1#
#4
0#
#5
1#
#6
0#
#7
1#
#8
0#
#9
1#
#10
0#
#11
1#
#12
0#
#13
1#
#14
0#
#15
1#
#16
0#
#17
1#
#18
0#
#19
1#
#20
0#
#21
1#
#22
0#
#23
1#
#24
0#
#25
1#
#26
0#
#27
1#
#28
0#
#29
1#
#30
0#
#31
1#
#32
0#
#33
1#
#34
0#
#35
1#
#36
0#
#37
1#
#38
0#
#39
1#
#40
0#
#41
1#
#42
0#
0;
0C
0K
#43
1#
