 
cpldfit:  version P.68d                             Xilinx Inc.
                                  Fitter Report
Design Name: WDT                                 Date:  5-11-2015,  6:39PM
Device Used: XC9536-15-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
11 /36  ( 31%) 46  /180  ( 26%) 20 /72  ( 28%)   11 /36  ( 31%) 12 /34  ( 35%)

** Function Block Resources **

Function    Mcells      FB Inps     Signals     Pterms      IO          
Block       Used/Tot    Used/Tot    Used        Used/Tot    Used/Tot    
FB1           0/18        0/36        0           0/90       0/17
FB2          11/18       20/36       20          46/90       1/17
             -----       -----                   -----       -----     
             11/36       20/72                   46/180      1/34 

* - Resource is exhausted

** Global Control Resources **

Signal 'CLK' mapped onto global clock net GCK1.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :   10          10    |  I/O              :    11      28
Output        :    1           1    |  GCK/IO           :     1       3
Bidirectional :    0           0    |  GTS/IO           :     0       2
GCK           :    1           1    |  GSR/IO           :     0       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     12          12

** Power Data **

There are 11 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'WDT.ise'.
INFO:Cpld - Inferring BUFG constraint for signal 'CLK' based upon the LOC
   constraint 'P5'. It is recommended that you declare this BUFG explicitedly in
   your design. Note that for certain device families the output of a BUFG
   constraint can not drive a gated clock, and the BUFG constraint will be
   ignored.
*************************  Summary of Mapped Logic  ************************

** 1 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
o_RESET             1     8     FB2_7   38   I/O     O       STD  FAST RESET

** 10 Buried Nodes **

Signal              Total Total Loc     Pwr  Reg Init
Name                Pts   Inps          Mode State
temp_value<2>       7     12    FB2_1   STD  RESET
temp_cnt2           1     1     FB2_9   STD  RESET
temp_cnt1           1     1     FB2_10  STD  RESET
temp_value<7>       3     12    FB2_11  STD  RESET
temp_value<6>       4     12    FB2_12  STD  RESET
temp_value<5>       5     12    FB2_13  STD  RESET
temp_value<0>       5     12    FB2_14  STD  RESET
temp_value<4>       6     12    FB2_16  STD  RESET
temp_value<1>       6     12    FB2_17  STD  RESET
temp_value<3>       7     12    FB2_18  STD  RESET

** 11 Inputs **

Signal              Loc     Pin  Pin     Pin     
Name                        No.  Type    Use     
LOAD                FB1_2   3    I/O     I
CLK                 FB1_3   5    GCK/I/O GCK
VALUE<0>            FB1_6   8    I/O     I
VALUE<1>            FB1_8   9    I/O     I
VALUE<2>            FB1_9   11   I/O     I
VALUE<3>            FB1_10  12   I/O     I
VALUE<4>            FB1_11  13   I/O     I
VALUE<5>            FB1_12  14   I/O     I
VALUE<6>            FB1_13  18   I/O     I
VALUE<7>            FB1_14  19   I/O     I
CNT_CLK             FB2_12  33   I/O     I

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X(@)         - Signal used as input (wire-AND input) to the macrocell logic.
               The number of Signals Used may exceed the number of FB Inputs
               Used due to wire-ANDing in the switch matrix.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               0/36
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
(unused)              0       0     0   5     FB1_1   2     I/O     
(unused)              0       0     0   5     FB1_2   3     I/O     I
(unused)              0       0     0   5     FB1_3   5     GCK/I/O GCK
(unused)              0       0     0   5     FB1_4   4     I/O     
(unused)              0       0     0   5     FB1_5   6     GCK/I/O 
(unused)              0       0     0   5     FB1_6   8     I/O     I
(unused)              0       0     0   5     FB1_7   7     GCK/I/O 
(unused)              0       0     0   5     FB1_8   9     I/O     I
(unused)              0       0     0   5     FB1_9   11    I/O     I
(unused)              0       0     0   5     FB1_10  12    I/O     I
(unused)              0       0     0   5     FB1_11  13    I/O     I
(unused)              0       0     0   5     FB1_12  14    I/O     I
(unused)              0       0     0   5     FB1_13  18    I/O     I
(unused)              0       0     0   5     FB1_14  19    I/O     I
(unused)              0       0     0   5     FB1_15  20    I/O     
(unused)              0       0     0   5     FB1_16  22    I/O     
(unused)              0       0     0   5     FB1_17  24    I/O     
(unused)              0       0     0   5     FB1_18        (b)     
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               20/16
Number of signals used by logic mapping into function block:  20
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
temp_value<2>         7       4<- /\2   0     FB2_1   1     I/O     (b)
(unused)              0       0   /\4   1     FB2_2   44    I/O     (b)
(unused)              0       0     0   5     FB2_3   42    GTS/I/O 
(unused)              0       0     0   5     FB2_4   43    I/O     
(unused)              0       0     0   5     FB2_5   40    GTS/I/O 
(unused)              0       0     0   5     FB2_6   39    GSR/I/O 
o_RESET               1       0     0   4     FB2_7   38    I/O     O
(unused)              0       0     0   5     FB2_8   37    I/O     
temp_cnt2             1       0     0   4     FB2_9   36    I/O     (b)
temp_cnt1             1       0     0   4     FB2_10  35    I/O     (b)
temp_value<7>         3       0     0   2     FB2_11  34    I/O     (b)
temp_value<6>         4       0     0   1     FB2_12  33    I/O     I
temp_value<5>         5       0     0   0     FB2_13  29    I/O     (b)
temp_value<0>         5       0     0   0     FB2_14  28    I/O     (b)
(unused)              0       0   \/2   3     FB2_15  27    I/O     (b)
temp_value<4>         6       2<- \/1   0     FB2_16  26    I/O     (b)
temp_value<1>         6       1<-   0   0     FB2_17  25    I/O     (b)
temp_value<3>         7       2<-   0   0     FB2_18        (b)     (b)

Signals Used by Logic in Function Block
  1: CNT_CLK            8: VALUE<5>          15: temp_value<2> 
  2: LOAD               9: VALUE<6>          16: temp_value<3> 
  3: VALUE<0>          10: VALUE<7>          17: temp_value<4> 
  4: VALUE<1>          11: temp_cnt1         18: temp_value<5> 
  5: VALUE<2>          12: temp_cnt2         19: temp_value<6> 
  6: VALUE<3>          13: temp_value<0>     20: temp_value<7> 
  7: VALUE<4>          14: temp_value<1>    

Signal                        1         2         3         4 Signals FB
Name                0----+----0----+----0----+----0----+----0 Used    Inputs
temp_value<2>        .X..X.....XXXXXXXXXX.................... 12      12
o_RESET              ............XXXXXXXX.................... 8       8
temp_cnt2            ..........X............................. 1       1
temp_cnt1            X....................................... 1       1
temp_value<7>        .X.......XXXXXXXXXXX.................... 12      12
temp_value<6>        .X......X.XXXXXXXXXX.................... 12      12
temp_value<5>        .X.....X..XXXXXXXXXX.................... 12      12
temp_value<0>        .XX.......XXXXXXXXXX.................... 12      12
temp_value<4>        .X....X...XXXXXXXXXX.................... 12      12
temp_value<1>        .X.X......XXXXXXXXXX.................... 12      12
temp_value<3>        .X...X....XXXXXXXXXX.................... 12      12
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********





FDCPE_o_RESET: FDCPE port map (o_RESET,o_RESET_D,CLK,'0','0');
o_RESET_D <= (NOT temp_value(0) AND NOT temp_value(1) AND NOT temp_value(2) AND 
	NOT temp_value(3) AND NOT temp_value(4) AND NOT temp_value(5) AND NOT temp_value(6) AND 
	NOT temp_value(7));

FDCPE_temp_cnt1: FDCPE port map (temp_cnt1,CNT_CLK,CLK,'0','0');

FDCPE_temp_cnt2: FDCPE port map (temp_cnt2,temp_cnt1,CLK,'0','0');

FDCPE_temp_value0: FDCPE port map (temp_value(0),temp_value_D(0),CLK,'0','0');
temp_value_D(0) <= ((LOAD AND NOT VALUE(0))
	OR (NOT LOAD AND NOT temp_value(0) AND NOT temp_cnt1)
	OR (NOT LOAD AND NOT temp_value(0) AND temp_cnt2)
	OR (NOT LOAD AND temp_value(0) AND temp_cnt1 AND NOT temp_cnt2)
	OR (NOT LOAD AND NOT temp_value(0) AND NOT temp_value(1) AND 
	NOT temp_value(2) AND NOT temp_value(3) AND NOT temp_value(4) AND NOT temp_value(5) AND 
	NOT temp_value(6) AND NOT temp_value(7)));

FDCPE_temp_value1: FDCPE port map (temp_value(1),temp_value_D(1),CLK,'0','0');
temp_value_D(1) <= ((NOT LOAD AND NOT temp_value(1) AND NOT temp_value(2) AND 
	NOT temp_value(3) AND NOT temp_value(4) AND NOT temp_value(5) AND NOT temp_value(6) AND 
	NOT temp_value(7))
	OR (LOAD AND NOT VALUE(1))
	OR (NOT LOAD AND temp_value(0) AND NOT temp_value(1))
	OR (NOT LOAD AND NOT temp_value(1) AND NOT temp_cnt1)
	OR (NOT LOAD AND NOT temp_value(1) AND temp_cnt2)
	OR (NOT LOAD AND NOT temp_value(0) AND temp_value(1) AND 
	temp_cnt1 AND NOT temp_cnt2));

FDCPE_temp_value2: FDCPE port map (temp_value(2),temp_value_D(2),CLK,'0','0');
temp_value_D(2) <= ((NOT LOAD AND NOT temp_value(2) AND NOT temp_cnt1)
	OR (NOT LOAD AND NOT temp_value(2) AND temp_cnt2)
	OR (NOT LOAD AND NOT temp_value(0) AND NOT temp_value(1) AND 
	temp_value(2) AND temp_cnt1 AND NOT temp_cnt2)
	OR (NOT LOAD AND NOT temp_value(2) AND NOT temp_value(3) AND 
	NOT temp_value(4) AND NOT temp_value(5) AND NOT temp_value(6) AND NOT temp_value(7))
	OR (LOAD AND NOT VALUE(2))
	OR (NOT LOAD AND temp_value(0) AND NOT temp_value(2))
	OR (NOT LOAD AND temp_value(1) AND NOT temp_value(2)));

FTCPE_temp_value3: FTCPE port map (temp_value(3),temp_value_T(3),CLK,'0','0');
temp_value_T(3) <= ((NOT LOAD AND NOT temp_value(0) AND NOT temp_value(1) AND 
	NOT temp_value(2) AND temp_value(6) AND temp_cnt1 AND NOT temp_cnt2)
	OR (NOT LOAD AND NOT temp_value(0) AND NOT temp_value(1) AND 
	NOT temp_value(2) AND temp_value(7) AND temp_cnt1 AND NOT temp_cnt2)
	OR (LOAD AND temp_value(3) AND NOT VALUE(3))
	OR (LOAD AND NOT temp_value(3) AND VALUE(3))
	OR (NOT LOAD AND NOT temp_value(0) AND NOT temp_value(1) AND 
	NOT temp_value(2) AND temp_value(3) AND temp_cnt1 AND NOT temp_cnt2)
	OR (NOT LOAD AND NOT temp_value(0) AND NOT temp_value(1) AND 
	NOT temp_value(2) AND temp_value(4) AND temp_cnt1 AND NOT temp_cnt2)
	OR (NOT LOAD AND NOT temp_value(0) AND NOT temp_value(1) AND 
	NOT temp_value(2) AND temp_value(5) AND temp_cnt1 AND NOT temp_cnt2));

FTCPE_temp_value4: FTCPE port map (temp_value(4),temp_value_T(4),CLK,'0','0');
temp_value_T(4) <= ((NOT LOAD AND NOT temp_value(0) AND NOT temp_value(1) AND 
	NOT temp_value(2) AND NOT temp_value(3) AND temp_value(6) AND temp_cnt1 AND 
	NOT temp_cnt2)
	OR (NOT LOAD AND NOT temp_value(0) AND NOT temp_value(1) AND 
	NOT temp_value(2) AND NOT temp_value(3) AND temp_value(7) AND temp_cnt1 AND 
	NOT temp_cnt2)
	OR (LOAD AND temp_value(4) AND NOT VALUE(4))
	OR (LOAD AND NOT temp_value(4) AND VALUE(4))
	OR (NOT LOAD AND NOT temp_value(0) AND NOT temp_value(1) AND 
	NOT temp_value(2) AND NOT temp_value(3) AND temp_value(4) AND temp_cnt1 AND 
	NOT temp_cnt2)
	OR (NOT LOAD AND NOT temp_value(0) AND NOT temp_value(1) AND 
	NOT temp_value(2) AND NOT temp_value(3) AND temp_value(5) AND temp_cnt1 AND 
	NOT temp_cnt2));

FTCPE_temp_value5: FTCPE port map (temp_value(5),temp_value_T(5),CLK,'0','0');
temp_value_T(5) <= ((LOAD AND temp_value(5) AND NOT VALUE(5))
	OR (LOAD AND NOT temp_value(5) AND VALUE(5))
	OR (NOT LOAD AND NOT temp_value(0) AND NOT temp_value(1) AND 
	NOT temp_value(2) AND NOT temp_value(3) AND NOT temp_value(4) AND temp_value(5) AND 
	temp_cnt1 AND NOT temp_cnt2)
	OR (NOT LOAD AND NOT temp_value(0) AND NOT temp_value(1) AND 
	NOT temp_value(2) AND NOT temp_value(3) AND NOT temp_value(4) AND temp_value(6) AND 
	temp_cnt1 AND NOT temp_cnt2)
	OR (NOT LOAD AND NOT temp_value(0) AND NOT temp_value(1) AND 
	NOT temp_value(2) AND NOT temp_value(3) AND NOT temp_value(4) AND temp_value(7) AND 
	temp_cnt1 AND NOT temp_cnt2));

FTCPE_temp_value6: FTCPE port map (temp_value(6),temp_value_T(6),CLK,'0','0');
temp_value_T(6) <= ((LOAD AND temp_value(6) AND NOT VALUE(6))
	OR (LOAD AND NOT temp_value(6) AND VALUE(6))
	OR (NOT LOAD AND NOT temp_value(0) AND NOT temp_value(1) AND 
	NOT temp_value(2) AND NOT temp_value(3) AND NOT temp_value(4) AND NOT temp_value(5) AND 
	temp_value(6) AND temp_cnt1 AND NOT temp_cnt2)
	OR (NOT LOAD AND NOT temp_value(0) AND NOT temp_value(1) AND 
	NOT temp_value(2) AND NOT temp_value(3) AND NOT temp_value(4) AND NOT temp_value(5) AND 
	temp_value(7) AND temp_cnt1 AND NOT temp_cnt2));

FDCPE_temp_value7: FDCPE port map (temp_value(7),temp_value_D(7),CLK,'0','0');
temp_value_D(7) <= ((LOAD AND NOT VALUE(7))
	OR (NOT LOAD AND NOT temp_value(7))
	OR (NOT LOAD AND NOT temp_value(0) AND NOT temp_value(1) AND 
	NOT temp_value(2) AND NOT temp_value(3) AND NOT temp_value(4) AND NOT temp_value(5) AND 
	NOT temp_value(6) AND temp_cnt1 AND NOT temp_cnt2));

Register Legend:
 FDCPE (Q,D,C,CLR,PRE); 
 FTCPE (Q,D,C,CLR,PRE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9536-15-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11        XC9536-15-PC44      35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 TIE                              23 GND                           
  2 TIE                              24 TIE                           
  3 LOAD                             25 TIE                           
  4 TIE                              26 TIE                           
  5 CLK                              27 TIE                           
  6 TIE                              28 TIE                           
  7 TIE                              29 TIE                           
  8 VALUE<0>                         30 TDO                           
  9 VALUE<1>                         31 GND                           
 10 GND                              32 VCC                           
 11 VALUE<2>                         33 CNT_CLK                       
 12 VALUE<3>                         34 TIE                           
 13 VALUE<4>                         35 TIE                           
 14 VALUE<5>                         36 TIE                           
 15 TDI                              37 TIE                           
 16 TMS                              38 o_RESET                       
 17 TCK                              39 TIE                           
 18 VALUE<6>                         40 TIE                           
 19 VALUE<7>                         41 VCC                           
 20 TIE                              42 TIE                           
 21 VCC                              43 TIE                           
 22 TIE                              44 TIE                           


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc9536-15-PC44
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
FASTConnect/UIM optimzation                 : ON
Local Feedback                              : ON
Pin Feedback                                : ON
Input Limit                                 : 36
Pterm Limit                                 : 25
