V 50
K 153165148200 5vlx50tff1136
Y 1
D 0 0 400 320
Z 10
i 946
b 50 50 350 270
P 1 400 100 350 100 0 3 0
A 355 100 10 0 3 3 #=M11
L 345 100 10 0 8 1 1 0 VCCAUX_M11
A 405 100 10 0 2 0 PINTYPE=BI
P 2 400 110 350 110 0 3 0
A 355 110 10 0 3 3 #=P11
L 345 110 10 0 8 1 1 0 VCCAUX_P11
A 405 110 10 0 2 0 PINTYPE=BI
P 3 400 120 350 120 0 3 0
A 355 120 10 0 3 3 #=V11
L 345 120 10 0 8 1 1 0 VCCAUX_V11
A 405 120 10 0 2 0 PINTYPE=BI
P 4 400 130 350 130 0 3 0
A 355 130 10 0 3 3 #=AB11
L 345 130 10 0 8 1 1 0 VCCAUX_AB11
A 405 130 10 0 2 0 PINTYPE=BI
P 5 400 140 350 140 0 3 0
A 355 140 10 0 3 3 #=L12
L 345 140 10 0 8 1 1 0 VCCAUX_L12
A 405 140 10 0 2 0 PINTYPE=BI
P 6 400 150 350 150 0 3 0
A 355 150 10 0 3 3 #=AC12
L 345 150 10 0 8 1 1 0 VCCAUX_AC12
A 405 150 10 0 2 0 PINTYPE=BI
P 7 400 160 350 160 0 3 0
A 355 160 10 0 3 3 #=M21
L 345 160 10 0 8 1 1 0 VCCAUX_M21
A 405 160 10 0 2 0 PINTYPE=BI
P 8 400 170 350 170 0 3 0
A 355 170 10 0 3 3 #=P23
L 345 170 10 0 8 1 1 0 VCCAUX_P23
A 405 170 10 0 2 0 PINTYPE=BI
P 9 400 180 350 180 0 3 0
A 355 180 10 0 3 3 #=T23
L 345 180 10 0 8 1 1 0 VCCAUX_T23
A 405 180 10 0 2 0 PINTYPE=BI
P 10 400 190 350 190 0 3 0
A 355 190 10 0 3 3 #=V23
L 345 190 10 0 8 1 1 0 VCCAUX_V23
A 405 190 10 0 2 0 PINTYPE=BI
P 11 400 200 350 200 0 3 0
A 355 200 10 0 3 3 #=Y23
L 345 200 10 0 8 1 1 0 VCCAUX_Y23
A 405 200 10 0 2 0 PINTYPE=BI
P 12 400 210 350 210 0 3 0
A 355 210 10 0 3 3 #=U24
L 345 210 10 0 8 1 1 0 VCCAUX_U24
A 405 210 10 0 2 0 PINTYPE=BI
U 0 -10 10 0 3 3 REFDES=U?
U 0 -20 10 0 3 3 HETERO_LABEL=FPGA1
U -500 160 10 0 3 0 DEVICE=5VLX50T
U -500 150 10 0 3 0 HETERO=
+ 5vlx50tff1136_0,5vlx50tff1136_0_Power,
+ 5vlx50tff1136_1,5vlx50tff1136_1_Power,
+ 5vlx50tff1136_2,5vlx50tff1136_2_Power,
+ 5vlx50tff1136_3,5vlx50tff1136_3_Power,
+ 5vlx50tff1136_4,5vlx50tff1136_4_Power,
+ 5vlx50tff1136_5,5vlx50tff1136_5_Power,
+ 5vlx50tff1136_6,5vlx50tff1136_6_Power,
+ 5vlx50tff1136_11,5vlx50tff1136_11_Power,
+ 5vlx50tff1136_12,5vlx50tff1136_12_Power,
+ 5vlx50tff1136_13,5vlx50tff1136_13_Power,
+ 5vlx50tff1136_15,5vlx50tff1136_15_Power,
+ 5vlx50tff1136_17,5vlx50tff1136_17_Power,
+ 5vlx50tff1136_18,5vlx50tff1136_18_Power,
+ 5vlx50tff1136_19,5vlx50tff1136_19_Power,
+ 5vlx50tff1136_20,5vlx50tff1136_20_Power,
+ 5vlx50tff1136_21,5vlx50tff1136_21_Power,
+ 5vlx50tff1136_22,5vlx50tff1136_22_Power,
+ 5vlx50tff1136_23,5vlx50tff1136_23_Power,
+ 5vlx50tff1136_25,5vlx50tff1136_25_Power,
+ 5vlx50tff1136_112,5vlx50tff1136_112_Power,
+ 5vlx50tff1136_114,5vlx50tff1136_114_Power,
+ 5vlx50tff1136_116,5vlx50tff1136_116_Power,
+ 5vlx50tff1136_118,5vlx50tff1136_118_Power,
+ 5vlx50tff1136_120,5vlx50tff1136_120_Power,
+ 5vlx50tff1136_122,5vlx50tff1136_122_Power,
+ 5vlx50tff1136_124,5vlx50tff1136_124_Power,
+ 5vlx50tff1136_126,5vlx50tff1136_126_Power,
+ 5vlx50tff1136_1_Gnd,5vlx50tff1136_2_Gnd,
+ 5vlx50tff1136_3_Gnd,5vlx50tff1136_4_Gnd,
+ 5vlx50tff1136_5_Gnd,5vlx50tff1136_SMADC,
+ 5vlx50tff1136_VCCINT,5vlx50tff1136_VCCAUX
U -500 140 10 0 3 0 PKG_TYPE=FF1136
U -500 130 10 0 3 0 PARTS=1
U -500 120 10 0 3 0 LEVEL=STD
