// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module window_macc (
        ap_clk,
        ap_rst,
        window_0_0_val_V_r,
        window_0_1_val_V_r,
        window_0_2_val_V_r,
        window_1_0_val_V_r,
        window_1_1_val_V_r,
        window_1_2_val_V_r,
        window_2_0_val_V_r,
        window_2_1_val_V_r,
        window_2_2_val_V_r,
        p_read9,
        p_read110,
        p_read211,
        p_read312,
        p_read413,
        p_read514,
        p_read615,
        p_read716,
        p_read817,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [15:0] window_0_0_val_V_r;
input  [15:0] window_0_1_val_V_r;
input  [15:0] window_0_2_val_V_r;
input  [15:0] window_1_0_val_V_r;
input  [15:0] window_1_1_val_V_r;
input  [15:0] window_1_2_val_V_r;
input  [15:0] window_2_0_val_V_r;
input  [15:0] window_2_1_val_V_r;
input  [15:0] window_2_2_val_V_r;
input  [15:0] p_read9;
input  [15:0] p_read110;
input  [15:0] p_read211;
input  [15:0] p_read312;
input  [15:0] p_read413;
input  [15:0] p_read514;
input  [15:0] p_read615;
input  [15:0] p_read716;
input  [15:0] p_read817;
output  [15:0] ap_return;
input   ap_ce;

reg[15:0] ap_return;

wire  signed [31:0] mul_ln1118_fu_3186_p2;
reg  signed [31:0] mul_ln1118_reg_3276;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_reg_3285;
wire   [6:0] trunc_ln718_fu_203_p1;
reg   [6:0] trunc_ln718_reg_3291;
reg   [6:0] p_Result_s_reg_3296;
reg   [7:0] p_Result_1_reg_3301;
wire  signed [31:0] mul_ln1118_16_fu_3196_p2;
reg  signed [31:0] mul_ln1118_16_reg_3307;
reg   [0:0] tmp_254_reg_3316;
wire   [6:0] trunc_ln718_16_fu_239_p1;
reg   [6:0] trunc_ln718_16_reg_3322;
reg   [6:0] p_Result_42_0_1_reg_3327;
reg   [7:0] p_Result_43_0_1_reg_3332;
wire  signed [31:0] mul_ln1118_17_fu_3206_p2;
reg  signed [31:0] mul_ln1118_17_reg_3338;
reg   [0:0] tmp_263_reg_3347;
wire   [6:0] trunc_ln718_17_fu_275_p1;
reg   [6:0] trunc_ln718_17_reg_3353;
reg   [6:0] p_Result_42_0_2_reg_3358;
reg   [7:0] p_Result_43_0_2_reg_3363;
wire  signed [31:0] mul_ln1118_18_fu_3216_p2;
reg  signed [31:0] mul_ln1118_18_reg_3369;
reg   [0:0] tmp_272_reg_3378;
wire   [6:0] trunc_ln718_18_fu_311_p1;
reg   [6:0] trunc_ln718_18_reg_3384;
reg   [6:0] p_Result_42_1_reg_3389;
reg   [7:0] p_Result_43_1_reg_3394;
wire  signed [31:0] mul_ln1118_19_fu_3226_p2;
reg  signed [31:0] mul_ln1118_19_reg_3400;
reg   [0:0] tmp_281_reg_3409;
wire   [6:0] trunc_ln718_19_fu_347_p1;
reg   [6:0] trunc_ln718_19_reg_3415;
reg   [6:0] p_Result_42_1_1_reg_3420;
reg   [7:0] p_Result_43_1_1_reg_3425;
wire  signed [31:0] mul_ln1118_20_fu_3236_p2;
reg  signed [31:0] mul_ln1118_20_reg_3431;
reg   [0:0] tmp_290_reg_3440;
wire   [6:0] trunc_ln718_20_fu_383_p1;
reg   [6:0] trunc_ln718_20_reg_3446;
reg   [6:0] p_Result_42_1_2_reg_3451;
reg   [7:0] p_Result_43_1_2_reg_3456;
wire  signed [31:0] mul_ln1118_21_fu_3246_p2;
reg  signed [31:0] mul_ln1118_21_reg_3462;
reg   [0:0] tmp_299_reg_3471;
wire   [6:0] trunc_ln718_21_fu_419_p1;
reg   [6:0] trunc_ln718_21_reg_3477;
reg   [6:0] p_Result_42_2_reg_3482;
reg   [7:0] p_Result_43_2_reg_3487;
wire  signed [31:0] mul_ln1118_22_fu_3256_p2;
reg  signed [31:0] mul_ln1118_22_reg_3493;
reg   [0:0] tmp_308_reg_3502;
wire   [6:0] trunc_ln718_22_fu_455_p1;
reg   [6:0] trunc_ln718_22_reg_3508;
reg   [6:0] p_Result_42_2_1_reg_3513;
reg   [7:0] p_Result_43_2_1_reg_3518;
wire  signed [31:0] mul_ln1118_23_fu_3266_p2;
reg  signed [31:0] mul_ln1118_23_reg_3524;
reg   [0:0] tmp_317_reg_3533;
wire   [6:0] trunc_ln718_23_fu_491_p1;
reg   [6:0] trunc_ln718_23_reg_3539;
reg   [6:0] p_Result_42_2_2_reg_3544;
reg   [7:0] p_Result_43_2_2_reg_3549;
wire   [15:0] add_ln415_fu_563_p2;
reg   [15:0] add_ln415_reg_3555;
wire   [0:0] and_ln781_fu_647_p2;
reg   [0:0] and_ln781_reg_3561;
wire   [0:0] xor_ln785_16_fu_665_p2;
reg   [0:0] xor_ln785_16_reg_3566;
wire   [0:0] and_ln786_fu_676_p2;
reg   [0:0] and_ln786_reg_3571;
wire   [0:0] and_ln786_48_fu_694_p2;
reg   [0:0] and_ln786_48_reg_3576;
wire   [0:0] or_ln340_fu_699_p2;
reg   [0:0] or_ln340_reg_3581;
wire   [15:0] add_ln415_16_fu_756_p2;
reg   [15:0] add_ln415_16_reg_3586;
wire   [0:0] and_ln781_16_fu_840_p2;
reg   [0:0] and_ln781_16_reg_3592;
wire   [0:0] xor_ln785_18_fu_858_p2;
reg   [0:0] xor_ln785_18_reg_3597;
wire   [0:0] and_ln786_49_fu_869_p2;
reg   [0:0] and_ln786_49_reg_3602;
wire   [0:0] and_ln786_50_fu_887_p2;
reg   [0:0] and_ln786_50_reg_3607;
wire   [0:0] or_ln340_50_fu_892_p2;
reg   [0:0] or_ln340_50_reg_3612;
wire   [15:0] add_ln415_17_fu_949_p2;
reg   [15:0] add_ln415_17_reg_3617;
wire   [0:0] and_ln781_17_fu_1033_p2;
reg   [0:0] and_ln781_17_reg_3623;
wire   [0:0] xor_ln785_20_fu_1051_p2;
reg   [0:0] xor_ln785_20_reg_3628;
wire   [0:0] and_ln786_52_fu_1062_p2;
reg   [0:0] and_ln786_52_reg_3633;
wire   [0:0] and_ln786_53_fu_1080_p2;
reg   [0:0] and_ln786_53_reg_3638;
wire   [0:0] or_ln340_54_fu_1085_p2;
reg   [0:0] or_ln340_54_reg_3643;
wire   [15:0] add_ln415_18_fu_1142_p2;
reg   [15:0] add_ln415_18_reg_3648;
wire   [0:0] and_ln781_18_fu_1226_p2;
reg   [0:0] and_ln781_18_reg_3654;
wire   [0:0] xor_ln785_22_fu_1244_p2;
reg   [0:0] xor_ln785_22_reg_3659;
wire   [0:0] and_ln786_55_fu_1255_p2;
reg   [0:0] and_ln786_55_reg_3664;
wire   [0:0] and_ln786_56_fu_1273_p2;
reg   [0:0] and_ln786_56_reg_3669;
wire   [0:0] or_ln340_58_fu_1278_p2;
reg   [0:0] or_ln340_58_reg_3674;
wire   [15:0] add_ln415_19_fu_1335_p2;
reg   [15:0] add_ln415_19_reg_3679;
wire   [0:0] and_ln781_19_fu_1419_p2;
reg   [0:0] and_ln781_19_reg_3685;
wire   [0:0] xor_ln785_24_fu_1437_p2;
reg   [0:0] xor_ln785_24_reg_3690;
wire   [0:0] and_ln786_58_fu_1448_p2;
reg   [0:0] and_ln786_58_reg_3695;
wire   [0:0] and_ln786_59_fu_1466_p2;
reg   [0:0] and_ln786_59_reg_3700;
wire   [0:0] or_ln340_62_fu_1471_p2;
reg   [0:0] or_ln340_62_reg_3705;
wire   [15:0] add_ln415_20_fu_1528_p2;
reg   [15:0] add_ln415_20_reg_3710;
wire   [0:0] and_ln781_20_fu_1612_p2;
reg   [0:0] and_ln781_20_reg_3716;
wire   [0:0] xor_ln785_26_fu_1630_p2;
reg   [0:0] xor_ln785_26_reg_3721;
wire   [0:0] and_ln786_61_fu_1641_p2;
reg   [0:0] and_ln786_61_reg_3726;
wire   [0:0] and_ln786_62_fu_1659_p2;
reg   [0:0] and_ln786_62_reg_3731;
wire   [0:0] or_ln340_66_fu_1664_p2;
reg   [0:0] or_ln340_66_reg_3736;
wire   [15:0] add_ln415_21_fu_1721_p2;
reg   [15:0] add_ln415_21_reg_3741;
wire   [0:0] and_ln781_21_fu_1805_p2;
reg   [0:0] and_ln781_21_reg_3747;
wire   [0:0] xor_ln785_28_fu_1823_p2;
reg   [0:0] xor_ln785_28_reg_3752;
wire   [0:0] and_ln786_64_fu_1834_p2;
reg   [0:0] and_ln786_64_reg_3757;
wire   [0:0] and_ln786_65_fu_1852_p2;
reg   [0:0] and_ln786_65_reg_3762;
wire   [0:0] or_ln340_70_fu_1857_p2;
reg   [0:0] or_ln340_70_reg_3767;
wire   [15:0] add_ln415_22_fu_1914_p2;
reg   [15:0] add_ln415_22_reg_3772;
wire   [0:0] and_ln781_22_fu_1998_p2;
reg   [0:0] and_ln781_22_reg_3778;
wire   [0:0] xor_ln785_30_fu_2016_p2;
reg   [0:0] xor_ln785_30_reg_3783;
wire   [0:0] and_ln786_67_fu_2027_p2;
reg   [0:0] and_ln786_67_reg_3788;
wire   [0:0] and_ln786_68_fu_2045_p2;
reg   [0:0] and_ln786_68_reg_3793;
wire   [0:0] or_ln340_74_fu_2050_p2;
reg   [0:0] or_ln340_74_reg_3798;
wire   [15:0] add_ln415_23_fu_2107_p2;
reg   [15:0] add_ln415_23_reg_3803;
wire   [0:0] and_ln781_23_fu_2191_p2;
reg   [0:0] and_ln781_23_reg_3809;
wire   [0:0] xor_ln785_32_fu_2209_p2;
reg   [0:0] xor_ln785_32_reg_3814;
wire   [0:0] and_ln786_70_fu_2220_p2;
reg   [0:0] and_ln786_70_reg_3819;
wire   [0:0] and_ln786_71_fu_2238_p2;
reg   [0:0] and_ln786_71_reg_3824;
wire   [0:0] or_ln340_78_fu_2243_p2;
reg   [0:0] or_ln340_78_reg_3829;
reg   [0:0] tmp_270_reg_3834;
wire   [15:0] add_ln703_47_fu_2448_p2;
reg   [15:0] add_ln703_47_reg_3841;
reg   [0:0] tmp_271_reg_3847;
wire  signed [15:0] select_ln340_85_fu_2483_p3;
reg  signed [15:0] select_ln340_85_reg_3854;
wire  signed [15:0] select_ln340_87_fu_2512_p3;
reg  signed [15:0] select_ln340_87_reg_3860;
wire  signed [15:0] select_ln340_89_fu_2541_p3;
reg  signed [15:0] select_ln340_89_reg_3866;
reg  signed [15:0] select_ln340_89_reg_3866_pp0_iter3_reg;
wire  signed [15:0] select_ln340_91_fu_2570_p3;
reg  signed [15:0] select_ln340_91_reg_3872;
reg  signed [15:0] select_ln340_91_reg_3872_pp0_iter3_reg;
wire  signed [15:0] select_ln340_93_fu_2599_p3;
reg  signed [15:0] select_ln340_93_reg_3878;
reg  signed [15:0] select_ln340_93_reg_3878_pp0_iter3_reg;
reg  signed [15:0] select_ln340_93_reg_3878_pp0_iter4_reg;
wire  signed [15:0] select_ln340_95_fu_2628_p3;
reg  signed [15:0] select_ln340_95_reg_3884;
reg  signed [15:0] select_ln340_95_reg_3884_pp0_iter3_reg;
reg  signed [15:0] select_ln340_95_reg_3884_pp0_iter4_reg;
reg   [0:0] tmp_288_reg_3890;
wire   [15:0] add_ln703_49_fu_2791_p2;
reg   [15:0] add_ln703_49_reg_3897;
reg   [0:0] tmp_289_reg_3903;
reg   [0:0] tmp_306_reg_3910;
wire   [15:0] add_ln703_51_fu_2959_p2;
reg   [15:0] add_ln703_51_reg_3917;
reg   [0:0] tmp_307_reg_3923;
reg   [0:0] tmp_324_reg_3930;
wire   [15:0] add_ln703_53_fu_3127_p2;
reg   [15:0] add_ln703_53_reg_3937;
reg   [0:0] tmp_325_reg_3943;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln718_fu_528_p2;
wire   [0:0] tmp_248_fu_521_p3;
wire   [0:0] tmp_250_fu_546_p3;
wire   [0:0] or_ln412_fu_540_p2;
wire   [0:0] and_ln415_fu_553_p2;
wire   [15:0] zext_ln415_fu_559_p1;
wire   [15:0] trunc_ln4_fu_512_p4;
wire   [0:0] tmp_251_fu_569_p3;
wire   [0:0] tmp_249_fu_533_p3;
wire   [0:0] xor_ln416_fu_577_p2;
wire   [0:0] and_ln416_fu_583_p2;
wire   [0:0] icmp_ln879_1_fu_602_p2;
wire   [0:0] icmp_ln768_fu_607_p2;
wire   [0:0] tmp_253_fu_620_p3;
wire   [0:0] icmp_ln879_fu_597_p2;
wire   [0:0] xor_ln779_fu_627_p2;
wire   [0:0] and_ln779_fu_633_p2;
wire   [0:0] select_ln777_fu_612_p3;
wire   [0:0] tmp_252_fu_589_p3;
wire   [0:0] xor_ln785_fu_653_p2;
wire   [0:0] or_ln785_fu_659_p2;
wire   [0:0] select_ln416_fu_639_p3;
wire   [0:0] or_ln786_fu_682_p2;
wire   [0:0] xor_ln786_fu_688_p2;
wire   [0:0] and_ln785_fu_670_p2;
wire   [0:0] icmp_ln718_16_fu_721_p2;
wire   [0:0] tmp_255_fu_714_p3;
wire   [0:0] tmp_257_fu_739_p3;
wire   [0:0] or_ln412_16_fu_733_p2;
wire   [0:0] and_ln415_16_fu_746_p2;
wire   [15:0] zext_ln415_16_fu_752_p1;
wire   [15:0] trunc_ln708_s_fu_705_p4;
wire   [0:0] tmp_258_fu_762_p3;
wire   [0:0] tmp_256_fu_726_p3;
wire   [0:0] xor_ln416_47_fu_770_p2;
wire   [0:0] and_ln416_16_fu_776_p2;
wire   [0:0] icmp_ln879_3_fu_795_p2;
wire   [0:0] icmp_ln768_1_fu_800_p2;
wire   [0:0] tmp_260_fu_813_p3;
wire   [0:0] icmp_ln879_2_fu_790_p2;
wire   [0:0] xor_ln779_16_fu_820_p2;
wire   [0:0] and_ln779_1_fu_826_p2;
wire   [0:0] select_ln777_1_fu_805_p3;
wire   [0:0] tmp_259_fu_782_p3;
wire   [0:0] xor_ln785_17_fu_846_p2;
wire   [0:0] or_ln785_16_fu_852_p2;
wire   [0:0] select_ln416_1_fu_832_p3;
wire   [0:0] or_ln786_32_fu_875_p2;
wire   [0:0] xor_ln786_32_fu_881_p2;
wire   [0:0] and_ln785_1_fu_863_p2;
wire   [0:0] icmp_ln718_17_fu_914_p2;
wire   [0:0] tmp_264_fu_907_p3;
wire   [0:0] tmp_266_fu_932_p3;
wire   [0:0] or_ln412_17_fu_926_p2;
wire   [0:0] and_ln415_17_fu_939_p2;
wire   [15:0] zext_ln415_17_fu_945_p1;
wire   [15:0] trunc_ln708_15_fu_898_p4;
wire   [0:0] tmp_267_fu_955_p3;
wire   [0:0] tmp_265_fu_919_p3;
wire   [0:0] xor_ln416_48_fu_963_p2;
wire   [0:0] and_ln416_17_fu_969_p2;
wire   [0:0] icmp_ln879_5_fu_988_p2;
wire   [0:0] icmp_ln768_2_fu_993_p2;
wire   [0:0] tmp_269_fu_1006_p3;
wire   [0:0] icmp_ln879_4_fu_983_p2;
wire   [0:0] xor_ln779_17_fu_1013_p2;
wire   [0:0] and_ln779_2_fu_1019_p2;
wire   [0:0] select_ln777_2_fu_998_p3;
wire   [0:0] tmp_268_fu_975_p3;
wire   [0:0] xor_ln785_19_fu_1039_p2;
wire   [0:0] or_ln785_17_fu_1045_p2;
wire   [0:0] select_ln416_2_fu_1025_p3;
wire   [0:0] or_ln786_33_fu_1068_p2;
wire   [0:0] xor_ln786_34_fu_1074_p2;
wire   [0:0] and_ln785_2_fu_1056_p2;
wire   [0:0] icmp_ln718_18_fu_1107_p2;
wire   [0:0] tmp_273_fu_1100_p3;
wire   [0:0] tmp_275_fu_1125_p3;
wire   [0:0] or_ln412_18_fu_1119_p2;
wire   [0:0] and_ln415_18_fu_1132_p2;
wire   [15:0] zext_ln415_18_fu_1138_p1;
wire   [15:0] trunc_ln708_16_fu_1091_p4;
wire   [0:0] tmp_276_fu_1148_p3;
wire   [0:0] tmp_274_fu_1112_p3;
wire   [0:0] xor_ln416_49_fu_1156_p2;
wire   [0:0] and_ln416_18_fu_1162_p2;
wire   [0:0] icmp_ln879_7_fu_1181_p2;
wire   [0:0] icmp_ln768_3_fu_1186_p2;
wire   [0:0] tmp_278_fu_1199_p3;
wire   [0:0] icmp_ln879_6_fu_1176_p2;
wire   [0:0] xor_ln779_18_fu_1206_p2;
wire   [0:0] and_ln779_3_fu_1212_p2;
wire   [0:0] select_ln777_3_fu_1191_p3;
wire   [0:0] tmp_277_fu_1168_p3;
wire   [0:0] xor_ln785_21_fu_1232_p2;
wire   [0:0] or_ln785_18_fu_1238_p2;
wire   [0:0] select_ln416_3_fu_1218_p3;
wire   [0:0] or_ln786_34_fu_1261_p2;
wire   [0:0] xor_ln786_36_fu_1267_p2;
wire   [0:0] and_ln785_3_fu_1249_p2;
wire   [0:0] icmp_ln718_19_fu_1300_p2;
wire   [0:0] tmp_282_fu_1293_p3;
wire   [0:0] tmp_284_fu_1318_p3;
wire   [0:0] or_ln412_19_fu_1312_p2;
wire   [0:0] and_ln415_19_fu_1325_p2;
wire   [15:0] zext_ln415_19_fu_1331_p1;
wire   [15:0] trunc_ln708_17_fu_1284_p4;
wire   [0:0] tmp_285_fu_1341_p3;
wire   [0:0] tmp_283_fu_1305_p3;
wire   [0:0] xor_ln416_50_fu_1349_p2;
wire   [0:0] and_ln416_19_fu_1355_p2;
wire   [0:0] icmp_ln879_9_fu_1374_p2;
wire   [0:0] icmp_ln768_4_fu_1379_p2;
wire   [0:0] tmp_287_fu_1392_p3;
wire   [0:0] icmp_ln879_8_fu_1369_p2;
wire   [0:0] xor_ln779_19_fu_1399_p2;
wire   [0:0] and_ln779_4_fu_1405_p2;
wire   [0:0] select_ln777_4_fu_1384_p3;
wire   [0:0] tmp_286_fu_1361_p3;
wire   [0:0] xor_ln785_23_fu_1425_p2;
wire   [0:0] or_ln785_19_fu_1431_p2;
wire   [0:0] select_ln416_4_fu_1411_p3;
wire   [0:0] or_ln786_35_fu_1454_p2;
wire   [0:0] xor_ln786_38_fu_1460_p2;
wire   [0:0] and_ln785_4_fu_1442_p2;
wire   [0:0] icmp_ln718_20_fu_1493_p2;
wire   [0:0] tmp_291_fu_1486_p3;
wire   [0:0] tmp_293_fu_1511_p3;
wire   [0:0] or_ln412_20_fu_1505_p2;
wire   [0:0] and_ln415_20_fu_1518_p2;
wire   [15:0] zext_ln415_20_fu_1524_p1;
wire   [15:0] trunc_ln708_18_fu_1477_p4;
wire   [0:0] tmp_294_fu_1534_p3;
wire   [0:0] tmp_292_fu_1498_p3;
wire   [0:0] xor_ln416_51_fu_1542_p2;
wire   [0:0] and_ln416_20_fu_1548_p2;
wire   [0:0] icmp_ln879_11_fu_1567_p2;
wire   [0:0] icmp_ln768_5_fu_1572_p2;
wire   [0:0] tmp_296_fu_1585_p3;
wire   [0:0] icmp_ln879_10_fu_1562_p2;
wire   [0:0] xor_ln779_20_fu_1592_p2;
wire   [0:0] and_ln779_5_fu_1598_p2;
wire   [0:0] select_ln777_5_fu_1577_p3;
wire   [0:0] tmp_295_fu_1554_p3;
wire   [0:0] xor_ln785_25_fu_1618_p2;
wire   [0:0] or_ln785_20_fu_1624_p2;
wire   [0:0] select_ln416_5_fu_1604_p3;
wire   [0:0] or_ln786_36_fu_1647_p2;
wire   [0:0] xor_ln786_40_fu_1653_p2;
wire   [0:0] and_ln785_5_fu_1635_p2;
wire   [0:0] icmp_ln718_21_fu_1686_p2;
wire   [0:0] tmp_300_fu_1679_p3;
wire   [0:0] tmp_302_fu_1704_p3;
wire   [0:0] or_ln412_21_fu_1698_p2;
wire   [0:0] and_ln415_21_fu_1711_p2;
wire   [15:0] zext_ln415_21_fu_1717_p1;
wire   [15:0] trunc_ln708_19_fu_1670_p4;
wire   [0:0] tmp_303_fu_1727_p3;
wire   [0:0] tmp_301_fu_1691_p3;
wire   [0:0] xor_ln416_52_fu_1735_p2;
wire   [0:0] and_ln416_21_fu_1741_p2;
wire   [0:0] icmp_ln879_13_fu_1760_p2;
wire   [0:0] icmp_ln768_6_fu_1765_p2;
wire   [0:0] tmp_305_fu_1778_p3;
wire   [0:0] icmp_ln879_12_fu_1755_p2;
wire   [0:0] xor_ln779_21_fu_1785_p2;
wire   [0:0] and_ln779_6_fu_1791_p2;
wire   [0:0] select_ln777_6_fu_1770_p3;
wire   [0:0] tmp_304_fu_1747_p3;
wire   [0:0] xor_ln785_27_fu_1811_p2;
wire   [0:0] or_ln785_21_fu_1817_p2;
wire   [0:0] select_ln416_6_fu_1797_p3;
wire   [0:0] or_ln786_37_fu_1840_p2;
wire   [0:0] xor_ln786_42_fu_1846_p2;
wire   [0:0] and_ln785_6_fu_1828_p2;
wire   [0:0] icmp_ln718_22_fu_1879_p2;
wire   [0:0] tmp_309_fu_1872_p3;
wire   [0:0] tmp_311_fu_1897_p3;
wire   [0:0] or_ln412_22_fu_1891_p2;
wire   [0:0] and_ln415_22_fu_1904_p2;
wire   [15:0] zext_ln415_22_fu_1910_p1;
wire   [15:0] trunc_ln708_20_fu_1863_p4;
wire   [0:0] tmp_312_fu_1920_p3;
wire   [0:0] tmp_310_fu_1884_p3;
wire   [0:0] xor_ln416_53_fu_1928_p2;
wire   [0:0] and_ln416_22_fu_1934_p2;
wire   [0:0] icmp_ln879_15_fu_1953_p2;
wire   [0:0] icmp_ln768_7_fu_1958_p2;
wire   [0:0] tmp_314_fu_1971_p3;
wire   [0:0] icmp_ln879_14_fu_1948_p2;
wire   [0:0] xor_ln779_22_fu_1978_p2;
wire   [0:0] and_ln779_7_fu_1984_p2;
wire   [0:0] select_ln777_7_fu_1963_p3;
wire   [0:0] tmp_313_fu_1940_p3;
wire   [0:0] xor_ln785_29_fu_2004_p2;
wire   [0:0] or_ln785_22_fu_2010_p2;
wire   [0:0] select_ln416_7_fu_1990_p3;
wire   [0:0] or_ln786_38_fu_2033_p2;
wire   [0:0] xor_ln786_44_fu_2039_p2;
wire   [0:0] and_ln785_7_fu_2021_p2;
wire   [0:0] icmp_ln718_23_fu_2072_p2;
wire   [0:0] tmp_318_fu_2065_p3;
wire   [0:0] tmp_320_fu_2090_p3;
wire   [0:0] or_ln412_23_fu_2084_p2;
wire   [0:0] and_ln415_23_fu_2097_p2;
wire   [15:0] zext_ln415_23_fu_2103_p1;
wire   [15:0] trunc_ln708_21_fu_2056_p4;
wire   [0:0] tmp_321_fu_2113_p3;
wire   [0:0] tmp_319_fu_2077_p3;
wire   [0:0] xor_ln416_54_fu_2121_p2;
wire   [0:0] and_ln416_23_fu_2127_p2;
wire   [0:0] icmp_ln879_17_fu_2146_p2;
wire   [0:0] icmp_ln768_8_fu_2151_p2;
wire   [0:0] tmp_323_fu_2164_p3;
wire   [0:0] icmp_ln879_16_fu_2141_p2;
wire   [0:0] xor_ln779_23_fu_2171_p2;
wire   [0:0] and_ln779_8_fu_2177_p2;
wire   [0:0] select_ln777_8_fu_2156_p3;
wire   [0:0] tmp_322_fu_2133_p3;
wire   [0:0] xor_ln785_31_fu_2197_p2;
wire   [0:0] or_ln785_23_fu_2203_p2;
wire   [0:0] select_ln416_8_fu_2183_p3;
wire   [0:0] or_ln786_39_fu_2226_p2;
wire   [0:0] xor_ln786_46_fu_2232_p2;
wire   [0:0] and_ln785_8_fu_2214_p2;
wire   [0:0] or_ln340_48_fu_2249_p2;
wire   [0:0] or_ln340_49_fu_2253_p2;
wire   [15:0] select_ln340_fu_2258_p3;
wire   [15:0] select_ln388_fu_2264_p3;
wire   [0:0] or_ln340_51_fu_2278_p2;
wire   [0:0] or_ln340_52_fu_2282_p2;
wire   [15:0] select_ln340_64_fu_2287_p3;
wire   [15:0] select_ln388_32_fu_2293_p3;
wire  signed [15:0] select_ln340_80_fu_2270_p3;
wire  signed [15:0] select_ln340_81_fu_2299_p3;
wire  signed [16:0] sext_ln703_fu_2307_p1;
wire  signed [16:0] sext_ln703_96_fu_2311_p1;
wire   [16:0] add_ln1192_fu_2315_p2;
wire   [15:0] add_ln703_fu_2329_p2;
wire   [0:0] tmp_262_fu_2335_p3;
wire   [0:0] tmp_261_fu_2321_p3;
wire   [0:0] xor_ln786_33_fu_2343_p2;
wire   [0:0] xor_ln340_48_fu_2361_p2;
wire   [0:0] xor_ln340_fu_2355_p2;
wire   [0:0] and_ln786_51_fu_2349_p2;
wire   [0:0] or_ln340_53_fu_2367_p2;
wire   [15:0] select_ln340_65_fu_2373_p3;
wire   [15:0] select_ln388_33_fu_2381_p3;
wire   [0:0] or_ln340_55_fu_2397_p2;
wire   [0:0] or_ln340_56_fu_2401_p2;
wire   [15:0] select_ln340_66_fu_2406_p3;
wire   [15:0] select_ln388_34_fu_2412_p3;
wire  signed [15:0] select_ln340_82_fu_2389_p3;
wire  signed [15:0] select_ln340_83_fu_2418_p3;
wire  signed [16:0] sext_ln703_97_fu_2426_p1;
wire  signed [16:0] sext_ln703_98_fu_2430_p1;
wire   [16:0] add_ln1192_64_fu_2434_p2;
wire   [0:0] or_ln340_59_fu_2462_p2;
wire   [0:0] or_ln340_60_fu_2466_p2;
wire   [15:0] select_ln340_68_fu_2471_p3;
wire   [15:0] select_ln388_36_fu_2477_p3;
wire   [0:0] or_ln340_63_fu_2491_p2;
wire   [0:0] or_ln340_64_fu_2495_p2;
wire   [15:0] select_ln340_70_fu_2500_p3;
wire   [15:0] select_ln388_38_fu_2506_p3;
wire   [0:0] or_ln340_67_fu_2520_p2;
wire   [0:0] or_ln340_68_fu_2524_p2;
wire   [15:0] select_ln340_72_fu_2529_p3;
wire   [15:0] select_ln388_40_fu_2535_p3;
wire   [0:0] or_ln340_71_fu_2549_p2;
wire   [0:0] or_ln340_72_fu_2553_p2;
wire   [15:0] select_ln340_74_fu_2558_p3;
wire   [15:0] select_ln388_42_fu_2564_p3;
wire   [0:0] or_ln340_75_fu_2578_p2;
wire   [0:0] or_ln340_76_fu_2582_p2;
wire   [15:0] select_ln340_76_fu_2587_p3;
wire   [15:0] select_ln388_44_fu_2593_p3;
wire   [0:0] or_ln340_79_fu_2607_p2;
wire   [0:0] or_ln340_80_fu_2611_p2;
wire   [15:0] select_ln340_78_fu_2616_p3;
wire   [15:0] select_ln388_46_fu_2622_p3;
wire   [0:0] xor_ln786_35_fu_2636_p2;
wire   [0:0] xor_ln340_50_fu_2650_p2;
wire   [0:0] xor_ln340_49_fu_2646_p2;
wire   [0:0] and_ln786_54_fu_2641_p2;
wire   [0:0] or_ln340_57_fu_2655_p2;
wire   [15:0] select_ln340_67_fu_2660_p3;
wire   [15:0] select_ln388_35_fu_2667_p3;
wire  signed [15:0] select_ln340_84_fu_2674_p3;
wire  signed [16:0] sext_ln703_99_fu_2682_p1;
wire  signed [16:0] sext_ln703_100_fu_2686_p1;
wire   [16:0] add_ln1192_65_fu_2689_p2;
wire   [15:0] add_ln703_48_fu_2703_p2;
wire   [0:0] tmp_280_fu_2708_p3;
wire   [0:0] tmp_279_fu_2695_p3;
wire   [0:0] xor_ln786_37_fu_2716_p2;
wire   [0:0] xor_ln340_52_fu_2734_p2;
wire   [0:0] xor_ln340_51_fu_2728_p2;
wire   [0:0] and_ln786_57_fu_2722_p2;
wire   [0:0] or_ln340_61_fu_2740_p2;
wire   [15:0] select_ln340_69_fu_2746_p3;
wire   [15:0] select_ln388_37_fu_2754_p3;
wire  signed [15:0] select_ln340_86_fu_2762_p3;
wire  signed [16:0] sext_ln703_101_fu_2770_p1;
wire  signed [16:0] sext_ln703_102_fu_2774_p1;
wire   [16:0] add_ln1192_66_fu_2777_p2;
wire   [0:0] xor_ln786_39_fu_2804_p2;
wire   [0:0] xor_ln340_54_fu_2818_p2;
wire   [0:0] xor_ln340_53_fu_2814_p2;
wire   [0:0] and_ln786_60_fu_2809_p2;
wire   [0:0] or_ln340_65_fu_2823_p2;
wire   [15:0] select_ln340_71_fu_2828_p3;
wire   [15:0] select_ln388_39_fu_2835_p3;
wire  signed [15:0] select_ln340_88_fu_2842_p3;
wire  signed [16:0] sext_ln703_103_fu_2850_p1;
wire  signed [16:0] sext_ln703_104_fu_2854_p1;
wire   [16:0] add_ln1192_67_fu_2857_p2;
wire   [15:0] add_ln703_50_fu_2871_p2;
wire   [0:0] tmp_298_fu_2876_p3;
wire   [0:0] tmp_297_fu_2863_p3;
wire   [0:0] xor_ln786_41_fu_2884_p2;
wire   [0:0] xor_ln340_56_fu_2902_p2;
wire   [0:0] xor_ln340_55_fu_2896_p2;
wire   [0:0] and_ln786_63_fu_2890_p2;
wire   [0:0] or_ln340_69_fu_2908_p2;
wire   [15:0] select_ln340_73_fu_2914_p3;
wire   [15:0] select_ln388_41_fu_2922_p3;
wire  signed [15:0] select_ln340_90_fu_2930_p3;
wire  signed [16:0] sext_ln703_105_fu_2938_p1;
wire  signed [16:0] sext_ln703_106_fu_2942_p1;
wire   [16:0] add_ln1192_68_fu_2945_p2;
wire   [0:0] xor_ln786_43_fu_2972_p2;
wire   [0:0] xor_ln340_58_fu_2986_p2;
wire   [0:0] xor_ln340_57_fu_2982_p2;
wire   [0:0] and_ln786_66_fu_2977_p2;
wire   [0:0] or_ln340_73_fu_2991_p2;
wire   [15:0] select_ln340_75_fu_2996_p3;
wire   [15:0] select_ln388_43_fu_3003_p3;
wire  signed [15:0] select_ln340_92_fu_3010_p3;
wire  signed [16:0] sext_ln703_107_fu_3018_p1;
wire  signed [16:0] sext_ln703_108_fu_3022_p1;
wire   [16:0] add_ln1192_69_fu_3025_p2;
wire   [15:0] add_ln703_52_fu_3039_p2;
wire   [0:0] tmp_316_fu_3044_p3;
wire   [0:0] tmp_315_fu_3031_p3;
wire   [0:0] xor_ln786_45_fu_3052_p2;
wire   [0:0] xor_ln340_60_fu_3070_p2;
wire   [0:0] xor_ln340_59_fu_3064_p2;
wire   [0:0] and_ln786_69_fu_3058_p2;
wire   [0:0] or_ln340_77_fu_3076_p2;
wire   [15:0] select_ln340_77_fu_3082_p3;
wire   [15:0] select_ln388_45_fu_3090_p3;
wire  signed [15:0] select_ln340_94_fu_3098_p3;
wire  signed [16:0] sext_ln703_109_fu_3106_p1;
wire  signed [16:0] sext_ln703_110_fu_3110_p1;
wire   [16:0] add_ln1192_70_fu_3113_p2;
wire   [0:0] xor_ln786_47_fu_3140_p2;
wire   [0:0] xor_ln340_62_fu_3154_p2;
wire   [0:0] xor_ln340_61_fu_3150_p2;
wire   [0:0] and_ln786_72_fu_3145_p2;
wire   [0:0] or_ln340_81_fu_3159_p2;
wire   [15:0] select_ln340_79_fu_3164_p3;
wire   [15:0] select_ln388_47_fu_3171_p3;
wire   [15:0] select_ln340_96_fu_3178_p3;
reg    ap_ce_reg;
reg  signed [15:0] window_0_0_val_V_r_int_reg;
reg  signed [15:0] window_0_1_val_V_r_int_reg;
reg  signed [15:0] window_0_2_val_V_r_int_reg;
reg  signed [15:0] window_1_0_val_V_r_int_reg;
reg  signed [15:0] window_1_1_val_V_r_int_reg;
reg  signed [15:0] window_1_2_val_V_r_int_reg;
reg  signed [15:0] window_2_0_val_V_r_int_reg;
reg  signed [15:0] window_2_1_val_V_r_int_reg;
reg  signed [15:0] window_2_2_val_V_r_int_reg;
reg  signed [15:0] p_read9_int_reg;
reg  signed [15:0] p_read110_int_reg;
reg  signed [15:0] p_read211_int_reg;
reg  signed [15:0] p_read312_int_reg;
reg  signed [15:0] p_read413_int_reg;
reg  signed [15:0] p_read514_int_reg;
reg  signed [15:0] p_read615_int_reg;
reg  signed [15:0] p_read716_int_reg;
reg  signed [15:0] p_read817_int_reg;
reg   [15:0] ap_return_int_reg;

yolo_conv_top_mul_mul_16s_16s_32_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
yolo_conv_top_mul_mul_16s_16s_32_1_0_U10(
    .din0(p_read9_int_reg),
    .din1(window_0_0_val_V_r_int_reg),
    .dout(mul_ln1118_fu_3186_p2)
);

yolo_conv_top_mul_mul_16s_16s_32_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
yolo_conv_top_mul_mul_16s_16s_32_1_0_U11(
    .din0(p_read110_int_reg),
    .din1(window_0_1_val_V_r_int_reg),
    .dout(mul_ln1118_16_fu_3196_p2)
);

yolo_conv_top_mul_mul_16s_16s_32_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
yolo_conv_top_mul_mul_16s_16s_32_1_0_U12(
    .din0(p_read211_int_reg),
    .din1(window_0_2_val_V_r_int_reg),
    .dout(mul_ln1118_17_fu_3206_p2)
);

yolo_conv_top_mul_mul_16s_16s_32_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
yolo_conv_top_mul_mul_16s_16s_32_1_0_U13(
    .din0(p_read312_int_reg),
    .din1(window_1_0_val_V_r_int_reg),
    .dout(mul_ln1118_18_fu_3216_p2)
);

yolo_conv_top_mul_mul_16s_16s_32_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
yolo_conv_top_mul_mul_16s_16s_32_1_0_U14(
    .din0(p_read413_int_reg),
    .din1(window_1_1_val_V_r_int_reg),
    .dout(mul_ln1118_19_fu_3226_p2)
);

yolo_conv_top_mul_mul_16s_16s_32_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
yolo_conv_top_mul_mul_16s_16s_32_1_0_U15(
    .din0(p_read514_int_reg),
    .din1(window_1_2_val_V_r_int_reg),
    .dout(mul_ln1118_20_fu_3236_p2)
);

yolo_conv_top_mul_mul_16s_16s_32_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
yolo_conv_top_mul_mul_16s_16s_32_1_0_U16(
    .din0(p_read615_int_reg),
    .din1(window_2_0_val_V_r_int_reg),
    .dout(mul_ln1118_21_fu_3246_p2)
);

yolo_conv_top_mul_mul_16s_16s_32_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
yolo_conv_top_mul_mul_16s_16s_32_1_0_U17(
    .din0(p_read716_int_reg),
    .din1(window_2_1_val_V_r_int_reg),
    .dout(mul_ln1118_22_fu_3256_p2)
);

yolo_conv_top_mul_mul_16s_16s_32_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
yolo_conv_top_mul_mul_16s_16s_32_1_0_U18(
    .din0(p_read817_int_reg),
    .din1(window_2_2_val_V_r_int_reg),
    .dout(mul_ln1118_23_fu_3266_p2)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        add_ln415_16_reg_3586 <= add_ln415_16_fu_756_p2;
        add_ln415_17_reg_3617 <= add_ln415_17_fu_949_p2;
        add_ln415_18_reg_3648 <= add_ln415_18_fu_1142_p2;
        add_ln415_19_reg_3679 <= add_ln415_19_fu_1335_p2;
        add_ln415_20_reg_3710 <= add_ln415_20_fu_1528_p2;
        add_ln415_21_reg_3741 <= add_ln415_21_fu_1721_p2;
        add_ln415_22_reg_3772 <= add_ln415_22_fu_1914_p2;
        add_ln415_23_reg_3803 <= add_ln415_23_fu_2107_p2;
        add_ln415_reg_3555 <= add_ln415_fu_563_p2;
        add_ln703_47_reg_3841 <= add_ln703_47_fu_2448_p2;
        add_ln703_49_reg_3897 <= add_ln703_49_fu_2791_p2;
        add_ln703_51_reg_3917 <= add_ln703_51_fu_2959_p2;
        add_ln703_53_reg_3937 <= add_ln703_53_fu_3127_p2;
        and_ln781_16_reg_3592 <= and_ln781_16_fu_840_p2;
        and_ln781_17_reg_3623 <= and_ln781_17_fu_1033_p2;
        and_ln781_18_reg_3654 <= and_ln781_18_fu_1226_p2;
        and_ln781_19_reg_3685 <= and_ln781_19_fu_1419_p2;
        and_ln781_20_reg_3716 <= and_ln781_20_fu_1612_p2;
        and_ln781_21_reg_3747 <= and_ln781_21_fu_1805_p2;
        and_ln781_22_reg_3778 <= and_ln781_22_fu_1998_p2;
        and_ln781_23_reg_3809 <= and_ln781_23_fu_2191_p2;
        and_ln781_reg_3561 <= and_ln781_fu_647_p2;
        and_ln786_48_reg_3576 <= and_ln786_48_fu_694_p2;
        and_ln786_49_reg_3602 <= and_ln786_49_fu_869_p2;
        and_ln786_50_reg_3607 <= and_ln786_50_fu_887_p2;
        and_ln786_52_reg_3633 <= and_ln786_52_fu_1062_p2;
        and_ln786_53_reg_3638 <= and_ln786_53_fu_1080_p2;
        and_ln786_55_reg_3664 <= and_ln786_55_fu_1255_p2;
        and_ln786_56_reg_3669 <= and_ln786_56_fu_1273_p2;
        and_ln786_58_reg_3695 <= and_ln786_58_fu_1448_p2;
        and_ln786_59_reg_3700 <= and_ln786_59_fu_1466_p2;
        and_ln786_61_reg_3726 <= and_ln786_61_fu_1641_p2;
        and_ln786_62_reg_3731 <= and_ln786_62_fu_1659_p2;
        and_ln786_64_reg_3757 <= and_ln786_64_fu_1834_p2;
        and_ln786_65_reg_3762 <= and_ln786_65_fu_1852_p2;
        and_ln786_67_reg_3788 <= and_ln786_67_fu_2027_p2;
        and_ln786_68_reg_3793 <= and_ln786_68_fu_2045_p2;
        and_ln786_70_reg_3819 <= and_ln786_70_fu_2220_p2;
        and_ln786_71_reg_3824 <= and_ln786_71_fu_2238_p2;
        and_ln786_reg_3571 <= and_ln786_fu_676_p2;
        mul_ln1118_16_reg_3307 <= mul_ln1118_16_fu_3196_p2;
        mul_ln1118_17_reg_3338 <= mul_ln1118_17_fu_3206_p2;
        mul_ln1118_18_reg_3369 <= mul_ln1118_18_fu_3216_p2;
        mul_ln1118_19_reg_3400 <= mul_ln1118_19_fu_3226_p2;
        mul_ln1118_20_reg_3431 <= mul_ln1118_20_fu_3236_p2;
        mul_ln1118_21_reg_3462 <= mul_ln1118_21_fu_3246_p2;
        mul_ln1118_22_reg_3493 <= mul_ln1118_22_fu_3256_p2;
        mul_ln1118_23_reg_3524 <= mul_ln1118_23_fu_3266_p2;
        mul_ln1118_reg_3276 <= mul_ln1118_fu_3186_p2;
        or_ln340_50_reg_3612 <= or_ln340_50_fu_892_p2;
        or_ln340_54_reg_3643 <= or_ln340_54_fu_1085_p2;
        or_ln340_58_reg_3674 <= or_ln340_58_fu_1278_p2;
        or_ln340_62_reg_3705 <= or_ln340_62_fu_1471_p2;
        or_ln340_66_reg_3736 <= or_ln340_66_fu_1664_p2;
        or_ln340_70_reg_3767 <= or_ln340_70_fu_1857_p2;
        or_ln340_74_reg_3798 <= or_ln340_74_fu_2050_p2;
        or_ln340_78_reg_3829 <= or_ln340_78_fu_2243_p2;
        or_ln340_reg_3581 <= or_ln340_fu_699_p2;
        p_Result_1_reg_3301 <= {{mul_ln1118_fu_3186_p2[31:24]}};
        p_Result_42_0_1_reg_3327 <= {{mul_ln1118_16_fu_3196_p2[31:25]}};
        p_Result_42_0_2_reg_3358 <= {{mul_ln1118_17_fu_3206_p2[31:25]}};
        p_Result_42_1_1_reg_3420 <= {{mul_ln1118_19_fu_3226_p2[31:25]}};
        p_Result_42_1_2_reg_3451 <= {{mul_ln1118_20_fu_3236_p2[31:25]}};
        p_Result_42_1_reg_3389 <= {{mul_ln1118_18_fu_3216_p2[31:25]}};
        p_Result_42_2_1_reg_3513 <= {{mul_ln1118_22_fu_3256_p2[31:25]}};
        p_Result_42_2_2_reg_3544 <= {{mul_ln1118_23_fu_3266_p2[31:25]}};
        p_Result_42_2_reg_3482 <= {{mul_ln1118_21_fu_3246_p2[31:25]}};
        p_Result_43_0_1_reg_3332 <= {{mul_ln1118_16_fu_3196_p2[31:24]}};
        p_Result_43_0_2_reg_3363 <= {{mul_ln1118_17_fu_3206_p2[31:24]}};
        p_Result_43_1_1_reg_3425 <= {{mul_ln1118_19_fu_3226_p2[31:24]}};
        p_Result_43_1_2_reg_3456 <= {{mul_ln1118_20_fu_3236_p2[31:24]}};
        p_Result_43_1_reg_3394 <= {{mul_ln1118_18_fu_3216_p2[31:24]}};
        p_Result_43_2_1_reg_3518 <= {{mul_ln1118_22_fu_3256_p2[31:24]}};
        p_Result_43_2_2_reg_3549 <= {{mul_ln1118_23_fu_3266_p2[31:24]}};
        p_Result_43_2_reg_3487 <= {{mul_ln1118_21_fu_3246_p2[31:24]}};
        p_Result_s_reg_3296 <= {{mul_ln1118_fu_3186_p2[31:25]}};
        select_ln340_85_reg_3854 <= select_ln340_85_fu_2483_p3;
        select_ln340_87_reg_3860 <= select_ln340_87_fu_2512_p3;
        select_ln340_89_reg_3866 <= select_ln340_89_fu_2541_p3;
        select_ln340_89_reg_3866_pp0_iter3_reg <= select_ln340_89_reg_3866;
        select_ln340_91_reg_3872 <= select_ln340_91_fu_2570_p3;
        select_ln340_91_reg_3872_pp0_iter3_reg <= select_ln340_91_reg_3872;
        select_ln340_93_reg_3878 <= select_ln340_93_fu_2599_p3;
        select_ln340_93_reg_3878_pp0_iter3_reg <= select_ln340_93_reg_3878;
        select_ln340_93_reg_3878_pp0_iter4_reg <= select_ln340_93_reg_3878_pp0_iter3_reg;
        select_ln340_95_reg_3884 <= select_ln340_95_fu_2628_p3;
        select_ln340_95_reg_3884_pp0_iter3_reg <= select_ln340_95_reg_3884;
        select_ln340_95_reg_3884_pp0_iter4_reg <= select_ln340_95_reg_3884_pp0_iter3_reg;
        tmp_254_reg_3316 <= mul_ln1118_16_fu_3196_p2[32'd31];
        tmp_263_reg_3347 <= mul_ln1118_17_fu_3206_p2[32'd31];
        tmp_270_reg_3834 <= add_ln1192_64_fu_2434_p2[32'd16];
        tmp_271_reg_3847 <= add_ln703_47_fu_2448_p2[32'd15];
        tmp_272_reg_3378 <= mul_ln1118_18_fu_3216_p2[32'd31];
        tmp_281_reg_3409 <= mul_ln1118_19_fu_3226_p2[32'd31];
        tmp_288_reg_3890 <= add_ln1192_66_fu_2777_p2[32'd16];
        tmp_289_reg_3903 <= add_ln703_49_fu_2791_p2[32'd15];
        tmp_290_reg_3440 <= mul_ln1118_20_fu_3236_p2[32'd31];
        tmp_299_reg_3471 <= mul_ln1118_21_fu_3246_p2[32'd31];
        tmp_306_reg_3910 <= add_ln1192_68_fu_2945_p2[32'd16];
        tmp_307_reg_3923 <= add_ln703_51_fu_2959_p2[32'd15];
        tmp_308_reg_3502 <= mul_ln1118_22_fu_3256_p2[32'd31];
        tmp_317_reg_3533 <= mul_ln1118_23_fu_3266_p2[32'd31];
        tmp_324_reg_3930 <= add_ln1192_70_fu_3113_p2[32'd16];
        tmp_325_reg_3943 <= add_ln703_53_fu_3127_p2[32'd15];
        tmp_reg_3285 <= mul_ln1118_fu_3186_p2[32'd31];
        trunc_ln718_16_reg_3322 <= trunc_ln718_16_fu_239_p1;
        trunc_ln718_17_reg_3353 <= trunc_ln718_17_fu_275_p1;
        trunc_ln718_18_reg_3384 <= trunc_ln718_18_fu_311_p1;
        trunc_ln718_19_reg_3415 <= trunc_ln718_19_fu_347_p1;
        trunc_ln718_20_reg_3446 <= trunc_ln718_20_fu_383_p1;
        trunc_ln718_21_reg_3477 <= trunc_ln718_21_fu_419_p1;
        trunc_ln718_22_reg_3508 <= trunc_ln718_22_fu_455_p1;
        trunc_ln718_23_reg_3539 <= trunc_ln718_23_fu_491_p1;
        trunc_ln718_reg_3291 <= trunc_ln718_fu_203_p1;
        xor_ln785_16_reg_3566 <= xor_ln785_16_fu_665_p2;
        xor_ln785_18_reg_3597 <= xor_ln785_18_fu_858_p2;
        xor_ln785_20_reg_3628 <= xor_ln785_20_fu_1051_p2;
        xor_ln785_22_reg_3659 <= xor_ln785_22_fu_1244_p2;
        xor_ln785_24_reg_3690 <= xor_ln785_24_fu_1437_p2;
        xor_ln785_26_reg_3721 <= xor_ln785_26_fu_1630_p2;
        xor_ln785_28_reg_3752 <= xor_ln785_28_fu_1823_p2;
        xor_ln785_30_reg_3783 <= xor_ln785_30_fu_2016_p2;
        xor_ln785_32_reg_3814 <= xor_ln785_32_fu_2209_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_int_reg <= select_ln340_96_fu_3178_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read110_int_reg <= p_read110;
        p_read211_int_reg <= p_read211;
        p_read312_int_reg <= p_read312;
        p_read413_int_reg <= p_read413;
        p_read514_int_reg <= p_read514;
        p_read615_int_reg <= p_read615;
        p_read716_int_reg <= p_read716;
        p_read817_int_reg <= p_read817;
        p_read9_int_reg <= p_read9;
        window_0_0_val_V_r_int_reg <= window_0_0_val_V_r;
        window_0_1_val_V_r_int_reg <= window_0_1_val_V_r;
        window_0_2_val_V_r_int_reg <= window_0_2_val_V_r;
        window_1_0_val_V_r_int_reg <= window_1_0_val_V_r;
        window_1_1_val_V_r_int_reg <= window_1_1_val_V_r;
        window_1_2_val_V_r_int_reg <= window_1_2_val_V_r;
        window_2_0_val_V_r_int_reg <= window_2_0_val_V_r;
        window_2_1_val_V_r_int_reg <= window_2_1_val_V_r;
        window_2_2_val_V_r_int_reg <= window_2_2_val_V_r;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return = ap_return_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return = select_ln340_96_fu_3178_p3;
    end
end

assign add_ln1192_64_fu_2434_p2 = ($signed(sext_ln703_97_fu_2426_p1) + $signed(sext_ln703_98_fu_2430_p1));

assign add_ln1192_65_fu_2689_p2 = ($signed(sext_ln703_99_fu_2682_p1) + $signed(sext_ln703_100_fu_2686_p1));

assign add_ln1192_66_fu_2777_p2 = ($signed(sext_ln703_101_fu_2770_p1) + $signed(sext_ln703_102_fu_2774_p1));

assign add_ln1192_67_fu_2857_p2 = ($signed(sext_ln703_103_fu_2850_p1) + $signed(sext_ln703_104_fu_2854_p1));

assign add_ln1192_68_fu_2945_p2 = ($signed(sext_ln703_105_fu_2938_p1) + $signed(sext_ln703_106_fu_2942_p1));

assign add_ln1192_69_fu_3025_p2 = ($signed(sext_ln703_107_fu_3018_p1) + $signed(sext_ln703_108_fu_3022_p1));

assign add_ln1192_70_fu_3113_p2 = ($signed(sext_ln703_109_fu_3106_p1) + $signed(sext_ln703_110_fu_3110_p1));

assign add_ln1192_fu_2315_p2 = ($signed(sext_ln703_fu_2307_p1) + $signed(sext_ln703_96_fu_2311_p1));

assign add_ln415_16_fu_756_p2 = (zext_ln415_16_fu_752_p1 + trunc_ln708_s_fu_705_p4);

assign add_ln415_17_fu_949_p2 = (zext_ln415_17_fu_945_p1 + trunc_ln708_15_fu_898_p4);

assign add_ln415_18_fu_1142_p2 = (zext_ln415_18_fu_1138_p1 + trunc_ln708_16_fu_1091_p4);

assign add_ln415_19_fu_1335_p2 = (zext_ln415_19_fu_1331_p1 + trunc_ln708_17_fu_1284_p4);

assign add_ln415_20_fu_1528_p2 = (zext_ln415_20_fu_1524_p1 + trunc_ln708_18_fu_1477_p4);

assign add_ln415_21_fu_1721_p2 = (zext_ln415_21_fu_1717_p1 + trunc_ln708_19_fu_1670_p4);

assign add_ln415_22_fu_1914_p2 = (zext_ln415_22_fu_1910_p1 + trunc_ln708_20_fu_1863_p4);

assign add_ln415_23_fu_2107_p2 = (zext_ln415_23_fu_2103_p1 + trunc_ln708_21_fu_2056_p4);

assign add_ln415_fu_563_p2 = (zext_ln415_fu_559_p1 + trunc_ln4_fu_512_p4);

assign add_ln703_47_fu_2448_p2 = ($signed(select_ln340_83_fu_2418_p3) + $signed(select_ln340_82_fu_2389_p3));

assign add_ln703_48_fu_2703_p2 = ($signed(select_ln340_85_reg_3854) + $signed(select_ln340_84_fu_2674_p3));

assign add_ln703_49_fu_2791_p2 = ($signed(select_ln340_87_reg_3860) + $signed(select_ln340_86_fu_2762_p3));

assign add_ln703_50_fu_2871_p2 = ($signed(select_ln340_89_reg_3866_pp0_iter3_reg) + $signed(select_ln340_88_fu_2842_p3));

assign add_ln703_51_fu_2959_p2 = ($signed(select_ln340_91_reg_3872_pp0_iter3_reg) + $signed(select_ln340_90_fu_2930_p3));

assign add_ln703_52_fu_3039_p2 = ($signed(select_ln340_93_reg_3878_pp0_iter4_reg) + $signed(select_ln340_92_fu_3010_p3));

assign add_ln703_53_fu_3127_p2 = ($signed(select_ln340_95_reg_3884_pp0_iter4_reg) + $signed(select_ln340_94_fu_3098_p3));

assign add_ln703_fu_2329_p2 = ($signed(select_ln340_81_fu_2299_p3) + $signed(select_ln340_80_fu_2270_p3));

assign and_ln415_16_fu_746_p2 = (tmp_257_fu_739_p3 & or_ln412_16_fu_733_p2);

assign and_ln415_17_fu_939_p2 = (tmp_266_fu_932_p3 & or_ln412_17_fu_926_p2);

assign and_ln415_18_fu_1132_p2 = (tmp_275_fu_1125_p3 & or_ln412_18_fu_1119_p2);

assign and_ln415_19_fu_1325_p2 = (tmp_284_fu_1318_p3 & or_ln412_19_fu_1312_p2);

assign and_ln415_20_fu_1518_p2 = (tmp_293_fu_1511_p3 & or_ln412_20_fu_1505_p2);

assign and_ln415_21_fu_1711_p2 = (tmp_302_fu_1704_p3 & or_ln412_21_fu_1698_p2);

assign and_ln415_22_fu_1904_p2 = (tmp_311_fu_1897_p3 & or_ln412_22_fu_1891_p2);

assign and_ln415_23_fu_2097_p2 = (tmp_320_fu_2090_p3 & or_ln412_23_fu_2084_p2);

assign and_ln415_fu_553_p2 = (tmp_250_fu_546_p3 & or_ln412_fu_540_p2);

assign and_ln416_16_fu_776_p2 = (xor_ln416_47_fu_770_p2 & tmp_256_fu_726_p3);

assign and_ln416_17_fu_969_p2 = (xor_ln416_48_fu_963_p2 & tmp_265_fu_919_p3);

assign and_ln416_18_fu_1162_p2 = (xor_ln416_49_fu_1156_p2 & tmp_274_fu_1112_p3);

assign and_ln416_19_fu_1355_p2 = (xor_ln416_50_fu_1349_p2 & tmp_283_fu_1305_p3);

assign and_ln416_20_fu_1548_p2 = (xor_ln416_51_fu_1542_p2 & tmp_292_fu_1498_p3);

assign and_ln416_21_fu_1741_p2 = (xor_ln416_52_fu_1735_p2 & tmp_301_fu_1691_p3);

assign and_ln416_22_fu_1934_p2 = (xor_ln416_53_fu_1928_p2 & tmp_310_fu_1884_p3);

assign and_ln416_23_fu_2127_p2 = (xor_ln416_54_fu_2121_p2 & tmp_319_fu_2077_p3);

assign and_ln416_fu_583_p2 = (xor_ln416_fu_577_p2 & tmp_249_fu_533_p3);

assign and_ln779_1_fu_826_p2 = (xor_ln779_16_fu_820_p2 & icmp_ln879_2_fu_790_p2);

assign and_ln779_2_fu_1019_p2 = (xor_ln779_17_fu_1013_p2 & icmp_ln879_4_fu_983_p2);

assign and_ln779_3_fu_1212_p2 = (xor_ln779_18_fu_1206_p2 & icmp_ln879_6_fu_1176_p2);

assign and_ln779_4_fu_1405_p2 = (xor_ln779_19_fu_1399_p2 & icmp_ln879_8_fu_1369_p2);

assign and_ln779_5_fu_1598_p2 = (xor_ln779_20_fu_1592_p2 & icmp_ln879_10_fu_1562_p2);

assign and_ln779_6_fu_1791_p2 = (xor_ln779_21_fu_1785_p2 & icmp_ln879_12_fu_1755_p2);

assign and_ln779_7_fu_1984_p2 = (xor_ln779_22_fu_1978_p2 & icmp_ln879_14_fu_1948_p2);

assign and_ln779_8_fu_2177_p2 = (xor_ln779_23_fu_2171_p2 & icmp_ln879_16_fu_2141_p2);

assign and_ln779_fu_633_p2 = (xor_ln779_fu_627_p2 & icmp_ln879_fu_597_p2);

assign and_ln781_16_fu_840_p2 = (icmp_ln879_3_fu_795_p2 & and_ln416_16_fu_776_p2);

assign and_ln781_17_fu_1033_p2 = (icmp_ln879_5_fu_988_p2 & and_ln416_17_fu_969_p2);

assign and_ln781_18_fu_1226_p2 = (icmp_ln879_7_fu_1181_p2 & and_ln416_18_fu_1162_p2);

assign and_ln781_19_fu_1419_p2 = (icmp_ln879_9_fu_1374_p2 & and_ln416_19_fu_1355_p2);

assign and_ln781_20_fu_1612_p2 = (icmp_ln879_11_fu_1567_p2 & and_ln416_20_fu_1548_p2);

assign and_ln781_21_fu_1805_p2 = (icmp_ln879_13_fu_1760_p2 & and_ln416_21_fu_1741_p2);

assign and_ln781_22_fu_1998_p2 = (icmp_ln879_15_fu_1953_p2 & and_ln416_22_fu_1934_p2);

assign and_ln781_23_fu_2191_p2 = (icmp_ln879_17_fu_2146_p2 & and_ln416_23_fu_2127_p2);

assign and_ln781_fu_647_p2 = (icmp_ln879_1_fu_602_p2 & and_ln416_fu_583_p2);

assign and_ln785_1_fu_863_p2 = (xor_ln785_18_fu_858_p2 & or_ln785_16_fu_852_p2);

assign and_ln785_2_fu_1056_p2 = (xor_ln785_20_fu_1051_p2 & or_ln785_17_fu_1045_p2);

assign and_ln785_3_fu_1249_p2 = (xor_ln785_22_fu_1244_p2 & or_ln785_18_fu_1238_p2);

assign and_ln785_4_fu_1442_p2 = (xor_ln785_24_fu_1437_p2 & or_ln785_19_fu_1431_p2);

assign and_ln785_5_fu_1635_p2 = (xor_ln785_26_fu_1630_p2 & or_ln785_20_fu_1624_p2);

assign and_ln785_6_fu_1828_p2 = (xor_ln785_28_fu_1823_p2 & or_ln785_21_fu_1817_p2);

assign and_ln785_7_fu_2021_p2 = (xor_ln785_30_fu_2016_p2 & or_ln785_22_fu_2010_p2);

assign and_ln785_8_fu_2214_p2 = (xor_ln785_32_fu_2209_p2 & or_ln785_23_fu_2203_p2);

assign and_ln785_fu_670_p2 = (xor_ln785_16_fu_665_p2 & or_ln785_fu_659_p2);

assign and_ln786_48_fu_694_p2 = (xor_ln786_fu_688_p2 & tmp_reg_3285);

assign and_ln786_49_fu_869_p2 = (tmp_259_fu_782_p3 & select_ln416_1_fu_832_p3);

assign and_ln786_50_fu_887_p2 = (xor_ln786_32_fu_881_p2 & tmp_254_reg_3316);

assign and_ln786_51_fu_2349_p2 = (xor_ln786_33_fu_2343_p2 & tmp_261_fu_2321_p3);

assign and_ln786_52_fu_1062_p2 = (tmp_268_fu_975_p3 & select_ln416_2_fu_1025_p3);

assign and_ln786_53_fu_1080_p2 = (xor_ln786_34_fu_1074_p2 & tmp_263_reg_3347);

assign and_ln786_54_fu_2641_p2 = (xor_ln786_35_fu_2636_p2 & tmp_270_reg_3834);

assign and_ln786_55_fu_1255_p2 = (tmp_277_fu_1168_p3 & select_ln416_3_fu_1218_p3);

assign and_ln786_56_fu_1273_p2 = (xor_ln786_36_fu_1267_p2 & tmp_272_reg_3378);

assign and_ln786_57_fu_2722_p2 = (xor_ln786_37_fu_2716_p2 & tmp_279_fu_2695_p3);

assign and_ln786_58_fu_1448_p2 = (tmp_286_fu_1361_p3 & select_ln416_4_fu_1411_p3);

assign and_ln786_59_fu_1466_p2 = (xor_ln786_38_fu_1460_p2 & tmp_281_reg_3409);

assign and_ln786_60_fu_2809_p2 = (xor_ln786_39_fu_2804_p2 & tmp_288_reg_3890);

assign and_ln786_61_fu_1641_p2 = (tmp_295_fu_1554_p3 & select_ln416_5_fu_1604_p3);

assign and_ln786_62_fu_1659_p2 = (xor_ln786_40_fu_1653_p2 & tmp_290_reg_3440);

assign and_ln786_63_fu_2890_p2 = (xor_ln786_41_fu_2884_p2 & tmp_297_fu_2863_p3);

assign and_ln786_64_fu_1834_p2 = (tmp_304_fu_1747_p3 & select_ln416_6_fu_1797_p3);

assign and_ln786_65_fu_1852_p2 = (xor_ln786_42_fu_1846_p2 & tmp_299_reg_3471);

assign and_ln786_66_fu_2977_p2 = (xor_ln786_43_fu_2972_p2 & tmp_306_reg_3910);

assign and_ln786_67_fu_2027_p2 = (tmp_313_fu_1940_p3 & select_ln416_7_fu_1990_p3);

assign and_ln786_68_fu_2045_p2 = (xor_ln786_44_fu_2039_p2 & tmp_308_reg_3502);

assign and_ln786_69_fu_3058_p2 = (xor_ln786_45_fu_3052_p2 & tmp_315_fu_3031_p3);

assign and_ln786_70_fu_2220_p2 = (tmp_322_fu_2133_p3 & select_ln416_8_fu_2183_p3);

assign and_ln786_71_fu_2238_p2 = (xor_ln786_46_fu_2232_p2 & tmp_317_reg_3533);

assign and_ln786_72_fu_3145_p2 = (xor_ln786_47_fu_3140_p2 & tmp_324_reg_3930);

assign and_ln786_fu_676_p2 = (tmp_252_fu_589_p3 & select_ln416_fu_639_p3);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign icmp_ln718_16_fu_721_p2 = ((trunc_ln718_16_reg_3322 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_17_fu_914_p2 = ((trunc_ln718_17_reg_3353 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_18_fu_1107_p2 = ((trunc_ln718_18_reg_3384 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_19_fu_1300_p2 = ((trunc_ln718_19_reg_3415 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_20_fu_1493_p2 = ((trunc_ln718_20_reg_3446 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_21_fu_1686_p2 = ((trunc_ln718_21_reg_3477 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_22_fu_1879_p2 = ((trunc_ln718_22_reg_3508 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_23_fu_2072_p2 = ((trunc_ln718_23_reg_3539 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln718_fu_528_p2 = ((trunc_ln718_reg_3291 != 7'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_1_fu_800_p2 = ((p_Result_43_0_1_reg_3332 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_2_fu_993_p2 = ((p_Result_43_0_2_reg_3363 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_3_fu_1186_p2 = ((p_Result_43_1_reg_3394 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_4_fu_1379_p2 = ((p_Result_43_1_1_reg_3425 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_5_fu_1572_p2 = ((p_Result_43_1_2_reg_3456 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_6_fu_1765_p2 = ((p_Result_43_2_reg_3487 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_7_fu_1958_p2 = ((p_Result_43_2_1_reg_3518 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_8_fu_2151_p2 = ((p_Result_43_2_2_reg_3549 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_fu_607_p2 = ((p_Result_1_reg_3301 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_10_fu_1562_p2 = ((p_Result_42_1_2_reg_3451 == 7'd127) ? 1'b1 : 1'b0);

assign icmp_ln879_11_fu_1567_p2 = ((p_Result_43_1_2_reg_3456 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln879_12_fu_1755_p2 = ((p_Result_42_2_reg_3482 == 7'd127) ? 1'b1 : 1'b0);

assign icmp_ln879_13_fu_1760_p2 = ((p_Result_43_2_reg_3487 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln879_14_fu_1948_p2 = ((p_Result_42_2_1_reg_3513 == 7'd127) ? 1'b1 : 1'b0);

assign icmp_ln879_15_fu_1953_p2 = ((p_Result_43_2_1_reg_3518 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln879_16_fu_2141_p2 = ((p_Result_42_2_2_reg_3544 == 7'd127) ? 1'b1 : 1'b0);

assign icmp_ln879_17_fu_2146_p2 = ((p_Result_43_2_2_reg_3549 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln879_1_fu_602_p2 = ((p_Result_1_reg_3301 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln879_2_fu_790_p2 = ((p_Result_42_0_1_reg_3327 == 7'd127) ? 1'b1 : 1'b0);

assign icmp_ln879_3_fu_795_p2 = ((p_Result_43_0_1_reg_3332 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln879_4_fu_983_p2 = ((p_Result_42_0_2_reg_3358 == 7'd127) ? 1'b1 : 1'b0);

assign icmp_ln879_5_fu_988_p2 = ((p_Result_43_0_2_reg_3363 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln879_6_fu_1176_p2 = ((p_Result_42_1_reg_3389 == 7'd127) ? 1'b1 : 1'b0);

assign icmp_ln879_7_fu_1181_p2 = ((p_Result_43_1_reg_3394 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln879_8_fu_1369_p2 = ((p_Result_42_1_1_reg_3420 == 7'd127) ? 1'b1 : 1'b0);

assign icmp_ln879_9_fu_1374_p2 = ((p_Result_43_1_1_reg_3425 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_597_p2 = ((p_Result_s_reg_3296 == 7'd127) ? 1'b1 : 1'b0);

assign or_ln340_48_fu_2249_p2 = (xor_ln785_16_reg_3566 | and_ln786_reg_3571);

assign or_ln340_49_fu_2253_p2 = (or_ln340_48_fu_2249_p2 | and_ln781_reg_3561);

assign or_ln340_50_fu_892_p2 = (and_ln786_50_fu_887_p2 | and_ln785_1_fu_863_p2);

assign or_ln340_51_fu_2278_p2 = (xor_ln785_18_reg_3597 | and_ln786_49_reg_3602);

assign or_ln340_52_fu_2282_p2 = (or_ln340_51_fu_2278_p2 | and_ln781_16_reg_3592);

assign or_ln340_53_fu_2367_p2 = (xor_ln340_48_fu_2361_p2 | tmp_262_fu_2335_p3);

assign or_ln340_54_fu_1085_p2 = (and_ln786_53_fu_1080_p2 | and_ln785_2_fu_1056_p2);

assign or_ln340_55_fu_2397_p2 = (xor_ln785_20_reg_3628 | and_ln786_52_reg_3633);

assign or_ln340_56_fu_2401_p2 = (or_ln340_55_fu_2397_p2 | and_ln781_17_reg_3623);

assign or_ln340_57_fu_2655_p2 = (xor_ln340_50_fu_2650_p2 | tmp_271_reg_3847);

assign or_ln340_58_fu_1278_p2 = (and_ln786_56_fu_1273_p2 | and_ln785_3_fu_1249_p2);

assign or_ln340_59_fu_2462_p2 = (xor_ln785_22_reg_3659 | and_ln786_55_reg_3664);

assign or_ln340_60_fu_2466_p2 = (or_ln340_59_fu_2462_p2 | and_ln781_18_reg_3654);

assign or_ln340_61_fu_2740_p2 = (xor_ln340_52_fu_2734_p2 | tmp_280_fu_2708_p3);

assign or_ln340_62_fu_1471_p2 = (and_ln786_59_fu_1466_p2 | and_ln785_4_fu_1442_p2);

assign or_ln340_63_fu_2491_p2 = (xor_ln785_24_reg_3690 | and_ln786_58_reg_3695);

assign or_ln340_64_fu_2495_p2 = (or_ln340_63_fu_2491_p2 | and_ln781_19_reg_3685);

assign or_ln340_65_fu_2823_p2 = (xor_ln340_54_fu_2818_p2 | tmp_289_reg_3903);

assign or_ln340_66_fu_1664_p2 = (and_ln786_62_fu_1659_p2 | and_ln785_5_fu_1635_p2);

assign or_ln340_67_fu_2520_p2 = (xor_ln785_26_reg_3721 | and_ln786_61_reg_3726);

assign or_ln340_68_fu_2524_p2 = (or_ln340_67_fu_2520_p2 | and_ln781_20_reg_3716);

assign or_ln340_69_fu_2908_p2 = (xor_ln340_56_fu_2902_p2 | tmp_298_fu_2876_p3);

assign or_ln340_70_fu_1857_p2 = (and_ln786_65_fu_1852_p2 | and_ln785_6_fu_1828_p2);

assign or_ln340_71_fu_2549_p2 = (xor_ln785_28_reg_3752 | and_ln786_64_reg_3757);

assign or_ln340_72_fu_2553_p2 = (or_ln340_71_fu_2549_p2 | and_ln781_21_reg_3747);

assign or_ln340_73_fu_2991_p2 = (xor_ln340_58_fu_2986_p2 | tmp_307_reg_3923);

assign or_ln340_74_fu_2050_p2 = (and_ln786_68_fu_2045_p2 | and_ln785_7_fu_2021_p2);

assign or_ln340_75_fu_2578_p2 = (xor_ln785_30_reg_3783 | and_ln786_67_reg_3788);

assign or_ln340_76_fu_2582_p2 = (or_ln340_75_fu_2578_p2 | and_ln781_22_reg_3778);

assign or_ln340_77_fu_3076_p2 = (xor_ln340_60_fu_3070_p2 | tmp_316_fu_3044_p3);

assign or_ln340_78_fu_2243_p2 = (and_ln786_71_fu_2238_p2 | and_ln785_8_fu_2214_p2);

assign or_ln340_79_fu_2607_p2 = (xor_ln785_32_reg_3814 | and_ln786_70_reg_3819);

assign or_ln340_80_fu_2611_p2 = (or_ln340_79_fu_2607_p2 | and_ln781_23_reg_3809);

assign or_ln340_81_fu_3159_p2 = (xor_ln340_62_fu_3154_p2 | tmp_325_reg_3943);

assign or_ln340_fu_699_p2 = (and_ln786_48_fu_694_p2 | and_ln785_fu_670_p2);

assign or_ln412_16_fu_733_p2 = (tmp_255_fu_714_p3 | icmp_ln718_16_fu_721_p2);

assign or_ln412_17_fu_926_p2 = (tmp_264_fu_907_p3 | icmp_ln718_17_fu_914_p2);

assign or_ln412_18_fu_1119_p2 = (tmp_273_fu_1100_p3 | icmp_ln718_18_fu_1107_p2);

assign or_ln412_19_fu_1312_p2 = (tmp_282_fu_1293_p3 | icmp_ln718_19_fu_1300_p2);

assign or_ln412_20_fu_1505_p2 = (tmp_291_fu_1486_p3 | icmp_ln718_20_fu_1493_p2);

assign or_ln412_21_fu_1698_p2 = (tmp_300_fu_1679_p3 | icmp_ln718_21_fu_1686_p2);

assign or_ln412_22_fu_1891_p2 = (tmp_309_fu_1872_p3 | icmp_ln718_22_fu_1879_p2);

assign or_ln412_23_fu_2084_p2 = (tmp_318_fu_2065_p3 | icmp_ln718_23_fu_2072_p2);

assign or_ln412_fu_540_p2 = (tmp_248_fu_521_p3 | icmp_ln718_fu_528_p2);

assign or_ln785_16_fu_852_p2 = (xor_ln785_17_fu_846_p2 | tmp_259_fu_782_p3);

assign or_ln785_17_fu_1045_p2 = (xor_ln785_19_fu_1039_p2 | tmp_268_fu_975_p3);

assign or_ln785_18_fu_1238_p2 = (xor_ln785_21_fu_1232_p2 | tmp_277_fu_1168_p3);

assign or_ln785_19_fu_1431_p2 = (xor_ln785_23_fu_1425_p2 | tmp_286_fu_1361_p3);

assign or_ln785_20_fu_1624_p2 = (xor_ln785_25_fu_1618_p2 | tmp_295_fu_1554_p3);

assign or_ln785_21_fu_1817_p2 = (xor_ln785_27_fu_1811_p2 | tmp_304_fu_1747_p3);

assign or_ln785_22_fu_2010_p2 = (xor_ln785_29_fu_2004_p2 | tmp_313_fu_1940_p3);

assign or_ln785_23_fu_2203_p2 = (xor_ln785_31_fu_2197_p2 | tmp_322_fu_2133_p3);

assign or_ln785_fu_659_p2 = (xor_ln785_fu_653_p2 | tmp_252_fu_589_p3);

assign or_ln786_32_fu_875_p2 = (and_ln786_49_fu_869_p2 | and_ln781_16_fu_840_p2);

assign or_ln786_33_fu_1068_p2 = (and_ln786_52_fu_1062_p2 | and_ln781_17_fu_1033_p2);

assign or_ln786_34_fu_1261_p2 = (and_ln786_55_fu_1255_p2 | and_ln781_18_fu_1226_p2);

assign or_ln786_35_fu_1454_p2 = (and_ln786_58_fu_1448_p2 | and_ln781_19_fu_1419_p2);

assign or_ln786_36_fu_1647_p2 = (and_ln786_61_fu_1641_p2 | and_ln781_20_fu_1612_p2);

assign or_ln786_37_fu_1840_p2 = (and_ln786_64_fu_1834_p2 | and_ln781_21_fu_1805_p2);

assign or_ln786_38_fu_2033_p2 = (and_ln786_67_fu_2027_p2 | and_ln781_22_fu_1998_p2);

assign or_ln786_39_fu_2226_p2 = (and_ln786_70_fu_2220_p2 | and_ln781_23_fu_2191_p2);

assign or_ln786_fu_682_p2 = (and_ln786_fu_676_p2 | and_ln781_fu_647_p2);

assign select_ln340_64_fu_2287_p3 = ((or_ln340_50_reg_3612[0:0] === 1'b1) ? 16'd32767 : add_ln415_16_reg_3586);

assign select_ln340_65_fu_2373_p3 = ((xor_ln340_fu_2355_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_fu_2329_p2);

assign select_ln340_66_fu_2406_p3 = ((or_ln340_54_reg_3643[0:0] === 1'b1) ? 16'd32767 : add_ln415_17_reg_3617);

assign select_ln340_67_fu_2660_p3 = ((xor_ln340_49_fu_2646_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_47_reg_3841);

assign select_ln340_68_fu_2471_p3 = ((or_ln340_58_reg_3674[0:0] === 1'b1) ? 16'd32767 : add_ln415_18_reg_3648);

assign select_ln340_69_fu_2746_p3 = ((xor_ln340_51_fu_2728_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_48_fu_2703_p2);

assign select_ln340_70_fu_2500_p3 = ((or_ln340_62_reg_3705[0:0] === 1'b1) ? 16'd32767 : add_ln415_19_reg_3679);

assign select_ln340_71_fu_2828_p3 = ((xor_ln340_53_fu_2814_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_49_reg_3897);

assign select_ln340_72_fu_2529_p3 = ((or_ln340_66_reg_3736[0:0] === 1'b1) ? 16'd32767 : add_ln415_20_reg_3710);

assign select_ln340_73_fu_2914_p3 = ((xor_ln340_55_fu_2896_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_50_fu_2871_p2);

assign select_ln340_74_fu_2558_p3 = ((or_ln340_70_reg_3767[0:0] === 1'b1) ? 16'd32767 : add_ln415_21_reg_3741);

assign select_ln340_75_fu_2996_p3 = ((xor_ln340_57_fu_2982_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_51_reg_3917);

assign select_ln340_76_fu_2587_p3 = ((or_ln340_74_reg_3798[0:0] === 1'b1) ? 16'd32767 : add_ln415_22_reg_3772);

assign select_ln340_77_fu_3082_p3 = ((xor_ln340_59_fu_3064_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_52_fu_3039_p2);

assign select_ln340_78_fu_2616_p3 = ((or_ln340_78_reg_3829[0:0] === 1'b1) ? 16'd32767 : add_ln415_23_reg_3803);

assign select_ln340_79_fu_3164_p3 = ((xor_ln340_61_fu_3150_p2[0:0] === 1'b1) ? 16'd32767 : add_ln703_53_reg_3937);

assign select_ln340_80_fu_2270_p3 = ((or_ln340_49_fu_2253_p2[0:0] === 1'b1) ? select_ln340_fu_2258_p3 : select_ln388_fu_2264_p3);

assign select_ln340_81_fu_2299_p3 = ((or_ln340_52_fu_2282_p2[0:0] === 1'b1) ? select_ln340_64_fu_2287_p3 : select_ln388_32_fu_2293_p3);

assign select_ln340_82_fu_2389_p3 = ((or_ln340_53_fu_2367_p2[0:0] === 1'b1) ? select_ln340_65_fu_2373_p3 : select_ln388_33_fu_2381_p3);

assign select_ln340_83_fu_2418_p3 = ((or_ln340_56_fu_2401_p2[0:0] === 1'b1) ? select_ln340_66_fu_2406_p3 : select_ln388_34_fu_2412_p3);

assign select_ln340_84_fu_2674_p3 = ((or_ln340_57_fu_2655_p2[0:0] === 1'b1) ? select_ln340_67_fu_2660_p3 : select_ln388_35_fu_2667_p3);

assign select_ln340_85_fu_2483_p3 = ((or_ln340_60_fu_2466_p2[0:0] === 1'b1) ? select_ln340_68_fu_2471_p3 : select_ln388_36_fu_2477_p3);

assign select_ln340_86_fu_2762_p3 = ((or_ln340_61_fu_2740_p2[0:0] === 1'b1) ? select_ln340_69_fu_2746_p3 : select_ln388_37_fu_2754_p3);

assign select_ln340_87_fu_2512_p3 = ((or_ln340_64_fu_2495_p2[0:0] === 1'b1) ? select_ln340_70_fu_2500_p3 : select_ln388_38_fu_2506_p3);

assign select_ln340_88_fu_2842_p3 = ((or_ln340_65_fu_2823_p2[0:0] === 1'b1) ? select_ln340_71_fu_2828_p3 : select_ln388_39_fu_2835_p3);

assign select_ln340_89_fu_2541_p3 = ((or_ln340_68_fu_2524_p2[0:0] === 1'b1) ? select_ln340_72_fu_2529_p3 : select_ln388_40_fu_2535_p3);

assign select_ln340_90_fu_2930_p3 = ((or_ln340_69_fu_2908_p2[0:0] === 1'b1) ? select_ln340_73_fu_2914_p3 : select_ln388_41_fu_2922_p3);

assign select_ln340_91_fu_2570_p3 = ((or_ln340_72_fu_2553_p2[0:0] === 1'b1) ? select_ln340_74_fu_2558_p3 : select_ln388_42_fu_2564_p3);

assign select_ln340_92_fu_3010_p3 = ((or_ln340_73_fu_2991_p2[0:0] === 1'b1) ? select_ln340_75_fu_2996_p3 : select_ln388_43_fu_3003_p3);

assign select_ln340_93_fu_2599_p3 = ((or_ln340_76_fu_2582_p2[0:0] === 1'b1) ? select_ln340_76_fu_2587_p3 : select_ln388_44_fu_2593_p3);

assign select_ln340_94_fu_3098_p3 = ((or_ln340_77_fu_3076_p2[0:0] === 1'b1) ? select_ln340_77_fu_3082_p3 : select_ln388_45_fu_3090_p3);

assign select_ln340_95_fu_2628_p3 = ((or_ln340_80_fu_2611_p2[0:0] === 1'b1) ? select_ln340_78_fu_2616_p3 : select_ln388_46_fu_2622_p3);

assign select_ln340_96_fu_3178_p3 = ((or_ln340_81_fu_3159_p2[0:0] === 1'b1) ? select_ln340_79_fu_3164_p3 : select_ln388_47_fu_3171_p3);

assign select_ln340_fu_2258_p3 = ((or_ln340_reg_3581[0:0] === 1'b1) ? 16'd32767 : add_ln415_reg_3555);

assign select_ln388_32_fu_2293_p3 = ((and_ln786_50_reg_3607[0:0] === 1'b1) ? 16'd32768 : add_ln415_16_reg_3586);

assign select_ln388_33_fu_2381_p3 = ((and_ln786_51_fu_2349_p2[0:0] === 1'b1) ? 16'd32768 : add_ln703_fu_2329_p2);

assign select_ln388_34_fu_2412_p3 = ((and_ln786_53_reg_3638[0:0] === 1'b1) ? 16'd32768 : add_ln415_17_reg_3617);

assign select_ln388_35_fu_2667_p3 = ((and_ln786_54_fu_2641_p2[0:0] === 1'b1) ? 16'd32768 : add_ln703_47_reg_3841);

assign select_ln388_36_fu_2477_p3 = ((and_ln786_56_reg_3669[0:0] === 1'b1) ? 16'd32768 : add_ln415_18_reg_3648);

assign select_ln388_37_fu_2754_p3 = ((and_ln786_57_fu_2722_p2[0:0] === 1'b1) ? 16'd32768 : add_ln703_48_fu_2703_p2);

assign select_ln388_38_fu_2506_p3 = ((and_ln786_59_reg_3700[0:0] === 1'b1) ? 16'd32768 : add_ln415_19_reg_3679);

assign select_ln388_39_fu_2835_p3 = ((and_ln786_60_fu_2809_p2[0:0] === 1'b1) ? 16'd32768 : add_ln703_49_reg_3897);

assign select_ln388_40_fu_2535_p3 = ((and_ln786_62_reg_3731[0:0] === 1'b1) ? 16'd32768 : add_ln415_20_reg_3710);

assign select_ln388_41_fu_2922_p3 = ((and_ln786_63_fu_2890_p2[0:0] === 1'b1) ? 16'd32768 : add_ln703_50_fu_2871_p2);

assign select_ln388_42_fu_2564_p3 = ((and_ln786_65_reg_3762[0:0] === 1'b1) ? 16'd32768 : add_ln415_21_reg_3741);

assign select_ln388_43_fu_3003_p3 = ((and_ln786_66_fu_2977_p2[0:0] === 1'b1) ? 16'd32768 : add_ln703_51_reg_3917);

assign select_ln388_44_fu_2593_p3 = ((and_ln786_68_reg_3793[0:0] === 1'b1) ? 16'd32768 : add_ln415_22_reg_3772);

assign select_ln388_45_fu_3090_p3 = ((and_ln786_69_fu_3058_p2[0:0] === 1'b1) ? 16'd32768 : add_ln703_52_fu_3039_p2);

assign select_ln388_46_fu_2622_p3 = ((and_ln786_71_reg_3824[0:0] === 1'b1) ? 16'd32768 : add_ln415_23_reg_3803);

assign select_ln388_47_fu_3171_p3 = ((and_ln786_72_fu_3145_p2[0:0] === 1'b1) ? 16'd32768 : add_ln703_53_reg_3937);

assign select_ln388_fu_2264_p3 = ((and_ln786_48_reg_3576[0:0] === 1'b1) ? 16'd32768 : add_ln415_reg_3555);

assign select_ln416_1_fu_832_p3 = ((and_ln416_16_fu_776_p2[0:0] === 1'b1) ? and_ln779_1_fu_826_p2 : icmp_ln879_3_fu_795_p2);

assign select_ln416_2_fu_1025_p3 = ((and_ln416_17_fu_969_p2[0:0] === 1'b1) ? and_ln779_2_fu_1019_p2 : icmp_ln879_5_fu_988_p2);

assign select_ln416_3_fu_1218_p3 = ((and_ln416_18_fu_1162_p2[0:0] === 1'b1) ? and_ln779_3_fu_1212_p2 : icmp_ln879_7_fu_1181_p2);

assign select_ln416_4_fu_1411_p3 = ((and_ln416_19_fu_1355_p2[0:0] === 1'b1) ? and_ln779_4_fu_1405_p2 : icmp_ln879_9_fu_1374_p2);

assign select_ln416_5_fu_1604_p3 = ((and_ln416_20_fu_1548_p2[0:0] === 1'b1) ? and_ln779_5_fu_1598_p2 : icmp_ln879_11_fu_1567_p2);

assign select_ln416_6_fu_1797_p3 = ((and_ln416_21_fu_1741_p2[0:0] === 1'b1) ? and_ln779_6_fu_1791_p2 : icmp_ln879_13_fu_1760_p2);

assign select_ln416_7_fu_1990_p3 = ((and_ln416_22_fu_1934_p2[0:0] === 1'b1) ? and_ln779_7_fu_1984_p2 : icmp_ln879_15_fu_1953_p2);

assign select_ln416_8_fu_2183_p3 = ((and_ln416_23_fu_2127_p2[0:0] === 1'b1) ? and_ln779_8_fu_2177_p2 : icmp_ln879_17_fu_2146_p2);

assign select_ln416_fu_639_p3 = ((and_ln416_fu_583_p2[0:0] === 1'b1) ? and_ln779_fu_633_p2 : icmp_ln879_1_fu_602_p2);

assign select_ln777_1_fu_805_p3 = ((and_ln416_16_fu_776_p2[0:0] === 1'b1) ? icmp_ln879_3_fu_795_p2 : icmp_ln768_1_fu_800_p2);

assign select_ln777_2_fu_998_p3 = ((and_ln416_17_fu_969_p2[0:0] === 1'b1) ? icmp_ln879_5_fu_988_p2 : icmp_ln768_2_fu_993_p2);

assign select_ln777_3_fu_1191_p3 = ((and_ln416_18_fu_1162_p2[0:0] === 1'b1) ? icmp_ln879_7_fu_1181_p2 : icmp_ln768_3_fu_1186_p2);

assign select_ln777_4_fu_1384_p3 = ((and_ln416_19_fu_1355_p2[0:0] === 1'b1) ? icmp_ln879_9_fu_1374_p2 : icmp_ln768_4_fu_1379_p2);

assign select_ln777_5_fu_1577_p3 = ((and_ln416_20_fu_1548_p2[0:0] === 1'b1) ? icmp_ln879_11_fu_1567_p2 : icmp_ln768_5_fu_1572_p2);

assign select_ln777_6_fu_1770_p3 = ((and_ln416_21_fu_1741_p2[0:0] === 1'b1) ? icmp_ln879_13_fu_1760_p2 : icmp_ln768_6_fu_1765_p2);

assign select_ln777_7_fu_1963_p3 = ((and_ln416_22_fu_1934_p2[0:0] === 1'b1) ? icmp_ln879_15_fu_1953_p2 : icmp_ln768_7_fu_1958_p2);

assign select_ln777_8_fu_2156_p3 = ((and_ln416_23_fu_2127_p2[0:0] === 1'b1) ? icmp_ln879_17_fu_2146_p2 : icmp_ln768_8_fu_2151_p2);

assign select_ln777_fu_612_p3 = ((and_ln416_fu_583_p2[0:0] === 1'b1) ? icmp_ln879_1_fu_602_p2 : icmp_ln768_fu_607_p2);

assign sext_ln703_100_fu_2686_p1 = select_ln340_85_reg_3854;

assign sext_ln703_101_fu_2770_p1 = select_ln340_86_fu_2762_p3;

assign sext_ln703_102_fu_2774_p1 = select_ln340_87_reg_3860;

assign sext_ln703_103_fu_2850_p1 = select_ln340_88_fu_2842_p3;

assign sext_ln703_104_fu_2854_p1 = select_ln340_89_reg_3866_pp0_iter3_reg;

assign sext_ln703_105_fu_2938_p1 = select_ln340_90_fu_2930_p3;

assign sext_ln703_106_fu_2942_p1 = select_ln340_91_reg_3872_pp0_iter3_reg;

assign sext_ln703_107_fu_3018_p1 = select_ln340_92_fu_3010_p3;

assign sext_ln703_108_fu_3022_p1 = select_ln340_93_reg_3878_pp0_iter4_reg;

assign sext_ln703_109_fu_3106_p1 = select_ln340_94_fu_3098_p3;

assign sext_ln703_110_fu_3110_p1 = select_ln340_95_reg_3884_pp0_iter4_reg;

assign sext_ln703_96_fu_2311_p1 = select_ln340_81_fu_2299_p3;

assign sext_ln703_97_fu_2426_p1 = select_ln340_82_fu_2389_p3;

assign sext_ln703_98_fu_2430_p1 = select_ln340_83_fu_2418_p3;

assign sext_ln703_99_fu_2682_p1 = select_ln340_84_fu_2674_p3;

assign sext_ln703_fu_2307_p1 = select_ln340_80_fu_2270_p3;

assign tmp_248_fu_521_p3 = mul_ln1118_reg_3276[32'd8];

assign tmp_249_fu_533_p3 = mul_ln1118_reg_3276[32'd23];

assign tmp_250_fu_546_p3 = mul_ln1118_reg_3276[32'd7];

assign tmp_251_fu_569_p3 = add_ln415_fu_563_p2[32'd15];

assign tmp_252_fu_589_p3 = add_ln415_fu_563_p2[32'd15];

assign tmp_253_fu_620_p3 = mul_ln1118_reg_3276[32'd24];

assign tmp_255_fu_714_p3 = mul_ln1118_16_reg_3307[32'd8];

assign tmp_256_fu_726_p3 = mul_ln1118_16_reg_3307[32'd23];

assign tmp_257_fu_739_p3 = mul_ln1118_16_reg_3307[32'd7];

assign tmp_258_fu_762_p3 = add_ln415_16_fu_756_p2[32'd15];

assign tmp_259_fu_782_p3 = add_ln415_16_fu_756_p2[32'd15];

assign tmp_260_fu_813_p3 = mul_ln1118_16_reg_3307[32'd24];

assign tmp_261_fu_2321_p3 = add_ln1192_fu_2315_p2[32'd16];

assign tmp_262_fu_2335_p3 = add_ln703_fu_2329_p2[32'd15];

assign tmp_264_fu_907_p3 = mul_ln1118_17_reg_3338[32'd8];

assign tmp_265_fu_919_p3 = mul_ln1118_17_reg_3338[32'd23];

assign tmp_266_fu_932_p3 = mul_ln1118_17_reg_3338[32'd7];

assign tmp_267_fu_955_p3 = add_ln415_17_fu_949_p2[32'd15];

assign tmp_268_fu_975_p3 = add_ln415_17_fu_949_p2[32'd15];

assign tmp_269_fu_1006_p3 = mul_ln1118_17_reg_3338[32'd24];

assign tmp_273_fu_1100_p3 = mul_ln1118_18_reg_3369[32'd8];

assign tmp_274_fu_1112_p3 = mul_ln1118_18_reg_3369[32'd23];

assign tmp_275_fu_1125_p3 = mul_ln1118_18_reg_3369[32'd7];

assign tmp_276_fu_1148_p3 = add_ln415_18_fu_1142_p2[32'd15];

assign tmp_277_fu_1168_p3 = add_ln415_18_fu_1142_p2[32'd15];

assign tmp_278_fu_1199_p3 = mul_ln1118_18_reg_3369[32'd24];

assign tmp_279_fu_2695_p3 = add_ln1192_65_fu_2689_p2[32'd16];

assign tmp_280_fu_2708_p3 = add_ln703_48_fu_2703_p2[32'd15];

assign tmp_282_fu_1293_p3 = mul_ln1118_19_reg_3400[32'd8];

assign tmp_283_fu_1305_p3 = mul_ln1118_19_reg_3400[32'd23];

assign tmp_284_fu_1318_p3 = mul_ln1118_19_reg_3400[32'd7];

assign tmp_285_fu_1341_p3 = add_ln415_19_fu_1335_p2[32'd15];

assign tmp_286_fu_1361_p3 = add_ln415_19_fu_1335_p2[32'd15];

assign tmp_287_fu_1392_p3 = mul_ln1118_19_reg_3400[32'd24];

assign tmp_291_fu_1486_p3 = mul_ln1118_20_reg_3431[32'd8];

assign tmp_292_fu_1498_p3 = mul_ln1118_20_reg_3431[32'd23];

assign tmp_293_fu_1511_p3 = mul_ln1118_20_reg_3431[32'd7];

assign tmp_294_fu_1534_p3 = add_ln415_20_fu_1528_p2[32'd15];

assign tmp_295_fu_1554_p3 = add_ln415_20_fu_1528_p2[32'd15];

assign tmp_296_fu_1585_p3 = mul_ln1118_20_reg_3431[32'd24];

assign tmp_297_fu_2863_p3 = add_ln1192_67_fu_2857_p2[32'd16];

assign tmp_298_fu_2876_p3 = add_ln703_50_fu_2871_p2[32'd15];

assign tmp_300_fu_1679_p3 = mul_ln1118_21_reg_3462[32'd8];

assign tmp_301_fu_1691_p3 = mul_ln1118_21_reg_3462[32'd23];

assign tmp_302_fu_1704_p3 = mul_ln1118_21_reg_3462[32'd7];

assign tmp_303_fu_1727_p3 = add_ln415_21_fu_1721_p2[32'd15];

assign tmp_304_fu_1747_p3 = add_ln415_21_fu_1721_p2[32'd15];

assign tmp_305_fu_1778_p3 = mul_ln1118_21_reg_3462[32'd24];

assign tmp_309_fu_1872_p3 = mul_ln1118_22_reg_3493[32'd8];

assign tmp_310_fu_1884_p3 = mul_ln1118_22_reg_3493[32'd23];

assign tmp_311_fu_1897_p3 = mul_ln1118_22_reg_3493[32'd7];

assign tmp_312_fu_1920_p3 = add_ln415_22_fu_1914_p2[32'd15];

assign tmp_313_fu_1940_p3 = add_ln415_22_fu_1914_p2[32'd15];

assign tmp_314_fu_1971_p3 = mul_ln1118_22_reg_3493[32'd24];

assign tmp_315_fu_3031_p3 = add_ln1192_69_fu_3025_p2[32'd16];

assign tmp_316_fu_3044_p3 = add_ln703_52_fu_3039_p2[32'd15];

assign tmp_318_fu_2065_p3 = mul_ln1118_23_reg_3524[32'd8];

assign tmp_319_fu_2077_p3 = mul_ln1118_23_reg_3524[32'd23];

assign tmp_320_fu_2090_p3 = mul_ln1118_23_reg_3524[32'd7];

assign tmp_321_fu_2113_p3 = add_ln415_23_fu_2107_p2[32'd15];

assign tmp_322_fu_2133_p3 = add_ln415_23_fu_2107_p2[32'd15];

assign tmp_323_fu_2164_p3 = mul_ln1118_23_reg_3524[32'd24];

assign trunc_ln4_fu_512_p4 = {{mul_ln1118_reg_3276[23:8]}};

assign trunc_ln708_15_fu_898_p4 = {{mul_ln1118_17_reg_3338[23:8]}};

assign trunc_ln708_16_fu_1091_p4 = {{mul_ln1118_18_reg_3369[23:8]}};

assign trunc_ln708_17_fu_1284_p4 = {{mul_ln1118_19_reg_3400[23:8]}};

assign trunc_ln708_18_fu_1477_p4 = {{mul_ln1118_20_reg_3431[23:8]}};

assign trunc_ln708_19_fu_1670_p4 = {{mul_ln1118_21_reg_3462[23:8]}};

assign trunc_ln708_20_fu_1863_p4 = {{mul_ln1118_22_reg_3493[23:8]}};

assign trunc_ln708_21_fu_2056_p4 = {{mul_ln1118_23_reg_3524[23:8]}};

assign trunc_ln708_s_fu_705_p4 = {{mul_ln1118_16_reg_3307[23:8]}};

assign trunc_ln718_16_fu_239_p1 = mul_ln1118_16_fu_3196_p2[6:0];

assign trunc_ln718_17_fu_275_p1 = mul_ln1118_17_fu_3206_p2[6:0];

assign trunc_ln718_18_fu_311_p1 = mul_ln1118_18_fu_3216_p2[6:0];

assign trunc_ln718_19_fu_347_p1 = mul_ln1118_19_fu_3226_p2[6:0];

assign trunc_ln718_20_fu_383_p1 = mul_ln1118_20_fu_3236_p2[6:0];

assign trunc_ln718_21_fu_419_p1 = mul_ln1118_21_fu_3246_p2[6:0];

assign trunc_ln718_22_fu_455_p1 = mul_ln1118_22_fu_3256_p2[6:0];

assign trunc_ln718_23_fu_491_p1 = mul_ln1118_23_fu_3266_p2[6:0];

assign trunc_ln718_fu_203_p1 = mul_ln1118_fu_3186_p2[6:0];

assign xor_ln340_48_fu_2361_p2 = (tmp_261_fu_2321_p3 ^ 1'd1);

assign xor_ln340_49_fu_2646_p2 = (tmp_271_reg_3847 ^ tmp_270_reg_3834);

assign xor_ln340_50_fu_2650_p2 = (tmp_270_reg_3834 ^ 1'd1);

assign xor_ln340_51_fu_2728_p2 = (tmp_280_fu_2708_p3 ^ tmp_279_fu_2695_p3);

assign xor_ln340_52_fu_2734_p2 = (tmp_279_fu_2695_p3 ^ 1'd1);

assign xor_ln340_53_fu_2814_p2 = (tmp_289_reg_3903 ^ tmp_288_reg_3890);

assign xor_ln340_54_fu_2818_p2 = (tmp_288_reg_3890 ^ 1'd1);

assign xor_ln340_55_fu_2896_p2 = (tmp_298_fu_2876_p3 ^ tmp_297_fu_2863_p3);

assign xor_ln340_56_fu_2902_p2 = (tmp_297_fu_2863_p3 ^ 1'd1);

assign xor_ln340_57_fu_2982_p2 = (tmp_307_reg_3923 ^ tmp_306_reg_3910);

assign xor_ln340_58_fu_2986_p2 = (tmp_306_reg_3910 ^ 1'd1);

assign xor_ln340_59_fu_3064_p2 = (tmp_316_fu_3044_p3 ^ tmp_315_fu_3031_p3);

assign xor_ln340_60_fu_3070_p2 = (tmp_315_fu_3031_p3 ^ 1'd1);

assign xor_ln340_61_fu_3150_p2 = (tmp_325_reg_3943 ^ tmp_324_reg_3930);

assign xor_ln340_62_fu_3154_p2 = (tmp_324_reg_3930 ^ 1'd1);

assign xor_ln340_fu_2355_p2 = (tmp_262_fu_2335_p3 ^ tmp_261_fu_2321_p3);

assign xor_ln416_47_fu_770_p2 = (tmp_258_fu_762_p3 ^ 1'd1);

assign xor_ln416_48_fu_963_p2 = (tmp_267_fu_955_p3 ^ 1'd1);

assign xor_ln416_49_fu_1156_p2 = (tmp_276_fu_1148_p3 ^ 1'd1);

assign xor_ln416_50_fu_1349_p2 = (tmp_285_fu_1341_p3 ^ 1'd1);

assign xor_ln416_51_fu_1542_p2 = (tmp_294_fu_1534_p3 ^ 1'd1);

assign xor_ln416_52_fu_1735_p2 = (tmp_303_fu_1727_p3 ^ 1'd1);

assign xor_ln416_53_fu_1928_p2 = (tmp_312_fu_1920_p3 ^ 1'd1);

assign xor_ln416_54_fu_2121_p2 = (tmp_321_fu_2113_p3 ^ 1'd1);

assign xor_ln416_fu_577_p2 = (tmp_251_fu_569_p3 ^ 1'd1);

assign xor_ln779_16_fu_820_p2 = (tmp_260_fu_813_p3 ^ 1'd1);

assign xor_ln779_17_fu_1013_p2 = (tmp_269_fu_1006_p3 ^ 1'd1);

assign xor_ln779_18_fu_1206_p2 = (tmp_278_fu_1199_p3 ^ 1'd1);

assign xor_ln779_19_fu_1399_p2 = (tmp_287_fu_1392_p3 ^ 1'd1);

assign xor_ln779_20_fu_1592_p2 = (tmp_296_fu_1585_p3 ^ 1'd1);

assign xor_ln779_21_fu_1785_p2 = (tmp_305_fu_1778_p3 ^ 1'd1);

assign xor_ln779_22_fu_1978_p2 = (tmp_314_fu_1971_p3 ^ 1'd1);

assign xor_ln779_23_fu_2171_p2 = (tmp_323_fu_2164_p3 ^ 1'd1);

assign xor_ln779_fu_627_p2 = (tmp_253_fu_620_p3 ^ 1'd1);

assign xor_ln785_16_fu_665_p2 = (tmp_reg_3285 ^ 1'd1);

assign xor_ln785_17_fu_846_p2 = (select_ln777_1_fu_805_p3 ^ 1'd1);

assign xor_ln785_18_fu_858_p2 = (tmp_254_reg_3316 ^ 1'd1);

assign xor_ln785_19_fu_1039_p2 = (select_ln777_2_fu_998_p3 ^ 1'd1);

assign xor_ln785_20_fu_1051_p2 = (tmp_263_reg_3347 ^ 1'd1);

assign xor_ln785_21_fu_1232_p2 = (select_ln777_3_fu_1191_p3 ^ 1'd1);

assign xor_ln785_22_fu_1244_p2 = (tmp_272_reg_3378 ^ 1'd1);

assign xor_ln785_23_fu_1425_p2 = (select_ln777_4_fu_1384_p3 ^ 1'd1);

assign xor_ln785_24_fu_1437_p2 = (tmp_281_reg_3409 ^ 1'd1);

assign xor_ln785_25_fu_1618_p2 = (select_ln777_5_fu_1577_p3 ^ 1'd1);

assign xor_ln785_26_fu_1630_p2 = (tmp_290_reg_3440 ^ 1'd1);

assign xor_ln785_27_fu_1811_p2 = (select_ln777_6_fu_1770_p3 ^ 1'd1);

assign xor_ln785_28_fu_1823_p2 = (tmp_299_reg_3471 ^ 1'd1);

assign xor_ln785_29_fu_2004_p2 = (select_ln777_7_fu_1963_p3 ^ 1'd1);

assign xor_ln785_30_fu_2016_p2 = (tmp_308_reg_3502 ^ 1'd1);

assign xor_ln785_31_fu_2197_p2 = (select_ln777_8_fu_2156_p3 ^ 1'd1);

assign xor_ln785_32_fu_2209_p2 = (tmp_317_reg_3533 ^ 1'd1);

assign xor_ln785_fu_653_p2 = (select_ln777_fu_612_p3 ^ 1'd1);

assign xor_ln786_32_fu_881_p2 = (or_ln786_32_fu_875_p2 ^ 1'd1);

assign xor_ln786_33_fu_2343_p2 = (tmp_262_fu_2335_p3 ^ 1'd1);

assign xor_ln786_34_fu_1074_p2 = (or_ln786_33_fu_1068_p2 ^ 1'd1);

assign xor_ln786_35_fu_2636_p2 = (tmp_271_reg_3847 ^ 1'd1);

assign xor_ln786_36_fu_1267_p2 = (or_ln786_34_fu_1261_p2 ^ 1'd1);

assign xor_ln786_37_fu_2716_p2 = (tmp_280_fu_2708_p3 ^ 1'd1);

assign xor_ln786_38_fu_1460_p2 = (or_ln786_35_fu_1454_p2 ^ 1'd1);

assign xor_ln786_39_fu_2804_p2 = (tmp_289_reg_3903 ^ 1'd1);

assign xor_ln786_40_fu_1653_p2 = (or_ln786_36_fu_1647_p2 ^ 1'd1);

assign xor_ln786_41_fu_2884_p2 = (tmp_298_fu_2876_p3 ^ 1'd1);

assign xor_ln786_42_fu_1846_p2 = (or_ln786_37_fu_1840_p2 ^ 1'd1);

assign xor_ln786_43_fu_2972_p2 = (tmp_307_reg_3923 ^ 1'd1);

assign xor_ln786_44_fu_2039_p2 = (or_ln786_38_fu_2033_p2 ^ 1'd1);

assign xor_ln786_45_fu_3052_p2 = (tmp_316_fu_3044_p3 ^ 1'd1);

assign xor_ln786_46_fu_2232_p2 = (or_ln786_39_fu_2226_p2 ^ 1'd1);

assign xor_ln786_47_fu_3140_p2 = (tmp_325_reg_3943 ^ 1'd1);

assign xor_ln786_fu_688_p2 = (or_ln786_fu_682_p2 ^ 1'd1);

assign zext_ln415_16_fu_752_p1 = and_ln415_16_fu_746_p2;

assign zext_ln415_17_fu_945_p1 = and_ln415_17_fu_939_p2;

assign zext_ln415_18_fu_1138_p1 = and_ln415_18_fu_1132_p2;

assign zext_ln415_19_fu_1331_p1 = and_ln415_19_fu_1325_p2;

assign zext_ln415_20_fu_1524_p1 = and_ln415_20_fu_1518_p2;

assign zext_ln415_21_fu_1717_p1 = and_ln415_21_fu_1711_p2;

assign zext_ln415_22_fu_1910_p1 = and_ln415_22_fu_1904_p2;

assign zext_ln415_23_fu_2103_p1 = and_ln415_23_fu_2097_p2;

assign zext_ln415_fu_559_p1 = and_ln415_fu_553_p2;

endmodule //window_macc
