// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.319313,HLS_SYN_LAT=1,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=7,HLS_SYN_FF=365,HLS_SYN_LUT=1290,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [111:0] x_V;
output  [6:0] y_0_V;
output   y_0_V_ap_vld;
output  [6:0] y_1_V;
output   y_1_V_ap_vld;
output  [6:0] y_2_V;
output   y_2_V_ap_vld;
output  [6:0] y_3_V;
output   y_3_V_ap_vld;
output  [6:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg   [111:0] x_V_preg;
reg   [111:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
wire  signed [6:0] tmp_1_fu_177_p4;
reg  signed [6:0] tmp_1_reg_1027;
wire  signed [6:0] tmp_2_fu_191_p4;
reg  signed [6:0] tmp_2_reg_1033;
wire  signed [14:0] sext_ln700_1_fu_223_p1;
reg  signed [14:0] sext_ln700_1_reg_1039;
wire  signed [13:0] r_V_20_fu_259_p2;
reg  signed [13:0] r_V_20_reg_1044;
wire  signed [18:0] grp_fu_974_p3;
reg  signed [18:0] add_ln1192_reg_1049;
wire  signed [14:0] grp_fu_982_p3;
reg  signed [14:0] mul_ln1192_1_reg_1054;
wire  signed [14:0] r_V_23_fu_331_p2;
reg  signed [14:0] r_V_23_reg_1059;
wire  signed [18:0] mul_ln1192_2_fu_990_p2;
reg  signed [18:0] mul_ln1192_2_reg_1064;
wire  signed [18:0] mul_ln728_fu_996_p2;
reg  signed [18:0] mul_ln728_reg_1069;
wire  signed [14:0] sext_ln1118_6_fu_367_p1;
reg  signed [14:0] sext_ln1118_6_reg_1074;
wire   [14:0] mul_ln1192_4_fu_389_p2;
reg   [14:0] mul_ln1192_4_reg_1079;
wire   [10:0] r_V_25_fu_407_p2;
reg   [10:0] r_V_25_reg_1084;
wire  signed [6:0] tmp_5_fu_413_p4;
reg  signed [6:0] tmp_5_reg_1089;
wire  signed [18:0] grp_fu_1002_p3;
reg  signed [18:0] sub_ln1192_5_reg_1094;
wire   [13:0] r_V_26_fu_445_p2;
reg   [13:0] r_V_26_reg_1099;
wire   [13:0] r_V_27_fu_451_p2;
reg   [13:0] r_V_27_reg_1104;
wire  signed [14:0] grp_fu_1010_p3;
reg  signed [14:0] mul_ln1192_6_reg_1109;
reg   [6:0] trunc_ln708_3_reg_1114;
reg   [6:0] trunc_ln708_4_reg_1119;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage0_01001;
wire   [6:0] trunc_ln1117_fu_173_p1;
wire  signed [6:0] r_V_19_fu_205_p0;
wire  signed [13:0] sext_ln1117_fu_187_p1;
wire  signed [6:0] r_V_19_fu_205_p1;
wire   [13:0] r_V_19_fu_205_p2;
wire  signed [6:0] p_Val2_8_fu_227_p4;
wire   [14:0] rhs_V_1_fu_237_p3;
wire  signed [17:0] sext_ln728_fu_245_p1;
wire   [17:0] rhs_V_fu_211_p3;
wire  signed [6:0] r_V_20_fu_259_p0;
wire  signed [6:0] r_V_20_fu_259_p1;
wire  signed [17:0] ret_V_fu_249_p2;
wire   [8:0] r_V_30_fu_277_p3;
wire  signed [7:0] r_V_22_fu_315_p3;
wire  signed [6:0] r_V_23_fu_331_p0;
wire  signed [14:0] sext_ln1118_3_fu_297_p1;
wire  signed [7:0] r_V_23_fu_331_p1;
wire  signed [6:0] r_V_6_fu_341_p0;
wire  signed [13:0] sext_ln1118_2_fu_293_p1;
wire  signed [6:0] r_V_6_fu_341_p1;
wire  signed [13:0] r_V_6_fu_341_p2;
wire  signed [6:0] tmp_4_fu_305_p4;
wire  signed [8:0] r_V_7_fu_355_p3;
wire  signed [9:0] sext_ln1118_5_fu_363_p1;
wire  signed [9:0] sext_ln1118_1_fu_289_p1;
wire  signed [9:0] r_V_24_fu_371_p2;
wire  signed [6:0] mul_ln1192_4_fu_389_p0;
wire  signed [9:0] mul_ln1192_4_fu_389_p1;
wire   [9:0] shl_ln1118_6_fu_395_p3;
wire  signed [10:0] sext_ln1118_9_fu_403_p1;
wire  signed [10:0] sext_ln1118_4_fu_323_p1;
wire  signed [6:0] r_V_10_fu_427_p0;
wire  signed [13:0] sext_ln1118_10_fu_423_p1;
wire  signed [6:0] r_V_10_fu_427_p1;
wire  signed [13:0] r_V_10_fu_427_p2;
wire  signed [6:0] r_V_26_fu_445_p0;
wire  signed [6:0] r_V_26_fu_445_p1;
wire  signed [6:0] r_V_27_fu_451_p0;
wire  signed [13:0] sext_ln700_fu_219_p1;
wire  signed [6:0] r_V_27_fu_451_p1;
wire   [8:0] r_V_31_fu_461_p3;
wire  signed [6:0] mul_ln1192_8_fu_477_p0;
wire  signed [8:0] mul_ln1192_8_fu_477_p1;
wire   [14:0] mul_ln1192_8_fu_477_p2;
wire   [18:0] shl_ln1192_6_fu_483_p3;
wire  signed [6:0] r_V_28_fu_497_p0;
wire  signed [6:0] r_V_28_fu_497_p1;
wire   [13:0] r_V_28_fu_497_p2;
wire   [17:0] rhs_V_12_fu_503_p3;
wire   [18:0] sub_ln1192_8_fu_491_p2;
wire  signed [18:0] sext_ln1192_15_fu_511_p1;
wire  signed [6:0] r_V_29_fu_521_p0;
wire  signed [6:0] r_V_29_fu_521_p1;
wire   [13:0] r_V_29_fu_521_p2;
wire   [17:0] rhs_V_13_fu_527_p3;
wire   [18:0] sub_ln1192_9_fu_515_p2;
wire  signed [18:0] sext_ln1192_16_fu_535_p1;
wire   [15:0] rhs_V_14_fu_545_p3;
wire   [18:0] add_ln1192_11_fu_539_p2;
wire  signed [18:0] sext_ln1192_17_fu_553_p1;
wire   [16:0] rhs_V_15_fu_563_p3;
wire   [18:0] add_ln1192_12_fu_557_p2;
wire  signed [18:0] sext_ln1192_18_fu_571_p1;
wire   [16:0] rhs_V_16_fu_581_p3;
wire   [18:0] sub_ln1192_10_fu_575_p2;
wire  signed [18:0] sext_ln1192_19_fu_589_p1;
wire   [18:0] sub_ln1192_11_fu_593_p2;
wire   [18:0] ret_V_4_fu_599_p2;
wire  signed [9:0] sext_ln1118_fu_285_p1;
wire  signed [9:0] sext_ln700_2_fu_255_p1;
wire   [21:0] lhs_V_fu_615_p3;
wire   [9:0] r_V_32_fu_623_p2;
wire   [21:0] rhs_V_17_fu_633_p3;
wire  signed [22:0] sext_ln703_fu_629_p1;
wire  signed [22:0] sext_ln728_3_fu_641_p1;
wire  signed [14:0] grp_fu_1018_p3;
wire   [22:0] ret_V_5_fu_645_p2;
wire   [22:0] shl_ln1192_7_fu_651_p3;
wire   [22:0] sub_ln1192_12_fu_658_p2;
wire   [22:0] ret_V_6_fu_664_p2;
wire   [17:0] rhs_V_2_fu_680_p3;
wire  signed [18:0] sext_ln1192_3_fu_687_p1;
(* use_dsp48 = "no" *) wire   [18:0] add_ln1192_1_fu_691_p2;
wire   [18:0] shl_ln_fu_696_p3;
wire   [17:0] rhs_V_3_fu_709_p3;
wire   [18:0] sub_ln1192_fu_703_p2;
wire  signed [18:0] sext_ln1192_5_fu_716_p1;
wire   [7:0] r_V_2_fu_726_p3;
wire  signed [6:0] r_V_21_fu_737_p0;
wire  signed [7:0] r_V_21_fu_737_p1;
wire   [14:0] r_V_21_fu_737_p2;
wire   [18:0] add_ln1192_2_fu_720_p2;
wire   [18:0] rhs_V_4_fu_742_p3;
wire   [17:0] rhs_V_5_fu_756_p3;
wire   [18:0] add_ln1192_3_fu_750_p2;
wire  signed [18:0] sext_ln1192_6_fu_763_p1;
wire   [18:0] sub_ln1192_1_fu_767_p2;
wire   [18:0] ret_V_1_fu_773_p2;
wire   [22:0] rhs_V_6_fu_797_p3;
wire   [22:0] shl_ln1192_1_fu_790_p3;
wire   [22:0] sub_ln1192_2_fu_804_p2;
wire   [22:0] rhs_V_7_fu_810_p3;
wire  signed [6:0] mul_ln1192_3_fu_826_p0;
wire  signed [8:0] mul_ln1192_3_fu_826_p1;
wire   [14:0] mul_ln1192_3_fu_826_p2;
wire   [22:0] add_ln1192_5_fu_817_p2;
wire   [22:0] shl_ln1192_2_fu_831_p3;
wire   [22:0] add_ln1192_6_fu_839_p2;
wire   [22:0] shl_ln1192_3_fu_845_p3;
wire   [22:0] sub_ln1192_3_fu_852_p2;
wire   [22:0] rhs_V_8_fu_858_p3;
wire   [22:0] sub_ln1192_4_fu_865_p2;
wire   [22:0] ret_V_2_fu_871_p2;
wire   [17:0] rhs_V_10_fu_888_p3;
wire  signed [18:0] sext_ln1192_12_fu_895_p1;
wire   [17:0] rhs_V_11_fu_904_p3;
(* use_dsp48 = "no" *) wire   [18:0] sub_ln1192_6_fu_899_p2;
wire  signed [18:0] sext_ln1192_13_fu_911_p1;
wire   [18:0] add_ln1192_8_fu_915_p2;
wire   [18:0] shl_ln1192_4_fu_924_p3;
wire  signed [6:0] mul_ln1192_7_fu_937_p1;
wire   [10:0] mul_ln1192_7_fu_937_p2;
wire   [18:0] sub_ln1192_7_fu_931_p2;
wire   [18:0] shl_ln1192_5_fu_943_p3;
wire   [18:0] add_ln1192_9_fu_951_p2;
wire   [18:0] ret_V_3_fu_957_p2;
wire  signed [6:0] grp_fu_982_p0;
wire  signed [8:0] grp_fu_982_p1;
wire  signed [6:0] mul_ln728_fu_996_p0;
wire  signed [18:0] sext_ln728_2_fu_351_p1;
wire  signed [6:0] grp_fu_1002_p0;
wire   [18:0] grp_fu_1002_p2;
wire  signed [6:0] grp_fu_1010_p0;
wire  signed [9:0] sext_ln1118_11_fu_457_p1;
wire  signed [8:0] grp_fu_1010_p1;
wire  signed [9:0] sext_ln1118_12_fu_469_p1;
wire  signed [6:0] grp_fu_1010_p2;
wire  signed [14:0] sext_ln1118_14_fu_473_p1;
wire  signed [8:0] grp_fu_1018_p0;
wire  signed [6:0] grp_fu_1018_p1;
wire  signed [6:0] grp_fu_1018_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 x_V_preg = 112'd0;
#0 x_V_ap_vld_preg = 1'b0;
end

myproject_mac_muladd_7s_14s_18s_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
myproject_mac_muladd_7s_14s_18s_19_1_1_U1(
    .din0(tmp_2_fu_191_p4),
    .din1(r_V_20_fu_259_p2),
    .din2(ret_V_fu_249_p2),
    .dout(grp_fu_974_p3)
);

myproject_am_addmul_7s_9s_7s_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
myproject_am_addmul_7s_9s_7s_15_1_1_U2(
    .din0(grp_fu_982_p0),
    .din1(grp_fu_982_p1),
    .din2(tmp_2_fu_191_p4),
    .dout(grp_fu_982_p3)
);

myproject_mul_mul_7s_15s_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 19 ))
myproject_mul_mul_7s_15s_19_1_1_U3(
    .din0(tmp_1_fu_177_p4),
    .din1(r_V_23_fu_331_p2),
    .dout(mul_ln1192_2_fu_990_p2)
);

myproject_mul_mul_7s_14s_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 19 ))
myproject_mul_mul_7s_14s_19_1_1_U4(
    .din0(mul_ln728_fu_996_p0),
    .din1(r_V_6_fu_341_p2),
    .dout(mul_ln728_fu_996_p2)
);

myproject_mac_mul_sub_7s_14s_19ns_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 19 ),
    .dout_WIDTH( 19 ))
myproject_mac_mul_sub_7s_14s_19ns_19_1_1_U5(
    .din0(grp_fu_1002_p0),
    .din1(r_V_10_fu_427_p2),
    .din2(grp_fu_1002_p2),
    .dout(grp_fu_1002_p3)
);

myproject_am_addmul_7s_9s_7s_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
myproject_am_addmul_7s_9s_7s_15_1_1_U6(
    .din0(grp_fu_1010_p0),
    .din1(grp_fu_1010_p1),
    .din2(grp_fu_1010_p2),
    .dout(grp_fu_1010_p3)
);

myproject_am_submul_9s_7s_7s_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
myproject_am_submul_9s_7s_7s_15_1_1_U7(
    .din0(grp_fu_1018_p0),
    .din1(grp_fu_1018_p1),
    .din2(grp_fu_1018_p2),
    .dout(grp_fu_1018_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 112'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln1192_reg_1049 <= grp_fu_974_p3;
        mul_ln1192_1_reg_1054 <= grp_fu_982_p3;
        mul_ln1192_6_reg_1109 <= grp_fu_1010_p3;
        sub_ln1192_5_reg_1094 <= grp_fu_1002_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        mul_ln1192_2_reg_1064 <= mul_ln1192_2_fu_990_p2;
        mul_ln1192_4_reg_1079 <= mul_ln1192_4_fu_389_p2;
        mul_ln728_reg_1069 <= mul_ln728_fu_996_p2;
        r_V_20_reg_1044 <= r_V_20_fu_259_p2;
        r_V_23_reg_1059[14 : 1] <= r_V_23_fu_331_p2[14 : 1];
        r_V_25_reg_1084[10 : 1] <= r_V_25_fu_407_p2[10 : 1];
        r_V_26_reg_1099 <= r_V_26_fu_445_p2;
        r_V_27_reg_1104 <= r_V_27_fu_451_p2;
        sext_ln1118_6_reg_1074[14 : 2] <= sext_ln1118_6_fu_367_p1[14 : 2];
        sext_ln700_1_reg_1039 <= sext_ln700_1_fu_223_p1;
        tmp_1_reg_1027 <= {{x_V_in_sig[111:105]}};
        tmp_2_reg_1033 <= {{x_V_in_sig[20:14]}};
        tmp_5_reg_1089 <= {{x_V_in_sig[27:21]}};
        trunc_ln708_3_reg_1114 <= {{ret_V_4_fu_599_p2[18:12]}};
        trunc_ln708_4_reg_1119 <= {{ret_V_6_fu_664_p2[22:16]}};
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_11_fu_539_p2 = ($signed(sub_ln1192_9_fu_515_p2) + $signed(sext_ln1192_16_fu_535_p1));

assign add_ln1192_12_fu_557_p2 = ($signed(add_ln1192_11_fu_539_p2) + $signed(sext_ln1192_17_fu_553_p1));

assign add_ln1192_1_fu_691_p2 = ($signed(add_ln1192_reg_1049) + $signed(sext_ln1192_3_fu_687_p1));

assign add_ln1192_2_fu_720_p2 = ($signed(sub_ln1192_fu_703_p2) + $signed(sext_ln1192_5_fu_716_p1));

assign add_ln1192_3_fu_750_p2 = (add_ln1192_2_fu_720_p2 + rhs_V_4_fu_742_p3);

assign add_ln1192_5_fu_817_p2 = (sub_ln1192_2_fu_804_p2 + rhs_V_7_fu_810_p3);

assign add_ln1192_6_fu_839_p2 = (add_ln1192_5_fu_817_p2 + shl_ln1192_2_fu_831_p3);

assign add_ln1192_8_fu_915_p2 = ($signed(sub_ln1192_6_fu_899_p2) + $signed(sext_ln1192_13_fu_911_p1));

assign add_ln1192_9_fu_951_p2 = (sub_ln1192_7_fu_931_p2 + shl_ln1192_5_fu_943_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_fu_1002_p0 = sext_ln728_2_fu_351_p1;

assign grp_fu_1002_p2 = {{p_Val2_8_fu_227_p4}, {12'd0}};

assign grp_fu_1010_p0 = sext_ln1118_11_fu_457_p1;

assign grp_fu_1010_p1 = sext_ln1118_12_fu_469_p1;

assign grp_fu_1010_p2 = sext_ln1118_14_fu_473_p1;

assign grp_fu_1018_p0 = sext_ln1118_12_fu_469_p1;

assign grp_fu_1018_p1 = sext_ln1118_11_fu_457_p1;

assign grp_fu_1018_p2 = sext_ln1118_14_fu_473_p1;

assign grp_fu_982_p0 = sext_ln700_2_fu_255_p1;

assign grp_fu_982_p1 = sext_ln1118_fu_285_p1;

assign lhs_V_fu_615_p3 = {{r_V_24_fu_371_p2}, {12'd0}};

assign mul_ln1192_3_fu_826_p0 = tmp_1_reg_1027;

assign mul_ln1192_3_fu_826_p1 = sext_ln1118_6_reg_1074;

assign mul_ln1192_3_fu_826_p2 = ($signed(mul_ln1192_3_fu_826_p0) * $signed(mul_ln1192_3_fu_826_p1));

assign mul_ln1192_4_fu_389_p0 = tmp_4_fu_305_p4;

assign mul_ln1192_4_fu_389_p1 = r_V_24_fu_371_p2;

assign mul_ln1192_4_fu_389_p2 = ($signed(mul_ln1192_4_fu_389_p0) * $signed(mul_ln1192_4_fu_389_p1));

assign mul_ln1192_7_fu_937_p1 = tmp_5_reg_1089;

assign mul_ln1192_7_fu_937_p2 = ($signed({{1'b0}, {11'd29}}) * $signed(mul_ln1192_7_fu_937_p1));

assign mul_ln1192_8_fu_477_p0 = sext_ln1118_3_fu_297_p1;

assign mul_ln1192_8_fu_477_p1 = r_V_7_fu_355_p3;

assign mul_ln1192_8_fu_477_p2 = ($signed(mul_ln1192_8_fu_477_p0) * $signed(mul_ln1192_8_fu_477_p1));

assign mul_ln728_fu_996_p0 = sext_ln728_2_fu_351_p1;

assign p_Val2_8_fu_227_p4 = {{x_V_in_sig[104:98]}};

assign r_V_10_fu_427_p0 = sext_ln1118_10_fu_423_p1;

assign r_V_10_fu_427_p1 = sext_ln1118_2_fu_293_p1;

assign r_V_10_fu_427_p2 = ($signed(r_V_10_fu_427_p0) * $signed(r_V_10_fu_427_p1));

assign r_V_19_fu_205_p0 = sext_ln1117_fu_187_p1;

assign r_V_19_fu_205_p1 = trunc_ln1117_fu_173_p1;

assign r_V_19_fu_205_p2 = ($signed(r_V_19_fu_205_p0) * $signed(r_V_19_fu_205_p1));

assign r_V_20_fu_259_p0 = sext_ln1117_fu_187_p1;

assign r_V_20_fu_259_p1 = sext_ln1117_fu_187_p1;

assign r_V_20_fu_259_p2 = ($signed(r_V_20_fu_259_p0) * $signed(r_V_20_fu_259_p1));

assign r_V_21_fu_737_p0 = sext_ln700_1_reg_1039;

assign r_V_21_fu_737_p1 = r_V_2_fu_726_p3;

assign r_V_21_fu_737_p2 = ($signed(r_V_21_fu_737_p0) * $signed(r_V_21_fu_737_p1));

assign r_V_22_fu_315_p3 = {{p_Val2_8_fu_227_p4}, {1'd0}};

assign r_V_23_fu_331_p0 = sext_ln1118_3_fu_297_p1;

assign r_V_23_fu_331_p1 = r_V_22_fu_315_p3;

assign r_V_23_fu_331_p2 = ($signed(r_V_23_fu_331_p0) * $signed(r_V_23_fu_331_p1));

assign r_V_24_fu_371_p2 = ($signed(sext_ln1118_5_fu_363_p1) - $signed(sext_ln1118_1_fu_289_p1));

assign r_V_25_fu_407_p2 = ($signed(sext_ln1118_9_fu_403_p1) - $signed(sext_ln1118_4_fu_323_p1));

assign r_V_26_fu_445_p0 = sext_ln1117_fu_187_p1;

assign r_V_26_fu_445_p1 = sext_ln1118_10_fu_423_p1;

assign r_V_26_fu_445_p2 = ($signed(r_V_26_fu_445_p0) * $signed(r_V_26_fu_445_p1));

assign r_V_27_fu_451_p0 = sext_ln700_fu_219_p1;

assign r_V_27_fu_451_p1 = sext_ln1118_10_fu_423_p1;

assign r_V_27_fu_451_p2 = ($signed(r_V_27_fu_451_p0) * $signed(r_V_27_fu_451_p1));

assign r_V_28_fu_497_p0 = sext_ln700_fu_219_p1;

assign r_V_28_fu_497_p1 = sext_ln1118_2_fu_293_p1;

assign r_V_28_fu_497_p2 = ($signed(r_V_28_fu_497_p0) * $signed(r_V_28_fu_497_p1));

assign r_V_29_fu_521_p0 = tmp_4_fu_305_p4;

assign r_V_29_fu_521_p1 = sext_ln1118_2_fu_293_p1;

assign r_V_29_fu_521_p2 = ($signed(r_V_29_fu_521_p0) * $signed(r_V_29_fu_521_p1));

assign r_V_2_fu_726_p3 = {{tmp_2_reg_1033}, {1'd0}};

assign r_V_30_fu_277_p3 = {{tmp_1_fu_177_p4}, {2'd0}};

assign r_V_31_fu_461_p3 = {{tmp_5_fu_413_p4}, {2'd0}};

assign r_V_32_fu_623_p2 = ($signed(sext_ln1118_fu_285_p1) - $signed(sext_ln700_2_fu_255_p1));

assign r_V_6_fu_341_p0 = sext_ln1118_2_fu_293_p1;

assign r_V_6_fu_341_p1 = sext_ln1118_2_fu_293_p1;

assign r_V_6_fu_341_p2 = ($signed(r_V_6_fu_341_p0) * $signed(r_V_6_fu_341_p1));

assign r_V_7_fu_355_p3 = {{p_Val2_8_fu_227_p4}, {2'd0}};

assign ret_V_1_fu_773_p2 = ($signed(19'd479232) + $signed(sub_ln1192_1_fu_767_p2));

assign ret_V_2_fu_871_p2 = ($signed(23'd7536640) + $signed(sub_ln1192_4_fu_865_p2));

assign ret_V_3_fu_957_p2 = ($signed(19'd503808) + $signed(add_ln1192_9_fu_951_p2));

assign ret_V_4_fu_599_p2 = ($signed(19'd491520) + $signed(sub_ln1192_11_fu_593_p2));

assign ret_V_5_fu_645_p2 = ($signed(sext_ln703_fu_629_p1) - $signed(sext_ln728_3_fu_641_p1));

assign ret_V_6_fu_664_p2 = ($signed(23'd7929856) + $signed(sub_ln1192_12_fu_658_p2));

assign ret_V_fu_249_p2 = ($signed(sext_ln728_fu_245_p1) - $signed(rhs_V_fu_211_p3));

assign rhs_V_10_fu_888_p3 = {{r_V_26_reg_1099}, {4'd0}};

assign rhs_V_11_fu_904_p3 = {{r_V_27_reg_1104}, {4'd0}};

assign rhs_V_12_fu_503_p3 = {{r_V_28_fu_497_p2}, {4'd0}};

assign rhs_V_13_fu_527_p3 = {{r_V_29_fu_521_p2}, {4'd0}};

assign rhs_V_14_fu_545_p3 = {{p_Val2_8_fu_227_p4}, {9'd0}};

assign rhs_V_15_fu_563_p3 = {{tmp_1_fu_177_p4}, {10'd0}};

assign rhs_V_16_fu_581_p3 = {{tmp_5_fu_413_p4}, {10'd0}};

assign rhs_V_17_fu_633_p3 = {{r_V_32_fu_623_p2}, {12'd0}};

assign rhs_V_1_fu_237_p3 = {{p_Val2_8_fu_227_p4}, {8'd0}};

assign rhs_V_2_fu_680_p3 = {{r_V_20_reg_1044}, {4'd0}};

assign rhs_V_3_fu_709_p3 = {{tmp_1_reg_1027}, {11'd0}};

assign rhs_V_4_fu_742_p3 = {{r_V_21_fu_737_p2}, {4'd0}};

assign rhs_V_5_fu_756_p3 = {{tmp_2_reg_1033}, {11'd0}};

assign rhs_V_6_fu_797_p3 = {{mul_ln728_reg_1069}, {4'd0}};

assign rhs_V_7_fu_810_p3 = {{r_V_23_reg_1059}, {8'd0}};

assign rhs_V_8_fu_858_p3 = {{r_V_25_reg_1084}, {12'd0}};

assign rhs_V_fu_211_p3 = {{r_V_19_fu_205_p2}, {4'd0}};

assign sext_ln1117_fu_187_p1 = tmp_1_fu_177_p4;

assign sext_ln1118_10_fu_423_p1 = tmp_5_fu_413_p4;

assign sext_ln1118_11_fu_457_p1 = tmp_5_fu_413_p4;

assign sext_ln1118_12_fu_469_p1 = $signed(r_V_31_fu_461_p3);

assign sext_ln1118_14_fu_473_p1 = tmp_5_fu_413_p4;

assign sext_ln1118_1_fu_289_p1 = p_Val2_8_fu_227_p4;

assign sext_ln1118_2_fu_293_p1 = p_Val2_8_fu_227_p4;

assign sext_ln1118_3_fu_297_p1 = p_Val2_8_fu_227_p4;

assign sext_ln1118_4_fu_323_p1 = r_V_22_fu_315_p3;

assign sext_ln1118_5_fu_363_p1 = r_V_7_fu_355_p3;

assign sext_ln1118_6_fu_367_p1 = r_V_7_fu_355_p3;

assign sext_ln1118_9_fu_403_p1 = $signed(shl_ln1118_6_fu_395_p3);

assign sext_ln1118_fu_285_p1 = $signed(r_V_30_fu_277_p3);

assign sext_ln1192_12_fu_895_p1 = $signed(rhs_V_10_fu_888_p3);

assign sext_ln1192_13_fu_911_p1 = $signed(rhs_V_11_fu_904_p3);

assign sext_ln1192_15_fu_511_p1 = $signed(rhs_V_12_fu_503_p3);

assign sext_ln1192_16_fu_535_p1 = $signed(rhs_V_13_fu_527_p3);

assign sext_ln1192_17_fu_553_p1 = $signed(rhs_V_14_fu_545_p3);

assign sext_ln1192_18_fu_571_p1 = $signed(rhs_V_15_fu_563_p3);

assign sext_ln1192_19_fu_589_p1 = $signed(rhs_V_16_fu_581_p3);

assign sext_ln1192_3_fu_687_p1 = $signed(rhs_V_2_fu_680_p3);

assign sext_ln1192_5_fu_716_p1 = $signed(rhs_V_3_fu_709_p3);

assign sext_ln1192_6_fu_763_p1 = $signed(rhs_V_5_fu_756_p3);

assign sext_ln700_1_fu_223_p1 = tmp_2_fu_191_p4;

assign sext_ln700_2_fu_255_p1 = tmp_1_fu_177_p4;

assign sext_ln700_fu_219_p1 = tmp_2_fu_191_p4;

assign sext_ln703_fu_629_p1 = $signed(lhs_V_fu_615_p3);

assign sext_ln728_2_fu_351_p1 = tmp_4_fu_305_p4;

assign sext_ln728_3_fu_641_p1 = $signed(rhs_V_17_fu_633_p3);

assign sext_ln728_fu_245_p1 = $signed(rhs_V_1_fu_237_p3);

assign shl_ln1118_6_fu_395_p3 = {{p_Val2_8_fu_227_p4}, {3'd0}};

assign shl_ln1192_1_fu_790_p3 = {{mul_ln1192_2_reg_1064}, {4'd0}};

assign shl_ln1192_2_fu_831_p3 = {{mul_ln1192_3_fu_826_p2}, {8'd0}};

assign shl_ln1192_3_fu_845_p3 = {{mul_ln1192_4_reg_1079}, {8'd0}};

assign shl_ln1192_4_fu_924_p3 = {{mul_ln1192_6_reg_1109}, {4'd0}};

assign shl_ln1192_5_fu_943_p3 = {{mul_ln1192_7_fu_937_p2}, {8'd0}};

assign shl_ln1192_6_fu_483_p3 = {{mul_ln1192_8_fu_477_p2}, {4'd0}};

assign shl_ln1192_7_fu_651_p3 = {{grp_fu_1018_p3}, {8'd0}};

assign shl_ln_fu_696_p3 = {{mul_ln1192_1_reg_1054}, {4'd0}};

assign sub_ln1192_10_fu_575_p2 = ($signed(add_ln1192_12_fu_557_p2) - $signed(sext_ln1192_18_fu_571_p1));

assign sub_ln1192_11_fu_593_p2 = ($signed(sub_ln1192_10_fu_575_p2) - $signed(sext_ln1192_19_fu_589_p1));

assign sub_ln1192_12_fu_658_p2 = (ret_V_5_fu_645_p2 - shl_ln1192_7_fu_651_p3);

assign sub_ln1192_1_fu_767_p2 = ($signed(add_ln1192_3_fu_750_p2) - $signed(sext_ln1192_6_fu_763_p1));

assign sub_ln1192_2_fu_804_p2 = (rhs_V_6_fu_797_p3 - shl_ln1192_1_fu_790_p3);

assign sub_ln1192_3_fu_852_p2 = (add_ln1192_6_fu_839_p2 - shl_ln1192_3_fu_845_p3);

assign sub_ln1192_4_fu_865_p2 = (sub_ln1192_3_fu_852_p2 - rhs_V_8_fu_858_p3);

assign sub_ln1192_6_fu_899_p2 = ($signed(sub_ln1192_5_reg_1094) - $signed(sext_ln1192_12_fu_895_p1));

assign sub_ln1192_7_fu_931_p2 = (add_ln1192_8_fu_915_p2 - shl_ln1192_4_fu_924_p3);

assign sub_ln1192_8_fu_491_p2 = (19'd0 - shl_ln1192_6_fu_483_p3);

assign sub_ln1192_9_fu_515_p2 = ($signed(sub_ln1192_8_fu_491_p2) - $signed(sext_ln1192_15_fu_511_p1));

assign sub_ln1192_fu_703_p2 = (add_ln1192_1_fu_691_p2 - shl_ln_fu_696_p3);

assign tmp_1_fu_177_p4 = {{x_V_in_sig[111:105]}};

assign tmp_2_fu_191_p4 = {{x_V_in_sig[20:14]}};

assign tmp_4_fu_305_p4 = {{x_V_in_sig[34:28]}};

assign tmp_5_fu_413_p4 = {{x_V_in_sig[27:21]}};

assign trunc_ln1117_fu_173_p1 = x_V_in_sig[6:0];

assign y_0_V = {{ret_V_1_fu_773_p2[18:12]}};

assign y_1_V = {{ret_V_2_fu_871_p2[22:16]}};

assign y_2_V = {{ret_V_3_fu_957_p2[18:12]}};

assign y_3_V = trunc_ln708_3_reg_1114;

assign y_4_V = trunc_ln708_4_reg_1119;

always @ (posedge ap_clk) begin
    r_V_23_reg_1059[0] <= 1'b0;
    sext_ln1118_6_reg_1074[1:0] <= 2'b00;
    r_V_25_reg_1084[0] <= 1'b0;
end

endmodule //myproject
