
*** Running vivado
    with args -log tri_mode_ethernet_mac_0_example_design.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tri_mode_ethernet_mac_0_example_design.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source tri_mode_ethernet_mac_0_example_design.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/utils_1/imports/synth_1/tri_mode_ethernet_mac_0_example_design.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.srcs/utils_1/imports/synth_1/tri_mode_ethernet_mac_0_example_design.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top tri_mode_ethernet_mac_0_example_design -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14692
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx2022p2/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1853.059 ; gain = 409.332
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_example_design' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.vhd:200]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'pause_req_s_gtx_sync_inst' of component 'tri_mode_ethernet_mac_0_sync_block' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.vhd:618]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_sync_block' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_sync_block.vhd:84]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg0' to cell 'FDRE' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_sync_block.vhd:113]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg1' to cell 'FDRE' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_sync_block.vhd:126]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg2' to cell 'FDRE' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_sync_block.vhd:138]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg3' to cell 'FDRE' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_sync_block.vhd:150]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'data_sync_reg4' to cell 'FDRE' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_sync_block.vhd:162]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_sync_block' (0#1) [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_sync_block.vhd:84]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_syncer_level' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_syncer_level.vhd:67' bound to instance 'mac_speed_gtx_sync' of component 'tri_mode_ethernet_mac_0_syncer_level' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.vhd:624]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_syncer_level' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_syncer_level.vhd:85]
	Parameter WIDTH bound to: 2 - type: integer 
	Parameter RESET_VALUE bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_syncer_level' (0#1) [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_syncer_level.vhd:85]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'pause_req_s_axilite_sync_inst' of component 'tri_mode_ethernet_mac_0_sync_block' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.vhd:636]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'update_speed_axilite_sync_inst' of component 'tri_mode_ethernet_mac_0_sync_block' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.vhd:644]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'update_speed_gtx_sync_inst' of component 'tri_mode_ethernet_mac_0_sync_block' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.vhd:650]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'config_board_gtx_sync_inst' of component 'tri_mode_ethernet_mac_0_sync_block' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.vhd:656]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'config_board_axilite_sync_inst' of component 'tri_mode_ethernet_mac_0_sync_block' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.vhd:662]
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_syncer_level' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_syncer_level.vhd:67' bound to instance 'mac_speed_axilite_sync' of component 'tri_mode_ethernet_mac_0_syncer_level' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.vhd:671]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'gen_tx_data_axilite_sync_inst' of component 'tri_mode_ethernet_mac_0_sync_block' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.vhd:682]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'chk_tx_data_axilite_sync_inst' of component 'tri_mode_ethernet_mac_0_sync_block' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.vhd:688]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'gen_tx_data_gtx_sync_inst' of component 'tri_mode_ethernet_mac_0_sync_block' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.vhd:694]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'chk_tx_data_gtx_sync_inst' of component 'tri_mode_ethernet_mac_0_sync_block' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.vhd:700]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_example_design_clocks' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design_clocks.vhd:60' bound to instance 'example_clocks' of component 'tri_mode_ethernet_mac_0_example_design_clocks' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.vhd:735]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_example_design_clocks' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design_clocks.vhd:78]
INFO: [Synth 8-113] binding component instance 'clkin1_buf' to cell 'IBUFDS' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design_clocks.vhd:136]
INFO: [Synth 8-113] binding component instance 'bufg_clkin1' to cell 'BUFGCE' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design_clocks.vhd:144]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'lock_sync' of component 'tri_mode_ethernet_mac_0_sync_block' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design_clocks.vhd:148]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_reset_sync' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_reset_sync.vhd:67' bound to instance 'mmcm_reset_gen' of component 'tri_mode_ethernet_mac_0_reset_sync' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design_clocks.vhd:169]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_reset_sync' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_reset_sync.vhd:87]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync0' to cell 'FDPE' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_reset_sync.vhd:109]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync1' to cell 'FDPE' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_reset_sync.vhd:121]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync2' to cell 'FDPE' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_reset_sync.vhd:133]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync3' to cell 'FDPE' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_reset_sync.vhd:145]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'reset_sync4' to cell 'FDPE' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_reset_sync.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_reset_sync' (0#1) [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_reset_sync.vhd:87]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_clk_wiz' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_clk_wiz.vhd:71' bound to instance 'clock_generator' of component 'tri_mode_ethernet_mac_0_clk_wiz' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design_clocks.vhd:181]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_clk_wiz' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_clk_wiz.vhd:85]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 5.000000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_DIVIDE bound to: 10 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT2_DIVIDE bound to: 5 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: double 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.010000 - type: double 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_clk_wiz.vhd:121]
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFGCE' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_clk_wiz.vhd:198]
INFO: [Synth 8-113] binding component instance 'clkout2_buf' to cell 'BUFGCE' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_clk_wiz.vhd:205]
INFO: [Synth 8-113] binding component instance 'clkout3_buf' to cell 'BUFGCE' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_clk_wiz.vhd:212]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_clk_wiz' (0#1) [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_clk_wiz.vhd:85]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_example_design_clocks' (0#1) [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design_clocks.vhd:78]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_example_design_resets' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design_resets.vhd:57' bound to instance 'example_resets' of component 'tri_mode_ethernet_mac_0_example_design_resets' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.vhd:766]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_example_design_resets' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design_resets.vhd:84]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'dcm_sync' of component 'tri_mode_ethernet_mac_0_sync_block' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design_resets.vhd:131]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_reset_sync' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_reset_sync.vhd:67' bound to instance 'glbl_reset_gen' of component 'tri_mode_ethernet_mac_0_reset_sync' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design_resets.vhd:145]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_reset_sync' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_reset_sync.vhd:67' bound to instance 'axi_lite_reset_gen' of component 'tri_mode_ethernet_mac_0_reset_sync' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design_resets.vhd:159]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_reset_sync' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_reset_sync.vhd:67' bound to instance 'gtx_reset_gen' of component 'tri_mode_ethernet_mac_0_reset_sync' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design_resets.vhd:187]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_reset_sync' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_reset_sync.vhd:67' bound to instance 'chk_reset_gen' of component 'tri_mode_ethernet_mac_0_reset_sync' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design_resets.vhd:219]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_example_design_resets' (0#1) [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design_resets.vhd:84]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'rx_stats_sync' of component 'tri_mode_ethernet_mac_0_sync_block' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.vhd:818]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'tx_stats_sync' of component 'tri_mode_ethernet_mac_0_sync_block' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.vhd:861]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_axi_lite_sm' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_lite_sm.vhd:69' bound to instance 'axi_lite_controller' of component 'tri_mode_ethernet_mac_0_axi_lite_sm' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.vhd:923]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_axi_lite_sm' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_lite_sm.vhd:105]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_axi_lite_sm' (0#1) [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_lite_sm.vhd:105]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_fifo_block' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_fifo_block.vhd:93' bound to instance 'trimac_fifo_block' of component 'tri_mode_ethernet_mac_0_fifo_block' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.vhd:960]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_fifo_block' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_fifo_block.vhd:198]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_support' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_support.vhd:68' bound to instance 'trimac_sup_block' of component 'tri_mode_ethernet_mac_0_support' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_fifo_block.vhd:407]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_support' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_support.vhd:169]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_support_resets' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_support_resets.vhd:62' bound to instance 'tri_mode_ethernet_mac_support_resets_i' of component 'tri_mode_ethernet_mac_0_support_resets' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_support.vhd:294]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_support_resets' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_support_resets.vhd:72]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_reset_sync' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_reset_sync.vhd:67' bound to instance 'idelayctrl_reset_gen' of component 'tri_mode_ethernet_mac_0_reset_sync' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_support_resets.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_support_resets' (0#1) [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_support_resets.vhd:72]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
INFO: [Synth 8-113] binding component instance 'tri_mode_ethernet_mac_idelayctrl_common_i' to cell 'IDELAYCTRL' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_support.vhd:305]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/.Xil/Vivado-4784-AUCHL02NB162062/realtime/tri_mode_ethernet_mac_0_stub.vhdl:5' bound to instance 'tri_mode_ethernet_mac_i' of component 'tri_mode_ethernet_mac_0' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_support.vhd:319]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/.Xil/Vivado-4784-AUCHL02NB162062/realtime/tri_mode_ethernet_mac_0_stub.vhdl:70]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_support' (0#1) [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_support.vhd:169]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_reset_sync' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_reset_sync.vhd:67' bound to instance 'rx_mac_reset_gen' of component 'tri_mode_ethernet_mac_0_reset_sync' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_fifo_block.vhd:504]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_reset_sync' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_reset_sync.vhd:67' bound to instance 'tx_mac_reset_gen' of component 'tri_mode_ethernet_mac_0_reset_sync' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_fifo_block.vhd:512]
	Parameter FULL_DUPLEX_ONLY bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.vhd:75' bound to instance 'user_side_FIFO' of component 'tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_fifo_block.vhd:526]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.vhd:117]
	Parameter FULL_DUPLEX_ONLY bound to: 1 - type: bool 
	Parameter FULL_DUPLEX_ONLY bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_tx_client_fifo' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_tx_client_fifo.vhd:102' bound to instance 'tx_fifo_i' of component 'tri_mode_ethernet_mac_0_tx_client_fifo' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.vhd:181]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_tx_client_fifo' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_tx_client_fifo.vhd:135]
	Parameter FULL_DUPLEX_ONLY bound to: 1 - type: bool 
INFO: [Synth 8-226] default block is never used [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_tx_client_fifo.vhd:367]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'resync_rd_tran_frame_tog' of component 'tri_mode_ethernet_mac_0_sync_block' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_tx_client_fifo.vhd:993]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'resync_wr_frame_in_fifo' of component 'tri_mode_ethernet_mac_0_sync_block' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_tx_client_fifo.vhd:1174]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'resync_wr_frames_in_fifo' of component 'tri_mode_ethernet_mac_0_sync_block' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_tx_client_fifo.vhd:1182]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'resync_fif_valid_tog' of component 'tri_mode_ethernet_mac_0_sync_block' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_tx_client_fifo.vhd:1191]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'resync_rd_txfer_tog' of component 'tri_mode_ethernet_mac_0_sync_block' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_tx_client_fifo.vhd:1579]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_bram_tdp' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_bram_tdp.vhd:68' bound to instance 'tx_ramgen_i' of component 'tri_mode_ethernet_mac_0_bram_tdp' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_tx_client_fifo.vhd:1732]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_bram_tdp' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_bram_tdp.vhd:90]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_bram_tdp' (0#1) [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_bram_tdp.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_tx_client_fifo' (0#1) [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_tx_client_fifo.vhd:135]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_rx_client_fifo' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_rx_client_fifo.vhd:116' bound to instance 'rx_fifo_i' of component 'tri_mode_ethernet_mac_0_rx_client_fifo' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.vhd:212]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_rx_client_fifo' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_rx_client_fifo.vhd:142]
INFO: [Synth 8-226] default block is never used [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_rx_client_fifo.vhd:307]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'resync_wr_store_frame_tog' of component 'tri_mode_ethernet_mac_0_sync_block' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_rx_client_fifo.vhd:486]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_sync_block' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_sync_block.vhd:67' bound to instance 'sync_rd_addr_tog' of component 'tri_mode_ethernet_mac_0_sync_block' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_rx_client_fifo.vhd:801]
	Parameter DATA_WIDTH bound to: 9 - type: integer 
	Parameter ADDR_WIDTH bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_bram_tdp' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_bram_tdp.vhd:68' bound to instance 'rx_ramgen_i' of component 'tri_mode_ethernet_mac_0_bram_tdp' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_rx_client_fifo.vhd:901]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_rx_client_fifo' (0#1) [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_rx_client_fifo.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo' (0#1) [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_ten_100_1g_eth_fifo.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_fifo_block' (0#1) [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_fifo_block.vhd:198]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_basic_pat_gen' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_basic_pat_gen.vhd:72' bound to instance 'basic_pat_gen_inst' of component 'tri_mode_ethernet_mac_0_basic_pat_gen' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.vhd:1063]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_basic_pat_gen' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_basic_pat_gen.vhd:109]
	Parameter DEST_ADDR bound to: 48'b110110100000000100000010000000110000010000000101 
	Parameter SRC_ADDR bound to: 48'b010110100000000100000010000000110000010000000101 
	Parameter MAX_SIZE bound to: 12'b000111110100 
	Parameter MIN_SIZE bound to: 12'b000001000000 
	Parameter ENABLE_VLAN bound to: 0 - type: bool 
	Parameter VLAN_ID bound to: 12'b000000000010 
	Parameter VLAN_PRIORITY bound to: 3'b010 
	Parameter DEST_ADDR bound to: 48'b110110100000000100000010000000110000010000000101 
	Parameter SRC_ADDR bound to: 48'b010110100000000100000010000000110000010000000101 
	Parameter MAX_SIZE bound to: 12'b000111110100 
	Parameter MIN_SIZE bound to: 12'b000001000000 
	Parameter ENABLE_VLAN bound to: 0 - type: bool 
	Parameter VLAN_ID bound to: 12'b000000000010 
	Parameter VLAN_PRIORITY bound to: 3'b010 
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_axi_pat_gen' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pat_gen.vhd:66' bound to instance 'axi_pat_gen_inst' of component 'tri_mode_ethernet_mac_0_axi_pat_gen' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_basic_pat_gen.vhd:314]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_axi_pat_gen' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pat_gen.vhd:90]
	Parameter DEST_ADDR bound to: 48'b110110100000000100000010000000110000010000000101 
	Parameter SRC_ADDR bound to: 48'b010110100000000100000010000000110000010000000101 
	Parameter MAX_SIZE bound to: 12'b000111110100 
	Parameter MIN_SIZE bound to: 12'b000001000000 
	Parameter ENABLE_VLAN bound to: 0 - type: bool 
	Parameter VLAN_ID bound to: 12'b000000000010 
	Parameter VLAN_PRIORITY bound to: 3'b010 
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000001101010101010 
INFO: [Synth 8-113] binding component instance 'LUT6_inst' to cell 'LUT6' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pat_gen.vhd:227]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000001000001101001101 
INFO: [Synth 8-113] binding component instance 'LUT6_inst' to cell 'LUT6' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pat_gen.vhd:227]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000110000110000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst' to cell 'LUT6' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pat_gen.vhd:227]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000001000001 
INFO: [Synth 8-113] binding component instance 'LUT6_inst' to cell 'LUT6' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pat_gen.vhd:227]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000001000001 
INFO: [Synth 8-113] binding component instance 'LUT6_inst' to cell 'LUT6' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pat_gen.vhd:227]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst' to cell 'LUT6' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pat_gen.vhd:227]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000100000001000001 
INFO: [Synth 8-113] binding component instance 'LUT6_inst' to cell 'LUT6' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pat_gen.vhd:227]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000001000000000001 
INFO: [Synth 8-113] binding component instance 'LUT6_inst' to cell 'LUT6' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pat_gen.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_axi_pat_gen' (0#1) [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pat_gen.vhd:90]
	Parameter DEST_ADDR bound to: 48'b110110100000000100000010000000110000010000000101 
	Parameter SRC_ADDR bound to: 48'b010110100000000100000010000000110000010000000101 
	Parameter MAX_SIZE bound to: 12'b000111110100 
	Parameter MIN_SIZE bound to: 12'b000001000000 
	Parameter ENABLE_VLAN bound to: 0 - type: bool 
	Parameter VLAN_ID bound to: 12'b000000000010 
	Parameter VLAN_PRIORITY bound to: 3'b010 
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_axi_pat_check' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pat_check.vhd:67' bound to instance 'axi_pat_check_inst' of component 'tri_mode_ethernet_mac_0_axi_pat_check' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_basic_pat_gen.vhd:339]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_axi_pat_check' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pat_check.vhd:95]
	Parameter DEST_ADDR bound to: 48'b110110100000000100000010000000110000010000000101 
	Parameter SRC_ADDR bound to: 48'b010110100000000100000010000000110000010000000101 
	Parameter MAX_SIZE bound to: 12'b000111110100 
	Parameter MIN_SIZE bound to: 12'b000001000000 
	Parameter ENABLE_VLAN bound to: 0 - type: bool 
	Parameter VLAN_ID bound to: 12'b000000000010 
	Parameter VLAN_PRIORITY bound to: 3'b010 
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000001101010101010 
INFO: [Synth 8-113] binding component instance 'LUT6_inst' to cell 'LUT6' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pat_check.vhd:296]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000001101010101010 
INFO: [Synth 8-113] binding component instance 'LUT6_swap_inst' to cell 'LUT6' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pat_check.vhd:326]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000001000001101001101 
INFO: [Synth 8-113] binding component instance 'LUT6_inst' to cell 'LUT6' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pat_check.vhd:296]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000001000001101001101 
INFO: [Synth 8-113] binding component instance 'LUT6_swap_inst' to cell 'LUT6' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pat_check.vhd:326]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000110000110000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst' to cell 'LUT6' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pat_check.vhd:296]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000110000110000 
INFO: [Synth 8-113] binding component instance 'LUT6_swap_inst' to cell 'LUT6' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pat_check.vhd:326]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000001000001 
INFO: [Synth 8-113] binding component instance 'LUT6_inst' to cell 'LUT6' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pat_check.vhd:296]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000001000001 
INFO: [Synth 8-113] binding component instance 'LUT6_swap_inst' to cell 'LUT6' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pat_check.vhd:326]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000001000001 
INFO: [Synth 8-113] binding component instance 'LUT6_inst' to cell 'LUT6' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pat_check.vhd:296]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000001000001 
INFO: [Synth 8-113] binding component instance 'LUT6_swap_inst' to cell 'LUT6' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pat_check.vhd:326]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'LUT6_inst' to cell 'LUT6' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pat_check.vhd:296]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
INFO: [Synth 8-113] binding component instance 'LUT6_swap_inst' to cell 'LUT6' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pat_check.vhd:326]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000100000001000001 
INFO: [Synth 8-113] binding component instance 'LUT6_inst' to cell 'LUT6' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pat_check.vhd:296]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000100000001000001 
INFO: [Synth 8-113] binding component instance 'LUT6_swap_inst' to cell 'LUT6' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pat_check.vhd:326]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000001000000000001 
INFO: [Synth 8-113] binding component instance 'LUT6_inst' to cell 'LUT6' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pat_check.vhd:296]
	Parameter INIT bound to: 64'b0000000000000000000000000000000000000000000000000001000001000000 
INFO: [Synth 8-113] binding component instance 'LUT6_swap_inst' to cell 'LUT6' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pat_check.vhd:326]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_axi_pat_check' (0#1) [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pat_check.vhd:95]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_axi_mux' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_mux.vhd:62' bound to instance 'axi_mux_inst' of component 'tri_mode_ethernet_mac_0_axi_mux' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_basic_pat_gen.vhd:371]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_axi_mux' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_mux.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_axi_mux' (0#1) [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_mux.vhd:86]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_axi_pipe' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pipe.vhd:64' bound to instance 'axi_pipe_inst' of component 'tri_mode_ethernet_mac_0_axi_pipe' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_basic_pat_gen.vhd:394]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_axi_pipe' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pipe.vhd:81]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pipe.vhd:161]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pipe.vhd:161]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pipe.vhd:161]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pipe.vhd:161]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pipe.vhd:161]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pipe.vhd:161]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pipe.vhd:161]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pipe.vhd:161]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pipe.vhd:183]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_axi_pipe' (0#1) [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_axi_pipe.vhd:81]
INFO: [Synth 8-3491] module 'tri_mode_ethernet_mac_0_address_swap' declared at 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_address_swap.vhd:65' bound to instance 'address_swap_inst' of component 'tri_mode_ethernet_mac_0_address_swap' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_basic_pat_gen.vhd:414]
INFO: [Synth 8-638] synthesizing module 'tri_mode_ethernet_mac_0_address_swap' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_address_swap.vhd:87]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_address_swap.vhd:296]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_address_swap.vhd:296]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_address_swap.vhd:296]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_address_swap.vhd:296]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_address_swap.vhd:296]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_address_swap.vhd:296]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_address_swap.vhd:296]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_address_swap.vhd:296]
INFO: [Synth 8-113] binding component instance 'RAM64X1D_inst' to cell 'RAM64X1D' [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_address_swap.vhd:296]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_address_swap' (0#1) [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_address_swap.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_basic_pat_gen' (0#1) [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_basic_pat_gen.vhd:109]
INFO: [Synth 8-256] done synthesizing module 'tri_mode_ethernet_mac_0_example_design' (0#1) [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.vhd:200]
WARNING: [Synth 8-3848] Net enable_pat_gen_sync_tx_clk in module/entity tri_mode_ethernet_mac_0_basic_pat_gen does not have driver. [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_basic_pat_gen.vhd:295]
WARNING: [Synth 8-6014] Unused sequential element tx_stats_reg was removed.  [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.vhd:855]
WARNING: [Synth 8-6014] Unused sequential element tx_stats_toggle_sync_reg_reg was removed.  [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.vhd:871]
WARNING: [Synth 8-6014] Unused sequential element tx_stats_shift_reg was removed.  [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.vhd:881]
WARNING: [Synth 8-7129] Port enable_pat_gen in module tri_mode_ethernet_mac_0_basic_pat_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_collision in module tri_mode_ethernet_mac_0_tx_client_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port tx_retransmit in module tri_mode_ethernet_mac_0_tx_client_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_bresp[1] in module tri_mode_ethernet_mac_0_axi_lite_sm is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_bresp[0] in module tri_mode_ethernet_mac_0_axi_lite_sm is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rresp[1] in module tri_mode_ethernet_mac_0_axi_lite_sm is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rresp[0] in module tri_mode_ethernet_mac_0_axi_lite_sm is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1970.383 ; gain = 526.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1970.383 ; gain = 526.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1970.383 ; gain = 526.656
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1970.383 ; gain = 0.000
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'example_clocks/bufg_clkin1' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'example_clocks/clock_generator/clkout1_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'example_clocks/clock_generator/clkout2_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'example_clocks/clock_generator/clkout3_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.gen/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i'
Finished Parsing XDC File [c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.gen/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc] for cell 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i'
Parsing XDC File [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.xdc]
WARNING: [Vivado 12-507] No nets matched 'trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i/U0/clock_inst/mii_tx_clk_ibuf'. [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.xdc:58]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.xdc:96]
WARNING: [Vivado 12-584] No ports matched 'pause_req*'. [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.xdc:102]
WARNING: [Vivado 12-584] No ports matched 'phy_resetn'. [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.xdc:114]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {name =~ tx_stats_reg[*]}'. [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.xdc:123]
WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {name =~ tx_stats_shift_reg[*]}'. [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.xdc:123]
Finished Parsing XDC File [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/tri_mode_ethernet_mac_0_example_design_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_example_design.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/tri_mode_ethernet_mac_0_example_design_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/tri_mode_ethernet_mac_0_example_design_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_user_phytiming.xdc]
Finished Parsing XDC File [C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/imports/tri_mode_ethernet_mac_0_user_phytiming.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2034.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  BUFGCE => BUFGCTRL: 4 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 18 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2034.027 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx2022p2/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2034.027 ; gain = 590.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2034.027 ; gain = 590.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rx_clk. (constraint file  c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.gen/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rx_clk. (constraint file  c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.gen/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rx_dv. (constraint file  c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.gen/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rx_dv. (constraint file  c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.gen/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rx_er. (constraint file  c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.gen/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rx_er. (constraint file  c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.gen/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[0]. (constraint file  c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.gen/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[0]. (constraint file  c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.gen/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[1]. (constraint file  c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.gen/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[1]. (constraint file  c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.gen/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[2]. (constraint file  c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.gen/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[2]. (constraint file  c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.gen/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[3]. (constraint file  c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.gen/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[3]. (constraint file  c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.gen/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[4]. (constraint file  c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.gen/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[4]. (constraint file  c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.gen/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[5]. (constraint file  c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.gen/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[5]. (constraint file  c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.gen/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[6]. (constraint file  c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.gen/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[6]. (constraint file  c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.gen/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for gmii_rxd[7]. (constraint file  c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.gen/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for gmii_rxd[7]. (constraint file  c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.gen/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for mdio. (constraint file  c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.gen/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mdio. (constraint file  c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.gen/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for mii_tx_clk. (constraint file  c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.gen/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mii_tx_clk. (constraint file  c:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.gen/sources_1/ip/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0/tri_mode_ethernet_mac_0_in_context.xdc, line 56).
Applied set_property KEEP_HIERARCHY = SOFT for trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_i. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2034.027 ; gain = 590.301
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'axi_state_reg' in module 'tri_mode_ethernet_mac_0_axi_lite_sm'
INFO: [Synth 8-802] inferred FSM for state register 'mdio_access_sm_reg' in module 'tri_mode_ethernet_mac_0_axi_lite_sm'
INFO: [Synth 8-802] inferred FSM for state register 'idelay_reset_cnt_reg' in module 'tri_mode_ethernet_mac_0_support_resets'
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'tri_mode_ethernet_mac_0_tx_client_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'tri_mode_ethernet_mac_0_tx_client_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'rd_state_reg' in module 'tri_mode_ethernet_mac_0_rx_client_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'gen_state_reg' in module 'tri_mode_ethernet_mac_0_axi_pat_gen'
INFO: [Synth 8-802] inferred FSM for state register 'rx_state_reg' in module 'tri_mode_ethernet_mac_0_axi_pat_check'
INFO: [Synth 8-802] inferred FSM for state register 'wr_state_reg' in module 'tri_mode_ethernet_mac_0_address_swap'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0010 |                               00
                set_data |                             1000 |                               01
                    init |                             0100 |                               10
                    poll |                             0001 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mdio_access_sm_reg' using encoding 'one-hot' in module 'tri_mode_ethernet_mac_0_axi_lite_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 startup |                            00000 |                            00000
            change_speed |                            00001 |                            00001
                 mdio_rd |                            00010 |                            00010
         mdio_poll_check |                            00011 |                            00011
                 mdio_1g |                            00100 |                            00100
             mdio_10_100 |                            00101 |                            00101
            mdio_restart |                            00110 |                            00110
           mdio_loopback |                            00111 |                            00111
              mdio_stats |                            01000 |                            01000
   mdio_stats_poll_check |                            01001 |                            01001
            reset_mac_rx |                            01010 |                            01010
            reset_mac_tx |                            01011 |                            01011
               cnfg_mdio |                            01100 |                            01100
               cnfg_flow |                            01101 |                            01101
             cnfg_filter |                            01110 |                            01110
       cnfg_frm_filter_1 |                            01111 |                            01111
  cnfg_frm_filter_mask_1 |                            10000 |                            10010
       cnfg_frm_filter_2 |                            10001 |                            10000
  cnfg_frm_filter_mask_2 |                            10010 |                            10011
       cnfg_frm_filter_3 |                            10011 |                            10001
  cnfg_frm_filter_mask_3 |                            10100 |                            10100
             check_speed |                            10101 |                            10101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'axi_state_reg' using encoding 'sequential' in module 'tri_mode_ethernet_mac_0_axi_lite_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE7 |                  000000000000001 |                             0000
                 iSTATE6 |                  000000000000010 |                             0001
                 iSTATE2 |                  000000000000100 |                             0010
                  iSTATE |                  000000000001000 |                             0011
                 iSTATE0 |                  000000000010000 |                             0100
                iSTATE13 |                  000000000100000 |                             0101
                iSTATE11 |                  000000001000000 |                             0110
                 iSTATE9 |                  000000010000000 |                             0111
                iSTATE10 |                  000000100000000 |                             1000
                 iSTATE8 |                  000001000000000 |                             1001
                 iSTATE5 |                  000010000000000 |                             1010
                 iSTATE3 |                  000100000000000 |                             1011
                 iSTATE4 |                  001000000000000 |                             1100
                 iSTATE1 |                  010000000000000 |                             1101
                iSTATE12 |                  100000000000000 |                             1110
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'idelay_reset_cnt_reg' using encoding 'one-hot' in module 'tri_mode_ethernet_mac_0_support_resets'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  idle_s |                             0000 |                             0000
                queue1_s |                             0001 |                             0001
                queue2_s |                             0010 |                             0010
                queue3_s |                             0011 |                             0011
           start_data1_s |                             0100 |                             0100
         data_preload1_s |                             0101 |                             0101
                 frame_s |                             0110 |                             1000
             handshake_s |                             0111 |                             1001
                finish_s |                             1000 |                             1010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'sequential' in module 'tri_mode_ethernet_mac_0_tx_client_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  wait_s |                               01 |                               00
                  data_s |                               11 |                               01
                ovflow_s |                               00 |                               11
                   eof_s |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'sequential' in module 'tri_mode_ethernet_mac_0_tx_client_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  wait_s |                         00000001 |                              000
                queue1_s |                         00000010 |                              001
                queue2_s |                         00000100 |                              010
                queue3_s |                         00001000 |                              011
             queue_sof_s |                         00010000 |                              100
                  data_s |                         00100000 |                              110
                   eof_s |                         01000000 |                              111
                   sof_s |                         10000000 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rd_state_reg' using encoding 'one-hot' in module 'tri_mode_ethernet_mac_0_rx_client_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              001 |                              000
                  header |                              100 |                              001
                    size |                              011 |                              010
                set_data |                              010 |                              011
                overhead |                              000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_state_reg' using encoding 'sequential' in module 'tri_mode_ethernet_mac_0_axi_pat_gen'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               01 |                               00
                    info |                               11 |                               01
                    look |                               10 |                               10
                     pkt |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rx_state_reg' using encoding 'sequential' in module 'tri_mode_ethernet_mac_0_axi_pat_check'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE0 |                               10 |                               10
                 iSTATE1 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wr_state_reg' using encoding 'sequential' in module 'tri_mode_ethernet_mac_0_address_swap'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2034.027 ; gain = 590.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 4     
	   3 Input   12 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 5     
	   2 Input    3 Bit       Adders := 4     
	   3 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	               37 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               30 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               19 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 13    
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 17    
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 16    
	                1 Bit    Registers := 97    
+---RAMs : 
	              36K Bit	(4096 X 9 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   37 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 1     
	  22 Input   32 Bit        Muxes := 1     
	   2 Input   30 Bit        Muxes := 1     
	  22 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 6     
	  15 Input   15 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 13    
	   4 Input   12 Bit        Muxes := 1     
	  22 Input    8 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 10    
	   2 Input    6 Bit        Muxes := 1     
	  22 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 6     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 21    
	   3 Input    4 Bit        Muxes := 11    
	   9 Input    4 Bit        Muxes := 10    
	   2 Input    3 Bit        Muxes := 19    
	   3 Input    3 Bit        Muxes := 3     
	   8 Input    3 Bit        Muxes := 4     
	   6 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 39    
	   4 Input    2 Bit        Muxes := 14    
	  22 Input    2 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 5     
	   2 Input    1 Bit        Muxes := 110   
	   4 Input    1 Bit        Muxes := 4     
	  22 Input    1 Bit        Muxes := 12    
	  15 Input    1 Bit        Muxes := 1     
	   8 Input    1 Bit        Muxes := 1     
	   7 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 5     
	   5 Input    1 Bit        Muxes := 3     
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port enable_pat_gen in module tri_mode_ethernet_mac_0_basic_pat_gen is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_bresp[1] in module tri_mode_ethernet_mac_0_axi_lite_sm is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_bresp[0] in module tri_mode_ethernet_mac_0_axi_lite_sm is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rresp[1] in module tri_mode_ethernet_mac_0_axi_lite_sm is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rresp[0] in module tri_mode_ethernet_mac_0_axi_lite_sm is either unconnected or has no load
INFO: [Synth 8-3332] Sequential element (trimac_fifo_block/trimac_sup_block/tri_mode_ethernet_mac_support_resets_i/FSM_onehot_idelay_reset_cnt_reg[14]) is unused and will be removed from module tri_mode_ethernet_mac_0_example_design.
INFO: [Synth 8-3332] Sequential element (basic_pat_gen_inst/axi_pat_gen_inst/FSM_sequential_gen_state_reg[2]) is unused and will be removed from module tri_mode_ethernet_mac_0_example_design.
INFO: [Synth 8-3332] Sequential element (basic_pat_gen_inst/axi_pat_gen_inst/FSM_sequential_gen_state_reg[1]) is unused and will be removed from module tri_mode_ethernet_mac_0_example_design.
INFO: [Synth 8-3332] Sequential element (basic_pat_gen_inst/axi_pat_gen_inst/FSM_sequential_gen_state_reg[0]) is unused and will be removed from module tri_mode_ethernet_mac_0_example_design.
INFO: [Synth 8-3332] Sequential element (basic_pat_gen_inst/axi_pat_check_inst/FSM_sequential_rx_state_reg[1]) is unused and will be removed from module tri_mode_ethernet_mac_0_example_design.
INFO: [Synth 8-3332] Sequential element (basic_pat_gen_inst/axi_pat_check_inst/FSM_sequential_rx_state_reg[0]) is unused and will be removed from module tri_mode_ethernet_mac_0_example_design.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2034.027 ; gain = 590.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+---------------------------------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                            | RTL Object                                                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|tri_mode_ethernet_mac_0_example_design | trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg | 4 K x 9(NO_CHANGE)     | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|tri_mode_ethernet_mac_0_example_design | trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg | 4 K x 9(NO_CHANGE)     | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+---------------------------------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
-------NONE-------
Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2034.027 ; gain = 590.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2034.027 ; gain = 590.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+---------------------------------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                            | RTL Object                                                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|tri_mode_ethernet_mac_0_example_design | trimac_fifo_block/user_side_FIFO/tx_fifo_i/tx_ramgen_i/mem_reg | 4 K x 9(NO_CHANGE)     | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|tri_mode_ethernet_mac_0_example_design | trimac_fifo_block/user_side_FIFO/rx_fifo_i/rx_ramgen_i/mem_reg | 4 K x 9(NO_CHANGE)     | W |   | 4 K x 9(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
+---------------------------------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
-------NONE-------
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 2034.027 ; gain = 590.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2034.027 ; gain = 590.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2034.027 ; gain = 590.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2034.027 ; gain = 590.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2034.027 ; gain = 590.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2034.027 ; gain = 590.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2034.027 ; gain = 590.301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+---------------------------------------+----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name                            | RTL Name                                                       | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+---------------------------------------+----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|tri_mode_ethernet_mac_0_example_design | axi_lite_controller/count_shift_reg[20]                        | 21     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|tri_mode_ethernet_mac_0_example_design | trimac_fifo_block/user_side_FIFO/rx_fifo_i/wr_data_bram_reg[7] | 3      | 8     | NO           | NO                 | YES               | 8      | 0       | 
+---------------------------------------+----------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |tri_mode_ethernet_mac_0 |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |tri_mode_ethernet_mac_0_bbox |     1|
|2     |BUFGCE                       |     4|
|3     |CARRY4                       |    28|
|4     |IDELAYCTRL                   |     1|
|5     |LUT1                         |    39|
|6     |LUT2                         |   103|
|7     |LUT3                         |   113|
|8     |LUT4                         |    94|
|9     |LUT5                         |    84|
|10    |LUT6                         |   162|
|11    |MMCME2_ADV                   |     1|
|12    |RAM64X1D                     |    18|
|13    |RAMB36E1                     |     2|
|14    |SRL16E                       |     8|
|15    |SRLC32E                      |     1|
|16    |FDPE                         |    40|
|17    |FDRE                         |   818|
|18    |FDSE                         |    29|
|19    |IBUFDS                       |     1|
+------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 2034.027 ; gain = 590.301
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:36 . Memory (MB): peak = 2034.027 ; gain = 526.656
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2034.027 ; gain = 590.301
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2034.027 ; gain = 0.000
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'example_clocks/bufg_clkin1' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'example_clocks/clock_generator/clkout1_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'example_clocks/clock_generator/clkout2_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'example_clocks/clock_generator/clkout3_buf' of type 'BUFGCE' is 'ULTRASCALE'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist. 
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2034.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  BUFGCE => BUFGCTRL: 4 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 18 instances

Synth Design complete, checksum: 33abe6a6
INFO: [Common 17-83] Releasing license: Synthesis
204 Infos, 31 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 2034.027 ; gain = 991.602
INFO: [Common 17-1381] The checkpoint 'C:/Users/062062/Desktop/trimode_example/xc7z020clg400_example/tri_mode_ethernet_mac_0_ex/tri_mode_ethernet_mac_0_ex.runs/synth_1/tri_mode_ethernet_mac_0_example_design.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file tri_mode_ethernet_mac_0_example_design_utilization_synth.rpt -pb tri_mode_ethernet_mac_0_example_design_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar  9 12:58:16 2023...
