// Seed: 3061655887
module module_0 (
    input wire id_0,
    input supply1 id_1,
    input supply0 id_2,
    output supply1 id_3,
    output supply0 id_4
);
endmodule
module module_1 (
    inout uwire id_0,
    output wor id_1,
    output tri0 id_2,
    output supply0 id_3,
    input tri1 id_4,
    input supply1 id_5,
    input uwire id_6,
    input wor id_7,
    output logic id_8,
    output tri1 id_9
);
  wire id_11;
  ;
  pulldown (-1'b0, "", -1);
  wire id_12 = id_11;
  integer [1 : 1] id_13;
  always @(posedge id_6 == -1'd0) begin : LABEL_0
    id_8 <= id_6;
  end
  module_0 modCall_1 (
      id_0,
      id_5,
      id_6,
      id_3,
      id_2
  );
endmodule
