/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 304 240)
	(text "expansionIF" (rect 5 0 65 12)(font "Arial" ))
	(text "inst" (rect 8 136 25 148)(font "Arial" ))
	(port
		(pt 0 72)
		(input)
		(text "Enable" (rect 0 0 33 12)(font "Arial" ))
		(text "Enable" (rect 21 67 54 79)(font "Arial" ))
		(line (pt 0 72)(pt 16 72))
	)
	(port
		(pt 0 88)
		(input)
		(text "addressData" (rect 0 0 62 12)(font "Arial" ))
		(text "addressData" (rect 21 83 83 95)(font "Arial" ))
		(line (pt 0 88)(pt 16 88))
	)
	(port
		(pt 0 104)
		(input)
		(text "ReadWrite" (rect 0 0 51 12)(font "Arial" ))
		(text "ReadWrite" (rect 21 99 72 111)(font "Arial" ))
		(line (pt 0 104)(pt 16 104))
	)
	(port
		(pt 0 120)
		(input)
		(text "Clock" (rect 0 0 28 12)(font "Arial" ))
		(text "Clock" (rect 21 115 49 127)(font "Arial" ))
		(line (pt 0 120)(pt 16 120))
	)
	(port
		(pt 240 32)
		(input)
		(text "dataIn[7..0]" (rect 0 0 56 12)(font "Arial" ))
		(text "dataIn[7..0]" (rect 159 24 215 36)(font "Arial" ))
		(line (pt 224 32)(pt 240 32)(line_width 3))
	)
	(port
		(pt 240 48)
		(input)
		(text "AddressIn[15..0]" (rect 0 0 81 12)(font "Arial" ))
		(text "AddressIn[15..0]" (rect 134 40 215 52)(font "Arial" ))
		(line (pt 224 48)(pt 240 48)(line_width 3))
	)
	(port
		(pt 240 120)
		(input)
		(text "streamIn[7..0]" (rect 0 0 69 12)(font "Arial" ))
		(text "streamIn[7..0]" (rect 144 112 213 124)(font "Arial" ))
		(line (pt 224 120)(pt 240 120)(line_width 3))
	)
	(port
		(pt 0 32)
		(output)
		(text "dataOut[7..0]" (rect 0 0 64 12)(font "Arial" ))
		(text "dataOut[7..0]" (rect 24 24 88 36)(font "Arial" ))
		(line (pt 16 32)(pt 0 32)(line_width 3))
	)
	(port
		(pt 240 104)
		(output)
		(text "streamOut[7..0]" (rect 0 0 77 12)(font "Arial" ))
		(text "streamOut[7..0]" (rect 152 96 229 108)(font "Arial" ))
		(line (pt 240 104)(pt 224 104)(line_width 3))
	)
	(port
		(pt 240 88)
		(output)
		(text "AddressOut[15..0]" (rect 0 0 89 12)(font "Arial" ))
		(text "AddressOut[15..0]" (rect 144 80 233 92)(font "Arial" ))
		(line (pt 240 88)(pt 224 88)(line_width 3))
	)
	(port
		(pt 240 72)
		(output)
		(text "clkO" (rect 0 0 22 12)(font "Arial" ))
		(text "clkO" (rect 200 64 222 76)(font "Arial" ))
		(line (pt 240 72)(pt 224 72))
	)
	(drawing
		(rectangle (rect 16 16 224 136))
	)
)
