{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1632948007512 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1632948007512 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 29 22:40:07 2021 " "Processing started: Wed Sep 29 22:40:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1632948007512 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1632948007512 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Telemetre -c Telemetre " "Command: quartus_map --read_settings_files=on --write_settings_files=off Telemetre -c Telemetre" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1632948007512 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1632948007866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cptnbitsnat.v 1 1 " "Found 1 design units, including 1 entities, in source file cptnbitsnat.v" { { "Info" "ISGN_ENTITY_NAME" "1 CptNBitsNat " "Found entity 1: CptNBitsNat" {  } { { "CptNBitsNat.v" "" { Text "C:/Users/Maxence DRAUD/Documents/GitHub/Projet_HDL/Projet_HDL/Telemetre/CptNBitsNat.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632948007913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632948007913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "split8bitsby3.v 1 1 " "Found 1 design units, including 1 entities, in source file split8bitsby3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Split8BitsBy3 " "Found entity 1: Split8BitsBy3" {  } { { "Split8BitsBy3.v" "" { Text "C:/Users/Maxence DRAUD/Documents/GitHub/Projet_HDL/Projet_HDL/Telemetre/Split8BitsBy3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632948007916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632948007916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freqdividertl.v 1 1 " "Found 1 design units, including 1 entities, in source file freqdividertl.v" { { "Info" "ISGN_ENTITY_NAME" "1 FreqDividerTL " "Found entity 1: FreqDividerTL" {  } { { "FreqDividerTL.v" "" { Text "C:/Users/Maxence DRAUD/Documents/GitHub/Projet_HDL/Projet_HDL/Telemetre/FreqDividerTL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632948007918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632948007918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoire.v 1 1 " "Found 1 design units, including 1 entities, in source file memoire.v" { { "Info" "ISGN_ENTITY_NAME" "1 Memoire " "Found entity 1: Memoire" {  } { { "Memoire.v" "" { Text "C:/Users/Maxence DRAUD/Documents/GitHub/Projet_HDL/Projet_HDL/Telemetre/Memoire.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632948007920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632948007920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparateurtl.v 1 1 " "Found 1 design units, including 1 entities, in source file comparateurtl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ComparateurTL " "Found entity 1: ComparateurTL" {  } { { "ComparateurTL.v" "" { Text "C:/Users/Maxence DRAUD/Documents/GitHub/Projet_HDL/Projet_HDL/Telemetre/ComparateurTL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632948007923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632948007923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alerteproxitl.v 1 1 " "Found 1 design units, including 1 entities, in source file alerteproxitl.v" { { "Info" "ISGN_ENTITY_NAME" "1 AlerteProxiTL " "Found entity 1: AlerteProxiTL" {  } { { "AlerteProxiTL.v" "" { Text "C:/Users/Maxence DRAUD/Documents/GitHub/Projet_HDL/Projet_HDL/Telemetre/AlerteProxiTL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632948007925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632948007925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aff7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file aff7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 Aff7Seg " "Found entity 1: Aff7Seg" {  } { { "Aff7Seg.v" "" { Text "C:/Users/Maxence DRAUD/Documents/GitHub/Projet_HDL/Projet_HDL/Telemetre/Aff7Seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632948007928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632948007928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "telemetre.v 1 1 " "Found 1 design units, including 1 entities, in source file telemetre.v" { { "Info" "ISGN_ENTITY_NAME" "1 Telemetre " "Found entity 1: Telemetre" {  } { { "Telemetre.v" "" { Text "C:/Users/Maxence DRAUD/Documents/GitHub/Projet_HDL/Projet_HDL/Telemetre/Telemetre.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632948007930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632948007930 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Telemetre " "Elaborating entity \"Telemetre\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1632948007996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FreqDividerTL FreqDividerTL:Diviseur " "Elaborating entity \"FreqDividerTL\" for hierarchy \"FreqDividerTL:Diviseur\"" {  } { { "Telemetre.v" "Diviseur" { Text "C:/Users/Maxence DRAUD/Documents/GitHub/Projet_HDL/Projet_HDL/Telemetre/Telemetre.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632948008008 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 FreqDividerTL.v(23) " "Verilog HDL assignment warning at FreqDividerTL.v(23): truncated value with size 32 to match size of target (13)" {  } { { "FreqDividerTL.v" "" { Text "C:/Users/Maxence DRAUD/Documents/GitHub/Projet_HDL/Projet_HDL/Telemetre/FreqDividerTL.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632948008009 "|Telemetre|FreqDividerTL:Diviseur"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FreqDividerTL.v(32) " "Verilog HDL assignment warning at FreqDividerTL.v(32): truncated value with size 32 to match size of target (1)" {  } { { "FreqDividerTL.v" "" { Text "C:/Users/Maxence DRAUD/Documents/GitHub/Projet_HDL/Projet_HDL/Telemetre/FreqDividerTL.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632948008009 "|Telemetre|FreqDividerTL:Diviseur"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 FreqDividerTL.v(36) " "Verilog HDL assignment warning at FreqDividerTL.v(36): truncated value with size 32 to match size of target (1)" {  } { { "FreqDividerTL.v" "" { Text "C:/Users/Maxence DRAUD/Documents/GitHub/Projet_HDL/Projet_HDL/Telemetre/FreqDividerTL.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632948008009 "|Telemetre|FreqDividerTL:Diviseur"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CptNBitsNat CptNBitsNat:CntDist " "Elaborating entity \"CptNBitsNat\" for hierarchy \"CptNBitsNat:CntDist\"" {  } { { "Telemetre.v" "CntDist" { Text "C:/Users/Maxence DRAUD/Documents/GitHub/Projet_HDL/Projet_HDL/Telemetre/Telemetre.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632948008011 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CptNBitsNat.v(31) " "Verilog HDL assignment warning at CptNBitsNat.v(31): truncated value with size 32 to match size of target (8)" {  } { { "CptNBitsNat.v" "" { Text "C:/Users/Maxence DRAUD/Documents/GitHub/Projet_HDL/Projet_HDL/Telemetre/CptNBitsNat.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632948008011 "|Telemetre|CptNBitsNat:CntDist"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 CptNBitsNat.v(37) " "Verilog HDL assignment warning at CptNBitsNat.v(37): truncated value with size 32 to match size of target (8)" {  } { { "CptNBitsNat.v" "" { Text "C:/Users/Maxence DRAUD/Documents/GitHub/Projet_HDL/Projet_HDL/Telemetre/CptNBitsNat.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632948008011 "|Telemetre|CptNBitsNat:CntDist"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Memoire Memoire:Mem " "Elaborating entity \"Memoire\" for hierarchy \"Memoire:Mem\"" {  } { { "Telemetre.v" "Mem" { Text "C:/Users/Maxence DRAUD/Documents/GitHub/Projet_HDL/Projet_HDL/Telemetre/Telemetre.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632948008013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ComparateurTL ComparateurTL:CompDist " "Elaborating entity \"ComparateurTL\" for hierarchy \"ComparateurTL:CompDist\"" {  } { { "Telemetre.v" "CompDist" { Text "C:/Users/Maxence DRAUD/Documents/GitHub/Projet_HDL/Projet_HDL/Telemetre/Telemetre.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632948008015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Split8BitsBy3 Split8BitsBy3:Spliter " "Elaborating entity \"Split8BitsBy3\" for hierarchy \"Split8BitsBy3:Spliter\"" {  } { { "Telemetre.v" "Spliter" { Text "C:/Users/Maxence DRAUD/Documents/GitHub/Projet_HDL/Projet_HDL/Telemetre/Telemetre.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632948008017 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Split8BitsBy3.v(10) " "Verilog HDL assignment warning at Split8BitsBy3.v(10): truncated value with size 32 to match size of target (4)" {  } { { "Split8BitsBy3.v" "" { Text "C:/Users/Maxence DRAUD/Documents/GitHub/Projet_HDL/Projet_HDL/Telemetre/Split8BitsBy3.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632948008017 "|Telemetre|Split8BitsBy3:Spliter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Split8BitsBy3.v(11) " "Verilog HDL assignment warning at Split8BitsBy3.v(11): truncated value with size 32 to match size of target (4)" {  } { { "Split8BitsBy3.v" "" { Text "C:/Users/Maxence DRAUD/Documents/GitHub/Projet_HDL/Projet_HDL/Telemetre/Split8BitsBy3.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632948008017 "|Telemetre|Split8BitsBy3:Spliter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Split8BitsBy3.v(12) " "Verilog HDL assignment warning at Split8BitsBy3.v(12): truncated value with size 32 to match size of target (4)" {  } { { "Split8BitsBy3.v" "" { Text "C:/Users/Maxence DRAUD/Documents/GitHub/Projet_HDL/Projet_HDL/Telemetre/Split8BitsBy3.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1632948008018 "|Telemetre|Split8BitsBy3:Spliter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Aff7Seg Aff7Seg:Aff1 " "Elaborating entity \"Aff7Seg\" for hierarchy \"Aff7Seg:Aff1\"" {  } { { "Telemetre.v" "Aff1" { Text "C:/Users/Maxence DRAUD/Documents/GitHub/Projet_HDL/Projet_HDL/Telemetre/Telemetre.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632948008039 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Split8BitsBy3:Spliter\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Split8BitsBy3:Spliter\|Div1\"" {  } { { "Split8BitsBy3.v" "Div1" { Text "C:/Users/Maxence DRAUD/Documents/GitHub/Projet_HDL/Projet_HDL/Telemetre/Split8BitsBy3.v" 11 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1632948008409 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Split8BitsBy3:Spliter\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Split8BitsBy3:Spliter\|Div0\"" {  } { { "Split8BitsBy3.v" "Div0" { Text "C:/Users/Maxence DRAUD/Documents/GitHub/Projet_HDL/Projet_HDL/Telemetre/Split8BitsBy3.v" 10 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1632948008409 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Split8BitsBy3:Spliter\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Split8BitsBy3:Spliter\|Mult0\"" {  } { { "Split8BitsBy3.v" "Mult0" { Text "C:/Users/Maxence DRAUD/Documents/GitHub/Projet_HDL/Projet_HDL/Telemetre/Split8BitsBy3.v" 12 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1632948008409 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1632948008409 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Split8BitsBy3:Spliter\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Split8BitsBy3:Spliter\|lpm_divide:Div1\"" {  } { { "Split8BitsBy3.v" "" { Text "C:/Users/Maxence DRAUD/Documents/GitHub/Projet_HDL/Projet_HDL/Telemetre/Split8BitsBy3.v" 11 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1632948008629 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Split8BitsBy3:Spliter\|lpm_divide:Div1 " "Instantiated megafunction \"Split8BitsBy3:Spliter\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632948008630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632948008630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632948008630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632948008630 ""}  } { { "Split8BitsBy3.v" "" { Text "C:/Users/Maxence DRAUD/Documents/GitHub/Projet_HDL/Projet_HDL/Telemetre/Split8BitsBy3.v" 11 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1632948008630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "C:/Users/Maxence DRAUD/Documents/GitHub/Projet_HDL/Projet_HDL/Telemetre/db/lpm_divide_0jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632948008684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632948008684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/Maxence DRAUD/Documents/GitHub/Projet_HDL/Projet_HDL/Telemetre/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632948008708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632948008708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "C:/Users/Maxence DRAUD/Documents/GitHub/Projet_HDL/Projet_HDL/Telemetre/db/alt_u_div_47f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632948008756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632948008756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/Maxence DRAUD/Documents/GitHub/Projet_HDL/Projet_HDL/Telemetre/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632948008854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632948008854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/Maxence DRAUD/Documents/GitHub/Projet_HDL/Projet_HDL/Telemetre/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632948008920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632948008920 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Split8BitsBy3:Spliter\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Split8BitsBy3:Spliter\|lpm_divide:Div0\"" {  } { { "Split8BitsBy3.v" "" { Text "C:/Users/Maxence DRAUD/Documents/GitHub/Projet_HDL/Projet_HDL/Telemetre/Split8BitsBy3.v" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1632948009055 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Split8BitsBy3:Spliter\|lpm_divide:Div0 " "Instantiated megafunction \"Split8BitsBy3:Spliter\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632948009055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632948009055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632948009055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632948009055 ""}  } { { "Split8BitsBy3.v" "" { Text "C:/Users/Maxence DRAUD/Documents/GitHub/Projet_HDL/Projet_HDL/Telemetre/Split8BitsBy3.v" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1632948009055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "C:/Users/Maxence DRAUD/Documents/GitHub/Projet_HDL/Projet_HDL/Telemetre/db/lpm_divide_mhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632948009112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632948009112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/Maxence DRAUD/Documents/GitHub/Projet_HDL/Projet_HDL/Telemetre/db/sign_div_unsign_ekh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632948009133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632948009133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g4f " "Found entity 1: alt_u_div_g4f" {  } { { "db/alt_u_div_g4f.tdf" "" { Text "C:/Users/Maxence DRAUD/Documents/GitHub/Projet_HDL/Projet_HDL/Telemetre/db/alt_u_div_g4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1632948009233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1632948009233 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Split8BitsBy3:Spliter\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Split8BitsBy3:Spliter\|lpm_mult:Mult0\"" {  } { { "Split8BitsBy3.v" "" { Text "C:/Users/Maxence DRAUD/Documents/GitHub/Projet_HDL/Projet_HDL/Telemetre/Split8BitsBy3.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1632948009285 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Split8BitsBy3:Spliter\|lpm_mult:Mult0 " "Instantiated megafunction \"Split8BitsBy3:Spliter\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632948009285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632948009285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632948009285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632948009285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632948009285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632948009285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632948009285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632948009285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632948009285 ""}  } { { "Split8BitsBy3.v" "" { Text "C:/Users/Maxence DRAUD/Documents/GitHub/Projet_HDL/Projet_HDL/Telemetre/Split8BitsBy3.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1632948009285 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Split8BitsBy3:Spliter\|lpm_mult:Mult0\|multcore:mult_core Split8BitsBy3:Spliter\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Split8BitsBy3:Spliter\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Split8BitsBy3:Spliter\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "Split8BitsBy3.v" "" { Text "C:/Users/Maxence DRAUD/Documents/GitHub/Projet_HDL/Projet_HDL/Telemetre/Split8BitsBy3.v" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632948009330 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Split8BitsBy3:Spliter\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder Split8BitsBy3:Spliter\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Split8BitsBy3:Spliter\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Split8BitsBy3:Spliter\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Split8BitsBy3.v" "" { Text "C:/Users/Maxence DRAUD/Documents/GitHub/Projet_HDL/Projet_HDL/Telemetre/Split8BitsBy3.v" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632948009359 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Split8BitsBy3:Spliter\|lpm_mult:Mult0\|altshift:external_latency_ffs Split8BitsBy3:Spliter\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Split8BitsBy3:Spliter\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Split8BitsBy3:Spliter\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "Split8BitsBy3.v" "" { Text "C:/Users/Maxence DRAUD/Documents/GitHub/Projet_HDL/Projet_HDL/Telemetre/Split8BitsBy3.v" 12 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1632948009383 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1632948009661 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1632948009825 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1632948010186 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1632948010186 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "239 " "Implemented 239 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1632948010310 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1632948010310 ""} { "Info" "ICUT_CUT_TM_LCELLS" "215 " "Implemented 215 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1632948010310 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1632948010310 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1632948010362 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 29 22:40:10 2021 " "Processing ended: Wed Sep 29 22:40:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1632948010362 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1632948010362 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1632948010362 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1632948010362 ""}
