ARM GAS  /tmp/ccG2Pn7c.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 2
  13              		.file	"pwm_curr_fdbk.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.PWMC_Clear,"ax",%progbits
  18              		.align	1
  19              		.global	PWMC_Clear
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	PWMC_Clear:
  27              	.LVL0:
  28              	.LFB1440:
  29              		.file 1 "Src/pwm_curr_fdbk.c"
   1:Src/pwm_curr_fdbk.c **** /**
   2:Src/pwm_curr_fdbk.c ****   ******************************************************************************
   3:Src/pwm_curr_fdbk.c ****   * @file    pwm_curr_fdbk.c
   4:Src/pwm_curr_fdbk.c ****   * @author  Motor Control SDK Team, ST Microelectronics
   5:Src/pwm_curr_fdbk.c ****   * @brief   This file provides firmware functions that implement the following features
   6:Src/pwm_curr_fdbk.c ****   *          of the PWM & Current Feedback component of the Motor Control SDK:
   7:Src/pwm_curr_fdbk.c ****   *
   8:Src/pwm_curr_fdbk.c ****   *           * current sensing
   9:Src/pwm_curr_fdbk.c ****   *           * regular ADC conversion execution
  10:Src/pwm_curr_fdbk.c ****   *           * space vector modulation
  11:Src/pwm_curr_fdbk.c ****   *
  12:Src/pwm_curr_fdbk.c ****   ******************************************************************************
  13:Src/pwm_curr_fdbk.c ****   * @attention
  14:Src/pwm_curr_fdbk.c ****   *
  15:Src/pwm_curr_fdbk.c ****   * <h2><center>&copy; Copyright (c) 2024 STMicroelectronics.
  16:Src/pwm_curr_fdbk.c ****   * All rights reserved.</center></h2>
  17:Src/pwm_curr_fdbk.c ****   *
  18:Src/pwm_curr_fdbk.c ****   * This software component is licensed by ST under Ultimate Liberty license
  19:Src/pwm_curr_fdbk.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  20:Src/pwm_curr_fdbk.c ****   * the License. You may obtain a copy of the License at:
  21:Src/pwm_curr_fdbk.c ****   *                             www.st.com/SLA0044
  22:Src/pwm_curr_fdbk.c ****   *
  23:Src/pwm_curr_fdbk.c ****   ******************************************************************************
  24:Src/pwm_curr_fdbk.c ****   * @ingroup pwm_curr_fdbk
  25:Src/pwm_curr_fdbk.c ****   */
  26:Src/pwm_curr_fdbk.c **** 
  27:Src/pwm_curr_fdbk.c **** /* Includes ------------------------------------------------------------------*/
  28:Src/pwm_curr_fdbk.c **** #include "pwm_curr_fdbk.h"
  29:Src/pwm_curr_fdbk.c **** #include "mc_math.h"
ARM GAS  /tmp/ccG2Pn7c.s 			page 2


  30:Src/pwm_curr_fdbk.c **** #include "mc_type.h"
  31:Src/pwm_curr_fdbk.c **** 
  32:Src/pwm_curr_fdbk.c **** /** @addtogroup MCSDK
  33:Src/pwm_curr_fdbk.c ****   * @{
  34:Src/pwm_curr_fdbk.c ****   */
  35:Src/pwm_curr_fdbk.c **** 
  36:Src/pwm_curr_fdbk.c **** /** @defgroup pwm_curr_fdbk PWM & Current Feedback
  37:Src/pwm_curr_fdbk.c ****   *
  38:Src/pwm_curr_fdbk.c ****   * @brief PWM & Current Feedback components of the Motor Control SDK.
  39:Src/pwm_curr_fdbk.c ****   *
  40:Src/pwm_curr_fdbk.c ****   * These components fulfill two functions in a Motor Control subsystem:
  41:Src/pwm_curr_fdbk.c ****   *
  42:Src/pwm_curr_fdbk.c ****   * - The generation of the Space Vector Pulse Width Modulation on the motor's phases
  43:Src/pwm_curr_fdbk.c ****   * - The sampling of the actual motor's phases current
  44:Src/pwm_curr_fdbk.c ****   *
  45:Src/pwm_curr_fdbk.c ****   * Both these features are closely related as the instants when the values of the phase currents
  46:Src/pwm_curr_fdbk.c ****   * should be sampled by the ADC channels are basically triggered by the timers used to generate
  47:Src/pwm_curr_fdbk.c ****   * the duty cycles for the PWM.
  48:Src/pwm_curr_fdbk.c ****   *
  49:Src/pwm_curr_fdbk.c ****   * Several implementation of PWM and Current Feedback components are provided by the Motor Control
  50:Src/pwm_curr_fdbk.c ****   * SDK to account for the specificities of the application:
  51:Src/pwm_curr_fdbk.c ****   *
  52:Src/pwm_curr_fdbk.c ****   * - The selected MCU: the number of ADCs available on a given MCU, the presence of internal
  53:Src/pwm_curr_fdbk.c ****   * comparators or OpAmps, for instance, lead to different implementation of this feature
  54:Src/pwm_curr_fdbk.c ****   * - The Current sensing topology also has an impact on the firmware: implementations are provided
  55:Src/pwm_curr_fdbk.c ****   * for Insulated Current Sensors, Single Shunt and Three Shunt resistors current sensing topologie
  56:Src/pwm_curr_fdbk.c ****   *
  57:Src/pwm_curr_fdbk.c ****   * The choice of the implementation mostly depend on these two factors and is performed by the
  58:Src/pwm_curr_fdbk.c ****   * Motor Control Workbench tool.
  59:Src/pwm_curr_fdbk.c ****   *
  60:Src/pwm_curr_fdbk.c ****   * All these implementations are built on a base PWM & Current Feedback component that they extend
  61:Src/pwm_curr_fdbk.c ****   * and that provides the functions and data that are common to all of them. This base component is
  62:Src/pwm_curr_fdbk.c ****   * never used directly as it does not provide a complete implementation of the features. Rather,
  63:Src/pwm_curr_fdbk.c ****   * its handle structure (PWMC_Handle) is reused by all the PWM & Current Feedback specific
  64:Src/pwm_curr_fdbk.c ****   * implementations and the functions it provides form the API of the PWM and Current feedback feat
  65:Src/pwm_curr_fdbk.c ****   * Calling them results in calling functions of the component that actually implement the feature.
  66:Src/pwm_curr_fdbk.c ****   * See PWMC_Handle for more details on this mechanism.
  67:Src/pwm_curr_fdbk.c ****   * @{
  68:Src/pwm_curr_fdbk.c ****   */
  69:Src/pwm_curr_fdbk.c **** 
  70:Src/pwm_curr_fdbk.c **** /**
  71:Src/pwm_curr_fdbk.c ****   * @brief  Used to clear variables in CPWMC.
  72:Src/pwm_curr_fdbk.c ****   *
  73:Src/pwm_curr_fdbk.c ****   * @param pHandle: Handler of the current instance of the PWM component.
  74:Src/pwm_curr_fdbk.c ****   */
  75:Src/pwm_curr_fdbk.c **** void PWMC_Clear(PWMC_Handle_t *pHandle)
  76:Src/pwm_curr_fdbk.c **** {
  30              		.loc 1 76 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  77:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  78:Src/pwm_curr_fdbk.c ****   if (MC_NULL == pHandle)
  79:Src/pwm_curr_fdbk.c ****   {
  80:Src/pwm_curr_fdbk.c ****     /* Nothing to do */
  81:Src/pwm_curr_fdbk.c ****   }
ARM GAS  /tmp/ccG2Pn7c.s 			page 3


  82:Src/pwm_curr_fdbk.c ****   else
  83:Src/pwm_curr_fdbk.c ****   {
  84:Src/pwm_curr_fdbk.c **** #endif
  85:Src/pwm_curr_fdbk.c ****     pHandle->IaEst = 0;
  35              		.loc 1 85 5 view .LVU1
  36              		.loc 1 85 20 is_stmt 0 view .LVU2
  37 0000 0023     		movs	r3, #0
  38 0002 A0F86830 		strh	r3, [r0, #104]	@ movhi
  86:Src/pwm_curr_fdbk.c ****     pHandle->IbEst = 0;
  39              		.loc 1 86 5 is_stmt 1 view .LVU3
  40              		.loc 1 86 20 is_stmt 0 view .LVU4
  41 0006 A0F86A30 		strh	r3, [r0, #106]	@ movhi
  87:Src/pwm_curr_fdbk.c ****     pHandle->IcEst = 0;
  42              		.loc 1 87 5 is_stmt 1 view .LVU5
  43              		.loc 1 87 20 is_stmt 0 view .LVU6
  44 000a A0F86C30 		strh	r3, [r0, #108]	@ movhi
  88:Src/pwm_curr_fdbk.c ****     pHandle->LPFIdBuf = 0;
  45              		.loc 1 88 5 is_stmt 1 view .LVU7
  46              		.loc 1 88 23 is_stmt 0 view .LVU8
  47 000e 8363     		str	r3, [r0, #56]
  89:Src/pwm_curr_fdbk.c ****     pHandle->LPFIqBuf = 0;
  48              		.loc 1 89 5 is_stmt 1 view .LVU9
  49              		.loc 1 89 23 is_stmt 0 view .LVU10
  50 0010 4363     		str	r3, [r0, #52]
  90:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
  91:Src/pwm_curr_fdbk.c ****   }
  92:Src/pwm_curr_fdbk.c **** #endif
  93:Src/pwm_curr_fdbk.c **** }
  51              		.loc 1 93 1 view .LVU11
  52 0012 7047     		bx	lr
  53              		.cfi_endproc
  54              	.LFE1440:
  56              		.section	.text.PWMC_SetOffsetCalib,"ax",%progbits
  57              		.align	1
  58              		.weak	PWMC_SetOffsetCalib
  59              		.syntax unified
  60              		.thumb
  61              		.thumb_func
  62              		.fpu fpv4-sp-d16
  64              	PWMC_SetOffsetCalib:
  65              	.LVL1:
  66              	.LFB1441:
  94:Src/pwm_curr_fdbk.c **** 
  95:Src/pwm_curr_fdbk.c **** /**
  96:Src/pwm_curr_fdbk.c ****   * @brief  Sets the calibrated @p offsets for each of the phases in the @p pHandle handler. In cas
  97:Src/pwm_curr_fdbk.c ****   *
  98:Src/pwm_curr_fdbk.c ****   */
  99:Src/pwm_curr_fdbk.c **** //cstat !MISRAC2012-Rule-8.13 !RED-func-no-effect
 100:Src/pwm_curr_fdbk.c **** __weak void PWMC_SetOffsetCalib(PWMC_Handle_t *pHandle, PolarizationOffsets_t *offsets)
 101:Src/pwm_curr_fdbk.c **** {
  67              		.loc 1 101 1 is_stmt 1 view -0
  68              		.cfi_startproc
  69              		@ args = 0, pretend = 0, frame = 0
  70              		@ frame_needed = 0, uses_anonymous_args = 0
 102:Src/pwm_curr_fdbk.c ****   if (MC_NULL == pHandle)
  71              		.loc 1 102 3 view .LVU13
  72              		.loc 1 102 6 is_stmt 0 view .LVU14
ARM GAS  /tmp/ccG2Pn7c.s 			page 4


  73 0000 18B1     		cbz	r0, .L5
 101:Src/pwm_curr_fdbk.c ****   if (MC_NULL == pHandle)
  74              		.loc 1 101 1 view .LVU15
  75 0002 08B5     		push	{r3, lr}
  76              	.LCFI0:
  77              		.cfi_def_cfa_offset 8
  78              		.cfi_offset 3, -8
  79              		.cfi_offset 14, -4
 103:Src/pwm_curr_fdbk.c ****   {
 104:Src/pwm_curr_fdbk.c ****     /* Nothing to do */
 105:Src/pwm_curr_fdbk.c ****   }
 106:Src/pwm_curr_fdbk.c ****   else
 107:Src/pwm_curr_fdbk.c ****   {
 108:Src/pwm_curr_fdbk.c ****     pHandle->pFctSetOffsetCalib(pHandle, offsets);
  80              		.loc 1 108 5 is_stmt 1 view .LVU16
  81 0004 C26A     		ldr	r2, [r0, #44]
  82 0006 9047     		blx	r2
  83              	.LVL2:
 109:Src/pwm_curr_fdbk.c ****   }
 110:Src/pwm_curr_fdbk.c **** }
  84              		.loc 1 110 1 is_stmt 0 view .LVU17
  85 0008 08BD     		pop	{r3, pc}
  86              	.LVL3:
  87              	.L5:
  88              	.LCFI1:
  89              		.cfi_def_cfa_offset 0
  90              		.cfi_restore 3
  91              		.cfi_restore 14
  92              		.loc 1 110 1 view .LVU18
  93 000a 7047     		bx	lr
  94              		.cfi_endproc
  95              	.LFE1441:
  97              		.section	.text.PWMC_GetOffsetCalib,"ax",%progbits
  98              		.align	1
  99              		.weak	PWMC_GetOffsetCalib
 100              		.syntax unified
 101              		.thumb
 102              		.thumb_func
 103              		.fpu fpv4-sp-d16
 105              	PWMC_GetOffsetCalib:
 106              	.LVL4:
 107              	.LFB1442:
 111:Src/pwm_curr_fdbk.c **** 
 112:Src/pwm_curr_fdbk.c **** /**
 113:Src/pwm_curr_fdbk.c ****   * @brief  Gets the calibrated @p offsets for each of the phases in the @p pHandle handler. In cas
 114:Src/pwm_curr_fdbk.c ****   *
 115:Src/pwm_curr_fdbk.c ****   */
 116:Src/pwm_curr_fdbk.c **** //cstat !MISRAC2012-Rule-8.13 !RED-func-no-effect
 117:Src/pwm_curr_fdbk.c **** __weak void PWMC_GetOffsetCalib(PWMC_Handle_t *pHandle, PolarizationOffsets_t *offsets)
 118:Src/pwm_curr_fdbk.c **** {
 108              		.loc 1 118 1 is_stmt 1 view -0
 109              		.cfi_startproc
 110              		@ args = 0, pretend = 0, frame = 0
 111              		@ frame_needed = 0, uses_anonymous_args = 0
 119:Src/pwm_curr_fdbk.c ****   if (MC_NULL == pHandle)
 112              		.loc 1 119 3 view .LVU20
 113              		.loc 1 119 6 is_stmt 0 view .LVU21
ARM GAS  /tmp/ccG2Pn7c.s 			page 5


 114 0000 18B1     		cbz	r0, .L11
 118:Src/pwm_curr_fdbk.c ****   if (MC_NULL == pHandle)
 115              		.loc 1 118 1 view .LVU22
 116 0002 08B5     		push	{r3, lr}
 117              	.LCFI2:
 118              		.cfi_def_cfa_offset 8
 119              		.cfi_offset 3, -8
 120              		.cfi_offset 14, -4
 120:Src/pwm_curr_fdbk.c ****   {
 121:Src/pwm_curr_fdbk.c ****     /* Nothing to do */
 122:Src/pwm_curr_fdbk.c ****   }
 123:Src/pwm_curr_fdbk.c ****   else
 124:Src/pwm_curr_fdbk.c ****   {
 125:Src/pwm_curr_fdbk.c ****     pHandle->pFctGetOffsetCalib(pHandle, offsets);
 121              		.loc 1 125 5 is_stmt 1 view .LVU23
 122 0004 026B     		ldr	r2, [r0, #48]
 123 0006 9047     		blx	r2
 124              	.LVL5:
 126:Src/pwm_curr_fdbk.c ****   }
 127:Src/pwm_curr_fdbk.c **** }
 125              		.loc 1 127 1 is_stmt 0 view .LVU24
 126 0008 08BD     		pop	{r3, pc}
 127              	.LVL6:
 128              	.L11:
 129              	.LCFI3:
 130              		.cfi_def_cfa_offset 0
 131              		.cfi_restore 3
 132              		.cfi_restore 14
 133              		.loc 1 127 1 view .LVU25
 134 000a 7047     		bx	lr
 135              		.cfi_endproc
 136              	.LFE1442:
 138              		.section	.text.PWMC_SetPhaseVoltage,"ax",%progbits
 139              		.align	1
 140              		.weak	PWMC_SetPhaseVoltage
 141              		.syntax unified
 142              		.thumb
 143              		.thumb_func
 144              		.fpu fpv4-sp-d16
 146              	PWMC_SetPhaseVoltage:
 147              	.LVL7:
 148              	.LFB1443:
 128:Src/pwm_curr_fdbk.c **** 
 129:Src/pwm_curr_fdbk.c **** #if defined (CCMRAM)
 130:Src/pwm_curr_fdbk.c **** #if defined (__ICCARM__)
 131:Src/pwm_curr_fdbk.c **** #pragma location = ".ccmram"
 132:Src/pwm_curr_fdbk.c **** #elif defined (__CC_ARM) || defined(__GNUC__)
 133:Src/pwm_curr_fdbk.c **** __attribute__( ( section ( ".ccmram" ) ) )
 134:Src/pwm_curr_fdbk.c **** #endif
 135:Src/pwm_curr_fdbk.c **** #endif
 136:Src/pwm_curr_fdbk.c **** 
 137:Src/pwm_curr_fdbk.c **** /**
 138:Src/pwm_curr_fdbk.c ****   * @brief  Converts input voltages @f$ V_{\alpha} @f$ and @f$ V_{\beta} @f$ into PWM duty cycles
 139:Src/pwm_curr_fdbk.c ****   *         and feed them to the inverter.
 140:Src/pwm_curr_fdbk.c ****   *
 141:Src/pwm_curr_fdbk.c ****   * This function computes the time during which the transistors of each phase are to be switched o
 142:Src/pwm_curr_fdbk.c ****   * a PWM cycle in order to achieve the reference phase voltage set by @p Valfa_beta. The function 
ARM GAS  /tmp/ccG2Pn7c.s 			page 6


 143:Src/pwm_curr_fdbk.c ****   * programs the resulting duty cycles in the related timer channels. It also sets the phase curren
 144:Src/pwm_curr_fdbk.c ****   * sampling point for the next PWM cycle accordingly.
 145:Src/pwm_curr_fdbk.c ****   *
 146:Src/pwm_curr_fdbk.c ****   * This function is used in the FOC frequency loop and needs to complete itself before the next PW
 147:Src/pwm_curr_fdbk.c ****   * in order for the duty cycles it computes to be taken into account. Failing to do so (for instan
 148:Src/pwm_curr_fdbk.c ****   * the PWM Frequency is too high) results in the function returning #MC_DURATION which entails a
 149:Src/pwm_curr_fdbk.c ****   * Motor Control Fault that stops the motor.
 150:Src/pwm_curr_fdbk.c ****   *
 151:Src/pwm_curr_fdbk.c ****   * @param  pHandle: Handler of the current instance of the PWM component.
 152:Src/pwm_curr_fdbk.c ****   * @param  Valfa_beta: Voltage Components expressed in the @f$(\alpha, \beta)@f$ reference frame.
 153:Src/pwm_curr_fdbk.c ****   * @retval #MC_NO_ERROR if no error occurred or #MC_DURATION if the duty cycles were
 154:Src/pwm_curr_fdbk.c ****   *         set too late for being taken into account in the next PWM cycle.
 155:Src/pwm_curr_fdbk.c ****   */
 156:Src/pwm_curr_fdbk.c **** __weak uint16_t PWMC_SetPhaseVoltage(PWMC_Handle_t *pHandle, alphabeta_t Valfa_beta)
 157:Src/pwm_curr_fdbk.c **** {
 149              		.loc 1 157 1 is_stmt 1 view -0
 150              		.cfi_startproc
 151              		@ args = 0, pretend = 0, frame = 8
 152              		@ frame_needed = 0, uses_anonymous_args = 0
 153              		.loc 1 157 1 is_stmt 0 view .LVU27
 154 0000 30B5     		push	{r4, r5, lr}
 155              	.LCFI4:
 156              		.cfi_def_cfa_offset 12
 157              		.cfi_offset 4, -12
 158              		.cfi_offset 5, -8
 159              		.cfi_offset 14, -4
 160 0002 83B0     		sub	sp, sp, #12
 161              	.LCFI5:
 162              		.cfi_def_cfa_offset 24
 163 0004 0B46     		mov	r3, r1
 164 0006 0191     		str	r1, [sp, #4]
 158:Src/pwm_curr_fdbk.c ****   uint16_t returnValue;
 165              		.loc 1 158 3 is_stmt 1 view .LVU28
 159:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
 160:Src/pwm_curr_fdbk.c ****   if (MC_NULL == pHandle)
 161:Src/pwm_curr_fdbk.c ****   {
 162:Src/pwm_curr_fdbk.c ****     returnValue = 0U;
 163:Src/pwm_curr_fdbk.c ****   }
 164:Src/pwm_curr_fdbk.c ****   else
 165:Src/pwm_curr_fdbk.c ****   {
 166:Src/pwm_curr_fdbk.c **** #endif
 167:Src/pwm_curr_fdbk.c ****     int32_t wX;
 166              		.loc 1 167 5 view .LVU29
 168:Src/pwm_curr_fdbk.c ****     int32_t wY;
 167              		.loc 1 168 5 view .LVU30
 169:Src/pwm_curr_fdbk.c ****     int32_t wZ;
 168              		.loc 1 169 5 view .LVU31
 170:Src/pwm_curr_fdbk.c ****     int32_t wUAlpha;
 169              		.loc 1 170 5 view .LVU32
 171:Src/pwm_curr_fdbk.c ****     int32_t wUBeta;
 170              		.loc 1 171 5 view .LVU33
 172:Src/pwm_curr_fdbk.c ****     int32_t wTimePhA;
 171              		.loc 1 172 5 view .LVU34
 173:Src/pwm_curr_fdbk.c ****     int32_t wTimePhB;
 172              		.loc 1 173 5 view .LVU35
 174:Src/pwm_curr_fdbk.c ****     int32_t wTimePhC;
 173              		.loc 1 174 5 view .LVU36
ARM GAS  /tmp/ccG2Pn7c.s 			page 7


 175:Src/pwm_curr_fdbk.c **** 
 176:Src/pwm_curr_fdbk.c ****     wUAlpha = Valfa_beta.alpha * (int32_t)pHandle->hT_Sqrt3;
 174              		.loc 1 176 5 view .LVU37
 175              		.loc 1 176 25 is_stmt 0 view .LVU38
 176 0008 09B2     		sxth	r1, r1
 177              		.loc 1 176 34 view .LVU39
 178 000a B0F84EC0 		ldrh	ip, [r0, #78]
 179              		.loc 1 176 13 view .LVU40
 180 000e 0CFB01FC 		mul	ip, ip, r1
 181              	.LVL8:
 177:Src/pwm_curr_fdbk.c ****     wUBeta = -(Valfa_beta.beta * ((int32_t)pHandle->PWMperiod)) * 2;
 182              		.loc 1 177 5 is_stmt 1 view .LVU41
 183              		.loc 1 177 51 is_stmt 0 view .LVU42
 184 0012 B0F870E0 		ldrh	lr, [r0, #112]
 185              		.loc 1 177 26 view .LVU43
 186 0016 1914     		asrs	r1, r3, #16
 187              		.loc 1 177 32 view .LVU44
 188 0018 0EFB01F1 		mul	r1, lr, r1
 189              		.loc 1 177 12 view .LVU45
 190 001c C1EBC171 		rsb	r1, r1, r1, lsl #31
 191 0020 4D00     		lsls	r5, r1, #1
 192              	.LVL9:
 178:Src/pwm_curr_fdbk.c **** 
 179:Src/pwm_curr_fdbk.c ****     wX = wUBeta;
 193              		.loc 1 179 5 is_stmt 1 view .LVU46
 180:Src/pwm_curr_fdbk.c ****     wY = (wUBeta + wUAlpha) / 2;
 194              		.loc 1 180 5 view .LVU47
 195              		.loc 1 180 18 is_stmt 0 view .LVU48
 196 0022 0CEB4104 		add	r4, ip, r1, lsl #1
 197              		.loc 1 180 8 view .LVU49
 198 0026 04EBD472 		add	r2, r4, r4, lsr #31
 199 002a 5210     		asrs	r2, r2, #1
 200              	.LVL10:
 181:Src/pwm_curr_fdbk.c ****     wZ = (wUBeta - wUAlpha) / 2;
 201              		.loc 1 181 5 is_stmt 1 view .LVU50
 202              		.loc 1 181 18 is_stmt 0 view .LVU51
 203 002c CCEB4101 		rsb	r1, ip, r1, lsl #1
 204              		.loc 1 181 8 view .LVU52
 205 0030 01EBD173 		add	r3, r1, r1, lsr #31
 206 0034 5B10     		asrs	r3, r3, #1
 207              	.LVL11:
 182:Src/pwm_curr_fdbk.c **** 
 183:Src/pwm_curr_fdbk.c ****     /* Sector calculation from wX, wY, wZ */
 184:Src/pwm_curr_fdbk.c ****     if (wY < 0)
 208              		.loc 1 184 5 is_stmt 1 view .LVU53
 209              		.loc 1 184 8 is_stmt 0 view .LVU54
 210 0036 B4F1FF3F 		cmp	r4, #-1
 211 003a 40DB     		blt	.L47
 185:Src/pwm_curr_fdbk.c ****     {
 186:Src/pwm_curr_fdbk.c ****       if (wZ < 0)
 187:Src/pwm_curr_fdbk.c ****       {
 188:Src/pwm_curr_fdbk.c ****         pHandle->Sector = SECTOR_5;
 189:Src/pwm_curr_fdbk.c ****         wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 190:Src/pwm_curr_fdbk.c ****         wTimePhB = wTimePhA + (wZ / 131072);
 191:Src/pwm_curr_fdbk.c ****         wTimePhC = wTimePhA - (wY / 131072) ;
 192:Src/pwm_curr_fdbk.c **** 
 193:Src/pwm_curr_fdbk.c ****         if(true == pHandle->SingleShuntTopology)
ARM GAS  /tmp/ccG2Pn7c.s 			page 8


 194:Src/pwm_curr_fdbk.c ****         {
 195:Src/pwm_curr_fdbk.c ****           pHandle->lowDuty = 1U;
 196:Src/pwm_curr_fdbk.c ****           pHandle->midDuty = 0U;
 197:Src/pwm_curr_fdbk.c ****           pHandle->highDuty = 2U;
 198:Src/pwm_curr_fdbk.c ****         }
 199:Src/pwm_curr_fdbk.c ****         else
 200:Src/pwm_curr_fdbk.c ****         {
 201:Src/pwm_curr_fdbk.c ****           pHandle->lowDuty = (uint16_t)wTimePhC;
 202:Src/pwm_curr_fdbk.c ****           pHandle->midDuty = (uint16_t)wTimePhA;
 203:Src/pwm_curr_fdbk.c ****           pHandle->highDuty = (uint16_t)wTimePhB;
 204:Src/pwm_curr_fdbk.c ****         }
 205:Src/pwm_curr_fdbk.c ****       }
 206:Src/pwm_curr_fdbk.c ****       else /* wZ >= 0 */
 207:Src/pwm_curr_fdbk.c ****         if (wX <= 0)
 208:Src/pwm_curr_fdbk.c ****         {
 209:Src/pwm_curr_fdbk.c ****           pHandle->Sector = SECTOR_4;
 210:Src/pwm_curr_fdbk.c ****           wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 211:Src/pwm_curr_fdbk.c ****           wTimePhB = wTimePhA + (wZ / 131072);
 212:Src/pwm_curr_fdbk.c ****           wTimePhC = wTimePhB - (wX / 131072);
 213:Src/pwm_curr_fdbk.c **** 
 214:Src/pwm_curr_fdbk.c ****           if(true == pHandle->SingleShuntTopology)
 215:Src/pwm_curr_fdbk.c ****           {
 216:Src/pwm_curr_fdbk.c ****             pHandle->lowDuty = 0U;
 217:Src/pwm_curr_fdbk.c ****             pHandle->midDuty = 1U;
 218:Src/pwm_curr_fdbk.c ****             pHandle->highDuty = 2U;
 219:Src/pwm_curr_fdbk.c ****           }
 220:Src/pwm_curr_fdbk.c ****           else
 221:Src/pwm_curr_fdbk.c ****           {
 222:Src/pwm_curr_fdbk.c ****           pHandle->lowDuty = (uint16_t)wTimePhC;
 223:Src/pwm_curr_fdbk.c ****           pHandle->midDuty = (uint16_t)wTimePhB;
 224:Src/pwm_curr_fdbk.c ****           pHandle->highDuty = (uint16_t)wTimePhA;
 225:Src/pwm_curr_fdbk.c ****         }
 226:Src/pwm_curr_fdbk.c ****         }
 227:Src/pwm_curr_fdbk.c ****         else /* wX > 0 */
 228:Src/pwm_curr_fdbk.c ****         {
 229:Src/pwm_curr_fdbk.c ****           pHandle->Sector = SECTOR_3;
 230:Src/pwm_curr_fdbk.c ****           wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 231:Src/pwm_curr_fdbk.c ****           wTimePhC = wTimePhA - (wY / 131072);
 232:Src/pwm_curr_fdbk.c ****           wTimePhB = wTimePhC + (wX / 131072);
 233:Src/pwm_curr_fdbk.c **** 
 234:Src/pwm_curr_fdbk.c ****           if(true == pHandle->SingleShuntTopology)
 235:Src/pwm_curr_fdbk.c ****           {
 236:Src/pwm_curr_fdbk.c ****             pHandle->lowDuty = 0U;
 237:Src/pwm_curr_fdbk.c ****             pHandle->midDuty = 2U;
 238:Src/pwm_curr_fdbk.c ****             pHandle->highDuty = 1U;
 239:Src/pwm_curr_fdbk.c ****           }
 240:Src/pwm_curr_fdbk.c ****           else
 241:Src/pwm_curr_fdbk.c ****           {
 242:Src/pwm_curr_fdbk.c ****           pHandle->lowDuty = (uint16_t)wTimePhB;
 243:Src/pwm_curr_fdbk.c ****           pHandle->midDuty = (uint16_t)wTimePhC;
 244:Src/pwm_curr_fdbk.c ****           pHandle->highDuty = (uint16_t)wTimePhA;
 245:Src/pwm_curr_fdbk.c ****         }
 246:Src/pwm_curr_fdbk.c ****         }
 247:Src/pwm_curr_fdbk.c ****     }
 248:Src/pwm_curr_fdbk.c ****     else /* wY > 0 */
 249:Src/pwm_curr_fdbk.c ****     {
 250:Src/pwm_curr_fdbk.c ****       if (wZ >= 0)
ARM GAS  /tmp/ccG2Pn7c.s 			page 9


 212              		.loc 1 250 7 is_stmt 1 view .LVU55
 213              		.loc 1 250 10 is_stmt 0 view .LVU56
 214 003c B1F1FF3F 		cmp	r1, #-1
 215 0040 C0F2E380 		blt	.L31
 251:Src/pwm_curr_fdbk.c ****       {
 252:Src/pwm_curr_fdbk.c ****         pHandle->Sector = SECTOR_2;
 216              		.loc 1 252 9 is_stmt 1 view .LVU57
 217              		.loc 1 252 25 is_stmt 0 view .LVU58
 218 0044 0125     		movs	r5, #1
 219              	.LVL12:
 220              		.loc 1 252 25 view .LVU59
 221 0046 80F87A50 		strb	r5, [r0, #122]
 222              	.LVL13:
 253:Src/pwm_curr_fdbk.c ****         wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 223              		.loc 1 253 9 is_stmt 1 view .LVU60
 224              		.loc 1 253 69 is_stmt 0 view .LVU61
 225 004a D21A     		subs	r2, r2, r3
 226              	.LVL14:
 227              		.loc 1 253 69 view .LVU62
 228 004c 44BF     		itt	mi
 229 004e 02F57F32 		addmi	r2, r2, #261120
 230 0052 02F2FF32 		addwmi	r2, r2, #1023
 231              		.loc 1 253 51 view .LVU63
 232 0056 4FEA9E03 		lsr	r3, lr, #2
 233              	.LVL15:
 234              		.loc 1 253 18 view .LVU64
 235 005a 03EBA243 		add	r3, r3, r2, asr #18
 236              	.LVL16:
 254:Src/pwm_curr_fdbk.c ****         wTimePhB = wTimePhA + (wZ / 131072);
 237              		.loc 1 254 9 is_stmt 1 view .LVU65
 238              		.loc 1 254 35 is_stmt 0 view .LVU66
 239 005e 0A46     		mov	r2, r1
 240 0060 0029     		cmp	r1, #0
 241 0062 BCBF     		itt	lt
 242 0064 01F57F32 		addlt	r2, r1, #261120
 243 0068 02F2FF32 		addwlt	r2, r2, #1023
 244              		.loc 1 254 18 view .LVU67
 245 006c 03EBA24C 		add	ip, r3, r2, asr #18
 246              	.LVL17:
 255:Src/pwm_curr_fdbk.c ****         wTimePhC = wTimePhA - (wY / 131072);
 247              		.loc 1 255 9 is_stmt 1 view .LVU68
 248              		.loc 1 255 35 is_stmt 0 view .LVU69
 249 0070 2246     		mov	r2, r4
 250 0072 002C     		cmp	r4, #0
 251 0074 BCBF     		itt	lt
 252 0076 04F57F32 		addlt	r2, r4, #261120
 253 007a 02F2FF32 		addwlt	r2, r2, #1023
 254              		.loc 1 255 18 view .LVU70
 255 007e A3EBA242 		sub	r2, r3, r2, asr #18
 256              	.LVL18:
 256:Src/pwm_curr_fdbk.c **** 
 257:Src/pwm_curr_fdbk.c ****         if(true == pHandle->SingleShuntTopology)
 257              		.loc 1 257 9 is_stmt 1 view .LVU71
 258              		.loc 1 257 11 is_stmt 0 view .LVU72
 259 0082 90F88510 		ldrb	r1, [r0, #133]	@ zero_extendqisi2
 260              	.LVL19:
 261              		.loc 1 257 11 view .LVU73
ARM GAS  /tmp/ccG2Pn7c.s 			page 10


 262 0086 0029     		cmp	r1, #0
 263 0088 00F0B880 		beq	.L35
 258:Src/pwm_curr_fdbk.c ****         {
 259:Src/pwm_curr_fdbk.c ****           pHandle->lowDuty = 2U;
 264              		.loc 1 259 11 is_stmt 1 view .LVU74
 265              		.loc 1 259 28 is_stmt 0 view .LVU75
 266 008c 0221     		movs	r1, #2
 267 008e A0F85810 		strh	r1, [r0, #88]	@ movhi
 260:Src/pwm_curr_fdbk.c ****           pHandle->midDuty = 0U;
 268              		.loc 1 260 11 is_stmt 1 view .LVU76
 269              		.loc 1 260 28 is_stmt 0 view .LVU77
 270 0092 0021     		movs	r1, #0
 271 0094 A0F85A10 		strh	r1, [r0, #90]	@ movhi
 261:Src/pwm_curr_fdbk.c ****           pHandle->highDuty = 1U;
 272              		.loc 1 261 11 is_stmt 1 view .LVU78
 273              		.loc 1 261 29 is_stmt 0 view .LVU79
 274 0098 0121     		movs	r1, #1
 275 009a A0F85C10 		strh	r1, [r0, #92]	@ movhi
 276              	.L21:
 262:Src/pwm_curr_fdbk.c ****         }
 263:Src/pwm_curr_fdbk.c ****         else
 264:Src/pwm_curr_fdbk.c ****         {
 265:Src/pwm_curr_fdbk.c ****         pHandle->lowDuty = (uint16_t)wTimePhB;
 266:Src/pwm_curr_fdbk.c ****         pHandle->midDuty = (uint16_t)wTimePhA;
 267:Src/pwm_curr_fdbk.c ****         pHandle->highDuty = (uint16_t)wTimePhC;
 268:Src/pwm_curr_fdbk.c ****         }
 269:Src/pwm_curr_fdbk.c ****       }
 270:Src/pwm_curr_fdbk.c ****       else /* wZ < 0 */
 271:Src/pwm_curr_fdbk.c ****         if ( wX <= 0 )
 272:Src/pwm_curr_fdbk.c ****         {
 273:Src/pwm_curr_fdbk.c ****           pHandle->Sector = SECTOR_6;
 274:Src/pwm_curr_fdbk.c ****           wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 275:Src/pwm_curr_fdbk.c ****           wTimePhC = wTimePhA - (wY / 131072);
 276:Src/pwm_curr_fdbk.c ****           wTimePhB = wTimePhC + (wX / 131072);
 277:Src/pwm_curr_fdbk.c **** 
 278:Src/pwm_curr_fdbk.c ****           if(true == pHandle->SingleShuntTopology)
 279:Src/pwm_curr_fdbk.c ****           {
 280:Src/pwm_curr_fdbk.c ****             pHandle->lowDuty = 1U;
 281:Src/pwm_curr_fdbk.c ****             pHandle->midDuty = 2U;
 282:Src/pwm_curr_fdbk.c ****             pHandle->highDuty = 0U;
 283:Src/pwm_curr_fdbk.c ****           }
 284:Src/pwm_curr_fdbk.c ****           else
 285:Src/pwm_curr_fdbk.c ****           {
 286:Src/pwm_curr_fdbk.c ****             pHandle->lowDuty = (uint16_t)wTimePhA;
 287:Src/pwm_curr_fdbk.c ****             pHandle->midDuty = (uint16_t)wTimePhC;
 288:Src/pwm_curr_fdbk.c ****             pHandle->highDuty = (uint16_t)wTimePhB;
 289:Src/pwm_curr_fdbk.c ****         }
 290:Src/pwm_curr_fdbk.c ****         }
 291:Src/pwm_curr_fdbk.c ****         else /* wX > 0 */
 292:Src/pwm_curr_fdbk.c ****         {
 293:Src/pwm_curr_fdbk.c ****           pHandle->Sector = SECTOR_1;
 294:Src/pwm_curr_fdbk.c ****           wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 295:Src/pwm_curr_fdbk.c ****           wTimePhB = wTimePhA + (wZ / 131072);
 296:Src/pwm_curr_fdbk.c ****           wTimePhC = wTimePhB - (wX / 131072);
 297:Src/pwm_curr_fdbk.c **** 
 298:Src/pwm_curr_fdbk.c ****           if((pHandle->DPWM_Mode == true) || (pHandle->SingleShuntTopology == true))
 299:Src/pwm_curr_fdbk.c ****           {
ARM GAS  /tmp/ccG2Pn7c.s 			page 11


 300:Src/pwm_curr_fdbk.c ****             pHandle->lowDuty = 2U;
 301:Src/pwm_curr_fdbk.c ****             pHandle->midDuty = 1U;
 302:Src/pwm_curr_fdbk.c ****             pHandle->highDuty = 0U;
 303:Src/pwm_curr_fdbk.c ****           }
 304:Src/pwm_curr_fdbk.c ****           else
 305:Src/pwm_curr_fdbk.c ****           {
 306:Src/pwm_curr_fdbk.c ****             pHandle->lowDuty = (uint16_t)wTimePhA;
 307:Src/pwm_curr_fdbk.c ****             pHandle->midDuty = (uint16_t)wTimePhB;
 308:Src/pwm_curr_fdbk.c ****             pHandle->highDuty = (uint16_t)wTimePhC;
 309:Src/pwm_curr_fdbk.c ****         }
 310:Src/pwm_curr_fdbk.c ****         }
 311:Src/pwm_curr_fdbk.c ****     }
 312:Src/pwm_curr_fdbk.c **** 
 313:Src/pwm_curr_fdbk.c ****     pHandle->CntPhA = (uint16_t)(MAX(wTimePhA, 0));
 277              		.loc 1 313 5 is_stmt 1 view .LVU80
 278              		.loc 1 313 21 is_stmt 0 view .LVU81
 279 009e 23EAE373 		bic	r3, r3, r3, asr #31
 280              	.LVL20:
 281              		.loc 1 313 21 view .LVU82
 282 00a2 A0F85030 		strh	r3, [r0, #80]	@ movhi
 314:Src/pwm_curr_fdbk.c ****     pHandle->CntPhB = (uint16_t)(MAX(wTimePhB, 0));
 283              		.loc 1 314 5 is_stmt 1 view .LVU83
 284              		.loc 1 314 21 is_stmt 0 view .LVU84
 285 00a6 2CEAEC73 		bic	r3, ip, ip, asr #31
 286 00aa A0F85230 		strh	r3, [r0, #82]	@ movhi
 315:Src/pwm_curr_fdbk.c ****     pHandle->CntPhC = (uint16_t)(MAX(wTimePhC, 0));
 287              		.loc 1 315 5 is_stmt 1 view .LVU85
 288              		.loc 1 315 21 is_stmt 0 view .LVU86
 289 00ae 22EAE272 		bic	r2, r2, r2, asr #31
 290              	.LVL21:
 291              		.loc 1 315 21 view .LVU87
 292 00b2 A0F85420 		strh	r2, [r0, #84]	@ movhi
 316:Src/pwm_curr_fdbk.c **** 
 317:Src/pwm_curr_fdbk.c ****     returnValue = pHandle->pFctSetADCSampPointSectX(pHandle);
 293              		.loc 1 317 5 is_stmt 1 view .LVU88
 294              		.loc 1 317 19 is_stmt 0 view .LVU89
 295 00b6 4369     		ldr	r3, [r0, #20]
 296 00b8 9847     		blx	r3
 297              	.LVL22:
 318:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
 319:Src/pwm_curr_fdbk.c ****   }
 320:Src/pwm_curr_fdbk.c **** #endif
 321:Src/pwm_curr_fdbk.c ****   return (returnValue);
 298              		.loc 1 321 3 is_stmt 1 view .LVU90
 322:Src/pwm_curr_fdbk.c **** }
 299              		.loc 1 322 1 is_stmt 0 view .LVU91
 300 00ba 03B0     		add	sp, sp, #12
 301              	.LCFI6:
 302              		.cfi_remember_state
 303              		.cfi_def_cfa_offset 12
 304              		@ sp needed
 305 00bc 30BD     		pop	{r4, r5, pc}
 306              	.LVL23:
 307              	.L47:
 308              	.LCFI7:
 309              		.cfi_restore_state
 186:Src/pwm_curr_fdbk.c ****       {
ARM GAS  /tmp/ccG2Pn7c.s 			page 12


 310              		.loc 1 186 7 is_stmt 1 view .LVU92
 186:Src/pwm_curr_fdbk.c ****       {
 311              		.loc 1 186 10 is_stmt 0 view .LVU93
 312 00be B1F1FF3F 		cmp	r1, #-1
 313 00c2 2EDB     		blt	.L48
 207:Src/pwm_curr_fdbk.c ****         {
 314              		.loc 1 207 9 is_stmt 1 view .LVU94
 207:Src/pwm_curr_fdbk.c ****         {
 315              		.loc 1 207 12 is_stmt 0 view .LVU95
 316 00c4 002D     		cmp	r5, #0
 317 00c6 5FDD     		ble	.L49
 229:Src/pwm_curr_fdbk.c ****           wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 318              		.loc 1 229 11 is_stmt 1 view .LVU96
 229:Src/pwm_curr_fdbk.c ****           wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 319              		.loc 1 229 27 is_stmt 0 view .LVU97
 320 00c8 0223     		movs	r3, #2
 321              	.LVL24:
 229:Src/pwm_curr_fdbk.c ****           wTimePhA = (((int32_t )pHandle->PWMperiod) / 4)+ ((wY - wX) / (int32_t)262144);
 322              		.loc 1 229 27 view .LVU98
 323 00ca 80F87A30 		strb	r3, [r0, #122]
 230:Src/pwm_curr_fdbk.c ****           wTimePhC = wTimePhA - (wY / 131072);
 324              		.loc 1 230 11 is_stmt 1 view .LVU99
 230:Src/pwm_curr_fdbk.c ****           wTimePhC = wTimePhA - (wY / 131072);
 325              		.loc 1 230 71 is_stmt 0 view .LVU100
 326 00ce 521B     		subs	r2, r2, r5
 327              	.LVL25:
 230:Src/pwm_curr_fdbk.c ****           wTimePhC = wTimePhA - (wY / 131072);
 328              		.loc 1 230 71 view .LVU101
 329 00d0 44BF     		itt	mi
 330 00d2 02F57F32 		addmi	r2, r2, #261120
 331 00d6 02F2FF32 		addwmi	r2, r2, #1023
 230:Src/pwm_curr_fdbk.c ****           wTimePhC = wTimePhA - (wY / 131072);
 332              		.loc 1 230 54 view .LVU102
 333 00da 4FEA9E03 		lsr	r3, lr, #2
 230:Src/pwm_curr_fdbk.c ****           wTimePhC = wTimePhA - (wY / 131072);
 334              		.loc 1 230 20 view .LVU103
 335 00de 03EBA243 		add	r3, r3, r2, asr #18
 336              	.LVL26:
 231:Src/pwm_curr_fdbk.c ****           wTimePhB = wTimePhC + (wX / 131072);
 337              		.loc 1 231 11 is_stmt 1 view .LVU104
 231:Src/pwm_curr_fdbk.c ****           wTimePhB = wTimePhC + (wX / 131072);
 338              		.loc 1 231 37 is_stmt 0 view .LVU105
 339 00e2 2246     		mov	r2, r4
 340 00e4 002C     		cmp	r4, #0
 341 00e6 BCBF     		itt	lt
 342 00e8 04F57F32 		addlt	r2, r4, #261120
 343 00ec 02F2FF32 		addwlt	r2, r2, #1023
 231:Src/pwm_curr_fdbk.c ****           wTimePhB = wTimePhC + (wX / 131072);
 344              		.loc 1 231 20 view .LVU106
 345 00f0 A3EBA242 		sub	r2, r3, r2, asr #18
 346              	.LVL27:
 232:Src/pwm_curr_fdbk.c **** 
 347              		.loc 1 232 11 is_stmt 1 view .LVU107
 232:Src/pwm_curr_fdbk.c **** 
 348              		.loc 1 232 37 is_stmt 0 view .LVU108
 349 00f4 2946     		mov	r1, r5
 350              	.LVL28:
ARM GAS  /tmp/ccG2Pn7c.s 			page 13


 232:Src/pwm_curr_fdbk.c **** 
 351              		.loc 1 232 37 view .LVU109
 352 00f6 002D     		cmp	r5, #0
 353 00f8 BCBF     		itt	lt
 354 00fa 05F5FF31 		addlt	r1, r5, #130560
 355 00fe 01F2FF11 		addwlt	r1, r1, #511
 232:Src/pwm_curr_fdbk.c **** 
 356              		.loc 1 232 20 view .LVU110
 357 0102 02EB614C 		add	ip, r2, r1, asr #17
 358              	.LVL29:
 234:Src/pwm_curr_fdbk.c ****           {
 359              		.loc 1 234 11 is_stmt 1 view .LVU111
 234:Src/pwm_curr_fdbk.c ****           {
 360              		.loc 1 234 13 is_stmt 0 view .LVU112
 361 0106 90F88510 		ldrb	r1, [r0, #133]	@ zero_extendqisi2
 362 010a 0029     		cmp	r1, #0
 363 010c 6FD0     		beq	.L30
 236:Src/pwm_curr_fdbk.c ****             pHandle->midDuty = 2U;
 364              		.loc 1 236 13 is_stmt 1 view .LVU113
 236:Src/pwm_curr_fdbk.c ****             pHandle->midDuty = 2U;
 365              		.loc 1 236 30 is_stmt 0 view .LVU114
 366 010e 0021     		movs	r1, #0
 367 0110 A0F85810 		strh	r1, [r0, #88]	@ movhi
 237:Src/pwm_curr_fdbk.c ****             pHandle->highDuty = 1U;
 368              		.loc 1 237 13 is_stmt 1 view .LVU115
 237:Src/pwm_curr_fdbk.c ****             pHandle->highDuty = 1U;
 369              		.loc 1 237 30 is_stmt 0 view .LVU116
 370 0114 0221     		movs	r1, #2
 371 0116 A0F85A10 		strh	r1, [r0, #90]	@ movhi
 238:Src/pwm_curr_fdbk.c ****           }
 372              		.loc 1 238 13 is_stmt 1 view .LVU117
 238:Src/pwm_curr_fdbk.c ****           }
 373              		.loc 1 238 31 is_stmt 0 view .LVU118
 374 011a 0121     		movs	r1, #1
 375 011c A0F85C10 		strh	r1, [r0, #92]	@ movhi
 376 0120 BDE7     		b	.L21
 377              	.LVL30:
 378              	.L48:
 188:Src/pwm_curr_fdbk.c ****         wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 379              		.loc 1 188 9 is_stmt 1 view .LVU119
 188:Src/pwm_curr_fdbk.c ****         wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 380              		.loc 1 188 25 is_stmt 0 view .LVU120
 381 0122 0425     		movs	r5, #4
 382              	.LVL31:
 188:Src/pwm_curr_fdbk.c ****         wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wY - wZ) / (int32_t)262144);
 383              		.loc 1 188 25 view .LVU121
 384 0124 80F87A50 		strb	r5, [r0, #122]
 385              	.LVL32:
 189:Src/pwm_curr_fdbk.c ****         wTimePhB = wTimePhA + (wZ / 131072);
 386              		.loc 1 189 9 is_stmt 1 view .LVU122
 189:Src/pwm_curr_fdbk.c ****         wTimePhB = wTimePhA + (wZ / 131072);
 387              		.loc 1 189 69 is_stmt 0 view .LVU123
 388 0128 D21A     		subs	r2, r2, r3
 389              	.LVL33:
 189:Src/pwm_curr_fdbk.c ****         wTimePhB = wTimePhA + (wZ / 131072);
 390              		.loc 1 189 69 view .LVU124
 391 012a 44BF     		itt	mi
ARM GAS  /tmp/ccG2Pn7c.s 			page 14


 392 012c 02F57F32 		addmi	r2, r2, #261120
 393 0130 02F2FF32 		addwmi	r2, r2, #1023
 189:Src/pwm_curr_fdbk.c ****         wTimePhB = wTimePhA + (wZ / 131072);
 394              		.loc 1 189 51 view .LVU125
 395 0134 4FEA9E03 		lsr	r3, lr, #2
 396              	.LVL34:
 189:Src/pwm_curr_fdbk.c ****         wTimePhB = wTimePhA + (wZ / 131072);
 397              		.loc 1 189 18 view .LVU126
 398 0138 03EBA243 		add	r3, r3, r2, asr #18
 399              	.LVL35:
 190:Src/pwm_curr_fdbk.c ****         wTimePhC = wTimePhA - (wY / 131072) ;
 400              		.loc 1 190 9 is_stmt 1 view .LVU127
 190:Src/pwm_curr_fdbk.c ****         wTimePhC = wTimePhA - (wY / 131072) ;
 401              		.loc 1 190 35 is_stmt 0 view .LVU128
 402 013c 0A46     		mov	r2, r1
 403 013e 0029     		cmp	r1, #0
 404 0140 BCBF     		itt	lt
 405 0142 01F57F32 		addlt	r2, r1, #261120
 406 0146 02F2FF32 		addwlt	r2, r2, #1023
 190:Src/pwm_curr_fdbk.c ****         wTimePhC = wTimePhA - (wY / 131072) ;
 407              		.loc 1 190 18 view .LVU129
 408 014a 03EBA24C 		add	ip, r3, r2, asr #18
 409              	.LVL36:
 191:Src/pwm_curr_fdbk.c **** 
 410              		.loc 1 191 9 is_stmt 1 view .LVU130
 191:Src/pwm_curr_fdbk.c **** 
 411              		.loc 1 191 35 is_stmt 0 view .LVU131
 412 014e 2146     		mov	r1, r4
 413              	.LVL37:
 191:Src/pwm_curr_fdbk.c **** 
 414              		.loc 1 191 35 view .LVU132
 415 0150 002C     		cmp	r4, #0
 416 0152 BCBF     		itt	lt
 417 0154 04F57F31 		addlt	r1, r4, #261120
 418 0158 01F2FF31 		addwlt	r1, r1, #1023
 191:Src/pwm_curr_fdbk.c **** 
 419              		.loc 1 191 18 view .LVU133
 420 015c A3EBA142 		sub	r2, r3, r1, asr #18
 421              	.LVL38:
 193:Src/pwm_curr_fdbk.c ****         {
 422              		.loc 1 193 9 is_stmt 1 view .LVU134
 193:Src/pwm_curr_fdbk.c ****         {
 423              		.loc 1 193 11 is_stmt 0 view .LVU135
 424 0160 90F88510 		ldrb	r1, [r0, #133]	@ zero_extendqisi2
 425 0164 49B1     		cbz	r1, .L20
 195:Src/pwm_curr_fdbk.c ****           pHandle->midDuty = 0U;
 426              		.loc 1 195 11 is_stmt 1 view .LVU136
 195:Src/pwm_curr_fdbk.c ****           pHandle->midDuty = 0U;
 427              		.loc 1 195 28 is_stmt 0 view .LVU137
 428 0166 0121     		movs	r1, #1
 429 0168 A0F85810 		strh	r1, [r0, #88]	@ movhi
 196:Src/pwm_curr_fdbk.c ****           pHandle->highDuty = 2U;
 430              		.loc 1 196 11 is_stmt 1 view .LVU138
 196:Src/pwm_curr_fdbk.c ****           pHandle->highDuty = 2U;
 431              		.loc 1 196 28 is_stmt 0 view .LVU139
 432 016c 0021     		movs	r1, #0
 433 016e A0F85A10 		strh	r1, [r0, #90]	@ movhi
ARM GAS  /tmp/ccG2Pn7c.s 			page 15


 197:Src/pwm_curr_fdbk.c ****         }
 434              		.loc 1 197 11 is_stmt 1 view .LVU140
 197:Src/pwm_curr_fdbk.c ****         }
 435              		.loc 1 197 29 is_stmt 0 view .LVU141
 436 0172 0221     		movs	r1, #2
 437 0174 A0F85C10 		strh	r1, [r0, #92]	@ movhi
 438 0178 91E7     		b	.L21
 439              	.L20:
 201:Src/pwm_curr_fdbk.c ****           pHandle->midDuty = (uint16_t)wTimePhA;
 440              		.loc 1 201 11 is_stmt 1 view .LVU142
 201:Src/pwm_curr_fdbk.c ****           pHandle->midDuty = (uint16_t)wTimePhA;
 441              		.loc 1 201 30 is_stmt 0 view .LVU143
 442 017a A0F85820 		strh	r2, [r0, #88]	@ movhi
 202:Src/pwm_curr_fdbk.c ****           pHandle->highDuty = (uint16_t)wTimePhB;
 443              		.loc 1 202 11 is_stmt 1 view .LVU144
 202:Src/pwm_curr_fdbk.c ****           pHandle->highDuty = (uint16_t)wTimePhB;
 444              		.loc 1 202 30 is_stmt 0 view .LVU145
 445 017e A0F85A30 		strh	r3, [r0, #90]	@ movhi
 203:Src/pwm_curr_fdbk.c ****         }
 446              		.loc 1 203 11 is_stmt 1 view .LVU146
 203:Src/pwm_curr_fdbk.c ****         }
 447              		.loc 1 203 31 is_stmt 0 view .LVU147
 448 0182 A0F85CC0 		strh	ip, [r0, #92]	@ movhi
 449 0186 8AE7     		b	.L21
 450              	.LVL39:
 451              	.L49:
 209:Src/pwm_curr_fdbk.c ****           wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 452              		.loc 1 209 11 is_stmt 1 view .LVU148
 209:Src/pwm_curr_fdbk.c ****           wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 453              		.loc 1 209 27 is_stmt 0 view .LVU149
 454 0188 0322     		movs	r2, #3
 455              	.LVL40:
 209:Src/pwm_curr_fdbk.c ****           wTimePhA = (((int32_t)pHandle->PWMperiod) / 4) + ((wX - wZ) / (int32_t)262144);
 456              		.loc 1 209 27 view .LVU150
 457 018a 80F87A20 		strb	r2, [r0, #122]
 210:Src/pwm_curr_fdbk.c ****           wTimePhB = wTimePhA + (wZ / 131072);
 458              		.loc 1 210 11 is_stmt 1 view .LVU151
 210:Src/pwm_curr_fdbk.c ****           wTimePhB = wTimePhA + (wZ / 131072);
 459              		.loc 1 210 71 is_stmt 0 view .LVU152
 460 018e EA1A     		subs	r2, r5, r3
 461 0190 44BF     		itt	mi
 462 0192 02F57F32 		addmi	r2, r2, #261120
 463 0196 02F2FF32 		addwmi	r2, r2, #1023
 210:Src/pwm_curr_fdbk.c ****           wTimePhB = wTimePhA + (wZ / 131072);
 464              		.loc 1 210 53 view .LVU153
 465 019a 4FEA9E03 		lsr	r3, lr, #2
 466              	.LVL41:
 210:Src/pwm_curr_fdbk.c ****           wTimePhB = wTimePhA + (wZ / 131072);
 467              		.loc 1 210 20 view .LVU154
 468 019e 03EBA243 		add	r3, r3, r2, asr #18
 469              	.LVL42:
 211:Src/pwm_curr_fdbk.c ****           wTimePhC = wTimePhB - (wX / 131072);
 470              		.loc 1 211 11 is_stmt 1 view .LVU155
 211:Src/pwm_curr_fdbk.c ****           wTimePhC = wTimePhB - (wX / 131072);
 471              		.loc 1 211 37 is_stmt 0 view .LVU156
 472 01a2 0A46     		mov	r2, r1
 473 01a4 0029     		cmp	r1, #0
ARM GAS  /tmp/ccG2Pn7c.s 			page 16


 474 01a6 BCBF     		itt	lt
 475 01a8 01F57F32 		addlt	r2, r1, #261120
 476 01ac 02F2FF32 		addwlt	r2, r2, #1023
 211:Src/pwm_curr_fdbk.c ****           wTimePhC = wTimePhB - (wX / 131072);
 477              		.loc 1 211 20 view .LVU157
 478 01b0 03EBA24C 		add	ip, r3, r2, asr #18
 479              	.LVL43:
 212:Src/pwm_curr_fdbk.c **** 
 480              		.loc 1 212 11 is_stmt 1 view .LVU158
 212:Src/pwm_curr_fdbk.c **** 
 481              		.loc 1 212 37 is_stmt 0 view .LVU159
 482 01b4 2A46     		mov	r2, r5
 483 01b6 002D     		cmp	r5, #0
 484 01b8 BCBF     		itt	lt
 485 01ba 05F5FF32 		addlt	r2, r5, #130560
 486 01be 02F2FF12 		addwlt	r2, r2, #511
 212:Src/pwm_curr_fdbk.c **** 
 487              		.loc 1 212 20 view .LVU160
 488 01c2 ACEB6242 		sub	r2, ip, r2, asr #17
 489              	.LVL44:
 214:Src/pwm_curr_fdbk.c ****           {
 490              		.loc 1 214 11 is_stmt 1 view .LVU161
 214:Src/pwm_curr_fdbk.c ****           {
 491              		.loc 1 214 13 is_stmt 0 view .LVU162
 492 01c6 90F88510 		ldrb	r1, [r0, #133]	@ zero_extendqisi2
 493              	.LVL45:
 214:Src/pwm_curr_fdbk.c ****           {
 494              		.loc 1 214 13 view .LVU163
 495 01ca 49B1     		cbz	r1, .L26
 216:Src/pwm_curr_fdbk.c ****             pHandle->midDuty = 1U;
 496              		.loc 1 216 13 is_stmt 1 view .LVU164
 216:Src/pwm_curr_fdbk.c ****             pHandle->midDuty = 1U;
 497              		.loc 1 216 30 is_stmt 0 view .LVU165
 498 01cc 0021     		movs	r1, #0
 499 01ce A0F85810 		strh	r1, [r0, #88]	@ movhi
 217:Src/pwm_curr_fdbk.c ****             pHandle->highDuty = 2U;
 500              		.loc 1 217 13 is_stmt 1 view .LVU166
 217:Src/pwm_curr_fdbk.c ****             pHandle->highDuty = 2U;
 501              		.loc 1 217 30 is_stmt 0 view .LVU167
 502 01d2 0121     		movs	r1, #1
 503 01d4 A0F85A10 		strh	r1, [r0, #90]	@ movhi
 218:Src/pwm_curr_fdbk.c ****           }
 504              		.loc 1 218 13 is_stmt 1 view .LVU168
 218:Src/pwm_curr_fdbk.c ****           }
 505              		.loc 1 218 31 is_stmt 0 view .LVU169
 506 01d8 0221     		movs	r1, #2
 507 01da A0F85C10 		strh	r1, [r0, #92]	@ movhi
 508 01de 5EE7     		b	.L21
 509              	.L26:
 222:Src/pwm_curr_fdbk.c ****           pHandle->midDuty = (uint16_t)wTimePhB;
 510              		.loc 1 222 11 is_stmt 1 view .LVU170
 222:Src/pwm_curr_fdbk.c ****           pHandle->midDuty = (uint16_t)wTimePhB;
 511              		.loc 1 222 30 is_stmt 0 view .LVU171
 512 01e0 A0F85820 		strh	r2, [r0, #88]	@ movhi
 223:Src/pwm_curr_fdbk.c ****           pHandle->highDuty = (uint16_t)wTimePhA;
 513              		.loc 1 223 11 is_stmt 1 view .LVU172
 223:Src/pwm_curr_fdbk.c ****           pHandle->highDuty = (uint16_t)wTimePhA;
ARM GAS  /tmp/ccG2Pn7c.s 			page 17


 514              		.loc 1 223 30 is_stmt 0 view .LVU173
 515 01e4 A0F85AC0 		strh	ip, [r0, #90]	@ movhi
 224:Src/pwm_curr_fdbk.c ****         }
 516              		.loc 1 224 11 is_stmt 1 view .LVU174
 224:Src/pwm_curr_fdbk.c ****         }
 517              		.loc 1 224 31 is_stmt 0 view .LVU175
 518 01e8 A0F85C30 		strh	r3, [r0, #92]	@ movhi
 519 01ec 57E7     		b	.L21
 520              	.L30:
 242:Src/pwm_curr_fdbk.c ****           pHandle->midDuty = (uint16_t)wTimePhC;
 521              		.loc 1 242 11 is_stmt 1 view .LVU176
 242:Src/pwm_curr_fdbk.c ****           pHandle->midDuty = (uint16_t)wTimePhC;
 522              		.loc 1 242 30 is_stmt 0 view .LVU177
 523 01ee A0F858C0 		strh	ip, [r0, #88]	@ movhi
 243:Src/pwm_curr_fdbk.c ****           pHandle->highDuty = (uint16_t)wTimePhA;
 524              		.loc 1 243 11 is_stmt 1 view .LVU178
 243:Src/pwm_curr_fdbk.c ****           pHandle->highDuty = (uint16_t)wTimePhA;
 525              		.loc 1 243 30 is_stmt 0 view .LVU179
 526 01f2 A0F85A20 		strh	r2, [r0, #90]	@ movhi
 244:Src/pwm_curr_fdbk.c ****         }
 527              		.loc 1 244 11 is_stmt 1 view .LVU180
 244:Src/pwm_curr_fdbk.c ****         }
 528              		.loc 1 244 31 is_stmt 0 view .LVU181
 529 01f6 A0F85C30 		strh	r3, [r0, #92]	@ movhi
 530 01fa 50E7     		b	.L21
 531              	.LVL46:
 532              	.L35:
 265:Src/pwm_curr_fdbk.c ****         pHandle->midDuty = (uint16_t)wTimePhA;
 533              		.loc 1 265 9 is_stmt 1 view .LVU182
 265:Src/pwm_curr_fdbk.c ****         pHandle->midDuty = (uint16_t)wTimePhA;
 534              		.loc 1 265 28 is_stmt 0 view .LVU183
 535 01fc A0F858C0 		strh	ip, [r0, #88]	@ movhi
 266:Src/pwm_curr_fdbk.c ****         pHandle->highDuty = (uint16_t)wTimePhC;
 536              		.loc 1 266 9 is_stmt 1 view .LVU184
 266:Src/pwm_curr_fdbk.c ****         pHandle->highDuty = (uint16_t)wTimePhC;
 537              		.loc 1 266 28 is_stmt 0 view .LVU185
 538 0200 A0F85A30 		strh	r3, [r0, #90]	@ movhi
 267:Src/pwm_curr_fdbk.c ****         }
 539              		.loc 1 267 9 is_stmt 1 view .LVU186
 267:Src/pwm_curr_fdbk.c ****         }
 540              		.loc 1 267 29 is_stmt 0 view .LVU187
 541 0204 A0F85C20 		strh	r2, [r0, #92]	@ movhi
 542 0208 49E7     		b	.L21
 543              	.LVL47:
 544              	.L31:
 271:Src/pwm_curr_fdbk.c ****         {
 545              		.loc 1 271 9 is_stmt 1 view .LVU188
 271:Src/pwm_curr_fdbk.c ****         {
 546              		.loc 1 271 12 is_stmt 0 view .LVU189
 547 020a 002D     		cmp	r5, #0
 548 020c 2FDD     		ble	.L50
 293:Src/pwm_curr_fdbk.c ****           wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 549              		.loc 1 293 11 is_stmt 1 view .LVU190
 293:Src/pwm_curr_fdbk.c ****           wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 550              		.loc 1 293 27 is_stmt 0 view .LVU191
 551 020e 0022     		movs	r2, #0
 552              	.LVL48:
ARM GAS  /tmp/ccG2Pn7c.s 			page 18


 293:Src/pwm_curr_fdbk.c ****           wTimePhA = (((int32_t)pHandle->PWMperiod) / 4)+ ((wX - wZ) / (int32_t)262144);
 553              		.loc 1 293 27 view .LVU192
 554 0210 80F87A20 		strb	r2, [r0, #122]
 294:Src/pwm_curr_fdbk.c ****           wTimePhB = wTimePhA + (wZ / 131072);
 555              		.loc 1 294 11 is_stmt 1 view .LVU193
 294:Src/pwm_curr_fdbk.c ****           wTimePhB = wTimePhA + (wZ / 131072);
 556              		.loc 1 294 70 is_stmt 0 view .LVU194
 557 0214 EA1A     		subs	r2, r5, r3
 558 0216 44BF     		itt	mi
 559 0218 02F57F32 		addmi	r2, r2, #261120
 560 021c 02F2FF32 		addwmi	r2, r2, #1023
 294:Src/pwm_curr_fdbk.c ****           wTimePhB = wTimePhA + (wZ / 131072);
 561              		.loc 1 294 53 view .LVU195
 562 0220 4FEA9E03 		lsr	r3, lr, #2
 563              	.LVL49:
 294:Src/pwm_curr_fdbk.c ****           wTimePhB = wTimePhA + (wZ / 131072);
 564              		.loc 1 294 20 view .LVU196
 565 0224 03EBA243 		add	r3, r3, r2, asr #18
 566              	.LVL50:
 295:Src/pwm_curr_fdbk.c ****           wTimePhC = wTimePhB - (wX / 131072);
 567              		.loc 1 295 11 is_stmt 1 view .LVU197
 295:Src/pwm_curr_fdbk.c ****           wTimePhC = wTimePhB - (wX / 131072);
 568              		.loc 1 295 37 is_stmt 0 view .LVU198
 569 0228 0A46     		mov	r2, r1
 570 022a 0029     		cmp	r1, #0
 571 022c BCBF     		itt	lt
 572 022e 01F57F32 		addlt	r2, r1, #261120
 573 0232 02F2FF32 		addwlt	r2, r2, #1023
 295:Src/pwm_curr_fdbk.c ****           wTimePhC = wTimePhB - (wX / 131072);
 574              		.loc 1 295 20 view .LVU199
 575 0236 03EBA24C 		add	ip, r3, r2, asr #18
 576              	.LVL51:
 296:Src/pwm_curr_fdbk.c **** 
 577              		.loc 1 296 11 is_stmt 1 view .LVU200
 296:Src/pwm_curr_fdbk.c **** 
 578              		.loc 1 296 37 is_stmt 0 view .LVU201
 579 023a 2946     		mov	r1, r5
 580              	.LVL52:
 296:Src/pwm_curr_fdbk.c **** 
 581              		.loc 1 296 37 view .LVU202
 582 023c 002D     		cmp	r5, #0
 583 023e BCBF     		itt	lt
 584 0240 05F5FF31 		addlt	r1, r5, #130560
 585 0244 01F2FF11 		addwlt	r1, r1, #511
 296:Src/pwm_curr_fdbk.c **** 
 586              		.loc 1 296 20 view .LVU203
 587 0248 ACEB6142 		sub	r2, ip, r1, asr #17
 588              	.LVL53:
 298:Src/pwm_curr_fdbk.c ****           {
 589              		.loc 1 298 11 is_stmt 1 view .LVU204
 298:Src/pwm_curr_fdbk.c ****           {
 590              		.loc 1 298 13 is_stmt 0 view .LVU205
 591 024c 90F87D10 		ldrb	r1, [r0, #125]	@ zero_extendqisi2
 592 0250 19B9     		cbnz	r1, .L44
 298:Src/pwm_curr_fdbk.c ****           {
 593              		.loc 1 298 43 discriminator 1 view .LVU206
 594 0252 90F88510 		ldrb	r1, [r0, #133]	@ zero_extendqisi2
ARM GAS  /tmp/ccG2Pn7c.s 			page 19


 595 0256 0029     		cmp	r1, #0
 596 0258 3CD0     		beq	.L45
 597              	.L44:
 300:Src/pwm_curr_fdbk.c ****             pHandle->midDuty = 1U;
 598              		.loc 1 300 13 is_stmt 1 view .LVU207
 300:Src/pwm_curr_fdbk.c ****             pHandle->midDuty = 1U;
 599              		.loc 1 300 30 is_stmt 0 view .LVU208
 600 025a 0221     		movs	r1, #2
 601 025c A0F85810 		strh	r1, [r0, #88]	@ movhi
 301:Src/pwm_curr_fdbk.c ****             pHandle->highDuty = 0U;
 602              		.loc 1 301 13 is_stmt 1 view .LVU209
 301:Src/pwm_curr_fdbk.c ****             pHandle->highDuty = 0U;
 603              		.loc 1 301 30 is_stmt 0 view .LVU210
 604 0260 0121     		movs	r1, #1
 605 0262 A0F85A10 		strh	r1, [r0, #90]	@ movhi
 302:Src/pwm_curr_fdbk.c ****           }
 606              		.loc 1 302 13 is_stmt 1 view .LVU211
 302:Src/pwm_curr_fdbk.c ****           }
 607              		.loc 1 302 31 is_stmt 0 view .LVU212
 608 0266 0021     		movs	r1, #0
 609 0268 A0F85C10 		strh	r1, [r0, #92]	@ movhi
 610 026c 17E7     		b	.L21
 611              	.LVL54:
 612              	.L50:
 273:Src/pwm_curr_fdbk.c ****           wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 613              		.loc 1 273 11 is_stmt 1 view .LVU213
 273:Src/pwm_curr_fdbk.c ****           wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 614              		.loc 1 273 27 is_stmt 0 view .LVU214
 615 026e 0523     		movs	r3, #5
 616              	.LVL55:
 273:Src/pwm_curr_fdbk.c ****           wTimePhA = (((int32_t )pHandle->PWMperiod) / 4) + ((wY - wX) / (int32_t)262144);
 617              		.loc 1 273 27 view .LVU215
 618 0270 80F87A30 		strb	r3, [r0, #122]
 274:Src/pwm_curr_fdbk.c ****           wTimePhC = wTimePhA - (wY / 131072);
 619              		.loc 1 274 11 is_stmt 1 view .LVU216
 274:Src/pwm_curr_fdbk.c ****           wTimePhC = wTimePhA - (wY / 131072);
 620              		.loc 1 274 72 is_stmt 0 view .LVU217
 621 0274 521B     		subs	r2, r2, r5
 622              	.LVL56:
 274:Src/pwm_curr_fdbk.c ****           wTimePhC = wTimePhA - (wY / 131072);
 623              		.loc 1 274 72 view .LVU218
 624 0276 44BF     		itt	mi
 625 0278 02F57F32 		addmi	r2, r2, #261120
 626 027c 02F2FF32 		addwmi	r2, r2, #1023
 274:Src/pwm_curr_fdbk.c ****           wTimePhC = wTimePhA - (wY / 131072);
 627              		.loc 1 274 54 view .LVU219
 628 0280 4FEA9E03 		lsr	r3, lr, #2
 274:Src/pwm_curr_fdbk.c ****           wTimePhC = wTimePhA - (wY / 131072);
 629              		.loc 1 274 20 view .LVU220
 630 0284 03EBA243 		add	r3, r3, r2, asr #18
 631              	.LVL57:
 275:Src/pwm_curr_fdbk.c ****           wTimePhB = wTimePhC + (wX / 131072);
 632              		.loc 1 275 11 is_stmt 1 view .LVU221
 275:Src/pwm_curr_fdbk.c ****           wTimePhB = wTimePhC + (wX / 131072);
 633              		.loc 1 275 37 is_stmt 0 view .LVU222
 634 0288 2246     		mov	r2, r4
 635 028a 002C     		cmp	r4, #0
ARM GAS  /tmp/ccG2Pn7c.s 			page 20


 636 028c BCBF     		itt	lt
 637 028e 04F57F32 		addlt	r2, r4, #261120
 638 0292 02F2FF32 		addwlt	r2, r2, #1023
 275:Src/pwm_curr_fdbk.c ****           wTimePhB = wTimePhC + (wX / 131072);
 639              		.loc 1 275 20 view .LVU223
 640 0296 A3EBA242 		sub	r2, r3, r2, asr #18
 641              	.LVL58:
 276:Src/pwm_curr_fdbk.c **** 
 642              		.loc 1 276 11 is_stmt 1 view .LVU224
 276:Src/pwm_curr_fdbk.c **** 
 643              		.loc 1 276 37 is_stmt 0 view .LVU225
 644 029a 2946     		mov	r1, r5
 645              	.LVL59:
 276:Src/pwm_curr_fdbk.c **** 
 646              		.loc 1 276 37 view .LVU226
 647 029c 002D     		cmp	r5, #0
 648 029e BCBF     		itt	lt
 649 02a0 05F5FF31 		addlt	r1, r5, #130560
 650 02a4 01F2FF11 		addwlt	r1, r1, #511
 276:Src/pwm_curr_fdbk.c **** 
 651              		.loc 1 276 20 view .LVU227
 652 02a8 02EB614C 		add	ip, r2, r1, asr #17
 653              	.LVL60:
 278:Src/pwm_curr_fdbk.c ****           {
 654              		.loc 1 278 11 is_stmt 1 view .LVU228
 278:Src/pwm_curr_fdbk.c ****           {
 655              		.loc 1 278 13 is_stmt 0 view .LVU229
 656 02ac 90F88510 		ldrb	r1, [r0, #133]	@ zero_extendqisi2
 657 02b0 49B1     		cbz	r1, .L40
 280:Src/pwm_curr_fdbk.c ****             pHandle->midDuty = 2U;
 658              		.loc 1 280 13 is_stmt 1 view .LVU230
 280:Src/pwm_curr_fdbk.c ****             pHandle->midDuty = 2U;
 659              		.loc 1 280 30 is_stmt 0 view .LVU231
 660 02b2 0121     		movs	r1, #1
 661 02b4 A0F85810 		strh	r1, [r0, #88]	@ movhi
 281:Src/pwm_curr_fdbk.c ****             pHandle->highDuty = 0U;
 662              		.loc 1 281 13 is_stmt 1 view .LVU232
 281:Src/pwm_curr_fdbk.c ****             pHandle->highDuty = 0U;
 663              		.loc 1 281 30 is_stmt 0 view .LVU233
 664 02b8 0221     		movs	r1, #2
 665 02ba A0F85A10 		strh	r1, [r0, #90]	@ movhi
 282:Src/pwm_curr_fdbk.c ****           }
 666              		.loc 1 282 13 is_stmt 1 view .LVU234
 282:Src/pwm_curr_fdbk.c ****           }
 667              		.loc 1 282 31 is_stmt 0 view .LVU235
 668 02be 0021     		movs	r1, #0
 669 02c0 A0F85C10 		strh	r1, [r0, #92]	@ movhi
 670 02c4 EBE6     		b	.L21
 671              	.L40:
 286:Src/pwm_curr_fdbk.c ****             pHandle->midDuty = (uint16_t)wTimePhC;
 672              		.loc 1 286 13 is_stmt 1 view .LVU236
 286:Src/pwm_curr_fdbk.c ****             pHandle->midDuty = (uint16_t)wTimePhC;
 673              		.loc 1 286 32 is_stmt 0 view .LVU237
 674 02c6 A0F85830 		strh	r3, [r0, #88]	@ movhi
 287:Src/pwm_curr_fdbk.c ****             pHandle->highDuty = (uint16_t)wTimePhB;
 675              		.loc 1 287 13 is_stmt 1 view .LVU238
 287:Src/pwm_curr_fdbk.c ****             pHandle->highDuty = (uint16_t)wTimePhB;
ARM GAS  /tmp/ccG2Pn7c.s 			page 21


 676              		.loc 1 287 32 is_stmt 0 view .LVU239
 677 02ca A0F85A20 		strh	r2, [r0, #90]	@ movhi
 288:Src/pwm_curr_fdbk.c ****         }
 678              		.loc 1 288 13 is_stmt 1 view .LVU240
 288:Src/pwm_curr_fdbk.c ****         }
 679              		.loc 1 288 33 is_stmt 0 view .LVU241
 680 02ce A0F85CC0 		strh	ip, [r0, #92]	@ movhi
 681 02d2 E4E6     		b	.L21
 682              	.L45:
 306:Src/pwm_curr_fdbk.c ****             pHandle->midDuty = (uint16_t)wTimePhB;
 683              		.loc 1 306 13 is_stmt 1 view .LVU242
 306:Src/pwm_curr_fdbk.c ****             pHandle->midDuty = (uint16_t)wTimePhB;
 684              		.loc 1 306 32 is_stmt 0 view .LVU243
 685 02d4 A0F85830 		strh	r3, [r0, #88]	@ movhi
 307:Src/pwm_curr_fdbk.c ****             pHandle->highDuty = (uint16_t)wTimePhC;
 686              		.loc 1 307 13 is_stmt 1 view .LVU244
 307:Src/pwm_curr_fdbk.c ****             pHandle->highDuty = (uint16_t)wTimePhC;
 687              		.loc 1 307 32 is_stmt 0 view .LVU245
 688 02d8 A0F85AC0 		strh	ip, [r0, #90]	@ movhi
 308:Src/pwm_curr_fdbk.c ****         }
 689              		.loc 1 308 13 is_stmt 1 view .LVU246
 308:Src/pwm_curr_fdbk.c ****         }
 690              		.loc 1 308 33 is_stmt 0 view .LVU247
 691 02dc A0F85C20 		strh	r2, [r0, #92]	@ movhi
 692 02e0 DDE6     		b	.L21
 693              		.cfi_endproc
 694              	.LFE1443:
 696              		.section	.text.PWMC_SwitchOffPWM,"ax",%progbits
 697              		.align	1
 698              		.weak	PWMC_SwitchOffPWM
 699              		.syntax unified
 700              		.thumb
 701              		.thumb_func
 702              		.fpu fpv4-sp-d16
 704              	PWMC_SwitchOffPWM:
 705              	.LVL61:
 706              	.LFB1444:
 323:Src/pwm_curr_fdbk.c **** 
 324:Src/pwm_curr_fdbk.c **** /**
 325:Src/pwm_curr_fdbk.c ****   * @brief  Switches PWM generation off, inactivating the outputs.
 326:Src/pwm_curr_fdbk.c ****   *
 327:Src/pwm_curr_fdbk.c ****   * @param  pHandle: Handler of the current instance of the PWM component.
 328:Src/pwm_curr_fdbk.c ****   */
 329:Src/pwm_curr_fdbk.c **** //cstat !MISRAC2012-Rule-8.13 !RED-func-no-effect
 330:Src/pwm_curr_fdbk.c **** __weak void PWMC_SwitchOffPWM(PWMC_Handle_t *pHandle)
 331:Src/pwm_curr_fdbk.c **** {
 707              		.loc 1 331 1 is_stmt 1 view -0
 708              		.cfi_startproc
 709              		@ args = 0, pretend = 0, frame = 0
 710              		@ frame_needed = 0, uses_anonymous_args = 0
 711              		.loc 1 331 1 is_stmt 0 view .LVU249
 712 0000 08B5     		push	{r3, lr}
 713              	.LCFI8:
 714              		.cfi_def_cfa_offset 8
 715              		.cfi_offset 3, -8
 716              		.cfi_offset 14, -4
 332:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
ARM GAS  /tmp/ccG2Pn7c.s 			page 22


 333:Src/pwm_curr_fdbk.c ****   if (MC_NULL == pHandle)
 334:Src/pwm_curr_fdbk.c ****   {
 335:Src/pwm_curr_fdbk.c ****     /* Nothing to do */
 336:Src/pwm_curr_fdbk.c ****   }
 337:Src/pwm_curr_fdbk.c ****   else
 338:Src/pwm_curr_fdbk.c ****   {
 339:Src/pwm_curr_fdbk.c **** #endif
 340:Src/pwm_curr_fdbk.c ****     pHandle->pFctSwitchOffPwm(pHandle);
 717              		.loc 1 340 5 is_stmt 1 view .LVU250
 718 0002 4368     		ldr	r3, [r0, #4]
 719 0004 9847     		blx	r3
 720              	.LVL62:
 341:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
 342:Src/pwm_curr_fdbk.c ****   }
 343:Src/pwm_curr_fdbk.c **** #endif
 344:Src/pwm_curr_fdbk.c **** }
 721              		.loc 1 344 1 is_stmt 0 view .LVU251
 722 0006 08BD     		pop	{r3, pc}
 723              		.cfi_endproc
 724              	.LFE1444:
 726              		.section	.text.PWMC_SwitchOnPWM,"ax",%progbits
 727              		.align	1
 728              		.weak	PWMC_SwitchOnPWM
 729              		.syntax unified
 730              		.thumb
 731              		.thumb_func
 732              		.fpu fpv4-sp-d16
 734              	PWMC_SwitchOnPWM:
 735              	.LVL63:
 736              	.LFB1445:
 345:Src/pwm_curr_fdbk.c **** 
 346:Src/pwm_curr_fdbk.c **** /**
 347:Src/pwm_curr_fdbk.c ****   * @brief  Enables PWM generation on the proper Timer peripheral.
 348:Src/pwm_curr_fdbk.c ****   *
 349:Src/pwm_curr_fdbk.c ****   * @param  pHandle: Handler of the current instance of the PWM component.
 350:Src/pwm_curr_fdbk.c ****   */
 351:Src/pwm_curr_fdbk.c **** //cstat !MISRAC2012-Rule-8.13 !RED-func-no-effect
 352:Src/pwm_curr_fdbk.c **** __weak void PWMC_SwitchOnPWM(PWMC_Handle_t *pHandle)
 353:Src/pwm_curr_fdbk.c **** {
 737              		.loc 1 353 1 is_stmt 1 view -0
 738              		.cfi_startproc
 739              		@ args = 0, pretend = 0, frame = 0
 740              		@ frame_needed = 0, uses_anonymous_args = 0
 741              		.loc 1 353 1 is_stmt 0 view .LVU253
 742 0000 08B5     		push	{r3, lr}
 743              	.LCFI9:
 744              		.cfi_def_cfa_offset 8
 745              		.cfi_offset 3, -8
 746              		.cfi_offset 14, -4
 354:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
 355:Src/pwm_curr_fdbk.c ****   if (MC_NULL == pHandle)
 356:Src/pwm_curr_fdbk.c ****   {
 357:Src/pwm_curr_fdbk.c ****     /* Nothing to do */
 358:Src/pwm_curr_fdbk.c ****   }
 359:Src/pwm_curr_fdbk.c ****   else
 360:Src/pwm_curr_fdbk.c ****   {
 361:Src/pwm_curr_fdbk.c **** #endif
ARM GAS  /tmp/ccG2Pn7c.s 			page 23


 362:Src/pwm_curr_fdbk.c ****     pHandle->pFctSwitchOnPwm(pHandle);
 747              		.loc 1 362 5 is_stmt 1 view .LVU254
 748 0002 8368     		ldr	r3, [r0, #8]
 749 0004 9847     		blx	r3
 750              	.LVL64:
 363:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
 364:Src/pwm_curr_fdbk.c ****   }
 365:Src/pwm_curr_fdbk.c **** #endif
 366:Src/pwm_curr_fdbk.c **** }
 751              		.loc 1 366 1 is_stmt 0 view .LVU255
 752 0006 08BD     		pop	{r3, pc}
 753              		.cfi_endproc
 754              	.LFE1445:
 756              		.section	.text.PWMC_CurrentReadingCalibr,"ax",%progbits
 757              		.align	1
 758              		.weak	PWMC_CurrentReadingCalibr
 759              		.syntax unified
 760              		.thumb
 761              		.thumb_func
 762              		.fpu fpv4-sp-d16
 764              	PWMC_CurrentReadingCalibr:
 765              	.LVL65:
 766              	.LFB1446:
 367:Src/pwm_curr_fdbk.c **** 
 368:Src/pwm_curr_fdbk.c **** /**
 369:Src/pwm_curr_fdbk.c ****   * @brief  Calibrates ADC current conversions by reading the offset voltage
 370:Src/pwm_curr_fdbk.c ****   *         present on ADC pins when no motor current is flowing in.
 371:Src/pwm_curr_fdbk.c ****   *
 372:Src/pwm_curr_fdbk.c ****   * This function should be called before each motor start-up.
 373:Src/pwm_curr_fdbk.c ****   *
 374:Src/pwm_curr_fdbk.c ****   * @param  pHandle: Handler of the current instance of the PWM component.
 375:Src/pwm_curr_fdbk.c ****   * @param  action: Can be #CRC_START to initialize the offset calibration or
 376:Src/pwm_curr_fdbk.c ****   *         #CRC_EXEC to execute the offset calibration.
 377:Src/pwm_curr_fdbk.c ****   * @retval true if the current calibration has been completed, **false** if it is
 378:Src/pwm_curr_fdbk.c ****   *         still ongoing.
 379:Src/pwm_curr_fdbk.c ****   */
 380:Src/pwm_curr_fdbk.c **** __weak bool PWMC_CurrentReadingCalibr(PWMC_Handle_t *pHandle, CRCAction_t action)
 381:Src/pwm_curr_fdbk.c **** {
 767              		.loc 1 381 1 is_stmt 1 view -0
 768              		.cfi_startproc
 769              		@ args = 0, pretend = 0, frame = 0
 770              		@ frame_needed = 0, uses_anonymous_args = 0
 771              		.loc 1 381 1 is_stmt 0 view .LVU257
 772 0000 10B5     		push	{r4, lr}
 773              	.LCFI10:
 774              		.cfi_def_cfa_offset 8
 775              		.cfi_offset 4, -8
 776              		.cfi_offset 14, -4
 777 0002 0446     		mov	r4, r0
 382:Src/pwm_curr_fdbk.c ****   bool retVal = false;
 778              		.loc 1 382 3 is_stmt 1 view .LVU258
 779              	.LVL66:
 383:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
 384:Src/pwm_curr_fdbk.c ****   if (MC_NULL == pHandle)
 385:Src/pwm_curr_fdbk.c ****   {
 386:Src/pwm_curr_fdbk.c ****     /* Nothing to do */
 387:Src/pwm_curr_fdbk.c ****   }
ARM GAS  /tmp/ccG2Pn7c.s 			page 24


 388:Src/pwm_curr_fdbk.c ****   else
 389:Src/pwm_curr_fdbk.c ****   {
 390:Src/pwm_curr_fdbk.c **** #endif
 391:Src/pwm_curr_fdbk.c ****     if (CRC_START == action)
 780              		.loc 1 391 5 view .LVU259
 781              		.loc 1 391 8 is_stmt 0 view .LVU260
 782 0004 19B1     		cbz	r1, .L62
 392:Src/pwm_curr_fdbk.c ****     {
 393:Src/pwm_curr_fdbk.c ****       PWMC_SwitchOffPWM(pHandle);
 394:Src/pwm_curr_fdbk.c ****       pHandle->pFctCurrReadingCalib(pHandle);
 395:Src/pwm_curr_fdbk.c ****       retVal = true;
 396:Src/pwm_curr_fdbk.c ****     }
 397:Src/pwm_curr_fdbk.c ****     else if (CRC_EXEC == action)
 783              		.loc 1 397 10 is_stmt 1 view .LVU261
 784              		.loc 1 397 13 is_stmt 0 view .LVU262
 785 0006 0129     		cmp	r1, #1
 786 0008 08D0     		beq	.L63
 382:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
 787              		.loc 1 382 8 view .LVU263
 788 000a 0020     		movs	r0, #0
 789              	.LVL67:
 790              	.L57:
 398:Src/pwm_curr_fdbk.c ****     {
 399:Src/pwm_curr_fdbk.c ****       if (pHandle->OffCalibrWaitTimeCounter > 0u)
 400:Src/pwm_curr_fdbk.c ****       {
 401:Src/pwm_curr_fdbk.c ****         pHandle->OffCalibrWaitTimeCounter--;
 402:Src/pwm_curr_fdbk.c ****         if (0U == pHandle->OffCalibrWaitTimeCounter)
 403:Src/pwm_curr_fdbk.c ****         {
 404:Src/pwm_curr_fdbk.c ****           pHandle->pFctCurrReadingCalib(pHandle);
 405:Src/pwm_curr_fdbk.c ****           retVal = true;
 406:Src/pwm_curr_fdbk.c ****         }
 407:Src/pwm_curr_fdbk.c ****       }
 408:Src/pwm_curr_fdbk.c ****       else
 409:Src/pwm_curr_fdbk.c ****       {
 410:Src/pwm_curr_fdbk.c ****         retVal = true;
 411:Src/pwm_curr_fdbk.c ****       }
 412:Src/pwm_curr_fdbk.c ****     }
 413:Src/pwm_curr_fdbk.c ****     else
 414:Src/pwm_curr_fdbk.c ****     {
 415:Src/pwm_curr_fdbk.c ****       /* Nothing to do */
 416:Src/pwm_curr_fdbk.c ****     }
 791              		.loc 1 416 5 is_stmt 1 view .LVU264
 417:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
 418:Src/pwm_curr_fdbk.c ****   }
 419:Src/pwm_curr_fdbk.c **** #endif
 420:Src/pwm_curr_fdbk.c ****   return (retVal);
 792              		.loc 1 420 3 view .LVU265
 421:Src/pwm_curr_fdbk.c **** }
 793              		.loc 1 421 1 is_stmt 0 view .LVU266
 794 000c 10BD     		pop	{r4, pc}
 795              	.LVL68:
 796              	.L62:
 393:Src/pwm_curr_fdbk.c ****       pHandle->pFctCurrReadingCalib(pHandle);
 797              		.loc 1 393 7 is_stmt 1 view .LVU267
 798 000e FFF7FEFF 		bl	PWMC_SwitchOffPWM
 799              	.LVL69:
 394:Src/pwm_curr_fdbk.c ****       retVal = true;
ARM GAS  /tmp/ccG2Pn7c.s 			page 25


 800              		.loc 1 394 7 view .LVU268
 801 0012 E368     		ldr	r3, [r4, #12]
 802 0014 2046     		mov	r0, r4
 803 0016 9847     		blx	r3
 804              	.LVL70:
 395:Src/pwm_curr_fdbk.c ****     }
 805              		.loc 1 395 7 view .LVU269
 395:Src/pwm_curr_fdbk.c ****     }
 806              		.loc 1 395 14 is_stmt 0 view .LVU270
 807 0018 0120     		movs	r0, #1
 808 001a F7E7     		b	.L57
 809              	.LVL71:
 810              	.L63:
 399:Src/pwm_curr_fdbk.c ****       {
 811              		.loc 1 399 7 is_stmt 1 view .LVU271
 399:Src/pwm_curr_fdbk.c ****       {
 812              		.loc 1 399 18 is_stmt 0 view .LVU272
 813 001c B0F86030 		ldrh	r3, [r0, #96]
 399:Src/pwm_curr_fdbk.c ****       {
 814              		.loc 1 399 10 view .LVU273
 815 0020 43B1     		cbz	r3, .L59
 401:Src/pwm_curr_fdbk.c ****         if (0U == pHandle->OffCalibrWaitTimeCounter)
 816              		.loc 1 401 9 is_stmt 1 view .LVU274
 401:Src/pwm_curr_fdbk.c ****         if (0U == pHandle->OffCalibrWaitTimeCounter)
 817              		.loc 1 401 42 is_stmt 0 view .LVU275
 818 0022 013B     		subs	r3, r3, #1
 819 0024 9BB2     		uxth	r3, r3
 820 0026 A0F86030 		strh	r3, [r0, #96]	@ movhi
 402:Src/pwm_curr_fdbk.c ****         {
 821              		.loc 1 402 9 is_stmt 1 view .LVU276
 402:Src/pwm_curr_fdbk.c ****         {
 822              		.loc 1 402 12 is_stmt 0 view .LVU277
 823 002a 2BB9     		cbnz	r3, .L60
 404:Src/pwm_curr_fdbk.c ****           retVal = true;
 824              		.loc 1 404 11 is_stmt 1 view .LVU278
 825 002c C368     		ldr	r3, [r0, #12]
 826 002e 9847     		blx	r3
 827              	.LVL72:
 405:Src/pwm_curr_fdbk.c ****         }
 828              		.loc 1 405 11 view .LVU279
 405:Src/pwm_curr_fdbk.c ****         }
 829              		.loc 1 405 18 is_stmt 0 view .LVU280
 830 0030 0120     		movs	r0, #1
 831 0032 EBE7     		b	.L57
 832              	.LVL73:
 833              	.L59:
 410:Src/pwm_curr_fdbk.c ****       }
 834              		.loc 1 410 16 view .LVU281
 835 0034 0120     		movs	r0, #1
 836              	.LVL74:
 410:Src/pwm_curr_fdbk.c ****       }
 837              		.loc 1 410 16 view .LVU282
 838 0036 E9E7     		b	.L57
 839              	.LVL75:
 840              	.L60:
 382:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
 841              		.loc 1 382 8 view .LVU283
ARM GAS  /tmp/ccG2Pn7c.s 			page 26


 842 0038 0020     		movs	r0, #0
 843              	.LVL76:
 382:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
 844              		.loc 1 382 8 view .LVU284
 845 003a E7E7     		b	.L57
 846              		.cfi_endproc
 847              	.LFE1446:
 849              		.section	.text.PWMC_CalcPhaseCurrentsEst,"ax",%progbits
 850              		.align	1
 851              		.global	PWMC_CalcPhaseCurrentsEst
 852              		.syntax unified
 853              		.thumb
 854              		.thumb_func
 855              		.fpu fpv4-sp-d16
 857              	PWMC_CalcPhaseCurrentsEst:
 858              	.LVL77:
 859              	.LFB1448:
 422:Src/pwm_curr_fdbk.c **** 
 423:Src/pwm_curr_fdbk.c **** #if defined (CCMRAM)
 424:Src/pwm_curr_fdbk.c **** #if defined (__ICCARM__)
 425:Src/pwm_curr_fdbk.c **** #pragma location = ".ccmram"
 426:Src/pwm_curr_fdbk.c **** #elif defined (__CC_ARM) || defined(__GNUC__)
 427:Src/pwm_curr_fdbk.c **** __attribute__( ( section ( ".ccmram" ) ) )
 428:Src/pwm_curr_fdbk.c **** #endif
 429:Src/pwm_curr_fdbk.c **** #endif
 430:Src/pwm_curr_fdbk.c **** /**
 431:Src/pwm_curr_fdbk.c ****   * @brief  Sets a low pass filter.
 432:Src/pwm_curr_fdbk.c ****   *
 433:Src/pwm_curr_fdbk.c ****   * This function is called for setting low pass filter on Iq and Id, before getting
 434:Src/pwm_curr_fdbk.c ****   * transformed in Ia and Ib by the Reverse Park function.
 435:Src/pwm_curr_fdbk.c ****   *
 436:Src/pwm_curr_fdbk.c ****   * @param in: Value needing to be passed through the filter (Iq and Id).
 437:Src/pwm_curr_fdbk.c ****   * @param out_buf: LPF buffer.
 438:Src/pwm_curr_fdbk.c ****   * @param t: Low pass filter constant.
 439:Src/pwm_curr_fdbk.c ****   * @retval New value after the low pass filter.
 440:Src/pwm_curr_fdbk.c ****   */
 441:Src/pwm_curr_fdbk.c **** static inline int32_t PWMC_LowPassFilter(int32_t in, int32_t *out_buf, int32_t t)
 442:Src/pwm_curr_fdbk.c **** {
 443:Src/pwm_curr_fdbk.c ****   int32_t x;
 444:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
 445:Src/pwm_curr_fdbk.c ****   if (MC_NULL == out_buf)
 446:Src/pwm_curr_fdbk.c ****   {
 447:Src/pwm_curr_fdbk.c ****     x = 0;
 448:Src/pwm_curr_fdbk.c ****   }
 449:Src/pwm_curr_fdbk.c ****   else
 450:Src/pwm_curr_fdbk.c ****   {
 451:Src/pwm_curr_fdbk.c **** #endif
 452:Src/pwm_curr_fdbk.c **** #ifndef FULL_MISRA_C_COMPLIANCY_PWM_CURR
 453:Src/pwm_curr_fdbk.c ****     //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 454:Src/pwm_curr_fdbk.c ****     *out_buf = (*out_buf) + ((in - ((*out_buf) >> 15)) * t);
 455:Src/pwm_curr_fdbk.c ****     x = (*out_buf) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 456:Src/pwm_curr_fdbk.c **** #else
 457:Src/pwm_curr_fdbk.c ****     *out_buf = (*out_buf) + ((in - ((*out_buf) / 32768)) * t);
 458:Src/pwm_curr_fdbk.c ****     x = (*out_buf) / 32768;
 459:Src/pwm_curr_fdbk.c **** 
 460:Src/pwm_curr_fdbk.c **** #endif
 461:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
ARM GAS  /tmp/ccG2Pn7c.s 			page 27


 462:Src/pwm_curr_fdbk.c ****   }
 463:Src/pwm_curr_fdbk.c **** #endif
 464:Src/pwm_curr_fdbk.c ****   return (x);
 465:Src/pwm_curr_fdbk.c **** }
 466:Src/pwm_curr_fdbk.c **** 
 467:Src/pwm_curr_fdbk.c **** #if defined (CCMRAM)
 468:Src/pwm_curr_fdbk.c **** #if defined (__ICCARM__)
 469:Src/pwm_curr_fdbk.c **** #pragma location = ".ccmram"
 470:Src/pwm_curr_fdbk.c **** #elif defined (__CC_ARM) || defined(__GNUC__)
 471:Src/pwm_curr_fdbk.c **** __attribute__( ( section ( ".ccmram" ) ) )
 472:Src/pwm_curr_fdbk.c **** #endif
 473:Src/pwm_curr_fdbk.c **** #endif
 474:Src/pwm_curr_fdbk.c **** /**
 475:Src/pwm_curr_fdbk.c ****   * @brief  Converts input currents components Iqd into estimated
 476:Src/pwm_curr_fdbk.c ****   *         currents Ia, Ib and Ic.
 477:Src/pwm_curr_fdbk.c ****   *
 478:Src/pwm_curr_fdbk.c ****   * @param  pHandle: Handler of the current instance of the PWM component.
 479:Src/pwm_curr_fdbk.c ****   * @param  Iqd: Structure that will receive Iq and Id currents.
 480:Src/pwm_curr_fdbk.c ****   * @param  hElAngledpp: Electrical angle.
 481:Src/pwm_curr_fdbk.c ****   */
 482:Src/pwm_curr_fdbk.c **** void PWMC_CalcPhaseCurrentsEst(PWMC_Handle_t *pHandle, qd_t Iqd, int16_t hElAngledpp)
 483:Src/pwm_curr_fdbk.c **** {
 860              		.loc 1 483 1 is_stmt 1 view -0
 861              		.cfi_startproc
 862              		@ args = 0, pretend = 0, frame = 16
 863              		@ frame_needed = 0, uses_anonymous_args = 0
 864              		.loc 1 483 1 is_stmt 0 view .LVU286
 865 0000 10B5     		push	{r4, lr}
 866              	.LCFI11:
 867              		.cfi_def_cfa_offset 8
 868              		.cfi_offset 4, -8
 869              		.cfi_offset 14, -4
 870 0002 84B0     		sub	sp, sp, #16
 871              	.LCFI12:
 872              		.cfi_def_cfa_offset 24
 873 0004 0446     		mov	r4, r0
 874 0006 0191     		str	r1, [sp, #4]
 484:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
 485:Src/pwm_curr_fdbk.c ****   if (MC_NULL == pHandle)
 486:Src/pwm_curr_fdbk.c ****   {
 487:Src/pwm_curr_fdbk.c ****     /* Nothing to do */
 488:Src/pwm_curr_fdbk.c ****   }
 489:Src/pwm_curr_fdbk.c ****   else
 490:Src/pwm_curr_fdbk.c ****   {
 491:Src/pwm_curr_fdbk.c **** #endif
 492:Src/pwm_curr_fdbk.c ****     qd_t idq_ave;
 875              		.loc 1 492 5 is_stmt 1 view .LVU287
 493:Src/pwm_curr_fdbk.c ****     alphabeta_t ialpha_beta;
 876              		.loc 1 493 5 view .LVU288
 494:Src/pwm_curr_fdbk.c ****     int32_t temp1, temp2;
 877              		.loc 1 494 5 view .LVU289
 495:Src/pwm_curr_fdbk.c **** 
 496:Src/pwm_curr_fdbk.c ****     idq_ave.q = (int16_t)PWMC_LowPassFilter(Iqd.q, &(pHandle->LPFIqBuf), pHandle->LPFIqd_const);
 878              		.loc 1 496 5 view .LVU290
 879              		.loc 1 496 26 is_stmt 0 view .LVU291
 880 0008 B0F96EE0 		ldrsh	lr, [r0, #110]
 881              	.LVL78:
ARM GAS  /tmp/ccG2Pn7c.s 			page 28


 882              	.LBB18:
 883              	.LBI18:
 441:Src/pwm_curr_fdbk.c **** {
 884              		.loc 1 441 23 is_stmt 1 view .LVU292
 885              	.LBB19:
 443:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
 886              		.loc 1 443 3 view .LVU293
 454:Src/pwm_curr_fdbk.c ****     x = (*out_buf) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 887              		.loc 1 454 5 view .LVU294
 454:Src/pwm_curr_fdbk.c ****     x = (*out_buf) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 888              		.loc 1 454 17 is_stmt 0 view .LVU295
 889 000c 406B     		ldr	r0, [r0, #52]
 890              	.LVL79:
 454:Src/pwm_curr_fdbk.c ****     x = (*out_buf) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 891              		.loc 1 454 17 view .LVU296
 892              	.LBE19:
 893              	.LBE18:
 894              		.loc 1 496 26 view .LVU297
 895 000e 0FFA81FC 		sxth	ip, r1
 896              	.LBB21:
 897              	.LBB20:
 454:Src/pwm_curr_fdbk.c ****     x = (*out_buf) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 898              		.loc 1 454 34 view .LVU298
 899 0012 ACEBE03C 		sub	ip, ip, r0, asr #15
 454:Src/pwm_curr_fdbk.c ****     x = (*out_buf) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 900              		.loc 1 454 27 view .LVU299
 901 0016 0EFB0C00 		mla	r0, lr, ip, r0
 454:Src/pwm_curr_fdbk.c ****     x = (*out_buf) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 902              		.loc 1 454 14 view .LVU300
 903 001a 6063     		str	r0, [r4, #52]
 455:Src/pwm_curr_fdbk.c **** #else
 904              		.loc 1 455 5 is_stmt 1 view .LVU301
 905              	.LVL80:
 464:Src/pwm_curr_fdbk.c **** }
 906              		.loc 1 464 3 view .LVU302
 455:Src/pwm_curr_fdbk.c **** #else
 907              		.loc 1 455 7 is_stmt 0 view .LVU303
 908 001c C013     		asrs	r0, r0, #15
 909              	.LBE20:
 910              	.LBE21:
 911              		.loc 1 496 17 view .LVU304
 912 001e ADF80C00 		strh	r0, [sp, #12]	@ movhi
 497:Src/pwm_curr_fdbk.c ****     idq_ave.d = (int16_t)PWMC_LowPassFilter(Iqd.d, &(pHandle->LPFIdBuf), pHandle->LPFIqd_const);
 913              		.loc 1 497 5 is_stmt 1 view .LVU305
 914              	.LVL81:
 915              	.LBB22:
 916              	.LBI22:
 441:Src/pwm_curr_fdbk.c **** {
 917              		.loc 1 441 23 view .LVU306
 918              	.LBB23:
 443:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
 919              		.loc 1 443 3 view .LVU307
 454:Src/pwm_curr_fdbk.c ****     x = (*out_buf) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 920              		.loc 1 454 5 view .LVU308
 454:Src/pwm_curr_fdbk.c ****     x = (*out_buf) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 921              		.loc 1 454 17 is_stmt 0 view .LVU309
 922 0022 A36B     		ldr	r3, [r4, #56]
ARM GAS  /tmp/ccG2Pn7c.s 			page 29


 454:Src/pwm_curr_fdbk.c ****     x = (*out_buf) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 923              		.loc 1 454 48 view .LVU310
 924 0024 D813     		asrs	r0, r3, #15
 454:Src/pwm_curr_fdbk.c ****     x = (*out_buf) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 925              		.loc 1 454 34 view .LVU311
 926 0026 C0EB2140 		rsb	r0, r0, r1, asr #16
 454:Src/pwm_curr_fdbk.c ****     x = (*out_buf) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 927              		.loc 1 454 27 view .LVU312
 928 002a 0EFB0033 		mla	r3, lr, r0, r3
 454:Src/pwm_curr_fdbk.c ****     x = (*out_buf) >> 15; //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 929              		.loc 1 454 14 view .LVU313
 930 002e A363     		str	r3, [r4, #56]
 455:Src/pwm_curr_fdbk.c **** #else
 931              		.loc 1 455 5 is_stmt 1 view .LVU314
 932              	.LVL82:
 464:Src/pwm_curr_fdbk.c **** }
 933              		.loc 1 464 3 view .LVU315
 455:Src/pwm_curr_fdbk.c **** #else
 934              		.loc 1 455 7 is_stmt 0 view .LVU316
 935 0030 DB13     		asrs	r3, r3, #15
 936              	.LBE23:
 937              	.LBE22:
 938              		.loc 1 497 17 view .LVU317
 939 0032 ADF80E30 		strh	r3, [sp, #14]	@ movhi
 498:Src/pwm_curr_fdbk.c **** 
 499:Src/pwm_curr_fdbk.c ****     ialpha_beta = MCM_Rev_Park(idq_ave, hElAngledpp);
 940              		.loc 1 499 5 is_stmt 1 view .LVU318
 941              		.loc 1 499 19 is_stmt 0 view .LVU319
 942 0036 1146     		mov	r1, r2
 943 0038 0398     		ldr	r0, [sp, #12]
 944 003a FFF7FEFF 		bl	MCM_Rev_Park
 945              	.LVL83:
 946              		.loc 1 499 19 view .LVU320
 947 003e 03B2     		sxth	r3, r0
 948              	.LVL84:
 500:Src/pwm_curr_fdbk.c **** 
 501:Src/pwm_curr_fdbk.c ****     /* Reverse Clarke */
 502:Src/pwm_curr_fdbk.c **** 
 503:Src/pwm_curr_fdbk.c ****     /*Ia*/
 504:Src/pwm_curr_fdbk.c ****     pHandle->IaEst = ialpha_beta.alpha;
 949              		.loc 1 504 5 is_stmt 1 view .LVU321
 950              		.loc 1 504 20 is_stmt 0 view .LVU322
 951 0040 A4F86830 		strh	r3, [r4, #104]	@ movhi
 505:Src/pwm_curr_fdbk.c **** 
 506:Src/pwm_curr_fdbk.c ****     temp1 = - ialpha_beta.alpha;
 952              		.loc 1 506 5 is_stmt 1 view .LVU323
 953              	.LVL85:
 507:Src/pwm_curr_fdbk.c **** #ifndef FULL_MISRA_C_COMPLIANCY_PWM_CURR
 508:Src/pwm_curr_fdbk.c ****     //cstat !MISRAC2012-Rule-1.3_n !ATH-shift-neg !MISRAC2012-Rule-10.1_R6
 509:Src/pwm_curr_fdbk.c ****     temp2 = (int32_t)(ialpha_beta.beta) * ((int32_t)SQRT3FACTOR >> 15);
 954              		.loc 1 509 5 view .LVU324
 510:Src/pwm_curr_fdbk.c **** #else
 511:Src/pwm_curr_fdbk.c ****     temp2 = (int32_t)(ialpha_beta.beta) * (int32_t)SQRT3FACTOR / 32768;
 512:Src/pwm_curr_fdbk.c **** #endif
 513:Src/pwm_curr_fdbk.c **** 
 514:Src/pwm_curr_fdbk.c ****     /* Ib */
 515:Src/pwm_curr_fdbk.c ****     pHandle->IbEst = (int16_t)(temp1 - temp2)/2;
ARM GAS  /tmp/ccG2Pn7c.s 			page 30


 955              		.loc 1 515 5 view .LVU325
 506:Src/pwm_curr_fdbk.c **** #ifndef FULL_MISRA_C_COMPLIANCY_PWM_CURR
 956              		.loc 1 506 11 is_stmt 0 view .LVU326
 957 0044 5B42     		rsbs	r3, r3, #0
 958              	.LVL86:
 959              		.loc 1 515 38 view .LVU327
 960 0046 9BB2     		uxth	r3, r3
 961 0048 A3EB1042 		sub	r2, r3, r0, lsr #16
 962              		.loc 1 515 20 view .LVU328
 963 004c C2F3C031 		ubfx	r1, r2, #15, #1
 964 0050 01FA82F2 		sxtah	r2, r1, r2
 965 0054 5210     		asrs	r2, r2, #1
 966 0056 A4F86A20 		strh	r2, [r4, #106]	@ movhi
 516:Src/pwm_curr_fdbk.c **** 
 517:Src/pwm_curr_fdbk.c ****     /* Ic */
 518:Src/pwm_curr_fdbk.c ****     pHandle->IcEst = (int16_t)(temp1 + temp2)/2;
 967              		.loc 1 518 5 is_stmt 1 view .LVU329
 968              		.loc 1 518 38 is_stmt 0 view .LVU330
 969 005a 03EB1043 		add	r3, r3, r0, lsr #16
 970              		.loc 1 518 20 view .LVU331
 971 005e C3F3C030 		ubfx	r0, r3, #15, #1
 972 0062 00FA83F3 		sxtah	r3, r0, r3
 973 0066 5B10     		asrs	r3, r3, #1
 974 0068 A4F86C30 		strh	r3, [r4, #108]	@ movhi
 975              	.LVL87:
 519:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
 520:Src/pwm_curr_fdbk.c ****   }
 521:Src/pwm_curr_fdbk.c **** #endif
 522:Src/pwm_curr_fdbk.c **** }
 976              		.loc 1 522 1 view .LVU332
 977 006c 04B0     		add	sp, sp, #16
 978              	.LCFI13:
 979              		.cfi_def_cfa_offset 8
 980              		@ sp needed
 981 006e 10BD     		pop	{r4, pc}
 982              		.loc 1 522 1 view .LVU333
 983              		.cfi_endproc
 984              	.LFE1448:
 986              		.section	.text.PWMC_TurnOnLowSides,"ax",%progbits
 987              		.align	1
 988              		.weak	PWMC_TurnOnLowSides
 989              		.syntax unified
 990              		.thumb
 991              		.thumb_func
 992              		.fpu fpv4-sp-d16
 994              	PWMC_TurnOnLowSides:
 995              	.LVL88:
 996              	.LFB1449:
 523:Src/pwm_curr_fdbk.c **** 
 524:Src/pwm_curr_fdbk.c **** /**
 525:Src/pwm_curr_fdbk.c ****   * @brief  Switches power stage Low Sides transistors on.
 526:Src/pwm_curr_fdbk.c ****   *
 527:Src/pwm_curr_fdbk.c ****   * This function is meant for charging boot capacitors of the driving
 528:Src/pwm_curr_fdbk.c ****   * section. It has to be called on each motor start-up when using high
 529:Src/pwm_curr_fdbk.c ****   * voltage drivers.
 530:Src/pwm_curr_fdbk.c ****   *
 531:Src/pwm_curr_fdbk.c ****   * @param  pHandle: Handler of the current instance of the PWM component.
ARM GAS  /tmp/ccG2Pn7c.s 			page 31


 532:Src/pwm_curr_fdbk.c ****   * @param  ticks: Timer ticks value to be applied.
 533:Src/pwm_curr_fdbk.c ****   *                Min value: 0 (low sides ON)
 534:Src/pwm_curr_fdbk.c ****   *                Max value: PWM_PERIOD_CYCLES/2 (low sides OFF)
 535:Src/pwm_curr_fdbk.c ****   */
 536:Src/pwm_curr_fdbk.c **** //cstat !MISRAC2012-Rule-8.13 !RED-func-no-effect
 537:Src/pwm_curr_fdbk.c **** __weak void PWMC_TurnOnLowSides(PWMC_Handle_t *pHandle, uint32_t ticks)
 538:Src/pwm_curr_fdbk.c **** {
 997              		.loc 1 538 1 is_stmt 1 view -0
 998              		.cfi_startproc
 999              		@ args = 0, pretend = 0, frame = 0
 1000              		@ frame_needed = 0, uses_anonymous_args = 0
 1001              		.loc 1 538 1 is_stmt 0 view .LVU335
 1002 0000 08B5     		push	{r3, lr}
 1003              	.LCFI14:
 1004              		.cfi_def_cfa_offset 8
 1005              		.cfi_offset 3, -8
 1006              		.cfi_offset 14, -4
 539:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
 540:Src/pwm_curr_fdbk.c ****   if (MC_NULL == pHandle)
 541:Src/pwm_curr_fdbk.c ****   {
 542:Src/pwm_curr_fdbk.c ****     /* Nothing to do */
 543:Src/pwm_curr_fdbk.c ****   }
 544:Src/pwm_curr_fdbk.c ****   else
 545:Src/pwm_curr_fdbk.c ****   {
 546:Src/pwm_curr_fdbk.c **** #endif
 547:Src/pwm_curr_fdbk.c ****     pHandle->pFctTurnOnLowSides(pHandle, ticks);
 1007              		.loc 1 547 5 is_stmt 1 view .LVU336
 1008 0002 0369     		ldr	r3, [r0, #16]
 1009 0004 9847     		blx	r3
 1010              	.LVL89:
 548:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
 549:Src/pwm_curr_fdbk.c ****   }
 550:Src/pwm_curr_fdbk.c **** #endif
 551:Src/pwm_curr_fdbk.c **** }
 1011              		.loc 1 551 1 is_stmt 0 view .LVU337
 1012 0006 08BD     		pop	{r3, pc}
 1013              		.cfi_endproc
 1014              	.LFE1449:
 1016              		.section	.text.PWMC_OCP_Handler,"ax",%progbits
 1017              		.align	1
 1018              		.weak	PWMC_OCP_Handler
 1019              		.syntax unified
 1020              		.thumb
 1021              		.thumb_func
 1022              		.fpu fpv4-sp-d16
 1024              	PWMC_OCP_Handler:
 1025              	.LVL90:
 1026              	.LFB1450:
 552:Src/pwm_curr_fdbk.c **** 
 553:Src/pwm_curr_fdbk.c **** #if defined (CCMRAM)
 554:Src/pwm_curr_fdbk.c **** #if defined (__ICCARM__)
 555:Src/pwm_curr_fdbk.c **** #pragma location = ".ccmram"
 556:Src/pwm_curr_fdbk.c **** #elif defined (__CC_ARM) || defined(__GNUC__)
 557:Src/pwm_curr_fdbk.c **** __attribute__((section(".ccmram")))
 558:Src/pwm_curr_fdbk.c **** #endif
 559:Src/pwm_curr_fdbk.c **** #endif
 560:Src/pwm_curr_fdbk.c **** /*
ARM GAS  /tmp/ccG2Pn7c.s 			page 32


 561:Src/pwm_curr_fdbk.c ****   * @brief  Manages HW overcurrent protection.
 562:Src/pwm_curr_fdbk.c ****   *
 563:Src/pwm_curr_fdbk.c ****   * @param  pHandle: Handler of the current instance of the PWM component.
 564:Src/pwm_curr_fdbk.c ****   */
 565:Src/pwm_curr_fdbk.c **** __weak void *PWMC_OCP_Handler(PWMC_Handle_t *pHandle)
 566:Src/pwm_curr_fdbk.c **** {
 1027              		.loc 1 566 1 is_stmt 1 view -0
 1028              		.cfi_startproc
 1029              		@ args = 0, pretend = 0, frame = 0
 1030              		@ frame_needed = 0, uses_anonymous_args = 0
 1031              		@ link register save eliminated.
 567:Src/pwm_curr_fdbk.c ****   void *tempPointer; //cstat !MISRAC2012-Rule-8.13
 1032              		.loc 1 567 3 view .LVU339
 568:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
 569:Src/pwm_curr_fdbk.c ****   if (MC_NULL == pHandle)
 570:Src/pwm_curr_fdbk.c ****   {
 571:Src/pwm_curr_fdbk.c ****     tempPointer = MC_NULL;
 572:Src/pwm_curr_fdbk.c ****   }
 573:Src/pwm_curr_fdbk.c ****   else
 574:Src/pwm_curr_fdbk.c ****   {
 575:Src/pwm_curr_fdbk.c **** #endif
 576:Src/pwm_curr_fdbk.c ****     if (false == pHandle->BrakeActionLock)
 1033              		.loc 1 576 5 view .LVU340
 1034              		.loc 1 576 8 is_stmt 0 view .LVU341
 1035 0000 90F88330 		ldrb	r3, [r0, #131]	@ zero_extendqisi2
 1036 0004 1BB9     		cbnz	r3, .L69
 577:Src/pwm_curr_fdbk.c ****     {
 578:Src/pwm_curr_fdbk.c ****       if (ES_GPIO == pHandle->LowSideOutputs)
 1037              		.loc 1 578 7 is_stmt 1 view .LVU342
 1038              		.loc 1 578 10 is_stmt 0 view .LVU343
 1039 0006 90F87B30 		ldrb	r3, [r0, #123]	@ zero_extendqisi2
 1040 000a 022B     		cmp	r3, #2
 1041 000c 04D0     		beq	.L70
 1042              	.L69:
 579:Src/pwm_curr_fdbk.c ****       {
 580:Src/pwm_curr_fdbk.c ****         LL_GPIO_ResetOutputPin(pHandle->pwm_en_u_port, pHandle->pwm_en_u_pin);
 581:Src/pwm_curr_fdbk.c ****         LL_GPIO_ResetOutputPin(pHandle->pwm_en_v_port, pHandle->pwm_en_v_pin);
 582:Src/pwm_curr_fdbk.c ****         LL_GPIO_ResetOutputPin(pHandle->pwm_en_w_port, pHandle->pwm_en_w_pin);
 583:Src/pwm_curr_fdbk.c ****       }
 584:Src/pwm_curr_fdbk.c ****       else
 585:Src/pwm_curr_fdbk.c ****       {
 586:Src/pwm_curr_fdbk.c ****         /* Nothing to do */
 587:Src/pwm_curr_fdbk.c ****       }
 588:Src/pwm_curr_fdbk.c ****     }
 589:Src/pwm_curr_fdbk.c ****     else
 590:Src/pwm_curr_fdbk.c ****     {
 591:Src/pwm_curr_fdbk.c ****       /* Nothing to do */
 592:Src/pwm_curr_fdbk.c ****     }
 1043              		.loc 1 592 5 is_stmt 1 view .LVU344
 593:Src/pwm_curr_fdbk.c ****     pHandle->OverCurrentFlag = true;
 1044              		.loc 1 593 5 view .LVU345
 1045              		.loc 1 593 30 is_stmt 0 view .LVU346
 1046 000e 0123     		movs	r3, #1
 1047 0010 80F88030 		strb	r3, [r0, #128]
 594:Src/pwm_curr_fdbk.c ****     tempPointer = &(pHandle->Motor);
 1048              		.loc 1 594 5 is_stmt 1 view .LVU347
 1049              	.LVL91:
ARM GAS  /tmp/ccG2Pn7c.s 			page 33


 595:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
 596:Src/pwm_curr_fdbk.c ****   }
 597:Src/pwm_curr_fdbk.c **** #endif
 598:Src/pwm_curr_fdbk.c ****   return (tempPointer);
 1050              		.loc 1 598 3 view .LVU348
 599:Src/pwm_curr_fdbk.c **** }
 1051              		.loc 1 599 1 is_stmt 0 view .LVU349
 1052 0014 7830     		adds	r0, r0, #120
 1053              	.LVL92:
 1054              		.loc 1 599 1 view .LVU350
 1055 0016 7047     		bx	lr
 1056              	.LVL93:
 1057              	.L70:
 580:Src/pwm_curr_fdbk.c ****         LL_GPIO_ResetOutputPin(pHandle->pwm_en_v_port, pHandle->pwm_en_v_pin);
 1058              		.loc 1 580 9 is_stmt 1 view .LVU351
 1059 0018 C36B     		ldr	r3, [r0, #60]
 1060 001a B0F84820 		ldrh	r2, [r0, #72]
 1061              	.LVL94:
 1062              	.LBB24:
 1063              	.LBI24:
 1064              		.file 2 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h"
   1:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
   2:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   ******************************************************************************
   3:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @file    stm32g4xx_ll_gpio.h
   4:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @author  MCD Application Team
   5:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief   Header file of GPIO LL module.
   6:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   ******************************************************************************
   7:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @attention
   8:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *
   9:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * Copyright (c) 2019 STMicroelectronics.
  10:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * All rights reserved.
  11:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *
  12:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * in the root directory of this software component.
  14:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *
  16:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   ******************************************************************************
  17:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
  18:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  19:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  20:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #ifndef STM32G4xx_LL_GPIO_H
  21:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define STM32G4xx_LL_GPIO_H
  22:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  23:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #ifdef __cplusplus
  24:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** extern "C" {
  25:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #endif
  26:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  27:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Includes ------------------------------------------------------------------*/
  28:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #include "stm32g4xx.h"
  29:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  30:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @addtogroup STM32G4xx_LL_Driver
  31:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
  32:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
  33:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  34:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #if defined (GPIOA) || defined (GPIOB) || defined (GPIOC) || defined (GPIOD) || defined (GPIOE) || 
  35:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  36:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL GPIO
ARM GAS  /tmp/ccG2Pn7c.s 			page 34


  37:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
  38:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
  39:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** MISRA C:2012 deviation rule has been granted for following rules:
  40:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * Rule-18.1_d - Medium: Array pointer `GPIOx' is accessed with index [..,..]
  41:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * which may be out of array bounds [..,UNKNOWN] in following APIs:
  42:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * LL_GPIO_GetAFPin_0_7
  43:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * LL_GPIO_SetAFPin_0_7
  44:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * LL_GPIO_SetAFPin_8_15
  45:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * LL_GPIO_GetAFPin_8_15
  46:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
  47:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  48:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Private types -------------------------------------------------------------*/
  49:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Private variables ---------------------------------------------------------*/
  50:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Private constants ---------------------------------------------------------*/
  51:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Private macros ------------------------------------------------------------*/
  52:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #if defined(USE_FULL_LL_DRIVER)
  53:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Private_Macros GPIO Private Macros
  54:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
  55:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
  56:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  57:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
  58:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
  59:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
  60:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #endif /*USE_FULL_LL_DRIVER*/
  61:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  62:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Exported types ------------------------------------------------------------*/
  63:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #if defined(USE_FULL_LL_DRIVER)
  64:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_ES_INIT GPIO Exported Init structures
  65:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
  66:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
  67:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  68:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
  69:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief LL GPIO Init Structure definition
  70:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
  71:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** typedef struct
  72:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
  73:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   uint32_t Pin;          /*!< Specifies the GPIO pins to be configured.
  74:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               This parameter can be any value of @ref GPIO_LL_EC_PIN */
  75:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  76:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   uint32_t Mode;         /*!< Specifies the operating mode for the selected pins.
  77:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_MODE.
  78:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  79:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  80:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  81:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   uint32_t Speed;        /*!< Specifies the speed for the selected pins.
  82:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_SPEED.
  83:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  84:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  85:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  86:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   uint32_t OutputType;   /*!< Specifies the operating output type for the selected pins.
  87:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_OUTPUT.
  88:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  89:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  90:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  91:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   uint32_t Pull;         /*!< Specifies the operating Pull-up/Pull down for the selected pins.
  92:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_PULL.
  93:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
ARM GAS  /tmp/ccG2Pn7c.s 			page 35


  94:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
  95:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  96:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   uint32_t Alternate;    /*!< Specifies the Peripheral to be connected to the selected pins.
  97:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               This parameter can be a value of @ref GPIO_LL_EC_AF.
  98:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
  99:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                               GPIO HW configuration can be modified afterwards using unitary functi
 100:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** } LL_GPIO_InitTypeDef;
 101:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 102:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 103:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 104:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 105:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #endif /* USE_FULL_LL_DRIVER */
 106:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 107:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Exported constants --------------------------------------------------------*/
 108:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Constants GPIO Exported Constants
 109:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 110:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 111:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 112:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_PIN PIN
 113:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 114:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 115:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_0                      GPIO_BSRR_BS0 /*!< Select pin 0 */
 116:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_1                      GPIO_BSRR_BS1 /*!< Select pin 1 */
 117:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_2                      GPIO_BSRR_BS2 /*!< Select pin 2 */
 118:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_3                      GPIO_BSRR_BS3 /*!< Select pin 3 */
 119:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_4                      GPIO_BSRR_BS4 /*!< Select pin 4 */
 120:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_5                      GPIO_BSRR_BS5 /*!< Select pin 5 */
 121:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_6                      GPIO_BSRR_BS6 /*!< Select pin 6 */
 122:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_7                      GPIO_BSRR_BS7 /*!< Select pin 7 */
 123:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_8                      GPIO_BSRR_BS8 /*!< Select pin 8 */
 124:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_9                      GPIO_BSRR_BS9 /*!< Select pin 9 */
 125:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_10                     GPIO_BSRR_BS10 /*!< Select pin 10 */
 126:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_11                     GPIO_BSRR_BS11 /*!< Select pin 11 */
 127:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_12                     GPIO_BSRR_BS12 /*!< Select pin 12 */
 128:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_13                     GPIO_BSRR_BS13 /*!< Select pin 13 */
 129:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_14                     GPIO_BSRR_BS14 /*!< Select pin 14 */
 130:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_15                     GPIO_BSRR_BS15 /*!< Select pin 15 */
 131:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PIN_ALL                    (GPIO_BSRR_BS0 | GPIO_BSRR_BS1  | GPIO_BSRR_BS2  | \
 132:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                                            GPIO_BSRR_BS3  | GPIO_BSRR_BS4  | GPIO_BSRR_BS5  | \
 133:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                                            GPIO_BSRR_BS6  | GPIO_BSRR_BS7  | GPIO_BSRR_BS8  | \
 134:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                                            GPIO_BSRR_BS9  | GPIO_BSRR_BS10 | GPIO_BSRR_BS11 | \
 135:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                                            GPIO_BSRR_BS12 | GPIO_BSRR_BS13 | GPIO_BSRR_BS14 | \
 136:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                                            GPIO_BSRR_BS15) /*!< Select all pins */
 137:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 138:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 139:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 140:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 141:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_MODE Mode
 142:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 143:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 144:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_MODE_INPUT                 (0x00000000U) /*!< Select input mode */
 145:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_MODE_OUTPUT                GPIO_MODER_MODE0_0  /*!< Select output mode */
 146:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_MODE_ALTERNATE             GPIO_MODER_MODE0_1  /*!< Select alternate function mode 
 147:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_MODE_ANALOG                GPIO_MODER_MODE0    /*!< Select analog mode */
 148:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 149:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 150:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
ARM GAS  /tmp/ccG2Pn7c.s 			page 36


 151:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 152:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_OUTPUT Output Type
 153:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 154:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 155:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_OUTPUT_PUSHPULL            (0x00000000U) /*!< Select push-pull as output type */
 156:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_OUTPUT_OPENDRAIN           GPIO_OTYPER_OT0 /*!< Select open-drain as output type */
 157:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 158:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 159:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 160:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 161:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_SPEED Output Speed
 162:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 163:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 164:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_LOW             (0x00000000U) /*!< Select I/O low output speed    */
 165:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_MEDIUM          GPIO_OSPEEDR_OSPEED0_0 /*!< Select I/O medium output spe
 166:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_HIGH            GPIO_OSPEEDR_OSPEED0_1 /*!< Select I/O fast output speed
 167:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FREQ_VERY_HIGH       GPIO_OSPEEDR_OSPEED0   /*!< Select I/O high output speed
 168:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 169:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 170:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 171:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_LOW                  LL_GPIO_SPEED_FREQ_LOW
 172:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_MEDIUM               LL_GPIO_SPEED_FREQ_MEDIUM
 173:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_FAST                 LL_GPIO_SPEED_FREQ_HIGH
 174:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_SPEED_HIGH                 LL_GPIO_SPEED_FREQ_VERY_HIGH
 175:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 176:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_PULL Pull Up Pull Down
 177:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 178:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 179:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PULL_NO                    (0x00000000U) /*!< Select I/O no pull */
 180:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PULL_UP                    GPIO_PUPDR_PUPD0_0 /*!< Select I/O pull up */
 181:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_PULL_DOWN                  GPIO_PUPDR_PUPD0_1 /*!< Select I/O pull down */
 182:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 183:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 184:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 185:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 186:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EC_AF Alternate Function
 187:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 188:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 189:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_0                       (0x0000000U) /*!< Select alternate function 0 */
 190:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_1                       (0x0000001U) /*!< Select alternate function 1 */
 191:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_2                       (0x0000002U) /*!< Select alternate function 2 */
 192:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_3                       (0x0000003U) /*!< Select alternate function 3 */
 193:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_4                       (0x0000004U) /*!< Select alternate function 4 */
 194:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_5                       (0x0000005U) /*!< Select alternate function 5 */
 195:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_6                       (0x0000006U) /*!< Select alternate function 6 */
 196:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_7                       (0x0000007U) /*!< Select alternate function 7 */
 197:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_8                       (0x0000008U) /*!< Select alternate function 8 */
 198:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_9                       (0x0000009U) /*!< Select alternate function 9 */
 199:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_10                      (0x000000AU) /*!< Select alternate function 10 */
 200:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_11                      (0x000000BU) /*!< Select alternate function 11 */
 201:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_12                      (0x000000CU) /*!< Select alternate function 12 */
 202:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_13                      (0x000000DU) /*!< Select alternate function 13 */
 203:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_14                      (0x000000EU) /*!< Select alternate function 14 */
 204:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_AF_15                      (0x000000FU) /*!< Select alternate function 15 */
 205:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 206:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 207:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
ARM GAS  /tmp/ccG2Pn7c.s 			page 37


 208:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 209:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 210:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 211:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 212:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 213:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Exported macro ------------------------------------------------------------*/
 214:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Macros GPIO Exported Macros
 215:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 216:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 217:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 218:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EM_WRITE_READ Common Write and read registers Macros
 219:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 220:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 221:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 222:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 223:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Write a value in GPIO register
 224:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  __INSTANCE__ GPIO Instance
 225:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  __REG__ Register to be written
 226:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  __VALUE__ Value to be written in the register
 227:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 228:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 229:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_WriteReg(__INSTANCE__, __REG__, __VALUE__) WRITE_REG(__INSTANCE__->__REG__, (__VALU
 230:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 231:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 232:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Read a value in GPIO register
 233:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  __INSTANCE__ GPIO Instance
 234:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  __REG__ Register to be read
 235:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval Register value
 236:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 237:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** #define LL_GPIO_ReadReg(__INSTANCE__, __REG__) READ_REG(__INSTANCE__->__REG__)
 238:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 239:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 240:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 241:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 242:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 243:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 244:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 245:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 246:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /* Exported functions --------------------------------------------------------*/
 247:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_Exported_Functions GPIO Exported Functions
 248:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 249:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 250:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 251:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EF_Port_Configuration Port Configuration
 252:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 253:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 254:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 255:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 256:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Configure gpio mode for a dedicated pin on dedicated port.
 257:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   I/O mode can be Input mode, General purpose output, Alternate function mode or Analog.
 258:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 259:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll MODER        MODEy         LL_GPIO_SetPinMode
 260:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 261:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 262:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 263:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 264:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
ARM GAS  /tmp/ccG2Pn7c.s 			page 38


 265:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 266:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 267:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 268:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 269:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 270:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 271:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 272:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 273:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 274:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 275:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 276:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 277:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 278:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Mode This parameter can be one of the following values:
 279:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_INPUT
 280:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_OUTPUT
 281:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ALTERNATE
 282:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ANALOG
 283:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 284:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 285:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
 286:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 287:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(P
 288:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 289:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 290:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 291:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return gpio mode for a dedicated pin on dedicated port.
 292:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   I/O mode can be Input mode, General purpose output, Alternate function mode or Analog.
 293:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 294:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll MODER        MODEy         LL_GPIO_GetPinMode
 295:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 296:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 297:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 298:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 299:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 300:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 301:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 302:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 303:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 304:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 305:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 306:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 307:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 308:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 309:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 310:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 311:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 312:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 313:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 314:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_INPUT
 315:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_OUTPUT
 316:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ALTERNATE
 317:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_MODE_ANALOG
 318:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 319:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin)
 320:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 321:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->MODER,
ARM GAS  /tmp/ccG2Pn7c.s 			page 39


 322:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                              (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin) 
 323:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 324:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 325:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 326:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Configure gpio output type for several pins on dedicated port.
 327:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Output type as to be set when gpio pin is in output or
 328:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         alternate modes. Possible type are Push-pull or Open-drain.
 329:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll OTYPER       OTy           LL_GPIO_SetPinOutputType
 330:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 331:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 332:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 333:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 334:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 335:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 336:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 337:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 338:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 339:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 340:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 341:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 342:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 343:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 344:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 345:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 346:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 347:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 348:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 349:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  OutputType This parameter can be one of the following values:
 350:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
 351:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
 352:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 353:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 354:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t Outpu
 355:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 356:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 357:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 358:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 359:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 360:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return gpio output type for several pins on dedicated port.
 361:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Output type as to be set when gpio pin is in output or
 362:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         alternate modes. Possible type are Push-pull or Open-drain.
 363:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 364:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll OTYPER       OTy           LL_GPIO_GetPinOutputType
 365:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 366:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 367:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 368:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 369:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 370:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 371:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 372:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 373:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 374:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 375:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 376:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 377:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 378:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
ARM GAS  /tmp/ccG2Pn7c.s 			page 40


 379:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 380:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 381:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 382:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 383:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 384:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 385:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
 386:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
 387:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 388:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t Pin)
 389:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 390:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->OTYPER, Pin) >> POSITION_VAL(Pin));
 391:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 392:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 393:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 394:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Configure gpio speed for a dedicated pin on dedicated port.
 395:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   I/O speed can be Low, Medium, Fast or High speed.
 396:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 397:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Refer to datasheet for frequency specifications and the power
 398:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         supply and load conditions for each speed.
 399:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll OSPEEDR      OSPEEDy       LL_GPIO_SetPinSpeed
 400:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 401:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 402:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 403:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 404:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 405:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 406:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 407:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 408:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 409:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 410:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 411:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 412:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 413:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 414:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 415:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 416:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 417:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 418:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Speed This parameter can be one of the following values:
 419:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_LOW
 420:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
 421:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
 422:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
 423:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 424:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 425:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
 426:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 427:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 428:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****              (Speed << (POSITION_VAL(Pin) * 2U)));
 429:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 430:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 431:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 432:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return gpio speed for a dedicated pin on dedicated port.
 433:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   I/O speed can be Low, Medium, Fast or High speed.
 434:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 435:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Refer to datasheet for frequency specifications and the power
ARM GAS  /tmp/ccG2Pn7c.s 			page 41


 436:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         supply and load conditions for each speed.
 437:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll OSPEEDR      OSPEEDy       LL_GPIO_GetPinSpeed
 438:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 439:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 440:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 441:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 442:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 443:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 444:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 445:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 446:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 447:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 448:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 449:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 450:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 451:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 452:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 453:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 454:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 455:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 456:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 457:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_LOW
 458:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
 459:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
 460:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_SPEED_FREQ_VERY_HIGH
 461:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 462:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin)
 463:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 464:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->OSPEEDR,
 465:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                              (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(P
 466:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 467:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 468:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 469:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Configure gpio pull-up or pull-down for a dedicated pin on a dedicated port.
 470:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 471:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll PUPDR        PUPDy         LL_GPIO_SetPinPull
 472:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 473:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 474:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 475:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 476:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 477:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 478:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 479:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 480:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 481:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 482:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 483:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 484:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 485:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 486:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 487:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 488:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 489:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 490:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pull This parameter can be one of the following values:
 491:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_NO
 492:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_UP
ARM GAS  /tmp/ccG2Pn7c.s 			page 42


 493:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_DOWN
 494:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 495:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 496:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
 497:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 498:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(P
 499:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 500:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 501:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 502:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return gpio pull-up or pull-down for a dedicated pin on a dedicated port
 503:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 504:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll PUPDR        PUPDy         LL_GPIO_GetPinPull
 505:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 506:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 507:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 508:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 509:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 510:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 511:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 512:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 513:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 514:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 515:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 516:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 517:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 518:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 519:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 520:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 521:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 522:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 523:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 524:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_NO
 525:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_UP
 526:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PULL_DOWN
 527:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 528:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin)
 529:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 530:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->PUPDR,
 531:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                              (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U))) >> (POSITION_VAL(Pin) 
 532:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 533:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 534:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 535:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Configure gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port.
 536:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 537:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 538:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll AFRL         AFSELy        LL_GPIO_SetAFPin_0_7
 539:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 540:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 541:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 542:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 543:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 544:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 545:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 546:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 547:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 548:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 549:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Alternate This parameter can be one of the following values:
ARM GAS  /tmp/ccG2Pn7c.s 			page 43


 550:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 551:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 552:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 553:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 554:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 555:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 556:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 557:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 558:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 559:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 560:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 561:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 562:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 563:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 564:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 565:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 566:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 567:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 568:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
 569:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 570:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 571:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****              (Alternate << (POSITION_VAL(Pin) * 4U)));
 572:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 573:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 574:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 575:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return gpio alternate function of a dedicated pin from 0 to 7 for a dedicated port.
 576:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll AFRL         AFSELy        LL_GPIO_GetAFPin_0_7
 577:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 578:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 579:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 580:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 581:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 582:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 583:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 584:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 585:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 586:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 587:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 588:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 589:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 590:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 591:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 592:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 593:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 594:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 595:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 596:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 597:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 598:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 599:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 600:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 601:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 602:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 603:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 604:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 605:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin)
 606:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
ARM GAS  /tmp/ccG2Pn7c.s 			page 44


 607:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->AFR[0],
 608:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                              (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U))) >> (POSITION_VAL(Pin) 
 609:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 610:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 611:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 612:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Configure gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port.
 613:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 614:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Warning: only one pin can be passed as parameter.
 615:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll AFRH         AFSELy        LL_GPIO_SetAFPin_8_15
 616:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 617:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 618:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 619:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 620:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 621:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 622:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 623:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 624:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 625:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 626:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Alternate This parameter can be one of the following values:
 627:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 628:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 629:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 630:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 631:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 632:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 633:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 634:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 635:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 636:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 637:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 638:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 639:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 640:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 641:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 642:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 643:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 644:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 645:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
 646:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 647:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 648:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****              (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
 649:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 650:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 651:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 652:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return gpio alternate function of a dedicated pin from 8 to 15 for a dedicated port.
 653:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Possible values are from AF0 to AF15 depending on target.
 654:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll AFRH         AFSELy        LL_GPIO_GetAFPin_8_15
 655:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 656:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  Pin This parameter can be one of the following values:
 657:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 658:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 659:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 660:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 661:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 662:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 663:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
ARM GAS  /tmp/ccG2Pn7c.s 			page 45


 664:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 665:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval Returned value can be one of the following values:
 666:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_0
 667:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_1
 668:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_2
 669:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_3
 670:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_4
 671:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_5
 672:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_6
 673:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_7
 674:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_8
 675:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_9
 676:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_10
 677:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_11
 678:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_12
 679:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_13
 680:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_14
 681:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_AF_15
 682:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 683:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_GetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin)
 684:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 685:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_BIT(GPIOx->AFR[1],
 686:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****                              (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U))) >> (POSITION_VAL
 687:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 688:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 689:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 690:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 691:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Lock configuration of several pins for a dedicated port.
 692:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   When the lock sequence has been applied on a port bit, the
 693:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         value of this port bit can no longer be modified until the
 694:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         next reset.
 695:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @note   Each lock bit freezes a specific configuration register
 696:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         (control and alternate function registers).
 697:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll LCKR         LCKK          LL_GPIO_LockPin
 698:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 699:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 700:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 701:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 702:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 703:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 704:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 705:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 706:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 707:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 708:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 709:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 710:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 711:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 712:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 713:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 714:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 715:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 716:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 717:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 718:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 719:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_LockPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 720:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
ARM GAS  /tmp/ccG2Pn7c.s 			page 46


 721:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   __IO uint32_t temp;
 722:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 723:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, PinMask);
 724:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   WRITE_REG(GPIOx->LCKR, GPIO_LCKR_LCKK | PinMask);
 725:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   /* Read LCKR register. This read is mandatory to complete key lock sequence */
 726:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   temp = READ_REG(GPIOx->LCKR);
 727:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   (void) temp;
 728:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 729:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 730:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 731:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return 1 if all pins passed as parameter, of a dedicated port, are locked. else Return 
 732:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll LCKR         LCKy          LL_GPIO_IsPinLocked
 733:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 734:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 735:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 736:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 737:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 738:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 739:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 740:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 741:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 742:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 743:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 744:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 745:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 746:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 747:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 748:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 749:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 750:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 751:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 752:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 753:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 754:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsPinLocked(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 755:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 756:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return ((READ_BIT(GPIOx->LCKR, PinMask) == (PinMask)) ? 1UL : 0UL);
 757:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 758:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 759:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 760:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return 1 if one of the pin of a dedicated port is locked. else return 0.
 761:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll LCKR         LCKK          LL_GPIO_IsAnyPinLocked
 762:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 763:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 764:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 765:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsAnyPinLocked(GPIO_TypeDef *GPIOx)
 766:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 767:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return ((READ_BIT(GPIOx->LCKR, GPIO_LCKR_LCKK) == (GPIO_LCKR_LCKK)) ? 1UL : 0UL);
 768:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 769:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 770:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 771:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @}
 772:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 773:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 774:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /** @defgroup GPIO_LL_EF_Data_Access Data Access
 775:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @{
 776:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 777:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
ARM GAS  /tmp/ccG2Pn7c.s 			page 47


 778:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 779:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return full input data register value for a dedicated port.
 780:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll IDR          IDy           LL_GPIO_ReadInputPort
 781:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 782:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval Input data register value of port
 783:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 784:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_ReadInputPort(GPIO_TypeDef *GPIOx)
 785:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 786:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_REG(GPIOx->IDR));
 787:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 788:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 789:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 790:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return if input data level for several pins of dedicated port is high or low.
 791:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll IDR          IDy           LL_GPIO_IsInputPinSet
 792:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 793:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 794:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 795:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 796:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 797:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 798:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 799:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 800:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 801:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 802:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 803:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 804:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 805:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 806:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 807:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 808:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 809:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 810:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 811:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 812:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 813:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 814:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 815:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 816:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 817:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 818:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 819:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Write output data register for the port.
 820:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_WriteOutputPort
 821:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 822:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  PortValue Level value for each pin of the port
 823:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 824:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 825:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_WriteOutputPort(GPIO_TypeDef *GPIOx, uint32_t PortValue)
 826:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 827:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   WRITE_REG(GPIOx->ODR, PortValue);
 828:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 829:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 830:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 831:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return full output data register value for a dedicated port.
 832:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_ReadOutputPort
 833:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 834:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval Output data register value of port
ARM GAS  /tmp/ccG2Pn7c.s 			page 48


 835:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 836:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_ReadOutputPort(GPIO_TypeDef *GPIOx)
 837:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 838:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return (uint32_t)(READ_REG(GPIOx->ODR));
 839:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 840:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 841:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 842:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Return if input data level for several pins of dedicated port is high or low.
 843:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll ODR          ODy           LL_GPIO_IsOutputPinSet
 844:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 845:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 846:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 847:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 848:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 849:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 850:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 851:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 852:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 853:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 854:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 855:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 856:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 857:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 858:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 859:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 860:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 861:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 862:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 863:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval State of bit (1 or 0).
 864:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 865:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE uint32_t LL_GPIO_IsOutputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 866:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 867:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   return ((READ_BIT(GPIOx->ODR, PinMask) == (PinMask)) ? 1UL : 0UL);
 868:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 869:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 870:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 871:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Set several pins to high level on dedicated gpio port.
 872:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll BSRR         BSy           LL_GPIO_SetOutputPin
 873:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 874:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 875:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 876:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 877:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 878:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 879:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 880:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 881:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 882:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 883:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 884:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 885:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 886:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 887:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 888:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 889:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 890:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 891:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
ARM GAS  /tmp/ccG2Pn7c.s 			page 49


 892:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 893:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 894:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 895:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 896:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   WRITE_REG(GPIOx->BSRR, PinMask);
 897:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 898:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** 
 899:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** /**
 900:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @brief  Set several pins to low level on dedicated gpio port.
 901:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @rmtoll BRR          BRy           LL_GPIO_ResetOutputPin
 902:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  GPIOx GPIO Port
 903:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @param  PinMask This parameter can be a combination of the following values:
 904:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_0
 905:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_1
 906:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_2
 907:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_3
 908:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_4
 909:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_5
 910:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_6
 911:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_7
 912:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_8
 913:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_9
 914:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_10
 915:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_11
 916:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_12
 917:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_13
 918:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_14
 919:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_15
 920:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   *         @arg @ref LL_GPIO_PIN_ALL
 921:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   * @retval None
 922:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   */
 923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** __STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
 1065              		.loc 2 923 22 view .LVU352
 1066              	.LBB25:
 924:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h ****   WRITE_REG(GPIOx->BRR, PinMask);
 1067              		.loc 2 925 3 view .LVU353
 1068 001e 9A62     		str	r2, [r3, #40]
 1069              	.LVL95:
 1070              		.loc 2 925 3 is_stmt 0 view .LVU354
 1071              	.LBE25:
 1072              	.LBE24:
 581:Src/pwm_curr_fdbk.c ****         LL_GPIO_ResetOutputPin(pHandle->pwm_en_w_port, pHandle->pwm_en_w_pin);
 1073              		.loc 1 581 9 is_stmt 1 view .LVU355
 1074 0020 036C     		ldr	r3, [r0, #64]
 1075 0022 B0F84A20 		ldrh	r2, [r0, #74]
 1076              	.LVL96:
 1077              	.LBB26:
 1078              	.LBI26:
 923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 1079              		.loc 2 923 22 view .LVU356
 1080              	.LBB27:
 1081              		.loc 2 925 3 view .LVU357
 1082 0026 9A62     		str	r2, [r3, #40]
 1083              	.LVL97:
 1084              		.loc 2 925 3 is_stmt 0 view .LVU358
 1085              	.LBE27:
ARM GAS  /tmp/ccG2Pn7c.s 			page 50


 1086              	.LBE26:
 582:Src/pwm_curr_fdbk.c ****       }
 1087              		.loc 1 582 9 is_stmt 1 view .LVU359
 1088 0028 436C     		ldr	r3, [r0, #68]
 1089 002a B0F84C20 		ldrh	r2, [r0, #76]
 1090              	.LVL98:
 1091              	.LBB28:
 1092              	.LBI28:
 923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 1093              		.loc 2 923 22 view .LVU360
 1094              	.LBB29:
 1095              		.loc 2 925 3 view .LVU361
 1096 002e 9A62     		str	r2, [r3, #40]
 926:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 1097              		.loc 2 926 1 is_stmt 0 view .LVU362
 1098 0030 EDE7     		b	.L69
 1099              	.LBE29:
 1100              	.LBE28:
 1101              		.cfi_endproc
 1102              	.LFE1450:
 1104              		.section	.text.PWMC_DP_Handler,"ax",%progbits
 1105              		.align	1
 1106              		.weak	PWMC_DP_Handler
 1107              		.syntax unified
 1108              		.thumb
 1109              		.thumb_func
 1110              		.fpu fpv4-sp-d16
 1112              	PWMC_DP_Handler:
 1113              	.LVL99:
 1114              	.LFB1451:
 600:Src/pwm_curr_fdbk.c **** 
 601:Src/pwm_curr_fdbk.c **** #if defined (CCMRAM)
 602:Src/pwm_curr_fdbk.c **** #if defined (__ICCARM__)
 603:Src/pwm_curr_fdbk.c **** #pragma location = ".ccmram"
 604:Src/pwm_curr_fdbk.c **** #elif defined (__CC_ARM) || defined(__GNUC__)
 605:Src/pwm_curr_fdbk.c **** __attribute__((section(".ccmram")))
 606:Src/pwm_curr_fdbk.c **** #endif
 607:Src/pwm_curr_fdbk.c **** #endif
 608:Src/pwm_curr_fdbk.c **** /*
 609:Src/pwm_curr_fdbk.c ****   * @brief  manages driver protection.
 610:Src/pwm_curr_fdbk.c ****   *
 611:Src/pwm_curr_fdbk.c ****   * @param  pHandle: Handler of the current instance of the PWM component.
 612:Src/pwm_curr_fdbk.c ****   */
 613:Src/pwm_curr_fdbk.c **** __weak void *PWMC_DP_Handler(PWMC_Handle_t *pHandle)
 614:Src/pwm_curr_fdbk.c **** {
 1115              		.loc 1 614 1 is_stmt 1 view -0
 1116              		.cfi_startproc
 1117              		@ args = 0, pretend = 0, frame = 0
 1118              		@ frame_needed = 0, uses_anonymous_args = 0
 1119              		@ link register save eliminated.
 615:Src/pwm_curr_fdbk.c ****   void *tempPointer; //cstat !MISRAC2012-Rule-8.13
 1120              		.loc 1 615 3 view .LVU364
 616:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
 617:Src/pwm_curr_fdbk.c ****   if (MC_NULL == pHandle)
 618:Src/pwm_curr_fdbk.c ****   {
 619:Src/pwm_curr_fdbk.c ****     tempPointer = MC_NULL;
 620:Src/pwm_curr_fdbk.c ****   }
ARM GAS  /tmp/ccG2Pn7c.s 			page 51


 621:Src/pwm_curr_fdbk.c ****   else
 622:Src/pwm_curr_fdbk.c ****   {
 623:Src/pwm_curr_fdbk.c **** #endif
 624:Src/pwm_curr_fdbk.c ****     if (false == pHandle->BrakeActionLock)
 1121              		.loc 1 624 5 view .LVU365
 1122              		.loc 1 624 8 is_stmt 0 view .LVU366
 1123 0000 90F88330 		ldrb	r3, [r0, #131]	@ zero_extendqisi2
 1124 0004 1BB9     		cbnz	r3, .L72
 625:Src/pwm_curr_fdbk.c ****     {
 626:Src/pwm_curr_fdbk.c ****       if (ES_GPIO == pHandle->LowSideOutputs)
 1125              		.loc 1 626 7 is_stmt 1 view .LVU367
 1126              		.loc 1 626 10 is_stmt 0 view .LVU368
 1127 0006 90F87B30 		ldrb	r3, [r0, #123]	@ zero_extendqisi2
 1128 000a 022B     		cmp	r3, #2
 1129 000c 04D0     		beq	.L73
 1130              	.L72:
 627:Src/pwm_curr_fdbk.c ****       {
 628:Src/pwm_curr_fdbk.c ****         LL_GPIO_ResetOutputPin(pHandle->pwm_en_u_port, pHandle->pwm_en_u_pin);
 629:Src/pwm_curr_fdbk.c ****         LL_GPIO_ResetOutputPin(pHandle->pwm_en_v_port, pHandle->pwm_en_v_pin);
 630:Src/pwm_curr_fdbk.c ****         LL_GPIO_ResetOutputPin(pHandle->pwm_en_w_port, pHandle->pwm_en_w_pin);
 631:Src/pwm_curr_fdbk.c ****       }
 632:Src/pwm_curr_fdbk.c ****       else
 633:Src/pwm_curr_fdbk.c ****       {
 634:Src/pwm_curr_fdbk.c ****         /* Nothing to do */
 635:Src/pwm_curr_fdbk.c ****       }
 636:Src/pwm_curr_fdbk.c ****     }
 637:Src/pwm_curr_fdbk.c ****     else
 638:Src/pwm_curr_fdbk.c ****     {
 639:Src/pwm_curr_fdbk.c ****       /* Nothing to do */
 640:Src/pwm_curr_fdbk.c ****     }
 1131              		.loc 1 640 5 is_stmt 1 view .LVU369
 641:Src/pwm_curr_fdbk.c ****     pHandle->driverProtectionFlag = true;
 1132              		.loc 1 641 5 view .LVU370
 1133              		.loc 1 641 35 is_stmt 0 view .LVU371
 1134 000e 0123     		movs	r3, #1
 1135 0010 80F88230 		strb	r3, [r0, #130]
 642:Src/pwm_curr_fdbk.c ****     tempPointer = &(pHandle->Motor);
 1136              		.loc 1 642 5 is_stmt 1 view .LVU372
 1137              	.LVL100:
 643:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
 644:Src/pwm_curr_fdbk.c ****   }
 645:Src/pwm_curr_fdbk.c **** #endif
 646:Src/pwm_curr_fdbk.c ****   return (tempPointer);
 1138              		.loc 1 646 3 view .LVU373
 647:Src/pwm_curr_fdbk.c **** }
 1139              		.loc 1 647 1 is_stmt 0 view .LVU374
 1140 0014 7830     		adds	r0, r0, #120
 1141              	.LVL101:
 1142              		.loc 1 647 1 view .LVU375
 1143 0016 7047     		bx	lr
 1144              	.LVL102:
 1145              	.L73:
 628:Src/pwm_curr_fdbk.c ****         LL_GPIO_ResetOutputPin(pHandle->pwm_en_v_port, pHandle->pwm_en_v_pin);
 1146              		.loc 1 628 9 is_stmt 1 view .LVU376
 1147 0018 C36B     		ldr	r3, [r0, #60]
 1148 001a B0F84820 		ldrh	r2, [r0, #72]
 1149              	.LVL103:
ARM GAS  /tmp/ccG2Pn7c.s 			page 52


 1150              	.LBB30:
 1151              	.LBI30:
 923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 1152              		.loc 2 923 22 view .LVU377
 1153              	.LBB31:
 925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 1154              		.loc 2 925 3 view .LVU378
 1155 001e 9A62     		str	r2, [r3, #40]
 1156              	.LVL104:
 925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 1157              		.loc 2 925 3 is_stmt 0 view .LVU379
 1158              	.LBE31:
 1159              	.LBE30:
 629:Src/pwm_curr_fdbk.c ****         LL_GPIO_ResetOutputPin(pHandle->pwm_en_w_port, pHandle->pwm_en_w_pin);
 1160              		.loc 1 629 9 is_stmt 1 view .LVU380
 1161 0020 036C     		ldr	r3, [r0, #64]
 1162 0022 B0F84A20 		ldrh	r2, [r0, #74]
 1163              	.LVL105:
 1164              	.LBB32:
 1165              	.LBI32:
 923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 1166              		.loc 2 923 22 view .LVU381
 1167              	.LBB33:
 925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 1168              		.loc 2 925 3 view .LVU382
 1169 0026 9A62     		str	r2, [r3, #40]
 1170              	.LVL106:
 925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 1171              		.loc 2 925 3 is_stmt 0 view .LVU383
 1172              	.LBE33:
 1173              	.LBE32:
 630:Src/pwm_curr_fdbk.c ****       }
 1174              		.loc 1 630 9 is_stmt 1 view .LVU384
 1175 0028 436C     		ldr	r3, [r0, #68]
 1176 002a B0F84C20 		ldrh	r2, [r0, #76]
 1177              	.LVL107:
 1178              	.LBB34:
 1179              	.LBI34:
 923:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** {
 1180              		.loc 2 923 22 view .LVU385
 1181              	.LBB35:
 925:Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_gpio.h **** }
 1182              		.loc 2 925 3 view .LVU386
 1183 002e 9A62     		str	r2, [r3, #40]
 1184              		.loc 2 926 1 is_stmt 0 view .LVU387
 1185 0030 EDE7     		b	.L72
 1186              	.LBE35:
 1187              	.LBE34:
 1188              		.cfi_endproc
 1189              	.LFE1451:
 1191              		.section	.text.PWMC_OVP_Handler,"ax",%progbits
 1192              		.align	1
 1193              		.weak	PWMC_OVP_Handler
 1194              		.syntax unified
 1195              		.thumb
 1196              		.thumb_func
 1197              		.fpu fpv4-sp-d16
ARM GAS  /tmp/ccG2Pn7c.s 			page 53


 1199              	PWMC_OVP_Handler:
 1200              	.LVL108:
 1201              	.LFB1452:
 648:Src/pwm_curr_fdbk.c **** 
 649:Src/pwm_curr_fdbk.c **** #if defined (CCMRAM)
 650:Src/pwm_curr_fdbk.c **** #if defined (__ICCARM__)
 651:Src/pwm_curr_fdbk.c **** #pragma location = ".ccmram"
 652:Src/pwm_curr_fdbk.c **** #elif defined (__CC_ARM) || defined(__GNUC__)
 653:Src/pwm_curr_fdbk.c **** __attribute__((section(".ccmram")))
 654:Src/pwm_curr_fdbk.c **** #endif
 655:Src/pwm_curr_fdbk.c **** #endif
 656:Src/pwm_curr_fdbk.c **** /*
 657:Src/pwm_curr_fdbk.c ****   * @brief  Manages HW overvoltage protection.
 658:Src/pwm_curr_fdbk.c ****   *
 659:Src/pwm_curr_fdbk.c ****   * @param  pHandle: Handler of the current instance of the PWM component.
 660:Src/pwm_curr_fdbk.c ****   *         TIMx: timer used for PWM generation
 661:Src/pwm_curr_fdbk.c ****   */
 662:Src/pwm_curr_fdbk.c **** __weak void *PWMC_OVP_Handler(PWMC_Handle_t *pHandle, TIM_TypeDef *TIMx)
 663:Src/pwm_curr_fdbk.c **** {
 1202              		.loc 1 663 1 is_stmt 1 view -0
 1203              		.cfi_startproc
 1204              		@ args = 0, pretend = 0, frame = 0
 1205              		@ frame_needed = 0, uses_anonymous_args = 0
 1206              		@ link register save eliminated.
 664:Src/pwm_curr_fdbk.c ****   void *tempPointer; //cstat !MISRAC2012-Rule-8.13
 1207              		.loc 1 664 3 view .LVU389
 665:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
 666:Src/pwm_curr_fdbk.c ****   if (MC_NULL == pHandle)
 667:Src/pwm_curr_fdbk.c ****   {
 668:Src/pwm_curr_fdbk.c ****     tempPointer = MC_NULL;
 669:Src/pwm_curr_fdbk.c ****   }
 670:Src/pwm_curr_fdbk.c ****   else
 671:Src/pwm_curr_fdbk.c ****   {
 672:Src/pwm_curr_fdbk.c **** #endif
 673:Src/pwm_curr_fdbk.c ****     TIMx->BDTR |= LL_TIM_OSSI_ENABLE;
 1208              		.loc 1 673 5 view .LVU390
 1209              		.loc 1 673 16 is_stmt 0 view .LVU391
 1210 0000 4B6C     		ldr	r3, [r1, #68]
 1211 0002 43F48063 		orr	r3, r3, #1024
 1212 0006 4B64     		str	r3, [r1, #68]
 674:Src/pwm_curr_fdbk.c ****     pHandle->OverVoltageFlag = true;
 1213              		.loc 1 674 5 is_stmt 1 view .LVU392
 1214              		.loc 1 674 30 is_stmt 0 view .LVU393
 1215 0008 0123     		movs	r3, #1
 1216 000a 80F88130 		strb	r3, [r0, #129]
 675:Src/pwm_curr_fdbk.c ****     pHandle->BrakeActionLock = true;
 1217              		.loc 1 675 5 is_stmt 1 view .LVU394
 1218              		.loc 1 675 30 is_stmt 0 view .LVU395
 1219 000e 80F88330 		strb	r3, [r0, #131]
 676:Src/pwm_curr_fdbk.c ****     tempPointer = &(pHandle->Motor);
 1220              		.loc 1 676 5 is_stmt 1 view .LVU396
 1221              	.LVL109:
 677:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
 678:Src/pwm_curr_fdbk.c ****   }
 679:Src/pwm_curr_fdbk.c **** #endif
 680:Src/pwm_curr_fdbk.c ****   return (tempPointer);
 1222              		.loc 1 680 3 view .LVU397
ARM GAS  /tmp/ccG2Pn7c.s 			page 54


 681:Src/pwm_curr_fdbk.c **** }
 1223              		.loc 1 681 1 is_stmt 0 view .LVU398
 1224 0012 7830     		adds	r0, r0, #120
 1225              	.LVL110:
 1226              		.loc 1 681 1 view .LVU399
 1227 0014 7047     		bx	lr
 1228              		.cfi_endproc
 1229              	.LFE1452:
 1231              		.section	.text.PWMC_IsFaultOccurred,"ax",%progbits
 1232              		.align	1
 1233              		.weak	PWMC_IsFaultOccurred
 1234              		.syntax unified
 1235              		.thumb
 1236              		.thumb_func
 1237              		.fpu fpv4-sp-d16
 1239              	PWMC_IsFaultOccurred:
 1240              	.LVL111:
 1241              	.LFB1453:
 682:Src/pwm_curr_fdbk.c **** 
 683:Src/pwm_curr_fdbk.c **** /*
 684:Src/pwm_curr_fdbk.c ****   * @brief  Checks if an overcurrent occurred since last call.
 685:Src/pwm_curr_fdbk.c ****   *
 686:Src/pwm_curr_fdbk.c ****   * @param  pHdl: Handler of the current instance of the PWM component.
 687:Src/pwm_curr_fdbk.c ****   * @retval uint16_t Returns #MC_OVER_CURR if an overcurrent has been
 688:Src/pwm_curr_fdbk.c ****   *                  detected since last method call, #MC_NO_FAULTS otherwise.
 689:Src/pwm_curr_fdbk.c ****   */
 690:Src/pwm_curr_fdbk.c **** __weak uint16_t PWMC_IsFaultOccurred(PWMC_Handle_t *pHandle)
 691:Src/pwm_curr_fdbk.c **** {
 1242              		.loc 1 691 1 is_stmt 1 view -0
 1243              		.cfi_startproc
 1244              		@ args = 0, pretend = 0, frame = 0
 1245              		@ frame_needed = 0, uses_anonymous_args = 0
 1246              		@ link register save eliminated.
 1247              		.loc 1 691 1 is_stmt 0 view .LVU401
 1248 0000 0346     		mov	r3, r0
 692:Src/pwm_curr_fdbk.c ****   uint16_t retVal = MC_NO_FAULTS;
 1249              		.loc 1 692 3 is_stmt 1 view .LVU402
 1250              	.LVL112:
 693:Src/pwm_curr_fdbk.c **** 
 694:Src/pwm_curr_fdbk.c ****   if (true == pHandle->OverVoltageFlag)
 1251              		.loc 1 694 3 view .LVU403
 1252              		.loc 1 694 6 is_stmt 0 view .LVU404
 1253 0002 90F88120 		ldrb	r2, [r0, #129]	@ zero_extendqisi2
 1254 0006 A2B1     		cbz	r2, .L79
 695:Src/pwm_curr_fdbk.c ****   {
 696:Src/pwm_curr_fdbk.c ****     retVal = MC_OVER_VOLT;
 1255              		.loc 1 696 5 is_stmt 1 view .LVU405
 1256              	.LVL113:
 697:Src/pwm_curr_fdbk.c ****     pHandle->OverVoltageFlag = false;
 1257              		.loc 1 697 5 view .LVU406
 1258              		.loc 1 697 30 is_stmt 0 view .LVU407
 1259 0008 0022     		movs	r2, #0
 1260 000a 80F88120 		strb	r2, [r0, #129]
 696:Src/pwm_curr_fdbk.c ****     pHandle->OverVoltageFlag = false;
 1261              		.loc 1 696 12 view .LVU408
 1262 000e 0220     		movs	r0, #2
 1263              	.LVL114:
ARM GAS  /tmp/ccG2Pn7c.s 			page 55


 1264              	.L76:
 698:Src/pwm_curr_fdbk.c ****   }
 699:Src/pwm_curr_fdbk.c ****   else
 700:Src/pwm_curr_fdbk.c ****   {
 701:Src/pwm_curr_fdbk.c ****     /* Nothing to do */
 702:Src/pwm_curr_fdbk.c ****   }
 1265              		.loc 1 702 3 is_stmt 1 view .LVU409
 703:Src/pwm_curr_fdbk.c **** 
 704:Src/pwm_curr_fdbk.c ****   if (true == pHandle->OverCurrentFlag)
 1266              		.loc 1 704 3 view .LVU410
 1267              		.loc 1 704 6 is_stmt 0 view .LVU411
 1268 0010 93F88020 		ldrb	r2, [r3, #128]	@ zero_extendqisi2
 1269 0014 22B1     		cbz	r2, .L77
 705:Src/pwm_curr_fdbk.c ****   {
 706:Src/pwm_curr_fdbk.c ****     retVal |= MC_OVER_CURR;
 1270              		.loc 1 706 5 is_stmt 1 view .LVU412
 1271              		.loc 1 706 12 is_stmt 0 view .LVU413
 1272 0016 40F04000 		orr	r0, r0, #64
 1273              	.LVL115:
 707:Src/pwm_curr_fdbk.c ****     pHandle->OverCurrentFlag = false;
 1274              		.loc 1 707 5 is_stmt 1 view .LVU414
 1275              		.loc 1 707 30 is_stmt 0 view .LVU415
 1276 001a 0022     		movs	r2, #0
 1277 001c 83F88020 		strb	r2, [r3, #128]
 1278              	.L77:
 708:Src/pwm_curr_fdbk.c ****   }
 709:Src/pwm_curr_fdbk.c ****   else
 710:Src/pwm_curr_fdbk.c ****   {
 711:Src/pwm_curr_fdbk.c ****     /* Nothing to do */
 712:Src/pwm_curr_fdbk.c ****   }
 1279              		.loc 1 712 3 is_stmt 1 view .LVU416
 713:Src/pwm_curr_fdbk.c **** 
 714:Src/pwm_curr_fdbk.c ****   if (true == pHandle->driverProtectionFlag)
 1280              		.loc 1 714 3 view .LVU417
 1281              		.loc 1 714 6 is_stmt 0 view .LVU418
 1282 0020 93F88220 		ldrb	r2, [r3, #130]	@ zero_extendqisi2
 1283 0024 22B1     		cbz	r2, .L78
 715:Src/pwm_curr_fdbk.c ****   {
 716:Src/pwm_curr_fdbk.c ****     retVal |= MC_DP_FAULT;
 1284              		.loc 1 716 5 is_stmt 1 view .LVU419
 1285              		.loc 1 716 12 is_stmt 0 view .LVU420
 1286 0026 40F48060 		orr	r0, r0, #1024
 1287              	.LVL116:
 717:Src/pwm_curr_fdbk.c ****     pHandle->driverProtectionFlag = false;
 1288              		.loc 1 717 5 is_stmt 1 view .LVU421
 1289              		.loc 1 717 35 is_stmt 0 view .LVU422
 1290 002a 0022     		movs	r2, #0
 1291 002c 83F88220 		strb	r2, [r3, #130]
 1292              	.L78:
 718:Src/pwm_curr_fdbk.c ****   }
 719:Src/pwm_curr_fdbk.c ****   else
 720:Src/pwm_curr_fdbk.c ****   {
 721:Src/pwm_curr_fdbk.c ****     /* Nothing to do */
 722:Src/pwm_curr_fdbk.c ****   }
 1293              		.loc 1 722 3 is_stmt 1 view .LVU423
 723:Src/pwm_curr_fdbk.c **** 
 724:Src/pwm_curr_fdbk.c ****   return (retVal);
ARM GAS  /tmp/ccG2Pn7c.s 			page 56


 1294              		.loc 1 724 3 view .LVU424
 725:Src/pwm_curr_fdbk.c **** }
 1295              		.loc 1 725 1 is_stmt 0 view .LVU425
 1296 0030 7047     		bx	lr
 1297              	.LVL117:
 1298              	.L79:
 692:Src/pwm_curr_fdbk.c **** 
 1299              		.loc 1 692 12 view .LVU426
 1300 0032 0020     		movs	r0, #0
 1301              	.LVL118:
 692:Src/pwm_curr_fdbk.c **** 
 1302              		.loc 1 692 12 view .LVU427
 1303 0034 ECE7     		b	.L76
 1304              		.cfi_endproc
 1305              	.LFE1453:
 1307              		.section	.text.PWMC_OCPSetReferenceVoltage,"ax",%progbits
 1308              		.align	1
 1309              		.weak	PWMC_OCPSetReferenceVoltage
 1310              		.syntax unified
 1311              		.thumb
 1312              		.thumb_func
 1313              		.fpu fpv4-sp-d16
 1315              	PWMC_OCPSetReferenceVoltage:
 1316              	.LVL119:
 1317              	.LFB1454:
 726:Src/pwm_curr_fdbk.c **** 
 727:Src/pwm_curr_fdbk.c **** /**
 728:Src/pwm_curr_fdbk.c ****   * @brief  Sets the over current threshold through the DAC reference voltage.
 729:Src/pwm_curr_fdbk.c ****   *
 730:Src/pwm_curr_fdbk.c ****   * @param  pHandle:  Handler of the current instance of the PWM component.
 731:Src/pwm_curr_fdbk.c ****   * @param  hDACVref: Value of DAC reference voltage to be applied expressed as a 16bit unsigned in
 732:Src/pwm_curr_fdbk.c ****   *					  Min value: 0 (0 V)
 733:Src/pwm_curr_fdbk.c ****   *                	  Max value: 65536 (VDD_DAC)
 734:Src/pwm_curr_fdbk.c ****   */
 735:Src/pwm_curr_fdbk.c **** //cstat !MISRAC2012-Rule-8.13 !RED-func-no-effect
 736:Src/pwm_curr_fdbk.c **** __weak void PWMC_OCPSetReferenceVoltage(PWMC_Handle_t *pHandle, uint16_t hDACVref)
 737:Src/pwm_curr_fdbk.c **** {
 1318              		.loc 1 737 1 is_stmt 1 view -0
 1319              		.cfi_startproc
 1320              		@ args = 0, pretend = 0, frame = 0
 1321              		@ frame_needed = 0, uses_anonymous_args = 0
 1322              		.loc 1 737 1 is_stmt 0 view .LVU429
 1323 0000 08B5     		push	{r3, lr}
 1324              	.LCFI15:
 1325              		.cfi_def_cfa_offset 8
 1326              		.cfi_offset 3, -8
 1327              		.cfi_offset 14, -4
 738:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
 739:Src/pwm_curr_fdbk.c ****   if ((MC_NULL == pHandle) || (MC_NULL == pHandle->pFctOCPSetReferenceVoltage))
 740:Src/pwm_curr_fdbk.c ****   {
 741:Src/pwm_curr_fdbk.c ****     /* Nothing to do */
 742:Src/pwm_curr_fdbk.c ****   }
 743:Src/pwm_curr_fdbk.c ****   else
 744:Src/pwm_curr_fdbk.c ****   {
 745:Src/pwm_curr_fdbk.c **** #endif
 746:Src/pwm_curr_fdbk.c ****     pHandle->pFctOCPSetReferenceVoltage(pHandle, hDACVref);
 1328              		.loc 1 746 5 is_stmt 1 view .LVU430
ARM GAS  /tmp/ccG2Pn7c.s 			page 57


 1329 0002 8369     		ldr	r3, [r0, #24]
 1330 0004 9847     		blx	r3
 1331              	.LVL120:
 747:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
 748:Src/pwm_curr_fdbk.c ****   }
 749:Src/pwm_curr_fdbk.c **** #endif
 750:Src/pwm_curr_fdbk.c **** }
 1332              		.loc 1 750 1 is_stmt 0 view .LVU431
 1333 0006 08BD     		pop	{r3, pc}
 1334              		.cfi_endproc
 1335              	.LFE1454:
 1337              		.section	.text.PWMC_DPWM_ModeEnable,"ax",%progbits
 1338              		.align	1
 1339              		.weak	PWMC_DPWM_ModeEnable
 1340              		.syntax unified
 1341              		.thumb
 1342              		.thumb_func
 1343              		.fpu fpv4-sp-d16
 1345              	PWMC_DPWM_ModeEnable:
 1346              	.LVL121:
 1347              	.LFB1455:
 751:Src/pwm_curr_fdbk.c **** 
 752:Src/pwm_curr_fdbk.c **** /** @brief Enables Discontinuous PWM mode using the @p pHandle PWMC component.
 753:Src/pwm_curr_fdbk.c ****   *
 754:Src/pwm_curr_fdbk.c ****   */
 755:Src/pwm_curr_fdbk.c **** __weak void PWMC_DPWM_ModeEnable(PWMC_Handle_t *pHandle)
 756:Src/pwm_curr_fdbk.c **** {
 1348              		.loc 1 756 1 is_stmt 1 view -0
 1349              		.cfi_startproc
 1350              		@ args = 0, pretend = 0, frame = 0
 1351              		@ frame_needed = 0, uses_anonymous_args = 0
 1352              		@ link register save eliminated.
 757:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
 758:Src/pwm_curr_fdbk.c ****   if (MC_NULL ==  pHandle)
 759:Src/pwm_curr_fdbk.c ****   {
 760:Src/pwm_curr_fdbk.c ****     /* Nothing to do */
 761:Src/pwm_curr_fdbk.c ****   }
 762:Src/pwm_curr_fdbk.c ****   else
 763:Src/pwm_curr_fdbk.c ****   {
 764:Src/pwm_curr_fdbk.c **** #endif
 765:Src/pwm_curr_fdbk.c ****     pHandle->DPWM_Mode = true;
 1353              		.loc 1 765 5 view .LVU433
 1354              		.loc 1 765 24 is_stmt 0 view .LVU434
 1355 0000 0123     		movs	r3, #1
 1356 0002 80F87D30 		strb	r3, [r0, #125]
 766:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
 767:Src/pwm_curr_fdbk.c ****   }
 768:Src/pwm_curr_fdbk.c **** #endif
 769:Src/pwm_curr_fdbk.c **** }
 1357              		.loc 1 769 1 view .LVU435
 1358 0006 7047     		bx	lr
 1359              		.cfi_endproc
 1360              	.LFE1455:
 1362              		.section	.text.PWMC_DPWM_ModeDisable,"ax",%progbits
 1363              		.align	1
 1364              		.weak	PWMC_DPWM_ModeDisable
 1365              		.syntax unified
ARM GAS  /tmp/ccG2Pn7c.s 			page 58


 1366              		.thumb
 1367              		.thumb_func
 1368              		.fpu fpv4-sp-d16
 1370              	PWMC_DPWM_ModeDisable:
 1371              	.LVL122:
 1372              	.LFB1456:
 770:Src/pwm_curr_fdbk.c **** 
 771:Src/pwm_curr_fdbk.c **** /** @brief Disables Discontinuous PWM mode using the @p pHandle PWMC component.
 772:Src/pwm_curr_fdbk.c ****   *
 773:Src/pwm_curr_fdbk.c ****   */
 774:Src/pwm_curr_fdbk.c **** __weak void PWMC_DPWM_ModeDisable(PWMC_Handle_t *pHandle)
 775:Src/pwm_curr_fdbk.c **** {
 1373              		.loc 1 775 1 is_stmt 1 view -0
 1374              		.cfi_startproc
 1375              		@ args = 0, pretend = 0, frame = 0
 1376              		@ frame_needed = 0, uses_anonymous_args = 0
 1377              		@ link register save eliminated.
 776:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
 777:Src/pwm_curr_fdbk.c ****   if (MC_NULL ==  pHandle)
 778:Src/pwm_curr_fdbk.c ****   {
 779:Src/pwm_curr_fdbk.c ****     /* Nothing to do */
 780:Src/pwm_curr_fdbk.c ****   }
 781:Src/pwm_curr_fdbk.c ****   else
 782:Src/pwm_curr_fdbk.c ****   {
 783:Src/pwm_curr_fdbk.c **** #endif
 784:Src/pwm_curr_fdbk.c ****     pHandle->DPWM_Mode = false;
 1378              		.loc 1 784 5 view .LVU437
 1379              		.loc 1 784 24 is_stmt 0 view .LVU438
 1380 0000 0023     		movs	r3, #0
 1381 0002 80F87D30 		strb	r3, [r0, #125]
 785:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
 786:Src/pwm_curr_fdbk.c ****   }
 787:Src/pwm_curr_fdbk.c **** #endif
 788:Src/pwm_curr_fdbk.c **** }
 1382              		.loc 1 788 1 view .LVU439
 1383 0006 7047     		bx	lr
 1384              		.cfi_endproc
 1385              	.LFE1456:
 1387              		.section	.text.PWMC_GetDPWM_Mode,"ax",%progbits
 1388              		.align	1
 1389              		.weak	PWMC_GetDPWM_Mode
 1390              		.syntax unified
 1391              		.thumb
 1392              		.thumb_func
 1393              		.fpu fpv4-sp-d16
 1395              	PWMC_GetDPWM_Mode:
 1396              	.LVL123:
 1397              	.LFB1457:
 789:Src/pwm_curr_fdbk.c **** 
 790:Src/pwm_curr_fdbk.c **** /** @brief  Returns the status of the Discontinuous PWM Mode stored in the @p pHandle PWMC componen
 791:Src/pwm_curr_fdbk.c ****   *
 792:Src/pwm_curr_fdbk.c ****   * @retval true if DPWM Mode is enabled, **false** otherwise.
 793:Src/pwm_curr_fdbk.c ****   */
 794:Src/pwm_curr_fdbk.c **** //cstat !MISRAC2012-Rule-8.13
 795:Src/pwm_curr_fdbk.c **** __weak bool PWMC_GetDPWM_Mode(PWMC_Handle_t *pHandle)
 796:Src/pwm_curr_fdbk.c **** {
 1398              		.loc 1 796 1 is_stmt 1 view -0
ARM GAS  /tmp/ccG2Pn7c.s 			page 59


 1399              		.cfi_startproc
 1400              		@ args = 0, pretend = 0, frame = 0
 1401              		@ frame_needed = 0, uses_anonymous_args = 0
 1402              		@ link register save eliminated.
 797:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
 798:Src/pwm_curr_fdbk.c ****   return ((MC_NULL == pHandle) ? false : pHandle->DPWM_Mode);
 799:Src/pwm_curr_fdbk.c **** #else
 800:Src/pwm_curr_fdbk.c ****   return (pHandle->DPWM_Mode);
 1403              		.loc 1 800 3 view .LVU441
 801:Src/pwm_curr_fdbk.c **** #endif
 802:Src/pwm_curr_fdbk.c **** }
 1404              		.loc 1 802 1 is_stmt 0 view .LVU442
 1405 0000 90F87D00 		ldrb	r0, [r0, #125]	@ zero_extendqisi2
 1406              	.LVL124:
 1407              		.loc 1 802 1 view .LVU443
 1408 0004 7047     		bx	lr
 1409              		.cfi_endproc
 1410              	.LFE1457:
 1412              		.section	.text.PWMC_RLDetectionModeEnable,"ax",%progbits
 1413              		.align	1
 1414              		.weak	PWMC_RLDetectionModeEnable
 1415              		.syntax unified
 1416              		.thumb
 1417              		.thumb_func
 1418              		.fpu fpv4-sp-d16
 1420              	PWMC_RLDetectionModeEnable:
 1421              	.LVL125:
 1422              	.LFB1458:
 803:Src/pwm_curr_fdbk.c **** 
 804:Src/pwm_curr_fdbk.c **** /** @brief  Enables the RL detection mode by calling the function in @p pHandle PWMC component.
 805:Src/pwm_curr_fdbk.c ****   *
 806:Src/pwm_curr_fdbk.c ****   */
 807:Src/pwm_curr_fdbk.c **** //cstat !MISRAC2012-Rule-8.13 !RED-func-no-effect
 808:Src/pwm_curr_fdbk.c **** __weak void PWMC_RLDetectionModeEnable(PWMC_Handle_t *pHandle)
 809:Src/pwm_curr_fdbk.c **** {
 1423              		.loc 1 809 1 is_stmt 1 view -0
 1424              		.cfi_startproc
 1425              		@ args = 0, pretend = 0, frame = 0
 1426              		@ frame_needed = 0, uses_anonymous_args = 0
 1427              		.loc 1 809 1 is_stmt 0 view .LVU445
 1428 0000 08B5     		push	{r3, lr}
 1429              	.LCFI16:
 1430              		.cfi_def_cfa_offset 8
 1431              		.cfi_offset 3, -8
 1432              		.cfi_offset 14, -4
 810:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
 811:Src/pwm_curr_fdbk.c ****   if ((MC_NULL == pHandle) || ( MC_NULL == pHandle->pFctRLDetectionModeEnable))
 812:Src/pwm_curr_fdbk.c ****   {
 813:Src/pwm_curr_fdbk.c ****     /* Nothing to do */
 814:Src/pwm_curr_fdbk.c ****   }
 815:Src/pwm_curr_fdbk.c ****   else
 816:Src/pwm_curr_fdbk.c ****   {
 817:Src/pwm_curr_fdbk.c **** #endif
 818:Src/pwm_curr_fdbk.c ****     pHandle->pFctRLDetectionModeEnable(pHandle);
 1433              		.loc 1 818 5 is_stmt 1 view .LVU446
 1434 0002 C369     		ldr	r3, [r0, #28]
 1435 0004 9847     		blx	r3
ARM GAS  /tmp/ccG2Pn7c.s 			page 60


 1436              	.LVL126:
 819:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
 820:Src/pwm_curr_fdbk.c ****   }
 821:Src/pwm_curr_fdbk.c **** #endif
 822:Src/pwm_curr_fdbk.c **** }
 1437              		.loc 1 822 1 is_stmt 0 view .LVU447
 1438 0006 08BD     		pop	{r3, pc}
 1439              		.cfi_endproc
 1440              	.LFE1458:
 1442              		.section	.text.PWMC_RLDetectionModeDisable,"ax",%progbits
 1443              		.align	1
 1444              		.weak	PWMC_RLDetectionModeDisable
 1445              		.syntax unified
 1446              		.thumb
 1447              		.thumb_func
 1448              		.fpu fpv4-sp-d16
 1450              	PWMC_RLDetectionModeDisable:
 1451              	.LVL127:
 1452              	.LFB1459:
 823:Src/pwm_curr_fdbk.c **** 
 824:Src/pwm_curr_fdbk.c **** /** @brief  Disables the RL detection mode by calling the function in @p pHandle PWMC component.
 825:Src/pwm_curr_fdbk.c ****   *
 826:Src/pwm_curr_fdbk.c ****   */
 827:Src/pwm_curr_fdbk.c **** //cstat !MISRAC2012-Rule-8.13 !RED-func-no-effect
 828:Src/pwm_curr_fdbk.c **** __weak void PWMC_RLDetectionModeDisable(PWMC_Handle_t *pHandle)
 829:Src/pwm_curr_fdbk.c **** {
 1453              		.loc 1 829 1 is_stmt 1 view -0
 1454              		.cfi_startproc
 1455              		@ args = 0, pretend = 0, frame = 0
 1456              		@ frame_needed = 0, uses_anonymous_args = 0
 1457              		.loc 1 829 1 is_stmt 0 view .LVU449
 1458 0000 08B5     		push	{r3, lr}
 1459              	.LCFI17:
 1460              		.cfi_def_cfa_offset 8
 1461              		.cfi_offset 3, -8
 1462              		.cfi_offset 14, -4
 830:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
 831:Src/pwm_curr_fdbk.c ****   if ((MC_NULL == pHandle) || ( MC_NULL == pHandle->pFctRLDetectionModeDisable))
 832:Src/pwm_curr_fdbk.c ****   {
 833:Src/pwm_curr_fdbk.c ****     /* Nothing to do */
 834:Src/pwm_curr_fdbk.c ****   }
 835:Src/pwm_curr_fdbk.c ****   else
 836:Src/pwm_curr_fdbk.c ****   {
 837:Src/pwm_curr_fdbk.c **** #endif
 838:Src/pwm_curr_fdbk.c ****     pHandle->pFctRLDetectionModeDisable(pHandle);
 1463              		.loc 1 838 5 is_stmt 1 view .LVU450
 1464 0002 036A     		ldr	r3, [r0, #32]
 1465 0004 9847     		blx	r3
 1466              	.LVL128:
 839:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
 840:Src/pwm_curr_fdbk.c ****   }
 841:Src/pwm_curr_fdbk.c **** #endif
 842:Src/pwm_curr_fdbk.c **** }
 1467              		.loc 1 842 1 is_stmt 0 view .LVU451
 1468 0006 08BD     		pop	{r3, pc}
 1469              		.cfi_endproc
 1470              	.LFE1459:
ARM GAS  /tmp/ccG2Pn7c.s 			page 61


 1472              		.section	.text.PWMC_RLDetectionModeSetDuty,"ax",%progbits
 1473              		.align	1
 1474              		.weak	PWMC_RLDetectionModeSetDuty
 1475              		.syntax unified
 1476              		.thumb
 1477              		.thumb_func
 1478              		.fpu fpv4-sp-d16
 1480              	PWMC_RLDetectionModeSetDuty:
 1481              	.LVL129:
 1482              	.LFB1460:
 843:Src/pwm_curr_fdbk.c **** 
 844:Src/pwm_curr_fdbk.c **** /**
 845:Src/pwm_curr_fdbk.c ****   * @brief  Sets the PWM duty cycle to apply in the RL Detection mode.
 846:Src/pwm_curr_fdbk.c ****   *
 847:Src/pwm_curr_fdbk.c ****   * @param  pHandle: Handler of the current instance of the PWMC component.
 848:Src/pwm_curr_fdbk.c ****   * @param  hDuty: Duty cycle to apply, written in uint16_t.
 849:Src/pwm_curr_fdbk.c ****   * @retval #MC_NO_ERROR if the Duty Cycle could be applied on time for the next PWM period.
 850:Src/pwm_curr_fdbk.c ****   * 		Returns #MC_DURATION otherwise.
 851:Src/pwm_curr_fdbk.c ****   */
 852:Src/pwm_curr_fdbk.c **** __weak uint16_t PWMC_RLDetectionModeSetDuty(PWMC_Handle_t *pHandle, uint16_t hDuty) //cstat !MISRAC
 853:Src/pwm_curr_fdbk.c **** {
 1483              		.loc 1 853 1 is_stmt 1 view -0
 1484              		.cfi_startproc
 1485              		@ args = 0, pretend = 0, frame = 0
 1486              		@ frame_needed = 0, uses_anonymous_args = 0
 1487              		.loc 1 853 1 is_stmt 0 view .LVU453
 1488 0000 08B5     		push	{r3, lr}
 1489              	.LCFI18:
 1490              		.cfi_def_cfa_offset 8
 1491              		.cfi_offset 3, -8
 1492              		.cfi_offset 14, -4
 854:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
 855:Src/pwm_curr_fdbk.c ****  uint16_t retVal = MC_DURATION;
 856:Src/pwm_curr_fdbk.c **** 
 857:Src/pwm_curr_fdbk.c ****  if ((MC_NULL == pHandle) || ( MC_NULL == pHandle->pFctRLDetectionModeSetDuty))
 858:Src/pwm_curr_fdbk.c ****  {
 859:Src/pwm_curr_fdbk.c ****    /* Nothing to do */
 860:Src/pwm_curr_fdbk.c ****  }
 861:Src/pwm_curr_fdbk.c ****  else
 862:Src/pwm_curr_fdbk.c ****  {
 863:Src/pwm_curr_fdbk.c ****    retVal = pHandle->pFctRLDetectionModeSetDuty(pHandle, hDuty);
 864:Src/pwm_curr_fdbk.c ****  }
 865:Src/pwm_curr_fdbk.c ****  return (retVal);
 866:Src/pwm_curr_fdbk.c **** #else
 867:Src/pwm_curr_fdbk.c ****   return (pHandle->pFctRLDetectionModeSetDuty(pHandle, hDuty));
 1493              		.loc 1 867 3 is_stmt 1 view .LVU454
 1494              		.loc 1 867 11 is_stmt 0 view .LVU455
 1495 0002 436A     		ldr	r3, [r0, #36]
 1496 0004 9847     		blx	r3
 1497              	.LVL130:
 868:Src/pwm_curr_fdbk.c **** #endif
 869:Src/pwm_curr_fdbk.c **** }
 1498              		.loc 1 869 1 view .LVU456
 1499 0006 08BD     		pop	{r3, pc}
 1500              		.cfi_endproc
 1501              	.LFE1460:
 1503              		.section	.text.PWMC_RLTurnOnLowSidesAndStart,"ax",%progbits
ARM GAS  /tmp/ccG2Pn7c.s 			page 62


 1504              		.align	1
 1505              		.weak	PWMC_RLTurnOnLowSidesAndStart
 1506              		.syntax unified
 1507              		.thumb
 1508              		.thumb_func
 1509              		.fpu fpv4-sp-d16
 1511              	PWMC_RLTurnOnLowSidesAndStart:
 1512              	.LVL131:
 1513              	.LFB1461:
 870:Src/pwm_curr_fdbk.c **** 
 871:Src/pwm_curr_fdbk.c **** /** @brief  Turns on low sides switches and starts ADC triggerin.
 872:Src/pwm_curr_fdbk.c ****   *
 873:Src/pwm_curr_fdbk.c ****   */
 874:Src/pwm_curr_fdbk.c **** //cstat !MISRAC2012-Rule-8.13 !RED-func-no-effect
 875:Src/pwm_curr_fdbk.c **** __weak void PWMC_RLTurnOnLowSidesAndStart(PWMC_Handle_t *pHandle)
 876:Src/pwm_curr_fdbk.c **** {
 1514              		.loc 1 876 1 is_stmt 1 view -0
 1515              		.cfi_startproc
 1516              		@ args = 0, pretend = 0, frame = 0
 1517              		@ frame_needed = 0, uses_anonymous_args = 0
 1518              		.loc 1 876 1 is_stmt 0 view .LVU458
 1519 0000 08B5     		push	{r3, lr}
 1520              	.LCFI19:
 1521              		.cfi_def_cfa_offset 8
 1522              		.cfi_offset 3, -8
 1523              		.cfi_offset 14, -4
 877:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
 878:Src/pwm_curr_fdbk.c ****   if ((MC_NULL == pHandle) || ( MC_NULL == pHandle->pFctRLTurnOnLowSidesAndStart))
 879:Src/pwm_curr_fdbk.c ****   {
 880:Src/pwm_curr_fdbk.c ****     /* Nothing to do */
 881:Src/pwm_curr_fdbk.c ****   }
 882:Src/pwm_curr_fdbk.c ****   else
 883:Src/pwm_curr_fdbk.c ****   {
 884:Src/pwm_curr_fdbk.c **** #endif
 885:Src/pwm_curr_fdbk.c ****     pHandle->pFctRLTurnOnLowSidesAndStart(pHandle);
 1524              		.loc 1 885 5 is_stmt 1 view .LVU459
 1525 0002 836A     		ldr	r3, [r0, #40]
 1526 0004 9847     		blx	r3
 1527              	.LVL132:
 886:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
 887:Src/pwm_curr_fdbk.c ****   }
 888:Src/pwm_curr_fdbk.c **** #endif
 889:Src/pwm_curr_fdbk.c **** }
 1528              		.loc 1 889 1 is_stmt 0 view .LVU460
 1529 0006 08BD     		pop	{r3, pc}
 1530              		.cfi_endproc
 1531              	.LFE1461:
 1533              		.section	.text.PWMC_RegisterGetPhaseCurrentsCallBack,"ax",%progbits
 1534              		.align	1
 1535              		.weak	PWMC_RegisterGetPhaseCurrentsCallBack
 1536              		.syntax unified
 1537              		.thumb
 1538              		.thumb_func
 1539              		.fpu fpv4-sp-d16
 1541              	PWMC_RegisterGetPhaseCurrentsCallBack:
 1542              	.LVL133:
 1543              	.LFB1462:
ARM GAS  /tmp/ccG2Pn7c.s 			page 63


 890:Src/pwm_curr_fdbk.c **** 
 891:Src/pwm_curr_fdbk.c **** /**
 892:Src/pwm_curr_fdbk.c ****  * @brief Sets the Callback that the PWMC component shall invoke to get phases current.
 893:Src/pwm_curr_fdbk.c ****  *
 894:Src/pwm_curr_fdbk.c ****  * @param pCallBack: Pointer on the callback to get the phase current.
 895:Src/pwm_curr_fdbk.c ****  * @param pHandle: Handler of the current instance of the PWMC component.
 896:Src/pwm_curr_fdbk.c ****  */
 897:Src/pwm_curr_fdbk.c **** __weak void PWMC_RegisterGetPhaseCurrentsCallBack(PWMC_GetPhaseCurr_Cb_t pCallBack, PWMC_Handle_t *
 898:Src/pwm_curr_fdbk.c **** {
 1544              		.loc 1 898 1 is_stmt 1 view -0
 1545              		.cfi_startproc
 1546              		@ args = 0, pretend = 0, frame = 0
 1547              		@ frame_needed = 0, uses_anonymous_args = 0
 1548              		@ link register save eliminated.
 899:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
 900:Src/pwm_curr_fdbk.c ****   if (MC_NULL == pHandle)
 901:Src/pwm_curr_fdbk.c ****   {
 902:Src/pwm_curr_fdbk.c ****     /* Nothing to do */
 903:Src/pwm_curr_fdbk.c ****   }
 904:Src/pwm_curr_fdbk.c ****   else
 905:Src/pwm_curr_fdbk.c ****   {
 906:Src/pwm_curr_fdbk.c **** #endif
 907:Src/pwm_curr_fdbk.c ****     pHandle->pFctGetPhaseCurrents = pCallBack;
 1549              		.loc 1 907 5 view .LVU462
 1550              		.loc 1 907 35 is_stmt 0 view .LVU463
 1551 0000 0860     		str	r0, [r1]
 908:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
 909:Src/pwm_curr_fdbk.c ****   }
 910:Src/pwm_curr_fdbk.c **** #endif
 911:Src/pwm_curr_fdbk.c **** }
 1552              		.loc 1 911 1 view .LVU464
 1553 0002 7047     		bx	lr
 1554              		.cfi_endproc
 1555              	.LFE1462:
 1557              		.section	.text.PWMC_RegisterSwitchOffPwmCallBack,"ax",%progbits
 1558              		.align	1
 1559              		.weak	PWMC_RegisterSwitchOffPwmCallBack
 1560              		.syntax unified
 1561              		.thumb
 1562              		.thumb_func
 1563              		.fpu fpv4-sp-d16
 1565              	PWMC_RegisterSwitchOffPwmCallBack:
 1566              	.LVL134:
 1567              	.LFB1463:
 912:Src/pwm_curr_fdbk.c **** 
 913:Src/pwm_curr_fdbk.c **** /**
 914:Src/pwm_curr_fdbk.c ****  * @brief Sets the Callback that the PWMC component shall invoke to switch PWM
 915:Src/pwm_curr_fdbk.c ****  *        generation off.
 916:Src/pwm_curr_fdbk.c ****  *
 917:Src/pwm_curr_fdbk.c ****  * @param pCallBack: Pointer on the generic callback.
 918:Src/pwm_curr_fdbk.c ****  * @param pHandle: Handler of the current instance of the PWMC component.
 919:Src/pwm_curr_fdbk.c ****  */
 920:Src/pwm_curr_fdbk.c **** __weak void PWMC_RegisterSwitchOffPwmCallBack(PWMC_Generic_Cb_t pCallBack, PWMC_Handle_t *pHandle)
 921:Src/pwm_curr_fdbk.c **** {
 1568              		.loc 1 921 1 is_stmt 1 view -0
 1569              		.cfi_startproc
 1570              		@ args = 0, pretend = 0, frame = 0
ARM GAS  /tmp/ccG2Pn7c.s 			page 64


 1571              		@ frame_needed = 0, uses_anonymous_args = 0
 1572              		@ link register save eliminated.
 922:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
 923:Src/pwm_curr_fdbk.c ****   if (MC_NULL == pHandle)
 924:Src/pwm_curr_fdbk.c ****   {
 925:Src/pwm_curr_fdbk.c ****     /* Nothing to do */
 926:Src/pwm_curr_fdbk.c ****   }
 927:Src/pwm_curr_fdbk.c ****   else
 928:Src/pwm_curr_fdbk.c ****   {
 929:Src/pwm_curr_fdbk.c **** #endif
 930:Src/pwm_curr_fdbk.c ****     pHandle->pFctSwitchOffPwm = pCallBack;
 1573              		.loc 1 930 5 view .LVU466
 1574              		.loc 1 930 31 is_stmt 0 view .LVU467
 1575 0000 4860     		str	r0, [r1, #4]
 931:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
 932:Src/pwm_curr_fdbk.c ****   }
 933:Src/pwm_curr_fdbk.c **** #endif
 934:Src/pwm_curr_fdbk.c **** }
 1576              		.loc 1 934 1 view .LVU468
 1577 0002 7047     		bx	lr
 1578              		.cfi_endproc
 1579              	.LFE1463:
 1581              		.section	.text.PWMC_RegisterSwitchonPwmCallBack,"ax",%progbits
 1582              		.align	1
 1583              		.weak	PWMC_RegisterSwitchonPwmCallBack
 1584              		.syntax unified
 1585              		.thumb
 1586              		.thumb_func
 1587              		.fpu fpv4-sp-d16
 1589              	PWMC_RegisterSwitchonPwmCallBack:
 1590              	.LVL135:
 1591              	.LFB1464:
 935:Src/pwm_curr_fdbk.c **** 
 936:Src/pwm_curr_fdbk.c **** /**
 937:Src/pwm_curr_fdbk.c ****  * @brief Sets the Callback that the PWMC component shall invoke to switch PWM
 938:Src/pwm_curr_fdbk.c ****  *        generation on.
 939:Src/pwm_curr_fdbk.c ****  *
 940:Src/pwm_curr_fdbk.c ****  * @param pCallBack: Pointer on the generic callback.
 941:Src/pwm_curr_fdbk.c ****  * @param pHandle: Handler of the current instance of the PWMC component.
 942:Src/pwm_curr_fdbk.c ****  */
 943:Src/pwm_curr_fdbk.c **** __weak void PWMC_RegisterSwitchonPwmCallBack(PWMC_Generic_Cb_t pCallBack, PWMC_Handle_t *pHandle)
 944:Src/pwm_curr_fdbk.c **** {
 1592              		.loc 1 944 1 is_stmt 1 view -0
 1593              		.cfi_startproc
 1594              		@ args = 0, pretend = 0, frame = 0
 1595              		@ frame_needed = 0, uses_anonymous_args = 0
 1596              		@ link register save eliminated.
 945:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
 946:Src/pwm_curr_fdbk.c ****   if (MC_NULL == pHandle)
 947:Src/pwm_curr_fdbk.c ****   {
 948:Src/pwm_curr_fdbk.c ****     /* Nothing to do */
 949:Src/pwm_curr_fdbk.c ****   }
 950:Src/pwm_curr_fdbk.c ****   else
 951:Src/pwm_curr_fdbk.c ****   {
 952:Src/pwm_curr_fdbk.c **** #endif
 953:Src/pwm_curr_fdbk.c ****     pHandle->pFctSwitchOnPwm = pCallBack;
 1597              		.loc 1 953 5 view .LVU470
ARM GAS  /tmp/ccG2Pn7c.s 			page 65


 1598              		.loc 1 953 30 is_stmt 0 view .LVU471
 1599 0000 8860     		str	r0, [r1, #8]
 954:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
 955:Src/pwm_curr_fdbk.c ****   }
 956:Src/pwm_curr_fdbk.c **** #endif
 957:Src/pwm_curr_fdbk.c **** }
 1600              		.loc 1 957 1 view .LVU472
 1601 0002 7047     		bx	lr
 1602              		.cfi_endproc
 1603              	.LFE1464:
 1605              		.section	.text.PWMC_RegisterReadingCalibrationCallBack,"ax",%progbits
 1606              		.align	1
 1607              		.weak	PWMC_RegisterReadingCalibrationCallBack
 1608              		.syntax unified
 1609              		.thumb
 1610              		.thumb_func
 1611              		.fpu fpv4-sp-d16
 1613              	PWMC_RegisterReadingCalibrationCallBack:
 1614              	.LVL136:
 1615              	.LFB1465:
 958:Src/pwm_curr_fdbk.c **** 
 959:Src/pwm_curr_fdbk.c **** /**
 960:Src/pwm_curr_fdbk.c ****  * @brief Sets the Callback that the PWMC component shall invoke to execute a calibration
 961:Src/pwm_curr_fdbk.c ****  *        of the current sensing system.
 962:Src/pwm_curr_fdbk.c ****  *
 963:Src/pwm_curr_fdbk.c ****  * @param pCallBack: Pointer on the generic callback.
 964:Src/pwm_curr_fdbk.c ****  * @param pHandle: Handler of the current instance of the PWMC component.
 965:Src/pwm_curr_fdbk.c ****  */
 966:Src/pwm_curr_fdbk.c **** __weak void PWMC_RegisterReadingCalibrationCallBack(PWMC_Generic_Cb_t pCallBack, PWMC_Handle_t *pHa
 967:Src/pwm_curr_fdbk.c **** {
 1616              		.loc 1 967 1 is_stmt 1 view -0
 1617              		.cfi_startproc
 1618              		@ args = 0, pretend = 0, frame = 0
 1619              		@ frame_needed = 0, uses_anonymous_args = 0
 1620              		@ link register save eliminated.
 968:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
 969:Src/pwm_curr_fdbk.c ****   if (MC_NULL == pHandle)
 970:Src/pwm_curr_fdbk.c ****   {
 971:Src/pwm_curr_fdbk.c ****     /* Nothing to do */
 972:Src/pwm_curr_fdbk.c ****   }
 973:Src/pwm_curr_fdbk.c ****   else
 974:Src/pwm_curr_fdbk.c ****   {
 975:Src/pwm_curr_fdbk.c **** #endif
 976:Src/pwm_curr_fdbk.c ****     pHandle->pFctCurrReadingCalib = pCallBack;
 1621              		.loc 1 976 5 view .LVU474
 1622              		.loc 1 976 35 is_stmt 0 view .LVU475
 1623 0000 C860     		str	r0, [r1, #12]
 977:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
 978:Src/pwm_curr_fdbk.c ****   }
 979:Src/pwm_curr_fdbk.c **** #endif
 980:Src/pwm_curr_fdbk.c **** }
 1624              		.loc 1 980 1 view .LVU476
 1625 0002 7047     		bx	lr
 1626              		.cfi_endproc
 1627              	.LFE1465:
 1629              		.section	.text.PWMC_RegisterTurnOnLowSidesCallBack,"ax",%progbits
 1630              		.align	1
ARM GAS  /tmp/ccG2Pn7c.s 			page 66


 1631              		.weak	PWMC_RegisterTurnOnLowSidesCallBack
 1632              		.syntax unified
 1633              		.thumb
 1634              		.thumb_func
 1635              		.fpu fpv4-sp-d16
 1637              	PWMC_RegisterTurnOnLowSidesCallBack:
 1638              	.LVL137:
 1639              	.LFB1466:
 981:Src/pwm_curr_fdbk.c **** 
 982:Src/pwm_curr_fdbk.c **** /**
 983:Src/pwm_curr_fdbk.c ****  * @brief Sets the Callback that the PWMC component shall invoke to turn low sides on.
 984:Src/pwm_curr_fdbk.c ****  *
 985:Src/pwm_curr_fdbk.c ****  * @param pCallBack: Pointer on the callback which turns low sides on.
 986:Src/pwm_curr_fdbk.c ****  * @param pHandle: Handler of the current instance of the PWMC component.
 987:Src/pwm_curr_fdbk.c ****  */
 988:Src/pwm_curr_fdbk.c **** __weak void PWMC_RegisterTurnOnLowSidesCallBack(PWMC_TurnOnLowSides_Cb_t pCallBack, PWMC_Handle_t *
 989:Src/pwm_curr_fdbk.c **** {
 1640              		.loc 1 989 1 is_stmt 1 view -0
 1641              		.cfi_startproc
 1642              		@ args = 0, pretend = 0, frame = 0
 1643              		@ frame_needed = 0, uses_anonymous_args = 0
 1644              		@ link register save eliminated.
 990:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
 991:Src/pwm_curr_fdbk.c ****   if (MC_NULL == pHandle)
 992:Src/pwm_curr_fdbk.c ****   {
 993:Src/pwm_curr_fdbk.c ****     /* Nothing to do */
 994:Src/pwm_curr_fdbk.c ****   }
 995:Src/pwm_curr_fdbk.c ****   else
 996:Src/pwm_curr_fdbk.c ****   {
 997:Src/pwm_curr_fdbk.c **** #endif
 998:Src/pwm_curr_fdbk.c ****     pHandle->pFctTurnOnLowSides = pCallBack;
 1645              		.loc 1 998 5 view .LVU478
 1646              		.loc 1 998 33 is_stmt 0 view .LVU479
 1647 0000 0861     		str	r0, [r1, #16]
 999:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
1000:Src/pwm_curr_fdbk.c ****   }
1001:Src/pwm_curr_fdbk.c **** #endif
1002:Src/pwm_curr_fdbk.c **** }
 1648              		.loc 1 1002 1 view .LVU480
 1649 0002 7047     		bx	lr
 1650              		.cfi_endproc
 1651              	.LFE1466:
 1653              		.section	.text.PWMC_RegisterSampPointSectXCallBack,"ax",%progbits
 1654              		.align	1
 1655              		.weak	PWMC_RegisterSampPointSectXCallBack
 1656              		.syntax unified
 1657              		.thumb
 1658              		.thumb_func
 1659              		.fpu fpv4-sp-d16
 1661              	PWMC_RegisterSampPointSectXCallBack:
 1662              	.LVL138:
 1663              	.LFB1467:
1003:Src/pwm_curr_fdbk.c **** 
1004:Src/pwm_curr_fdbk.c **** /**
1005:Src/pwm_curr_fdbk.c ****  * @brief Sets the Callback that the PWMC component shall invoke to compute ADC sampling point.
1006:Src/pwm_curr_fdbk.c ****  *
1007:Src/pwm_curr_fdbk.c ****  * @param pCallBack: Pointer on the callback which sets the sampling point depending on the sector.
ARM GAS  /tmp/ccG2Pn7c.s 			page 67


1008:Src/pwm_curr_fdbk.c ****  * @param pHandle: Handler of the current instance of the PWMC component.
1009:Src/pwm_curr_fdbk.c ****  */
1010:Src/pwm_curr_fdbk.c **** __weak void PWMC_RegisterSampPointSectXCallBack(PWMC_SetSampPointSectX_Cb_t pCallBack, PWMC_Handle_
1011:Src/pwm_curr_fdbk.c **** {
 1664              		.loc 1 1011 1 is_stmt 1 view -0
 1665              		.cfi_startproc
 1666              		@ args = 0, pretend = 0, frame = 0
 1667              		@ frame_needed = 0, uses_anonymous_args = 0
 1668              		@ link register save eliminated.
1012:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
1013:Src/pwm_curr_fdbk.c ****   if (MC_NULL == pHandle)
1014:Src/pwm_curr_fdbk.c ****   {
1015:Src/pwm_curr_fdbk.c ****     /* Nothing to do */
1016:Src/pwm_curr_fdbk.c ****   }
1017:Src/pwm_curr_fdbk.c ****   else
1018:Src/pwm_curr_fdbk.c ****   {
1019:Src/pwm_curr_fdbk.c **** #endif
1020:Src/pwm_curr_fdbk.c ****     pHandle->pFctSetADCSampPointSectX = pCallBack;
 1669              		.loc 1 1020 5 view .LVU482
 1670              		.loc 1 1020 39 is_stmt 0 view .LVU483
 1671 0000 4861     		str	r0, [r1, #20]
1021:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
1022:Src/pwm_curr_fdbk.c ****   }
1023:Src/pwm_curr_fdbk.c **** #endif
1024:Src/pwm_curr_fdbk.c **** }
 1672              		.loc 1 1024 1 view .LVU484
 1673 0002 7047     		bx	lr
 1674              		.cfi_endproc
 1675              	.LFE1467:
 1677              		.section	.text.PWMC_RegisterOCPSetRefVoltageCallBack,"ax",%progbits
 1678              		.align	1
 1679              		.weak	PWMC_RegisterOCPSetRefVoltageCallBack
 1680              		.syntax unified
 1681              		.thumb
 1682              		.thumb_func
 1683              		.fpu fpv4-sp-d16
 1685              	PWMC_RegisterOCPSetRefVoltageCallBack:
 1686              	.LVL139:
 1687              	.LFB1468:
1025:Src/pwm_curr_fdbk.c **** 
1026:Src/pwm_curr_fdbk.c **** /**
1027:Src/pwm_curr_fdbk.c ****  * @brief Sets the Callback that the PWMC component shall invoke to set the reference
1028:Src/pwm_curr_fdbk.c ****  *        voltage for the overcurrent protection.
1029:Src/pwm_curr_fdbk.c ****  *
1030:Src/pwm_curr_fdbk.c ****  * @param pCallBack: Pointer on the callback which sets the reference voltage.
1031:Src/pwm_curr_fdbk.c ****  * @param pHandle: Handler of the current instance of the PWMC component.
1032:Src/pwm_curr_fdbk.c ****  */
1033:Src/pwm_curr_fdbk.c **** __weak void PWMC_RegisterOCPSetRefVoltageCallBack(PWMC_SetOcpRefVolt_Cb_t pCallBack, PWMC_Handle_t 
1034:Src/pwm_curr_fdbk.c **** {
 1688              		.loc 1 1034 1 is_stmt 1 view -0
 1689              		.cfi_startproc
 1690              		@ args = 0, pretend = 0, frame = 0
 1691              		@ frame_needed = 0, uses_anonymous_args = 0
 1692              		@ link register save eliminated.
1035:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
1036:Src/pwm_curr_fdbk.c ****   if (MC_NULL == pHandle)
1037:Src/pwm_curr_fdbk.c ****   {
ARM GAS  /tmp/ccG2Pn7c.s 			page 68


1038:Src/pwm_curr_fdbk.c ****     /* Nothing to do */
1039:Src/pwm_curr_fdbk.c ****   }
1040:Src/pwm_curr_fdbk.c ****   else
1041:Src/pwm_curr_fdbk.c ****   {
1042:Src/pwm_curr_fdbk.c **** #endif
1043:Src/pwm_curr_fdbk.c ****     pHandle->pFctOCPSetReferenceVoltage = pCallBack;
 1693              		.loc 1 1043 5 view .LVU486
 1694              		.loc 1 1043 41 is_stmt 0 view .LVU487
 1695 0000 8861     		str	r0, [r1, #24]
1044:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
1045:Src/pwm_curr_fdbk.c ****   }
1046:Src/pwm_curr_fdbk.c **** #endif
1047:Src/pwm_curr_fdbk.c **** }
 1696              		.loc 1 1047 1 view .LVU488
 1697 0002 7047     		bx	lr
 1698              		.cfi_endproc
 1699              	.LFE1468:
 1701              		.section	.text.PWMC_RegisterRLDetectionModeEnableCallBack,"ax",%progbits
 1702              		.align	1
 1703              		.weak	PWMC_RegisterRLDetectionModeEnableCallBack
 1704              		.syntax unified
 1705              		.thumb
 1706              		.thumb_func
 1707              		.fpu fpv4-sp-d16
 1709              	PWMC_RegisterRLDetectionModeEnableCallBack:
 1710              	.LVL140:
 1711              	.LFB1469:
1048:Src/pwm_curr_fdbk.c **** 
1049:Src/pwm_curr_fdbk.c **** /**
1050:Src/pwm_curr_fdbk.c ****  * @brief Sets the Callback that the PWMC component shall invoke to enable the R/L detection mode.
1051:Src/pwm_curr_fdbk.c ****  *
1052:Src/pwm_curr_fdbk.c ****  * @param pCallBack: Pointer on the generic callback.
1053:Src/pwm_curr_fdbk.c ****  * @param pHandle: Handler of the current instance of the PWMC component.
1054:Src/pwm_curr_fdbk.c ****  */
1055:Src/pwm_curr_fdbk.c **** __weak void PWMC_RegisterRLDetectionModeEnableCallBack(PWMC_Generic_Cb_t pCallBack, PWMC_Handle_t *
1056:Src/pwm_curr_fdbk.c **** {
 1712              		.loc 1 1056 1 is_stmt 1 view -0
 1713              		.cfi_startproc
 1714              		@ args = 0, pretend = 0, frame = 0
 1715              		@ frame_needed = 0, uses_anonymous_args = 0
 1716              		@ link register save eliminated.
1057:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
1058:Src/pwm_curr_fdbk.c ****   if (MC_NULL == pHandle)
1059:Src/pwm_curr_fdbk.c ****   {
1060:Src/pwm_curr_fdbk.c ****     /* Nothing to do */
1061:Src/pwm_curr_fdbk.c ****   }
1062:Src/pwm_curr_fdbk.c ****   else
1063:Src/pwm_curr_fdbk.c ****   {
1064:Src/pwm_curr_fdbk.c **** #endif
1065:Src/pwm_curr_fdbk.c ****     pHandle->pFctRLDetectionModeEnable = pCallBack;
 1717              		.loc 1 1065 5 view .LVU490
 1718              		.loc 1 1065 40 is_stmt 0 view .LVU491
 1719 0000 C861     		str	r0, [r1, #28]
1066:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
1067:Src/pwm_curr_fdbk.c ****   }
1068:Src/pwm_curr_fdbk.c **** #endif
1069:Src/pwm_curr_fdbk.c **** }
ARM GAS  /tmp/ccG2Pn7c.s 			page 69


 1720              		.loc 1 1069 1 view .LVU492
 1721 0002 7047     		bx	lr
 1722              		.cfi_endproc
 1723              	.LFE1469:
 1725              		.section	.text.PWMC_RegisterRLDetectionModeDisableCallBack,"ax",%progbits
 1726              		.align	1
 1727              		.weak	PWMC_RegisterRLDetectionModeDisableCallBack
 1728              		.syntax unified
 1729              		.thumb
 1730              		.thumb_func
 1731              		.fpu fpv4-sp-d16
 1733              	PWMC_RegisterRLDetectionModeDisableCallBack:
 1734              	.LVL141:
 1735              	.LFB1470:
1070:Src/pwm_curr_fdbk.c **** 
1071:Src/pwm_curr_fdbk.c **** /**
1072:Src/pwm_curr_fdbk.c ****  * @brief Sets the Callback that the PWMC component shall invoke to disable the R/L detection mode.
1073:Src/pwm_curr_fdbk.c ****  *
1074:Src/pwm_curr_fdbk.c ****  * @param pCallBack: Pointer on the generic callback.
1075:Src/pwm_curr_fdbk.c ****  * @param pHandle: Handler of the current instance of the PWMC component.
1076:Src/pwm_curr_fdbk.c ****  */
1077:Src/pwm_curr_fdbk.c **** __weak void PWMC_RegisterRLDetectionModeDisableCallBack(PWMC_Generic_Cb_t pCallBack, PWMC_Handle_t 
1078:Src/pwm_curr_fdbk.c **** {
 1736              		.loc 1 1078 1 is_stmt 1 view -0
 1737              		.cfi_startproc
 1738              		@ args = 0, pretend = 0, frame = 0
 1739              		@ frame_needed = 0, uses_anonymous_args = 0
 1740              		@ link register save eliminated.
1079:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
1080:Src/pwm_curr_fdbk.c ****   if (MC_NULL == pHandle)
1081:Src/pwm_curr_fdbk.c ****   {
1082:Src/pwm_curr_fdbk.c ****     /* Nothing to do */
1083:Src/pwm_curr_fdbk.c ****   }
1084:Src/pwm_curr_fdbk.c ****   else
1085:Src/pwm_curr_fdbk.c ****   {
1086:Src/pwm_curr_fdbk.c **** #endif
1087:Src/pwm_curr_fdbk.c ****     pHandle->pFctRLDetectionModeDisable = pCallBack;
 1741              		.loc 1 1087 5 view .LVU494
 1742              		.loc 1 1087 41 is_stmt 0 view .LVU495
 1743 0000 0862     		str	r0, [r1, #32]
1088:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
1089:Src/pwm_curr_fdbk.c ****   }
1090:Src/pwm_curr_fdbk.c **** #endif
1091:Src/pwm_curr_fdbk.c **** }
 1744              		.loc 1 1091 1 view .LVU496
 1745 0002 7047     		bx	lr
 1746              		.cfi_endproc
 1747              	.LFE1470:
 1749              		.section	.text.PWMC_RegisterRLDetectionModeSetDutyCallBack,"ax",%progbits
 1750              		.align	1
 1751              		.weak	PWMC_RegisterRLDetectionModeSetDutyCallBack
 1752              		.syntax unified
 1753              		.thumb
 1754              		.thumb_func
 1755              		.fpu fpv4-sp-d16
 1757              	PWMC_RegisterRLDetectionModeSetDutyCallBack:
 1758              	.LVL142:
ARM GAS  /tmp/ccG2Pn7c.s 			page 70


 1759              	.LFB1471:
1092:Src/pwm_curr_fdbk.c **** 
1093:Src/pwm_curr_fdbk.c **** /**
1094:Src/pwm_curr_fdbk.c ****  * @brief Sets the Callback that the PWMC component shall invoke to set the duty cycle
1095:Src/pwm_curr_fdbk.c ****  *        for the R/L detection mode.
1096:Src/pwm_curr_fdbk.c ****  *
1097:Src/pwm_curr_fdbk.c ****  * @param pCallBack: Pointer on the callback which sets the duty cycle.
1098:Src/pwm_curr_fdbk.c ****  * @param pHandle: Handler of the current instance of the PWMC component.
1099:Src/pwm_curr_fdbk.c ****  */
1100:Src/pwm_curr_fdbk.c **** __weak void PWMC_RegisterRLDetectionModeSetDutyCallBack(PWMC_RLDetectSetDuty_Cb_t pCallBack, PWMC_H
1101:Src/pwm_curr_fdbk.c **** {
 1760              		.loc 1 1101 1 is_stmt 1 view -0
 1761              		.cfi_startproc
 1762              		@ args = 0, pretend = 0, frame = 0
 1763              		@ frame_needed = 0, uses_anonymous_args = 0
 1764              		@ link register save eliminated.
1102:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
1103:Src/pwm_curr_fdbk.c ****   if (MC_NULL == pHandle)
1104:Src/pwm_curr_fdbk.c ****   {
1105:Src/pwm_curr_fdbk.c ****     /* Nothing to do */
1106:Src/pwm_curr_fdbk.c ****   }
1107:Src/pwm_curr_fdbk.c ****   else
1108:Src/pwm_curr_fdbk.c ****   {
1109:Src/pwm_curr_fdbk.c **** #endif
1110:Src/pwm_curr_fdbk.c ****     pHandle->pFctRLDetectionModeSetDuty = pCallBack;
 1765              		.loc 1 1110 5 view .LVU498
 1766              		.loc 1 1110 41 is_stmt 0 view .LVU499
 1767 0000 4862     		str	r0, [r1, #36]
1111:Src/pwm_curr_fdbk.c **** #ifdef NULL_PTR_CHECK_PWR_CUR_FDB
1112:Src/pwm_curr_fdbk.c ****   }
1113:Src/pwm_curr_fdbk.c **** #endif
1114:Src/pwm_curr_fdbk.c **** }
 1768              		.loc 1 1114 1 view .LVU500
 1769 0002 7047     		bx	lr
 1770              		.cfi_endproc
 1771              	.LFE1471:
 1773              		.text
 1774              	.Letext0:
 1775              		.file 3 "/usr/share/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/machine/_default_type
 1776              		.file 4 "/usr/share/gcc-arm-none-eabi-10-2020-q4-major/arm-none-eabi/include/sys/_stdint.h"
 1777              		.file 5 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g431xx.h"
 1778              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_tim.h"
 1779              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_usart.h"
 1780              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_ll_dma.h"
 1781              		.file 9 "Inc/mc_type.h"
 1782              		.file 10 "Inc/pwm_curr_fdbk.h"
 1783              		.file 11 "Inc/mc_math.h"
ARM GAS  /tmp/ccG2Pn7c.s 			page 71


DEFINED SYMBOLS
                            *ABS*:0000000000000000 pwm_curr_fdbk.c
     /tmp/ccG2Pn7c.s:18     .text.PWMC_Clear:0000000000000000 $t
     /tmp/ccG2Pn7c.s:26     .text.PWMC_Clear:0000000000000000 PWMC_Clear
     /tmp/ccG2Pn7c.s:57     .text.PWMC_SetOffsetCalib:0000000000000000 $t
     /tmp/ccG2Pn7c.s:64     .text.PWMC_SetOffsetCalib:0000000000000000 PWMC_SetOffsetCalib
     /tmp/ccG2Pn7c.s:98     .text.PWMC_GetOffsetCalib:0000000000000000 $t
     /tmp/ccG2Pn7c.s:105    .text.PWMC_GetOffsetCalib:0000000000000000 PWMC_GetOffsetCalib
     /tmp/ccG2Pn7c.s:139    .text.PWMC_SetPhaseVoltage:0000000000000000 $t
     /tmp/ccG2Pn7c.s:146    .text.PWMC_SetPhaseVoltage:0000000000000000 PWMC_SetPhaseVoltage
     /tmp/ccG2Pn7c.s:697    .text.PWMC_SwitchOffPWM:0000000000000000 $t
     /tmp/ccG2Pn7c.s:704    .text.PWMC_SwitchOffPWM:0000000000000000 PWMC_SwitchOffPWM
     /tmp/ccG2Pn7c.s:727    .text.PWMC_SwitchOnPWM:0000000000000000 $t
     /tmp/ccG2Pn7c.s:734    .text.PWMC_SwitchOnPWM:0000000000000000 PWMC_SwitchOnPWM
     /tmp/ccG2Pn7c.s:757    .text.PWMC_CurrentReadingCalibr:0000000000000000 $t
     /tmp/ccG2Pn7c.s:764    .text.PWMC_CurrentReadingCalibr:0000000000000000 PWMC_CurrentReadingCalibr
     /tmp/ccG2Pn7c.s:850    .text.PWMC_CalcPhaseCurrentsEst:0000000000000000 $t
     /tmp/ccG2Pn7c.s:857    .text.PWMC_CalcPhaseCurrentsEst:0000000000000000 PWMC_CalcPhaseCurrentsEst
     /tmp/ccG2Pn7c.s:987    .text.PWMC_TurnOnLowSides:0000000000000000 $t
     /tmp/ccG2Pn7c.s:994    .text.PWMC_TurnOnLowSides:0000000000000000 PWMC_TurnOnLowSides
     /tmp/ccG2Pn7c.s:1017   .text.PWMC_OCP_Handler:0000000000000000 $t
     /tmp/ccG2Pn7c.s:1024   .text.PWMC_OCP_Handler:0000000000000000 PWMC_OCP_Handler
     /tmp/ccG2Pn7c.s:1105   .text.PWMC_DP_Handler:0000000000000000 $t
     /tmp/ccG2Pn7c.s:1112   .text.PWMC_DP_Handler:0000000000000000 PWMC_DP_Handler
     /tmp/ccG2Pn7c.s:1192   .text.PWMC_OVP_Handler:0000000000000000 $t
     /tmp/ccG2Pn7c.s:1199   .text.PWMC_OVP_Handler:0000000000000000 PWMC_OVP_Handler
     /tmp/ccG2Pn7c.s:1232   .text.PWMC_IsFaultOccurred:0000000000000000 $t
     /tmp/ccG2Pn7c.s:1239   .text.PWMC_IsFaultOccurred:0000000000000000 PWMC_IsFaultOccurred
     /tmp/ccG2Pn7c.s:1308   .text.PWMC_OCPSetReferenceVoltage:0000000000000000 $t
     /tmp/ccG2Pn7c.s:1315   .text.PWMC_OCPSetReferenceVoltage:0000000000000000 PWMC_OCPSetReferenceVoltage
     /tmp/ccG2Pn7c.s:1338   .text.PWMC_DPWM_ModeEnable:0000000000000000 $t
     /tmp/ccG2Pn7c.s:1345   .text.PWMC_DPWM_ModeEnable:0000000000000000 PWMC_DPWM_ModeEnable
     /tmp/ccG2Pn7c.s:1363   .text.PWMC_DPWM_ModeDisable:0000000000000000 $t
     /tmp/ccG2Pn7c.s:1370   .text.PWMC_DPWM_ModeDisable:0000000000000000 PWMC_DPWM_ModeDisable
     /tmp/ccG2Pn7c.s:1388   .text.PWMC_GetDPWM_Mode:0000000000000000 $t
     /tmp/ccG2Pn7c.s:1395   .text.PWMC_GetDPWM_Mode:0000000000000000 PWMC_GetDPWM_Mode
     /tmp/ccG2Pn7c.s:1413   .text.PWMC_RLDetectionModeEnable:0000000000000000 $t
     /tmp/ccG2Pn7c.s:1420   .text.PWMC_RLDetectionModeEnable:0000000000000000 PWMC_RLDetectionModeEnable
     /tmp/ccG2Pn7c.s:1443   .text.PWMC_RLDetectionModeDisable:0000000000000000 $t
     /tmp/ccG2Pn7c.s:1450   .text.PWMC_RLDetectionModeDisable:0000000000000000 PWMC_RLDetectionModeDisable
     /tmp/ccG2Pn7c.s:1473   .text.PWMC_RLDetectionModeSetDuty:0000000000000000 $t
     /tmp/ccG2Pn7c.s:1480   .text.PWMC_RLDetectionModeSetDuty:0000000000000000 PWMC_RLDetectionModeSetDuty
     /tmp/ccG2Pn7c.s:1504   .text.PWMC_RLTurnOnLowSidesAndStart:0000000000000000 $t
     /tmp/ccG2Pn7c.s:1511   .text.PWMC_RLTurnOnLowSidesAndStart:0000000000000000 PWMC_RLTurnOnLowSidesAndStart
     /tmp/ccG2Pn7c.s:1534   .text.PWMC_RegisterGetPhaseCurrentsCallBack:0000000000000000 $t
     /tmp/ccG2Pn7c.s:1541   .text.PWMC_RegisterGetPhaseCurrentsCallBack:0000000000000000 PWMC_RegisterGetPhaseCurrentsCallBack
     /tmp/ccG2Pn7c.s:1558   .text.PWMC_RegisterSwitchOffPwmCallBack:0000000000000000 $t
     /tmp/ccG2Pn7c.s:1565   .text.PWMC_RegisterSwitchOffPwmCallBack:0000000000000000 PWMC_RegisterSwitchOffPwmCallBack
     /tmp/ccG2Pn7c.s:1582   .text.PWMC_RegisterSwitchonPwmCallBack:0000000000000000 $t
     /tmp/ccG2Pn7c.s:1589   .text.PWMC_RegisterSwitchonPwmCallBack:0000000000000000 PWMC_RegisterSwitchonPwmCallBack
     /tmp/ccG2Pn7c.s:1606   .text.PWMC_RegisterReadingCalibrationCallBack:0000000000000000 $t
     /tmp/ccG2Pn7c.s:1613   .text.PWMC_RegisterReadingCalibrationCallBack:0000000000000000 PWMC_RegisterReadingCalibrationCallBack
     /tmp/ccG2Pn7c.s:1630   .text.PWMC_RegisterTurnOnLowSidesCallBack:0000000000000000 $t
     /tmp/ccG2Pn7c.s:1637   .text.PWMC_RegisterTurnOnLowSidesCallBack:0000000000000000 PWMC_RegisterTurnOnLowSidesCallBack
     /tmp/ccG2Pn7c.s:1654   .text.PWMC_RegisterSampPointSectXCallBack:0000000000000000 $t
     /tmp/ccG2Pn7c.s:1661   .text.PWMC_RegisterSampPointSectXCallBack:0000000000000000 PWMC_RegisterSampPointSectXCallBack
     /tmp/ccG2Pn7c.s:1678   .text.PWMC_RegisterOCPSetRefVoltageCallBack:0000000000000000 $t
ARM GAS  /tmp/ccG2Pn7c.s 			page 72


     /tmp/ccG2Pn7c.s:1685   .text.PWMC_RegisterOCPSetRefVoltageCallBack:0000000000000000 PWMC_RegisterOCPSetRefVoltageCallBack
     /tmp/ccG2Pn7c.s:1702   .text.PWMC_RegisterRLDetectionModeEnableCallBack:0000000000000000 $t
     /tmp/ccG2Pn7c.s:1709   .text.PWMC_RegisterRLDetectionModeEnableCallBack:0000000000000000 PWMC_RegisterRLDetectionModeEnableCallBack
     /tmp/ccG2Pn7c.s:1726   .text.PWMC_RegisterRLDetectionModeDisableCallBack:0000000000000000 $t
     /tmp/ccG2Pn7c.s:1733   .text.PWMC_RegisterRLDetectionModeDisableCallBack:0000000000000000 PWMC_RegisterRLDetectionModeDisableCallBack
     /tmp/ccG2Pn7c.s:1750   .text.PWMC_RegisterRLDetectionModeSetDutyCallBack:0000000000000000 $t
     /tmp/ccG2Pn7c.s:1757   .text.PWMC_RegisterRLDetectionModeSetDutyCallBack:0000000000000000 PWMC_RegisterRLDetectionModeSetDutyCallBack

UNDEFINED SYMBOLS
MCM_Rev_Park
