// Seed: 709111885
module module_0 (
    output tri0 id_0,
    input supply0 id_1,
    output tri1 id_2,
    input wire id_3,
    output wire id_4,
    output wire id_5,
    output wire id_6
);
  tri0 id_8;
  wand id_9;
  wire id_10;
  assign id_2 = id_8;
  wire id_11;
  assign id_9 = id_3;
  wire id_12;
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    output tri1 id_2,
    input tri0 id_3,
    output supply1 id_4,
    input tri0 id_5,
    input tri id_6,
    input tri1 id_7,
    output supply0 id_8,
    input supply1 id_9,
    input wand id_10,
    output tri1 id_11,
    input supply0 id_12,
    input wire id_13,
    input tri0 id_14,
    input tri1 id_15
);
  wire id_17;
  module_0(
      id_0, id_5, id_2, id_5, id_4, id_4, id_8
  );
endmodule
