
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G-Beta4
Install: d:\Gowin\Gowin_V1.9.2Beta\SynplifyPro
OS: Windows 6.2

Hostname: DESKTOP-KENK8J7

Implementation : rev_1

# Written on Wed Nov 20 20:04:35 2019

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start            Requested     Requested     Clock        Clock                     Clock
Level     Clock            Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------------
0 -       rdfifo|RdClk     231.5 MHz     4.319         inferred     Autoconstr_clkgroup_1     117  
                                                                                                   
0 -       rdfifo|WrClk     231.5 MHz     4.319         inferred     Autoconstr_clkgroup_0     106  
===================================================================================================


Clock Load Summary
******************

                 Clock     Source          Clock Pin                            Non-clock Pin     Non-clock Pin                
Clock            Load      Pin             Seq Example                          Seq Example       Comb Example                 
-------------------------------------------------------------------------------------------------------------------------------
rdfifo|RdClk     117       RdClk(port)     fifo_inst.Small\.rq2_wptr[7:0].C     -                 fifo_inst.un1_RdClk.I[0](inv)
                                                                                                                               
rdfifo|WrClk     106       WrClk(port)     fifo_inst.Small\.wq2_rptr[7:0].C     -                 fifo_inst.un1_WrClk.I[0](inv)
===============================================================================================================================
