xst -intstyle ise -ifn "C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Top.xst" -ofn "C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Top.syr" 
xst -intstyle ise -ifn "C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Top.xst" -ofn "C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Top.syr" 
xst -intstyle ise -ifn "C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Top.xst" -ofn "C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Top.syr" 
xst -intstyle ise -ifn "C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Top.xst" -ofn "C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Map.ucf -p xc3s100e-cp132-4 Calc_Top.ngc Calc_Top.ngd  
map -intstyle ise -p xc3s100e-cp132-4 -cm area -ir off -pr off -c 100 -o Calc_Top_map.ncd Calc_Top.ngd Calc_Top.pcf 
par -w -intstyle ise -ol high -t 1 Calc_Top_map.ncd Calc_Top.ncd Calc_Top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml Calc_Top.twx Calc_Top.ncd -o Calc_Top.twr Calc_Top.pcf -ucf Map.ucf 
bitgen -intstyle ise -f Calc_Top.ut Calc_Top.ncd 
xst -intstyle ise -ifn "C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Top.xst" -ofn "C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Top.syr" 
xst -intstyle ise -ifn "C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Top.xst" -ofn "C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Map.ucf -p xc3s100e-cp132-4 Calc_Top.ngc Calc_Top.ngd  
map -intstyle ise -p xc3s100e-cp132-4 -cm area -ir off -pr off -c 100 -o Calc_Top_map.ncd Calc_Top.ngd Calc_Top.pcf 
par -w -intstyle ise -ol high -t 1 Calc_Top_map.ncd Calc_Top.ncd Calc_Top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml Calc_Top.twx Calc_Top.ncd -o Calc_Top.twr Calc_Top.pcf -ucf Map.ucf 
bitgen -intstyle ise -f Calc_Top.ut Calc_Top.ncd 
xst -intstyle ise -ifn "C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Top.xst" -ofn "C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Map.ucf -p xc3s100e-cp132-4 Calc_Top.ngc Calc_Top.ngd  
map -intstyle ise -p xc3s100e-cp132-4 -cm area -ir off -pr off -c 100 -o Calc_Top_map.ncd Calc_Top.ngd Calc_Top.pcf 
par -w -intstyle ise -ol high -t 1 Calc_Top_map.ncd Calc_Top.ncd Calc_Top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml Calc_Top.twx Calc_Top.ncd -o Calc_Top.twr Calc_Top.pcf -ucf Map.ucf 
bitgen -intstyle ise -f Calc_Top.ut Calc_Top.ncd 
xst -intstyle ise -ifn "C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Top.xst" -ofn "C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Top.syr" 
xst -intstyle ise -ifn "C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Top.xst" -ofn "C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Map.ucf -p xc3s100e-cp132-4 Calc_Top.ngc Calc_Top.ngd  
map -intstyle ise -p xc3s100e-cp132-4 -cm area -ir off -pr off -c 100 -o Calc_Top_map.ncd Calc_Top.ngd Calc_Top.pcf 
par -w -intstyle ise -ol high -t 1 Calc_Top_map.ncd Calc_Top.ncd Calc_Top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml Calc_Top.twx Calc_Top.ncd -o Calc_Top.twr Calc_Top.pcf -ucf Map.ucf 
bitgen -intstyle ise -f Calc_Top.ut Calc_Top.ncd 
xst -intstyle ise -ifn "C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Top.xst" -ofn "C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Map.ucf -p xc3s100e-cp132-4 Calc_Top.ngc Calc_Top.ngd  
map -intstyle ise -p xc3s100e-cp132-4 -cm area -ir off -pr off -c 100 -o Calc_Top_map.ncd Calc_Top.ngd Calc_Top.pcf 
par -w -intstyle ise -ol high -t 1 Calc_Top_map.ncd Calc_Top.ncd Calc_Top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml Calc_Top.twx Calc_Top.ncd -o Calc_Top.twr Calc_Top.pcf -ucf Map.ucf 
bitgen -intstyle ise -f Calc_Top.ut Calc_Top.ncd 
xst -intstyle ise -ifn "C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Top.xst" -ofn "C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Top.syr" 
xst -intstyle ise -ifn "C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Top.xst" -ofn "C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Top.syr" 
xst -intstyle ise -ifn "C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Top.xst" -ofn "C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Map.ucf -p xc3s100e-cp132-4 Calc_Top.ngc Calc_Top.ngd  
map -intstyle ise -p xc3s100e-cp132-4 -cm area -ir off -pr off -c 100 -o Calc_Top_map.ncd Calc_Top.ngd Calc_Top.pcf 
par -w -intstyle ise -ol high -t 1 Calc_Top_map.ncd Calc_Top.ncd Calc_Top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml Calc_Top.twx Calc_Top.ncd -o Calc_Top.twr Calc_Top.pcf -ucf Map.ucf 
bitgen -intstyle ise -f Calc_Top.ut Calc_Top.ncd 
xst -intstyle ise -ifn "C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Top.xst" -ofn "C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Top.syr" 
xst -intstyle ise -ifn "C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Top.xst" -ofn "C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Map.ucf -p xc3s100e-cp132-4 Calc_Top.ngc Calc_Top.ngd  
map -intstyle ise -p xc3s100e-cp132-4 -cm area -ir off -pr off -c 100 -o Calc_Top_map.ncd Calc_Top.ngd Calc_Top.pcf 
par -w -intstyle ise -ol high -t 1 Calc_Top_map.ncd Calc_Top.ncd Calc_Top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml Calc_Top.twx Calc_Top.ncd -o Calc_Top.twr Calc_Top.pcf -ucf Map.ucf 
bitgen -intstyle ise -f Calc_Top.ut Calc_Top.ncd 
xst -intstyle ise -ifn "C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Top.xst" -ofn "C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Map.ucf -p xc3s100e-cp132-4 Calc_Top.ngc Calc_Top.ngd  
map -intstyle ise -p xc3s100e-cp132-4 -cm area -ir off -pr off -c 100 -o Calc_Top_map.ncd Calc_Top.ngd Calc_Top.pcf 
par -w -intstyle ise -ol high -t 1 Calc_Top_map.ncd Calc_Top.ncd Calc_Top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml Calc_Top.twx Calc_Top.ncd -o Calc_Top.twr Calc_Top.pcf -ucf Map.ucf 
bitgen -intstyle ise -f Calc_Top.ut Calc_Top.ncd 
xst -intstyle ise -ifn "C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Top.xst" -ofn "C:/Users/s246132/Xilinx_Projects/MyFPGAProject/Calc_Projekt/Calc_Top.syr" 
ngdbuild -intstyle ise -dd _ngo -nt timestamp -uc Map.ucf -p xc3s100e-cp132-4 Calc_Top.ngc Calc_Top.ngd  
map -intstyle ise -p xc3s100e-cp132-4 -cm area -ir off -pr off -c 100 -o Calc_Top_map.ncd Calc_Top.ngd Calc_Top.pcf 
par -w -intstyle ise -ol high -t 1 Calc_Top_map.ncd Calc_Top.ncd Calc_Top.pcf 
trce -intstyle ise -v 3 -s 4 -n 3 -fastpaths -xml Calc_Top.twx Calc_Top.ncd -o Calc_Top.twr Calc_Top.pcf -ucf Map.ucf 
bitgen -intstyle ise -f Calc_Top.ut Calc_Top.ncd 
