Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Feb 10 01:36:26 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                 Path #1                                                                                                 |                                                                          WorstPath from Dst                                                                          |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                                   6.250 |                                                                                                                                                                6.250 |
| Path Delay                |                0.452 |                                                                                                                                                                                                  17.535 |                                                                                                                                                               16.488 |
| Logic Delay               | 0.096(22%)           | 4.258(25%)                                                                                                                                                                                              | 3.755(23%)                                                                                                                                                           |
| Net Delay                 | 0.356(78%)           | 13.277(75%)                                                                                                                                                                                             | 12.733(77%)                                                                                                                                                          |
| Clock Skew                |               -0.242 |                                                                                                                                                                                                   0.009 |                                                                                                                                                               -0.340 |
| Slack                     |                5.548 |                                                                                                                                                                                                 -11.284 |                                                                                                                                                              -10.586 |
| Timing Exception          |                      |                                                                                                                                                                                                         |                                                                                                                                                                      |
| Bounding Box Size         | 0% x 1%              | 13% x 6%                                                                                                                                                                                                | 11% x 5%                                                                                                                                                             |
| Clock Region Distance     | (0, 1)               | (0, 1)                                                                                                                                                                                                  | (0, 1)                                                                                                                                                               |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                     247 |                                                                                                                                                                  171 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                    0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                    0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                    0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                    0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                            | Safely Timed                                                                                                                                                         |
| Logic Levels              |                    0 |                                                                                                                                                                                                      38 |                                                                                                                                                                   31 |
| Routes                    |                    1 |                                                                                                                                                                                                      38 |                                                                                                                                                                   31 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT4 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT2 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT5 LUT5 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                     | clk                                                                                                                                                                  |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                     | clk                                                                                                                                                                  |
| DSP Block                 | None                 | None                                                                                                                                                                                                    | None                                                                                                                                                                 |
| BRAM                      | None                 | None                                                                                                                                                                                                    | None                                                                                                                                                                 |
| IO Crossings              |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                    0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                    0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                    0 |
| High Fanout               |                    1 |                                                                                                                                                                                                      41 |                                                                                                                                                                   15 |
| Dont Touch                |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                    0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                    0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                  | FDRE/C                                                                                                                                                               |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                  | FDRE/D                                                                                                                                                               |
| Start Point Pin           | sr_p.sr_15[500]/C    | muon_cand_31.pt[0]/C                                                                                                                                                                                    | sector_ret_17132/C                                                                                                                                                   |
| End Point Pin             | muon_cand_31.pt[0]/D | sector_ret_17132/D                                                                                                                                                                                      | roi_ret_5307/D                                                                                                                                                       |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                 Path #2                                                                                                 |                                                      WorstPath from Dst                                                      |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                                   6.250 |                                                                                                                        6.250 |
| Path Delay                |                0.452 |                                                                                                                                                                                                  17.426 |                                                                                                                       12.114 |
| Logic Delay               | 0.096(22%)           | 4.308(25%)                                                                                                                                                                                              | 2.763(23%)                                                                                                                   |
| Net Delay                 | 0.356(78%)           | 13.118(75%)                                                                                                                                                                                             | 9.351(77%)                                                                                                                   |
| Clock Skew                |               -0.242 |                                                                                                                                                                                                  -0.065 |                                                                                                                       -0.240 |
| Slack                     |                5.548 |                                                                                                                                                                                                 -11.249 |                                                                                                                       -6.112 |
| Timing Exception          |                      |                                                                                                                                                                                                         |                                                                                                                              |
| Bounding Box Size         | 0% x 1%              | 13% x 6%                                                                                                                                                                                                | 12% x 6%                                                                                                                     |
| Clock Region Distance     | (0, 1)               | (0, 1)                                                                                                                                                                                                  | (0, 1)                                                                                                                       |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                     255 |                                                                                                                          138 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                       0 |                                                                                                                            0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                       0 |                                                                                                                            0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                       0 |                                                                                                                            0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                       0 |                                                                                                                            0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                            | Safely Timed                                                                                                                 |
| Logic Levels              |                    0 |                                                                                                                                                                                                      38 |                                                                                                                           23 |
| Routes                    |                    1 |                                                                                                                                                                                                      38 |                                                                                                                           23 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT4 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT2 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 FDRE | FDRE LUT5 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT3 LUT5 LUT5 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                     | clk                                                                                                                          |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                     | clk                                                                                                                          |
| DSP Block                 | None                 | None                                                                                                                                                                                                    | None                                                                                                                         |
| BRAM                      | None                 | None                                                                                                                                                                                                    | None                                                                                                                         |
| IO Crossings              |                    0 |                                                                                                                                                                                                       0 |                                                                                                                            0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                       0 |                                                                                                                            0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                       0 |                                                                                                                            0 |
| High Fanout               |                    1 |                                                                                                                                                                                                      41 |                                                                                                                           16 |
| Dont Touch                |                    0 |                                                                                                                                                                                                       0 |                                                                                                                            0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                       0 |                                                                                                                            0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                  | FDRE/C                                                                                                                       |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                  | FDRE/D                                                                                                                       |
| Start Point Pin           | sr_p.sr_15[500]/C    | muon_cand_31.pt[0]/C                                                                                                                                                                                    | sector_ret_9806/C                                                                                                            |
| End Point Pin             | muon_cand_31.pt[0]/D | sector_ret_9806/D                                                                                                                                                                                       | pt_ret_2109/D                                                                                                                |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                 Path #3                                                                                                 |                                                                          WorstPath from Dst                                                                          |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                                   6.250 |                                                                                                                                                                6.250 |
| Path Delay                |                0.452 |                                                                                                                                                                                                  17.374 |                                                                                                                                                               16.725 |
| Logic Delay               | 0.096(22%)           | 4.367(26%)                                                                                                                                                                                              | 3.725(23%)                                                                                                                                                           |
| Net Delay                 | 0.356(78%)           | 13.007(74%)                                                                                                                                                                                             | 13.000(77%)                                                                                                                                                          |
| Clock Skew                |               -0.242 |                                                                                                                                                                                                  -0.116 |                                                                                                                                                               -0.187 |
| Slack                     |                5.548 |                                                                                                                                                                                                 -11.248 |                                                                                                                                                              -10.670 |
| Timing Exception          |                      |                                                                                                                                                                                                         |                                                                                                                                                                      |
| Bounding Box Size         | 0% x 1%              | 13% x 6%                                                                                                                                                                                                | 13% x 5%                                                                                                                                                             |
| Clock Region Distance     | (0, 1)               | (0, 1)                                                                                                                                                                                                  | (0, 1)                                                                                                                                                               |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                     256 |                                                                                                                                                                  192 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                    0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                    0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                    0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                    0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                            | Safely Timed                                                                                                                                                         |
| Logic Levels              |                    0 |                                                                                                                                                                                                      38 |                                                                                                                                                                   31 |
| Routes                    |                    1 |                                                                                                                                                                                                      38 |                                                                                                                                                                   31 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT4 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT2 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                     | clk                                                                                                                                                                  |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                     | clk                                                                                                                                                                  |
| DSP Block                 | None                 | None                                                                                                                                                                                                    | None                                                                                                                                                                 |
| BRAM                      | None                 | None                                                                                                                                                                                                    | None                                                                                                                                                                 |
| IO Crossings              |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                    0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                    0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                    0 |
| High Fanout               |                    1 |                                                                                                                                                                                                      41 |                                                                                                                                                                   16 |
| Dont Touch                |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                    0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                    0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                  | FDRE/C                                                                                                                                                               |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                  | FDRE/D                                                                                                                                                               |
| Start Point Pin           | sr_p.sr_15[500]/C    | muon_cand_31.pt[0]/C                                                                                                                                                                                    | pt_ret_5645/C                                                                                                                                                        |
| End Point Pin             | muon_cand_31.pt[0]/D | pt_ret_5645/D                                                                                                                                                                                           | roi_ret_5307/D                                                                                                                                                       |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
|      Characteristics      |                                                                                WorstPath to Src                                                                                |                                                                                     Path #4                                                                                    |  WorstPath from Dst |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
| Requirement               |                                                                                                                                                                          6.250 |                                                                                                                                                                          6.250 |               6.250 |
| Path Delay                |                                                                                                                                                                         16.287 |                                                                                                                                                                         17.160 |               2.106 |
| Logic Delay               | 4.100(26%)                                                                                                                                                                     | 3.608(22%)                                                                                                                                                                     | 0.273(13%)          |
| Net Delay                 | 12.187(74%)                                                                                                                                                                    | 13.552(78%)                                                                                                                                                                    | 1.833(87%)          |
| Clock Skew                |                                                                                                                                                                         -0.001 |                                                                                                                                                                         -0.328 |              -0.080 |
| Slack                     |                                                                                                                                                                        -10.046 |                                                                                                                                                                        -11.246 |               4.055 |
| Timing Exception          |                                                                                                                                                                                |                                                                                                                                                                                |                     |
| Bounding Box Size         | 14% x 6%                                                                                                                                                                       | 11% x 5%                                                                                                                                                                       | 3% x 1%             |
| Clock Region Distance     | (0, 1)                                                                                                                                                                         | (0, 1)                                                                                                                                                                         | (0, 0)              |
| Cumulative Fanout         |                                                                                                                                                                            225 |                                                                                                                                                                            208 |                  18 |
| Fixed Loc                 |                                                                                                                                                                              0 |                                                                                                                                                                              0 |                   0 |
| Fixed Route               |                                                                                                                                                                              0 |                                                                                                                                                                              0 |                   0 |
| Hold Fix Detour           |                                                                                                                                                                              0 |                                                                                                                                                                              0 |                   0 |
| Combined LUT Pairs        |                                                                                                                                                                              0 |                                                                                                                                                                              0 |                   0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                   | Safely Timed                                                                                                                                                                   | Safely Timed        |
| Logic Levels              |                                                                                                                                                                             33 |                                                                                                                                                                             33 |                   2 |
| Routes                    |                                                                                                                                                                             33 |                                                                                                                                                                             33 |                   2 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT4 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT3 LUT5 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                                                                                            | clk                                                                                                                                                                            | clk                 |
| End Point Clock           | clk                                                                                                                                                                            | clk                                                                                                                                                                            | clk                 |
| DSP Block                 | None                                                                                                                                                                           | None                                                                                                                                                                           | None                |
| BRAM                      | None                                                                                                                                                                           | None                                                                                                                                                                           | None                |
| IO Crossings              |                                                                                                                                                                              0 |                                                                                                                                                                              0 |                   0 |
| SLR Crossings             |                                                                                                                                                                              0 |                                                                                                                                                                              0 |                   0 |
| PBlocks                   |                                                                                                                                                                              0 |                                                                                                                                                                              0 |                   0 |
| High Fanout               |                                                                                                                                                                             42 |                                                                                                                                                                             15 |                  16 |
| Dont Touch                |                                                                                                                                                                              0 |                                                                                                                                                                              0 |                   0 |
| Mark Debug                |                                                                                                                                                                              0 |                                                                                                                                                                              0 |                   0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                         | FDRE/C                                                                                                                                                                         | FDRE/C              |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                         | FDRE/D                                                                                                                                                                         | FDRE/D              |
| Start Point Pin           | muon_cand_10.pt[0]/C                                                                                                                                                           | sector_ret_18655/C                                                                                                                                                             | pt_ret_2109/C       |
| End Point Pin             | sector_ret_18655/D                                                                                                                                                             | pt_ret_2109/D                                                                                                                                                                  | sr_3_15.pt[3]/D     |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                 Path #5                                                                                                 |                                                                                    WorstPath from Dst                                                                                    |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                                   6.250 |                                                                                                                                                                                    6.250 |
| Path Delay                |                0.452 |                                                                                                                                                                                                  17.337 |                                                                                                                                                                                   16.117 |
| Logic Delay               | 0.096(22%)           | 4.367(26%)                                                                                                                                                                                              | 4.161(26%)                                                                                                                                                                               |
| Net Delay                 | 0.356(78%)           | 12.970(74%)                                                                                                                                                                                             | 11.956(74%)                                                                                                                                                                              |
| Clock Skew                |               -0.242 |                                                                                                                                                                                                  -0.142 |                                                                                                                                                                                   -0.128 |
| Slack                     |                5.548 |                                                                                                                                                                                                 -11.237 |                                                                                                                                                                                  -10.003 |
| Timing Exception          |                      |                                                                                                                                                                                                         |                                                                                                                                                                                          |
| Bounding Box Size         | 0% x 1%              | 13% x 6%                                                                                                                                                                                                | 12% x 6%                                                                                                                                                                                 |
| Clock Region Distance     | (0, 1)               | (0, 1)                                                                                                                                                                                                  | (0, 1)                                                                                                                                                                                   |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                     256 |                                                                                                                                                                                      183 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                            | Safely Timed                                                                                                                                                                             |
| Logic Levels              |                    0 |                                                                                                                                                                                                      38 |                                                                                                                                                                                       35 |
| Routes                    |                    1 |                                                                                                                                                                                                      38 |                                                                                                                                                                                       35 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT4 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT2 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT3 LUT6 LUT4 LUT6 LUT6 LUT6 LUT5 LUT4 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT3 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT3 LUT6 LUT5 LUT6 LUT5 LUT4 LUT3 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                      |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                     | clk                                                                                                                                                                                      |
| DSP Block                 | None                 | None                                                                                                                                                                                                    | None                                                                                                                                                                                     |
| BRAM                      | None                 | None                                                                                                                                                                                                    | None                                                                                                                                                                                     |
| IO Crossings              |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |
| High Fanout               |                    1 |                                                                                                                                                                                                      41 |                                                                                                                                                                                       15 |
| Dont Touch                |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                                        0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                  | FDRE/C                                                                                                                                                                                   |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                  | FDRE/D                                                                                                                                                                                   |
| Start Point Pin           | sr_p.sr_15[500]/C    | muon_cand_31.pt[0]/C                                                                                                                                                                                    | sector_ret_17187/C                                                                                                                                                                       |
| End Point Pin             | muon_cand_31.pt[0]/D | sector_ret_17187/D                                                                                                                                                                                      | sr_2_14.roi[6]/D                                                                                                                                                                         |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                 Path #6                                                                                                 |                                                                        WorstPath from Dst                                                                       |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                                   6.250 |                                                                                                                                                           6.250 |
| Path Delay                |                0.452 |                                                                                                                                                                                                  17.358 |                                                                                                                                                          16.325 |
| Logic Delay               | 0.096(22%)           | 4.294(25%)                                                                                                                                                                                              | 3.660(23%)                                                                                                                                                      |
| Net Delay                 | 0.356(78%)           | 13.064(75%)                                                                                                                                                                                             | 12.665(77%)                                                                                                                                                     |
| Clock Skew                |               -0.242 |                                                                                                                                                                                                  -0.117 |                                                                                                                                                          -0.186 |
| Slack                     |                5.548 |                                                                                                                                                                                                 -11.233 |                                                                                                                                                         -10.269 |
| Timing Exception          |                      |                                                                                                                                                                                                         |                                                                                                                                                                 |
| Bounding Box Size         | 0% x 1%              | 13% x 6%                                                                                                                                                                                                | 13% x 5%                                                                                                                                                        |
| Clock Region Distance     | (0, 1)               | (0, 1)                                                                                                                                                                                                  | (0, 1)                                                                                                                                                          |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                     255 |                                                                                                                                                             173 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                               0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                               0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                               0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                               0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                            | Safely Timed                                                                                                                                                    |
| Logic Levels              |                    0 |                                                                                                                                                                                                      38 |                                                                                                                                                              30 |
| Routes                    |                    1 |                                                                                                                                                                                                      38 |                                                                                                                                                              30 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT4 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT2 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                     | clk                                                                                                                                                             |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                     | clk                                                                                                                                                             |
| DSP Block                 | None                 | None                                                                                                                                                                                                    | None                                                                                                                                                            |
| BRAM                      | None                 | None                                                                                                                                                                                                    | None                                                                                                                                                            |
| IO Crossings              |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                               0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                               0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                               0 |
| High Fanout               |                    1 |                                                                                                                                                                                                      41 |                                                                                                                                                              15 |
| Dont Touch                |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                               0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                               0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                  | FDRE/C                                                                                                                                                          |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                  | FDRE/D                                                                                                                                                          |
| Start Point Pin           | sr_p.sr_15[500]/C    | muon_cand_31.pt[0]/C                                                                                                                                                                                    | sector_ret_159/C                                                                                                                                                |
| End Point Pin             | muon_cand_31.pt[0]/D | sector_ret_159/D                                                                                                                                                                                        | roi_ret_5307/D                                                                                                                                                  |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                 Path #7                                                                                                 |                                                                               WorstPath from Dst                                                                               |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                                   6.250 |                                                                                                                                                                          6.250 |
| Path Delay                |                0.452 |                                                                                                                                                                                                  17.349 |                                                                                                                                                                         16.428 |
| Logic Delay               | 0.096(22%)           | 4.342(26%)                                                                                                                                                                                              | 4.195(26%)                                                                                                                                                                     |
| Net Delay                 | 0.356(78%)           | 13.007(74%)                                                                                                                                                                                             | 12.233(74%)                                                                                                                                                                    |
| Clock Skew                |               -0.242 |                                                                                                                                                                                                  -0.121 |                                                                                                                                                                         -0.181 |
| Slack                     |                5.548 |                                                                                                                                                                                                 -11.228 |                                                                                                                                                                        -10.367 |
| Timing Exception          |                      |                                                                                                                                                                                                         |                                                                                                                                                                                |
| Bounding Box Size         | 0% x 1%              | 13% x 6%                                                                                                                                                                                                | 13% x 5%                                                                                                                                                                       |
| Clock Region Distance     | (0, 1)               | (0, 1)                                                                                                                                                                                                  | (0, 1)                                                                                                                                                                         |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                     246 |                                                                                                                                                                            189 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                              0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                              0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                              0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                              0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                            | Safely Timed                                                                                                                                                                   |
| Logic Levels              |                    0 |                                                                                                                                                                                                      38 |                                                                                                                                                                             33 |
| Routes                    |                    1 |                                                                                                                                                                                                      38 |                                                                                                                                                                             33 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT4 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT2 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT5 LUT6 FDRE | FDRE LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                     | clk                                                                                                                                                                            |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                     | clk                                                                                                                                                                            |
| DSP Block                 | None                 | None                                                                                                                                                                                                    | None                                                                                                                                                                           |
| BRAM                      | None                 | None                                                                                                                                                                                                    | None                                                                                                                                                                           |
| IO Crossings              |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                              0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                              0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                              0 |
| High Fanout               |                    1 |                                                                                                                                                                                                      41 |                                                                                                                                                                             16 |
| Dont Touch                |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                              0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                                              0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                  | FDRE/C                                                                                                                                                                         |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                  | FDRE/D                                                                                                                                                                         |
| Start Point Pin           | sr_p.sr_15[500]/C    | muon_cand_31.pt[0]/C                                                                                                                                                                                    | sector_ret_17614/C                                                                                                                                                             |
| End Point Pin             | muon_cand_31.pt[0]/D | sector_ret_17614/D                                                                                                                                                                                      | roi_ret_5307/D                                                                                                                                                                 |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |                                                                                WorstPath to Src                                                                                |                                                                                       Path #8                                                                                       |    WorstPath from Dst    |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |                                                                                                                                                                          6.250 |                                                                                                                                                                               6.250 |                    6.250 |
| Path Delay                |                                                                                                                                                                         16.287 |                                                                                                                                                                              17.126 |                    2.285 |
| Logic Delay               | 4.100(26%)                                                                                                                                                                     | 3.700(22%)                                                                                                                                                                          | 0.344(16%)               |
| Net Delay                 | 12.187(74%)                                                                                                                                                                    | 13.426(78%)                                                                                                                                                                         | 1.941(84%)               |
| Clock Skew                |                                                                                                                                                                         -0.001 |                                                                                                                                                                              -0.332 |                    0.028 |
| Slack                     |                                                                                                                                                                        -10.046 |                                                                                                                                                                             -11.216 |                    3.985 |
| Timing Exception          |                                                                                                                                                                                |                                                                                                                                                                                     |                          |
| Bounding Box Size         | 14% x 6%                                                                                                                                                                       | 11% x 5%                                                                                                                                                                            | 13% x 0%                 |
| Clock Region Distance     | (0, 1)                                                                                                                                                                         | (0, 1)                                                                                                                                                                              | (1, 0)                   |
| Cumulative Fanout         |                                                                                                                                                                            225 |                                                                                                                                                                                 205 |                       19 |
| Fixed Loc                 |                                                                                                                                                                              0 |                                                                                                                                                                                   0 |                        0 |
| Fixed Route               |                                                                                                                                                                              0 |                                                                                                                                                                                   0 |                        0 |
| Hold Fix Detour           |                                                                                                                                                                              0 |                                                                                                                                                                                   0 |                        0 |
| Combined LUT Pairs        |                                                                                                                                                                              0 |                                                                                                                                                                                   0 |                        0 |
| Clock Relationship        | Safely Timed                                                                                                                                                                   | Safely Timed                                                                                                                                                                        | Safely Timed             |
| Logic Levels              |                                                                                                                                                                             33 |                                                                                                                                                                                  34 |                        3 |
| Routes                    |                                                                                                                                                                             33 |                                                                                                                                                                                  34 |                        3 |
| Logical Path              | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT4 LUT4 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                                                                                                                                                                            | clk                                                                                                                                                                                 | clk                      |
| End Point Clock           | clk                                                                                                                                                                            | clk                                                                                                                                                                                 | clk                      |
| DSP Block                 | None                                                                                                                                                                           | None                                                                                                                                                                                | None                     |
| BRAM                      | None                                                                                                                                                                           | None                                                                                                                                                                                | None                     |
| IO Crossings              |                                                                                                                                                                              0 |                                                                                                                                                                                   0 |                        0 |
| SLR Crossings             |                                                                                                                                                                              0 |                                                                                                                                                                                   0 |                        0 |
| PBlocks                   |                                                                                                                                                                              0 |                                                                                                                                                                                   0 |                        0 |
| High Fanout               |                                                                                                                                                                             42 |                                                                                                                                                                                  15 |                       16 |
| Dont Touch                |                                                                                                                                                                              0 |                                                                                                                                                                                   0 |                        0 |
| Mark Debug                |                                                                                                                                                                              0 |                                                                                                                                                                                   0 |                        0 |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                                         | FDRE/C                                                                                                                                                                              | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                                         | FDRE/D                                                                                                                                                                              | FDRE/D                   |
| Start Point Pin           | muon_cand_10.pt[0]/C                                                                                                                                                           | sector_ret_18655/C                                                                                                                                                                  | sector_ret_19045/C       |
| End Point Pin             | sector_ret_18655/D                                                                                                                                                             | sector_ret_19045/D                                                                                                                                                                  | sr_3_15.pt[1]/D          |
+---------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                               Path #9                                                                                              |                                                      WorstPath from Dst                                                      |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                              6.250 |                                                                                                                        6.250 |
| Path Delay                |                0.563 |                                                                                                                                                                                             17.327 |                                                                                                                       11.575 |
| Logic Delay               | 0.099(18%)           | 4.620(27%)                                                                                                                                                                                         | 2.592(23%)                                                                                                                   |
| Net Delay                 | 0.464(82%)           | 12.707(73%)                                                                                                                                                                                        | 8.983(77%)                                                                                                                   |
| Clock Skew                |               -0.114 |                                                                                                                                                                                             -0.127 |                                                                                                                       -0.178 |
| Slack                     |                5.564 |                                                                                                                                                                                            -11.212 |                                                                                                                       -5.511 |
| Timing Exception          |                      |                                                                                                                                                                                                    |                                                                                                                              |
| Bounding Box Size         | 1% x 0%              | 14% x 6%                                                                                                                                                                                           | 12% x 5%                                                                                                                     |
| Clock Region Distance     | (0, 0)               | (0, 1)                                                                                                                                                                                             | (0, 1)                                                                                                                       |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                242 |                                                                                                                          135 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                  0 |                                                                                                                            0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                  0 |                                                                                                                            0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                  0 |                                                                                                                            0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                  0 |                                                                                                                            0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                       | Safely Timed                                                                                                                 |
| Logic Levels              |                    0 |                                                                                                                                                                                                 37 |                                                                                                                           23 |
| Routes                    |                    1 |                                                                                                                                                                                                 37 |                                                                                                                           23 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT3 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT6 LUT4 LUT4 LUT6 LUT4 LUT4 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 LUT5 LUT2 LUT6 LUT6 LUT4 LUT5 LUT6 FDRE | FDRE LUT5 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                | clk                                                                                                                          |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                | clk                                                                                                                          |
| DSP Block                 | None                 | None                                                                                                                                                                                               | None                                                                                                                         |
| BRAM                      | None                 | None                                                                                                                                                                                               | None                                                                                                                         |
| IO Crossings              |                    0 |                                                                                                                                                                                                  0 |                                                                                                                            0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                  0 |                                                                                                                            0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                  0 |                                                                                                                            0 |
| High Fanout               |                    1 |                                                                                                                                                                                                 42 |                                                                                                                           16 |
| Dont Touch                |                    0 |                                                                                                                                                                                                  0 |                                                                                                                            0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                  0 |                                                                                                                            0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                             | FDRE/C                                                                                                                       |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                             | FDRE/D                                                                                                                       |
| Start Point Pin           | sr_p.sr_15[164]/C    | muon_cand_10.pt[0]/C                                                                                                                                                                               | sector_ret_11029/C                                                                                                           |
| End Point Pin             | muon_cand_10.pt[0]/D | sector_ret_11029/D                                                                                                                                                                                 | roi_ret_5304/D                                                                                                               |
+---------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src   |                                                                                                 Path #10                                                                                                |                                                                     WorstPath from Dst                                                                     |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |                6.250 |                                                                                                                                                                                                   6.250 |                                                                                                                                                      6.250 |
| Path Delay                |                0.452 |                                                                                                                                                                                                  17.330 |                                                                                                                                                     15.383 |
| Logic Delay               | 0.096(22%)           | 4.318(25%)                                                                                                                                                                                              | 3.637(24%)                                                                                                                                                 |
| Net Delay                 | 0.356(78%)           | 13.012(75%)                                                                                                                                                                                             | 11.746(76%)                                                                                                                                                |
| Clock Skew                |               -0.242 |                                                                                                                                                                                                  -0.115 |                                                                                                                                                     -0.188 |
| Slack                     |                5.548 |                                                                                                                                                                                                 -11.203 |                                                                                                                                                     -9.329 |
| Timing Exception          |                      |                                                                                                                                                                                                         |                                                                                                                                                            |
| Bounding Box Size         | 0% x 1%              | 13% x 6%                                                                                                                                                                                                | 13% x 5%                                                                                                                                                   |
| Clock Region Distance     | (0, 1)               | (0, 1)                                                                                                                                                                                                  | (0, 1)                                                                                                                                                     |
| Cumulative Fanout         |                    1 |                                                                                                                                                                                                     256 |                                                                                                                                                        170 |
| Fixed Loc                 |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                          0 |
| Fixed Route               |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                          0 |
| Hold Fix Detour           |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                          0 |
| Combined LUT Pairs        |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                          0 |
| Clock Relationship        | Safely Timed         | Safely Timed                                                                                                                                                                                            | Safely Timed                                                                                                                                               |
| Logic Levels              |                    0 |                                                                                                                                                                                                      38 |                                                                                                                                                         29 |
| Routes                    |                    1 |                                                                                                                                                                                                      38 |                                                                                                                                                         29 |
| Logical Path              | FDRE FDRE            | FDRE LUT4 LUT5 LUT6 LUT4 LUT6 LUT5 LUT4 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT2 LUT6 LUT4 LUT6 LUT3 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT6 LUT6 LUT3 LUT6 LUT6 LUT4 LUT6 LUT6 LUT5 LUT6 LUT5 FDRE | FDRE LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 LUT3 LUT5 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 LUT4 LUT5 LUT3 LUT6 LUT5 LUT5 LUT5 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                  | clk                                                                                                                                                                                                     | clk                                                                                                                                                        |
| End Point Clock           | clk                  | clk                                                                                                                                                                                                     | clk                                                                                                                                                        |
| DSP Block                 | None                 | None                                                                                                                                                                                                    | None                                                                                                                                                       |
| BRAM                      | None                 | None                                                                                                                                                                                                    | None                                                                                                                                                       |
| IO Crossings              |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                          0 |
| SLR Crossings             |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                          0 |
| PBlocks                   |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                          0 |
| High Fanout               |                    1 |                                                                                                                                                                                                      41 |                                                                                                                                                         15 |
| Dont Touch                |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                          0 |
| Mark Debug                |                    0 |                                                                                                                                                                                                       0 |                                                                                                                                                          0 |
| Start Point Pin Primitive | FDRE/C               | FDRE/C                                                                                                                                                                                                  | FDRE/C                                                                                                                                                     |
| End Point Pin Primitive   | FDRE/D               | FDRE/D                                                                                                                                                                                                  | FDRE/D                                                                                                                                                     |
| Start Point Pin           | sr_p.sr_15[500]/C    | muon_cand_31.pt[0]/C                                                                                                                                                                                    | sector_ret_16747/C                                                                                                                                         |
| End Point Pin             | muon_cand_31.pt[0]/D | sector_ret_16747/D                                                                                                                                                                                      | roi_ret_5307/D                                                                                                                                             |
+---------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+----+----+----+----+-----+-----+-----+-----+-----+----+----+----+----+
| End Point Clock | Requirement | 27 | 28 | 29 | 30 |  31 |  32 |  33 |  34 |  35 | 36 | 37 | 38 | 39 |
+-----------------+-------------+----+----+----+----+-----+-----+-----+-----+-----+----+----+----+----+
| clk             | 6.250ns     |  7 | 10 | 29 | 93 | 126 | 163 | 114 | 125 | 116 | 68 | 65 | 77 |  7 |
+-----------------+-------------+----+----+----+----+-----+-----+-----+-----+-----+----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+--------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
|     Instance     |                      Module                      | Rent | Average Fanout | Total Instances |   LUT1  |    LUT2   |    LUT3    |     LUT4    |     LUT5    |     LUT6     | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+--------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
| (top)            |                                          wrapper | 0.74 |           3.46 |           37941 | 0(0.0%) | 323(1.5%) | 1285(5.9%) | 2282(10.5%) | 5705(26.2%) | 12189(56.0%) |        112 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I032_O016_D003-freq160retfan16_rev_1 | 0.96 |           4.36 |           24954 | 0(0.0%) | 322(1.5%) | 1284(5.9%) | 2196(10.1%) | 5702(26.3%) | 12182(56.2%) |        112 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                              shift_reg_tap_512_4 | 0.00 |           1.00 |            7680 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                              shift_reg_tap_256_4 | 0.00 |           1.00 |            3840 | 0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |      0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+--------------------------------------------------+------+----------------+-----------------+---------+-----------+------------+-------------+-------------+--------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+---------------------------------+---------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |        Congestion Window        |      Cell Names     | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+---------------------------------+---------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                5 |       116% | (CLEM_X46Y377,CLEL_R_X60Y408)   | muon_sorter_1(98%)  |            0% |       4.38234 | 82%          | 0%         |   3% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      |                4 |       132% | (CLEL_R_X45Y363,CLEL_R_X52Y378) | muon_sorter_1(97%)  |            0% |       4.76563 | 93%          | 0%         |   1% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     |                1 |       108% | (CLEL_R_X55Y369,CLEM_X56Y370)   | muon_sorter_1(94%)  |            0% |       5.46875 | 96%          | 0%         |   6% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                3 |       102% | (CLEM_X46Y401,CLEL_R_X49Y408)   | muon_sorter_1(100%) |            0% |       5.15625 | 97%          | 0%         |  12% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+---------------------------------+---------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+--------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |        Congestion Window       |            Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+--------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                2 |           0.064% | (CLEM_X56Y376,CLEM_X59Y379)    | muon_sorter_1(94%)              |            0% |       4.73958 | 90%          | 0%         |   4% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     | Global |                5 |           1.413% | (NULL_X282Y360,CLEM_X56Y458)   | muon_sorter_1(93%),wrapper(6%)  |            0% |       3.40588 | 64%          | 0%         |   6% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Global |                5 |           1.001% | (CLEM_X37Y344,CLEM_X60Y447)    | muon_sorter_1(90%),wrapper(9%)  |            0% |       2.94451 | 55%          | 0%         |   5% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Global |                5 |           0.733% | (CLEM_X48Y387,CLEM_X63Y418)    | muon_sorter_1(93%),wrapper(6%)  |            0% |       3.69792 | 69%          | 0%         |   9% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Long   |                3 |           0.060% | (CLEM_X56Y372,CLEM_X59Y383)    | muon_sorter_1(95%)              |            0% |       4.51563 | 85%          | 0%         |   3% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     | Long   |                5 |           0.905% | (CLEM_X44Y361,CLEM_X59Y456)    | muon_sorter_1(97%)              |            0% |       3.91792 | 74%          | 0%         |   5% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      | Long   |                4 |           0.365% | (CLEM_X40Y363,CLEL_R_X55Y386)  | muon_sorter_1(95%)              |            0% |       3.43326 | 66%          | 0%         |   1% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Long   |                4 |           0.262% | (CLEM_X47Y397,CLEL_R_X62Y412)  | muon_sorter_1(96%)              |            0% |       4.14031 | 77%          | 0%         |  10% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| North     | Short  |                4 |           0.340% | (CLEM_X48Y427,CLEL_R_X55Y442)  | muon_sorter_1(99%)              |            0% |       5.01563 | 93%          | 0%         |   0% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| South     | Short  |                6 |           1.489% | (CLEL_R_X32Y356,CLEM_X63Y451)  | muon_sorter_1(90%),wrapper(9%)  |            0% |       2.37407 | 44%          | 0%         |   4% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                6 |           1.362% | (NULL_X190Y358,CLEL_R_X62Y456) | muon_sorter_1(88%),wrapper(11%) |            0% |       2.23768 | 42%          | 0%         |   5% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                5 |           1.260% | (CLEL_R_X43Y356,CLEM_X58Y467)  | muon_sorter_1(97%)              |            0% |       3.80798 | 71%          | 0%         |   5% |   0% | 0%   | NA   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+--------------------------------+---------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+--------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |           Cell Names           | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+--------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| East      |                2 |        89% | (CLEM_X48Y436,CLEM_X51Y439)   | muon_sorter_1(100%)            |            0% |       4.99107 | 93%          | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                2 |        87% | (CLEM_X52Y436,CLEL_R_X55Y439) | muon_sorter_1(100%)            |            0% |         5.375 | 98%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                2 |        85% | (CLEM_X44Y432,CLEM_X47Y435)   | muon_sorter_1(92%),wrapper(7%) |            0% |       3.63839 | 67%          | 0%         |   3% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                2 |        86% | (CLEM_X48Y432,CLEM_X51Y435)   | muon_sorter_1(100%)            |            0% |       5.27679 | 99%          | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      |                2 |        89% | (CLEM_X44Y428,CLEM_X47Y431)   | muon_sorter_1(97%)             |            0% |       4.62946 | 87%          | 0%         |   4% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                2 |        87% | (CLEM_X48Y420,CLEM_X51Y423)   | muon_sorter_1(99%)             |            0% |       5.11161 | 96%          | 0%         |   5% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                2 |        85% | (CLEM_X44Y416,CLEM_X47Y419)   | muon_sorter_1(95%)             |            0% |        4.6875 | 87%          | 0%         |  16% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                2 |        86% | (CLEM_X44Y400,CLEM_X47Y403)   | muon_sorter_1(96%)             |            0% |       3.94196 | 73%          | 0%         |  12% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                2 |        86% | (CLEM_X48Y400,CLEM_X51Y403)   | muon_sorter_1(100%)            |            0% |       5.25893 | 99%          | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                2 |        86% | (CLEM_X48Y396,CLEM_X51Y399)   | muon_sorter_1(99%)             |            0% |         5.125 | 97%          | 0%         |   1% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      |                2 |        86% | (CLEM_X52Y408,CLEL_R_X55Y411) | muon_sorter_1(100%)            |            0% |       4.16667 | 76%          | 0%         |  11% |   0% | 0%   | NA   | NA  |    0% |  0% |
| West      |                2 |        88% | (CLEM_X52Y404,CLEL_R_X55Y407) | muon_sorter_1(100%)            |            0% |       5.26563 | 96%          | 0%         |   3% |   0% | 0%   | NA   | NA  |    0% |  0% |
| West      |                2 |        86% | (CLEM_X52Y400,CLEL_R_X55Y403) | muon_sorter_1(100%)            |            0% |       5.24479 | 97%          | 0%         |   2% |   0% | 0%   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+--------------------------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+--------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
|   Tile Name  | RPM Grid Column | RPM Grid Row | Congestion in Window |            Cell Names           | Placer Max Overlap? |
+--------------+-----------------+--------------+----------------------+---------------------------------+---------------------+
| CLEM_X54Y389 | 337             | 529          | 75%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X54Y390 | 337             | 527          | 74%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X54Y388 | 337             | 530          | 74%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X54Y391 | 337             | 526          | 74%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X54Y386 | 337             | 532          | 73%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X54Y387 | 337             | 531          | 73%                  | muon_sorter_1(88%),wrapper(11%) | Y                   |
| CLEM_X54Y383 | 337             | 535          | 72%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X54Y384 | 337             | 534          | 71%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X54Y385 | 337             | 533          | 71%                  | muon_sorter_1(100%)             | Y                   |
| CLEM_X54Y393 | 337             | 524          | 71%                  | muon_sorter_1(87%),wrapper(12%) | Y                   |
+--------------+-----------------+--------------+----------------------+---------------------------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |      Cell Names     | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------------+---------------------+
| CLEL_R_X48Y407 | 312             | 510          | 61%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X49Y407   | 315             | 510          | 61%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X50Y407   | 319             | 510          | 61%                  | muon_sorter_1(100%) | Y                   |
| CLEL_R_X53Y434 | 334             | 482          | 60%                  | muon_sorter_1(100%) | N                   |
| CLEL_R_X53Y433 | 334             | 483          | 60%                  | muon_sorter_1(100%) | N                   |
| CLEL_R_X53Y435 | 334             | 481          | 60%                  | muon_sorter_1(100%) | N                   |
| CLEL_R_X49Y407 | 317             | 510          | 60%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X49Y409   | 315             | 508          | 59%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X48Y407   | 310             | 510          | 59%                  | muon_sorter_1(100%) | Y                   |
| CLEM_X51Y434   | 324             | 482          | 59%                  | muon_sorter_1(100%) | N                   |
+----------------+-----------------+--------------+----------------------+---------------------+---------------------+


