Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date         : Wed Dec  5 16:28:38 2018
| Host         : Waitee-Desktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file led_top_timing_summary_routed.rpt -pb led_top_timing_summary_routed.pb -rpx led_top_timing_summary_routed.rpx -warn_on_violation
| Design       : led_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: btn[1] (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: btn[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btn[3] (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: led/module/t_timer_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.125        0.000                      0                   49        0.200        0.000                      0                   49        3.500        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.125        0.000                      0                   49        0.200        0.000                      0                   49        3.500        0.000                       0                    55  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.125ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.125ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.929ns  (logic 2.426ns (61.748%)  route 1.503ns (38.251%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns = ( 13.436 - 8.000 ) 
    Source Clock Delay      (SCD):    5.928ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.830     5.928    led/module/sysclk
    SLICE_X2Y16          FDCE                                         r  led/module/s_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.478     6.406 r  led/module/s_time_reg[1]/Q
                         net (fo=2, routed)           0.704     7.110    led/module/s_time[1]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.937 r  led/module/s_time_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.937    led/module/s_time_reg[4]_i_2_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.051 r  led/module/s_time_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.051    led/module/s_time_reg[8]_i_2_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.165 r  led/module/s_time_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.165    led/module/s_time_reg[12]_i_2_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.279 r  led/module/s_time_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.279    led/module/s_time_reg[16]_i_2_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.393 r  led/module/s_time_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.393    led/module/s_time_reg[20]_i_2_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.727 r  led/module/s_time_reg[23]_i_3/O[1]
                         net (fo=1, routed)           0.799     9.526    led/module/data0[22]
    SLICE_X2Y21          LUT3 (Prop_lut3_I2_O)        0.331     9.857 r  led/module/s_time[22]_i_1/O
                         net (fo=1, routed)           0.000     9.857    led/module/s_time_0[22]
    SLICE_X2Y21          FDCE                                         r  led/module/s_time_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.647    13.436    led/module/sysclk
    SLICE_X2Y21          FDCE                                         r  led/module/s_time_reg[22]/C
                         clock pessimism              0.463    13.899    
                         clock uncertainty           -0.035    13.863    
    SLICE_X2Y21          FDCE (Setup_fdce_C_D)        0.118    13.981    led/module/s_time_reg[22]
  -------------------------------------------------------------------
                         required time                         13.981    
                         arrival time                          -9.857    
  -------------------------------------------------------------------
                         slack                                  4.125    

Slack (MET) :             4.217ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.838ns  (logic 2.310ns (60.192%)  route 1.528ns (39.808%))
  Logic Levels:           7  (CARRY4=6 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.437ns = ( 13.437 - 8.000 ) 
    Source Clock Delay      (SCD):    5.928ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.830     5.928    led/module/sysclk
    SLICE_X2Y16          FDCE                                         r  led/module/s_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.478     6.406 r  led/module/s_time_reg[1]/Q
                         net (fo=2, routed)           0.704     7.110    led/module/s_time[1]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.937 r  led/module/s_time_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.937    led/module/s_time_reg[4]_i_2_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.051 r  led/module/s_time_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.051    led/module/s_time_reg[8]_i_2_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.165 r  led/module/s_time_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.165    led/module/s_time_reg[12]_i_2_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.279 r  led/module/s_time_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.279    led/module/s_time_reg[16]_i_2_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.393 r  led/module/s_time_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.393    led/module/s_time_reg[20]_i_2_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.615 r  led/module/s_time_reg[23]_i_3/O[0]
                         net (fo=1, routed)           0.824     9.439    led/module/data0[21]
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.327     9.766 r  led/module/s_time[21]_i_1/O
                         net (fo=1, routed)           0.000     9.766    led/module/s_time_0[21]
    SLICE_X2Y20          FDCE                                         r  led/module/s_time_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.648    13.437    led/module/sysclk
    SLICE_X2Y20          FDCE                                         r  led/module/s_time_reg[21]/C
                         clock pessimism              0.463    13.900    
                         clock uncertainty           -0.035    13.864    
    SLICE_X2Y20          FDCE (Setup_fdce_C_D)        0.118    13.982    led/module/s_time_reg[21]
  -------------------------------------------------------------------
                         required time                         13.982    
                         arrival time                          -9.766    
  -------------------------------------------------------------------
                         slack                                  4.217    

Slack (MET) :             4.290ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.752ns  (logic 1.021ns (27.216%)  route 2.731ns (72.784%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.441ns = ( 13.441 - 8.000 ) 
    Source Clock Delay      (SCD):    5.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.830     5.928    led/module/sysclk
    SLICE_X2Y16          FDCE                                         r  led/module/s_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.478     6.406 r  led/module/s_time_reg[1]/Q
                         net (fo=2, routed)           0.719     7.125    led/module/s_time[1]
    SLICE_X2Y21          LUT3 (Prop_lut3_I2_O)        0.295     7.420 r  led/module/s_time[23]_i_5/O
                         net (fo=1, routed)           0.983     8.404    led/module/s_time[23]_i_5_n_0
    SLICE_X2Y19          LUT6 (Prop_lut6_I1_O)        0.124     8.528 r  led/module/s_time[23]_i_2/O
                         net (fo=25, routed)          1.028     9.555    led/module/s_time[23]_i_2_n_0
    SLICE_X2Y16          LUT2 (Prop_lut2_I0_O)        0.124     9.679 r  led/module/s_time[0]_i_1/O
                         net (fo=1, routed)           0.000     9.679    led/module/s_time_0[0]
    SLICE_X2Y16          FDCE                                         r  led/module/s_time_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.652    13.441    led/module/sysclk
    SLICE_X2Y16          FDCE                                         r  led/module/s_time_reg[0]/C
                         clock pessimism              0.487    13.928    
                         clock uncertainty           -0.035    13.892    
    SLICE_X2Y16          FDCE (Setup_fdce_C_D)        0.077    13.969    led/module/s_time_reg[0]
  -------------------------------------------------------------------
                         required time                         13.969    
                         arrival time                          -9.679    
  -------------------------------------------------------------------
                         slack                                  4.290    

Slack (MET) :             4.309ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.774ns  (logic 1.043ns (27.640%)  route 2.731ns (72.360%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.441ns = ( 13.441 - 8.000 ) 
    Source Clock Delay      (SCD):    5.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.830     5.928    led/module/sysclk
    SLICE_X2Y16          FDCE                                         r  led/module/s_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.478     6.406 r  led/module/s_time_reg[1]/Q
                         net (fo=2, routed)           0.719     7.125    led/module/s_time[1]
    SLICE_X2Y21          LUT3 (Prop_lut3_I2_O)        0.295     7.420 r  led/module/s_time[23]_i_5/O
                         net (fo=1, routed)           0.983     8.404    led/module/s_time[23]_i_5_n_0
    SLICE_X2Y19          LUT6 (Prop_lut6_I1_O)        0.124     8.528 r  led/module/s_time[23]_i_2/O
                         net (fo=25, routed)          1.028     9.555    led/module/s_time[23]_i_2_n_0
    SLICE_X2Y16          LUT3 (Prop_lut3_I1_O)        0.146     9.701 r  led/module/s_time[1]_i_1/O
                         net (fo=1, routed)           0.000     9.701    led/module/s_time_0[1]
    SLICE_X2Y16          FDCE                                         r  led/module/s_time_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.652    13.441    led/module/sysclk
    SLICE_X2Y16          FDCE                                         r  led/module/s_time_reg[1]/C
                         clock pessimism              0.487    13.928    
                         clock uncertainty           -0.035    13.892    
    SLICE_X2Y16          FDCE (Setup_fdce_C_D)        0.118    14.010    led/module/s_time_reg[1]
  -------------------------------------------------------------------
                         required time                         14.010    
                         arrival time                          -9.701    
  -------------------------------------------------------------------
                         slack                                  4.309    

Slack (MET) :             4.312ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 2.170ns (58.631%)  route 1.531ns (41.369%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.436ns = ( 13.436 - 8.000 ) 
    Source Clock Delay      (SCD):    5.928ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.830     5.928    led/module/sysclk
    SLICE_X2Y16          FDCE                                         r  led/module/s_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.478     6.406 r  led/module/s_time_reg[1]/Q
                         net (fo=2, routed)           0.704     7.110    led/module/s_time[1]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.937 r  led/module/s_time_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.937    led/module/s_time_reg[4]_i_2_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.051 r  led/module/s_time_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.051    led/module/s_time_reg[8]_i_2_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.165 r  led/module/s_time_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.165    led/module/s_time_reg[12]_i_2_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.499 r  led/module/s_time_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.827     9.326    led/module/data0[14]
    SLICE_X2Y21          LUT3 (Prop_lut3_I2_O)        0.303     9.629 r  led/module/s_time[14]_i_1/O
                         net (fo=1, routed)           0.000     9.629    led/module/s_time_0[14]
    SLICE_X2Y21          FDCE                                         r  led/module/s_time_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.647    13.436    led/module/sysclk
    SLICE_X2Y21          FDCE                                         r  led/module/s_time_reg[14]/C
                         clock pessimism              0.463    13.899    
                         clock uncertainty           -0.035    13.863    
    SLICE_X2Y21          FDCE (Setup_fdce_C_D)        0.077    13.940    led/module/s_time_reg[14]
  -------------------------------------------------------------------
                         required time                         13.940    
                         arrival time                          -9.629    
  -------------------------------------------------------------------
                         slack                                  4.312    

Slack (MET) :             4.363ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 2.152ns (58.887%)  route 1.502ns (41.113%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.437ns = ( 13.437 - 8.000 ) 
    Source Clock Delay      (SCD):    5.928ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.830     5.928    led/module/sysclk
    SLICE_X2Y16          FDCE                                         r  led/module/s_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.478     6.406 r  led/module/s_time_reg[1]/Q
                         net (fo=2, routed)           0.704     7.110    led/module/s_time[1]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.937 r  led/module/s_time_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.937    led/module/s_time_reg[4]_i_2_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.051 r  led/module/s_time_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.051    led/module/s_time_reg[8]_i_2_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.165 r  led/module/s_time_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.165    led/module/s_time_reg[12]_i_2_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.478 r  led/module/s_time_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.799     9.276    led/module/data0[16]
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.306     9.582 r  led/module/s_time[16]_i_1/O
                         net (fo=1, routed)           0.000     9.582    led/module/s_time_0[16]
    SLICE_X2Y20          FDCE                                         r  led/module/s_time_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.648    13.437    led/module/sysclk
    SLICE_X2Y20          FDCE                                         r  led/module/s_time_reg[16]/C
                         clock pessimism              0.463    13.900    
                         clock uncertainty           -0.035    13.864    
    SLICE_X2Y20          FDCE (Setup_fdce_C_D)        0.081    13.945    led/module/s_time_reg[16]
  -------------------------------------------------------------------
                         required time                         13.945    
                         arrival time                          -9.582    
  -------------------------------------------------------------------
                         slack                                  4.363    

Slack (MET) :             4.414ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.640ns  (logic 2.295ns (63.044%)  route 1.345ns (36.956%))
  Logic Levels:           6  (CARRY4=5 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.437ns = ( 13.437 - 8.000 ) 
    Source Clock Delay      (SCD):    5.928ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.830     5.928    led/module/sysclk
    SLICE_X2Y16          FDCE                                         r  led/module/s_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.478     6.406 r  led/module/s_time_reg[1]/Q
                         net (fo=2, routed)           0.704     7.110    led/module/s_time[1]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.937 r  led/module/s_time_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.937    led/module/s_time_reg[4]_i_2_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.051 r  led/module/s_time_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.051    led/module/s_time_reg[8]_i_2_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.165 r  led/module/s_time_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.165    led/module/s_time_reg[12]_i_2_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.279 r  led/module/s_time_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.279    led/module/s_time_reg[16]_i_2_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.592 r  led/module/s_time_reg[20]_i_2/O[3]
                         net (fo=1, routed)           0.641     9.233    led/module/data0[20]
    SLICE_X2Y20          LUT3 (Prop_lut3_I2_O)        0.335     9.568 r  led/module/s_time[20]_i_1/O
                         net (fo=1, routed)           0.000     9.568    led/module/s_time_0[20]
    SLICE_X2Y20          FDCE                                         r  led/module/s_time_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.648    13.437    led/module/sysclk
    SLICE_X2Y20          FDCE                                         r  led/module/s_time_reg[20]/C
                         clock pessimism              0.463    13.900    
                         clock uncertainty           -0.035    13.864    
    SLICE_X2Y20          FDCE (Setup_fdce_C_D)        0.118    13.982    led/module/s_time_reg[20]
  -------------------------------------------------------------------
                         required time                         13.982    
                         arrival time                          -9.568    
  -------------------------------------------------------------------
                         slack                                  4.414    

Slack (MET) :             4.419ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.597ns  (logic 1.021ns (28.388%)  route 2.576ns (71.612%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.437ns = ( 13.437 - 8.000 ) 
    Source Clock Delay      (SCD):    5.928ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.830     5.928    led/module/sysclk
    SLICE_X2Y16          FDCE                                         r  led/module/s_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.478     6.406 r  led/module/s_time_reg[1]/Q
                         net (fo=2, routed)           0.719     7.125    led/module/s_time[1]
    SLICE_X2Y21          LUT3 (Prop_lut3_I2_O)        0.295     7.420 r  led/module/s_time[23]_i_5/O
                         net (fo=1, routed)           0.983     8.404    led/module/s_time[23]_i_5_n_0
    SLICE_X2Y19          LUT6 (Prop_lut6_I1_O)        0.124     8.528 r  led/module/s_time[23]_i_2/O
                         net (fo=25, routed)          0.873     9.400    led/module/s_time[23]_i_2_n_0
    SLICE_X2Y20          LUT3 (Prop_lut3_I1_O)        0.124     9.524 r  led/module/s_time[18]_i_1/O
                         net (fo=1, routed)           0.000     9.524    led/module/s_time_0[18]
    SLICE_X2Y20          FDCE                                         r  led/module/s_time_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.648    13.437    led/module/sysclk
    SLICE_X2Y20          FDCE                                         r  led/module/s_time_reg[18]/C
                         clock pessimism              0.463    13.900    
                         clock uncertainty           -0.035    13.864    
    SLICE_X2Y20          FDCE (Setup_fdce_C_D)        0.079    13.943    led/module/s_time_reg[18]
  -------------------------------------------------------------------
                         required time                         13.943    
                         arrival time                          -9.524    
  -------------------------------------------------------------------
                         slack                                  4.419    

Slack (MET) :             4.429ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.585ns  (logic 2.056ns (57.353%)  route 1.529ns (42.647%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.437ns = ( 13.437 - 8.000 ) 
    Source Clock Delay      (SCD):    5.928ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.830     5.928    led/module/sysclk
    SLICE_X2Y16          FDCE                                         r  led/module/s_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.478     6.406 r  led/module/s_time_reg[1]/Q
                         net (fo=2, routed)           0.704     7.110    led/module/s_time[1]
    SLICE_X3Y16          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.937 r  led/module/s_time_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.937    led/module/s_time_reg[4]_i_2_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.051 r  led/module/s_time_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.051    led/module/s_time_reg[8]_i_2_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.385 r  led/module/s_time_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.825     9.210    led/module/data0[10]
    SLICE_X2Y19          LUT3 (Prop_lut3_I2_O)        0.303     9.513 r  led/module/s_time[10]_i_1/O
                         net (fo=1, routed)           0.000     9.513    led/module/s_time_0[10]
    SLICE_X2Y19          FDCE                                         r  led/module/s_time_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.648    13.437    led/module/sysclk
    SLICE_X2Y19          FDCE                                         r  led/module/s_time_reg[10]/C
                         clock pessimism              0.463    13.900    
                         clock uncertainty           -0.035    13.864    
    SLICE_X2Y19          FDCE (Setup_fdce_C_D)        0.077    13.941    led/module/s_time_reg[10]
  -------------------------------------------------------------------
                         required time                         13.941    
                         arrival time                          -9.513    
  -------------------------------------------------------------------
                         slack                                  4.429    

Slack (MET) :             4.436ns  (required time - arrival time)
  Source:                 led/module/s_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.607ns  (logic 1.021ns (28.302%)  route 2.586ns (71.698%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.441ns = ( 13.441 - 8.000 ) 
    Source Clock Delay      (SCD):    5.928ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.830     5.928    led/module/sysclk
    SLICE_X2Y16          FDCE                                         r  led/module/s_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.478     6.406 r  led/module/s_time_reg[1]/Q
                         net (fo=2, routed)           0.719     7.125    led/module/s_time[1]
    SLICE_X2Y21          LUT3 (Prop_lut3_I2_O)        0.295     7.420 r  led/module/s_time[23]_i_5/O
                         net (fo=1, routed)           0.983     8.404    led/module/s_time[23]_i_5_n_0
    SLICE_X2Y19          LUT6 (Prop_lut6_I1_O)        0.124     8.528 r  led/module/s_time[23]_i_2/O
                         net (fo=25, routed)          0.884     9.411    led/module/s_time[23]_i_2_n_0
    SLICE_X2Y16          LUT3 (Prop_lut3_I1_O)        0.124     9.535 r  led/module/s_time[4]_i_1/O
                         net (fo=1, routed)           0.000     9.535    led/module/s_time_0[4]
    SLICE_X2Y16          FDCE                                         r  led/module/s_time_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          1.652    13.441    led/module/sysclk
    SLICE_X2Y16          FDCE                                         r  led/module/s_time_reg[4]/C
                         clock pessimism              0.487    13.928    
                         clock uncertainty           -0.035    13.892    
    SLICE_X2Y16          FDCE (Setup_fdce_C_D)        0.079    13.971    led/module/s_time_reg[4]
  -------------------------------------------------------------------
                         required time                         13.971    
                         arrival time                          -9.535    
  -------------------------------------------------------------------
                         slack                                  4.436    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 led/s_B_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/B_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.621     1.731    led/sysclk
    SLICE_X0Y14          FDSE                                         r  led/s_B_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDSE (Prop_fdse_C_Q)         0.164     1.895 r  led/s_B_reg[7]/Q
                         net (fo=1, routed)           0.110     2.005    led/s_B[7]
    SLICE_X0Y13          FDRE                                         r  led/B_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.890     2.257    led/sysclk
    SLICE_X0Y13          FDRE                                         r  led/B_reg[7]/C
                         clock pessimism             -0.511     1.746    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.059     1.805    led/B_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 led/s_G_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/G_reg[7]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.164ns (54.435%)  route 0.137ns (45.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.621     1.731    led/sysclk
    SLICE_X0Y14          FDSE                                         r  led/s_G_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDSE (Prop_fdse_C_Q)         0.164     1.895 r  led/s_G_reg[7]/Q
                         net (fo=8, routed)           0.137     2.032    led/s_G[7]
    SLICE_X0Y13          FDRE                                         r  led/G_reg[7]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.890     2.257    led/sysclk
    SLICE_X0Y13          FDRE                                         r  led/G_reg[7]_lopt_replica_2/C
                         clock pessimism             -0.511     1.746    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.063     1.809    led/G_reg[7]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 led/s_G_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/G_reg[7]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (54.983%)  route 0.134ns (45.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.257ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.621     1.731    led/sysclk
    SLICE_X0Y14          FDSE                                         r  led/s_G_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDSE (Prop_fdse_C_Q)         0.164     1.895 r  led/s_G_reg[7]/Q
                         net (fo=8, routed)           0.134     2.029    led/s_G[7]
    SLICE_X0Y13          FDRE                                         r  led/G_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.890     2.257    led/sysclk
    SLICE_X0Y13          FDRE                                         r  led/G_reg[7]_lopt_replica/C
                         clock pessimism             -0.511     1.746    
    SLICE_X0Y13          FDRE (Hold_fdre_C_D)         0.052     1.798    led/G_reg[7]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 led/s_R_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/R_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.148ns (56.178%)  route 0.115ns (43.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.621     1.731    led/sysclk
    SLICE_X0Y14          FDSE                                         r  led/s_R_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDSE (Prop_fdse_C_Q)         0.148     1.879 r  led/s_R_reg[7]/Q
                         net (fo=1, routed)           0.115     1.994    led/s_R[7]
    SLICE_X0Y15          FDRE                                         r  led/R_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.889     2.256    led/sysclk
    SLICE_X0Y15          FDRE                                         r  led/R_reg[7]/C
                         clock pessimism             -0.511     1.745    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.010     1.755    led/R_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 led/s_G_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/G_reg[7]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.164ns (51.415%)  route 0.155ns (48.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.621     1.731    led/sysclk
    SLICE_X0Y14          FDSE                                         r  led/s_G_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDSE (Prop_fdse_C_Q)         0.164     1.895 r  led/s_G_reg[7]/Q
                         net (fo=8, routed)           0.155     2.050    led/s_G[7]
    SLICE_X0Y15          FDRE                                         r  led/G_reg[7]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.889     2.256    led/sysclk
    SLICE_X0Y15          FDRE                                         r  led/G_reg[7]_lopt_replica_4/C
                         clock pessimism             -0.511     1.745    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.052     1.797    led/G_reg[7]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         -1.797    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 led/module/s_time_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.212ns (46.091%)  route 0.248ns (53.909%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.620     1.730    led/module/sysclk
    SLICE_X2Y16          FDCE                                         r  led/module/s_time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     1.894 r  led/module/s_time_reg[0]/Q
                         net (fo=26, routed)          0.248     2.142    led/module/s_time[0]
    SLICE_X2Y17          LUT3 (Prop_lut3_I0_O)        0.048     2.190 r  led/module/s_time[8]_i_1/O
                         net (fo=1, routed)           0.000     2.190    led/module/s_time_0[8]
    SLICE_X2Y17          FDCE                                         r  led/module/s_time_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.887     2.254    led/module/sysclk
    SLICE_X2Y17          FDCE                                         r  led/module/s_time_reg[8]/C
                         clock pessimism             -0.511     1.743    
    SLICE_X2Y17          FDCE (Hold_fdce_C_D)         0.131     1.874    led/module/s_time_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.190    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 led/s_G_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/G_reg[7]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.996%)  route 0.227ns (58.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.621     1.731    led/sysclk
    SLICE_X0Y14          FDSE                                         r  led/s_G_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDSE (Prop_fdse_C_Q)         0.164     1.895 r  led/s_G_reg[7]/Q
                         net (fo=8, routed)           0.227     2.122    led/s_G[7]
    SLICE_X0Y15          FDRE                                         r  led/G_reg[7]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.889     2.256    led/sysclk
    SLICE_X0Y15          FDRE                                         r  led/G_reg[7]_lopt_replica_3/C
                         clock pessimism             -0.511     1.745    
    SLICE_X0Y15          FDRE (Hold_fdre_C_D)         0.059     1.804    led/G_reg[7]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           2.122    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.323ns  (arrival time - required time)
  Source:                 led/module/s_time_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/module/s_time_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.209ns (45.737%)  route 0.248ns (54.263%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.730ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.620     1.730    led/module/sysclk
    SLICE_X2Y16          FDCE                                         r  led/module/s_time_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y16          FDCE (Prop_fdce_C_Q)         0.164     1.894 r  led/module/s_time_reg[0]/Q
                         net (fo=26, routed)          0.248     2.142    led/module/s_time[0]
    SLICE_X2Y17          LUT3 (Prop_lut3_I0_O)        0.045     2.187 r  led/module/s_time[7]_i_1/O
                         net (fo=1, routed)           0.000     2.187    led/module/s_time_0[7]
    SLICE_X2Y17          FDCE                                         r  led/module/s_time_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.887     2.254    led/module/sysclk
    SLICE_X2Y17          FDCE                                         r  led/module/s_time_reg[7]/C
                         clock pessimism             -0.511     1.743    
    SLICE_X2Y17          FDCE (Hold_fdce_C_D)         0.121     1.864    led/module/s_time_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.323    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 led/s_G_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/G_reg[7]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.164ns (41.296%)  route 0.233ns (58.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.254ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.621     1.731    led/sysclk
    SLICE_X0Y14          FDSE                                         r  led/s_G_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDSE (Prop_fdse_C_Q)         0.164     1.895 r  led/s_G_reg[7]/Q
                         net (fo=8, routed)           0.233     2.128    led/s_G[7]
    SLICE_X0Y17          FDRE                                         r  led/G_reg[7]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.887     2.254    led/sysclk
    SLICE_X0Y17          FDRE                                         r  led/G_reg[7]_lopt_replica_5/C
                         clock pessimism             -0.511     1.743    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.059     1.802    led/G_reg[7]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 led/s_B_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led/B_reg[6]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (40.005%)  route 0.246ns (59.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.621     1.731    led/sysclk
    SLICE_X0Y14          FDSE                                         r  led/s_B_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y14          FDSE (Prop_fdse_C_Q)         0.164     1.895 r  led/s_B_reg[6]/Q
                         net (fo=7, routed)           0.246     2.141    led/s_B[6]
    SLICE_X0Y10          FDRE                                         r  led/B_reg[6]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=54, routed)          0.893     2.260    led/sysclk
    SLICE_X0Y10          FDRE                                         r  led/B_reg[6]_lopt_replica_6/C
                         clock pessimism             -0.511     1.749    
    SLICE_X0Y10          FDRE (Hold_fdre_C_D)         0.063     1.812    led/B_reg[6]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.329    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X0Y11     led/B_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X1Y10     led/B_reg[6]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X1Y10     led/B_reg[6]_lopt_replica_2/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X0Y10     led/B_reg[6]_lopt_replica_3/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X0Y10     led/B_reg[6]_lopt_replica_4/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X0Y10     led/B_reg[6]_lopt_replica_5/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X0Y10     led/B_reg[6]_lopt_replica_6/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X0Y13     led/B_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X0Y18     led/G_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y13     led/B_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y13     led/G_reg[7]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y13     led/G_reg[7]_lopt_replica_2/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X0Y14     led/s_B_reg[6]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X0Y14     led/s_B_reg[7]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X0Y14     led/s_G_reg[7]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X0Y14     led/s_R_reg[6]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X0Y14     led/s_R_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y18     led/G_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y18     led/G_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y11     led/B_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X1Y10     led/B_reg[6]_lopt_replica/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X1Y10     led/B_reg[6]_lopt_replica_2/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y10     led/B_reg[6]_lopt_replica_3/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y10     led/B_reg[6]_lopt_replica_4/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y10     led/B_reg[6]_lopt_replica_5/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y10     led/B_reg[6]_lopt_replica_6/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y13     led/B_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y18     led/G_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X0Y13     led/G_reg[7]_lopt_replica/C



