[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of ADAR7251WBCSZ production of ANALOG DEVICES from the text: 4-Channel, 16-Bit, Continuous Time\nData Acquisition ADC\nData Sheet ADAR7251\n \n Rev. 0  Document Feedback \nInformation furnished by Analog Devices is believed to be accurate and reliable. However, no \nresponsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other \nrights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.   \n \nOne Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.\nTel: 781.329.4700 ©2014 Analog Devices, Inc. All rights reserved. Technical Support  www.analog.com   FEATURES \nLow noise: 2.4 nV/√Hz input referred voltage noise at \nmaximum gain setting \nWide input signal bandwidth: 500 kHz at 1.2 MSPS sample \nrate, 16-bit resolution  \nAdditional sample rates supported: 300 kSPS, 450 kSPS, 600 kSPS, 900 kSPS, and 1.8 MSPS \n4 differential simultaneous sampling channels No active antialiasing filter required LNA and PGA with 45 dB gain range in 6 dB steps Selectable equalizer Flexible data port supports serial or parallel mode Supports FSK mode for FMCW radar systems On-chip 1.5 V reference Internal oscillator/PLL input: 16 MHz to 54 MHz High speed serial data interface SPI control 2 general-purpose inputs/outputs 48-lead LFCSP_SS package Temperature range: −40°C to +125°C Single supply operation of 3.3 V Qualified for automotive applications \nAPPLICATIONS \nAutomotive LSR systems Data acquisition systems GENERAL DESCRIPTION \nThe ADAR7251  is a 16-bit, 4-channel, simultaneous sampling \nanalog-to-digital converter (A DC) designed especially for \napplications such as automotive LSR-FMCW or FSK-FMCW \nradar systems. Each of the four channels contains a low noise amplifier (LNA), a programmable gain amplifier (PGA), an \nequalizer, a multibit Σ-Δ ADC, and a decimation filter.  \nThe front-end circuitry is designed to allow direct connection \nto an MMIC output with few external passive components. The \nADAR7251  eliminates the need for a high order antialiasing \nfilter, driver op amps, and external bipolar supplies. The \nADAR7251  also offers precise channel-to-channel drift \nmatching. \nThe ADAR7251  features an on-chip phase-locked loop (PLL) \nthat allows a range of clock frequencies for flexibility in the system. \nThe CONV_START\n input and DATA_READY output signals \nsynchronize the ADC with an external ramp for applications such \nas FSK-FMCW radar. \nThe ADAR7251  supports serial and parallel interfaces at \nprogrammable sample rates from 300 kSPS to 1.8 MSPS, as well \nas easy connections to digital signal processors (DSPs) and \nmicrocontroller units (MCUs) in the system. \n \n \nADAR7251 Data Sheet\n \nRev. 0 | Page 2 of 72 TABLE OF CONTENTS \nFeatures .............................................................................................. 1 \xa0\nApplications ....................................................................................... 1 \xa0\nGeneral Description ......................................................................... 1 \xa0\nRevision History ............................................................................... 3 \xa0\nFunctional Block Diagram .............................................................. 4 \xa0\nSpecifications ..................................................................................... 5 \xa0\nAnalog Channel ............................................................................ 5 \xa0\nDigital Input/Output .................................................................... 6 \xa0\nPower Supply ................................................................................. 7 \xa0\nDigital Filter .................................................................................. 8 \xa0\nSPI Port Timing ............................................................................ 8 \xa0\nSerial/Peripheral Parallel Interface (PPI) Port Timing............ 8 \xa0\nAbsolute Maximum Ratings .......................................................... 11 \xa0\nThermal Resistance .................................................................... 11 \xa0\nESD Caution ................................................................................ 11 \xa0\nPin Configuration and Function Descriptions ........................... 12 \xa0\nTypical Performance Characteristics ........................................... 14 \xa0\nTerminology .................................................................................... 17 \xa0\nTheory of Operation ...................................................................... 18 \xa0\nLow Speed Ramp Radar Analog Front End ............................ 18 \xa0\nMain Channel Overview ........................................................... 18 \xa0\nΣ-Δ Modulation and Digital Filtering ..................................... 18 \xa0\nDifferential Input Configuration .............................................. 19 \xa0\nEqualizer (EQ) ............................................................................ 19 \xa0\nUsing LNA/PGA, EQ, or the Input Capacitor ........................ 20 \xa0\nReference ..................................................................................... 20 \xa0\nAuxiliary ADC ............................................................................ 20 \xa0\nPower Supply ............................................................................... 21 \xa0\nLDO .............................................................................................. 21 \xa0\nClock Requirements ................................................................... 21 \xa0\nCrystal Oscillator ........................................................................ 21 \xa0\nPLL ............................................................................................... 21 \xa0\nGPIO ............................................................................................ 23 \xa0\nADC Data Port ........................................................................... 23 \xa0\nPCB Layout Guidelines .................................................................. 33 \xa0\nRegister Summary .......................................................................... 34 \xa0\nRegister Details ............................................................................... 37 \xa0\nClock Control Register .............................................................. 37 \xa0\nPLL Denominator Register ....................................................... 37 \xa0\nPLL Numerator Register ............................................................ 37 \xa0PLL Control Register ................................................................. 38 \xa0\nPLL Status Register ..................................................................... 38 \xa0\nMaster Enable Switch Register ................................................. 39 \xa0\nADC Enable Register ................................................................. 39 \xa0\nPower Enable Register ............................................................... 40 \xa0\nClear the ASIL errors Register .................................................. 41 \xa0\nSelects Which Errors to Mask Register ................................... 42 \xa0\nASIL Error Flag Register ........................................................... 43 \xa0\nASIL Error Code Register ......................................................... 43 \xa0\nCRC Value, Bits[7:0] Register ................................................... 44 \xa0\nCRC Value Register .................................................................... 44 \xa0\nStart Calculating the CRC Value of the Register Map Content \nRegister ........................................................................................ 45 \xa0\nRegister Map CRC Calculation Done Register ...................... 45 \xa0\nRegister Map CRC Value, Bits[7:0] Register ........................... 45 \xa0\nRegister Map CRC Value, Bits[15:8] Register ......................... 46 \xa0\nLow Noise Amplifier Gain Control Register .......................... 46 \xa0\nProgrammable Gain Amplifier Gain Control Register ......... 47 \xa0\nSignal Path for ADC 1 Through ADC 4 Register .................. 48 \xa0\nDecimator Rate Control Register ............................................. 49 \xa0\nHigh Pass Filter Control Register ............................................. 50 \xa0\nDAQ Mode Control Register .................................................... 51 \xa0\nDecimator Truncate Control Register ..................................... 52 \xa0\nSerial Output Port Control Register ........................................ 52 \xa0\nParallel Port Control Register ................................................... 53 \xa0\nADC Digital Output Mode Register ........................................ 54 \xa0\nAuxiliary ADC Read Value Registers ...................................... 54 \xa0\nAuxiliary ADC Sample Rate Selection Register ..................... 55 \xa0\nAuxiliary ADC Mode Register ................................................. 56 \xa0\nMPx Pin Modes Registers ......................................................... 56 \xa0\nMP Write Value Registers .......................................................... 58 \xa0\nMP Read Value Registers........................................................... 58 \xa0\nSPI_CLK Pin Drive Strength and Slew Rate Register ........... 59 \xa0\nSPI_MISO Pin Drive Strength and Slew Rate Register ......... 60 \xa0\nSPI_SS  Pin Drive Strength and Slew Rate Register ............... 60 \xa0\nSPI_MOSI Pin Drive Strength and Slew Rate Register ......... 61 \xa0\nADDR15 Pin Drive Strength and Slew Rate Register ........... 62 \xa0\nFAULT  Pin Drive Strength and Slew Rate Register ............... 62 \xa0\nFS_ADC Pin Drive Strength and Slew Rate Register ............ 63 \xa0\nCONV_START  Pin Drive Strength and Slew Rate Register ..... 64 \xa0\nData Sheet ADAR7251\n \nRev. 0 | Page 3 of 72 SCLK_ADC Pin Drive Strength and Slew Rate Register ....... 64 \xa0\nADC_DOUTx Pins Drive Strength and Slew Rate Registers .... 65 \xa0\nDATA_READY Pin Drive Strength and Slew Rate Register ...... 68 \xa0\nXTAL Enable and Drive Register .............................................. 68 \xa0\nADC Test Register ....................................................................... 69 \xa0\nDigital Filter Sync Enable Register ........................................... 70 \xa0CRC Enable/Disable Register .................................................... 70 \xa0\nTypical Application Circuit ............................................................ 71 \xa0\nOutline Dimensions ........................................................................ 72 \xa0\nOrdering Guide ........................................................................... 72 \xa0\nAutomotive Products .................................................................. 72 \xa0\n \n \nREVISION HISTORY \n11/14—Revision 0: Initial Version \n \nADAR7251 Data Sheet\n \nRev. 0 | Page 4 of 72 FUNCTIONAL BLOCK DIAGRAM \nADAR7251CH1 Σ-∆ ADCDIGITAL\nFILTER\nAUXIN1AUX ADC\nIOVDD1 ,IOVDD2\nOSCILLATORREFERENCEVOLTAGE\nREGULATOR\nSPI\nCONTROLXOUTXIN/MCLKINDIGITAL\nINTERFACEDECIMATORS ADCMUXAIN1P\nAIN1N\nAIN2P\nAIN2N\nAIN3P\nAIN3N\nAIN4P\nAIN4N\nAUXIN2\nREGOUT_DIGITALAVDD1 ,AVDD2 ,AVDD3\nPLLVDDADC_DOUT0\nADC_DOUT1\nADC_DOUT2/GPIO1ADC_DOUT3/GPIO2\nADC_DOUT4\nADC_DOUT5ADDR15/ADC_DOUT6\nFS_ADC/ADC_DOUT7\nSCLK_ADCCONV_START\nDATA_READY\nSPI_MISO\nSPI_MOSI\nSPI_CLK\nSPI_SS\nRESET ,PWDN\n12357-001PLLFILTCMAVDDAVDD\nDVDD\nRESET PORDVDD1 ,DVDD2PLLGND\nDGND1, DGND2, DGND3\nAGND1, AGND2BIAS GENERATOR\nPLLVDD\nPLLPLLVDD\nFAULTAVDD\nAVDD DVDDLNA PGA EQBIASNBIASP\nCH2 Σ-∆ ADCDIGITAL\nFILTERLNA PGA EQ\nCH3 Σ-∆ ADCDIGITAL\nFILTERLNA PGA EQ\nCH4 Σ-∆ ADCDIGITAL\nFILTERLNA PGA EQ\n \nFigure 1. \nData Sheet ADAR7251\n \nRev. 0 | Page 5 of 72 SPECIFICATIONS \nANALOG CHANNEL  \nAVDDx = 3.3 V , DVDDx = 1.8 V , IOVDDx = 3.3 V , V REF = 1.5 V internal/external reference, f SAMPLE  = 1.2 MSPS, T AMB = −40°C to +125°C, \nunless otherwise noted. \nTable 1.  \nParameter Test Conditions/Comments  Min Typ Max Unit  \nDYNAMIC PERFORMANCE       \nInput Referred Noise Spec tral Density      \nFrequency = 100 Hz      \n Gain = 9 dB  44.7  nV/√Hz \n Gain = 15 dB  23.6  nV/√Hz \n Gain = 21 dB  15  nV/√Hz \n Gain = 27 dB  12  nV/√Hz \n Gain = 33 dB  11.3  nV/√Hz \n Gain = 39 dB  10.9  nV/√Hz \n Gain = 45 dB  10.8  nV/√Hz \nFrequency = 1 kHz      \n Gain = 9 dB  16  nV/√Hz \n Gain = 15 dB  8.7  nV/√Hz \n Gain = 21 dB  5.4  nV/√Hz \n Gain = 27 dB  4.3  nV/√Hz \n Gain = 33 dB  4  nV/√Hz \n Gain = 39 dB  3.86  nV/√Hz \n Gain = 45 dB  3.83  nV/√Hz \nFrequency = 100 kHz      \n Gain = 9 dB  9.7  nV/√Hz \n Gain = 15 dB  5.2  nV/√Hz \n Gain = 21 dB  3.3  nV/√Hz \n Gain = 27 dB  2.67  nV/√Hz \n Gain = 33 dB  2.5  nV/√Hz \n Gain = 39 dB  2.44  nV/√Hz \n Gain = 45 dB  2.4  nV/√Hz \nEqualizer Corner Frequency Setting 1 EQ00  54  kHz \n Setting 2 EQ01  45  kHz \n Setting 3 EQ10  37  kHz \n Setting 4 EQ11  32  kHz \nSignal to Noise Ratio (SNR) No input signal and reference to 0 dBFS 88 94  dB \nSpurious-Free Dynamic Range (SFDR) At −3 dBFS input, 100 kHz 68 82  dB \nTotal Harmonic Distortion Plus Noise (THD + N)  At −3 dBFS input, 100 kHz  −80 −66 dB \n At −1 dBFS input, 100 kHz  −77 −62 dB \nChannel to Channel Crosstalk  At 50 kHz, −3 dBFS input  −94 −89 dB \nInterchannel Gain Mismatch  −0.5 0 +0.5 dB \nInterchannel Phase Mismatch   0.04  Degrees \nDC Offset   −72  dBFS \nPower Supply Rejection Ripple = 100 mV rms on AVDDx at \n1 kHz   65  dB \nADAR7251 Data Sheet\n \nRev. 0 | Page 6 of 72 Parameter Test Conditions/Comments  Min Typ Max Unit  \nANALOG INPUT       \nFull-Scale Differential Voltage Gain = 0 dB (LNA and PGA bypass)  5.6  V p-p \n Gain = 9 dB  1.987  V p-p \n Gain = 15 dB  0.995  V p-p \n Gain = 21 dB  0.498  V p-p \n Gain = 27 dB  249  mV p-p \n Gain = 33 dB  124  mV p-p \n Gain = 39 dB  62  mV p-p \n Gain = 45 dB  31  mV p-p \nCommon-Mode Rejection Ratio (CMRR) At 1 kHz  68  dB \nGain Error  −0.8  +0.8 dB \nInput Resistance Single-ended  2860  Ω \n Differential  5720  Ω \nVOLTAGE REFERENCE IN/OUT (V REF) At the CM pin  1.5  V \nCONVERSION SAMPLE RATE      \nSample Rate   0.3 1.2 1.8 MSPS  \nInput Signal Bandwidth  150 600 900 kHz \nPLL      \nInput Frequency  16  54 MHz \nOutput Frequency (Internal)   115.2  MHz \nLock Time   1  ms \nLDO      \nREGOUT_DIGITAL Output Voltage Used for internal digital core only  1.8  V \nLine Regulation AVDDx as an input 2.97 3.3 3.63 V \nLoad Regulation Used for internal digital core only  1  % \nAUXILIARY ADC      \nFull-Scale Input   3.3  V p-p \nSample Rate  112.5  450 kHz \nResolution   8  bits \nINL   0.5  LSB \nDNL   1  LSB \nInput Resistance1 Switched capacitor input at a switching \nfrequency of 112.5 kHz  1.2  MΩ \n \n \n1 From simulation. \n \nDIGITAL INPUT/OUTPUT  \nDVDDx = 1.8 V , IOVDDx = 3.3 V , C LOAD = 22 pF. \nTable 2. \nParameter Symbol Test Conditions/Comments Min Typ Max Unit \nINPUT VOLTAGE       \nHigh Level  VIH  0.7 × IOVDDx   V \nLow Level  VIL    0.3 × IOVDDx V \nOUTPUT VOLTAGE       \nHigh Level  VOH I OH = 1 mA IOVDDx − 0.60   V \nLow Level  VOL I OL = 1 mA   0.4 V \nINPUT CAPACITANCE     5 pF \nINPUT LEAKAGE CURRENT     ±10 μA \nData Sheet ADAR7251\n \nRev. 0 | Page 7 of 72 POWER SUPPLY  \nAVDDx = 3.3 V , DVDDx = 1.8 V , IOVDDx = 3.3 V , f S = 1.2 MHz (master mode), PLL enabled with 19.2 MHz master clock input, \n−3 dBFS, 100 kHz input on all channels, unless otherwise noted. \nTable 3.  \nParameter Test Conditions/Comments Min Typ Max Unit \nDVDD On-chip LDO 1.62 1.8 1.98 V \nCurrent      \nNormal Operation DVDDx external at f S = 1.2 MHz   32  mA \nPower-Down Standby without master clock  80  μA \nAVDD  2.97 3.3 3.6 V \nCurrent      \nNormal Operation 4-channel ADC, DVDDx internal, f S = 1.2 MHz  115  mA \n Power save mode  87  mA \nPower-Down RESET/PWDN  pin held low without master clock  1.1  mA \n RESET/PWDN  pin held low with master clock  1.1  mA \nIOVDD  2.97 3.3 3.6 V \nCurrent  Input master clock = 19.2 MHz     \nNormal Operation 4-channel ADC; serial mode, 2 channels per data line     \n f S = 1.2 MHz   4  mA \n f S = 900 kHz  3.4  mA \n f S = 600 kHz  2.7  mA \n f S = 300 kHz  2  mA \n 4-channel ADC; parallel mode, byte wide format     \n f S = 1.8 MHz  2.8  mA \n f S = 1.2 MHz  2.3  mA \n f S = 900 kHz  2  mA \n f S = 600 kHz  1.7  mA \n f S = 300 kHz  1.3  mA \nPower-Down RESET/PWDN  pin held low without master clock  335  μA \n RESET/PWDN  pin held low with master clock  360  μA \nPOWER DISSIPATION      \nNormal Operation Input master clock = 19.2 MHz     \n DVDDx internal, 4-channel ADC at f S = 1.2 MHz  400  mW \n DVDDx external, 4-channel ADC at f S = 1.2 MHz  294  mW \nPower-Down, All Supplies RESET/PWDN  pin held low with master clock  5  mW \nADAR7251 Data Sheet\n \nRev. 0 | Page 8 of 72 DIGITAL FILTER  \nTable 4.  \nParameter Mode Factor Min Typ Max Unit \nADC DECIMATION FILTER At f S =1.2 MHz, decimation ratio = 48      \nAt f S = 1.2 MHz, Decimation \nRatio = 48       \nPass Band −0.1 dB corner 0.166 × f S  200  kHz \nPass-Band Droop At 600 kHz   −1.4  dB \nStop Band  0.666 × f S  800  kHz \nStop-Band Attenuation    70  dB \nGroup Delay    95  μs \nHigh-Pass Filter       \nCorner Frequency −3 dB, programmable in eight steps  0.729  93.3 Hz \nAttenuation  See Figure 24 in the Typical \nPerformance Characteristics section      \n \nSPI PORT TIMING  \nDVDDx = 1.8 V , IOVDDx = 3.3 V , C LOAD = 22 pF, I OUT = ±1 mA. \nTable 5.  \n  Limit at  \nParameter Description Min Typ Max Unit \nSPI PORT  See Figure 2     \ntCCPH SPI_SCLK high 50   ns \ntCCPL SPI_SCLK low 50   ns \nfSPI_CLK  SPI_SCLK frequency   10 MHz \ntCDS SPI_MOSI setup to SPI_SCLK rising 10   ns \ntCDH SPI_MOSI hold from SPI_SCLK rising 10   ns \ntCLS SPI_SS  setup to SPI_SCLK rising 10   ns \ntCLH SPI_SS  hold from SPI_SCLK rising 40   ns \ntCLPH SPI_SS  high 10   ns \ntCDH SPI_MISO hold from SPI_SCLK rising   30 ns \ntCOD SPI_MISO delay from SPI_SCLK falling   30 ns \ntCOTS SPI_MISO tristate from SPI_SS  rising   30 ns \n \nSERIAL/PERIPHERAL PARALLEL INTE RFACE (PPI) PORT TIMING  \nDVDDx = 1.8 V , IOVDDx = 3.3 V , C LOAD = 22 pF, I OUT = ±1 mA. \nTable 6.  \n  Limit at  \nParameter Description Min Typ Max Unit \nINPUT MASTER CLOCK (MCLKIN)       \nDuty Cycle MCLKIN duty cycle; MCLKIN at 256 × f S, 384 × f S, 512 × f S, and 768 × f S 40  60 % \nfMCLKIN  MCLKIN frequency, PLL in MCLK mode 16  54 MHz \nRESET      \nReset Pulse, t RESET RESET/PWDN  held low 15   ns \nPLL       \nLock Time    1 ms \nData Sheet ADAR7251\n \nRev. 0 | Page 9 of 72   Limit at  \nParameter Description Min Typ Max Unit \nADC SERIAL PORT MASTER \nMODE See Figure 3     \ntSCKH SCLK_ADC high, slave mode 10   ns \ntSCKL SCLK_ADC low, slave mode 10   ns \ntDS  ADC_DOUTx setup to SCLK_ADC rising, slave mode 10   ns \ntDH ADC_DOUTx hold from SCLK_ADC rising, slave mode 5   ns \ntDD ADC_DOUTx delay from SCLK_ADC falling   18 ns \ntFSH FS_ADC hold from SCLK_ADC rising   18 ns \ntFSS FS_ADC setup from SCLK_ADC falling   1 ns \nADC SERIAL PORT SLAVE MODE See Figure 4     \ntSCKH SCLK_ADC high, slave mode 7   ns \ntSCKL SCLK_ADC low, slave mode 7   ns \ntDS  ADC_DOUTx valid to SCLK_ADC rising, slave mode 11   ns \ntDH ADC_DOUTx hold from SCLK_ADC rising, slave mode 11   ns \ntDD ADC_DOUTx delay from SCLK_ADC falling   2 ns \ntFSH FS_ADC hold from SCLK_ADC rising   1 ns \ntFSS FS_ADC setup from SCLK_ADC falling   1 ns \nPARALLEL MODE, BYTE WIDE \nFORMAT See Figure 5; if usingCONV_START , see Figure 6 for the \nCONV_START  to DATA_READY timing relation     \ntSCKH SCLK_ADC high, master mode 28   ns \ntSCKL SCLK_ADC low, master mode 28   ns \ntDS  ADC_DOUTx setup to SCLK_ADC rising, master mode 7   ns \ntDH ADC_DOUTx hold from SCLK_ADC rising, master mode 5   ns \ntDD ADC_DOUTx delay from SCLK_ADC falling for left justified (LJ) mode   6 ns \n For I2S mode, add one SCLK_ADC period to the t DD of LJ mode     \ntCSDR CONV_START  falling to DATA_READY rising   1.215 μs \nDATA ACQUISITION (DAQ) \nMODE  CONV_START  falling to DATA_READY rising, see Figure 6     \ntDRH CONV_START  rising to DATA_READY falling   0.44 μs \ntCSDR DAQ16 mode (16 acquisition clock cycles)   1.215 μs \n DAQ24 mode (24 acquisition clock cycles)   1.8 μs \n DAQ32 mode (32 acquisition clock cycles)   2.43 μs \n \nTiming Diagrams \nSPI_SS\nSPI_SCLK\nSPI_MOSI\nSPI_MISOtCLS\ntCDStCDH\ntCODtCCPHtCCPLtCLH\ntCLPH\ntCDHtCOTS\n12357-002 \nFigure 2. SPI Port Timing \nADAR7251 Data Sheet\n \nRev. 0 | Page 10 of 72 SCLK_ADCFS_ADC\nADC_DOUTx\nLEFT JUSTIFIED\nMODE\nADC_DOUTx\nI2S MODE16-BIT CLOCKS PER CHANNEL\n(16-BIT DATA)tSCKL\ntDDtDDtSCKHtFSS\ntFSH\ntDS\ntDStDH\ntDHMSB\nMSBMSB – 1\n12357-004 \nFigure 3. Serial Port Timing Master Mode \nSCLK_ADCFS_ADC\nADC_DOUTx\nLEFT JUSTIFIED\nMODE\nADC_DOUTx\nI2S MODE16-BIT CLOCKS PER CHANNEL\n(16-BIT DATA)tSCKL\ntDDtDDtSCKHtFSS\ntFSH\ntDS\ntDStDH\ntDHMSB\nMSBMSB – 1\n12357-003 \nFigure 4. Serial Output Port Timing Slave Mode \ntSCKH\ntDHtSCKLtDS\ntDD\ntDDDATA_READY\nSCLK_ADC\nLJ: ADC_DOUTx\nI2S: ADC_DOUTx MSBMSB\n12357-005 \nFigure 5. PPI Timing Master Mode \nCONV_START\nDATA_READYtCSDR tDRH\n12357-006 \nFigure 6. CONV_START to DATA_READY Timing \nData Sheet ADAR7251\n \nRev. 0 | Page 11 of 72 ABSOLUTE MAXIMUM RATINGS \nTable 7. \nParameter Rating \nAVDDx to AGNDx, DGNDx −0.3 V to +3.63 V \nDVDDx to AGNDx, DGNDx −0.3 V to +1.98 V \nIOVDDx to AGNDx, DGNDx −0.3 V to +3.63 V \nAGNDx to DGNDx −0.3 V to +0.3 V \nAnalog Input Voltage to AGNDx −0.3 V to +3.63 V \nDigital Input Voltage to DGNDx −0.3 V to +3.63 V \nDigital Output Voltage to DGNDx −0.3 V to +3.63 V \nInput Current to Any Pin Except Supplies ±10 mA \nOperating Temperature Range (Ambient) −40°C to +125°C \nJunction Temperature Range −40°C to + 150°C \nStorage Temperature Range −65°C to +150°C \nRoHS-Compliant Temperature Soldering \nReflow 260°C \n \nStresses at or above those listed under Absolute Maximum \nRatings may cause permanent damage to the product. This is a \nstress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond \nthe maximum operating conditions for extended periods may \naffect product reliability. THERMAL RESISTANCE \nθJA represents junction-to-ambient thermal resistance, and  \nθJC represents the junction-to-case thermal resistance. All \ncharacteristics are for a standard JEDEC board per JESD51. \nTable 8. Thermal Resistance \nPackage Type θJA1 θ JC1 Unit \n48-Lead LFCSP_SS 25 1 °C/W \n \n1JEDEC 2S2P standard board. \nESD CAUTION \n \n  \n \n \nADAR7251 Data Sheet\n \nRev. 0 | Page 12 of 72 PIN CONFIGURATION AND FU NCTION DESCRIPTIONS \n1\n2\n3DGND3\nCONV_START\nSCLK_ADC\n4 FS_ADC/ADC_DOUT7\n5 ADDR15/ADC_DOUT6\n6 ADC_DOUT5\n7 ADC_DOUT424DVDD2\n23DGND2\n22DATA_READY\n21DVDD1\n20DGND1\n19REGOUT_DIGITAL\n18AVDD2\n17XOUT\n16XIN/M\nCLKIN\n15PLLVDD\n14PLLFILT\n13PLLGND\n44\nAIN1P45\nAIN1N46\nAIN2P47\nAIN2N48\nAVDD343\nRESET/PW\nDN42\nFAULT41\nSPI_SS40\nSPI_CLK39\nSPI_M\nOSI38\nSPI_M\nISO37\nIOVDD2\nTOP VIEW\n(Not to Scale)ADAR7251\n25 AVDD126 BIASP27 BIASN28 AGND229 CM30 AUXIN231 AUXIN132 AIN4N33 AIN4P34 AIN3N35 AIN3P36 AGND1\nNOTES\n1. THE EXPOSED PAD ON THE BOTTOM OF THE PACKAGE MUST BE\n    SOLDERED TO THE GROUND PLANE ON THE BOARD FOR POWER DISSIPATION.8 ADC_DOUT3/GPIO2\n9 ADC_DOUT2/GPIO1\n10 ADC_DOUT1\n11 ADC_DOUT0\n12 IOVDD1\n12357-007 \nFigure 7. Pin Configuration \nTable 9. Pin Function Descriptions \nPin No.  Mnemonic  Type1 Description \n EPAD  Exposed Pad. The exposed pad on the bottom of the package must be soldered to the ground plane \non the board for power dissipation. \n1 AGND12 PWR Analog Ground. This pin is the ground re ference point for all analog blocks in the ADAR7251 .  \n2 AIN3P AIN Noninverting Input to Differential Analog Channel 3.  \n3 AIN3N AIN Inverting Input to Differential Analog Channel 3. \n4 AIN4P AIN Noninverting Input to Differential Analog Channel 4. \n5 AIN4N AIN Inverting Input to Differential Analog Channel 4. \n6 AUXIN1 AIN Auxiliary ADC Analog Input 1.  Single-ended analog input channel.  \n7 AUXIN2 AIN Auxiliary ADC Analog Input 2.  Single-ended analog input channel.  \n8 CM AIO ADC Reference Output. Connect a 10 μF capacitor in parallel with a 100 nF capacitor from this pin to \nAGNDx. \n9 AGND22 PWR Analog Ground. This pin is the ground re ference point for all analog blocks in the ADAR7251 .  \n10 BIASN AOUT Internal Bias Generator. Deco uple to AGNDx using a 0.47 μF capacitor. \n11 BIASP AOUT Internal Bias Generator. Deco uple to AVDDx using a 0.47 μF capacitor. \n12 AVDD1 PWR Analog Supply Voltage, 3.3 V. Decouple this supply pin to AGNDx. See Figure 60. \n13 PLLGND PWR Analog Ground for PLL. Connect  to a ground plane directly on the board. \n14 PLLFILT AIN Filter Components Connection for PLL. See Figure 60. \n15 PLLVDD PWR Analog Supply for Analog PLL, 3.3 V. Deco uple to the PLLGND pin (Pin13) using a 0.1 μF multilayer \nceramic capacitor (MLCC). Connect to AVDDx or an external 3.3 V source. It is recommended to add \nthe filter for a clean 3.3 V source and for good PLL performance. \n16 XIN/MCLKIN AIN Internal Oscillator Input/Clock Input. If  using an external crystal, connect it between the XIN and \nXOUT pins. If not using a crystal, a single-ended clock must be provided at the MCLKIN pin. The \nADAR7251 accepts a clock frequency range of 16 MHz to 54 MHz. \n17 XOUT AOUT Internal Oscillator Output Connection for External Crystal.  \n18 AVDD2 PWR Analog Supply Voltage, 3.3 V. Decouple this supply pin to AGNDx. See Figure 60. \n19 REGOUT_DIGITAL PWR LDO Regulator Output for Internal Digital Core (1.8 V, Typical). Decouple to DGNDx. See Figure 60. Connec t \nREGOUT_DIGITAL to the DVDDx pins if using the internal regulator to supplythe 1.8 V to the digital core. \n20 DGND13 PWR Digital Ground. This pin is the ground refe rence point for the digital circuitry on the ADAR7251 .  \nData Sheet ADAR7251\n \nRev. 0 | Page 13 of 72 Pin No.  Mnemonic  Type1 Description \n21 DVDD1 PWR Digital Core Power Supply Input. Connect  decoupling capacitors between the DVDDx and DGNDx \npins. See Figure 60. The voltage on this pin is 1.8 V. This pin can be connected to REGOUT_DIGITAL (Pin 19), \nor to the external 1.8 V source if the internal LDO is not used. \n22 DATA_READY DOUT ADC Conversion Data Ready Output. Connect  to the DSP general-purpose input/output (GPIO) in the \nsystem. \n23 DGND23 PWR Digital Ground. This pin is the ground re ference point for digital circuitry on the ADAR7251.  \n24 DVDD2 PWR Digital Core Power Supply Input. Connect  decoupling capacitors between the DVDDx and DGNDx \npins. See Figure 60. The voltage on this pin is 1.8 V. This pin can be connected to REGOUT_DIGITAL (Pin 19), \nor to the external 1.8 V source if the internal LDO is not used. \n25 IOVDD1 PWR Logic Power Supply Input. The voltage suppl ied at this pin determines at what voltage the interface \noperates. Connect decoupling capacitors betwee n the IOVDDx and DGNDx pins. See Figure 60. \n26 ADC_DOUT0 DOUT ADC Data Output (Serial Mode) or ADC Data Output Bit 0 and Bit 8 (PPI Mode). Refer to the ADC Serial \nMode and ADC PPI (Byte Wide Mode) se ctions for function information. \n27 ADC_DOUT1 DOUT ADC Data Output (Serial Mode) or ADC Data  Output Bit 1/9 (PPI Mode). Refer to the ADC Serial Mode \nand ADC PPI (Byte Wide Mode) sections for function information. \n28 ADC_DOUT2/GPIO1 DOUT ADC Data Output Bit 2 and Bit 10 (PPI Mode)/General-Purpose Input/Output 1. Refer to the ADC Serial \nMode section for function information. \n29 ADC_DOUT3/GPIO2 DOUT ADC Data Output Bit 3 and Bit 11 (PPI  Mode)/General-Purpose Input/Ou tput 2. Refer to the ADC PPI \n(Byte Wide Mode) section for function information.  \n30 ADC_DOUT4 DIO ADC Data Output Bit 4 and Bit 12 (PPI Mode). Refer to the ADC PPI (Byte Wide Mode) section for \nfunction information. \n31 ADC_DOUT5 DIO ADC Data Output Bit 5 and Bit 13 (PPI Mode). Refer to the ADC PPI (Byte Wide Mode) section for \nfunction information. \n32 ADDR15/ \nADC_DOUT6 DIO Device Address Setting for the SPI Control Interf ace/ADC Data Output Bit 6 and Bit 14 in PPI mode. \nThis pin sets Bit 1 of the SPI device address. Conne ct to either DGNDx or IOVDDx as desired using a \n10 kΩ pull-down or pull-up resistor. Refer to the ADC PPI (Byte Wide Mode) section for function \ninformation. \n33 FS_ADC/ \nADC_DOUT7 DIO Active Low Frame Synchronization Signal for Defa ult ADC Data (Serial Mode)/ADC Data Output Bit 7 \nand Bit 15 (PPI Mode). Refer to the ADC PPI (Byte Wide Mode) section for function information. \n34 SCLK_ADC DIO Serial Bit Clock for the ADC Data Output (Serial Mode and PPI Mode). This pin is an input in slave \nmode or is an output in master mode. \n35 CONV_START   DIN ADC Conversion Start in DAQ/PPI/Serial Mode (A ctive Low). An active low signal initiates an ADC \nconversion. See the Theory of Operation section for further details.  \n36 DGND33 PWR Digital Ground. This pin is the ground re ference point for digital circuitry on the ADAR7251.  \n37 IOVDD2 PWR Logic Power Supply Input. The voltage suppl ied at this pin determines at what voltage the interface \noperates. Connect decoupling capacitors betwee n the IOVDDx and DGNDx pins. See Figure 60. \n38 SPI_MISO DOUT SPI Control Interface Slave Data Output. \n39 SPI_MOSI DIN SPI Control Interface Slave Data Input. \n40 SPI_CLK DIN SPI Control Interface Serial clock Input. \n41 SPI_SS   DIN SPI Control Interface Slave Select (Active Low In put). Connect an external 10 kΩ pull-up resistor to \nIOVDDx. \n42 FAULT  DOUT Digital Output. This pin becomes active under fault condition. Connect an external 10 kΩ pull-up \nresistor to IOVDDx. This pin can be used as an interr upt input to the microcontroller or DSP in case of \nfaults. \n43 RESET/PWDN  DIN Active Low Reset Input/Power-Down. The ADAR7251  requires an external reset signal to hold the \nRESET  input low until AVDDx is within the specified operating range. Wh en held low, this pin places \nthe ADAR7251  into power-down mode. \n44 AIN1P AIN Noninverting Input to Differential Analog Channel 1. \n45 AIN1N AIN Inverting Input to Differential Analog Channel 1. \n46 AIN2P AIN Noninverting Input to Differential Analog Channel 2. \n47 AIN2N AIN Inverting Input to Differential Analog Channel 2. \n48 AVDD3 PWR Analog Supply Voltage. Decouple this supply pin to AGNDx. \n \n \n1 PWR is power supply or ground pin, AIN is analog input, AIO is  analog input/output, AOUT is an alog output, DIN is digital inpu t, DOUT is digital output, and DIO is \ndigital input/output. \n2 All the AGNDx pins (AGND1 and AGND2) are shorted internally and recommended to be connected to a single ground plane on the bo ard. Refer to the PCB Layout \nGuidelines section for details.  \n3 All the DGNDx pins (DGND1, DGND2, and DGND3) are shorted internally and recommended to be connected to a single ground plane o n the board. Refer to the PCB \nLayout Guidelines section for details. \nADAR7251 Data Sheet\n \nRev. 0 | Page 14 of 72 TYPICAL PERFORMANCE CHARACTERISTICS \n0\n–20\n–40–60–80\n–100–120–140–160\n03 0 6 0\nFREQUENCY (kHz)AMPLITUDEF (dBFS)\n90 120 150\n12357-100\nFigure 8. FFT with −60 dBFS, 100 kHz Input at f S = 300 kHz \n0\n–20\n–40\n–60\n–80\n–100\n–120\n–140–160\n04 5 9 0\nFREQUENCY (kHz)AMPLITUDEF (dBFS)\n135 180 225\n12357-101\nFigure 9. FFT with −60 dBFS, 100 kHz Input at f S = 450 kHz \n0\n–20–40–60–80\n–100–120–140–160\n06 0 1 2 0\nFREQUENCY (kHz)AMPLITUDEF (dBFS)\n180 240 300\n12357-102\nFigure 10. FFT with −60 dBFS, 100 kHz Input at f S = 600 kHz  0\n–20–40–60–80\n–100–120–140–160\n09 0 1 8 0\nFREQUENCY (kHz)AMPLITUDEF (dBFS)\n270 360 450\n12357-103\nFigure 11. FFT with −60 dBFS, 100 kHz Input at f S = 900 kHz \n0\n–20–40\n–60\n–80\n–100\n–120\n–140–160\n0 120 240\nFREQUENCY (kHz)AMPLITUDEF (dBFS)\n360 480 600\n12357-104\nFigure 12. FFT with −60 dBFS, 100 kHz Input at f S = 1.2 MHz \n0\n–20–40–60–80\n–100–120–140–160\n0 180 360\nFREQUENCY (kHz)AMPLITUDEF (dBFS)\n540 720 900\n12357-105\nFigure 13. FFT with −60 dBFS, 100 kHz Input at f S = 1.8 MHz \nData Sheet ADAR7251\n \nRev. 0 | Page 15 of 72 0\n–20\n–40–60–80\n–100–120–140–160\n07 6 1 5 2\nFREQUENCY (kHz)AMPLITUDEF (dBFS)\n228 304 380\n12357-110\nFigure 14. FFT with −60 dBFS, 100 kHz Input, DAQ16, at f S = 758 kHz  \n0\n–20–40\n–60\n–80\n–100\n–120\n–140–160\n03 8 7 6\nFREQUENCY (kHz)AMPLITUDEF (dBFS)\n114 152 190\n12357-111\nFigure 15. FFT with −60 dBFS, 100 kHz Input, DAQ24, at f S = 380 kHz  \n0\n–20–40–60–80\n–100–120–140–160\n02 0 4 0\nFREQUENCY (kHz)AMPLITUDEF (dBFS)\n60 80 100\n12357-109\n \nFigure 16. FFT with −60 dBFS, 10 kHz Input, DAQ32, at f S = 200 kHz 0\n–20–40–60–80\n–100–120–140–160\n02 0 4 0\nFREQUENCY (kHz)AMPLITUDEF (dBFS)\n60 80 100\n12357-107\nFigure 17. FFT with −60 dBFS, 10 kHz Input, DAQ16, at f S = 200 kHz \n0\n–20–40\n–60\n–80\n–100\n–120\n–140–160\n02 0 4 0\nFREQUENCY (kHz)AMPLITUDEF (dBFS)\n60 80 100\n12357-108\nFigure 18. FFT with −1 dBFS, 10 kHz Input, DAQ16, at f S = 200 kHz \n0\n–20–40\n–60\n–80\n–100\n–120\n–140–160\n0 120 240\nFREQUENCY (kHz)AMPLITUDEF (dBFS)\n360 480 600\n12357-106\n \nFigure 19. FFT with −1 dBFS, 100 kHz Input, at f S = 1.2 MHz \nADAR7251 Data Sheet\n \nRev. 0 | Page 16 of 72 –10\n–15AMPLITUDE (dB)–20\n–25\n–30\n–35–40\n11 0\nFREQUENCY (kHz)100NO EQ_CAP_CTRL\nEQ_CAP_CTRL = 00\nEQ_CAP_CTRL = 01\nEQ_CAP_CTRL = 10\nEQ_CAP_CTRL = 11\n12357-014\nFigure 20. EQ  \n05101520253035404550\n1 10 100AMPLITUDE (dB)\nFREQUENCY (kHz)LNA + PGA GAIN = 45dB\nLNA + PGA GAIN = 39dB\nLNA + PGA GAIN = 33dB\nLNA + PGA GAIN = 27dB\nLNA + PGA GAIN = 21dB\nLNA + PGA GAIN = 15dB\nLNA + PGA GAIN = 9dB\n12357-015\nFigure 21. LNA + PGA Gain  \n0\n–20\n–40\n–60–80\n–100–120–140\n–160\n–180–200\n10M 1M 100k 10k\n12357-115MAGNITUDE (dB)\nFREQUENCY (Hz)\nFigure 22. Frequency Response, ADC Digital Filter at f S = 1.2 MHz 0\n–0.5\n–1.0\n–1.5\n–2.0\n–2.5\n–3.0\n–3.5\n–4.0\n–4.5\n100k 10k\n12357-116\nFREQUENCY (Hz)MAGNITUDE (dB)\nFigure 23. ADC Digital Filter Pass Band at f S = 1.2 MHz \n0\n–5\n–10\n–15\n–20\n–25\n100k 10k 1k 10 100\n12357-117MAGNITUDE (dB)\nFREQUENCY (Hz)93.300Hz\n46.600Hz23.300Hz\n11.700Hz\n5.830Hz2.910Hz1.460Hz0.729Hz\n \nFigure 24. ADC High-Pass F ilter Frequency Response \n \n \n \nData Sheet ADAR7251\n \nRev. 0 | Page 17 of 72 TERMINOLOGY \nIntegral Nonlinearity (INL) \nINL is the maximum deviation from a straight line passing through the endpoints of the ADC transfer function. For the ADAR7251 , the endpoints of the transfer function are zero \nscale, a point ½ LSB below the first code transition, and full \nscale, a point ½ LSB above the last code transition.  \nDifferential Nonlinearity (DNL) \nDNL is the difference between the measured and the ideal \n1 LSB change between any two adjacent codes in the ADC. \nOffset Error \nOffset error is the deviation of the first code transition (00…000) to (00…001) from the ideal (such as ground + \n0.5 LSB).  \nGain Error \nFor the ADAR7251 , gain error is the deviation of the last code \ntransition (111…110) to (111…111) from the ideal (such as \nV\nREF – 1.5 LSB) after the offset error is adjusted out.  \nSignal-to-Noise Ratio (SNR) \nSNR is the ratio of the rms value of the actual input signal to the rms sum of all other spectral components below the Nyquist frequency, excluding harmonics and dc. The value for SNR is \nexpressed in decibels (dB). \n   Total Harmonic Distortion (THD) \nTHD is the ratio of the rms sum of harmonics to the \nfundamental. For the ADAR7251 , THD is defined as \n\uf028\uf029\n12\n62\n52\n42\n32\n2log 20 dBVV V V V VTHD\uf02b \uf02b \uf02b \uf02b\uf03d  \nwhere: \nV1 is the rms amplitude of the fundamental. \nV2, V3, V4, V5, and V 6 are the rms amplitudes of the second \nthrough the sixth harmonics. \nDynamic Range (DNR) \nTHD + N is measured in dB with an input level of −60 dBFS \n(−60 dB relative to the full-scale input). Then, 60 dB is added to the measured THD + N value and is expressed in decibels. For example, when measuring 36 dB THD + N with a −60 dBFS \ninput, DNR is 60 + 36 = 96 dB. \nPeak Harmonic or Spurious Noise \nPeak harmonic or spurious noise is defined as the ratio of the \nrms value of the next largest component in the ADC output \nspectrum (up to f\nS/2 and excluding dc) to the rms value of the \nfundamental. Normally, the value of this specification is determined by the largest harmonic in the spectrum, but for ADCs where the harmonics are buried in the noise floor, it is a noise peak. \n \n \n   \n \nADAR7251 Data Sheet\n \nRev. 0 | Page 18 of 72 THEORY OF OPERATION \nLOW SPEED RAMP RADAR ANALOG FRONT END \nThe most common application for the ADAR7251  is low speed \nramp, frequency modulated, continuous wave, or frequency \nshift keying radar (LSR-FMCW or FSK-FMCW). Figure 28 shows a typical block diagram of an LSR/FSK radar system for a \n4-channel application. The signal chain may require up to eight \nchannels, each including an LNA, a PGA, and a ∑-Δ ADC. All input channels on the ADAR7251  sample the input signals \nsimultaneously. The ADAR7251  also delivers secondary \nfeatures required by an LSR radar system: a 2-channel, auxiliary \n8-bit ADC and two GPIOs.  \nMAIN CHANNEL OVERVIEW \nThe ADAR7251  features an on-chip, fully differential LNA and \nPGA to feed the Σ-Δ input pins, as well as a digital filter block \nto perform the required filtering on the Σ-Δ modulator output. \nUsing this Σ-Δ conversion technique with added digital filtering, the analog input converts to an equivalent digital \nword. The ADAR7251  uses an internal 1.5 V reference voltage.  \nΣ-∆ MODULATION AND DIGITAL FILTERING \nThe input waveform applied to the modulator is sampled, and \nan equivalent digital word is output to the digital filter at a rate \nequal to the modulator clock. The modulator is clocked by \n48 × f S (57.6 MHz clock signal, f ICLK, for f S =1.2 MHz). By \nemploying oversampling, the quantization noise spreads across \na wide bandwidth (see Figure 25). This means that the noise energy contained in the bandwidth of interest is reduced. To further reduce the quantization noise, a third-order modulator \nis employed to shape the noise spectrum so that most of the \nnoise energy is shifted out of the signal band (see Figure 26). \nThe digital filtering that follows the modulator removes the \nlarge out-of-band quantization noise (see Figure 27) while also reducing the data rate at the input of the filter to 1.2 MHz or less at the output of the filter, depending on the decimation rate used. The total channel noise of the ADAR7251  depends on the \nbandwidth specification and the selected analog input range. The data rate at the output of the ADAR7251  can be reduced \nfurther to meet specific application requirements. The \ncontinuous time modulator removes the need for a high order \nantialias filter at the input to the ADAR7251 . The continuous \ntime Σ-Δ modulator used within the ADAR7251  has inherent \nantialiasing due to oversampling. The device uses 48× over-sampling. This relaxes the requirement of filtering required at \nthe input of the ADC. Typically, a single pole passive resistor \ncapacitor (RC) filter is sufficient. \nQUANTIZATION NOISE\nfICLK/2\nBAND OF INTEREST\n12357-017 \nFigure 25. Σ-Δ ADC, Quantization Noise \n \nfICLK/2NOISE SHAPING\nBAND OF INTEREST\n12357-018 \nFigure 26. Σ-Δ ADC, Noise Shaping \n \nfICLK/2\nBAND OF INTERESTDIGITAL FILTER CUTOFF FREQUENCY\n12357-019 \nFigure 27. Σ-Δ ADC, Digita l Filter Cutoff Frequency \n \n  \n×M\nPAMMIC\nVCO\nANTENNARAMP GENERATOR\nDSP MCUDATA\nPORTADCLPF\nHPFCAN/\nFLEXRAYPSU\nADAR7251\nPGA LNA\nADCLPF\nHPFPGA LNA\nADCLPF\nHPFPGA LNA\nADCLPF\nHPFPGA LNA\n12357-016 \nFigure 28. Radar System Overview \n \nData Sheet ADAR7251\n \nRev. 0 | Page 19 of 72 DIFFERENTIAL INPUT CONFIGURATION \nThe ADAR7251  main ADC input channel consists of an LNA, a \nPGA, a continuous time Σ-Δ ADC, and internal bias resistors that \nset the common-mode voltage on the input of the LNA. The PGA includes an equalizer (EQ) function that gains up low amplitude, \nhigh frequency signals. Typically, in an automotive radar \napplication, the analog inputs of the ADAR7251  connect directly \nto the mixer output (See Figure 29). If additional external filtering is required, the external C1, C2, and C3 capacitors can be used. These capacitors, together with the R1, R2, and the mixer output impedance, create an external filter that removes dc components and high frequency noise from the ADC inputs.  \nΣ-∆ ADCAINxP\nAINxNC1R1 R2\nC3\nC2RM RMMIXERADAR7251\nAVDDx\nGAIN + MUXMMIC OUTPUT\nTYPICAL ONE INPUT CHANNEL\n12357-020 \nFigure 29. Typical Differential Input Channel Configuration \nA monolithic microwave integrated circuit (MMIC) mixer output \nimpedance, R M, with Capacitor C3, forms a single-pole, low-pass \nfilter that reduces high frequency spurs from the ADAR7251  \ninputs. Two capacitors, C1 and C2, with the ADAR7251  internal \nresistance of R1 and R2, produce a high-pass filter that removes dc \ncomponents from the input signal.  \nEach Σ-Δ ADC input is preceded by its own LNA and PGA gain \nstage. The variable gain settings ensure that the device is able to \namplify signals from a variety of sources. The ADAR7251  offers \nthe flexibility to choose the most appropriate gain setting to utilize \nthe wide dynamic range of the device. The LNA stage gain can be set using Register 0x100 in 6 dB steps. The default gain is 6 dB. The PGA gain can be set independently using Register 0x101and has a default gain of 2.92 dB. The total LNA + PGA gain range is \n36 dB. The gain settings, along with the ADAR7251  analog input \nrange and channel noise specifications, are shown in the \nSpecifications section (see Table 1). The default gain with LNA + PGA is 9 dB (2.8×), so that the full-scale differential input signal is 0.7 V rms. However, if a direct path is chosen and LNA + PGA is \nbypassed, the full-scale input signal to the ADC is 2 V rms \ndifferential. \nHigh-Pass Filter (HPF) \nThe external input coupling capacitors form the passive first order, \nhigh-pass filter with the input impedance of the ADAR7251 . This \nfilter can also be used as a passive equalizer to boost the high frequency if desired. The corner frequency can be set to the \ndesired frequency using the equation \nf\n3dB = 1/(2 × π × R1 × C1) \nwhere R1 = R2 (typical) is 2.86 kΩ and C2 = C1 (see Figure 29). Low-Pass Filter (LPF) \nThe low-pass filter is formed by adding the capacitor across the \ndifferential input pins. The value of the source resistance driving \nthe ADC dictates the corner frequency of the filter. Use the \nfollowing equation to set the corner frequency to the desired \nfrequency: \nf3dB =1/(4 × π × RM × C3) \nwhere RM (typical) is the source resistance of the MMIC output. \nInput Routing \nFigure 30 shows the typical 2-channel input block with \nmultiplexers and input signal routing inside the ADAR7251 . For \nsimplicity, the connections in Figure 30 are shown as single-\nended, although they are differential. \nThe input signal can be routed through LNA + PGA, LNA + PGA \n+ EQ, or direct to the ADC. Register 0x102 is used to select the \nmultiplexer at the input of the ADC. The inputs to the ADC can \nbe swapped between adjacent channels, for example, Channel 1 can be sent to ADC2 and the Channel 2 input can be sent to ADC1. In addition, the auxiliary Input 1 and Input 2 can be sent directly to the ADC. In this case, AUXIN1 becomes a \nnoninverting input, and AUXIN2 becomes an inverting input to \nform a differential pair. The default path is LNA + PGA + ADC. \nEQ\nMUX SELECT 1INPUT\nMUX 1CT ADC 1\nEQINPUT\nMUX 2CT ADC 2MUX SELECT 2LNA + PGA\n1\nLNA + PGA\n2INPUT 1\nINPUT 2TEST INPUT\n(COMMON FOR\nALL ADCs)\n12357-021 \nFigure 30. Typical 2-Channel Input Block \nEQUALIZER (EQ) \nThe output of LNA + PGA can be routed to an equalizer block. In \nLSR-FMCW radar systems, the distance between the radar and \nthe object affects signal amplitude and frequency. Distant objects \nhave a higher frequency and smaller amplitude. The EQ provides \nfrequency dependent gain to boost these signals. This provides easier detection of distant objects in a system. Excellent noise performance relies on an ultralow noise LNA at the beginning of the signal chain and a high precision ADC architecture. Enable \nthe EQ path in Register 0x102. The EQ is a first order, high-pass \nADAR7251 Data Sheet\n \nRev. 0 | Page 20 of 72 type. The cutoff frequency can be either 32 kHz (default), 37 kHz, \n45 kHz, or 54 kHz. Select the EQ cutoff frequency in EQ_CAP_CTRL, Bits[1:0] in Register 0x301 (see Figure 20 in the \nTypical Performance Characteristics section). \nUSING LNA/PGA, EQ, OR THE INPUT CAPACITOR \nThe input passive filter, along with LNA + PGA and EQ, can be \nused to achieve the desired frequency response in the system. See Figure 31, Figure 32, and Figure 33 for typical examples. \nFigure 31 shows the frequency response plot by varying the input \ncoupling capacitor value, with the LNA + PGA gain and EQ fixed. \nFigure 32 shows the frequency response plot by varying the LNA \n+ PGA gain, with the input coupling capacitor and EQ fixed. \nFigure 33 shows the frequency response plot by varying the EQ setting, with the input coupling capacitor and LNA + PGA gain \nfixed. \n \n–70–65–60–55–50–45–40–35–30–25–20–15–10–5051015202530354045\n0.1 1 10 100AMPLITUDE (dB)\n1k 10k 100k 1M\nFREQUENCY (Hz)10µF\n1µF\n1nF10nF\n100pF\n12357-112\n \nFigure 31. Frequency Response , Coupling Capacitor Change \n0.1 1 10 100AMPLITUDE (dB)\n1k 10k 100k 1M\nFREQUENCY (Hz)\n12357-11345dB GAIN\n33dB GAIN\n27dB GAIN\n21dB GAIN\n9dB GAIN\n–35–30–25–20–15–10–510\n5\n0152025303540455055606570\n \nFigure 32. Frequency Response, Coupling Gain Change –75–70–65–60–55–50–45–40–35–30–25–20–15–10–505101520253035404550556065\n0.1 1 10 100AMPLITUDE (dB)\n1k 10k 100k 1M\nFREQUENCY (Hz)33dB GAIN45dB GAIN\n27dB GAIN\n21dB GAIN\n12357-114\n \nFigure 33. Frequency Response, Coupling EQ Change \nREFERENCE \nThe internal reference of the ADAR7251  is set to 1.5 V . This 1.5 V \nreference is available at the CM pin. Decouple the CM pin to the \nAGNDx pin using a 10 μF MLCC in parallel with a 100 nF MLCC. The 1.5 V reference is current-limited and not designed to drive \nan external load. Employ an external buffer circuit if this reference \nis required for use with external circuits. The internal reference \nvoltage can be overdriven externally if required. \nAUXILIARY ADC \nThe ADAR7251  includes a 2-channel, auxiliary successive \napproximation register (SAR) ADC for low frequency \nhousekeeping functions in the system. These functions include dc voltage monitoring and temperature monitoring. The auxiliary ADC uses AVDDx as the power supply; therefore, the input range \nis limited from 0 V to AVDDx. The ADC uses a time multiplexing \ntechnique to sample the two auxiliary inputs. The multiplexer in the front of the ADC selects the input for the conversion. The sample rate of the ADC is selectable between 112.5 kHz and 450 kHz. The default sample rate is 112.5 kHz. When 2-channel \noperation is selected, the set sample rate is the effective sample \nrate. If only one channel is selected, the effective sample rate is double the set value. The resolution of the ADC is eight bits, and the ADC output is straight binary. The ADC output is stored in the internal registers, which are read via the SPI port. Register 0x200 \nstores the current conversion value for Input 1 and Input 2. In \naddition, Register 0x201 stores the last sample value.  \nThe ADC sample rate can be selected using Register 0x210, and \nRegister 0x211 is used for selecting the input to the ADC. By default, the AUXINx pins are sampled. If the AUX_ADC_MODE bit (Bit 0 of Register 0x211) is set to 1, only one input is sampled at twice the sample rate. Because the auxiliary ADC is not \ncontinuous, care must be taken to ensure that the input signals are \nband limited and time multiplexed to prevent aliases.  \nThe auxiliary ADC inputs are switched capacitor type; therefore, \nthe input impedance is capacitive during the sampling phase. The typical source impedance must be less than 1 kΩ to ensure that the input settles before the sample value is held internally. The \nData Sheet ADAR7251\n \nRev. 0 | Page 21 of 72 source driving the ADC inputs must be able to drive at least 20 pF, \nexcluding the parasitic capacitance on the board.  \nAUXIN1AUX ADC\nAUXIN2\n12357-022 \nFigure 34. Auxiliary ADC \nPOWER SUPPLY \nThe ADAR7251  uses three supplies: 3.3 V for AVDDx, 1.8 V for \nDVDDx, and 3.3 V for IOVDDx. AVDDx and IOVDDx must be \nsupplied to the device, but the supply to the DVDDx pins can be \neither generated by an internal LDO, or provided externally by \nturning off the LDO. \nThe AVDDx pins supply the analog core of the ADC, and the \nDVDDx pins supply the digital core of the ADC. The IOVDDx \npins supply the digital input/output pins of the ADAR7251 . \nDecouple all power supplies to ground with a 0.1 μF and a 10 μF \nX7R MLCC for best ADC performance. The device provides the \nexposed pad underneath, which must be connected to the ground \nplane with thermal vias. All the ground pins must be connected to the single ground plane on the PCB with the shortest possible \npath close to the respective pins. \nLDO \nThe internal LDO generates the DVDDx voltage (1.8 V) required \nfor the digital core. The LDO takes the AVDDx (3.3 V) supply and \nregulates down to 1.8 V . External decoupling capacitors are required to ensure clean power to the digital core. If using the \ninternal 1.8 V supply for the digital core, the REGOUT_DIGITAL pin \nmust be externally connected to the DVDDx pins. The 1 nF MLCC, in parallel with 0.1 μF and 10 μF capacitors, are recom-\nmended at the DVDDx pins to decouple the high frequency noise. \nCLOCK REQUIREMENTS \nTo achieve the specified dynamic performance, use an external \ncrystal at the XIN/MCLKIN and XOUT pins. Alternatively, \nprovide the single-ended clock at the MCLKIN input via an \nMCU/DSP controller. The ADAR7251  features an internal PLL \nblock that accepts the clock frequency in a range of 16 MHz to \n54 MHz, via either the clock available in the system, or an external crystal. An external clock must be connected to the XIN/ \nMCLKIN pin and must be within the 0 V to 3.3 V p-p. \nCRYSTAL OSCILLATOR \nThe external quartz crystal can be connected across the XIN and \nXOUT pins. When using the crystal, use Register 0x292 to enable the crystal oscillator block. The output of the crystal oscillator is \nan input to the PLL. The typical supported frequency range is 16 MHz to 54 MHz. Select load capacitors C1 and C2 for the crystal based on the recommendation of the crystal manufacturer. \nDetermine the value of R1 based on the crystal current rating. ADAR7251\nXIN\nY1 R1\nC1 C2XOUT\n12357-023 \nFigure 35. Crystal Oscillator \nPLL \nThe PLL provides the stable clock for the internal blocks. It uses \nthe clock input at the XIN/MCLKIN pin as a reference to generate \nthe core clock. Set the PLL for either integer or fractional mode. \nThe PLL multipliers and dividers (X, R, M, and N) are programmed using Register 0x000 to Register 0x003. The PLL can accept input frequencies in the range of 16 MHz to 54 MHz, either directly from an external source, or using the crystal connected at the \nXIN/MCLKIN and XOUT pins. The PLL output frequency is \nfixed at 115.2 MHz. \n÷X\nADC CLOCKINTERNAL PLL OUTPUT\n115.2MHz x (R + N ÷ M)\n÷2XINPLL\n12357-024 \nFigure 36. PLL Block Diagram \nThe PLL requires an external loop filter, which is fixed (see \nFigure 37). For temperature sensitive applications, the loop filter components must be appropriate. The PLL loop filter capacitors \nmust be NPO type for best temperature performance. \nPLLFILT\nPLLGND390pF5.6nF\n1kΩ\n12357-025 \nFigure 37. PLL Loop Filter \nPlace the PLL loop filter close to the PLLFILT pin to prevent \ncrosstalk from other sources on the board. In addition, take care to decouple the PLLVDD supply to the PLL. It is recommended \nthat X7R MLCC or better dielectric MLCCs of 1 nF be added in \nparallel with 0.1 μF and 10 μF capacitors close to the PLLVDD \npin. See the PCB Layout Guidelines section for details.  \nADAR7251 Data Sheet\n \nRev. 0 | Page 22 of 72 Table 10 describes the registers used to set the PLL. \nTable 10. Registers Used to Set the PLL \nRegister Name Description \n0x000 CLK_CTRL Uses the PLL output for the internal \nmaster clock, or bypasses the PLL \n0x001 PLL_DEN Sets the 16-bit denominator of the \nfractional part (M) \n0x002 PLL_NUM Sets the 16-bit numerator of the \nfractional part (N) \n0x003 PLL_CTRL Sets the PLL mode, PLL enable, 4-bit \ninteger multiplier (R), and 4-bit integer \ndivider (X)  \n0x005 PLL_LOCK Checks the PLL lock status \nThe PLL can be used in either integer mode or fractional mode. \nInteger Mode \nUse integer mode when the input clock frequency is an integer \nmultiple of the PLL output frequency, governed by the following \nequation: \nfPLL = (R/X) × f IN  \nwhere fPLL = 115.2 MHz. \nFor example, if f IN = 19.2 MHz, then \n(R/X) = f PLL (PLL Required Output )/fIN = 6 \nTherefore, R and X are set as follows: R = 6, and X = 1 (default). \nTo route the clock through the PLL, first set Register 0x000 to \n0x0001. \nIn integer mode, the values set for N and M are ignored; leave \nRegister 0x001 and Register 0x002 at default. \nTable 11 shows the name, function, and required settings for the \nbits in Register 0x003. \n  \n \n   Table 11. Required Writes for Register 0x0003, Integer Mode \nBits Name Function Required \nSetting \n[15:11] PLL_INTEGER_DIV Sets the R value 00110 \n[7:4] PLL_INPUT_PRESCALE Sets the X value 0001 \n1 PLL_TYPE Sets the integer \nmode for the PLL 0 \n0 PLL_EN Enables the PLL 1 \n \nSet Register 0x003 to 0011000000000001, that is, 0x3011. To check \nthe status of the PLL, read Register 0x0005. \nFractional Mode \nFractional mode is used when the available clock input at \nXIN/MCLKIN is a fractional multiple of the desired PLL output; it is \ngoverned by the following equation: \nfPLL = fIN × (R + (N/M))/X  \nFor example, if XIN/MCLKIN = 16 MHz, the PLL output is 115.2 MHz.  \nTo find the values of R, N, and M, use the following equation: \nf\nPLL = fIN × (R + (N/M))/X  \nwhere: \nfPLL = 115.2 MHz. \nfIN = 16 MHz. \nTo find the values of R, N, M, and X, use the following equation: \n(R + (N/M))/X = 115.2 MHz/16 MHz = 7.2 = 7 + (2/10) \nTherefore, R, X, N and M can be set as follows: R = 7, X = 1 \n(default), N = 2, and M =10.  \nTo route the clock through the PLL, first set Register 0x000 to \n0x0001. See Table 12 for the required register settings while in \nfractional mode. \nSet Register 0x003 to 0011100000000001, that is, 0x3813. To check \nthe status of the PLL, read Register 0x005. \nPLL Lock Acquisition \nRegister 0x005 is a read only register that indicates the PLL status. \nAfter writing the PLL settings, it is recommended to read the PLL \nlock status bit to ensure that the PLL is locked. A PLL_LOCK bit \nvalue of 1 indicates that the PLL is locked. \nTable 12. Required Register Writes for Fractional Mode \nRegister Bits Name Func tion Required Setting \n0x0001 [15:0] PLL_DEN Sets the M va lue 0000000000001010 (that is, 0x000A) \n0x0002 [15:0] PLL_NUM Sets the N va lue 0000000000000010 (that is, 0x0002) \n0x0003 [15:11] PLL_INTEGER_DIV Sets the R value 00111 \n[7:4] PLL_INPUT_PRESCALE Sets the X value 0001 \n1 PLL_TYPE Sets the fractional mode \nfor the PLL 1 \n0 PLL_EN Enables the PLL 1 \n \n \nData Sheet ADAR7251\n \nRev. 0 | Page 23 of 72 GPIO \nThe ADAR7251  contains two GPIOs: Pin 28 and Pin 29. These \npins are dual function. They serve as ADC data output pins in PPI \nmode, or as GPIOs in serial mode . These pins can be configured \nas inputs or outputs, and are read back or programmed via the SPI \ncontrol interface. Register 0x250 and Register 0x251 are used for \nsetting GPIO1 and GPIO2, respectively. Typical applications for these pins include monitoring the status of logic signals or controlling external devices. Use the GPIO pins for low speed serial communication. Configure the GPIO pins by writing to the GPIO configuration registers, Register 0x250 and Register 0x251. \nNote that, in these registers, the GPIO pins are referred to as the \nmultipurpose (MPx) pins, Each GPIO pin has associated bits in the GPIO configuration register that define a status of the pin and whether the GPIO is used as an input or an output, as well as the debounce period. Register 0x260 and Register 0x261 can be used \nto output 1 or 0 to GPIO1 and GPIO2, respectively. Register 0x270 \nand Register 0x271 provide the read value from GPIO1 and \nGPIO2, respectively. \nADC DATA PORT \nThe ADAR7251  digital interface port provides multiple options \nfor accessing the ADC data and connecting to DSP or micro-\ncontrollers in the system. The digital interface port can be set as \nserial mode or parallel mode. \nNote that, throughout the remainder of the data sheet, \nmultifunction pins are referred to by the relevant function in text and figures, where applicable. \nADC Serial Mode \nThe ADC serial port uses the conversion start pin ( CONV_START ), \nthe frame sync pin (FS_ADC/ADC_DOUT7), the bit clock pin (SCLK_ADC), and two data output pins (ADC_DOUT0 and \nADC_DOUT1). CONV_START\n can be disabled if it is not \nrequired in the system. The serial port can be set to either master \nor slave mode. The ADC output data is twos complement, 16-bit binary. Depending on the mode setup, the frame sync and bit \nclock pin directions change. In master mode, the ADAR7251  \ngenerates these signals, whereas in slave mode, these signals are \nprovided by the external DSP . The ADC_DOUT0 and ADC_DOUT1 pins are always set as outputs, independent of the master or slave mode. The data format is fixed to MSB first. The \nserial port is powered using the IOVDDx supply. Take proper care \nto ensure decoupling of the high frequency noise on this pin to prevent jitter on the clock and data outputs. Connect a 100 nF MLCC is recommended to be connected to the IOVDDx pins as close as possible with direct connection to the DGNDx pins and a \nground plane on the board.  \nBecause the bit clock rate is in the 40 MHz range, traces on the \nboard require proper attention. The bit clock and data pin \n(ADC_DOUTx) must be traced out with transmission line considerations. If the clock is connected to multiple devices, the stubs must be properly terminated to reduce reflections. Microstrip or stripline traces are recommended for these pins. Increase the drive strength for the digital output pins using Register 0x0280 through Register 0x292. The ADAR7251  consists of four ADCs. \nData is available in two pairs on the ADC_DOUT0 and ADC_DOUT1 pins: Channel 1 and Channel 2 on ADC_DOUT0, \nand Channel3 and Channel 4 on ADC_DOUT1 in 2-channel \nmode. Each channel uses 16 bits; for two channels, 32-bit clocks \nare required. The frame sync signal (FS_ADC) sets the sample rate for the ADC. Therefore, the typical bit clock rate for a sample rate \nof 1.2 MHz is  \n32 × 1.2 MHz = 38.4 MHz \nADC Serial Master Mode \nIn master mode, the ADC generates the bit clock (SCLK_ADC) \nand frame sync (FS_ADC) signals. The sample rate is restricted to \na maximum of 1.2 MHz in serial mode. Two pins are provided for the serial data: ADC_DOUT0 and ADC_DOUT1. By default, each pin provides the two channel output. In addition, all four channels can be output from one data pin, ADC_DOUT0. The bit \nclock rate depends on the sample rate and the number of channels \nper data pin used. See Table 13 for available options. Figure 38 shows the typical connections diagram for ADC serial master \nmode \nTable 13. Bit Clock Rate Options for ADC Serial Mode  \nNumber of Channels per \nADC_DOUT0/ADC_DOUT1 Pin  FS_ADC (MHz) SCLK_ADC (MHz) \n2 0.3 9.6 \n4 0.3 19.2 \n2 0.45 14.4 \n4 0.45 28.8 \n2 0.6 19.2 \n4 0.6 38.4 \n2 0.9 28.8 \n4 0.9 57.6 \n2 1.2 38.4 \n4 1.2 Not applicable \n2 1.8 57.61 \n4 1.8 Not applicable \n \n1 Supported in master mode only. \nADAR7251 Data Sheet\n \nRev. 0 | Page 24 of 72 SCLK_ADC/ADC_DOUT7\nFS_ADC\nADC_DOUT0SLAVE DSPADAR7251\nMASTER\nADAR7251\nMASTERXIN/MCLKIN\nXOUTXI/MCLKINN\nXOUT\nSPORT1 SPORT2\nOPTIONAL FOR > 4 CHANNELSMCLKINADC_DOUT1\nSCLK_ADC/ADC_DOUT7\nFS_ADC\nADC_DOUT0\nADC_DOUT1OSCILLATOR\n12357-026 \nFigure 38. Typical Connection Diagram for ADC Serial Master Mode \nFigure 41 and Figure 42 show the waveforms for the serial modes \nwithout the CONV_START  signal. \nADC Serial Master Mode with CONV_START  \nThe ADC provides the CONV_START  signal to synchronize the \nADC conversion data with an external ramp signal used in a FMCW \nsystem. Use the CS_OVERRIDE bit (Register 0x1C2, Bit 1) to enable \nor disable the CONV_START  signal. This bit is disabled by default. \nWhen the CS_OVERRIDE bit is enabled with ADC serial master mode, the serial port waits for the CONV_START\n signal from the \nexternal DSP or MCU in the system. The CONV_START  signal is \nused to indicate the start of the ramp signal in the system. The \nCONV_START  signal is active low and needs an external pull-up \nresistor to IOVDDx. When the CONV_START signal is high, the ADC remains running internally, but the data and clocks are not output from the serial port. Therefore, there is no data output to the \nexternal DSP while this signal is logic high. When the CONV_START\n \nsignal goes low, indicating the start of the ramp signal, the serial port \nstarts outputting the clocks and data. The external DSP can grab the \ndata on the ADC serial port based on the frame sync and serial clock. \nThe data is synchronous to the external ramp signal.  \nThe following precautions must be taken into account while using \nADC serial master mode with CONV_START : \n\uf0b7 The very first sample data may not be complete and may need to be ignored. This is because the CONV_START\n signal \nis asynchronous to the internal ADC clocks, and may request \nthe data anywhere in the middle of the internal frame sync signal.  \n\uf0b7 The digital filter sync enable bit in Register 0x30E is used to synchronize the internal digital filter to the serial port clocks. \nThis bit is enabled by default, therefore, the digital filter attempts to synchronize to the serial port clocks. In serial \nmaster mode, this bit must be disabled by writing 0x0000 to Register 0x30E. This is an important step because the digital filter is already synchronized to the internal serial port clocks \nand does not need to be resynchronized based on the external \nasynchronous demand of the CONV_START\n signal. See \nFigure 39 for waveforms. \nON TIMERAMP PROFILE\nCONV_START\nFS_ADC\nSCLK_ADCSEE NOTE 1\nNOTES\n1. IGNORE FIRST AND LAST SAMPLES BECAUSE CONV_START IS NOT SYNCHRONOUS\nTO INTERNAL ADC CLOCK. FREQUENCY (GHz)OFF TIME\n1 FRAME CLOCK\nPERIOD\n32 BIT CLOCKSSEE NOTE 1\n12357-133\n \nFigure 39. Typical Timing Waveforms for ADC Serial Master Mode with \nCONV_START  \nMASTER\nADAR7251SLAVE\nDSP\nXIN/MCLKIN\nOSCILLATORXOUTGPIO1\nGPIO2CONV_START\nDATA_READY\n12357-132SPORT1\nMCLKINSCLK_ADC\nFS_ADC/DOUT7\nADC_DOUT0\nADC_DOUT1\n \nFigure 40. ADC Serial Master Mode with CONV_START  \n \n  \nData Sheet ADAR7251\n \nRev. 0 | Page 25 of 72 0 31 15 SCLK_ADC\nFS_ADC\nADC_DOUT0\nADC_DOUT1CHANNEL 2\nCHANNEL 3 CHANNEL 4CHANNEL 1\n12357-027 \nFigure 41. Serial Mode, Two Channels per the ADC_DOUTx Pins \n0SCLK_ADC\nFS_ADC\nADC_DOUT031 15\nCHANNEL 1 CHANNEL 2 CHANNEL 3 CHANNEL 463\n12357-028 \nFigure 42. Serial Mode, 4 Channels per the ADC_DOUTx Pins \nSCLK_ADC\nFS_ADC/ADC_DOUT7\nADC_DOUT0MASTER\nDSP\nMASTER\nSPIADAR 7251\nSLAVE\nADAR 7251\nSLAVE XIN/MCLKIN\nSPI_SSXIN/MCLKIN\nSPI_SS\nSPORT1\nOPTIONAL FOR > 4 CHANNELS\nFCLK = 16MHz TO 54MHzADC_DOUT1\nSCLK_ADC\nFS_ADC/ADC_DOUT7\nADC_DOUT0\nADC_DOUT1\nSPI_SCLK SPI_SCLK\nSPI_MOSI SPI_MOSI\nSPI_MISO\nSPI_MISO\nSPI_MOSI\nSPI_SCLKSPI_SS1\nSPI_SS2\nMCLKOUTSPI_MISO\n12357-029\n \nFigure 43. Typical Connection Diagram for ADC Serial Slave Mode \nADC Serial Slave \nFigure 43 shows the typical connection diagram for ADC serial \nslave mode. In this mode, the directions of the frame sync and bit \nclock pins change. Both pins are inputs and must be provided with bit clock and frame sync signals via an external DSP . The \nADC_DOUT0 and ADC_DOUT1 pins are always used as \noutputs. The data format is fixed as MSB first. The ADC must be \nprovided with master clock from the DSP to synchronize the ports. \nADC PPI (Byte Wide Mode) \nADC PPI mode is parallel byte wide mode and, in this mode, the \ndevice is always master. In this mode, the ADC outputs the bit \nclock and data. Provide the ADC port with a conversion start signal ( CONV_START ) if selected. This initiates the conversion \nprocess. When the ADC is ready with conversion data, it pulls the \nDATA_READY pin high to indicate the data ready status to the \nDSP . The ADC then provides the bit clock, SCLK_ADC. The data \nis available on the rising edge of the bit clock. The maximum sample rate supported is 3.6 MHz in this mode. The data is available on the ADC_DOUT0 through ADC_DOUT7 pins, one byte at a time. The ADC data is twos complement, 16-bit binary, but the 16-bit data is split into two bytes: a higher byte and a lower \nbyte (each is 8 bits wide). The higher byte is output first, and is \nfollowed by the lower byte. The bit clock (SCLK_ADC) rate depends on the sample rate setting. See Table 14 for available options. Note that in the PPI mode, the FS_ADC output is not \nADAR7251 Data Sheet\n \nRev. 0 | Page 26 of 72 available. This mode may be useful if the DSP port cannot support \nthe 38.4 MHz data rate. The data rate is less than that of the serial \nport; however, it uses more pins for data. \nTable 14. Bit Clock Rate Options for ADC PPI Byte Wide Mode  \nNumber of \nChannels FS_ADC (MHz) SCLK_ADC (MHz) Data Output Pins \n2 1.2 4.8 ADC_DOUT0 \nthrough \nADC_DOUT7 \n4 1.2 9.6 ADC_DOUT0 through \nADC_DOUT7 \n2 1.8 7.2 ADC_DOUT0 through \nADC_DOUT7 \n4 1.8 14.4 ADC_DOUT0 \nthrough \nADC_DOUT7 The other sample rates supported are 300 kHz, 600 kHz, 900 kHz, \n2.4 MHz, and 3.6 MHz. The highest serial clock supported is \n57.6 MHz. However, as the sample rate increases beyond 1.2 MHz, the ADC resolution decreases. At the highest sample rate of 3.6 MHz, the ADC resolution is limited to 11 bits.  \nFigure 44 shows the typical connections diagram for ADC PPI \nmaster mode. \nFigure 45 and Figure 46 show waveforms for PPI 2-channel and \nPPI 4-channel mode. \n \n \n    \nADC_DOUT0\nTO\nADC_DOUT7ADC_DOUT0\nTO\nADC_DOUT7MASTER\nADAR7251SLAVE\nDSP\nXIN XOUT MCLKOUTSCLK\nGPIO1\nGPIO2CONV_START\nDATA_READYSCLK_ADC\n12357-030 \nFigure 44. Typical Connection Diagram for ADC PPI Master Mode \n \nB15CHANNEL 101\nCHANNEL 22 3\nB14\nB13\nB12\nB11\nB10\nB9B8B7B6 B14 B6 B14 B6 B14 B6 B14 B6 B14 B6 B14 B6 B14 B6\nB5 B13 B5 B13 B5 B13 B5 B13 B5 B13 B5 B13 B5 B13 B5\nB4 B12 B4 B12 B4 B12 B4 B12 B4 B12 B4 B12 B4 B12 B4\nB3 B11 B3 B11 B3 B11 B3 B11 B3 B11 B3 B11 B3 B11 B3\nB2 B10 B2 B10 B2 B10 B2 B10 B2 B10 B2 B10 B2 B10 B2\nB1 B9 B1 B9 B1 B9 B1 B9 B1 B9 B1 B9 B1 B9 B1\nB0 B8 B0 B8 B0 B8 B0 B8 B0 B8 B0 B8 B0 B8 B0B7 B15 B15 B7 B7 B15 B15 B7 B7 B15 B15 B7 B7 B15CHANNEL 1 CHANNEL 2 CHANNEL 1 CHANNEL 2 CHANNEL 1 CHANNEL 2CONV_START\nDATA_READY\nSCLK_ADC\nADC_DOUT7\nADC_DOUT6\nADC_DOUT5\nADC_DOUT4ADC_DOUT3ADC_DOUT2ADC_DOUT1ADC_DOUT0\n12357-031 \nFigure 45. PPI, 2-Channel \nData Sheet ADAR7251\n \nRev. 0 | Page 27 of 72 B15CHANNEL 101\nCHANNEL 22 3\nB14\nB13\nB12\nB11\nB10\nB9\nB8B7\nB6 B14 B6 B14 B6 B14 B6 B14 B6 B14 B6 B14 B6 B14 B6\nB5 B13 B5 B13 B5 B13 B5 B13 B5 B13 B5 B13 B5 B13 B5\nB4 B12 B4 B12 B4 B12 B4 B12 B4 B12 B4 B12 B4 B12 B4\nB3 B11 B3 B11 B3 B11 B3 B11 B3 B11 B3 B11 B3 B11 B3\nB2 B10 B2 B10 B2 B10 B2 B10 B2 B10 B2 B10 B2 B10 B2\nB1 B9 B1 B9 B1 B9 B1 B9 B1 B9 B1 B9 B1 B9 B1\nB0 B8 B0 B8 B0 B8 B0 B8 B0 B8 B0 B8 B0 B8 B0B7 B15 B15 B7 B7 B15 B15 B7 B7 B15 B15 B7 B7 B15CHANNEL 3 CHANNEL 4 CHANNEL 1 CHANNEL 2 CHANNEL 3 CHANNEL 4DATA_READY\nSCLK_ADC\nADC_DOUT7\nADC_DOUT6ADC_DOUT5\nADC_DOUT4\nADC_DOUT3ADC_DOUT2ADC_DOUT1\nADC_DOUT0\n12357-032CONV_START\n \nFigure 46. PPI, 4-Channel \nTable 15. Bit Clock Rate Options for ADC PPI Nibble Wide Mode  \nNumber of Channels FS_ADC (MHz) SCLK_ADC (MHz) Data Output Pins \n2 1.2 9.6 \nADC_DOUT0 through ADC_DOUT3 4 1.2 19.2 \n2 1.8 14.4 \n4 1.8 28.8 \n \nADC PPI Nibble Wide Mode \nADC PPI nibble wide mode differs from byte wide mode in that \nthe data is transferred in nibble form (four bits at a time) instead \nof in byte wide mode (eight bits at a time). In master mode, the \nADC outputs the bit clock and data. Provide the ADC port with a \nconversion start ( CONV_START ); this initiates the conversion \nprocess. When the ADC is ready with the conversion data, it pulls \nthe DATA_READY pin high to the DSP . The ADC then provides the bit clock, SCLK_ADC. The data is available on the rising edge of the bit clock. The maximum sample rate supported is 3.6 MHz in this mode. The data is available on the ADC_DOUT0 through \nADC_DOUT3 pins, one nibble at a time. The 16-bit data is split \ninto four nibbles each, 4 bits wide. The higher nibble is output first, followed by the lower nibble. The bit clock (SCLK) rate depends on the sample rate setting. See Table 15 for available options. This mode may be useful if the DSP cannot support the 8-bit wide data port. The data rate is twice that of the PPI byte wide mode; however, it saves four pins.  \nDAQ Mode \nDAQ mode is designed specifically for FSK radar applications. In \nthis mode, the ADC synchronizes with the FSK clock. Both serial and PPI modes are supported, but are limited to master mode. The typical connections for the ADC serial master mode (see \nFigure 48) and PPI master mode(see Figure 44) are valid. In DAQ serial mode, the SCLK_ADC is fixed at 38.4 MHz, whereas the \nclock rate is adjustable in PPI mode. \nFigure 50 shows the typical operation sequence for the DAQ serial \nmode with two channels per data line. \nADC_DOUT0\nTO\nADC_DOUT3ADC_DOUT0\nTO\nADC_DOUT3MASTER\nADAR7251SLAVE\nDSP\nXIN XOUTSCLK\nGPIO1\nGPIO2CONV_START\nDATA_READYSCLK_ADC\n12357-033 \nFigure 47. Typical Connection Diagram for PPI Nibble Wide Mode  \nADAR7251 Data Sheet\n \nRev. 0 | Page 28 of 72 MASTER\nADAR 7251SLAVE\nDSP\nXIN\nOSCILLATORXOUTGPIO1\nGPIO2CONV_START\nDATA_READY\n12357-034SPORT1\nMCLKINSCLK_ADC\nFS_ADC\nADC_DOUT0\nADC_DOUT1\n \nFigure 48. Typical Connection Diagram for DAQ Serial Master Mode \nB15CHANNEL 101\nCHANNEL 22 3 15\nB14\nB13\nB12B11\nB 1 0B 6 B 2 B 1 4B 1 0B 6 B 6 B 1 4B 1 0B 6 B 2 B 1 4B 1 0B 6 B 2\nB9 B5 B1 B13 B9 B5 B5 B13 B9 B5 B1 B13 B9 B5 B1\nB8 B4 B0 B12 B8 B4 B0 B12 B8 B4 B0 B12 B8 B4 B0B3 B7 B7 B3 B11 B15 B7 B3 B11 B15 B7 B3 B11 B15CHANNEL 3 CHANNEL 4 CHANNEL 1 CHANNEL 2 CHANNEL 3 CHANNEL 4DATA_READY\nSCLK_ADC\nADC_DOUT0\nADC_DOUT1ADC_DOUT2\nADC_DOUT3\n12357-035 \nFigure 49. PPI, 4-Cha nnel Nibble Wide Mode \n \ntCONVtWAIT (MIN)  = 1SCLK + ( tDATA  –tCONV ) IFtCONV  <tDATA\ntDATA  = [(2 × 16)] SCLK CYCLEStWAIT (MIN)  = 1SCLK IF tCONV  >tDATA\n12357-036DATA_READYCS\nSCLK_ADC\nADC_DOUT0\nADC_DOUT1B15CHANNEL 1\nB15B15 B14\nB14B13\nB13B12B12CHANNEL 3B15\nCHANNEL 2\nB1B1 B0\nB0CHANNEL 3\n \nFigure 50. DAQ Serial Master, Two Channels Per Pin \nData Sheet ADAR7251\n \nRev. 0 | Page 29 of 72 tCONVtWAIT (MIN)  = 1SCLK + ( tDATA  –tCONV ) IFtCONV  <tDATA\ntWAIT (MIN)  = 1SCLK IF tCONV  >tDATA\n12357-037DATA_READYCS\nSCLK_ADC\nADC_DOUT7\nADC_DOUT6ADC_DOUT5ADC_DOUT4\nADC_DOUT3\nADC_DOUT2ADC_DOUT1ADC_DOUT0B15CHANNEL 1\nCHANNEL 2\nB14B7 B15 B7B6CHANNEL 4\nB15 B7\nB13 B5\nB12 B4\nB11 B3\nB10 B2\nB9 B1\nB8 B0B14 B6\nB13 B5B12 B4B11 B3\nB10 B2\nB9 B1\nB8 B0 B8 B0B14 B6B13 B5B12 B4B11 B3\nB10 B2\nB9 B1tWAIT = 1 SCLK CYCLE\ntDATA  = [(2 × # OF CHANNELS)] SCLK CYCLES\n \nFigure 51. DAQ PPI Master Mode \nThe high to low transition on the CONV_START  signal starts \nthe conversion process. The ADC signals set the DATA_READY \nsignal high. Data is available at the next clock cycle. Two \nchannels per pin are supported in serial mode, whereas two or \nfour channels are supported in PPI mode. The SCLK frequency determines the total time required for the data (t\nDATA). This \nvalue is typically 32-bit clock cycles for serial mode and (2× the number of channels) of bit clock cycles in PPI mode. The fastest \ndata rate available is 57.6 MHz in 2-channel, PPI, 16-cycle \nacquisition mode. The maximum data rate in DAQ serial mode \nis 38.4 MHz and is fixed. The frequency of the CONV_START\nsignal dictates the sample rate of the ADC in DAQ mode. \nCalculate the sampling frequency in DAQ mode as \nfS DAQ_MODE  = 1/( tCONV + tWAIT) \nwhere: \ntDATA < tCONV. \ntCONV is the time required for the conversion. \ntWAIT is the time required to wait before another conversion start \ncan be initiated. t\nDATA is the time the data is available on the ADC_DOUTx pins. \n \nTable 16 shows the supported modes and typical acquisition \ntimes in DAQ mode. \nTable 16. Acquisition Times in DAQ Mode \nAcquisition Cycles tCONV  (μs) \n16 1.2 \n24 1.8 \n32 2.4 \n \n \n Using Multiple ADAR7251 Devices for Systems with More \nThan Four Channels \nThe ADAR7251  offers flexible serial port for multichannel \napplications requiring more than four channels. The typical \nconnection diagram is shown in Figure 52. \nSCLK_ADC\nFS_ADC\nADC_DOUT0SLAVE\nDSP\nMASTER\nSPIADAR7251\nMASTER\nADAR7251\nMASTERXIN\nSSXIN\nSS\nSPORT1\nOPTIONAL FOR > 4 CHANNELSADC_DOUT1\nSCLK_ADC\nFS_ADC\nADC_DOUT0\nADC_DOUT1\nSPI_SCLK SPI_SCLK\nSPI_MOSI SPI_MOSI\nSPI_MISO\nSPI_MISO\nSPI_MOSISPI_SCLKSPI_SS1\nSPI_SS2SPI_MISO\n12357-038OSCILLATOR\n \nFigure 52. Connecting Multiple ADAR7251  Devices for an 8-Channel System \nMultiple ADAR7251  devices can be configured using a single \nSPI master and clock oscillator to synchronize the PLLs of both \ndevices. For the system to function, it is recommended to have both the ADCs on the same board and within a few inches of \neach other. Both the devices act as master, but only one \nADAR7251  supplies the bit clock and frame sync signal to the \nDSP port, which is slave. This connection option may save the \nADAR7251 Data Sheet\n \nRev. 0 | Page 30 of 72 extra serial port (SPORT) on the DSP . This works because both \nPLLs are synchronized to one master clock and are enabled at the same time using a single SPI master. SPI writes must be written to both devices simultaneously. For this to work, the \nSPI_SS\n pin of both devices must be selected at the same time. \nThe SPI reads, however, can be performed independently for \nboth devices. \nSPI CONTROL PORT \nThe ADAR7251  control port uses a 4-wire SPI. The SPI port \nsets the internal registers of the device. The SPI allows read and write capability of the registers. All the registers are 16 bits wide. The SPI control port supports Mode 11 (clock polarity = 1 and clock phase = 1), slave only and, therefore, requires the master in the system to operate. The registers cannot be accessed \nwithout the master clock to the device. It is recommended to \nconfigure the PLL first to achieve full speed on the control port. The port is powered by IOVDDx, and control signals must be within the IOVDDx limits. The serial control interface also allows the user to control auxiliary functions of the device such \nas the GPIOs and the auxiliary ADC. \nTable 17 shows the functions of the control port pins in SPI \nmode. \nTable 17. Control Port Pin Functions \nPin \nNo. Mnemonic Pin Function Pin Type \n32 ADDR15 Sets the device address for the SPI  Input \n38 SPI_MISO SPI port outputs data from the \nADAR7251  Output \n39 SPI_MOSI SPI port inputs data to the \nADAR7251  Input \n40 SPI_CLK SPI clock to the ADAR7251  Input \n41 SPI_SS  SPI slave select to the ADAR7251  Input \nThe SPI port uses a 4-wire interface, consisting of the SPI_SS , \nSPI_CLK, SPI_ MOSI, and SPI_MISO signals. The SPI port is \nalways a slave port. The SPI_SS  (slave select) selects the device. \nThe SPI_CLK is the serial clock input for the device, and all \ndata transfers (either SPI_MOSI or SPI_MISO) take place with \nrespect to this clock signal. The SPI_MOSI pin addresses the \non-chip registers and transfers data to these registers. The \nSPI_MISO pin outputs data from the on-chip registers. \nThe SPI_SS  goes low at the beginning of a transaction and high \nat the end of a transaction. The SPI_CLK signal samples \nSPI_MOSI on a low to high SPI_CLK transition; therefore, the data to be written to the device must be stable during this edge. The data shifts out of the SPI_MISO on the falling edge of the SPI_CLK and must be clocked into a receiving device, such as a \nmicrocontroller, on the SPI_CLK rising edge. The SPI_MOSI \nsignal carries the serial input data to the ADAR7251 , and the \nSPI_MISO signal carries the serial output data from the device. The SPI_MISO signal remains tristated until a read operation is requested. This allows direct connection to other SPI-compatible peripheral SPI_MISO ports for sharing the same system controller port. All SPI transactions have the same basic format shown in Table 19. Figure 2 shows an SPI port timing diagram. \nAll data must be written MSB first. \nDevice Address R/ W \nThe LSB of the first byte of an SPI transaction is a R/ W bit. This \nbit determines whether the communication is a read (Logic level 1) \nor a write (Logic Level 0). This format is shown in Table 18.  \nTable 18. SPI Address and R/ W Byte Format \nBit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1  Bit 0 \n0 0 0 0 0 0 ADDR15 R/W \nThe ADDR15 pin (Pin 32) determines the address of the device. \nThe device reads the status of this pin on power-up and uses the \ndevice address. A 47 kΩ typical resistor must be used to set the device address by using a pull-down resistor to ground or a pull-up resistor to the IOVDDx pins. Pin 32 is multifunctional \nand is also used as a data output in PPI mode. The R/ W\n bit \nsetting determines if the device is used for an SPI write or SPI \nread operation. When the R/ W bit is set to 0, it is used for an \nSPI write operation; when it is set to 1, it is used for an SPI read \noperation. \nRegister Address \nThe registers address field is 16 bits wide. The registers start at Register 0x000. \nData Bytes \nThe register data field is 16 bits wide. \nCRC \nThe ADAR7251  provides the user with a 16-bit cyclic \nredundancy check (CRC) for SPI read and writes to the device, and for data communication error detection. The CRC is \nenabled by default and can be disabled if not required.  \nDisable the CRC by writing 0x0001 to Register 0xFD00. This \nSPI write disables the CRC function. With the CRC disabled, the SPI read and write sequence is conventional.  \nTable 19 shows the typical single read/write byte sequence \nwithout the CRC; this sequence typically requires 40 clock \ncycles or 5 bytes. The typical 5-byte sequence consists of Byte 0 \nfor the device address with the R/ W\n bit. The next two bytes, \nByte 1 and Byte 2, contain the register address followed by \nByte 3 and Byte 4, which carry the data to or from the register. \nA sample timing diagram for a single-word SPI write operation \nto a register is shown in Figure 53. Figure 54 show a single-word SPI read. During the read operation, the SPI_MISO pin goes \nfrom being high impedance (high-Z) to output at the beginning \nof Byte 3.  \nFigure 55 and Figure 56 shows the typical sequence for the \nmultiple byte SPI read and writes. \nData Sheet ADAR7251\n \nRev. 0 | Page 31 of 72 –1 0 1 23456789 1 0 1 1 1 2 1 3 1 4 1 5 1 6 1 7 1 8 1 9 2 0 2 1 2 2 2 3 2 4 2 5 2 6 2 7 2 8 2 9 3 0 3 1 3 2 3 3 3 4 3 5 3 6 3 7 3 8 3 9 4 0 4 1\nR/WDEVICE ADDRESS (7 BITS) REGISTER ADDRESS BYTE 1 REGISTER ADDRESS BYTE2 DATA BYTE1 DATA BYTE2SPI_CLK\nSPI_SS\nSPI_MOSI\n12357-039 \nFigure 53. SPI Write to the ADAR7251 Clocking (Single-Word Write Mode), No CRC  \n \n–1 0 12 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41\nR/WDEVICE ADDRESS (7 BITS) REGISTER ADDRESS BYTE1 REGISTER ADDRESS BYTE2 DATA BYTE1 DATA BYTE2SPI_CLK\nSPI_SS\nSPI_MOSI\n12357-040DATA BYTE FROM ADAR7251 DATA BYTE FROM ADAR7251 SPI_MISO\n \nFigure 54. SPI Read from the ADAR7251  Clocking (Single-Word Read Mode), No CRC \n \nTOTAL CLOCK CYCLES = 24 + 16 (n); n = NUMBER OF REGISTERS\nDATA1\n16 BITSDATA2\n16 BITSDEVICE\nADDRESS\nBYTEREGISTER\nADDRESS\n16 BITSDATA BYTE n – 1 DATA BYTE nSPI_SS\nSPI_CLK\nSPI_MOSI\n12357-041 \nFigure 55. SPI Write to the ADAR7251 (Multiple Bytes), No CRC \n \nDEVICE\nADDRESS\nBYTEREGISTER\nADDRESS\nBYTE\nDATA2\n16 BITSDATA1\n16 BITSDATA BYTE n – 1 DATA BYTE nSPI_SS\nSPI_CLK\nSPI_MOSI\nSPI_MISO\n12357-042TOTAL CLOCK CYCLES = 24 + 16 (n); n = NUMBER OF REGISTERS\n \nFigure 56. SPI Read from the ADAR7251  (Multiple Bytes), No CRC \nTable 19. Single SPI Write or Read Format \nOperation Byte 0 Byte 1 Byte 2 Byte 3 Byte 4 \nWrite Device Address[6:0], R/W  = 0 Register Address[15:8] Register Address[7:0] Data[15:8] Data[7:0] \nRead Device Address[6:0], R/W  = 1 Register Address[15:8] Register Address[7:0] Data[15:8] Data[7:0] \nTable 20. Single Register Write with CRC \nDevice Address Register Address Register Data CRC  \n1 byte 2 bytes 2 bytes 2 bytes \n00 XXXX1 XXXX1 XXXX1 \n \n1 X means don’t care. \nADAR7251 Data Sheet\n \nRev. 0 | Page 32 of 72 If the CRC is enabled, the 16-bit CRC must be included in the \nSPI write following the register and data bytes. Any SPI write \nthat does not include valid CRC bits is ignored. The SPI write \nwith CRC included is as follows for single or multiple registers: \n1. The CRC is calculated based on the data, excluding the \ndevice address byte.  \n2. The CRC polynomial used is (x16 + x15 + x12 + x7 + x6 + x4 + \nx3 + 1), that is, xC86Ch.  \n3. The two calculated, 16-bit CRC bytes must be appended to the SPI writes along with the register address and data bytes for valid transaction. \nThe SPI read is limited to 8 bytes (see Table 22). \nThree registers must be read one at a time to achieve the CRC. \nThe device address is excluded from the eight bytes. The last two bytes represent the CRC bytes after the eight bytes (two bytes of the register address + six bytes of the register data).  \nIf during the SPI write the invalid CRC is included, the \nexpected CRC value of the last SPI transaction is stored in Register 0x084 and Register 0x085. Register 0x084 stores the \nlower byte, and Register 0x085 stores the higher byte. The lower and upper bytes combined form the 16-bit CRC value expected \nin the SPI write sequence.  \nRegister 0x086 enables the CRC calculation for the whole \nregister map. It is enabled by default. Register 0x087 stores the \nflag that indicates the CRC calculation status. A value of 1 \nindicates that the CRC calculation is ready. \nIn addition, the CRC value for the whole register map is stored \nin Register 0x088 and Register 0x089. Register 0x088 stores the \nlower byte, whereas Register 0x089 stores the higher byte.  \nRegister 0x084, Register 0x085, Register 0x087, Register 0x 088, \nand Register 0x089 are read only.  Figure 57 and Figure 58 show the SPI read and write operations \nwith the CRC. \n \nTable 21. Multiple Register Write with CRC \nDevice Address Register Address Register Data Register Data Register Data CRC  \n1 byte  2 bytes  2 bytes  2 bytes  2 bytes 2 bytes \n00 XXXX1 XXXX1 XXXX1 XXXX1 XXXX1 \n \n1 X means don’t care. \nTable 22. Register Read with CRC \nDevice Address Register Address Register Data Register Data Register Data CRC  \n1 byte  2 bytes  2 bytes  2 bytes 2 bytes 2 bytes \n01 XXXX1 XXXX1 XXXX1 XXXX1 XXXX1 \n \n1 X means don’t care. \n–10123456789 1 0 1 1 1 2 1 3 1 4  1 5 1 6 1 7 1 8 1 9 2 0 2 1 2 2 2 3 2 4 2 5 2 6 2 7 2 8 2 9 3 0 3 1 3 2 3 3 3 4 3 5 3 6 3 7 3 8 3 9 4 0 4 1 4 2 4 3 4 4 4 5 4 6 4 7 4 8 4 9 5 0 5 1 5 2 5 3 5 4 5 5 5 6 5 7 5 8 5 9 6 0\nR/WDEVICE ADDRESS\n(7 BITS)REGISTER ADDRESS\nBYTE1REGISTER ADDRESS\nBYTE2DATA BYTE1 DATA BYTE2 CRC LOWER BYTE CRC UPPPER BYTESPI_CLK\nSPI_SS\nSPI_MOSI\n12357-043 \nFigure 57. SPI Single Write with CRC \nR/WDEVICE ADDRESS\n(7 BITS)REGISTER ADDRESS\nBYTE1\n(8 CLOCK CYCLES)REGISTER ADDRESS\nBYTE2\n(8 CLOCK CYCLES)\nDATA BYTE1 DATA BYTE6 CRC LOWER BYTE CRC UPPPER BYTESPI_CLK\nSPI_SS\nSPI_MOSI\nCOPY OF\nSPI_MOSI\n12357-0448 CLOCK CYCLES 48 CLOCK CYCLES 8 CLOCK CYCLES\n \nFigure 58. SPI Read with CRC \nData Sheet ADAR7251\n \nRev. 0 | Page 33 of 72 PCB LAYOUT GUIDELINES \nThe printed circuit board (PCB) layout is an important \nconsideration, as is the component placement of the decoupling capacitors. Figure 59 shows the component placement for some of the decoupling capacitors. The decoupling components for \nAVDDx, DVDDx, IOVDDx, CM, BIASP , BIASN, REGOUT_ \nDIGITAL, and PLLFILT must be placed close to the device. The 1 nF and 100 nF MLCCs must be placed close to their respective pins and on the same layer as the device. The bulk 10 μF capacitor can be placed further from the pins. The \nexposed pad underneath the device must be soldered to the \nground plane on the PCB with thermal vias. The recommended footprint for the thermal pad is available at http://www.analog.com/en/content/package-information/fca.html . The typical recommended board stackup \nis four layers with the top and bottom layers used for signaling, \nthe second layer as the ground plane, and the third layer as the \npower plane. Ensure that the ground plane is contiguous without breaks for the best EMI and thermal performance. During the board layout, use the SCLK_ADC and ADC_DOUTx \nsignals as a transmission line to maintain the signal integrity.  \n \n \n12357-046AVDDxGROUND\n1nF100nF10µF\nIOVDDx\nGND\nIOVDDx\nDVDDx 100nFCM\n1nF100nF\nPLL LOOP FILTER\nXTALAVDDx 1nF\n100nF1nF100nF10µF\nBIASN 470nF\nBIASP 470nF\nREGOUT_DIGITAL 100nFPLLVDD\n10µF\n10µFAVDDx\nDVDDx\nIOVDDx 10µFCM 10µF\n1nF100nF\nAVDDx 100nF\n \nFigure 59. Recommended PCB Layout \n \n    \n \nADAR7251 Data Sheet\n \nRev. 0 | Page 34 of 72 REGISTER SUMMARY \nTable 23. Register Summary \nReg Name  Bits Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0  Reset RW\n0x000  CLK_CTRL  [15:8]  RESERVED[15:8] 0x0001 RW\n  [7:0] RESERVED[7:0] PLL_BYPASS   \n0x001  PLL_DEN  [15:8]  PLL_DEN[15:8] 0x0000 RW\n  [7:0] PLL_DEN[7:0]   \n0x002  PLL_NUM  [15:8]  PLL_NUM[15:8] 0x0000 RW\n  [7:0] PLL_NUM[7:0]   \n0x003  PLL_CTRL  [15:8]  PLL_INTEGER_DIV RESERVED[2:0] 0x0000 RW\n  [7:0] PLL_INPUT_PRESCALE RESERVED RESERVED PLL_TYPE  PLL_EN    \n0x005  PLL_LOCK  [15:8]  RESERVED[15:8] 0x0000 R\n  [7:0] RESERVED[7:0] PLL_LOCK    \n0x040  MASTER_ \nENABLE  [15:8]  RESERVED[14:7] 0x0000 RW\n  [7:0] RESERVED[6:0] MASTER_EN   \n0x041  ADC_ENABLE  [15:8]  RESERVED 0x00FF RW\n  [7:0] LN_PG4_EN  LN_PG3_EN  LN_PG2_EN LN_PG1_EN ADC4_EN ADC3_EN ADC2_EN  ADC1_EN    \n0x042  POWER_ ENABLE [15:8]  RESERVED CLOCK_ LOSS_EN RESERVED  0x03FF RW\n  [7:0] FLASH_ \nLDO_EN  LDO_EN  AUXADC_EN MP_EN DIN_EN POUT_EN SOUT_EN  CLKGEN_EN   \n0x080  ASIL_CLEAR  [15:8]  RESERVED[14:7] 0x0000 RW\n  [7:0] RESERVED[6:0] ASIL_CLEAR   \n0x081  ASIL_MASK  [15:8]  RESERVED[9:2] 0x0000 RW\n  [7:0] RESERVED[1:0]  CLK_LOSS_ MASK BRN_GOOD_ MASK BRP_GOOD_ MASK VR_GOOD_MASK OVERTEMP_ MASK CRC_MASK   \n0x082  ASIL_FLAG  [15:8]  RESERVED[14:7] 0x0000 R\n  [7:0] RESERVED[6:0] ASIL_FLAG   \n0x083  ASIL_ERROR  [15:8]  RESERVED[9:2] 0x0000 R\n  [7:0] RESERVED[1:0]  CLK_LOSS_ \nERROR  BRN_ERROR BRP_ERROR VR_GOOD_ ERROR OVERTEMP_ ERROR CRC_ERROR   \n0x084  CRC_VALUE_L  [15:8]  RESERVED[7:0] 0x0000 R\n  [7:0] CRC_VALUE_L   \n0x085  CRC_VALUE_H  [15:8]  RESERVED[7:0] 0x0000 R\n  [7:0] CRC_VALUE_H   \n0x086  RM_CRC_ \nENABLE  [15:8]  RESERVED[14:7] 0x0000 RW\n  [7:0] RESERVED[6:0] RM_CRC_ \nENABLE    \n0x087  RM_CRC_DONE  [15:8]  RESERVED[14:7] 0x0000 R\n  [7:0] RESERVED[6:0] RM_CRC_DONE   \n0x088  RM_CRC_ VALUE_L [15:8]  RESERVED[7:0] 0x0000 R\n  [7:0] RM_CRC_VALUE_L   \n0x089  RM_CRC_ VALUE_H [15:8]  RESERVED[7:0] 0x0000 R\n  [7:0] RM_CRC_VALUE_H   \n0x100  LNA_GAIN  [15:8]  RESERVED 0x0000 RW\n  [7:0] LNA4_GAIN  LNA3_GAIN LNA2_GAIN LNA1_GAIN    \n0x101  PGA_GAIN  [15:8]  RESERVED 0x0000 RW\n  [7:0] PGA4_GAIN  PGA3_GAIN PGA2_GAIN PGA1_GAIN    \n0x102  ADC_ ROUTING1_4 [15:8]  RESERVED  ADC4_SRC RESERVED ADC3_SRC  0x2222 RW\n  [7:0] RESERVED  ADC2_SRC RESERVED ADC1_SRC    \n0x140  DECIM_RATE  [15:8]  RESERVED[12:5] 0x0003 RW\n  [7:0] RESERVED[4:0] DECIM_RATE    \n0x141  HIGH_PASS  [15:8]  RESERVED[8:1] 0x0018 RW\n  [7:0] RESERVED [0] PHASE_EQ  HP_SHIFT ENABLE_HP   \n\nData Sheet ADAR7251\n \nRev. 0 | Page 35 of 72 Reg Name  Bits Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Reset RW\n0x143  ACK_MODE  [15:8]  RESERVED[9:2] 0x0000 RW\n  [7:0] RESERVED[1:0]  ACK_CYCLES ACK_OUT_RATE ACK_MODE   \n0x144  TRUNCATE_ \nMODE  [15:8]  RESERVED[13:6] 0x0002 RW\n  [7:0] RESERVED[5:0] TRUNC_MODE   \n0x1C0  SERIAL_MODE  [15:8]  RESERVED 0x0000 RW\n  [7:0] RESERVED  CLK_SRC  LRCLK_ \nMODE  LRCLK_POL BCLK_POL DATA_FMT TDM_MODE   \n0x1C1  PARALLEL_ \nMODE  [15:8]  RESERVED[12:5] 0x0000 RW\n  [7:0] RESERVED[4:0] PAR_NIBBLE PAR_ENDIAN  PAR_ \nCHANNELS    \n0x1C2  OUTPUT_MODE  [15:8]  RESERVED[13:6] 0x0000 RW\n  [7:0] RESERVED[5:0] CS_OVERRIDE  OUTPUT_MODE   \n0x200  ADC_READ0  [15:8]  RESERVED[5:0] ADC_VALUE[9:8] 0x0000 R\n  [7:0] ADC_VALUE[7:0]   \n0x201  ADC_READ1  [15:8]  RESERVED[5:0] ADC_VALUE[9:8] 0x0000 R\n  [7:0] ADC_VALUE[7:0]   \n0x210  ADC_SPEED  [15:8]  RESERVED[13:6] 0x0000 RW\n  [7:0] RESERVED[5:0] ADC_SPEED   \n0x211  ADC_MODE  [15:8]  RESERVED[12:5] 0x0000 RW\n  [7:0] RESERVED[4:0] AUX_INPUT_SEL  AUX_ADC_ MODE   \n0x250  MP0_MODE  [15:8]  RESERVED[8:1] 0x0000 RW\n  [7:0] RESERVED[0]  DEBOUNCE_VALUE MP_MODE   \n0x251  MP1_MODE  [15:8]  RESERVED[8:1] 0x0000 RW\n  [7:0] RESERVED[0]  DEBOUNCE_VALUE MP_MODE   \n0x260  MP0_WRITE  [15:8]  RESERVED[14:7] 0x0000 RW\n  [7:0] RESERVED[6:0] MP_REG_WRITE   \n0x261  MP1_WRITE  [15:8]  RESERVED[14:7] 0x0000 RW\n  [7:0] RESERVED[6:0] MP_REG_WRITE   \n0x270  MP0_READ  [15:8]  RESERVED[14:7] 0x0000 R\n  [7:0] RESERVED[6:0] MP_REG_READ   \n0x271  MP1_READ  [15:8]  RESERVED[14:7] 0x0000 R\n  [7:0] RESERVED[6:0] MP_REG_READ   \n0x280  SPI_CLK_PIN  [15:8]  RESERVED[12:5] 0x0000 RW\n  [7:0] RESERVED[4:0] SPI_CLK_PULL SPI_CLK_DRIVE   \n0x281  MISO_PIN  [15:8]  RESERVED[12:5] 0x0000 RW\n  [7:0] RESERVED[4:0] MISO_PULL MISO_DRIVE   \n0x282  SS_PIN  [15:8]  RESERVED[12:5] 0x0004 RW\n  [7:0] RESERVED[4:0] SS_PULL SS_DRIVE   \n0x283  MOSI_PIN  [15:8]  RESERVED[12:5] 0x0000 RW\n  [7:0] RESERVED[4:0] MOSI_PULL MOSI_DRIVE   \n0x284  ADDR15_PIN  [15:8]  RESERVED[12:5] 0x0000 RW\n  [7:0] RESERVED[4:0] ADDR15_PULL ADDR15_DRIVE   \n0x285  FAULT_PIN  [15:8]  RESERVED[12:5] 0x0004 RW\n  [7:0] RESERVED[4:0] FAULT_PULL FAULT_DRIVE   \n0x286  FS_ADC_PIN  [15:8]  RESERVED[12:5] 0x0000 RW\n  [7:0] RESERVED[4:0] FS_ADC_PULL FS_ADC_DRIVE   \n0x287  CS_PIN  [15:8]  RESERVED[12:5] 0x0004 RW\n  [7:0] RESERVED[4:0] CS_PULL CS_DRIVE   \n0x288  SCLK_ADC_PIN  [15:8]  RESERVED[12:5] 0x0000 RW\n  [7:0] RESERVED[4:0] SCLK_ADC_PULL SCLK_ADC_DRIVE   \n0x289  ADC_DOUT0_ PIN [15:8]  RESERVED[12:5] 0x0000 RW\n  [7:0] RESERVED[4:0] ADC_DOUT_ \nPULL  ADC_DOUT_DRIVE   \n\nADAR7251 Data Sheet\n \nRev. 0 | Page 36 of 72 Reg Name  Bits Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0  Reset RW\n0x28A  ADC_DOUT1_ \nPIN [15:8]  RESERVED[12:5] 0x0000 RW\n  [7:0] RESERVED[4:0] ADC_DOUT_ \nPULL  ADC_DOUT_DRIVE    \n0x28B  ADC_DOUT2_ \nPIN [15:8]  RESERVED[12:5] 0x0000 RW\n  [7:0] RESERVED[4:0] ADC_DOUT_ \nPULL  ADC_DOUT_DRIVE    \n0x28C  ADC_DOUT3_ \nPIN [15:8]  RESERVED[12:5] 0x0000 RW\n  [7:0] RESERVED[4:0] ADC_DOUT_ \nPULL  ADC_DOUT_DRIVE    \n0x28D  ADC_DOUT4_ \nPIN [15:8]  RESERVED[12:5] 0x0000 RW\n  [7:0] RESERVED[4:0] ADC_DOUT_ \nPULL  ADC_DOUT_DRIVE    \n0x28E  ADC_DOUT5_ PIN [15:8]  RESERVED[12:5] 0x0000 RW\n  [7:0] RESERVED[4:0] ADC_DOUT_ \nPULL  ADC_DOUT_DRIVE    \n0x291  DATA_READY_\nPIN [15:8]  RESERVED[12:5] 0x0000 RW\n  [7:0] RESERVED[4:0] DATA_READY_ \nPULL  DATA_READY_DRIVE    \n0x292  XTAL_CTRL  [15:8]  RESERVED[13:6] 0x0000 RW\n  [7:0] RESERVED[5:0] XTAL_DRV  XTAL_ENB    \n0x301  ADC_SETTING1  [15:8]  RESERVED[15:10] EQ_CAP_CTRL  0x0304 RW\n  [7:0] RESERVED[7:3] PDETECT_EN PERFOM_ IMPROVE1 RESERVED    \n0x308  ADC_SETTING2  [15:8]  RESERVED[8:1] 0x0000 RW\n  [7:0] RESERVED[0]  PERFORM_IMPROVE2   \n0x30A  ADC_SETTING3  [15:8]  RESERVED[11:4] 0x0009 RW\n  [7:0] RESERVED[3:0]  PERFORM_IMPROVE5 RESERVED  PERFORM_ \nIMPROVE4    \n0x30E  DEJITTER_ WINDOW [15:8]  RESERVED[15:8] 0x0003 RW\n  [7:0] RESERVED[7:4]  DEJITTER   \n0xFD00 CRC_EN [15:8] RESERVED[14:7] 0x0000 RW \n  [7:0] RESERVED[6:0] CRC_EN   \n\nData Sheet ADAR7251\n \nRev. 0 | Page 37 of 72 REGISTER DETAILS \nCLOCK CONTROL REGISTER \nAddress: 0x000, Reset: 0x0001, Name: CLK_CTRL  \n \nTable 24. Bit Descriptions for CLK_CTRL \nBits  Bit Name  Settings  Description Reset  Access  \n0 PLL_BYPASS  Use PLL or External Pin Clock. 0x1 RW \n  1 Bypass PLL.   \n  0 Use PLL Clock.   \n \nPLL DENOMINATOR REGISTER \nAddress: 0x001, Reset: 0x0000, Name: PLL_DEN  \n \nTable 25. Bit Descriptions for PLL_DEN \nBits  Bit Name  Settings  Description Reset  Access  \n[15:0] PLL_DEN 0x0001 to \n0xFFFF 16-Bit Denominator for the PLL Fractional Part Range from 0x0001 \nThrough 0xFFFF. Denominator Value 1 to 65,535. 0x0 RW \n \nPLL NUMERATOR REGISTER \nAddress: 0x002, Reset: 0x0000, Name: PLL_NUM  \n \nTable 26. Bit Descriptions for PLL_NUM \nBits  Bit Name  Settings  Description Reset  Access  \n[15:0] PLL_NUM 0x0001 to 0xFFFF 16-Bit Numerator for the PLL Fractional Part Range from 0x0001 Through 0xFFFF. Numerator Value 1 to 65,535. 0x0 RW \nADAR7251 Data Sheet\n \nRev. 0 | Page 38 of 72 PLL CONTROL REGISTER \nAddress: 0x003, Reset: 0x0000, Name: PLL_CTRL  \n \nTable 27. Bit Descriptions for PLL_CTRL \nBits  Bit Name  Settings  Description Reset  Access  \n[15:11] PLL_INTEGER_DIV  Integer Part of the PLL Multiplier. 0x00 RW \n  0x1 to 0x1F Multiplier 1 to 31.   \n[7:4] PLL_INPUT_PRESCALE  PLL Input Prescaler. 0x0 RW \n  0x0 to 0xF Prescale Value from 1 Through 16.   \n1 PLL_TYPE  Type of PLL. 0x0 RW \n  0 PLL is in Integer Mode.   \n  1 PLL is in Fractional Mode.   \n0 PLL_EN  PLL Enable. 0x0 RW \n  0 PLL is Disabled.   \n  1 PLL is Enabled.   \n \nPLL STATUS REGISTER \nAddress: 0x005, Reset: 0x0000, Name: PLL_LOCK  \n \nTable 28. Bit Descriptions for PLL_LOCK \nBits  Bit Name  Settings  Description Reset  Access  \n0 PLL_LOCK  PLL Lock Bit. 0x0 R \n  0 PLL is Unlocked.   \n  1 PLL is Locked.   \nData Sheet ADAR7251\n \nRev. 0 | Page 39 of 72 MASTER ENABLE SWITCH REGISTER \nAddress: 0x040, Reset: 0x0000, Name: MASTER_ENABLE  \n \nTable 29. Bit Descriptions for MASTER_ENABLE \nBits  Bit Name  Settings  Description Reset  Access  \n0 MASTER_EN  Master Enable Switch. 0x0 RW \n  0 Disables the Entire Chip.   \n  1 Enables the Entire Chip.   \n \nADC ENABLE REGISTER \nAddress: 0x041, Reset: 0x00FF, Name: ADC_ENABLE  \n \nTable 30. Bit Descriptions for ADC_ENABLE \nBits  Bit Name  Settings  Description Reset  Access  \n7 LN_PG4_EN  LNA and PGA Enable Channel 4. 0x1 RW \n  0 Disable the LNA/PGA Channel 4.   \n  1 Enable the LNA/PGA Channel 4.   \n6 LN_PG3_EN  LNA and PGA Enable Channel 3. 0x1 RW \n  0 Disable the LNA/PGA Channel 3.   \n  1 Enable the LNA/PGA Channel 3.   \nADAR7251 Data Sheet\n \nRev. 0 | Page 40 of 72 Bits  Bit Name  Settings  Description Reset  Access  \n5 LN_PG2_EN  LNA and PGA Enable Channel 2. 0x1 RW \n  0 Disable the LNA/PGA Channel 2.   \n  1 Enable the LNA/PGA Channel 2.   \n4 LN_PG1_EN  LNA and PGA Enable Channel 1. 0x1 RW \n  0 Disable the LNA/PGA Channel 1.   \n  1 Enable the LNA/PGA Channel 1.   \n3 ADC4_EN  ADC 4 Enable. 0x1 RW \n  0 Disable ADC 4.   \n  1 Enable ADC 4.   \n2 ADC3_EN  ADC 3 Enable. 0x1 RW \n  0 Disable ADC 3.   \n  1 Enable ADC 3.   \n1 ADC2_EN  ADC 2 Enable. 0x1 RW \n  0 Disable ADC 2.   \n  1 Enable ADC 2.   \n0 ADC1_EN  ADC 1 Enable. 0x1 RW \n  0 Disable ADC 1.   \n  1 Enable ADC 1.   \n \nPOWER ENABLE REGISTER \nAddress: 0x042, Reset: 0x03FF, Name: POWER_ENABLE  \n \nTable 31. Bit Descriptions for POWER_ENABLE \nBits  Bit Name  Settings  Description Reset  Access  \n9 CLOCK_LOSS_EN  Enables Clock Loss. 0x1 RW \n  0 Disables Clock Loss Detect.   \n  1 Enables Clock Loss Detect.   \n7 FLASH_LDO_EN  Flash LDO Block Enable. 0x1 RW \nData Sheet ADAR7251\n \nRev. 0 | Page 41 of 72 Bits  Bit Name  Settings  Description Reset  Access  \n6 LDO_EN  LDO Block Enable. 0x1 RW \n  0 LDO Disable.   \n  1 LDO Enable.   \n5 AUXADC_EN  AUX ADC Block Enable. 0x1 RW \n  0 Disable ADC Power.   \n  1 Enable ADC Power.   \n4 MP_EN  Multipurpose Pin Enable. 0x1 RW \n  0 GPIO Pin Disable.   \n  1 GPIO Pin Enable.   \n3 DIN_EN  Serial Input Block Enable. 0x1 RW \n  0 Disable Serial Input Port.   \n  1 Enable Serial Input Port.   \n2 POUT_EN  Parallel Outp ut Block Enable. 0x1 RW \n  0 Disable Parallel Output Port.   \n  1 Enable Parallel Output Port.   \n1 SOUT_EN  Serial Output Block Enable. 0x1 RW \n  0 Disable Serial Output Port.   \n  1 Enable Serial Output Port.   \n0 CLKGEN_EN  Clock Generator Block Enable. 0x1 RW \n  0 Disable Clock Generator.   \n  1 Enable Clock Generator.   \n \nCLEAR THE ASIL ERRORS REGISTER \nAddress: 0x080, Reset: 0x0000, Name: ASIL_CLEAR  \n \nTable 32. Bit Descriptions for ASIL_CLEAR \nBits  Bit Name  Settings  Description Reset  Access  \n0 ASIL_CLEAR  Clear the Automotive Safety Integrity Level (ASIL) Errors. 0x0 RW \n  0 ASIL Errors are Reported.   \n  1 Clears the ASIL Error. Set back to 0 after reading the ASIL register. If \nleft at 1, no ASIL errors are reported.   \nADAR7251 Data Sheet\n \nRev. 0 | Page 42 of 72 SELECTS WHICH ERRORS TO MASK REGISTER \nAddress: 0x081, Reset: 0x0000, Name: ASIL_MASK  \n \nTable 33. Bit Descriptions for ASIL_MASK \nBits  Bit Name  Settings  Description Reset  Access  \n5 CLK_LOSS_MASK  Clock Loss Error Mask. 0x0 RW \n  0 Clock Loss Error Not Masked.   \n  1 Clock Loss Error Masked.   \n4 BRN_GOOD_MASK  BIASN Voltage Error Mask. 0x0 RW \n  0 BIASN Voltage Error Not Masked.   \n  1 BIASN Voltage Error Masked.   \n3 BRP_GOOD_MASK  BIASP Voltage Error Mask. 0x0 RW \n  0 BIASP Voltage Error Not Masked.   \n  1 BIASP Voltage Error Masked.   \n2 VR_GOOD_MASK  Reference Voltage Error Mask. 0x0 RW \n  0 Reference Voltage Error Not Masked.   \n  1 Reference Voltage Error Masked.   \n1 OVERTEMP_MASK  Overtemperature Error Mask. 0x0 RW \n  0 Overtemperature Flag Not Masked.   \n  1 Overtemperature Flag Masked.   \n0 CRC_MASK  CRC Error Mask. 0x0 RW \n  0 CRC Error Not Masked.   \n  1 CRC Error Masked.   \nData Sheet ADAR7251\n \nRev. 0 | Page 43 of 72 ASIL ERROR FLAG REGISTER \nAddress: 0x082, Reset: 0x0000, Name: ASIL_FLAG  \n \nTable 34. Bit Descriptions for ASIL_FLAG \nBits  Bit Name  Settings  Description Reset  Access  \n0 ASIL_FLAG  Indicates an ASIL Error. 0x0 R \n  0 No Error.   \n  1 ASIL Error.   \n \nASIL ERROR CODE REGISTER \nAddress: 0x083, Reset: 0x0000, Name: ASIL_ERROR  \n \nTable 35. Bit Descriptions for ASIL_ERROR \nBits  Bit Name  Settings  Description Reset  Access  \n5 CLK_LOSS_ERROR  Clock Loss Error. 0x0 R \n  0 Clock Available.   \n  1 Clock Loss Error.   \n4 BRN_ERROR  BIASN Error. 0x0 R \n  0 BIASN OK.   \n  1 BIASN Error.   \n3 BRP_ERROR  BIASP Error. 0x0 R \n  0 BIASP OK.   \n  1 BIASP Error.   \n2 VR_GOOD_ERROR  Voltage Reference Error. 0x0 R \n  0 Voltage Reference OK.   \n  1 Voltage Reference Error.   \nADAR7251 Data Sheet\n \nRev. 0 | Page 44 of 72 Bits  Bit Name  Settings  Description Reset  Access  \n1 OVERTEMP_ERROR  Overtemperature Error. 0x0 R \n  0 Normal.   \n  1 Overtemperature Error.   \n0 CRC_ERROR  CRC Error. 0x0 R \n  0 No CRC Error.   \n  1 CRC Error.   \n \nCRC VALUE, BITS[7:0] REGISTER \nAddress: 0x084, Reset: 0x0000, Name: CRC_V ALUE_L  \n \nTable 36. Bit Descriptions for CRC_VALUE_L \nBits  Bit Name  Settings  Description Reset  Access  \n[7:0] CRC_VALUE_L  CRC Value Lower Byte. 0x0 R \n  0x00 to 0xFF CRC Value Lower Byte.   \n \nCRC VALUE REGISTER \nAddress: 0x085, Reset: 0x0000, Name: CRC_V ALUE_H  \n \nTable 37. Bit Descriptions for CRC_VALUE_H \nBits  Bit Name  Settings  Description Reset  Access  \n[7:0] CRC_VALUE_H  CRC Value Upper Byte. 0x0 R \n  0x00 to 0xFF CRC Value Upper Byte.   \nData Sheet ADAR7251\n \nRev. 0 | Page 45 of 72 START CALCULATING THE CRC VALUE OF THE REGISTER MAP CONTENT REGISTER \nAddress: 0x086, Reset: 0x0000, Name: RM_CRC_ENABLE  \n \nTable 38. Bit Descriptions for RM_CRC_ENABLE \nBits  Bit Name  Settings  Description Reset  Access  \n0 RM_CRC_ENABLE  CRC Enable. 0x0 RW \n  0 CRC Enable.   \n  1 CRC Disable.   \n \nREGISTER MAP CRC CALCULATION DONE REGISTER \nAddress: 0x087, Reset: 0x0000, Name: RM_CRC_DONE  \n \nTable 39. Bit Descriptions for RM_CRC_DONE \nBits  Bit Name  Settings  Description Reset  Access  \n0 RM_CRC_DONE  Register Map CRC Calculation Done. 0x0 R \n  0 CRC Calculation Not Done.   \n  1 CRC Calculation Done.   \n \nREGISTER MAP CRC VALUE, BITS[7:0] REGISTER \nAddress: 0x088, Reset: 0x0000, Name: RM_CRC_V ALUE_L  \n \nTable 40. Bit Descriptions for RM_CRC_VALUE_L \nBits  Bit Name  Settings  Description Reset  Access  \n[7:0] RM_CRC_VALUE_L 0x0000 to \n0xFFFF Regmap CRC Lower Byte. 0x0 R \nADAR7251 Data Sheet\n \nRev. 0 | Page 46 of 72 REGISTER MAP CRC VALUE, BITS[15:8] REGISTER \nAddress: 0x089, Reset: 0x0000, Name: RM_CRC_V ALUE_H  \n \nTable 41. Bit Descriptions for RM_CRC_VALUE_H \nBits  Bit Name  Settings  Description Reset  Access  \n[7:0] RM_CRC_VALUE_H  Regmap CRC Value Upper Byte. 0x0 R \n  0x0000 to 0xFFFF Regmap CRC Value Upper Byte.   \n \nLOW NOISE AMPLIFIER GAIN CONTROL REGISTER \nAddress: 0x100, Reset: 0x0000, Name: LNA_GAIN  \n \nTable 42. Bit Descriptions for LNA_GAIN \nBits  Bit Name  Settings  Description Reset  Access  \n[7:6] LNA4_GAIN  LNA Gain for Channel 4. 0x0 RW \n  00 Gain of 2.   \n  01 Gain of 4.   \n  10 Gain of 8.   \n  11 Gain of 16.   \n[5:4] LNA3_GAIN  LNA Gain for Channel 3. 0x0 RW \n  00 Gain of 2.   \n  01 Gain of 4.   \n  10 Gain of 8.   \n  11 Gain of 16.   \nData Sheet ADAR7251\n \nRev. 0 | Page 47 of 72 Bits  Bit Name  Settings  Description Reset  Access  \n[3:2] LNA2_GAIN  LNA Gain for Channel 2. 0x0 RW \n  00 Gain of 2.   \n  01 Gain of 4.   \n  10 Gain of 8.   \n  11 Gain of 16.   \n[1:0] LNA1_GAIN  LNA Gain for Channel 1. 0x0 RW \n  00 Gain of 2.   \n  01 Gain of 4.   \n  10 Gain of 8.   \n  11 Gain of 16.   \n \nPROGRAMMABLE GAIN AMPLIFIER GAIN CONTROL REGISTER \nAddress: 0x101, Reset: 0x0000, Name: PGA_GAIN  \n \nTable 43. Bit Descriptions for PGA_GAIN \nBits  Bit Name  Settings  Description Reset  Access  \n[7:6] PGA4_GAIN  PGA Gain for Channel 4. 0x0 RW \n  00 Gain of 1.4.   \n  01 Gain of 2.8.   \n  10 Gain of 5.6.   \n  11 Gain of 11.2.   \n[5:4] PGA3_GAIN  PGA Gain for Channel 3. 0x0 RW \n  00 Gain of 1.4.   \n  01 Gain of 2.8.   \n  10 Gain of 5.6.   \n  11 Gain of 11.2.   \n[3:2] PGA2_GAIN  PGA Gain for Channel 2. 0x0 RW \n  00 Gain of 1.4.   \n  01 Gain of 2.8.   \n  10 Gain of 5.6.   \n  11 Gain of 11.2.   \nADAR7251 Data Sheet\n \nRev. 0 | Page 48 of 72 Bits  Bit Name  Settings  Description Reset  Access  \n[1:0] PGA1_GAIN  PGA Gain for Channel 1. 0x0 RW \n  00 Gain of 1.4.   \n  01 Gain of 2.8.   \n  10 Gain of 5.6.   \n  11 Gain of 11.2.   \n \nSIGNAL PATH FOR ADC 1 THROUGH ADC 4 REGISTER \nAddress: 0x102, Reset: 0x2222, Name: ADC_ROUTING1_4  \n \nTable 44. Bit Descriptions for ADC_ROUTING1_4 \nBits  Bit Name  Settings  Description Reset  Access  \n[14:12] ADC4_SRC  Signal Source for ADC4. 0x2 RW \n  000 ADC Disabled.   \n  001 LNA PGA EQ Path.   \n  010 LNA PGA Path (Bypass EQ).   \n  011 Bypass LNA, PGA, and EQ.   \n  100 Swap Channels.   \n  101 Use Test Pin.   \n[10:8] ADC3_SRC  Signal Source for ADC3. 0x2 RW \n  000 ADC Disabled.   \n  001 LNA PGA EQ Path.   \n  010 LNA PGA Path (Bypass EQ).   \n  011 Bypass LNA, PGA, and EQ.   \n  100 Swap Channels.   \n  101 Use Test Pin.   \nData Sheet ADAR7251\n \nRev. 0 | Page 49 of 72 Bits  Bit Name  Settings  Description Reset  Access  \n[6:4] ADC2_SRC  Signal Source for ADC2. 0x2 RW \n  000 ADC Disabled.   \n  001 LNA PGA EQ Path.   \n  010 LNA PGA Path (Bypass EQ).   \n  011 Bypass LNA, PGA, and EQ.   \n  100 Swap Channels.   \n  101 Use Test Pin.   \n[2:0] ADC1_SRC  Signal Source for ADC1. 0x2 RW \n  000 ADC Disabled.   \n  001 LNA PGA EQ Path.   \n  010 LNA PGA Path (Bypass EQ).   \n  011 Bypass LNA, PGA, and EQ.   \n  100 Swap Channels.   \n  101 Use Test Pin.   \n \nDECIMATOR RATE CONTROL REGISTER \nAddress: 0x140, Reset: 0x0003, Name: DECIM_RATE  \n \nTable 45. Bit Descriptions for DECIM_RATE \nBits Bit Name  Settings  Description Reset  Access  \n[2:0] DECIM_RATE  Decimator Rate. 0x3 RW \n  000 Reserved.   \n  001 Reserved.   \n  010 1.8 MSPS.   \n  011 1.2 MSPS.   \n  100 900 kSPS.   \n  101 600 kSPS.   \n  110 450 kSPS.   \n  111 300 kSPS.   \nADAR7251 Data Sheet\n \nRev. 0 | Page 50 of 72 HIGH PASS FILTER CONTROL REGISTER \nAddress: 0x141, Reset: 0x0018, Name: HIGH_PASS  \n \nTable 46. Bit Descriptions for HIGH_PASS \nBits  Bit Name  Settings  Description Reset  Access  \n6 PHASE_EQ  Enable the 4th-Order EQ. 0x0 RW \n  0 Phase EQ is Off.   \n  1 Phase EQ is On.   \n[5:1] HP_SHIFT  Shift Value for High-Pass Filter. 0x0C RW \n  00000 DC Cal Mode.   \n  01011 HP Shift Value 11.   \n  01100 HP Shift Value 12.   \n  01101 HP Shift Value 13.   \n  01110 HP Shift Value 14.   \n  01111 HP Shift Value 15.   \n  10000 HP Shift Value 16.   \n  10001 HP Shift Value 17.   \n  10010 HP Shift Value 18.   \n0 ENABLE_HP  Enables the High-Pass Filter. 0x0 RW \n  0 HP Filter is Off.   \n  1 HP Filter is On.   \nData Sheet ADAR7251\n \nRev. 0 | Page 51 of 72 DAQ MODE CONTROL REGISTER \nAddress: 0x143, Reset: 0x0000, Name: ACK_MODE  \n \nTable 47. Bit Descriptions for ACK_MODE \nBits  Bit Name  Settings  Description Reset  Access  \n[5:4] ACK_CYCLES  Selects the Number of Acquisition Cycles in DAQ Mode. 0x0 RW \n  00 16-Cycle Acquisition.   \n  01 24-Cycle Acquisition.   \n  10 32-Cycle Acquisition.   \n  11 Reserved.   \n[3:1] ACK_OUT_RATE  Selects the Data Output Rate in DAQ Mode. 0x0 RW \n  000 57.6 MHz.   \n  001 38.4 MHz.   \n  010 28.8 MHz.   \n  011 19.2 MHz.   \n  100 14.4 MHz.   \n  101 9.6 MHz.   \n  110 7.2 MHz.   \n  111 4.8 MHz.   \n0 ACK_MODE  Selects the Data Conversion Mode. 0x0 RW \n  0 Default Continuous Mode.   \n  1 DAQ Mode.   \nADAR7251 Data Sheet\n \nRev. 0 | Page 52 of 72 DECIMATOR TRUNCATE CONTROL REGISTER \nAddress: 0x144, Reset: 0x0002, Name: TRUNCATE_MODE  \n \nTable 48. Bit Descriptions for TRUNCATE_MODE \nBits Bit Name  Settings  Description Reset  Access  \n[1:0] TRUNC_MODE  Decimator Word Truncation Method. 0x2 RW \n  00 Truncate LSBs.   \n  01 Round to Zero.   \n  10 Normal Rounding.   \n  11 Reserved.   \n \nSERIAL OUTPUT PORT CONTROL REGISTER \nAddress: 0x1C0, Reset: 0x0000, Name: SERIAL_MODE  \n \nTable 49. Bit Descriptions for SERIAL_MODE \nBits  Bit Name  Settings  Description Reset  Access  \n6 CLK_SRC  SCLK_ADC Source. 0x0 RW \n  0 Slave.   \n  1 Master.   \n5 LRCLK_MODE  Frame Sync (FS_ADC) Mode. 0x0 RW \n  0 50/50 Duty Cycle Clock.   \n  1 Pulse.   \nData Sheet ADAR7251\n \nRev. 0 | Page 53 of 72 Bits  Bit Name  Settings  Description Reset  Access  \n4 LRCLK_POL  Frame Sync (FS_ADC) Polarity. 0x0 RW \n  0 Negative Polarity.   \n  1 Positive Polarity.   \n3 BCLK_POL  SCLK_ADC Polarity. 0x0 RW \n  0 Negative Polarity.   \n  1 Positive Polarity.   \n2 DATA_FMT  Serial Data Format.  0x0 RW \n  0 Left Justified Format.   \n  1 I2S Format—Data Delayed by 1 SCLK Period.   \n[1:0] TDM_MODE  Channels per Frame and SCLK Cycles per Channel. 0x0 RW \n  00 2 Channels, 16 Bits per Channel.   \n  01 4 Channels, 16 Bits per Channel.   \n  10 Reserved.   \n  11 Reserved.   \n \nPARALLEL PORT CONTROL REGISTER \nAddress: 0x1C1, Reset: 0x0000, Name: PARALLEL_MODE  \n \nTable 50. Bit Descriptions for PARALLEL_MODE \nBits  Bit Name  Settings  Description Reset  Access  \n2 PAR_NIBBLE  Enable Nibble Mode. 0x0 RW \n  1 Byte Mode.   \n  0 Nibble Mode.   \n1 PAR_ENDIAN  High Byte/Low Byte Order. 0x0 RW \n  0 High Byte Goes Out First.   \n  1 Low Byte Goes Out First.   \n0 PAR_CHANNELS  Number of Channels to be Output. 0x0 RW \n  1 2 Channels.   \n  0 4 Channels.   \nADAR7251 Data Sheet\n \nRev. 0 | Page 54 of 72 ADC DIGITAL OUTPUT MODE REGISTER \nAddress: 0x1C2, Reset: 0x0000, Name: OUTPUT_MODE  \n \nTable 51. Bit Descriptions for OUTPUT_MODE \nBits  Bit Name  Settings  Description Reset  Access  \n1 CS_OVERRIDE  CONV_START  Enable or Disable. 0x0 RW \n  0 CONV_START  Function is Enabled   \n  1 CONV_START  Function is Disabled   \n0 OUTPUT_MODE  Serial or Parallel Mode. 0x0 RW \n  0 Serial Mode   \n  1 Parallel Mode   \n \nAUXILIARY ADC READ VALUE REGISTERS \nAddress: 0x200, Reset: 0x0000, Name: ADC_READ0  \nThis register contains the output data of the auxiliary ADC for the given channel. Each of the two channels are updated once pe r sample \nframe. \n \nTable 52. Bit Descriptions for ADC_READ0 \nBits  Bit Name  Settings  Description Reset  Access  \n[9:0] ADC_VALUE  ADC Input Value. Instantaneous value of the sampled data on the ADC \ninput. 0x000 RW \nData Sheet ADAR7251\n \nRev. 0 | Page 55 of 72 Address: 0x201, Reset: 0x0000, Name: ADC_READ1 \nThis register contains the output data of the auxiliary ADC for the given channel. Each of the two channels are updated once pe r sample \nframe. \n \nTable 53. Bit Descriptions for ADC_READ1 \nBits  Bit Name  Settings  Description Reset  Access  \n[9:0] ADC_VALUE  ADC Input Value. Instantaneous value of the sampled data on the ADC \ninput. 0x000 RW \n \nAUXILIARY ADC SAMPLE RATE SELECTION REGISTER \nAddress: 0x210, Reset: 0x0000, Name: ADC_SPEED  \nThis register sets the sample rate for the auxiliary ADCs. \n \nTable 54. Bit Descriptions for ADC_SPEED \nBits  Bit Name  Settings  Description Reset  Access  \n[1:0] ADC_SPEED  ADC Speed. Test register allowing the auxiliary ADCs to be sampled at double rate or half rate. 0x0 RW \n  00 112.5 kHz Sample Rate.   \n  01 225 kHz Sample Rate.   \n  10 450 kHz Sample Rate.   \n  11 Reserved.   \nADAR7251 Data Sheet\n \nRev. 0 | Page 56 of 72 AUXILIARY ADC MODE REGISTER \nAddress: 0x211, Reset: 0x0000, Name: ADC_MODE  \n \nTable 55. Bit Descriptions for ADC_MODE \nBits  Bit Name  Settings  Description Reset  Access  \n[2:1] AUX_INPUT_SEL  AUX Input Selection. 0x0 RW \n  00 AUXIN1 pin used for ADC   \n  01 AUXIN2 pin used for ADC   \n0 AUX_ADC_MODE  AUX ADC Mode. 0x0 RW \n  0 Both pins are sampled once every sample period.   \n  1 Only one pin is sampled twice every sample period. The pin is \nselected based on AUX_INPUT_SEL Bits[2:1].   \n \nMPX PIN MODES REGISTERS \nAddress: 0x250, Reset: 0x0000, Name: MP0_MODE  \n \nTable 56. Bit Descriptions for MP0_MODE \nBits  Bit Name  Settings  Description Reset  Access  \n[5:2] DEBOUNCE_VALUE  Debounce Time Setting. 0x0 RW \n  0001 0.3 ms Debounce.   \n  0010 0.6 ms Debounce.   \n  0011 0.9 ms Debounce.   \n  0100 5.0 ms Debounce.   \n  0101 10.0 ms Debounce.   \n  0110 20.0 ms Debounce.   \nData Sheet ADAR7251\n \nRev. 0 | Page 57 of 72 Bits  Bit Name  Settings  Description Reset  Access  \n  0111 40.0 ms Debounce.   \n  0000 No Debounce.   \n[1:0] MP_MODE  Mode Setting for MP . 0x0 RW \n  01 Pin Used as an Input.   \n  10 Pin Used as an Output.   \n  00 Primary Function of the Pin is Selected.   \n \nAddress: 0x251, Reset: 0x0000, Name: MP1_MODE  \n \nTable 57. Bit Descriptions for MP1_MODE \nBits  Bit Name  Settings  Description Reset  Access  \n[5:2] DEBOUNCE_VALUE  Debounce Time Setting. 0x0 RW \n  0001 0.3 ms Debounce.   \n  0010 0.6 ms Debounce.   \n  0011 0.9 ms Debounce.   \n  0100 5.0 ms Debounce.   \n  0101 10.0 ms Debounce.   \n  0110 20.0 ms Debounce.   \n  0111 40.0 ms Debounce.   \n  0000 No Debounce.   \n[1:0] MP_MODE  Mode setting for MP . 0x0 RW \n  01 Pin Used as an Input.   \n  10 Pin Used as an Output.   \n  00 Primary Function of the Pin is Selected.   \nADAR7251 Data Sheet\n \nRev. 0 | Page 58 of 72 MP WRITE VALUE REGISTERS \nAddress: 0x260, Reset: 0x0000, Name: MP0_WRITE  \n \nTable 58. Bit Descriptions for MP0_WRITE \nBits  Bit Name  Settings  Description Reset  Access  \n0 MP_REG_WRITE  Multipurpose Pin Write Value. 0x0 W \n  0 MP Pin Output Off.   \n  1 MP Pin Output On.   \n \nAddress: 0x261, Reset: 0x0000, Name: MP1_WRITE  \n \nTable 59. Bit Descriptions for MP1_WRITE \nBits  Bit Name  Settings  Description Reset  Access  \n0 MP_REG_WRITE  Multipurpose Pin Write Value. 0x0 W \n  0 MP Pin Output Off.   \n  1 MP Pin Output On.   \n \nMP READ VALUE REGISTERS \nAddress: 0x270, Reset: 0x0000, Name: MP0_READ  \n \nTable 60. Bit Descriptions for MP0_READ \nBits  Bit Name  Settings  Description Reset  Access  \n0 MP_REG_READ  Multipurpose Pin Read Value. 0x0 R \n  0 MP Pin Input Low.   \n  1 MP Pin Input High.   \nData Sheet ADAR7251\n \nRev. 0 | Page 59 of 72 Address: 0x271, Reset: 0x0000, Name: MP1_READ  \n \nTable 61. Bit Descriptions for MP1_READ \nBits  Bit Name  Settings  Description Reset  Access  \n0 MP_REG_READ  Multipurpose Pin Read Value. 0x0 R \n  0 MP Pin Input Low.   \n  1 MP Pin Input High.   \n \nSPI_CLK PIN DRIVE STRENGTH AND SLEW RATE REGISTER \nAddress: 0x280, Reset: 0x0000, Name: SPI_CLK_PIN  \n \nTable 62. Bit Descriptions for SPI_CLK_PIN \nBits  Bit Name  Settings  Description Reset  Access  \n2 SPI_CLK_PULL  SPI_CLK Pull-Down. 0x0 RW \n  0 Pull-Down Disabled.   \n  1 Pull-Down Enabled.   \n[1:0] SPI_CLK_DRIVE  SPI_CLK Drive Strength. 0x0 RW \n  00 Lowest.   \n  01 Low.   \n  10 High.   \n  11 Highest.   \nADAR7251 Data Sheet\n \nRev. 0 | Page 60 of 72 SPI_MISO PIN DRIVE STRENGTH AND SLEW RATE REGISTER \nAddress: 0x281, Reset: 0x0000, Name: MISO_PIN  \n \nTable 63. Bit Descriptions for MISO_PIN \nBits  Bit Name  Settings  Description Reset  Access  \n2 MISO_PULL  SPI_MISO Pull-Down. 0x0 RW \n  0 Pull-Down Disabled.   \n  1 Pull-Down Enabled.   \n[1:0] MISO_DRIVE  SPI_MISO Drive Strength. 0x0 RW \n  00 Lowest.   \n  01 Low.   \n  10 High.   \n  11 Highest.   \n \nSPI_SS  PIN DRIVE STRENGTH AND SLEW RATE REGISTER \nAddress: 0x282, Reset: 0x0004, Name: SS_PIN  \n \nTable 64. Bit Descriptions for SS_PIN \nBits  Bit Name  Settings  Description Reset  Access  \n2 SS_PULL  SPI_SS  Pull-Up. 0x1 RW \n  0 Pull-Up Disabled.   \n  1 Pull-Up Enabled.   \nData Sheet ADAR7251\n \nRev. 0 | Page 61 of 72 Bits  Bit Name  Settings  Description Reset  Access  \n[1:0] SS_DRIVE  SPI_SS  Drive Strength. 0x0 RW \n  00 Lowest.   \n  01 Low.   \n  10 High.   \n  11 Highest.   \n \nSPI_MOSI PIN DRIVE STRENGTH AND SLEW RATE REGISTER \nAddress: 0x283, Reset: 0x0000, Name: MOSI_PIN  \n \nTable 65. Bit Descriptions for MOSI_PIN \nBits  Bit Name  Settings  Description Reset  Access  \n2 MOSI_PULL  SPI_MOSI Pull-Down. 0x0 RW \n  0 Pull-Down Disabled.   \n  1 Pull-Down Enabled.   \n[1:0] MOSI_DRIVE  SPI_MOSI Drive Strength. 0x0 RW \n  00 Lowest.   \n  01 Low.   \n  10 High.   \n  11 Highest.   \nADAR7251 Data Sheet\n \nRev. 0 | Page 62 of 72 ADDR15 PIN DRIVE STRENGTH AND SLEW RATE REGISTER \nAddress: 0x284, Reset: 0x0000, Name: ADDR15_PIN \nThis register also controls the drive strength setting for ADC_DOUT6 in PPI mode. \n \nTable 66. Bit Descriptions for ADDR15_PIN \nBits  Bit Name  Settings  Description Reset  Access  \n2 ADDR15_PULL  ADDR15 Pull-Down. 0x0 RW \n  0 Pull-Down Disabled.   \n  1 Pull-Down Enabled.   \n[1:0] ADDR15_DRIVE  ADDR15 Drive Strength. 0x0 RW \n  00 Lowest.   \n  01 Low.   \n  10 High.   \n  11 Highest.   \n \nFAULT  PIN DRIVE STRENGTH AND SLEW RATE REGISTER \nAddress: 0x285, Reset: 0x0004, Name: FAULT_PIN  \n \nTable 67. Bit Descriptions for FAULT_PIN \nBits  Bit Name  Settings  Description Reset  Access  \n2 FAULT_PULL  FAULT  Pull-Up. 0x1 RW \n  0 Pull-Up Disabled.   \n  1 Pull-Up Enabled.   \nData Sheet ADAR7251\n \nRev. 0 | Page 63 of 72 Bits  Bit Name  Settings  Description Reset  Access  \n[1:0] FAULT_DRIVE  FAULT  Drive Strength. 0x0 RW \n  00 Lowest.   \n  01 Low.   \n  10 High.   \n  11 Highest.   \n \nFS_ADC PIN DRIVE STRENGTH AND SLEW RATE REGISTER \nAddress: 0x286, Reset: 0x0000, Name: FS_ADC_PIN \nThis register also controls the drive strength setting for ADC_DOUT7 in PPI mode. \n \nTable 68. Bit Descriptions for FS_ADC_PIN \nBits  Bit Name  Settings  Description Reset  Access  \n2 FS_ADC_PULL  FS_ADC Pull-Down. 0x0 RW \n  0 Pull-Down Disabled.   \n  1 Pull-Down Enabled.   \n[1:0] FS_ADC_DRIVE  FS_ADC Drive Strength. 0x0 RW \n  00 Lowest.   \n  01 Low.   \n  10 High.   \n  11 Highest.   \nADAR7251 Data Sheet\n \nRev. 0 | Page 64 of 72 CONV_START  PIN DRIVE STRENGTH AND SLEW RATE REGISTER \nAddress: 0x287, Reset: 0x0004, Name: CS_PIN  \n \nTable 69. Bit Descriptions for CS_PIN \nBits  Bit Name  Settings  Description Reset  Access  \n2 CS_PULL  CONV_START  Pull-Up. 0x1 RW \n  0 Pull-Up Disabled.   \n  1 Pull-Up Enabled.   \n[1:0] CS_DRIVE  CONV_START  Drive Strength. 0x0 RW \n  00 Lowest.   \n  01 Low.   \n  10 High.   \n  11 Highest.   \n \nSCLK_ADC PIN DRIVE STRENGTH AND SLEW RATE REGISTER \nAddress: 0x288, Reset: 0x0000, Name: SCLK_ADC_PIN  \n \nTable 70. Bit Descriptions for SCLK_ADC_PIN \nBits  Bit Name  Settings  Description Reset  Access  \n2 SCLK_ADC_PULL  SCLK_ADC Pull-Down. 0x0 RW \n  0 Pull-Down Disabled.   \n  1 Pull-Down Enabled.   \n[1:0] SCLK_ADC_DRIVE  SCLK_ADC Drive Strength. 0x0 RW \n  00 Lowest.   \n  01 Low.   \n  10 High.   \n  11 Highest.   \nData Sheet ADAR7251\n \nRev. 0 | Page 65 of 72 ADC_DOUTX PINS DRIVE STRENGTH  AND SLEW RATE REGISTERS \nThe following registers refer to the ADC_DOUTx pins. This range includes ADC_DOUT0 through ADC_DOUT5. For Bits[1:0] and \nBit 2 in Table 71 through Table 76, ADC_DOUT refers to the ADC_DOUTx pin defined by the register name. \nAddress: 0x289, Reset: 0x0000, Name: ADC_DOUT0_PIN  \n \nTable 71. Bit Descriptions for ADC_DOUT0_PIN \nBits  Bit Name  Settings  Description Reset  Access  \n2 ADC_DOUT_PULL  ADC_DOUT Pull-Down. 0x0 RW \n  0 Pull-Down Disabled.   \n  1 Pull-Down Enabled.   \n[1:0] ADC_DOUT_DRIVE  ADC_DOUT Drive Strength. 0x0 RW \n  00 Lowest.   \n  01 Low.   \n  10 High.   \n  11 Highest.   \n \nAddress: 0x28A, Reset: 0x0000, Name: ADC_DOUT1_PIN \n \nTable 72. Bit Descriptions for ADC_DOUT1_PIN \nBits  Bit Name  Settings  Description Reset  Access  \n2 ADC_DOUT_PULL  ADC_DOUT Pull-Down. 0x0 RW \n  0 Pull-Down Disabled.   \n  1 Pull-Down Enabled.   \n[1:0] ADC_DOUT_DRIVE  ADC_DOUT Drive Strength. 0x0 RW \n  00 Lowest.   \n  01 Low.   \n  10 High.   \n  11 Highest.   \n \nADAR7251 Data Sheet\n \nRev. 0 | Page 66 of 72 Address: 0x28B, Reset: 0x0000, Name: ADC_DOUT2_PIN  \n \nTable 73. Bit Descriptions for ADC_DOUT2_PIN \nBits  Bit Name  Settings  Description Reset  Access  \n2 ADC_DOUT_PULL  ADC_DOUT Pull-Down. 0x0 RW \n  0 Pull-Down Disabled.   \n  1 Pull-Down Enabled.   \n[1:0] ADC_DOUT_DRIVE  ADC_DOUT Drive Strength. 0x0 RW \n  00 Lowest.   \n  01 Low.   \n  10 High.   \n  11 Highest.   \n \nAddress: 0x28C, Reset: 0x0000, Name: ADC_DOUT3_PIN  \n \nTable 74. Bit Descriptions for ADC_DOUT3_PIN \nBits  Bit Name  Settings  Description Reset  Access  \n2 ADC_DOUT_PULL  ADC_DOUT Pull-Down. 0x0 RW \n  0 Pull-Down Disabled.   \n  1 Pull-Down Enabled.   \n[1:0] ADC_DOUT_DRIVE  ADC_DOUT Drive Strength. 0x0 RW \n  00 Lowest.   \n  01 Low.   \n  10 High.   \n  11 Highest.   \nData Sheet ADAR7251\n \nRev. 0 | Page 67 of 72 Address: 0x28D, Reset: 0x0000, Name: ADC_DOUT4_PIN  \n \nTable 75. Bit Descriptions for ADC_DOUT4_PIN \nBits  Bit Name  Settings  Description Reset  Access  \n2 ADC_DOUT_PULL  ADC_DOUT Pull-Down. 0x0 RW \n  0 Pull-Down Disabled.   \n  1 Pull-Down Enabled.   \n[1:0] ADC_DOUT_DRIVE  ADC_DOUT Drive Strength. 0x0 RW \n  00 Lowest.   \n  01 Low.   \n  10 High.   \n  11 Highest.   \n \nAddress: 0x28E, Reset: 0x0000, Name: ADC_DOUT5_PIN  \n \nTable 76. Bit Descriptions for ADC_DOUT5_PIN \nBits  Bit Name  Settings  Description Reset  Access  \n2 ADC_DOUT_PULL  ADC_DOUT Pull-Down. 0x0 RW \n  0 Pull-Down Disabled.   \n  1 Pull-Down Enabled.   \n[1:0] ADC_DOUT_DRIVE  ADC_DOUT Drive Strength. 0x0 RW \n  00 Lowest.   \n  01 Low.   \n  10 High.   \n  11 Highest.   \nADAR7251 Data Sheet\n \nRev. 0 | Page 68 of 72 DATA_READY PIN DRIVE STRENGTH AND SLEW RATE REGISTER \nAddress: 0x291, Reset: 0x0000, Name: DATA_READY_PIN  \n \nTable 77. Bit Descriptions for DATA_READY_PIN \nBits  Bit Name  Settings  Description Reset  Access  \n2 DATA_READY_PULL  DATA_READY Pull-Down. 0x0 RW \n  0 Pull-Down Disabled.   \n  1 Pull-Down Enabled.   \n[1:0] DATA_READY_DRIVE  DATA_READY Drive Strength. 0x0 RW \n  00 Lowest.   \n  01 Low.   \n  10 High.   \n  11 Highest.   \n \nXTAL ENABLE AND DRIVE REGISTER \nAddress: 0x292, Reset: 0x0000, Name: XTAL_CTRL  \n \nTable 78. Bit Descriptions for XTAL_CTRL \nBits Bit Name  Settings  Description Reset  Access  \n1 XTAL_DRV  Drive Strength of XOUT Pin. 0x0 RW \n  0 Low.   \n  1 High.   \n0 XTAL_ENB  Crystal Oscillator Enable. 0x0 RW \n  0 XTAL Enable.   \n  1 XTAL Disable.   \nData Sheet ADAR7251\n \nRev. 0 | Page 69 of 72 ADC TEST REGISTER \nAddress: 0x301, Reset: 0x0304, Name: ADC_SETTING1  \n \nTable 79. Bit Descriptions for ADC_SETTING1 \nBits  Bit Name  Settings  Description Reset  Access  \n[9:8] EQ_CAP_CTRL  HPF Corner Frequency Select. 0x3 RW \n  00 EQ HPF corner frequency 54 kHz   \n  01 EQ HPF corner frequency 45 kHz   \n  10 EQ HPF corner frequency 37 kHz   \n  11 EQ HPF corner frequency 32 kHz   \n2 PDETECT_EN  Peak Detect Enable. 0x1 RW \n  0 Peak Detect Disable   \n  1 Peak Detect Enable   \n1 PERFOM_IMPROVE1  Performance Improvement Setting 1. 0x0 RW \n  0 Performance Improvement Setting 1 Enable   \n  1 Performance Improvement Setting 1 Disable (Use this value)   \n \nAddress: 0x308, Reset: 0x0000, Name: ADC_SETTING2  \n \nTable 80. Bit Descriptions for ADC_SETTING2 \nBits  Bit Name  Settings  Description Reset  Access  \n[4:0] PERFORM_IMPROVE2  Performance Improvement Setting 2. 0x00 RW \n  0xxxx Performance Improvement Setting 2a.   \n  1xxxx Performance Improvement Setting 2b.   \n  10011 Performance Improvement Setting 2c (Use This Value)   \nADAR7251 Data Sheet\n \nRev. 0 | Page 70 of 72 Address: 0x30A, Reset: 0x0009, Name: ADC_SETTING3  \n \nTable 81. Bit Descriptions for ADC_SETTING3 \nBits  Bit Name  Settings  Description Reset  Access  \n[3:2] PERFORM_IMPROVE5  Performance Improvement Setting 5. 0x2 RW \n  10 Reserved.   \n  00 Performance Improvement Setting 5 (Use This Setting).   \n0 PERFORM_IMPROVE4  Performance Improvement Setting 4. 0x1 RW \n  0 Performance Improvement Setting 4 Disable.   \n  1 Performance Improvement Setting 4 Enable (Use This Setting).   \n \nDIGITAL FILTER SYNC ENABLE REGISTER \nAddress: 0x30E, Reset: 0x0003, Name: DEJITTER_WINDOW  \n \nTable 82. Bit Descriptions for DEJITTER_WINDOW \nBits Bit Name  Settings  Description Reset  Access  \n[3:0] DEJITTER  Digital Filter Sync Enable. 0x3 RW \n  0000 Digital Filter Sync Disable.   \n  0011 Digital Filter Sync Enable.   \nCRC ENABLE/DISABLE REGISTER \nAddress: 0xFD00, Reset: 0x0000, Name: CRC_EN  \n \nTable 83. Bit Descriptions for CRC_EN \nBits  Bit Name  Settings  Description Reset  Access  \n0 CRC_EN   0x0 RW \n  0 CRC Enable   \n  1 CRC Disable   \nData Sheet ADAR7251\n \nRev. 0 | Page 71 of 72 TYPICAL APPLICATION CIRCUIT \nAVDD\nAIN1P\nAVDD1\nAVDD2\nAVDD3\nPLLVDD\nDVDD1\nDVDD2\nIOVDD1\nIOVDD2REGOUT_DIGITALC1\nC2 C3\nAIN1N\nAIN2PC4C5 C6\nFROM MMICAIN2N\nAIN3P ADAR7251C7C8 C9\nAIN3N\nAIN4PC10\nC11 C12\nC15\n470nF\nC16\n470nFC13\n10µFC14\n100nF\nY1R1R4R3R6 R5\nC18 C17 C19R2 C20AIN4N\nADC_DOUT0ADDR15\nAUXIN1\nAUXIN2\nCM\nBIASP\nBIASNIOVDDC35  10µF\nC34  100nF\nC30  100nFC33  10µF\nC31  10µF\nC29  10µF\nC28  100nF\nC27  10µF\nC24  10µFC26  100nF\nC23  100nF\nC21  10µFC22  100nFC25  100nFC32  100nF\nAVDDxADC_DOUT1\nFS_ADCFAULTSPI_MISOSPI_MOSISPI_CLKSPI_SS\nSCLK_ADC\nCONV_START\nDATA_READY\nC1, C2, C4, C5, C7, C8, C10, C11: SEE HIGH-PASS FILTER (HPF) SECTION\nC3, C6, C9, C12: SEE LOW-PASS FILTER (LPF) SECTIONC17, C18: 12pF TO 18pF, SELECT BASED ON CRYSTALR1: 100Ω TYPICAL. SELECT BASED ON CRYSTAL\nC19: 5.6nFC20: 390pFR2: 1k\nΩ\nR3, R4: 10kΩ ; USE EITHER PULL-UP OR PULL-DOWN BASED ON DEVICE ADDRESS\nR5, R6: 10kΩ  TYPICAL\nCONV_START AND DATA_READY SIGNALS MAY NOT BE NECESSARY, SEE ADC SERIAL MODE SECTIONFS_ADC AND SCLK_ADC DIRECTION DEPENDS ON THE MASTER OR SLAVE MODE\nY1: 19.2MHz TYPICAL. ACCEPTABLE RANGE IS 16MHz TO 54MHz. ALTERNATELY CLOCK AVAILABLE IN THE SYSTEM CAN BE CONNECTED TO XIN.IOVDDMICROCONTROLLERIOVDDXIN\nXOUT\nPLLFILT\nAGND1\nAGND2AGND3\nPLLGND\nDGND1\nDGND2\nDGND3AUX INPUTS\nDSP\n12357-045 \nFigure 60. Typical Application Circuit, 4-Channel, Serial Mode \n \nADAR7251 Data Sheet\n \nRev. 0 | Page 72 of 72 OUTLINE DIMENSIONS \n01-28-2014-A1\n0.50\nBSC\nBOT TOM VIEW TOP VIEWPIN 1\nINDICATOR\n48\n13 24253637\n12EXPOSED\nPADPIN 1\nINDICATOR\nSEATING\nPLANE0.05 MAX\n0.02 NOM\n0.203 REF0.30 MIN\n0.075~0.150\n(Step dimension)COPLANARITY\n0.080.300.250.207.107.00 SQ6.90\n0.80\n0.75\n0.70\nFOR PROPER CONNECTION OF\nTHE EXPOSED PAD, REFER TOTHE PIN CONFIGURATION AND\nFUNCTION DESCRIPTIONS\nSECTION OF THIS DATA SHEET.0.51\n0.450.415.70\n5.60 SQ\n5.50\n5.50 REFPKG-4277  \nFigure 61. 48-Lead Lead Frame Chip Scale Package [LFCSP_SS] \n7 mm × 7 mm Body, With Side Solderable Leads \n(CS-48-1) \nDimensions shown in millimeters \nORDERING GUIDE \nModel1, 2 Temperature Range Package Description Package Option \nADAR7251WBCSZ −40°C to +125°C 48-Lead LFCSP_SS CS-48-1 \nADAR7251WBCSZ-RL −40°C to +125°C 48-Lead LFCSP_SS, 13” Tape and Reel CS-48-1 \nEVAL-ADAR7251Z  Evaluation Board  \n \n1 Z = RoHS Compliant Part. \n2 W = Qualified for Auto motive Applications. \n \nAUTOMOTIVE PRODUCTS \nThe ADAR7251W models are available with controlled manufacturing to support the quality and reliability requirements of automot ive \napplications. Note that these automotive models may have specifications that differ from the commercial models; therefore, desi gners \nshould review the Specifications section of this data sheet carefully. Only the automotive grade products shown are available f or use in \nautomotive applications. Contact your local Analog Devices account representative for specific product ordering information and  to \nobtain the specific Automotive Reliability reports for these models. \n \n   \n \n©2014 Analog Devices, Inc. All rights reserved. Trademarks and  \n registered trademarks are the property of their respective owners. \n  D12357-0-11/14(0)  \nMouser Electronics\n  \nAuthorized Distributor\n \n  \nClick to View Pricing, Inventory, Delivery & Lifecycle Information:\n \n \n \n Analog Devices Inc.:   \n\xa0 ADAR7251WBCSZ-RL\xa0 ADAR7251WBCSZ\xa0 EVAL-ADAR7251Z\n'}]
!==============================================================================!
### Component Summary: ADAR7251WBCSZ

**Key Characteristics and Specifications:**

- **Voltage Ratings:**
  - Analog Supply Voltage (AVDD): 3.3 V
  - Digital Supply Voltage (DVDD): 1.8 V
  - Input/Output Voltage (IOVDD): 3.3 V
  - Reference Voltage (V_REF): 1.5 V (internal/external)

- **Current Ratings:**
  - Normal Operation (4-channel ADC, DVDD internal): 115 mA
  - Power-Down Mode: 1.1 mA
  - Standby Current (without master clock): 80 µA

- **Power Consumption:**
  - Normal Operation: 400 mW (with DVDD internal)
  - Power-Down: 5 mW

- **Operating Temperature Range:**
  - -40°C to +125°C

- **Package Type:**
  - 48-lead LFCSP_SS (Lead Frame Chip Scale Package)

- **Special Features:**
  - 4 differential simultaneous sampling channels
  - Low noise: 2.4 nV/√Hz input referred voltage noise at maximum gain
  - On-chip phase-locked loop (PLL) for clock generation
  - Supports serial and parallel data interfaces
  - Qualified for automotive applications

- **Moisture Sensitive Level (MSL):**
  - MSL Level 3 (according to JEDEC J-STD-020E)

**Description:**
The ADAR7251WBCSZ is a 16-bit, 4-channel, continuous-time analog-to-digital converter (ADC) designed for high-performance applications, particularly in automotive radar systems such as LSR-FMCW (Low Speed Ramp Frequency Modulated Continuous Wave) and FSK-FMCW (Frequency Shift Keying). Each channel integrates a low noise amplifier (LNA), a programmable gain amplifier (PGA), an equalizer, a multibit Σ-Δ ADC, and a decimation filter, allowing for direct connection to MMIC outputs with minimal external components.

**Typical Applications:**
- **Automotive Radar Systems:** The ADAR7251 is particularly suited for automotive applications, enabling precise distance measurement and object detection in radar systems.
- **Data Acquisition Systems:** It can be utilized in various data acquisition systems requiring high-resolution and low-noise signal processing.
- **Signal Processing:** The ADC's capabilities make it ideal for applications involving signal processing where simultaneous sampling of multiple channels is necessary.

This component is designed to meet the stringent requirements of automotive applications, ensuring reliability and performance in demanding environments.