INFO: [VRFC 10-163] Analyzing VHDL file "/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/vivado/Sinewave Gen.srcs/sources_1/ip/vio_0/sim/vio_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity vio_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/components/buttons.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity buttons
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/third_party/meta_harden.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity meta_harden
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/components/sin_clk_gen.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity clk_gen
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/components/sine_generator.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sine_generator
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/components/sine_table.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sine_table
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/sine_gen_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sinewave_gen_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/sine_gen_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sinewave_gen_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/lorsi/Documents/CESE/CLP/VHDL-Sinewave-Generator/src/testbenchs/sine_generator_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sine_generator_tb
