

================================================================
== Vitis HLS Report for 'compute_matrices'
================================================================
* Date:           Sun May 25 20:20:47 2025

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        lsal_first
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.298 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  2163855|  2163855|  21.639 ms|  21.639 ms|  2163856|  2163856|     none|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1      |       33|       33|         1|          1|          1|     33|       yes|
        |- Loop 2      |       33|       33|         1|          1|          1|     33|       yes|
        |- Loop 3      |       32|       32|         1|          1|          1|     32|       yes|
        |- Loop 4      |    65598|    65598|         1|          1|          1|  65598|       yes|
        |- OUTER_LOOP  |  2098148|  2098148|        36|         32|          1|  65567|       yes|
        +--------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 1
  * Pipeline-3: initiation interval (II) = 1, depth = 1
  * Pipeline-4: initiation interval (II) = 32, depth = 36


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 47
* Pipeline : 5
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 4 }
  Pipeline-2 : II = 1, D = 1, States = { 6 }
  Pipeline-3 : II = 1, D = 1, States = { 8 }
  Pipeline-4 : II = 32, D = 36, States = { 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 4 
5 --> 6 
6 --> 7 6 
7 --> 8 
8 --> 9 8 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 47 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 11 
47 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%diag_array_1_1_0 = alloca i32 1"   --->   Operation 48 'alloca' 'diag_array_1_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%diag_array_1_2_0 = alloca i32 1"   --->   Operation 49 'alloca' 'diag_array_1_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%diag_array_1_3_0 = alloca i32 1"   --->   Operation 50 'alloca' 'diag_array_1_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%diag_array_1_4_0 = alloca i32 1"   --->   Operation 51 'alloca' 'diag_array_1_4_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%diag_array_1_5_0 = alloca i32 1"   --->   Operation 52 'alloca' 'diag_array_1_5_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%diag_array_1_6_0 = alloca i32 1"   --->   Operation 53 'alloca' 'diag_array_1_6_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%diag_array_1_7_0 = alloca i32 1"   --->   Operation 54 'alloca' 'diag_array_1_7_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%diag_array_1_8_0 = alloca i32 1"   --->   Operation 55 'alloca' 'diag_array_1_8_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%diag_array_1_9_0 = alloca i32 1"   --->   Operation 56 'alloca' 'diag_array_1_9_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%diag_array_1_10_0 = alloca i32 1"   --->   Operation 57 'alloca' 'diag_array_1_10_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%diag_array_1_11_0 = alloca i32 1"   --->   Operation 58 'alloca' 'diag_array_1_11_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%diag_array_1_12_0 = alloca i32 1"   --->   Operation 59 'alloca' 'diag_array_1_12_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%diag_array_1_13_0 = alloca i32 1"   --->   Operation 60 'alloca' 'diag_array_1_13_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%diag_array_1_14_0 = alloca i32 1"   --->   Operation 61 'alloca' 'diag_array_1_14_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%diag_array_1_15_0 = alloca i32 1"   --->   Operation 62 'alloca' 'diag_array_1_15_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%diag_array_1_16_0 = alloca i32 1"   --->   Operation 63 'alloca' 'diag_array_1_16_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%diag_array_1_17_0 = alloca i32 1"   --->   Operation 64 'alloca' 'diag_array_1_17_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%diag_array_1_18_0 = alloca i32 1"   --->   Operation 65 'alloca' 'diag_array_1_18_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%diag_array_1_19_0 = alloca i32 1"   --->   Operation 66 'alloca' 'diag_array_1_19_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%diag_array_1_20_0 = alloca i32 1"   --->   Operation 67 'alloca' 'diag_array_1_20_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%diag_array_1_21_0 = alloca i32 1"   --->   Operation 68 'alloca' 'diag_array_1_21_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%diag_array_1_22_0 = alloca i32 1"   --->   Operation 69 'alloca' 'diag_array_1_22_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%diag_array_1_23_0 = alloca i32 1"   --->   Operation 70 'alloca' 'diag_array_1_23_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%diag_array_1_24_0 = alloca i32 1"   --->   Operation 71 'alloca' 'diag_array_1_24_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%diag_array_1_25_0 = alloca i32 1"   --->   Operation 72 'alloca' 'diag_array_1_25_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%diag_array_1_26_0 = alloca i32 1"   --->   Operation 73 'alloca' 'diag_array_1_26_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%diag_array_1_27_0 = alloca i32 1"   --->   Operation 74 'alloca' 'diag_array_1_27_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%diag_array_1_28_0 = alloca i32 1"   --->   Operation 75 'alloca' 'diag_array_1_28_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%diag_array_1_29_0 = alloca i32 1"   --->   Operation 76 'alloca' 'diag_array_1_29_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%diag_array_1_30_0 = alloca i32 1"   --->   Operation 77 'alloca' 'diag_array_1_30_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%diag_array_1_31_0 = alloca i32 1"   --->   Operation 78 'alloca' 'diag_array_1_31_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%diag_array_1_32_0 = alloca i32 1"   --->   Operation 79 'alloca' 'diag_array_1_32_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1"   --->   Operation 80 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %query"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %query, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %database"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %database, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %max_index"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %max_index, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %direction_matrix"   --->   Operation 87 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %direction_matrix, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%querry_buff_0 = alloca i64 1" [lsal_first/lsal.cpp:21]   --->   Operation 89 'alloca' 'querry_buff_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%querry_buff_1 = alloca i64 1" [lsal_first/lsal.cpp:21]   --->   Operation 90 'alloca' 'querry_buff_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%querry_buff_2 = alloca i64 1" [lsal_first/lsal.cpp:21]   --->   Operation 91 'alloca' 'querry_buff_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%querry_buff_3 = alloca i64 1" [lsal_first/lsal.cpp:21]   --->   Operation 92 'alloca' 'querry_buff_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%querry_buff_4 = alloca i64 1" [lsal_first/lsal.cpp:21]   --->   Operation 93 'alloca' 'querry_buff_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%querry_buff_5 = alloca i64 1" [lsal_first/lsal.cpp:21]   --->   Operation 94 'alloca' 'querry_buff_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%querry_buff_6 = alloca i64 1" [lsal_first/lsal.cpp:21]   --->   Operation 95 'alloca' 'querry_buff_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%querry_buff_7 = alloca i64 1" [lsal_first/lsal.cpp:21]   --->   Operation 96 'alloca' 'querry_buff_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%database_buff_0 = alloca i64 1" [lsal_first/lsal.cpp:22]   --->   Operation 97 'alloca' 'database_buff_0' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%database_buff_1 = alloca i64 1" [lsal_first/lsal.cpp:22]   --->   Operation 98 'alloca' 'database_buff_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%database_buff_2 = alloca i64 1" [lsal_first/lsal.cpp:22]   --->   Operation 99 'alloca' 'database_buff_2' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%database_buff_3 = alloca i64 1" [lsal_first/lsal.cpp:22]   --->   Operation 100 'alloca' 'database_buff_3' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%database_buff_4 = alloca i64 1" [lsal_first/lsal.cpp:22]   --->   Operation 101 'alloca' 'database_buff_4' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%database_buff_5 = alloca i64 1" [lsal_first/lsal.cpp:22]   --->   Operation 102 'alloca' 'database_buff_5' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%database_buff_6 = alloca i64 1" [lsal_first/lsal.cpp:22]   --->   Operation 103 'alloca' 'database_buff_6' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%database_buff_7 = alloca i64 1" [lsal_first/lsal.cpp:22]   --->   Operation 104 'alloca' 'database_buff_7' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%querry_buff_0_addr = getelementptr i8 %querry_buff_0, i64 0, i64 0" [lsal_first/lsal.cpp:21]   --->   Operation 105 'getelementptr' 'querry_buff_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specmemcore_ln22 = specmemcore void @_ssdm_op_SpecMemCore, i8 %querry_buff_0, i8 %querry_buff_1, i8 %querry_buff_2, i8 %querry_buff_3, i8 %querry_buff_4, i8 %querry_buff_5, i8 %querry_buff_6, i8 %querry_buff_7, i64 666, i64 206, i64 18446744073709551615" [lsal_first/lsal.cpp:22]   --->   Operation 106 'specmemcore' 'specmemcore_ln22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specmemcore_ln23 = specmemcore void @_ssdm_op_SpecMemCore, i8 %database_buff_0, i8 %database_buff_1, i8 %database_buff_2, i8 %database_buff_3, i8 %database_buff_4, i8 %database_buff_5, i8 %database_buff_6, i8 %database_buff_7, i64 666, i64 206, i64 18446744073709551615" [lsal_first/lsal.cpp:23]   --->   Operation 107 'specmemcore' 'specmemcore_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (1.58ns)   --->   "%br_ln27 = br void %memset.loop136" [lsal_first/lsal.cpp:27]   --->   Operation 108 'br' 'br_ln27' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%p_t = phi i6 0, void, i6 %empty, void %memset.loop136.split1226"   --->   Operation 109 'phi' 'p_t' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (1.82ns)   --->   "%empty = add i6 %p_t, i6 1"   --->   Operation 110 'add' 'empty' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%diag_array_1_1_0_load = load i16 %diag_array_1_1_0"   --->   Operation 111 'load' 'diag_array_1_1_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%diag_array_1_2_0_load = load i16 %diag_array_1_2_0"   --->   Operation 112 'load' 'diag_array_1_2_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%diag_array_1_3_0_load = load i16 %diag_array_1_3_0"   --->   Operation 113 'load' 'diag_array_1_3_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%diag_array_1_4_0_load = load i16 %diag_array_1_4_0"   --->   Operation 114 'load' 'diag_array_1_4_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%diag_array_1_5_0_load = load i16 %diag_array_1_5_0"   --->   Operation 115 'load' 'diag_array_1_5_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%diag_array_1_6_0_load = load i16 %diag_array_1_6_0"   --->   Operation 116 'load' 'diag_array_1_6_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%diag_array_1_7_0_load = load i16 %diag_array_1_7_0"   --->   Operation 117 'load' 'diag_array_1_7_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%diag_array_1_8_0_load = load i16 %diag_array_1_8_0"   --->   Operation 118 'load' 'diag_array_1_8_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%diag_array_1_9_0_load = load i16 %diag_array_1_9_0"   --->   Operation 119 'load' 'diag_array_1_9_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%diag_array_1_10_0_load = load i16 %diag_array_1_10_0"   --->   Operation 120 'load' 'diag_array_1_10_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%diag_array_1_11_0_load = load i16 %diag_array_1_11_0"   --->   Operation 121 'load' 'diag_array_1_11_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%diag_array_1_12_0_load = load i16 %diag_array_1_12_0"   --->   Operation 122 'load' 'diag_array_1_12_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%diag_array_1_13_0_load = load i16 %diag_array_1_13_0"   --->   Operation 123 'load' 'diag_array_1_13_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%diag_array_1_14_0_load = load i16 %diag_array_1_14_0"   --->   Operation 124 'load' 'diag_array_1_14_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%diag_array_1_15_0_load = load i16 %diag_array_1_15_0"   --->   Operation 125 'load' 'diag_array_1_15_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%diag_array_1_16_0_load = load i16 %diag_array_1_16_0"   --->   Operation 126 'load' 'diag_array_1_16_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%diag_array_1_17_0_load = load i16 %diag_array_1_17_0"   --->   Operation 127 'load' 'diag_array_1_17_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%diag_array_1_18_0_load = load i16 %diag_array_1_18_0"   --->   Operation 128 'load' 'diag_array_1_18_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%diag_array_1_19_0_load = load i16 %diag_array_1_19_0"   --->   Operation 129 'load' 'diag_array_1_19_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%diag_array_1_20_0_load = load i16 %diag_array_1_20_0"   --->   Operation 130 'load' 'diag_array_1_20_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%diag_array_1_21_0_load = load i16 %diag_array_1_21_0"   --->   Operation 131 'load' 'diag_array_1_21_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%diag_array_1_22_0_load = load i16 %diag_array_1_22_0"   --->   Operation 132 'load' 'diag_array_1_22_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%diag_array_1_23_0_load = load i16 %diag_array_1_23_0"   --->   Operation 133 'load' 'diag_array_1_23_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%diag_array_1_24_0_load = load i16 %diag_array_1_24_0"   --->   Operation 134 'load' 'diag_array_1_24_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%diag_array_1_25_0_load = load i16 %diag_array_1_25_0"   --->   Operation 135 'load' 'diag_array_1_25_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%diag_array_1_26_0_load = load i16 %diag_array_1_26_0"   --->   Operation 136 'load' 'diag_array_1_26_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%diag_array_1_27_0_load = load i16 %diag_array_1_27_0"   --->   Operation 137 'load' 'diag_array_1_27_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%diag_array_1_28_0_load = load i16 %diag_array_1_28_0"   --->   Operation 138 'load' 'diag_array_1_28_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%diag_array_1_29_0_load = load i16 %diag_array_1_29_0"   --->   Operation 139 'load' 'diag_array_1_29_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%diag_array_1_30_0_load = load i16 %diag_array_1_30_0"   --->   Operation 140 'load' 'diag_array_1_30_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%diag_array_1_31_0_load = load i16 %diag_array_1_31_0"   --->   Operation 141 'load' 'diag_array_1_31_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%diag_array_1_32_0_load = load i16 %diag_array_1_32_0"   --->   Operation 142 'load' 'diag_array_1_32_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 143 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (1.42ns)   --->   "%exitcond3088 = icmp_eq  i6 %p_t, i6 33"   --->   Operation 144 'icmp' 'exitcond3088' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%empty_10 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 33, i64 33, i64 33"   --->   Operation 145 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond3088, void %memset.loop136.split, void %memset.loop134.preheader"   --->   Operation 146 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (1.48ns)   --->   "%switch_ln0 = switch i6 %p_t, void %branch32, i6 0, void %memset.loop136.split1226, i6 1, void %branch1, i6 2, void %branch2, i6 3, void %branch3, i6 4, void %branch4, i6 5, void %branch5, i6 6, void %branch6, i6 7, void %branch7, i6 8, void %branch8, i6 9, void %branch9, i6 10, void %branch10, i6 11, void %branch11, i6 12, void %branch12, i6 13, void %branch13, i6 14, void %branch14, i6 15, void %branch15, i6 16, void %branch16, i6 17, void %branch17, i6 18, void %branch18, i6 19, void %branch19, i6 20, void %branch20, i6 21, void %branch21, i6 22, void %branch22, i6 23, void %branch23, i6 24, void %branch24, i6 25, void %branch25, i6 26, void %branch26, i6 27, void %branch27, i6 28, void %branch28, i6 29, void %branch29, i6 30, void %branch30, i6 31, void %branch31"   --->   Operation 147 'switch' 'switch_ln0' <Predicate = (!exitcond3088)> <Delay = 1.48>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_1_31_0"   --->   Operation 148 'store' 'store_ln0' <Predicate = (!exitcond3088 & p_t == 31)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop136.split1226"   --->   Operation 149 'br' 'br_ln0' <Predicate = (!exitcond3088 & p_t == 31)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_1_30_0"   --->   Operation 150 'store' 'store_ln0' <Predicate = (!exitcond3088 & p_t == 30)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop136.split1226"   --->   Operation 151 'br' 'br_ln0' <Predicate = (!exitcond3088 & p_t == 30)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_1_29_0"   --->   Operation 152 'store' 'store_ln0' <Predicate = (!exitcond3088 & p_t == 29)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop136.split1226"   --->   Operation 153 'br' 'br_ln0' <Predicate = (!exitcond3088 & p_t == 29)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_1_28_0"   --->   Operation 154 'store' 'store_ln0' <Predicate = (!exitcond3088 & p_t == 28)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop136.split1226"   --->   Operation 155 'br' 'br_ln0' <Predicate = (!exitcond3088 & p_t == 28)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_1_27_0"   --->   Operation 156 'store' 'store_ln0' <Predicate = (!exitcond3088 & p_t == 27)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop136.split1226"   --->   Operation 157 'br' 'br_ln0' <Predicate = (!exitcond3088 & p_t == 27)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_1_26_0"   --->   Operation 158 'store' 'store_ln0' <Predicate = (!exitcond3088 & p_t == 26)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop136.split1226"   --->   Operation 159 'br' 'br_ln0' <Predicate = (!exitcond3088 & p_t == 26)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_1_25_0"   --->   Operation 160 'store' 'store_ln0' <Predicate = (!exitcond3088 & p_t == 25)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop136.split1226"   --->   Operation 161 'br' 'br_ln0' <Predicate = (!exitcond3088 & p_t == 25)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_1_24_0"   --->   Operation 162 'store' 'store_ln0' <Predicate = (!exitcond3088 & p_t == 24)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop136.split1226"   --->   Operation 163 'br' 'br_ln0' <Predicate = (!exitcond3088 & p_t == 24)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_1_23_0"   --->   Operation 164 'store' 'store_ln0' <Predicate = (!exitcond3088 & p_t == 23)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop136.split1226"   --->   Operation 165 'br' 'br_ln0' <Predicate = (!exitcond3088 & p_t == 23)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_1_22_0"   --->   Operation 166 'store' 'store_ln0' <Predicate = (!exitcond3088 & p_t == 22)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop136.split1226"   --->   Operation 167 'br' 'br_ln0' <Predicate = (!exitcond3088 & p_t == 22)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_1_21_0"   --->   Operation 168 'store' 'store_ln0' <Predicate = (!exitcond3088 & p_t == 21)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop136.split1226"   --->   Operation 169 'br' 'br_ln0' <Predicate = (!exitcond3088 & p_t == 21)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_1_20_0"   --->   Operation 170 'store' 'store_ln0' <Predicate = (!exitcond3088 & p_t == 20)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop136.split1226"   --->   Operation 171 'br' 'br_ln0' <Predicate = (!exitcond3088 & p_t == 20)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_1_19_0"   --->   Operation 172 'store' 'store_ln0' <Predicate = (!exitcond3088 & p_t == 19)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop136.split1226"   --->   Operation 173 'br' 'br_ln0' <Predicate = (!exitcond3088 & p_t == 19)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_1_18_0"   --->   Operation 174 'store' 'store_ln0' <Predicate = (!exitcond3088 & p_t == 18)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop136.split1226"   --->   Operation 175 'br' 'br_ln0' <Predicate = (!exitcond3088 & p_t == 18)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_1_17_0"   --->   Operation 176 'store' 'store_ln0' <Predicate = (!exitcond3088 & p_t == 17)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop136.split1226"   --->   Operation 177 'br' 'br_ln0' <Predicate = (!exitcond3088 & p_t == 17)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_1_16_0"   --->   Operation 178 'store' 'store_ln0' <Predicate = (!exitcond3088 & p_t == 16)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop136.split1226"   --->   Operation 179 'br' 'br_ln0' <Predicate = (!exitcond3088 & p_t == 16)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_1_15_0"   --->   Operation 180 'store' 'store_ln0' <Predicate = (!exitcond3088 & p_t == 15)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop136.split1226"   --->   Operation 181 'br' 'br_ln0' <Predicate = (!exitcond3088 & p_t == 15)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_1_14_0"   --->   Operation 182 'store' 'store_ln0' <Predicate = (!exitcond3088 & p_t == 14)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop136.split1226"   --->   Operation 183 'br' 'br_ln0' <Predicate = (!exitcond3088 & p_t == 14)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_1_13_0"   --->   Operation 184 'store' 'store_ln0' <Predicate = (!exitcond3088 & p_t == 13)> <Delay = 0.00>
ST_2 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop136.split1226"   --->   Operation 185 'br' 'br_ln0' <Predicate = (!exitcond3088 & p_t == 13)> <Delay = 0.00>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_1_12_0"   --->   Operation 186 'store' 'store_ln0' <Predicate = (!exitcond3088 & p_t == 12)> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop136.split1226"   --->   Operation 187 'br' 'br_ln0' <Predicate = (!exitcond3088 & p_t == 12)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_1_11_0"   --->   Operation 188 'store' 'store_ln0' <Predicate = (!exitcond3088 & p_t == 11)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop136.split1226"   --->   Operation 189 'br' 'br_ln0' <Predicate = (!exitcond3088 & p_t == 11)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_1_10_0"   --->   Operation 190 'store' 'store_ln0' <Predicate = (!exitcond3088 & p_t == 10)> <Delay = 0.00>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop136.split1226"   --->   Operation 191 'br' 'br_ln0' <Predicate = (!exitcond3088 & p_t == 10)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_1_9_0"   --->   Operation 192 'store' 'store_ln0' <Predicate = (!exitcond3088 & p_t == 9)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop136.split1226"   --->   Operation 193 'br' 'br_ln0' <Predicate = (!exitcond3088 & p_t == 9)> <Delay = 0.00>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_1_8_0"   --->   Operation 194 'store' 'store_ln0' <Predicate = (!exitcond3088 & p_t == 8)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop136.split1226"   --->   Operation 195 'br' 'br_ln0' <Predicate = (!exitcond3088 & p_t == 8)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_1_7_0"   --->   Operation 196 'store' 'store_ln0' <Predicate = (!exitcond3088 & p_t == 7)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop136.split1226"   --->   Operation 197 'br' 'br_ln0' <Predicate = (!exitcond3088 & p_t == 7)> <Delay = 0.00>
ST_2 : Operation 198 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_1_6_0"   --->   Operation 198 'store' 'store_ln0' <Predicate = (!exitcond3088 & p_t == 6)> <Delay = 0.00>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop136.split1226"   --->   Operation 199 'br' 'br_ln0' <Predicate = (!exitcond3088 & p_t == 6)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_1_5_0"   --->   Operation 200 'store' 'store_ln0' <Predicate = (!exitcond3088 & p_t == 5)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop136.split1226"   --->   Operation 201 'br' 'br_ln0' <Predicate = (!exitcond3088 & p_t == 5)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_1_4_0"   --->   Operation 202 'store' 'store_ln0' <Predicate = (!exitcond3088 & p_t == 4)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop136.split1226"   --->   Operation 203 'br' 'br_ln0' <Predicate = (!exitcond3088 & p_t == 4)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_1_3_0"   --->   Operation 204 'store' 'store_ln0' <Predicate = (!exitcond3088 & p_t == 3)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop136.split1226"   --->   Operation 205 'br' 'br_ln0' <Predicate = (!exitcond3088 & p_t == 3)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_1_2_0"   --->   Operation 206 'store' 'store_ln0' <Predicate = (!exitcond3088 & p_t == 2)> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop136.split1226"   --->   Operation 207 'br' 'br_ln0' <Predicate = (!exitcond3088 & p_t == 2)> <Delay = 0.00>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_1_1_0"   --->   Operation 208 'store' 'store_ln0' <Predicate = (!exitcond3088 & p_t == 1)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop136.split1226"   --->   Operation 209 'br' 'br_ln0' <Predicate = (!exitcond3088 & p_t == 1)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_1_32_0"   --->   Operation 210 'store' 'store_ln0' <Predicate = (!exitcond3088 & p_t != 0 & p_t != 1 & p_t != 2 & p_t != 3 & p_t != 4 & p_t != 5 & p_t != 6 & p_t != 7 & p_t != 8 & p_t != 9 & p_t != 10 & p_t != 11 & p_t != 12 & p_t != 13 & p_t != 14 & p_t != 15 & p_t != 16 & p_t != 17 & p_t != 18 & p_t != 19 & p_t != 20 & p_t != 21 & p_t != 22 & p_t != 23 & p_t != 24 & p_t != 25 & p_t != 26 & p_t != 27 & p_t != 28 & p_t != 29 & p_t != 30 & p_t != 31)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop136.split1226"   --->   Operation 211 'br' 'br_ln0' <Predicate = (!exitcond3088 & p_t != 0 & p_t != 1 & p_t != 2 & p_t != 3 & p_t != 4 & p_t != 5 & p_t != 6 & p_t != 7 & p_t != 8 & p_t != 9 & p_t != 10 & p_t != 11 & p_t != 12 & p_t != 13 & p_t != 14 & p_t != 15 & p_t != 16 & p_t != 17 & p_t != 18 & p_t != 19 & p_t != 20 & p_t != 21 & p_t != 22 & p_t != 23 & p_t != 24 & p_t != 25 & p_t != 26 & p_t != 27 & p_t != 28 & p_t != 29 & p_t != 30 & p_t != 31)> <Delay = 0.00>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop136"   --->   Operation 212 'br' 'br_ln0' <Predicate = (!exitcond3088)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%diag_array_2_0_0 = alloca i32 1"   --->   Operation 213 'alloca' 'diag_array_2_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%diag_array_2_1_0 = alloca i32 1"   --->   Operation 214 'alloca' 'diag_array_2_1_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%diag_array_2_2_0 = alloca i32 1"   --->   Operation 215 'alloca' 'diag_array_2_2_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%diag_array_2_3_0 = alloca i32 1"   --->   Operation 216 'alloca' 'diag_array_2_3_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "%diag_array_2_4_0 = alloca i32 1"   --->   Operation 217 'alloca' 'diag_array_2_4_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%diag_array_2_5_0 = alloca i32 1"   --->   Operation 218 'alloca' 'diag_array_2_5_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%diag_array_2_6_0 = alloca i32 1"   --->   Operation 219 'alloca' 'diag_array_2_6_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%diag_array_2_7_0 = alloca i32 1"   --->   Operation 220 'alloca' 'diag_array_2_7_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%diag_array_2_8_0 = alloca i32 1"   --->   Operation 221 'alloca' 'diag_array_2_8_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "%diag_array_2_9_0 = alloca i32 1"   --->   Operation 222 'alloca' 'diag_array_2_9_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%diag_array_2_10_0 = alloca i32 1"   --->   Operation 223 'alloca' 'diag_array_2_10_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%diag_array_2_11_0 = alloca i32 1"   --->   Operation 224 'alloca' 'diag_array_2_11_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%diag_array_2_12_0 = alloca i32 1"   --->   Operation 225 'alloca' 'diag_array_2_12_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%diag_array_2_13_0 = alloca i32 1"   --->   Operation 226 'alloca' 'diag_array_2_13_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%diag_array_2_14_0 = alloca i32 1"   --->   Operation 227 'alloca' 'diag_array_2_14_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%diag_array_2_15_0 = alloca i32 1"   --->   Operation 228 'alloca' 'diag_array_2_15_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%diag_array_2_16_0 = alloca i32 1"   --->   Operation 229 'alloca' 'diag_array_2_16_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.00ns)   --->   "%diag_array_2_17_0 = alloca i32 1"   --->   Operation 230 'alloca' 'diag_array_2_17_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%diag_array_2_18_0 = alloca i32 1"   --->   Operation 231 'alloca' 'diag_array_2_18_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%diag_array_2_19_0 = alloca i32 1"   --->   Operation 232 'alloca' 'diag_array_2_19_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%diag_array_2_20_0 = alloca i32 1"   --->   Operation 233 'alloca' 'diag_array_2_20_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%diag_array_2_21_0 = alloca i32 1"   --->   Operation 234 'alloca' 'diag_array_2_21_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%diag_array_2_22_0 = alloca i32 1"   --->   Operation 235 'alloca' 'diag_array_2_22_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%diag_array_2_23_0 = alloca i32 1"   --->   Operation 236 'alloca' 'diag_array_2_23_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%diag_array_2_24_0 = alloca i32 1"   --->   Operation 237 'alloca' 'diag_array_2_24_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%diag_array_2_25_0 = alloca i32 1"   --->   Operation 238 'alloca' 'diag_array_2_25_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%diag_array_2_26_0 = alloca i32 1"   --->   Operation 239 'alloca' 'diag_array_2_26_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%diag_array_2_27_0 = alloca i32 1"   --->   Operation 240 'alloca' 'diag_array_2_27_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%diag_array_2_28_0 = alloca i32 1"   --->   Operation 241 'alloca' 'diag_array_2_28_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%diag_array_2_29_0 = alloca i32 1"   --->   Operation 242 'alloca' 'diag_array_2_29_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%diag_array_2_30_0 = alloca i32 1"   --->   Operation 243 'alloca' 'diag_array_2_30_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%diag_array_2_31_0 = alloca i32 1"   --->   Operation 244 'alloca' 'diag_array_2_31_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%diag_array_2_32_0 = alloca i32 1"   --->   Operation 245 'alloca' 'diag_array_2_32_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (1.58ns)   --->   "%br_ln0 = br void %memset.loop134"   --->   Operation 246 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 4 <SV = 3> <Delay = 1.82>
ST_4 : Operation 247 [1/1] (0.00ns)   --->   "%p_t2315 = phi i6 %empty_11, void %memset.loop134.split2349, i6 0, void %memset.loop134.preheader"   --->   Operation 247 'phi' 'p_t2315' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 248 [1/1] (1.82ns)   --->   "%empty_11 = add i6 %p_t2315, i6 1"   --->   Operation 248 'add' 'empty_11' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 249 [1/1] (0.00ns)   --->   "%diag_array_2_0_0_load = load i16 %diag_array_2_0_0"   --->   Operation 249 'load' 'diag_array_2_0_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (0.00ns)   --->   "%diag_array_2_1_0_load = load i16 %diag_array_2_1_0"   --->   Operation 250 'load' 'diag_array_2_1_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 251 [1/1] (0.00ns)   --->   "%diag_array_2_2_0_load = load i16 %diag_array_2_2_0"   --->   Operation 251 'load' 'diag_array_2_2_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (0.00ns)   --->   "%diag_array_2_3_0_load = load i16 %diag_array_2_3_0"   --->   Operation 252 'load' 'diag_array_2_3_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 253 [1/1] (0.00ns)   --->   "%diag_array_2_4_0_load = load i16 %diag_array_2_4_0"   --->   Operation 253 'load' 'diag_array_2_4_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 254 [1/1] (0.00ns)   --->   "%diag_array_2_5_0_load = load i16 %diag_array_2_5_0"   --->   Operation 254 'load' 'diag_array_2_5_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 255 [1/1] (0.00ns)   --->   "%diag_array_2_6_0_load = load i16 %diag_array_2_6_0"   --->   Operation 255 'load' 'diag_array_2_6_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (0.00ns)   --->   "%diag_array_2_7_0_load = load i16 %diag_array_2_7_0"   --->   Operation 256 'load' 'diag_array_2_7_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (0.00ns)   --->   "%diag_array_2_8_0_load = load i16 %diag_array_2_8_0"   --->   Operation 257 'load' 'diag_array_2_8_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 258 [1/1] (0.00ns)   --->   "%diag_array_2_9_0_load = load i16 %diag_array_2_9_0"   --->   Operation 258 'load' 'diag_array_2_9_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 259 [1/1] (0.00ns)   --->   "%diag_array_2_10_0_load = load i16 %diag_array_2_10_0"   --->   Operation 259 'load' 'diag_array_2_10_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%diag_array_2_11_0_load = load i16 %diag_array_2_11_0"   --->   Operation 260 'load' 'diag_array_2_11_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (0.00ns)   --->   "%diag_array_2_12_0_load = load i16 %diag_array_2_12_0"   --->   Operation 261 'load' 'diag_array_2_12_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%diag_array_2_13_0_load = load i16 %diag_array_2_13_0"   --->   Operation 262 'load' 'diag_array_2_13_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 263 [1/1] (0.00ns)   --->   "%diag_array_2_14_0_load = load i16 %diag_array_2_14_0"   --->   Operation 263 'load' 'diag_array_2_14_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%diag_array_2_15_0_load = load i16 %diag_array_2_15_0"   --->   Operation 264 'load' 'diag_array_2_15_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (0.00ns)   --->   "%diag_array_2_16_0_load = load i16 %diag_array_2_16_0"   --->   Operation 265 'load' 'diag_array_2_16_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%diag_array_2_17_0_load = load i16 %diag_array_2_17_0"   --->   Operation 266 'load' 'diag_array_2_17_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 267 [1/1] (0.00ns)   --->   "%diag_array_2_18_0_load = load i16 %diag_array_2_18_0"   --->   Operation 267 'load' 'diag_array_2_18_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 268 [1/1] (0.00ns)   --->   "%diag_array_2_19_0_load = load i16 %diag_array_2_19_0"   --->   Operation 268 'load' 'diag_array_2_19_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 269 [1/1] (0.00ns)   --->   "%diag_array_2_20_0_load = load i16 %diag_array_2_20_0"   --->   Operation 269 'load' 'diag_array_2_20_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 270 [1/1] (0.00ns)   --->   "%diag_array_2_21_0_load = load i16 %diag_array_2_21_0"   --->   Operation 270 'load' 'diag_array_2_21_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 271 [1/1] (0.00ns)   --->   "%diag_array_2_22_0_load = load i16 %diag_array_2_22_0"   --->   Operation 271 'load' 'diag_array_2_22_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 272 [1/1] (0.00ns)   --->   "%diag_array_2_23_0_load = load i16 %diag_array_2_23_0"   --->   Operation 272 'load' 'diag_array_2_23_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 273 [1/1] (0.00ns)   --->   "%diag_array_2_24_0_load = load i16 %diag_array_2_24_0"   --->   Operation 273 'load' 'diag_array_2_24_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 274 [1/1] (0.00ns)   --->   "%diag_array_2_25_0_load = load i16 %diag_array_2_25_0"   --->   Operation 274 'load' 'diag_array_2_25_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 275 [1/1] (0.00ns)   --->   "%diag_array_2_26_0_load = load i16 %diag_array_2_26_0"   --->   Operation 275 'load' 'diag_array_2_26_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 276 [1/1] (0.00ns)   --->   "%diag_array_2_27_0_load = load i16 %diag_array_2_27_0"   --->   Operation 276 'load' 'diag_array_2_27_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 277 [1/1] (0.00ns)   --->   "%diag_array_2_28_0_load = load i16 %diag_array_2_28_0"   --->   Operation 277 'load' 'diag_array_2_28_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 278 [1/1] (0.00ns)   --->   "%diag_array_2_29_0_load = load i16 %diag_array_2_29_0"   --->   Operation 278 'load' 'diag_array_2_29_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 279 [1/1] (0.00ns)   --->   "%diag_array_2_30_0_load = load i16 %diag_array_2_30_0"   --->   Operation 279 'load' 'diag_array_2_30_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 280 [1/1] (0.00ns)   --->   "%diag_array_2_31_0_load = load i16 %diag_array_2_31_0"   --->   Operation 280 'load' 'diag_array_2_31_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 281 [1/1] (0.00ns)   --->   "%diag_array_2_32_0_load = load i16 %diag_array_2_32_0"   --->   Operation 281 'load' 'diag_array_2_32_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 282 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 282 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 283 [1/1] (1.42ns)   --->   "%exitcond3077 = icmp_eq  i6 %p_t2315, i6 33"   --->   Operation 283 'icmp' 'exitcond3077' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 284 [1/1] (0.00ns)   --->   "%empty_12 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 33, i64 33, i64 33"   --->   Operation 284 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 285 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond3077, void %memset.loop134.split, void %load-store-loop144.preheader"   --->   Operation 285 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 286 [1/1] (1.48ns)   --->   "%switch_ln0 = switch i6 %p_t2315, void %branch65, i6 0, void %memset.loop134.split.memset.loop134.split2349_crit_edge, i6 1, void %branch34, i6 2, void %branch35, i6 3, void %branch36, i6 4, void %branch37, i6 5, void %branch38, i6 6, void %branch39, i6 7, void %branch40, i6 8, void %branch41, i6 9, void %branch42, i6 10, void %branch43, i6 11, void %branch44, i6 12, void %branch45, i6 13, void %branch46, i6 14, void %branch47, i6 15, void %branch48, i6 16, void %branch49, i6 17, void %branch50, i6 18, void %branch51, i6 19, void %branch52, i6 20, void %branch53, i6 21, void %branch54, i6 22, void %branch55, i6 23, void %branch56, i6 24, void %branch57, i6 25, void %branch58, i6 26, void %branch59, i6 27, void %branch60, i6 28, void %branch61, i6 29, void %branch62, i6 30, void %branch63, i6 31, void %branch64"   --->   Operation 286 'switch' 'switch_ln0' <Predicate = (!exitcond3077)> <Delay = 1.48>
ST_4 : Operation 287 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_2_31_0"   --->   Operation 287 'store' 'store_ln0' <Predicate = (!exitcond3077 & p_t2315 == 31)> <Delay = 0.00>
ST_4 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop134.split2349"   --->   Operation 288 'br' 'br_ln0' <Predicate = (!exitcond3077 & p_t2315 == 31)> <Delay = 0.00>
ST_4 : Operation 289 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_2_30_0"   --->   Operation 289 'store' 'store_ln0' <Predicate = (!exitcond3077 & p_t2315 == 30)> <Delay = 0.00>
ST_4 : Operation 290 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop134.split2349"   --->   Operation 290 'br' 'br_ln0' <Predicate = (!exitcond3077 & p_t2315 == 30)> <Delay = 0.00>
ST_4 : Operation 291 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_2_29_0"   --->   Operation 291 'store' 'store_ln0' <Predicate = (!exitcond3077 & p_t2315 == 29)> <Delay = 0.00>
ST_4 : Operation 292 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop134.split2349"   --->   Operation 292 'br' 'br_ln0' <Predicate = (!exitcond3077 & p_t2315 == 29)> <Delay = 0.00>
ST_4 : Operation 293 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_2_28_0"   --->   Operation 293 'store' 'store_ln0' <Predicate = (!exitcond3077 & p_t2315 == 28)> <Delay = 0.00>
ST_4 : Operation 294 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop134.split2349"   --->   Operation 294 'br' 'br_ln0' <Predicate = (!exitcond3077 & p_t2315 == 28)> <Delay = 0.00>
ST_4 : Operation 295 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_2_27_0"   --->   Operation 295 'store' 'store_ln0' <Predicate = (!exitcond3077 & p_t2315 == 27)> <Delay = 0.00>
ST_4 : Operation 296 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop134.split2349"   --->   Operation 296 'br' 'br_ln0' <Predicate = (!exitcond3077 & p_t2315 == 27)> <Delay = 0.00>
ST_4 : Operation 297 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_2_26_0"   --->   Operation 297 'store' 'store_ln0' <Predicate = (!exitcond3077 & p_t2315 == 26)> <Delay = 0.00>
ST_4 : Operation 298 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop134.split2349"   --->   Operation 298 'br' 'br_ln0' <Predicate = (!exitcond3077 & p_t2315 == 26)> <Delay = 0.00>
ST_4 : Operation 299 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_2_25_0"   --->   Operation 299 'store' 'store_ln0' <Predicate = (!exitcond3077 & p_t2315 == 25)> <Delay = 0.00>
ST_4 : Operation 300 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop134.split2349"   --->   Operation 300 'br' 'br_ln0' <Predicate = (!exitcond3077 & p_t2315 == 25)> <Delay = 0.00>
ST_4 : Operation 301 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_2_24_0"   --->   Operation 301 'store' 'store_ln0' <Predicate = (!exitcond3077 & p_t2315 == 24)> <Delay = 0.00>
ST_4 : Operation 302 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop134.split2349"   --->   Operation 302 'br' 'br_ln0' <Predicate = (!exitcond3077 & p_t2315 == 24)> <Delay = 0.00>
ST_4 : Operation 303 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_2_23_0"   --->   Operation 303 'store' 'store_ln0' <Predicate = (!exitcond3077 & p_t2315 == 23)> <Delay = 0.00>
ST_4 : Operation 304 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop134.split2349"   --->   Operation 304 'br' 'br_ln0' <Predicate = (!exitcond3077 & p_t2315 == 23)> <Delay = 0.00>
ST_4 : Operation 305 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_2_22_0"   --->   Operation 305 'store' 'store_ln0' <Predicate = (!exitcond3077 & p_t2315 == 22)> <Delay = 0.00>
ST_4 : Operation 306 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop134.split2349"   --->   Operation 306 'br' 'br_ln0' <Predicate = (!exitcond3077 & p_t2315 == 22)> <Delay = 0.00>
ST_4 : Operation 307 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_2_21_0"   --->   Operation 307 'store' 'store_ln0' <Predicate = (!exitcond3077 & p_t2315 == 21)> <Delay = 0.00>
ST_4 : Operation 308 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop134.split2349"   --->   Operation 308 'br' 'br_ln0' <Predicate = (!exitcond3077 & p_t2315 == 21)> <Delay = 0.00>
ST_4 : Operation 309 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_2_20_0"   --->   Operation 309 'store' 'store_ln0' <Predicate = (!exitcond3077 & p_t2315 == 20)> <Delay = 0.00>
ST_4 : Operation 310 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop134.split2349"   --->   Operation 310 'br' 'br_ln0' <Predicate = (!exitcond3077 & p_t2315 == 20)> <Delay = 0.00>
ST_4 : Operation 311 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_2_19_0"   --->   Operation 311 'store' 'store_ln0' <Predicate = (!exitcond3077 & p_t2315 == 19)> <Delay = 0.00>
ST_4 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop134.split2349"   --->   Operation 312 'br' 'br_ln0' <Predicate = (!exitcond3077 & p_t2315 == 19)> <Delay = 0.00>
ST_4 : Operation 313 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_2_18_0"   --->   Operation 313 'store' 'store_ln0' <Predicate = (!exitcond3077 & p_t2315 == 18)> <Delay = 0.00>
ST_4 : Operation 314 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop134.split2349"   --->   Operation 314 'br' 'br_ln0' <Predicate = (!exitcond3077 & p_t2315 == 18)> <Delay = 0.00>
ST_4 : Operation 315 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_2_17_0"   --->   Operation 315 'store' 'store_ln0' <Predicate = (!exitcond3077 & p_t2315 == 17)> <Delay = 0.00>
ST_4 : Operation 316 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop134.split2349"   --->   Operation 316 'br' 'br_ln0' <Predicate = (!exitcond3077 & p_t2315 == 17)> <Delay = 0.00>
ST_4 : Operation 317 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_2_16_0"   --->   Operation 317 'store' 'store_ln0' <Predicate = (!exitcond3077 & p_t2315 == 16)> <Delay = 0.00>
ST_4 : Operation 318 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop134.split2349"   --->   Operation 318 'br' 'br_ln0' <Predicate = (!exitcond3077 & p_t2315 == 16)> <Delay = 0.00>
ST_4 : Operation 319 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_2_15_0"   --->   Operation 319 'store' 'store_ln0' <Predicate = (!exitcond3077 & p_t2315 == 15)> <Delay = 0.00>
ST_4 : Operation 320 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop134.split2349"   --->   Operation 320 'br' 'br_ln0' <Predicate = (!exitcond3077 & p_t2315 == 15)> <Delay = 0.00>
ST_4 : Operation 321 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_2_14_0"   --->   Operation 321 'store' 'store_ln0' <Predicate = (!exitcond3077 & p_t2315 == 14)> <Delay = 0.00>
ST_4 : Operation 322 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop134.split2349"   --->   Operation 322 'br' 'br_ln0' <Predicate = (!exitcond3077 & p_t2315 == 14)> <Delay = 0.00>
ST_4 : Operation 323 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_2_13_0"   --->   Operation 323 'store' 'store_ln0' <Predicate = (!exitcond3077 & p_t2315 == 13)> <Delay = 0.00>
ST_4 : Operation 324 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop134.split2349"   --->   Operation 324 'br' 'br_ln0' <Predicate = (!exitcond3077 & p_t2315 == 13)> <Delay = 0.00>
ST_4 : Operation 325 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_2_12_0"   --->   Operation 325 'store' 'store_ln0' <Predicate = (!exitcond3077 & p_t2315 == 12)> <Delay = 0.00>
ST_4 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop134.split2349"   --->   Operation 326 'br' 'br_ln0' <Predicate = (!exitcond3077 & p_t2315 == 12)> <Delay = 0.00>
ST_4 : Operation 327 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_2_11_0"   --->   Operation 327 'store' 'store_ln0' <Predicate = (!exitcond3077 & p_t2315 == 11)> <Delay = 0.00>
ST_4 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop134.split2349"   --->   Operation 328 'br' 'br_ln0' <Predicate = (!exitcond3077 & p_t2315 == 11)> <Delay = 0.00>
ST_4 : Operation 329 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_2_10_0"   --->   Operation 329 'store' 'store_ln0' <Predicate = (!exitcond3077 & p_t2315 == 10)> <Delay = 0.00>
ST_4 : Operation 330 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop134.split2349"   --->   Operation 330 'br' 'br_ln0' <Predicate = (!exitcond3077 & p_t2315 == 10)> <Delay = 0.00>
ST_4 : Operation 331 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_2_9_0"   --->   Operation 331 'store' 'store_ln0' <Predicate = (!exitcond3077 & p_t2315 == 9)> <Delay = 0.00>
ST_4 : Operation 332 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop134.split2349"   --->   Operation 332 'br' 'br_ln0' <Predicate = (!exitcond3077 & p_t2315 == 9)> <Delay = 0.00>
ST_4 : Operation 333 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_2_8_0"   --->   Operation 333 'store' 'store_ln0' <Predicate = (!exitcond3077 & p_t2315 == 8)> <Delay = 0.00>
ST_4 : Operation 334 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop134.split2349"   --->   Operation 334 'br' 'br_ln0' <Predicate = (!exitcond3077 & p_t2315 == 8)> <Delay = 0.00>
ST_4 : Operation 335 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_2_7_0"   --->   Operation 335 'store' 'store_ln0' <Predicate = (!exitcond3077 & p_t2315 == 7)> <Delay = 0.00>
ST_4 : Operation 336 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop134.split2349"   --->   Operation 336 'br' 'br_ln0' <Predicate = (!exitcond3077 & p_t2315 == 7)> <Delay = 0.00>
ST_4 : Operation 337 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_2_6_0"   --->   Operation 337 'store' 'store_ln0' <Predicate = (!exitcond3077 & p_t2315 == 6)> <Delay = 0.00>
ST_4 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop134.split2349"   --->   Operation 338 'br' 'br_ln0' <Predicate = (!exitcond3077 & p_t2315 == 6)> <Delay = 0.00>
ST_4 : Operation 339 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_2_5_0"   --->   Operation 339 'store' 'store_ln0' <Predicate = (!exitcond3077 & p_t2315 == 5)> <Delay = 0.00>
ST_4 : Operation 340 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop134.split2349"   --->   Operation 340 'br' 'br_ln0' <Predicate = (!exitcond3077 & p_t2315 == 5)> <Delay = 0.00>
ST_4 : Operation 341 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_2_4_0"   --->   Operation 341 'store' 'store_ln0' <Predicate = (!exitcond3077 & p_t2315 == 4)> <Delay = 0.00>
ST_4 : Operation 342 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop134.split2349"   --->   Operation 342 'br' 'br_ln0' <Predicate = (!exitcond3077 & p_t2315 == 4)> <Delay = 0.00>
ST_4 : Operation 343 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_2_3_0"   --->   Operation 343 'store' 'store_ln0' <Predicate = (!exitcond3077 & p_t2315 == 3)> <Delay = 0.00>
ST_4 : Operation 344 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop134.split2349"   --->   Operation 344 'br' 'br_ln0' <Predicate = (!exitcond3077 & p_t2315 == 3)> <Delay = 0.00>
ST_4 : Operation 345 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_2_2_0"   --->   Operation 345 'store' 'store_ln0' <Predicate = (!exitcond3077 & p_t2315 == 2)> <Delay = 0.00>
ST_4 : Operation 346 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop134.split2349"   --->   Operation 346 'br' 'br_ln0' <Predicate = (!exitcond3077 & p_t2315 == 2)> <Delay = 0.00>
ST_4 : Operation 347 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_2_1_0"   --->   Operation 347 'store' 'store_ln0' <Predicate = (!exitcond3077 & p_t2315 == 1)> <Delay = 0.00>
ST_4 : Operation 348 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop134.split2349"   --->   Operation 348 'br' 'br_ln0' <Predicate = (!exitcond3077 & p_t2315 == 1)> <Delay = 0.00>
ST_4 : Operation 349 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_2_0_0"   --->   Operation 349 'store' 'store_ln0' <Predicate = (!exitcond3077 & p_t2315 == 0)> <Delay = 0.00>
ST_4 : Operation 350 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop134.split2349"   --->   Operation 350 'br' 'br_ln0' <Predicate = (!exitcond3077 & p_t2315 == 0)> <Delay = 0.00>
ST_4 : Operation 351 [1/1] (0.00ns)   --->   "%store_ln0 = store i16 0, i16 %diag_array_2_32_0"   --->   Operation 351 'store' 'store_ln0' <Predicate = (!exitcond3077 & p_t2315 != 0 & p_t2315 != 1 & p_t2315 != 2 & p_t2315 != 3 & p_t2315 != 4 & p_t2315 != 5 & p_t2315 != 6 & p_t2315 != 7 & p_t2315 != 8 & p_t2315 != 9 & p_t2315 != 10 & p_t2315 != 11 & p_t2315 != 12 & p_t2315 != 13 & p_t2315 != 14 & p_t2315 != 15 & p_t2315 != 16 & p_t2315 != 17 & p_t2315 != 18 & p_t2315 != 19 & p_t2315 != 20 & p_t2315 != 21 & p_t2315 != 22 & p_t2315 != 23 & p_t2315 != 24 & p_t2315 != 25 & p_t2315 != 26 & p_t2315 != 27 & p_t2315 != 28 & p_t2315 != 29 & p_t2315 != 30 & p_t2315 != 31)> <Delay = 0.00>
ST_4 : Operation 352 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop134.split2349"   --->   Operation 352 'br' 'br_ln0' <Predicate = (!exitcond3077 & p_t2315 != 0 & p_t2315 != 1 & p_t2315 != 2 & p_t2315 != 3 & p_t2315 != 4 & p_t2315 != 5 & p_t2315 != 6 & p_t2315 != 7 & p_t2315 != 8 & p_t2315 != 9 & p_t2315 != 10 & p_t2315 != 11 & p_t2315 != 12 & p_t2315 != 13 & p_t2315 != 14 & p_t2315 != 15 & p_t2315 != 16 & p_t2315 != 17 & p_t2315 != 18 & p_t2315 != 19 & p_t2315 != 20 & p_t2315 != 21 & p_t2315 != 22 & p_t2315 != 23 & p_t2315 != 24 & p_t2315 != 25 & p_t2315 != 26 & p_t2315 != 27 & p_t2315 != 28 & p_t2315 != 29 & p_t2315 != 30 & p_t2315 != 31)> <Delay = 0.00>
ST_4 : Operation 353 [1/1] (0.00ns)   --->   "%br_ln0 = br void %memset.loop134"   --->   Operation 353 'br' 'br_ln0' <Predicate = (!exitcond3077)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.58>
ST_5 : Operation 354 [1/1] (0.00ns)   --->   "%query_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %query"   --->   Operation 354 'read' 'query_read' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 355 [1/1] (1.58ns)   --->   "%br_ln0 = br void %load-store-loop144"   --->   Operation 355 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 6 <SV = 5> <Delay = 3.74>
ST_6 : Operation 356 [1/1] (0.00ns)   --->   "%loop_index145 = phi i6 %empty_13, void %load-store-loop144.split3558, i6 0, void %load-store-loop144.preheader"   --->   Operation 356 'phi' 'loop_index145' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 357 [1/1] (1.82ns)   --->   "%empty_13 = add i6 %loop_index145, i6 1"   --->   Operation 357 'add' 'empty_13' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 358 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 358 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 359 [1/1] (1.42ns)   --->   "%exitcond3055 = icmp_eq  i6 %loop_index145, i6 32"   --->   Operation 359 'icmp' 'exitcond3055' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 360 [1/1] (0.00ns)   --->   "%empty_14 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 360 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 361 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond3055, void %load-store-loop144.split, void %load-store-loop141.preheader"   --->   Operation 361 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 362 [1/1] (0.00ns)   --->   "%empty_15 = trunc i6 %loop_index145"   --->   Operation 362 'trunc' 'empty_15' <Predicate = (!exitcond3055)> <Delay = 0.00>
ST_6 : Operation 363 [1/1] (0.00ns)   --->   "%newIndex = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %loop_index145, i32 3, i32 4"   --->   Operation 363 'partselect' 'newIndex' <Predicate = (!exitcond3055)> <Delay = 0.00>
ST_6 : Operation 364 [1/1] (0.00ns)   --->   "%newIndex_cast = zext i2 %newIndex"   --->   Operation 364 'zext' 'newIndex_cast' <Predicate = (!exitcond3055)> <Delay = 0.00>
ST_6 : Operation 365 [1/1] (0.00ns)   --->   "%querry_buff_0_addr_1 = getelementptr i8 %querry_buff_0, i64 0, i64 %newIndex_cast"   --->   Operation 365 'getelementptr' 'querry_buff_0_addr_1' <Predicate = (!exitcond3055)> <Delay = 0.00>
ST_6 : Operation 366 [1/1] (0.00ns)   --->   "%querry_buff_1_addr = getelementptr i8 %querry_buff_1, i64 0, i64 %newIndex_cast"   --->   Operation 366 'getelementptr' 'querry_buff_1_addr' <Predicate = (!exitcond3055)> <Delay = 0.00>
ST_6 : Operation 367 [1/1] (0.00ns)   --->   "%querry_buff_2_addr = getelementptr i8 %querry_buff_2, i64 0, i64 %newIndex_cast"   --->   Operation 367 'getelementptr' 'querry_buff_2_addr' <Predicate = (!exitcond3055)> <Delay = 0.00>
ST_6 : Operation 368 [1/1] (0.00ns)   --->   "%querry_buff_3_addr = getelementptr i8 %querry_buff_3, i64 0, i64 %newIndex_cast"   --->   Operation 368 'getelementptr' 'querry_buff_3_addr' <Predicate = (!exitcond3055)> <Delay = 0.00>
ST_6 : Operation 369 [1/1] (0.00ns)   --->   "%querry_buff_4_addr = getelementptr i8 %querry_buff_4, i64 0, i64 %newIndex_cast"   --->   Operation 369 'getelementptr' 'querry_buff_4_addr' <Predicate = (!exitcond3055)> <Delay = 0.00>
ST_6 : Operation 370 [1/1] (0.00ns)   --->   "%querry_buff_5_addr = getelementptr i8 %querry_buff_5, i64 0, i64 %newIndex_cast"   --->   Operation 370 'getelementptr' 'querry_buff_5_addr' <Predicate = (!exitcond3055)> <Delay = 0.00>
ST_6 : Operation 371 [1/1] (0.00ns)   --->   "%querry_buff_6_addr = getelementptr i8 %querry_buff_6, i64 0, i64 %newIndex_cast"   --->   Operation 371 'getelementptr' 'querry_buff_6_addr' <Predicate = (!exitcond3055)> <Delay = 0.00>
ST_6 : Operation 372 [1/1] (0.00ns)   --->   "%querry_buff_7_addr = getelementptr i8 %querry_buff_7, i64 0, i64 %newIndex_cast"   --->   Operation 372 'getelementptr' 'querry_buff_7_addr' <Predicate = (!exitcond3055)> <Delay = 0.00>
ST_6 : Operation 373 [1/1] (1.36ns)   --->   "%switch_ln0 = switch i3 %empty_15, void %branch106, i3 0, void %branch99, i3 1, void %branch100, i3 2, void %branch101, i3 3, void %branch102, i3 4, void %branch103, i3 5, void %branch104, i3 6, void %branch105"   --->   Operation 373 'switch' 'switch_ln0' <Predicate = (!exitcond3055)> <Delay = 1.36>
ST_6 : Operation 374 [1/1] (2.32ns)   --->   "%store_ln0 = store i8 %query_read, i2 %querry_buff_6_addr"   --->   Operation 374 'store' 'store_ln0' <Predicate = (!exitcond3055 & empty_15 == 6)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_6 : Operation 375 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop144.split3558"   --->   Operation 375 'br' 'br_ln0' <Predicate = (!exitcond3055 & empty_15 == 6)> <Delay = 0.00>
ST_6 : Operation 376 [1/1] (2.32ns)   --->   "%store_ln0 = store i8 %query_read, i2 %querry_buff_5_addr"   --->   Operation 376 'store' 'store_ln0' <Predicate = (!exitcond3055 & empty_15 == 5)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_6 : Operation 377 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop144.split3558"   --->   Operation 377 'br' 'br_ln0' <Predicate = (!exitcond3055 & empty_15 == 5)> <Delay = 0.00>
ST_6 : Operation 378 [1/1] (2.32ns)   --->   "%store_ln0 = store i8 %query_read, i2 %querry_buff_4_addr"   --->   Operation 378 'store' 'store_ln0' <Predicate = (!exitcond3055 & empty_15 == 4)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_6 : Operation 379 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop144.split3558"   --->   Operation 379 'br' 'br_ln0' <Predicate = (!exitcond3055 & empty_15 == 4)> <Delay = 0.00>
ST_6 : Operation 380 [1/1] (2.32ns)   --->   "%store_ln0 = store i8 %query_read, i2 %querry_buff_3_addr"   --->   Operation 380 'store' 'store_ln0' <Predicate = (!exitcond3055 & empty_15 == 3)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_6 : Operation 381 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop144.split3558"   --->   Operation 381 'br' 'br_ln0' <Predicate = (!exitcond3055 & empty_15 == 3)> <Delay = 0.00>
ST_6 : Operation 382 [1/1] (2.32ns)   --->   "%store_ln0 = store i8 %query_read, i2 %querry_buff_2_addr"   --->   Operation 382 'store' 'store_ln0' <Predicate = (!exitcond3055 & empty_15 == 2)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_6 : Operation 383 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop144.split3558"   --->   Operation 383 'br' 'br_ln0' <Predicate = (!exitcond3055 & empty_15 == 2)> <Delay = 0.00>
ST_6 : Operation 384 [1/1] (2.32ns)   --->   "%store_ln0 = store i8 %query_read, i2 %querry_buff_1_addr"   --->   Operation 384 'store' 'store_ln0' <Predicate = (!exitcond3055 & empty_15 == 1)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_6 : Operation 385 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop144.split3558"   --->   Operation 385 'br' 'br_ln0' <Predicate = (!exitcond3055 & empty_15 == 1)> <Delay = 0.00>
ST_6 : Operation 386 [1/1] (2.32ns)   --->   "%store_ln0 = store i8 %query_read, i2 %querry_buff_0_addr_1"   --->   Operation 386 'store' 'store_ln0' <Predicate = (!exitcond3055 & empty_15 == 0)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_6 : Operation 387 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop144.split3558"   --->   Operation 387 'br' 'br_ln0' <Predicate = (!exitcond3055 & empty_15 == 0)> <Delay = 0.00>
ST_6 : Operation 388 [1/1] (2.32ns)   --->   "%store_ln0 = store i8 %query_read, i2 %querry_buff_7_addr"   --->   Operation 388 'store' 'store_ln0' <Predicate = (!exitcond3055 & empty_15 == 7)> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_6 : Operation 389 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop144.split3558"   --->   Operation 389 'br' 'br_ln0' <Predicate = (!exitcond3055 & empty_15 == 7)> <Delay = 0.00>
ST_6 : Operation 390 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop144"   --->   Operation 390 'br' 'br_ln0' <Predicate = (!exitcond3055)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.58>
ST_7 : Operation 391 [1/1] (0.00ns)   --->   "%database_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %database"   --->   Operation 391 'read' 'database_read' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 392 [1/1] (1.58ns)   --->   "%br_ln0 = br void %load-store-loop141"   --->   Operation 392 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 8 <SV = 7> <Delay = 5.68>
ST_8 : Operation 393 [1/1] (0.00ns)   --->   "%loop_index142 = phi i17 %empty_16, void %load-store-loop141.split4489, i17 0, void %load-store-loop141.preheader"   --->   Operation 393 'phi' 'loop_index142' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 394 [1/1] (2.10ns)   --->   "%empty_16 = add i17 %loop_index142, i17 1"   --->   Operation 394 'add' 'empty_16' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 395 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 395 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 396 [1/1] (2.43ns)   --->   "%exitcond3044 = icmp_eq  i17 %loop_index142, i17 65598"   --->   Operation 396 'icmp' 'exitcond3044' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 397 [1/1] (0.00ns)   --->   "%empty_17 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 65598, i64 65598, i64 65598"   --->   Operation 397 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 398 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond3044, void %load-store-loop141.split, void %memcpy-split140"   --->   Operation 398 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 399 [1/1] (0.00ns)   --->   "%empty_18 = trunc i17 %loop_index142"   --->   Operation 399 'trunc' 'empty_18' <Predicate = (!exitcond3044)> <Delay = 0.00>
ST_8 : Operation 400 [1/1] (0.00ns)   --->   "%newIndex1 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %loop_index142, i32 3, i32 16"   --->   Operation 400 'partselect' 'newIndex1' <Predicate = (!exitcond3044)> <Delay = 0.00>
ST_8 : Operation 401 [1/1] (0.00ns)   --->   "%newIndex4480_cast = zext i14 %newIndex1"   --->   Operation 401 'zext' 'newIndex4480_cast' <Predicate = (!exitcond3044)> <Delay = 0.00>
ST_8 : Operation 402 [1/1] (0.00ns)   --->   "%database_buff_0_addr = getelementptr i8 %database_buff_0, i64 0, i64 %newIndex4480_cast"   --->   Operation 402 'getelementptr' 'database_buff_0_addr' <Predicate = (!exitcond3044)> <Delay = 0.00>
ST_8 : Operation 403 [1/1] (0.00ns)   --->   "%database_buff_1_addr = getelementptr i8 %database_buff_1, i64 0, i64 %newIndex4480_cast"   --->   Operation 403 'getelementptr' 'database_buff_1_addr' <Predicate = (!exitcond3044)> <Delay = 0.00>
ST_8 : Operation 404 [1/1] (0.00ns)   --->   "%database_buff_2_addr = getelementptr i8 %database_buff_2, i64 0, i64 %newIndex4480_cast"   --->   Operation 404 'getelementptr' 'database_buff_2_addr' <Predicate = (!exitcond3044)> <Delay = 0.00>
ST_8 : Operation 405 [1/1] (0.00ns)   --->   "%database_buff_3_addr = getelementptr i8 %database_buff_3, i64 0, i64 %newIndex4480_cast"   --->   Operation 405 'getelementptr' 'database_buff_3_addr' <Predicate = (!exitcond3044)> <Delay = 0.00>
ST_8 : Operation 406 [1/1] (0.00ns)   --->   "%database_buff_4_addr = getelementptr i8 %database_buff_4, i64 0, i64 %newIndex4480_cast"   --->   Operation 406 'getelementptr' 'database_buff_4_addr' <Predicate = (!exitcond3044)> <Delay = 0.00>
ST_8 : Operation 407 [1/1] (0.00ns)   --->   "%database_buff_5_addr = getelementptr i8 %database_buff_5, i64 0, i64 %newIndex4480_cast"   --->   Operation 407 'getelementptr' 'database_buff_5_addr' <Predicate = (!exitcond3044)> <Delay = 0.00>
ST_8 : Operation 408 [1/1] (0.00ns)   --->   "%database_buff_6_addr = getelementptr i8 %database_buff_6, i64 0, i64 %newIndex4480_cast"   --->   Operation 408 'getelementptr' 'database_buff_6_addr' <Predicate = (!exitcond3044)> <Delay = 0.00>
ST_8 : Operation 409 [1/1] (0.00ns)   --->   "%database_buff_7_addr = getelementptr i8 %database_buff_7, i64 0, i64 %newIndex4480_cast"   --->   Operation 409 'getelementptr' 'database_buff_7_addr' <Predicate = (!exitcond3044)> <Delay = 0.00>
ST_8 : Operation 410 [1/1] (1.36ns)   --->   "%switch_ln0 = switch i3 %empty_18, void %branch370, i3 0, void %branch363, i3 1, void %branch364, i3 2, void %branch365, i3 3, void %branch366, i3 4, void %branch367, i3 5, void %branch368, i3 6, void %branch369"   --->   Operation 410 'switch' 'switch_ln0' <Predicate = (!exitcond3044)> <Delay = 1.36>
ST_8 : Operation 411 [1/1] (3.25ns)   --->   "%store_ln0 = store i8 %database_read, i14 %database_buff_6_addr"   --->   Operation 411 'store' 'store_ln0' <Predicate = (!exitcond3044 & empty_18 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_8 : Operation 412 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop141.split4489"   --->   Operation 412 'br' 'br_ln0' <Predicate = (!exitcond3044 & empty_18 == 6)> <Delay = 0.00>
ST_8 : Operation 413 [1/1] (3.25ns)   --->   "%store_ln0 = store i8 %database_read, i14 %database_buff_5_addr"   --->   Operation 413 'store' 'store_ln0' <Predicate = (!exitcond3044 & empty_18 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_8 : Operation 414 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop141.split4489"   --->   Operation 414 'br' 'br_ln0' <Predicate = (!exitcond3044 & empty_18 == 5)> <Delay = 0.00>
ST_8 : Operation 415 [1/1] (3.25ns)   --->   "%store_ln0 = store i8 %database_read, i14 %database_buff_4_addr"   --->   Operation 415 'store' 'store_ln0' <Predicate = (!exitcond3044 & empty_18 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_8 : Operation 416 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop141.split4489"   --->   Operation 416 'br' 'br_ln0' <Predicate = (!exitcond3044 & empty_18 == 4)> <Delay = 0.00>
ST_8 : Operation 417 [1/1] (3.25ns)   --->   "%store_ln0 = store i8 %database_read, i14 %database_buff_3_addr"   --->   Operation 417 'store' 'store_ln0' <Predicate = (!exitcond3044 & empty_18 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_8 : Operation 418 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop141.split4489"   --->   Operation 418 'br' 'br_ln0' <Predicate = (!exitcond3044 & empty_18 == 3)> <Delay = 0.00>
ST_8 : Operation 419 [1/1] (3.25ns)   --->   "%store_ln0 = store i8 %database_read, i14 %database_buff_2_addr"   --->   Operation 419 'store' 'store_ln0' <Predicate = (!exitcond3044 & empty_18 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_8 : Operation 420 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop141.split4489"   --->   Operation 420 'br' 'br_ln0' <Predicate = (!exitcond3044 & empty_18 == 2)> <Delay = 0.00>
ST_8 : Operation 421 [1/1] (3.25ns)   --->   "%store_ln0 = store i8 %database_read, i14 %database_buff_1_addr"   --->   Operation 421 'store' 'store_ln0' <Predicate = (!exitcond3044 & empty_18 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_8 : Operation 422 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop141.split4489"   --->   Operation 422 'br' 'br_ln0' <Predicate = (!exitcond3044 & empty_18 == 1)> <Delay = 0.00>
ST_8 : Operation 423 [1/1] (3.25ns)   --->   "%store_ln0 = store i8 %database_read, i14 %database_buff_0_addr"   --->   Operation 423 'store' 'store_ln0' <Predicate = (!exitcond3044 & empty_18 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_8 : Operation 424 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop141.split4489"   --->   Operation 424 'br' 'br_ln0' <Predicate = (!exitcond3044 & empty_18 == 0)> <Delay = 0.00>
ST_8 : Operation 425 [1/1] (3.25ns)   --->   "%store_ln0 = store i8 %database_read, i14 %database_buff_7_addr"   --->   Operation 425 'store' 'store_ln0' <Predicate = (!exitcond3044 & empty_18 == 7)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_8 : Operation 426 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop141.split4489"   --->   Operation 426 'br' 'br_ln0' <Predicate = (!exitcond3044 & empty_18 == 7)> <Delay = 0.00>
ST_8 : Operation 427 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop141"   --->   Operation 427 'br' 'br_ln0' <Predicate = (!exitcond3044)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.32>
ST_9 : Operation 428 [1/1] (0.00ns)   --->   "%querry_buff_7_addr_1 = getelementptr i8 %querry_buff_7, i64 0, i64 3"   --->   Operation 428 'getelementptr' 'querry_buff_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 429 [2/2] (2.32ns)   --->   "%querry_buff_7_load = load i2 %querry_buff_7_addr_1"   --->   Operation 429 'load' 'querry_buff_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_9 : Operation 430 [1/1] (0.00ns)   --->   "%querry_buff_6_addr_1 = getelementptr i8 %querry_buff_6, i64 0, i64 3"   --->   Operation 430 'getelementptr' 'querry_buff_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 431 [2/2] (2.32ns)   --->   "%querry_buff_6_load = load i2 %querry_buff_6_addr_1"   --->   Operation 431 'load' 'querry_buff_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_9 : Operation 432 [1/1] (0.00ns)   --->   "%querry_buff_5_addr_1 = getelementptr i8 %querry_buff_5, i64 0, i64 3"   --->   Operation 432 'getelementptr' 'querry_buff_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 433 [2/2] (2.32ns)   --->   "%querry_buff_5_load = load i2 %querry_buff_5_addr_1"   --->   Operation 433 'load' 'querry_buff_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_9 : Operation 434 [1/1] (0.00ns)   --->   "%querry_buff_4_addr_1 = getelementptr i8 %querry_buff_4, i64 0, i64 3"   --->   Operation 434 'getelementptr' 'querry_buff_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 435 [2/2] (2.32ns)   --->   "%querry_buff_4_load = load i2 %querry_buff_4_addr_1"   --->   Operation 435 'load' 'querry_buff_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_9 : Operation 436 [1/1] (0.00ns)   --->   "%querry_buff_3_addr_1 = getelementptr i8 %querry_buff_3, i64 0, i64 3"   --->   Operation 436 'getelementptr' 'querry_buff_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 437 [2/2] (2.32ns)   --->   "%querry_buff_3_load = load i2 %querry_buff_3_addr_1"   --->   Operation 437 'load' 'querry_buff_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_9 : Operation 438 [1/1] (0.00ns)   --->   "%querry_buff_2_addr_1 = getelementptr i8 %querry_buff_2, i64 0, i64 3"   --->   Operation 438 'getelementptr' 'querry_buff_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 439 [2/2] (2.32ns)   --->   "%querry_buff_2_load = load i2 %querry_buff_2_addr_1"   --->   Operation 439 'load' 'querry_buff_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_9 : Operation 440 [1/1] (0.00ns)   --->   "%querry_buff_1_addr_1 = getelementptr i8 %querry_buff_1, i64 0, i64 3"   --->   Operation 440 'getelementptr' 'querry_buff_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 441 [2/2] (2.32ns)   --->   "%querry_buff_1_load = load i2 %querry_buff_1_addr_1"   --->   Operation 441 'load' 'querry_buff_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_9 : Operation 442 [1/1] (0.00ns)   --->   "%querry_buff_0_addr_2 = getelementptr i8 %querry_buff_0, i64 0, i64 3"   --->   Operation 442 'getelementptr' 'querry_buff_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 443 [2/2] (2.32ns)   --->   "%querry_buff_0_load = load i2 %querry_buff_0_addr_2"   --->   Operation 443 'load' 'querry_buff_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_9 : Operation 444 [1/1] (0.00ns)   --->   "%querry_buff_7_addr_2 = getelementptr i8 %querry_buff_7, i64 0, i64 2"   --->   Operation 444 'getelementptr' 'querry_buff_7_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 445 [2/2] (2.32ns)   --->   "%querry_buff_7_load_1 = load i2 %querry_buff_7_addr_2"   --->   Operation 445 'load' 'querry_buff_7_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_9 : Operation 446 [1/1] (0.00ns)   --->   "%querry_buff_6_addr_2 = getelementptr i8 %querry_buff_6, i64 0, i64 2"   --->   Operation 446 'getelementptr' 'querry_buff_6_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 447 [2/2] (2.32ns)   --->   "%querry_buff_6_load_1 = load i2 %querry_buff_6_addr_2"   --->   Operation 447 'load' 'querry_buff_6_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_9 : Operation 448 [1/1] (0.00ns)   --->   "%querry_buff_5_addr_2 = getelementptr i8 %querry_buff_5, i64 0, i64 2"   --->   Operation 448 'getelementptr' 'querry_buff_5_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 449 [2/2] (2.32ns)   --->   "%querry_buff_5_load_1 = load i2 %querry_buff_5_addr_2"   --->   Operation 449 'load' 'querry_buff_5_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_9 : Operation 450 [1/1] (0.00ns)   --->   "%querry_buff_4_addr_2 = getelementptr i8 %querry_buff_4, i64 0, i64 2"   --->   Operation 450 'getelementptr' 'querry_buff_4_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 451 [2/2] (2.32ns)   --->   "%querry_buff_4_load_1 = load i2 %querry_buff_4_addr_2"   --->   Operation 451 'load' 'querry_buff_4_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_9 : Operation 452 [1/1] (0.00ns)   --->   "%querry_buff_3_addr_2 = getelementptr i8 %querry_buff_3, i64 0, i64 2"   --->   Operation 452 'getelementptr' 'querry_buff_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 453 [2/2] (2.32ns)   --->   "%querry_buff_3_load_1 = load i2 %querry_buff_3_addr_2"   --->   Operation 453 'load' 'querry_buff_3_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_9 : Operation 454 [1/1] (0.00ns)   --->   "%querry_buff_2_addr_2 = getelementptr i8 %querry_buff_2, i64 0, i64 2"   --->   Operation 454 'getelementptr' 'querry_buff_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 455 [2/2] (2.32ns)   --->   "%querry_buff_2_load_1 = load i2 %querry_buff_2_addr_2"   --->   Operation 455 'load' 'querry_buff_2_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_9 : Operation 456 [1/1] (0.00ns)   --->   "%querry_buff_1_addr_2 = getelementptr i8 %querry_buff_1, i64 0, i64 2"   --->   Operation 456 'getelementptr' 'querry_buff_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 457 [2/2] (2.32ns)   --->   "%querry_buff_1_load_1 = load i2 %querry_buff_1_addr_2"   --->   Operation 457 'load' 'querry_buff_1_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_9 : Operation 458 [1/1] (0.00ns)   --->   "%querry_buff_0_addr_3 = getelementptr i8 %querry_buff_0, i64 0, i64 2"   --->   Operation 458 'getelementptr' 'querry_buff_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 459 [2/2] (2.32ns)   --->   "%querry_buff_0_load_1 = load i2 %querry_buff_0_addr_3"   --->   Operation 459 'load' 'querry_buff_0_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_9 : Operation 460 [1/1] (0.00ns)   --->   "%querry_buff_7_addr_3 = getelementptr i8 %querry_buff_7, i64 0, i64 1"   --->   Operation 460 'getelementptr' 'querry_buff_7_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 461 [2/2] (2.32ns)   --->   "%querry_buff_7_load_2 = load i2 %querry_buff_7_addr_3"   --->   Operation 461 'load' 'querry_buff_7_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_9 : Operation 462 [1/1] (0.00ns)   --->   "%querry_buff_6_addr_3 = getelementptr i8 %querry_buff_6, i64 0, i64 1"   --->   Operation 462 'getelementptr' 'querry_buff_6_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 463 [2/2] (2.32ns)   --->   "%querry_buff_6_load_2 = load i2 %querry_buff_6_addr_3"   --->   Operation 463 'load' 'querry_buff_6_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_9 : Operation 464 [1/1] (0.00ns)   --->   "%querry_buff_5_addr_3 = getelementptr i8 %querry_buff_5, i64 0, i64 1"   --->   Operation 464 'getelementptr' 'querry_buff_5_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 465 [2/2] (2.32ns)   --->   "%querry_buff_5_load_2 = load i2 %querry_buff_5_addr_3"   --->   Operation 465 'load' 'querry_buff_5_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_9 : Operation 466 [1/1] (0.00ns)   --->   "%querry_buff_4_addr_3 = getelementptr i8 %querry_buff_4, i64 0, i64 1"   --->   Operation 466 'getelementptr' 'querry_buff_4_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 467 [2/2] (2.32ns)   --->   "%querry_buff_4_load_2 = load i2 %querry_buff_4_addr_3"   --->   Operation 467 'load' 'querry_buff_4_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_9 : Operation 468 [1/1] (0.00ns)   --->   "%querry_buff_3_addr_3 = getelementptr i8 %querry_buff_3, i64 0, i64 1"   --->   Operation 468 'getelementptr' 'querry_buff_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 469 [2/2] (2.32ns)   --->   "%querry_buff_3_load_2 = load i2 %querry_buff_3_addr_3"   --->   Operation 469 'load' 'querry_buff_3_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_9 : Operation 470 [1/1] (0.00ns)   --->   "%querry_buff_2_addr_3 = getelementptr i8 %querry_buff_2, i64 0, i64 1"   --->   Operation 470 'getelementptr' 'querry_buff_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 471 [2/2] (2.32ns)   --->   "%querry_buff_2_load_2 = load i2 %querry_buff_2_addr_3"   --->   Operation 471 'load' 'querry_buff_2_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_9 : Operation 472 [1/1] (0.00ns)   --->   "%querry_buff_1_addr_3 = getelementptr i8 %querry_buff_1, i64 0, i64 1"   --->   Operation 472 'getelementptr' 'querry_buff_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 473 [2/2] (2.32ns)   --->   "%querry_buff_1_load_2 = load i2 %querry_buff_1_addr_3"   --->   Operation 473 'load' 'querry_buff_1_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_9 : Operation 474 [1/1] (0.00ns)   --->   "%querry_buff_0_addr_4 = getelementptr i8 %querry_buff_0, i64 0, i64 1"   --->   Operation 474 'getelementptr' 'querry_buff_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 475 [2/2] (2.32ns)   --->   "%querry_buff_0_load_2 = load i2 %querry_buff_0_addr_4"   --->   Operation 475 'load' 'querry_buff_0_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_9 : Operation 476 [1/1] (0.00ns)   --->   "%querry_buff_7_addr_4 = getelementptr i8 %querry_buff_7, i64 0, i64 0"   --->   Operation 476 'getelementptr' 'querry_buff_7_addr_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 477 [2/2] (2.32ns)   --->   "%querry_buff_7_load_3 = load i2 %querry_buff_7_addr_4"   --->   Operation 477 'load' 'querry_buff_7_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_9 : Operation 478 [1/1] (0.00ns)   --->   "%querry_buff_6_addr_4 = getelementptr i8 %querry_buff_6, i64 0, i64 0"   --->   Operation 478 'getelementptr' 'querry_buff_6_addr_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 479 [2/2] (2.32ns)   --->   "%querry_buff_6_load_3 = load i2 %querry_buff_6_addr_4"   --->   Operation 479 'load' 'querry_buff_6_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_9 : Operation 480 [1/1] (0.00ns)   --->   "%querry_buff_5_addr_4 = getelementptr i8 %querry_buff_5, i64 0, i64 0"   --->   Operation 480 'getelementptr' 'querry_buff_5_addr_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 481 [2/2] (2.32ns)   --->   "%querry_buff_5_load_3 = load i2 %querry_buff_5_addr_4"   --->   Operation 481 'load' 'querry_buff_5_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_9 : Operation 482 [1/1] (0.00ns)   --->   "%querry_buff_4_addr_4 = getelementptr i8 %querry_buff_4, i64 0, i64 0"   --->   Operation 482 'getelementptr' 'querry_buff_4_addr_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 483 [2/2] (2.32ns)   --->   "%querry_buff_4_load_3 = load i2 %querry_buff_4_addr_4"   --->   Operation 483 'load' 'querry_buff_4_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_9 : Operation 484 [1/1] (0.00ns)   --->   "%querry_buff_3_addr_4 = getelementptr i8 %querry_buff_3, i64 0, i64 0"   --->   Operation 484 'getelementptr' 'querry_buff_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 485 [2/2] (2.32ns)   --->   "%querry_buff_3_load_3 = load i2 %querry_buff_3_addr_4"   --->   Operation 485 'load' 'querry_buff_3_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_9 : Operation 486 [1/1] (0.00ns)   --->   "%querry_buff_2_addr_4 = getelementptr i8 %querry_buff_2, i64 0, i64 0"   --->   Operation 486 'getelementptr' 'querry_buff_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 487 [2/2] (2.32ns)   --->   "%querry_buff_2_load_3 = load i2 %querry_buff_2_addr_4"   --->   Operation 487 'load' 'querry_buff_2_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_9 : Operation 488 [1/1] (0.00ns)   --->   "%querry_buff_1_addr_4 = getelementptr i8 %querry_buff_1, i64 0, i64 0"   --->   Operation 488 'getelementptr' 'querry_buff_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 489 [2/2] (2.32ns)   --->   "%querry_buff_1_load_3 = load i2 %querry_buff_1_addr_4"   --->   Operation 489 'load' 'querry_buff_1_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_9 : Operation 490 [2/2] (2.32ns)   --->   "%querry_buff_0_load_3 = load i2 %querry_buff_0_addr" [lsal_first/lsal.cpp:21]   --->   Operation 490 'load' 'querry_buff_0_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 491 [1/2] (2.32ns)   --->   "%querry_buff_7_load = load i2 %querry_buff_7_addr_1"   --->   Operation 491 'load' 'querry_buff_7_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_10 : Operation 492 [1/2] (2.32ns)   --->   "%querry_buff_6_load = load i2 %querry_buff_6_addr_1"   --->   Operation 492 'load' 'querry_buff_6_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_10 : Operation 493 [1/2] (2.32ns)   --->   "%querry_buff_5_load = load i2 %querry_buff_5_addr_1"   --->   Operation 493 'load' 'querry_buff_5_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_10 : Operation 494 [1/2] (2.32ns)   --->   "%querry_buff_4_load = load i2 %querry_buff_4_addr_1"   --->   Operation 494 'load' 'querry_buff_4_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_10 : Operation 495 [1/2] (2.32ns)   --->   "%querry_buff_3_load = load i2 %querry_buff_3_addr_1"   --->   Operation 495 'load' 'querry_buff_3_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_10 : Operation 496 [1/2] (2.32ns)   --->   "%querry_buff_2_load = load i2 %querry_buff_2_addr_1"   --->   Operation 496 'load' 'querry_buff_2_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_10 : Operation 497 [1/2] (2.32ns)   --->   "%querry_buff_1_load = load i2 %querry_buff_1_addr_1"   --->   Operation 497 'load' 'querry_buff_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_10 : Operation 498 [1/2] (2.32ns)   --->   "%querry_buff_0_load = load i2 %querry_buff_0_addr_2"   --->   Operation 498 'load' 'querry_buff_0_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_10 : Operation 499 [1/2] (2.32ns)   --->   "%querry_buff_7_load_1 = load i2 %querry_buff_7_addr_2"   --->   Operation 499 'load' 'querry_buff_7_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_10 : Operation 500 [1/2] (2.32ns)   --->   "%querry_buff_6_load_1 = load i2 %querry_buff_6_addr_2"   --->   Operation 500 'load' 'querry_buff_6_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_10 : Operation 501 [1/2] (2.32ns)   --->   "%querry_buff_5_load_1 = load i2 %querry_buff_5_addr_2"   --->   Operation 501 'load' 'querry_buff_5_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_10 : Operation 502 [1/2] (2.32ns)   --->   "%querry_buff_4_load_1 = load i2 %querry_buff_4_addr_2"   --->   Operation 502 'load' 'querry_buff_4_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_10 : Operation 503 [1/2] (2.32ns)   --->   "%querry_buff_3_load_1 = load i2 %querry_buff_3_addr_2"   --->   Operation 503 'load' 'querry_buff_3_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_10 : Operation 504 [1/2] (2.32ns)   --->   "%querry_buff_2_load_1 = load i2 %querry_buff_2_addr_2"   --->   Operation 504 'load' 'querry_buff_2_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_10 : Operation 505 [1/2] (2.32ns)   --->   "%querry_buff_1_load_1 = load i2 %querry_buff_1_addr_2"   --->   Operation 505 'load' 'querry_buff_1_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_10 : Operation 506 [1/2] (2.32ns)   --->   "%querry_buff_0_load_1 = load i2 %querry_buff_0_addr_3"   --->   Operation 506 'load' 'querry_buff_0_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_10 : Operation 507 [1/2] (2.32ns)   --->   "%querry_buff_7_load_2 = load i2 %querry_buff_7_addr_3"   --->   Operation 507 'load' 'querry_buff_7_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_10 : Operation 508 [1/2] (2.32ns)   --->   "%querry_buff_6_load_2 = load i2 %querry_buff_6_addr_3"   --->   Operation 508 'load' 'querry_buff_6_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_10 : Operation 509 [1/2] (2.32ns)   --->   "%querry_buff_5_load_2 = load i2 %querry_buff_5_addr_3"   --->   Operation 509 'load' 'querry_buff_5_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_10 : Operation 510 [1/2] (2.32ns)   --->   "%querry_buff_4_load_2 = load i2 %querry_buff_4_addr_3"   --->   Operation 510 'load' 'querry_buff_4_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_10 : Operation 511 [1/2] (2.32ns)   --->   "%querry_buff_3_load_2 = load i2 %querry_buff_3_addr_3"   --->   Operation 511 'load' 'querry_buff_3_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_10 : Operation 512 [1/2] (2.32ns)   --->   "%querry_buff_2_load_2 = load i2 %querry_buff_2_addr_3"   --->   Operation 512 'load' 'querry_buff_2_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_10 : Operation 513 [1/2] (2.32ns)   --->   "%querry_buff_1_load_2 = load i2 %querry_buff_1_addr_3"   --->   Operation 513 'load' 'querry_buff_1_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_10 : Operation 514 [1/2] (2.32ns)   --->   "%querry_buff_0_load_2 = load i2 %querry_buff_0_addr_4"   --->   Operation 514 'load' 'querry_buff_0_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_10 : Operation 515 [1/2] (2.32ns)   --->   "%querry_buff_7_load_3 = load i2 %querry_buff_7_addr_4"   --->   Operation 515 'load' 'querry_buff_7_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_10 : Operation 516 [1/2] (2.32ns)   --->   "%querry_buff_6_load_3 = load i2 %querry_buff_6_addr_4"   --->   Operation 516 'load' 'querry_buff_6_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_10 : Operation 517 [1/2] (2.32ns)   --->   "%querry_buff_5_load_3 = load i2 %querry_buff_5_addr_4"   --->   Operation 517 'load' 'querry_buff_5_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_10 : Operation 518 [1/2] (2.32ns)   --->   "%querry_buff_4_load_3 = load i2 %querry_buff_4_addr_4"   --->   Operation 518 'load' 'querry_buff_4_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_10 : Operation 519 [1/2] (2.32ns)   --->   "%querry_buff_3_load_3 = load i2 %querry_buff_3_addr_4"   --->   Operation 519 'load' 'querry_buff_3_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_10 : Operation 520 [1/2] (2.32ns)   --->   "%querry_buff_2_load_3 = load i2 %querry_buff_2_addr_4"   --->   Operation 520 'load' 'querry_buff_2_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_10 : Operation 521 [1/2] (2.32ns)   --->   "%querry_buff_1_load_3 = load i2 %querry_buff_1_addr_4"   --->   Operation 521 'load' 'querry_buff_1_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_10 : Operation 522 [1/2] (2.32ns)   --->   "%querry_buff_0_load_3 = load i2 %querry_buff_0_addr" [lsal_first/lsal.cpp:21]   --->   Operation 522 'load' 'querry_buff_0_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 4> <RAM>
ST_10 : Operation 523 [1/1] (1.58ns)   --->   "%br_ln34 = br void" [lsal_first/lsal.cpp:34]   --->   Operation 523 'br' 'br_ln34' <Predicate = true> <Delay = 1.58>

State 11 <SV = 10> <Delay = 3.25>
ST_11 : Operation 524 [1/1] (0.00ns)   --->   "%diag_array_1_32 = phi i16 %diag_array_2_32_0_load, void %memcpy-split140, i16 0, void %load-store-loop138.split.0"   --->   Operation 524 'phi' 'diag_array_1_32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 525 [1/1] (0.00ns)   --->   "%diag_array_1_31 = phi i16 %diag_array_2_31_0_load, void %memcpy-split140, i16 %diag_array_2_31, void %load-store-loop138.split.0"   --->   Operation 525 'phi' 'diag_array_1_31' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 526 [1/1] (0.00ns)   --->   "%diag_array_1_30 = phi i16 %diag_array_2_30_0_load, void %memcpy-split140, i16 %diag_array_2_30, void %load-store-loop138.split.0"   --->   Operation 526 'phi' 'diag_array_1_30' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 527 [1/1] (0.00ns)   --->   "%diag_array_1_29 = phi i16 %diag_array_2_29_0_load, void %memcpy-split140, i16 %diag_array_2_29, void %load-store-loop138.split.0"   --->   Operation 527 'phi' 'diag_array_1_29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 528 [1/1] (0.00ns)   --->   "%diag_array_1_28 = phi i16 %diag_array_2_28_0_load, void %memcpy-split140, i16 %diag_array_2_28, void %load-store-loop138.split.0"   --->   Operation 528 'phi' 'diag_array_1_28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 529 [1/1] (0.00ns)   --->   "%diag_array_1_27 = phi i16 %diag_array_2_27_0_load, void %memcpy-split140, i16 %diag_array_2_27, void %load-store-loop138.split.0"   --->   Operation 529 'phi' 'diag_array_1_27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 530 [1/1] (0.00ns)   --->   "%diag_array_1_26 = phi i16 %diag_array_2_26_0_load, void %memcpy-split140, i16 %diag_array_2_26, void %load-store-loop138.split.0"   --->   Operation 530 'phi' 'diag_array_1_26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 531 [1/1] (0.00ns)   --->   "%diag_array_1_25 = phi i16 %diag_array_2_25_0_load, void %memcpy-split140, i16 %diag_array_2_25, void %load-store-loop138.split.0"   --->   Operation 531 'phi' 'diag_array_1_25' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 532 [1/1] (0.00ns)   --->   "%diag_array_1_24 = phi i16 %diag_array_2_24_0_load, void %memcpy-split140, i16 %diag_array_2_24, void %load-store-loop138.split.0"   --->   Operation 532 'phi' 'diag_array_1_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 533 [1/1] (0.00ns)   --->   "%diag_array_1_23 = phi i16 %diag_array_2_23_0_load, void %memcpy-split140, i16 %diag_array_2_23, void %load-store-loop138.split.0"   --->   Operation 533 'phi' 'diag_array_1_23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 534 [1/1] (0.00ns)   --->   "%diag_array_1_22 = phi i16 %diag_array_2_22_0_load, void %memcpy-split140, i16 %diag_array_2_22, void %load-store-loop138.split.0"   --->   Operation 534 'phi' 'diag_array_1_22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 535 [1/1] (0.00ns)   --->   "%diag_array_1_21 = phi i16 %diag_array_2_21_0_load, void %memcpy-split140, i16 %diag_array_2_21, void %load-store-loop138.split.0"   --->   Operation 535 'phi' 'diag_array_1_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 536 [1/1] (0.00ns)   --->   "%diag_array_1_20 = phi i16 %diag_array_2_20_0_load, void %memcpy-split140, i16 %diag_array_2_20, void %load-store-loop138.split.0"   --->   Operation 536 'phi' 'diag_array_1_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 537 [1/1] (0.00ns)   --->   "%diag_array_1_19 = phi i16 %diag_array_2_19_0_load, void %memcpy-split140, i16 %diag_array_2_19, void %load-store-loop138.split.0"   --->   Operation 537 'phi' 'diag_array_1_19' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 538 [1/1] (0.00ns)   --->   "%diag_array_1_18 = phi i16 %diag_array_2_18_0_load, void %memcpy-split140, i16 %diag_array_2_18, void %load-store-loop138.split.0"   --->   Operation 538 'phi' 'diag_array_1_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 539 [1/1] (0.00ns)   --->   "%diag_array_1_17 = phi i16 %diag_array_2_17_0_load, void %memcpy-split140, i16 %diag_array_2_17, void %load-store-loop138.split.0"   --->   Operation 539 'phi' 'diag_array_1_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 540 [1/1] (0.00ns)   --->   "%diag_array_1_16 = phi i16 %diag_array_2_16_0_load, void %memcpy-split140, i16 %diag_array_2_16, void %load-store-loop138.split.0"   --->   Operation 540 'phi' 'diag_array_1_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 541 [1/1] (0.00ns)   --->   "%diag_array_1_15 = phi i16 %diag_array_2_15_0_load, void %memcpy-split140, i16 %diag_array_2_15, void %load-store-loop138.split.0"   --->   Operation 541 'phi' 'diag_array_1_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 542 [1/1] (0.00ns)   --->   "%diag_array_1_14 = phi i16 %diag_array_2_14_0_load, void %memcpy-split140, i16 %diag_array_2_14, void %load-store-loop138.split.0"   --->   Operation 542 'phi' 'diag_array_1_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 543 [1/1] (0.00ns)   --->   "%diag_array_1_13 = phi i16 %diag_array_2_13_0_load, void %memcpy-split140, i16 %diag_array_2_13, void %load-store-loop138.split.0"   --->   Operation 543 'phi' 'diag_array_1_13' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 544 [1/1] (0.00ns)   --->   "%diag_array_1_12 = phi i16 %diag_array_2_12_0_load, void %memcpy-split140, i16 %diag_array_2_12, void %load-store-loop138.split.0"   --->   Operation 544 'phi' 'diag_array_1_12' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 545 [1/1] (0.00ns)   --->   "%diag_array_1_11 = phi i16 %diag_array_2_11_0_load, void %memcpy-split140, i16 %diag_array_2_11, void %load-store-loop138.split.0"   --->   Operation 545 'phi' 'diag_array_1_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 546 [1/1] (0.00ns)   --->   "%diag_array_1_10 = phi i16 %diag_array_2_10_0_load, void %memcpy-split140, i16 %diag_array_2_10, void %load-store-loop138.split.0"   --->   Operation 546 'phi' 'diag_array_1_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 547 [1/1] (0.00ns)   --->   "%diag_array_1_9 = phi i16 %diag_array_2_9_0_load, void %memcpy-split140, i16 %diag_array_2_9, void %load-store-loop138.split.0"   --->   Operation 547 'phi' 'diag_array_1_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 548 [1/1] (0.00ns)   --->   "%diag_array_1_8 = phi i16 %diag_array_2_8_0_load, void %memcpy-split140, i16 %diag_array_2_8, void %load-store-loop138.split.0"   --->   Operation 548 'phi' 'diag_array_1_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 549 [1/1] (0.00ns)   --->   "%diag_array_1_7 = phi i16 %diag_array_2_7_0_load, void %memcpy-split140, i16 %diag_array_2_7, void %load-store-loop138.split.0"   --->   Operation 549 'phi' 'diag_array_1_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 550 [1/1] (0.00ns)   --->   "%diag_array_1_6 = phi i16 %diag_array_2_6_0_load, void %memcpy-split140, i16 %diag_array_2_6, void %load-store-loop138.split.0"   --->   Operation 550 'phi' 'diag_array_1_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 551 [1/1] (0.00ns)   --->   "%diag_array_1_5 = phi i16 %diag_array_2_5_0_load, void %memcpy-split140, i16 %diag_array_2_5, void %load-store-loop138.split.0"   --->   Operation 551 'phi' 'diag_array_1_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 552 [1/1] (0.00ns)   --->   "%diag_array_1_4 = phi i16 %diag_array_2_4_0_load, void %memcpy-split140, i16 %diag_array_2_4, void %load-store-loop138.split.0"   --->   Operation 552 'phi' 'diag_array_1_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 553 [1/1] (0.00ns)   --->   "%diag_array_1_3 = phi i16 %diag_array_2_3_0_load, void %memcpy-split140, i16 %diag_array_2_3, void %load-store-loop138.split.0"   --->   Operation 553 'phi' 'diag_array_1_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 554 [1/1] (0.00ns)   --->   "%diag_array_1_2 = phi i16 %diag_array_2_2_0_load, void %memcpy-split140, i16 %diag_array_2_2, void %load-store-loop138.split.0"   --->   Operation 554 'phi' 'diag_array_1_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 555 [1/1] (0.00ns)   --->   "%diag_array_1_1 = phi i16 %diag_array_2_1_0_load, void %memcpy-split140, i16 %max_value_159, void %load-store-loop138.split.0"   --->   Operation 555 'phi' 'diag_array_1_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 556 [1/1] (0.00ns)   --->   "%diag_array_2_0_2 = phi i16 %diag_array_2_0_0_load, void %memcpy-split140, i16 %max_value, void %load-store-loop138.split.0"   --->   Operation 556 'phi' 'diag_array_2_0_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 557 [1/1] (0.00ns)   --->   "%diag_array_1_32_2 = phi i16 %diag_array_1_32_0_load, void %memcpy-split140, i16 %diag_array_1_32, void %load-store-loop138.split.0"   --->   Operation 557 'phi' 'diag_array_1_32_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 558 [1/1] (0.00ns)   --->   "%diag_array_1_28_2 = phi i16 %diag_array_1_28_0_load, void %memcpy-split140, i16 %diag_array_1_28, void %load-store-loop138.split.0"   --->   Operation 558 'phi' 'diag_array_1_28_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 559 [1/1] (0.00ns)   --->   "%diag_array_1_27_2 = phi i16 %diag_array_1_27_0_load, void %memcpy-split140, i16 %diag_array_1_27, void %load-store-loop138.split.0"   --->   Operation 559 'phi' 'diag_array_1_27_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 560 [1/1] (0.00ns)   --->   "%diag_array_1_26_2 = phi i16 %diag_array_1_26_0_load, void %memcpy-split140, i16 %diag_array_1_26, void %load-store-loop138.split.0"   --->   Operation 560 'phi' 'diag_array_1_26_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 561 [1/1] (0.00ns)   --->   "%diag_array_1_25_2 = phi i16 %diag_array_1_25_0_load, void %memcpy-split140, i16 %diag_array_1_25, void %load-store-loop138.split.0"   --->   Operation 561 'phi' 'diag_array_1_25_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 562 [1/1] (0.00ns)   --->   "%diag_array_1_24_2 = phi i16 %diag_array_1_24_0_load, void %memcpy-split140, i16 %diag_array_1_24, void %load-store-loop138.split.0"   --->   Operation 562 'phi' 'diag_array_1_24_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 563 [1/1] (0.00ns)   --->   "%diag_array_1_23_2 = phi i16 %diag_array_1_23_0_load, void %memcpy-split140, i16 %diag_array_1_23, void %load-store-loop138.split.0"   --->   Operation 563 'phi' 'diag_array_1_23_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 564 [1/1] (0.00ns)   --->   "%diag_array_1_22_2 = phi i16 %diag_array_1_22_0_load, void %memcpy-split140, i16 %diag_array_1_22, void %load-store-loop138.split.0"   --->   Operation 564 'phi' 'diag_array_1_22_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 565 [1/1] (0.00ns)   --->   "%diag_array_1_21_2 = phi i16 %diag_array_1_21_0_load, void %memcpy-split140, i16 %diag_array_1_21, void %load-store-loop138.split.0"   --->   Operation 565 'phi' 'diag_array_1_21_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 566 [1/1] (0.00ns)   --->   "%diag_array_1_20_2 = phi i16 %diag_array_1_20_0_load, void %memcpy-split140, i16 %diag_array_1_20, void %load-store-loop138.split.0"   --->   Operation 566 'phi' 'diag_array_1_20_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 567 [1/1] (0.00ns)   --->   "%diag_array_1_19_2 = phi i16 %diag_array_1_19_0_load, void %memcpy-split140, i16 %diag_array_1_19, void %load-store-loop138.split.0"   --->   Operation 567 'phi' 'diag_array_1_19_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 568 [1/1] (0.00ns)   --->   "%diag_array_1_18_2 = phi i16 %diag_array_1_18_0_load, void %memcpy-split140, i16 %diag_array_1_18, void %load-store-loop138.split.0"   --->   Operation 568 'phi' 'diag_array_1_18_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 569 [1/1] (0.00ns)   --->   "%diag_array_1_17_2 = phi i16 %diag_array_1_17_0_load, void %memcpy-split140, i16 %diag_array_1_17, void %load-store-loop138.split.0"   --->   Operation 569 'phi' 'diag_array_1_17_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 570 [1/1] (0.00ns)   --->   "%diag_array_1_16_2 = phi i16 %diag_array_1_16_0_load, void %memcpy-split140, i16 %diag_array_1_16, void %load-store-loop138.split.0"   --->   Operation 570 'phi' 'diag_array_1_16_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 571 [1/1] (0.00ns)   --->   "%diag_array_1_15_2 = phi i16 %diag_array_1_15_0_load, void %memcpy-split140, i16 %diag_array_1_15, void %load-store-loop138.split.0"   --->   Operation 571 'phi' 'diag_array_1_15_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 572 [1/1] (0.00ns)   --->   "%diag_array_1_14_2 = phi i16 %diag_array_1_14_0_load, void %memcpy-split140, i16 %diag_array_1_14, void %load-store-loop138.split.0"   --->   Operation 572 'phi' 'diag_array_1_14_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 573 [1/1] (0.00ns)   --->   "%diag_array_1_13_2 = phi i16 %diag_array_1_13_0_load, void %memcpy-split140, i16 %diag_array_1_13, void %load-store-loop138.split.0"   --->   Operation 573 'phi' 'diag_array_1_13_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 574 [1/1] (0.00ns)   --->   "%diag_array_1_12_2 = phi i16 %diag_array_1_12_0_load, void %memcpy-split140, i16 %diag_array_1_12, void %load-store-loop138.split.0"   --->   Operation 574 'phi' 'diag_array_1_12_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 575 [1/1] (0.00ns)   --->   "%diag_array_1_11_2 = phi i16 %diag_array_1_11_0_load, void %memcpy-split140, i16 %diag_array_1_11, void %load-store-loop138.split.0"   --->   Operation 575 'phi' 'diag_array_1_11_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 576 [1/1] (0.00ns)   --->   "%diag_array_1_10_2 = phi i16 %diag_array_1_10_0_load, void %memcpy-split140, i16 %diag_array_1_10, void %load-store-loop138.split.0"   --->   Operation 576 'phi' 'diag_array_1_10_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 577 [1/1] (0.00ns)   --->   "%diag_array_1_9_2 = phi i16 %diag_array_1_9_0_load, void %memcpy-split140, i16 %diag_array_1_9, void %load-store-loop138.split.0"   --->   Operation 577 'phi' 'diag_array_1_9_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 578 [1/1] (0.00ns)   --->   "%diag_array_1_8_2 = phi i16 %diag_array_1_8_0_load, void %memcpy-split140, i16 %diag_array_1_8, void %load-store-loop138.split.0"   --->   Operation 578 'phi' 'diag_array_1_8_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 579 [1/1] (0.00ns)   --->   "%diag_array_1_7_2 = phi i16 %diag_array_1_7_0_load, void %memcpy-split140, i16 %diag_array_1_7, void %load-store-loop138.split.0"   --->   Operation 579 'phi' 'diag_array_1_7_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 580 [1/1] (0.00ns)   --->   "%diag_array_1_6_2 = phi i16 %diag_array_1_6_0_load, void %memcpy-split140, i16 %diag_array_1_6, void %load-store-loop138.split.0"   --->   Operation 580 'phi' 'diag_array_1_6_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 581 [1/1] (0.00ns)   --->   "%diag_array_1_5_2 = phi i16 %diag_array_1_5_0_load, void %memcpy-split140, i16 %diag_array_1_5, void %load-store-loop138.split.0"   --->   Operation 581 'phi' 'diag_array_1_5_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 582 [1/1] (0.00ns)   --->   "%diag_array_1_4_2 = phi i16 %diag_array_1_4_0_load, void %memcpy-split140, i16 %diag_array_1_4, void %load-store-loop138.split.0"   --->   Operation 582 'phi' 'diag_array_1_4_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 583 [1/1] (0.00ns)   --->   "%diag_array_1_3_2 = phi i16 %diag_array_1_3_0_load, void %memcpy-split140, i16 %diag_array_1_3, void %load-store-loop138.split.0"   --->   Operation 583 'phi' 'diag_array_1_3_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 584 [1/1] (0.00ns)   --->   "%diag_array_1_2_2 = phi i16 %diag_array_1_2_0_load, void %memcpy-split140, i16 %diag_array_1_2, void %load-store-loop138.split.0"   --->   Operation 584 'phi' 'diag_array_1_2_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 585 [1/1] (0.00ns)   --->   "%diag_array_1_1_2 = phi i16 %diag_array_1_1_0_load, void %memcpy-split140, i16 %diag_array_1_1, void %load-store-loop138.split.0"   --->   Operation 585 'phi' 'diag_array_1_1_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 586 [1/1] (0.00ns)   --->   "%k = phi i17 0, void %memcpy-split140, i17 %add_ln38, void %load-store-loop138.split.0" [lsal_first/lsal.cpp:70]   --->   Operation 586 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 587 [1/1] (2.43ns)   --->   "%icmp_ln34 = icmp_eq  i17 %k, i17 65567" [lsal_first/lsal.cpp:34]   --->   Operation 587 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 588 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %icmp_ln34, void %.split, void" [lsal_first/lsal.cpp:34]   --->   Operation 588 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 589 [1/1] (0.00ns)   --->   "%specpipeline_ln11 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [lsal_first/lsal.cpp:11]   --->   Operation 589 'specpipeline' 'specpipeline_ln11' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 590 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [lsal_first/lsal.cpp:11]   --->   Operation 590 'specloopname' 'specloopname_ln11' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 591 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i17 %k" [lsal_first/lsal.cpp:38]   --->   Operation 591 'trunc' 'trunc_ln38' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 592 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %k, i32 3, i32 16" [lsal_first/lsal.cpp:38]   --->   Operation 592 'partselect' 'lshr_ln' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 593 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i14 %lshr_ln" [lsal_first/lsal.cpp:38]   --->   Operation 593 'zext' 'zext_ln38' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 594 [1/1] (0.00ns)   --->   "%database_buff_0_addr_1 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln38" [lsal_first/lsal.cpp:38]   --->   Operation 594 'getelementptr' 'database_buff_0_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 595 [1/1] (0.00ns)   --->   "%database_buff_1_addr_1 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln38" [lsal_first/lsal.cpp:38]   --->   Operation 595 'getelementptr' 'database_buff_1_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 596 [1/1] (0.00ns)   --->   "%database_buff_2_addr_1 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln38" [lsal_first/lsal.cpp:38]   --->   Operation 596 'getelementptr' 'database_buff_2_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 597 [1/1] (0.00ns)   --->   "%database_buff_3_addr_1 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln38" [lsal_first/lsal.cpp:38]   --->   Operation 597 'getelementptr' 'database_buff_3_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 598 [1/1] (0.00ns)   --->   "%database_buff_4_addr_1 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln38" [lsal_first/lsal.cpp:38]   --->   Operation 598 'getelementptr' 'database_buff_4_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 599 [1/1] (0.00ns)   --->   "%database_buff_5_addr_1 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln38" [lsal_first/lsal.cpp:38]   --->   Operation 599 'getelementptr' 'database_buff_5_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 600 [1/1] (0.00ns)   --->   "%database_buff_6_addr_1 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln38" [lsal_first/lsal.cpp:38]   --->   Operation 600 'getelementptr' 'database_buff_6_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 601 [1/1] (0.00ns)   --->   "%database_buff_7_addr_1 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln38" [lsal_first/lsal.cpp:38]   --->   Operation 601 'getelementptr' 'database_buff_7_addr_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_11 : Operation 602 [1/1] (1.36ns)   --->   "%switch_ln38 = switch i3 %trunc_ln38, void %branch362, i3 0, void %branch355, i3 1, void %branch356, i3 2, void %branch357, i3 3, void %branch358, i3 4, void %branch359, i3 5, void %branch360, i3 6, void %branch361" [lsal_first/lsal.cpp:38]   --->   Operation 602 'switch' 'switch_ln38' <Predicate = (!icmp_ln34)> <Delay = 1.36>
ST_11 : Operation 603 [2/2] (3.25ns)   --->   "%database_buff_6_load = load i14 %database_buff_6_addr_1" [lsal_first/lsal.cpp:38]   --->   Operation 603 'load' 'database_buff_6_load' <Predicate = (!icmp_ln34 & trunc_ln38 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_11 : Operation 604 [2/2] (3.25ns)   --->   "%database_buff_5_load = load i14 %database_buff_5_addr_1" [lsal_first/lsal.cpp:38]   --->   Operation 604 'load' 'database_buff_5_load' <Predicate = (!icmp_ln34 & trunc_ln38 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_11 : Operation 605 [2/2] (3.25ns)   --->   "%database_buff_4_load = load i14 %database_buff_4_addr_1" [lsal_first/lsal.cpp:38]   --->   Operation 605 'load' 'database_buff_4_load' <Predicate = (!icmp_ln34 & trunc_ln38 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_11 : Operation 606 [2/2] (3.25ns)   --->   "%database_buff_3_load = load i14 %database_buff_3_addr_1" [lsal_first/lsal.cpp:38]   --->   Operation 606 'load' 'database_buff_3_load' <Predicate = (!icmp_ln34 & trunc_ln38 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_11 : Operation 607 [2/2] (3.25ns)   --->   "%database_buff_2_load = load i14 %database_buff_2_addr_1" [lsal_first/lsal.cpp:38]   --->   Operation 607 'load' 'database_buff_2_load' <Predicate = (!icmp_ln34 & trunc_ln38 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_11 : Operation 608 [2/2] (3.25ns)   --->   "%database_buff_1_load = load i14 %database_buff_1_addr_1" [lsal_first/lsal.cpp:38]   --->   Operation 608 'load' 'database_buff_1_load' <Predicate = (!icmp_ln34 & trunc_ln38 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_11 : Operation 609 [2/2] (3.25ns)   --->   "%database_buff_0_load = load i14 %database_buff_0_addr_1" [lsal_first/lsal.cpp:38]   --->   Operation 609 'load' 'database_buff_0_load' <Predicate = (!icmp_ln34 & trunc_ln38 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_11 : Operation 610 [2/2] (3.25ns)   --->   "%database_buff_7_load = load i14 %database_buff_7_addr_1" [lsal_first/lsal.cpp:38]   --->   Operation 610 'load' 'database_buff_7_load' <Predicate = (!icmp_ln34 & trunc_ln38 == 7)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>

State 12 <SV = 11> <Delay = 5.36>
ST_12 : Operation 611 [1/1] (0.00ns)   --->   "%diag_array_1_29_2 = phi i16 %diag_array_1_29_0_load, void %memcpy-split140, i16 %diag_array_1_29, void %load-store-loop138.split.0"   --->   Operation 611 'phi' 'diag_array_1_29_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 612 [1/1] (2.10ns)   --->   "%add_ln38 = add i17 %k, i17 1" [lsal_first/lsal.cpp:38]   --->   Operation 612 'add' 'add_ln38' <Predicate = true> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 613 [1/2] (3.25ns)   --->   "%database_buff_6_load = load i14 %database_buff_6_addr_1" [lsal_first/lsal.cpp:38]   --->   Operation 613 'load' 'database_buff_6_load' <Predicate = (!icmp_ln34 & trunc_ln38 == 6)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_12 : Operation 614 [1/1] (2.30ns)   --->   "%br_ln38 = br void %.split4469" [lsal_first/lsal.cpp:38]   --->   Operation 614 'br' 'br_ln38' <Predicate = (!icmp_ln34 & trunc_ln38 == 6)> <Delay = 2.30>
ST_12 : Operation 615 [1/2] (3.25ns)   --->   "%database_buff_5_load = load i14 %database_buff_5_addr_1" [lsal_first/lsal.cpp:38]   --->   Operation 615 'load' 'database_buff_5_load' <Predicate = (!icmp_ln34 & trunc_ln38 == 5)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_12 : Operation 616 [1/1] (2.30ns)   --->   "%br_ln38 = br void %.split4469" [lsal_first/lsal.cpp:38]   --->   Operation 616 'br' 'br_ln38' <Predicate = (!icmp_ln34 & trunc_ln38 == 5)> <Delay = 2.30>
ST_12 : Operation 617 [1/2] (3.25ns)   --->   "%database_buff_4_load = load i14 %database_buff_4_addr_1" [lsal_first/lsal.cpp:38]   --->   Operation 617 'load' 'database_buff_4_load' <Predicate = (!icmp_ln34 & trunc_ln38 == 4)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_12 : Operation 618 [1/1] (2.30ns)   --->   "%br_ln38 = br void %.split4469" [lsal_first/lsal.cpp:38]   --->   Operation 618 'br' 'br_ln38' <Predicate = (!icmp_ln34 & trunc_ln38 == 4)> <Delay = 2.30>
ST_12 : Operation 619 [1/2] (3.25ns)   --->   "%database_buff_3_load = load i14 %database_buff_3_addr_1" [lsal_first/lsal.cpp:38]   --->   Operation 619 'load' 'database_buff_3_load' <Predicate = (!icmp_ln34 & trunc_ln38 == 3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_12 : Operation 620 [1/1] (2.30ns)   --->   "%br_ln38 = br void %.split4469" [lsal_first/lsal.cpp:38]   --->   Operation 620 'br' 'br_ln38' <Predicate = (!icmp_ln34 & trunc_ln38 == 3)> <Delay = 2.30>
ST_12 : Operation 621 [1/2] (3.25ns)   --->   "%database_buff_2_load = load i14 %database_buff_2_addr_1" [lsal_first/lsal.cpp:38]   --->   Operation 621 'load' 'database_buff_2_load' <Predicate = (!icmp_ln34 & trunc_ln38 == 2)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_12 : Operation 622 [1/1] (2.30ns)   --->   "%br_ln38 = br void %.split4469" [lsal_first/lsal.cpp:38]   --->   Operation 622 'br' 'br_ln38' <Predicate = (!icmp_ln34 & trunc_ln38 == 2)> <Delay = 2.30>
ST_12 : Operation 623 [1/2] (3.25ns)   --->   "%database_buff_1_load = load i14 %database_buff_1_addr_1" [lsal_first/lsal.cpp:38]   --->   Operation 623 'load' 'database_buff_1_load' <Predicate = (!icmp_ln34 & trunc_ln38 == 1)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_12 : Operation 624 [1/1] (2.30ns)   --->   "%br_ln38 = br void %.split4469" [lsal_first/lsal.cpp:38]   --->   Operation 624 'br' 'br_ln38' <Predicate = (!icmp_ln34 & trunc_ln38 == 1)> <Delay = 2.30>
ST_12 : Operation 625 [1/2] (3.25ns)   --->   "%database_buff_0_load = load i14 %database_buff_0_addr_1" [lsal_first/lsal.cpp:38]   --->   Operation 625 'load' 'database_buff_0_load' <Predicate = (!icmp_ln34 & trunc_ln38 == 0)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_12 : Operation 626 [1/1] (2.30ns)   --->   "%br_ln38 = br void %.split4469" [lsal_first/lsal.cpp:38]   --->   Operation 626 'br' 'br_ln38' <Predicate = (!icmp_ln34 & trunc_ln38 == 0)> <Delay = 2.30>
ST_12 : Operation 627 [1/2] (3.25ns)   --->   "%database_buff_7_load = load i14 %database_buff_7_addr_1" [lsal_first/lsal.cpp:38]   --->   Operation 627 'load' 'database_buff_7_load' <Predicate = (!icmp_ln34 & trunc_ln38 == 7)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_12 : Operation 628 [1/1] (2.30ns)   --->   "%br_ln38 = br void %.split4469" [lsal_first/lsal.cpp:38]   --->   Operation 628 'br' 'br_ln38' <Predicate = (!icmp_ln34 & trunc_ln38 == 7)> <Delay = 2.30>
ST_12 : Operation 629 [1/1] (0.00ns)   --->   "%lshr_ln38_1 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln38, i32 3, i32 16" [lsal_first/lsal.cpp:38]   --->   Operation 629 'partselect' 'lshr_ln38_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_12 : Operation 630 [1/1] (0.00ns)   --->   "%zext_ln38_1 = zext i14 %lshr_ln38_1" [lsal_first/lsal.cpp:38]   --->   Operation 630 'zext' 'zext_ln38_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_12 : Operation 631 [1/1] (0.00ns)   --->   "%database_buff_1_addr_2 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln38_1" [lsal_first/lsal.cpp:38]   --->   Operation 631 'getelementptr' 'database_buff_1_addr_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_12 : Operation 632 [1/1] (0.00ns)   --->   "%database_buff_2_addr_2 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln38_1" [lsal_first/lsal.cpp:38]   --->   Operation 632 'getelementptr' 'database_buff_2_addr_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_12 : Operation 633 [1/1] (0.00ns)   --->   "%database_buff_3_addr_2 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln38_1" [lsal_first/lsal.cpp:38]   --->   Operation 633 'getelementptr' 'database_buff_3_addr_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_12 : Operation 634 [1/1] (0.00ns)   --->   "%database_buff_4_addr_2 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln38_1" [lsal_first/lsal.cpp:38]   --->   Operation 634 'getelementptr' 'database_buff_4_addr_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_12 : Operation 635 [1/1] (0.00ns)   --->   "%database_buff_5_addr_2 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln38_1" [lsal_first/lsal.cpp:38]   --->   Operation 635 'getelementptr' 'database_buff_5_addr_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_12 : Operation 636 [1/1] (0.00ns)   --->   "%database_buff_6_addr_2 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln38_1" [lsal_first/lsal.cpp:38]   --->   Operation 636 'getelementptr' 'database_buff_6_addr_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_12 : Operation 637 [1/1] (0.00ns)   --->   "%database_buff_7_addr_2 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln38_1" [lsal_first/lsal.cpp:38]   --->   Operation 637 'getelementptr' 'database_buff_7_addr_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_12 : Operation 638 [1/1] (0.00ns)   --->   "%database_buff_0_addr_2 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln38_1" [lsal_first/lsal.cpp:38]   --->   Operation 638 'getelementptr' 'database_buff_0_addr_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_12 : Operation 639 [2/2] (3.25ns)   --->   "%database_buff_0_load_1 = load i14 %database_buff_0_addr_2" [lsal_first/lsal.cpp:38]   --->   Operation 639 'load' 'database_buff_0_load_1' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_12 : Operation 640 [2/2] (3.25ns)   --->   "%database_buff_1_load_1 = load i14 %database_buff_1_addr_2" [lsal_first/lsal.cpp:38]   --->   Operation 640 'load' 'database_buff_1_load_1' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_12 : Operation 641 [2/2] (3.25ns)   --->   "%database_buff_2_load_1 = load i14 %database_buff_2_addr_2" [lsal_first/lsal.cpp:38]   --->   Operation 641 'load' 'database_buff_2_load_1' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_12 : Operation 642 [2/2] (3.25ns)   --->   "%database_buff_3_load_1 = load i14 %database_buff_3_addr_2" [lsal_first/lsal.cpp:38]   --->   Operation 642 'load' 'database_buff_3_load_1' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_12 : Operation 643 [2/2] (3.25ns)   --->   "%database_buff_4_load_1 = load i14 %database_buff_4_addr_2" [lsal_first/lsal.cpp:38]   --->   Operation 643 'load' 'database_buff_4_load_1' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_12 : Operation 644 [2/2] (3.25ns)   --->   "%database_buff_5_load_1 = load i14 %database_buff_5_addr_2" [lsal_first/lsal.cpp:38]   --->   Operation 644 'load' 'database_buff_5_load_1' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_12 : Operation 645 [2/2] (3.25ns)   --->   "%database_buff_6_load_1 = load i14 %database_buff_6_addr_2" [lsal_first/lsal.cpp:38]   --->   Operation 645 'load' 'database_buff_6_load_1' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_12 : Operation 646 [2/2] (3.25ns)   --->   "%database_buff_7_load_1 = load i14 %database_buff_7_addr_2" [lsal_first/lsal.cpp:38]   --->   Operation 646 'load' 'database_buff_7_load_1' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>

State 13 <SV = 12> <Delay = 6.84>
ST_13 : Operation 647 [1/1] (0.00ns)   --->   "%diag_array_1_30_2 = phi i16 %diag_array_1_30_0_load, void %memcpy-split140, i16 %diag_array_1_30, void %load-store-loop138.split.0"   --->   Operation 647 'phi' 'diag_array_1_30_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 648 [1/1] (0.00ns)   --->   "%phi_ln38 = phi i8 %database_buff_0_load, void %branch355, i8 %database_buff_1_load, void %branch356, i8 %database_buff_2_load, void %branch357, i8 %database_buff_3_load, void %branch358, i8 %database_buff_4_load, void %branch359, i8 %database_buff_5_load, void %branch360, i8 %database_buff_6_load, void %branch361, i8 %database_buff_7_load, void %branch362" [lsal_first/lsal.cpp:38]   --->   Operation 648 'phi' 'phi_ln38' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 649 [1/1] (1.55ns)   --->   "%icmp_ln38 = icmp_eq  i8 %querry_buff_7_load, i8 %phi_ln38" [lsal_first/lsal.cpp:38]   --->   Operation 649 'icmp' 'icmp_ln38' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 650 [1/1] (0.00ns)   --->   "%sext_ln39 = sext i16 %diag_array_2_0_2" [lsal_first/lsal.cpp:39]   --->   Operation 650 'sext' 'sext_ln39' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 651 [1/1] (2.07ns)   --->   "%north = add i17 %sext_ln39, i17 131071" [lsal_first/lsal.cpp:39]   --->   Operation 651 'add' 'north' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node northwest)   --->   "%select_ln40 = select i1 %icmp_ln38, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 652 'select' 'select_ln40' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node northwest)   --->   "%sext_ln40 = sext i16 %diag_array_1_1_2" [lsal_first/lsal.cpp:40]   --->   Operation 653 'sext' 'sext_ln40' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 654 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest = add i17 %select_ln40, i17 %sext_ln40" [lsal_first/lsal.cpp:40]   --->   Operation 654 'add' 'northwest' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 655 [1/1] (2.43ns)   --->   "%icmp_ln46 = icmp_sgt  i17 %northwest, i17 %north" [lsal_first/lsal.cpp:46]   --->   Operation 655 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 656 [1/1] (0.78ns)   --->   "%max_value_2 = select i1 %icmp_ln46, i17 %northwest, i17 %north" [lsal_first/lsal.cpp:46]   --->   Operation 656 'select' 'max_value_2' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 657 [1/2] (3.25ns)   --->   "%database_buff_0_load_1 = load i14 %database_buff_0_addr_2" [lsal_first/lsal.cpp:38]   --->   Operation 657 'load' 'database_buff_0_load_1' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_13 : Operation 658 [1/2] (3.25ns)   --->   "%database_buff_1_load_1 = load i14 %database_buff_1_addr_2" [lsal_first/lsal.cpp:38]   --->   Operation 658 'load' 'database_buff_1_load_1' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_13 : Operation 659 [1/2] (3.25ns)   --->   "%database_buff_2_load_1 = load i14 %database_buff_2_addr_2" [lsal_first/lsal.cpp:38]   --->   Operation 659 'load' 'database_buff_2_load_1' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_13 : Operation 660 [1/2] (3.25ns)   --->   "%database_buff_3_load_1 = load i14 %database_buff_3_addr_2" [lsal_first/lsal.cpp:38]   --->   Operation 660 'load' 'database_buff_3_load_1' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_13 : Operation 661 [1/2] (3.25ns)   --->   "%database_buff_4_load_1 = load i14 %database_buff_4_addr_2" [lsal_first/lsal.cpp:38]   --->   Operation 661 'load' 'database_buff_4_load_1' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_13 : Operation 662 [1/2] (3.25ns)   --->   "%database_buff_5_load_1 = load i14 %database_buff_5_addr_2" [lsal_first/lsal.cpp:38]   --->   Operation 662 'load' 'database_buff_5_load_1' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_13 : Operation 663 [1/2] (3.25ns)   --->   "%database_buff_6_load_1 = load i14 %database_buff_6_addr_2" [lsal_first/lsal.cpp:38]   --->   Operation 663 'load' 'database_buff_6_load_1' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_13 : Operation 664 [1/2] (3.25ns)   --->   "%database_buff_7_load_1 = load i14 %database_buff_7_addr_2" [lsal_first/lsal.cpp:38]   --->   Operation 664 'load' 'database_buff_7_load_1' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_13 : Operation 665 [1/1] (1.13ns)   --->   "%icmp_ln38_32 = icmp_eq  i3 %trunc_ln38, i3 0" [lsal_first/lsal.cpp:38]   --->   Operation 665 'icmp' 'icmp_ln38_32' <Predicate = (!icmp_ln34)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 666 [1/1] (1.13ns)   --->   "%icmp_ln38_33 = icmp_eq  i3 %trunc_ln38, i3 1" [lsal_first/lsal.cpp:38]   --->   Operation 666 'icmp' 'icmp_ln38_33' <Predicate = (!icmp_ln34)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 667 [1/1] (1.13ns)   --->   "%icmp_ln38_34 = icmp_eq  i3 %trunc_ln38, i3 2" [lsal_first/lsal.cpp:38]   --->   Operation 667 'icmp' 'icmp_ln38_34' <Predicate = (!icmp_ln34)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 668 [1/1] (1.13ns)   --->   "%icmp_ln38_35 = icmp_eq  i3 %trunc_ln38, i3 3" [lsal_first/lsal.cpp:38]   --->   Operation 668 'icmp' 'icmp_ln38_35' <Predicate = (!icmp_ln34)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 669 [1/1] (1.13ns)   --->   "%icmp_ln38_36 = icmp_eq  i3 %trunc_ln38, i3 4" [lsal_first/lsal.cpp:38]   --->   Operation 669 'icmp' 'icmp_ln38_36' <Predicate = (!icmp_ln34)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 670 [1/1] (1.13ns)   --->   "%icmp_ln38_37 = icmp_eq  i3 %trunc_ln38, i3 5" [lsal_first/lsal.cpp:38]   --->   Operation 670 'icmp' 'icmp_ln38_37' <Predicate = (!icmp_ln34)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 671 [1/1] (1.13ns)   --->   "%icmp_ln38_38 = icmp_eq  i3 %trunc_ln38, i3 6" [lsal_first/lsal.cpp:38]   --->   Operation 671 'icmp' 'icmp_ln38_38' <Predicate = (!icmp_ln34)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_4)   --->   "%select_ln38 = select i1 %icmp_ln38_38, i8 %database_buff_7_load_1, i8 %database_buff_6_load_1" [lsal_first/lsal.cpp:38]   --->   Operation 672 'select' 'select_ln38' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 673 [1/1] (0.97ns)   --->   "%or_ln38 = or i1 %icmp_ln38_38, i1 %icmp_ln38_37" [lsal_first/lsal.cpp:38]   --->   Operation 673 'or' 'or_ln38' <Predicate = (!icmp_ln34)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 674 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_1 = select i1 %icmp_ln38_36, i8 %database_buff_5_load_1, i8 %database_buff_4_load_1" [lsal_first/lsal.cpp:38]   --->   Operation 674 'select' 'select_ln38_1' <Predicate = (!icmp_ln34)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node or_ln38_3)   --->   "%or_ln38_1 = or i1 %icmp_ln38_36, i1 %icmp_ln38_35" [lsal_first/lsal.cpp:38]   --->   Operation 675 'or' 'or_ln38_1' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_5)   --->   "%select_ln38_2 = select i1 %icmp_ln38_34, i8 %database_buff_3_load_1, i8 %database_buff_2_load_1" [lsal_first/lsal.cpp:38]   --->   Operation 676 'select' 'select_ln38_2' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 677 [1/1] (0.97ns)   --->   "%or_ln38_2 = or i1 %icmp_ln38_34, i1 %icmp_ln38_33" [lsal_first/lsal.cpp:38]   --->   Operation 677 'or' 'or_ln38_2' <Predicate = (!icmp_ln34)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 678 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_3 = select i1 %icmp_ln38_32, i8 %database_buff_1_load_1, i8 %database_buff_0_load_1" [lsal_first/lsal.cpp:38]   --->   Operation 678 'select' 'select_ln38_3' <Predicate = (!icmp_ln34)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 679 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_4 = select i1 %or_ln38, i8 %select_ln38, i8 %select_ln38_1" [lsal_first/lsal.cpp:38]   --->   Operation 679 'select' 'select_ln38_4' <Predicate = (!icmp_ln34)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 680 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln38_3 = or i1 %or_ln38, i1 %or_ln38_1" [lsal_first/lsal.cpp:38]   --->   Operation 680 'or' 'or_ln38_3' <Predicate = (!icmp_ln34)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 681 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_5 = select i1 %or_ln38_2, i8 %select_ln38_2, i8 %select_ln38_3" [lsal_first/lsal.cpp:38]   --->   Operation 681 'select' 'select_ln38_5' <Predicate = (!icmp_ln34)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 682 [1/1] (2.10ns)   --->   "%add_ln38_1 = add i17 %k, i17 2" [lsal_first/lsal.cpp:38]   --->   Operation 682 'add' 'add_ln38_1' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 683 [1/1] (0.00ns)   --->   "%lshr_ln38_2 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln38_1, i32 3, i32 16" [lsal_first/lsal.cpp:38]   --->   Operation 683 'partselect' 'lshr_ln38_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 684 [1/1] (0.00ns)   --->   "%zext_ln38_2 = zext i14 %lshr_ln38_2" [lsal_first/lsal.cpp:38]   --->   Operation 684 'zext' 'zext_ln38_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 685 [1/1] (0.00ns)   --->   "%database_buff_2_addr_3 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln38_2" [lsal_first/lsal.cpp:38]   --->   Operation 685 'getelementptr' 'database_buff_2_addr_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 686 [1/1] (0.00ns)   --->   "%database_buff_3_addr_3 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln38_2" [lsal_first/lsal.cpp:38]   --->   Operation 686 'getelementptr' 'database_buff_3_addr_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 687 [1/1] (0.00ns)   --->   "%database_buff_4_addr_3 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln38_2" [lsal_first/lsal.cpp:38]   --->   Operation 687 'getelementptr' 'database_buff_4_addr_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 688 [1/1] (0.00ns)   --->   "%database_buff_5_addr_3 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln38_2" [lsal_first/lsal.cpp:38]   --->   Operation 688 'getelementptr' 'database_buff_5_addr_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 689 [1/1] (0.00ns)   --->   "%database_buff_6_addr_3 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln38_2" [lsal_first/lsal.cpp:38]   --->   Operation 689 'getelementptr' 'database_buff_6_addr_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 690 [1/1] (0.00ns)   --->   "%database_buff_7_addr_3 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln38_2" [lsal_first/lsal.cpp:38]   --->   Operation 690 'getelementptr' 'database_buff_7_addr_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 691 [1/1] (0.00ns)   --->   "%database_buff_0_addr_3 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln38_2" [lsal_first/lsal.cpp:38]   --->   Operation 691 'getelementptr' 'database_buff_0_addr_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 692 [1/1] (0.00ns)   --->   "%database_buff_1_addr_3 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln38_2" [lsal_first/lsal.cpp:38]   --->   Operation 692 'getelementptr' 'database_buff_1_addr_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_13 : Operation 693 [2/2] (3.25ns)   --->   "%database_buff_1_load_2 = load i14 %database_buff_1_addr_3" [lsal_first/lsal.cpp:38]   --->   Operation 693 'load' 'database_buff_1_load_2' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_13 : Operation 694 [2/2] (3.25ns)   --->   "%database_buff_2_load_2 = load i14 %database_buff_2_addr_3" [lsal_first/lsal.cpp:38]   --->   Operation 694 'load' 'database_buff_2_load_2' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_13 : Operation 695 [2/2] (3.25ns)   --->   "%database_buff_3_load_2 = load i14 %database_buff_3_addr_3" [lsal_first/lsal.cpp:38]   --->   Operation 695 'load' 'database_buff_3_load_2' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_13 : Operation 696 [2/2] (3.25ns)   --->   "%database_buff_4_load_2 = load i14 %database_buff_4_addr_3" [lsal_first/lsal.cpp:38]   --->   Operation 696 'load' 'database_buff_4_load_2' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_13 : Operation 697 [2/2] (3.25ns)   --->   "%database_buff_5_load_2 = load i14 %database_buff_5_addr_3" [lsal_first/lsal.cpp:38]   --->   Operation 697 'load' 'database_buff_5_load_2' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_13 : Operation 698 [2/2] (3.25ns)   --->   "%database_buff_6_load_2 = load i14 %database_buff_6_addr_3" [lsal_first/lsal.cpp:38]   --->   Operation 698 'load' 'database_buff_6_load_2' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_13 : Operation 699 [2/2] (3.25ns)   --->   "%database_buff_7_load_2 = load i14 %database_buff_7_addr_3" [lsal_first/lsal.cpp:38]   --->   Operation 699 'load' 'database_buff_7_load_2' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_13 : Operation 700 [2/2] (3.25ns)   --->   "%database_buff_0_load_2 = load i14 %database_buff_0_addr_3" [lsal_first/lsal.cpp:38]   --->   Operation 700 'load' 'database_buff_0_load_2' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>

State 14 <SV = 13> <Delay = 6.84>
ST_14 : Operation 701 [1/1] (0.00ns)   --->   "%diag_array_1_31_2 = phi i16 %diag_array_1_31_0_load, void %memcpy-split140, i16 %diag_array_1_31, void %load-store-loop138.split.0"   --->   Operation 701 'phi' 'diag_array_1_31_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 702 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i16 %diag_array_1_1" [lsal_first/lsal.cpp:41]   --->   Operation 702 'sext' 'sext_ln41' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_14 : Operation 703 [1/1] (2.07ns)   --->   "%west = add i17 %sext_ln41, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 703 'add' 'west' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 704 [1/1] (2.43ns)   --->   "%icmp_ln51 = icmp_sgt  i17 %west, i17 %max_value_2" [lsal_first/lsal.cpp:51]   --->   Operation 704 'icmp' 'icmp_ln51' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 705 [1/1] (0.78ns)   --->   "%max_value_4 = select i1 %icmp_ln51, i17 %west, i17 %max_value_2" [lsal_first/lsal.cpp:51]   --->   Operation 705 'select' 'max_value_4' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 706 [1/1] (0.00ns)   --->   "%trunc_ln43 = trunc i17 %max_value_4" [lsal_first/lsal.cpp:43]   --->   Operation 706 'trunc' 'trunc_ln43' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_14 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln38_1)   --->   "%select_ln38_6 = select i1 %or_ln38_3, i8 %select_ln38_4, i8 %select_ln38_5" [lsal_first/lsal.cpp:38]   --->   Operation 707 'select' 'select_ln38_6' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 708 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln38_1 = icmp_eq  i8 %querry_buff_6_load, i8 %select_ln38_6" [lsal_first/lsal.cpp:38]   --->   Operation 708 'icmp' 'icmp_ln38_1' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node northwest_1)   --->   "%select_ln40_1 = select i1 %icmp_ln38_1, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 709 'select' 'select_ln40_1' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node northwest_1)   --->   "%sext_ln40_1 = sext i16 %diag_array_1_2_2" [lsal_first/lsal.cpp:40]   --->   Operation 710 'sext' 'sext_ln40_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_14 : Operation 711 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_1 = add i17 %select_ln40_1, i17 %sext_ln40_1" [lsal_first/lsal.cpp:40]   --->   Operation 711 'add' 'northwest_1' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 712 [1/1] (2.43ns)   --->   "%icmp_ln46_1 = icmp_sgt  i17 %northwest_1, i17 %west" [lsal_first/lsal.cpp:46]   --->   Operation 712 'icmp' 'icmp_ln46_1' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 713 [1/1] (0.78ns)   --->   "%max_value_5 = select i1 %icmp_ln46_1, i17 %northwest_1, i17 %west" [lsal_first/lsal.cpp:46]   --->   Operation 713 'select' 'max_value_5' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 714 [1/2] (3.25ns)   --->   "%database_buff_1_load_2 = load i14 %database_buff_1_addr_3" [lsal_first/lsal.cpp:38]   --->   Operation 714 'load' 'database_buff_1_load_2' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_14 : Operation 715 [1/2] (3.25ns)   --->   "%database_buff_2_load_2 = load i14 %database_buff_2_addr_3" [lsal_first/lsal.cpp:38]   --->   Operation 715 'load' 'database_buff_2_load_2' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_14 : Operation 716 [1/2] (3.25ns)   --->   "%database_buff_3_load_2 = load i14 %database_buff_3_addr_3" [lsal_first/lsal.cpp:38]   --->   Operation 716 'load' 'database_buff_3_load_2' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_14 : Operation 717 [1/2] (3.25ns)   --->   "%database_buff_4_load_2 = load i14 %database_buff_4_addr_3" [lsal_first/lsal.cpp:38]   --->   Operation 717 'load' 'database_buff_4_load_2' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_14 : Operation 718 [1/2] (3.25ns)   --->   "%database_buff_5_load_2 = load i14 %database_buff_5_addr_3" [lsal_first/lsal.cpp:38]   --->   Operation 718 'load' 'database_buff_5_load_2' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_14 : Operation 719 [1/2] (3.25ns)   --->   "%database_buff_6_load_2 = load i14 %database_buff_6_addr_3" [lsal_first/lsal.cpp:38]   --->   Operation 719 'load' 'database_buff_6_load_2' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_14 : Operation 720 [1/2] (3.25ns)   --->   "%database_buff_7_load_2 = load i14 %database_buff_7_addr_3" [lsal_first/lsal.cpp:38]   --->   Operation 720 'load' 'database_buff_7_load_2' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_14 : Operation 721 [1/2] (3.25ns)   --->   "%database_buff_0_load_2 = load i14 %database_buff_0_addr_3" [lsal_first/lsal.cpp:38]   --->   Operation 721 'load' 'database_buff_0_load_2' <Predicate = (!icmp_ln34)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_14 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_11)   --->   "%select_ln38_7 = select i1 %icmp_ln38_38, i8 %database_buff_0_load_2, i8 %database_buff_7_load_2" [lsal_first/lsal.cpp:38]   --->   Operation 722 'select' 'select_ln38_7' <Predicate = (!icmp_ln34 & or_ln38 & or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 723 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_8 = select i1 %icmp_ln38_36, i8 %database_buff_6_load_2, i8 %database_buff_5_load_2" [lsal_first/lsal.cpp:38]   --->   Operation 723 'select' 'select_ln38_8' <Predicate = (!icmp_ln34 & !or_ln38 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_12)   --->   "%select_ln38_9 = select i1 %icmp_ln38_34, i8 %database_buff_4_load_2, i8 %database_buff_3_load_2" [lsal_first/lsal.cpp:38]   --->   Operation 724 'select' 'select_ln38_9' <Predicate = (!icmp_ln34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 725 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_10 = select i1 %icmp_ln38_32, i8 %database_buff_2_load_2, i8 %database_buff_1_load_2" [lsal_first/lsal.cpp:38]   --->   Operation 725 'select' 'select_ln38_10' <Predicate = (!icmp_ln34 & !or_ln38_2 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 726 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_11 = select i1 %or_ln38, i8 %select_ln38_7, i8 %select_ln38_8" [lsal_first/lsal.cpp:38]   --->   Operation 726 'select' 'select_ln38_11' <Predicate = (!icmp_ln34 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 727 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_12 = select i1 %or_ln38_2, i8 %select_ln38_9, i8 %select_ln38_10" [lsal_first/lsal.cpp:38]   --->   Operation 727 'select' 'select_ln38_12' <Predicate = (!icmp_ln34 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 728 [1/1] (2.10ns)   --->   "%add_ln38_2 = add i17 %k, i17 3" [lsal_first/lsal.cpp:38]   --->   Operation 728 'add' 'add_ln38_2' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 729 [1/1] (0.00ns)   --->   "%lshr_ln38_3 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln38_2, i32 3, i32 16" [lsal_first/lsal.cpp:38]   --->   Operation 729 'partselect' 'lshr_ln38_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_14 : Operation 730 [1/1] (0.00ns)   --->   "%zext_ln38_3 = zext i14 %lshr_ln38_3" [lsal_first/lsal.cpp:38]   --->   Operation 730 'zext' 'zext_ln38_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_14 : Operation 731 [1/1] (0.00ns)   --->   "%database_buff_3_addr_4 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln38_3" [lsal_first/lsal.cpp:38]   --->   Operation 731 'getelementptr' 'database_buff_3_addr_4' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_14 : Operation 732 [1/1] (0.00ns)   --->   "%database_buff_4_addr_4 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln38_3" [lsal_first/lsal.cpp:38]   --->   Operation 732 'getelementptr' 'database_buff_4_addr_4' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_14 : Operation 733 [1/1] (0.00ns)   --->   "%database_buff_5_addr_4 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln38_3" [lsal_first/lsal.cpp:38]   --->   Operation 733 'getelementptr' 'database_buff_5_addr_4' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_14 : Operation 734 [1/1] (0.00ns)   --->   "%database_buff_6_addr_4 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln38_3" [lsal_first/lsal.cpp:38]   --->   Operation 734 'getelementptr' 'database_buff_6_addr_4' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_14 : Operation 735 [1/1] (0.00ns)   --->   "%database_buff_7_addr_4 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln38_3" [lsal_first/lsal.cpp:38]   --->   Operation 735 'getelementptr' 'database_buff_7_addr_4' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_14 : Operation 736 [1/1] (0.00ns)   --->   "%database_buff_0_addr_4 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln38_3" [lsal_first/lsal.cpp:38]   --->   Operation 736 'getelementptr' 'database_buff_0_addr_4' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_14 : Operation 737 [1/1] (0.00ns)   --->   "%database_buff_1_addr_4 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln38_3" [lsal_first/lsal.cpp:38]   --->   Operation 737 'getelementptr' 'database_buff_1_addr_4' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_14 : Operation 738 [1/1] (0.00ns)   --->   "%database_buff_2_addr_4 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln38_3" [lsal_first/lsal.cpp:38]   --->   Operation 738 'getelementptr' 'database_buff_2_addr_4' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_14 : Operation 739 [2/2] (3.25ns)   --->   "%database_buff_2_load_3 = load i14 %database_buff_2_addr_4" [lsal_first/lsal.cpp:38]   --->   Operation 739 'load' 'database_buff_2_load_3' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_14 : Operation 740 [2/2] (3.25ns)   --->   "%database_buff_3_load_3 = load i14 %database_buff_3_addr_4" [lsal_first/lsal.cpp:38]   --->   Operation 740 'load' 'database_buff_3_load_3' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_14 : Operation 741 [2/2] (3.25ns)   --->   "%database_buff_4_load_3 = load i14 %database_buff_4_addr_4" [lsal_first/lsal.cpp:38]   --->   Operation 741 'load' 'database_buff_4_load_3' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_14 : Operation 742 [2/2] (3.25ns)   --->   "%database_buff_5_load_3 = load i14 %database_buff_5_addr_4" [lsal_first/lsal.cpp:38]   --->   Operation 742 'load' 'database_buff_5_load_3' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_14 : Operation 743 [2/2] (3.25ns)   --->   "%database_buff_6_load_3 = load i14 %database_buff_6_addr_4" [lsal_first/lsal.cpp:38]   --->   Operation 743 'load' 'database_buff_6_load_3' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_14 : Operation 744 [2/2] (3.25ns)   --->   "%database_buff_7_load_3 = load i14 %database_buff_7_addr_4" [lsal_first/lsal.cpp:38]   --->   Operation 744 'load' 'database_buff_7_load_3' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_14 : Operation 745 [2/2] (3.25ns)   --->   "%database_buff_0_load_3 = load i14 %database_buff_0_addr_4" [lsal_first/lsal.cpp:38]   --->   Operation 745 'load' 'database_buff_0_load_3' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_14 : Operation 746 [2/2] (3.25ns)   --->   "%database_buff_1_load_3 = load i14 %database_buff_1_addr_4" [lsal_first/lsal.cpp:38]   --->   Operation 746 'load' 'database_buff_1_load_3' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>

State 15 <SV = 14> <Delay = 7.29>
ST_15 : Operation 747 [1/1] (0.00ns)   --->   "%global_max = phi i32 0, void %memcpy-split140, i32 %global_max_64, void %load-store-loop138.split.0"   --->   Operation 747 'phi' 'global_max' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 748 [1/1] (0.00ns)   --->   "%empty_19 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 65567, i64 65567, i64 65567"   --->   Operation 748 'speclooptripcount' 'empty_19' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 749 [1/1] (2.43ns)   --->   "%icmp_ln56 = icmp_sgt  i17 %max_value_4, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 749 'icmp' 'icmp_ln56' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 750 [1/1] (0.80ns)   --->   "%max_value = select i1 %icmp_ln56, i16 %trunc_ln43, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 750 'select' 'max_value' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 751 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i16 %max_value" [lsal_first/lsal.cpp:43]   --->   Operation 751 'zext' 'zext_ln43' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 752 [1/1] (2.47ns)   --->   "%icmp_ln68 = icmp_sgt  i32 %zext_ln43, i32 %global_max" [lsal_first/lsal.cpp:68]   --->   Operation 752 'icmp' 'icmp_ln68' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 753 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %.split._crit_edge_ifconv, void" [lsal_first/lsal.cpp:68]   --->   Operation 753 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_15 : Operation 754 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %k, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 754 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln34 & icmp_ln68)> <Delay = 0.00>
ST_15 : Operation 755 [1/1] (0.00ns)   --->   "%or_ln70 = or i22 %shl_ln, i22 31" [lsal_first/lsal.cpp:70]   --->   Operation 755 'or' 'or_ln70' <Predicate = (!icmp_ln34 & icmp_ln68)> <Delay = 0.00>
ST_15 : Operation 756 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i22 %or_ln70" [lsal_first/lsal.cpp:70]   --->   Operation 756 'zext' 'zext_ln70' <Predicate = (!icmp_ln34 & icmp_ln68)> <Delay = 0.00>
ST_15 : Operation 757 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70" [lsal_first/lsal.cpp:70]   --->   Operation 757 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68)> <Delay = 0.00>
ST_15 : Operation 758 [1/1] (1.58ns)   --->   "%br_ln71 = br void %.split._crit_edge_ifconv" [lsal_first/lsal.cpp:71]   --->   Operation 758 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68)> <Delay = 1.58>
ST_15 : Operation 759 [1/1] (0.00ns)   --->   "%sext_ln41_1 = sext i16 %diag_array_1_2" [lsal_first/lsal.cpp:41]   --->   Operation 759 'sext' 'sext_ln41_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 760 [1/1] (2.07ns)   --->   "%west_1 = add i17 %sext_ln41_1, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 760 'add' 'west_1' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 761 [1/1] (2.43ns)   --->   "%icmp_ln51_1 = icmp_sgt  i17 %west_1, i17 %max_value_5" [lsal_first/lsal.cpp:51]   --->   Operation 761 'icmp' 'icmp_ln51_1' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 762 [1/1] (0.78ns)   --->   "%max_value_7 = select i1 %icmp_ln51_1, i17 %west_1, i17 %max_value_5" [lsal_first/lsal.cpp:51]   --->   Operation 762 'select' 'max_value_7' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 763 [1/1] (0.00ns)   --->   "%trunc_ln43_1 = trunc i17 %max_value_7" [lsal_first/lsal.cpp:43]   --->   Operation 763 'trunc' 'trunc_ln43_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln38_2)   --->   "%select_ln38_13 = select i1 %or_ln38_3, i8 %select_ln38_11, i8 %select_ln38_12" [lsal_first/lsal.cpp:38]   --->   Operation 764 'select' 'select_ln38_13' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 765 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln38_2 = icmp_eq  i8 %querry_buff_5_load, i8 %select_ln38_13" [lsal_first/lsal.cpp:38]   --->   Operation 765 'icmp' 'icmp_ln38_2' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node northwest_2)   --->   "%select_ln40_2 = select i1 %icmp_ln38_2, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 766 'select' 'select_ln40_2' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node northwest_2)   --->   "%sext_ln40_2 = sext i16 %diag_array_1_3_2" [lsal_first/lsal.cpp:40]   --->   Operation 767 'sext' 'sext_ln40_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 768 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_2 = add i17 %select_ln40_2, i17 %sext_ln40_2" [lsal_first/lsal.cpp:40]   --->   Operation 768 'add' 'northwest_2' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 769 [1/1] (2.43ns)   --->   "%icmp_ln46_2 = icmp_sgt  i17 %northwest_2, i17 %west_1" [lsal_first/lsal.cpp:46]   --->   Operation 769 'icmp' 'icmp_ln46_2' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 770 [1/1] (0.78ns)   --->   "%max_value_10 = select i1 %icmp_ln46_2, i17 %northwest_2, i17 %west_1" [lsal_first/lsal.cpp:46]   --->   Operation 770 'select' 'max_value_10' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 771 [1/2] (3.25ns)   --->   "%database_buff_2_load_3 = load i14 %database_buff_2_addr_4" [lsal_first/lsal.cpp:38]   --->   Operation 771 'load' 'database_buff_2_load_3' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_15 : Operation 772 [1/2] (3.25ns)   --->   "%database_buff_3_load_3 = load i14 %database_buff_3_addr_4" [lsal_first/lsal.cpp:38]   --->   Operation 772 'load' 'database_buff_3_load_3' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_15 : Operation 773 [1/2] (3.25ns)   --->   "%database_buff_4_load_3 = load i14 %database_buff_4_addr_4" [lsal_first/lsal.cpp:38]   --->   Operation 773 'load' 'database_buff_4_load_3' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_15 : Operation 774 [1/2] (3.25ns)   --->   "%database_buff_5_load_3 = load i14 %database_buff_5_addr_4" [lsal_first/lsal.cpp:38]   --->   Operation 774 'load' 'database_buff_5_load_3' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_15 : Operation 775 [1/2] (3.25ns)   --->   "%database_buff_6_load_3 = load i14 %database_buff_6_addr_4" [lsal_first/lsal.cpp:38]   --->   Operation 775 'load' 'database_buff_6_load_3' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_15 : Operation 776 [1/2] (3.25ns)   --->   "%database_buff_7_load_3 = load i14 %database_buff_7_addr_4" [lsal_first/lsal.cpp:38]   --->   Operation 776 'load' 'database_buff_7_load_3' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_15 : Operation 777 [1/2] (3.25ns)   --->   "%database_buff_0_load_3 = load i14 %database_buff_0_addr_4" [lsal_first/lsal.cpp:38]   --->   Operation 777 'load' 'database_buff_0_load_3' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_15 : Operation 778 [1/2] (3.25ns)   --->   "%database_buff_1_load_3 = load i14 %database_buff_1_addr_4" [lsal_first/lsal.cpp:38]   --->   Operation 778 'load' 'database_buff_1_load_3' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_15 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_18)   --->   "%select_ln38_14 = select i1 %icmp_ln38_38, i8 %database_buff_1_load_3, i8 %database_buff_0_load_3" [lsal_first/lsal.cpp:38]   --->   Operation 779 'select' 'select_ln38_14' <Predicate = (!icmp_ln34 & or_ln38 & or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 780 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_15 = select i1 %icmp_ln38_36, i8 %database_buff_7_load_3, i8 %database_buff_6_load_3" [lsal_first/lsal.cpp:38]   --->   Operation 780 'select' 'select_ln38_15' <Predicate = (!icmp_ln34 & !or_ln38 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_19)   --->   "%select_ln38_16 = select i1 %icmp_ln38_34, i8 %database_buff_5_load_3, i8 %database_buff_4_load_3" [lsal_first/lsal.cpp:38]   --->   Operation 781 'select' 'select_ln38_16' <Predicate = (!icmp_ln34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 782 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_17 = select i1 %icmp_ln38_32, i8 %database_buff_3_load_3, i8 %database_buff_2_load_3" [lsal_first/lsal.cpp:38]   --->   Operation 782 'select' 'select_ln38_17' <Predicate = (!icmp_ln34 & !or_ln38_2 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 783 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_18 = select i1 %or_ln38, i8 %select_ln38_14, i8 %select_ln38_15" [lsal_first/lsal.cpp:38]   --->   Operation 783 'select' 'select_ln38_18' <Predicate = (!icmp_ln34 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 784 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_19 = select i1 %or_ln38_2, i8 %select_ln38_16, i8 %select_ln38_17" [lsal_first/lsal.cpp:38]   --->   Operation 784 'select' 'select_ln38_19' <Predicate = (!icmp_ln34 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 785 [1/1] (2.10ns)   --->   "%add_ln38_3 = add i17 %k, i17 4" [lsal_first/lsal.cpp:38]   --->   Operation 785 'add' 'add_ln38_3' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 786 [1/1] (0.00ns)   --->   "%lshr_ln38_4 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln38_3, i32 3, i32 16" [lsal_first/lsal.cpp:38]   --->   Operation 786 'partselect' 'lshr_ln38_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 787 [1/1] (0.00ns)   --->   "%zext_ln38_4 = zext i14 %lshr_ln38_4" [lsal_first/lsal.cpp:38]   --->   Operation 787 'zext' 'zext_ln38_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_15 : Operation 788 [1/1] (0.00ns)   --->   "%database_buff_4_addr_5 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln38_4" [lsal_first/lsal.cpp:38]   --->   Operation 788 'getelementptr' 'database_buff_4_addr_5' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_15 : Operation 789 [1/1] (0.00ns)   --->   "%database_buff_5_addr_5 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln38_4" [lsal_first/lsal.cpp:38]   --->   Operation 789 'getelementptr' 'database_buff_5_addr_5' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_15 : Operation 790 [1/1] (0.00ns)   --->   "%database_buff_6_addr_5 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln38_4" [lsal_first/lsal.cpp:38]   --->   Operation 790 'getelementptr' 'database_buff_6_addr_5' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_15 : Operation 791 [1/1] (0.00ns)   --->   "%database_buff_7_addr_5 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln38_4" [lsal_first/lsal.cpp:38]   --->   Operation 791 'getelementptr' 'database_buff_7_addr_5' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_15 : Operation 792 [1/1] (0.00ns)   --->   "%database_buff_0_addr_5 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln38_4" [lsal_first/lsal.cpp:38]   --->   Operation 792 'getelementptr' 'database_buff_0_addr_5' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_15 : Operation 793 [1/1] (0.00ns)   --->   "%database_buff_1_addr_5 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln38_4" [lsal_first/lsal.cpp:38]   --->   Operation 793 'getelementptr' 'database_buff_1_addr_5' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_15 : Operation 794 [1/1] (0.00ns)   --->   "%database_buff_2_addr_5 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln38_4" [lsal_first/lsal.cpp:38]   --->   Operation 794 'getelementptr' 'database_buff_2_addr_5' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_15 : Operation 795 [1/1] (0.00ns)   --->   "%database_buff_3_addr_5 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln38_4" [lsal_first/lsal.cpp:38]   --->   Operation 795 'getelementptr' 'database_buff_3_addr_5' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_15 : Operation 796 [2/2] (3.25ns)   --->   "%database_buff_3_load_4 = load i14 %database_buff_3_addr_5" [lsal_first/lsal.cpp:38]   --->   Operation 796 'load' 'database_buff_3_load_4' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_15 : Operation 797 [2/2] (3.25ns)   --->   "%database_buff_4_load_4 = load i14 %database_buff_4_addr_5" [lsal_first/lsal.cpp:38]   --->   Operation 797 'load' 'database_buff_4_load_4' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_15 : Operation 798 [2/2] (3.25ns)   --->   "%database_buff_5_load_4 = load i14 %database_buff_5_addr_5" [lsal_first/lsal.cpp:38]   --->   Operation 798 'load' 'database_buff_5_load_4' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_15 : Operation 799 [2/2] (3.25ns)   --->   "%database_buff_6_load_4 = load i14 %database_buff_6_addr_5" [lsal_first/lsal.cpp:38]   --->   Operation 799 'load' 'database_buff_6_load_4' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_15 : Operation 800 [2/2] (3.25ns)   --->   "%database_buff_7_load_4 = load i14 %database_buff_7_addr_5" [lsal_first/lsal.cpp:38]   --->   Operation 800 'load' 'database_buff_7_load_4' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_15 : Operation 801 [2/2] (3.25ns)   --->   "%database_buff_0_load_4 = load i14 %database_buff_0_addr_5" [lsal_first/lsal.cpp:38]   --->   Operation 801 'load' 'database_buff_0_load_4' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_15 : Operation 802 [2/2] (3.25ns)   --->   "%database_buff_1_load_4 = load i14 %database_buff_1_addr_5" [lsal_first/lsal.cpp:38]   --->   Operation 802 'load' 'database_buff_1_load_4' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_15 : Operation 803 [2/2] (3.25ns)   --->   "%database_buff_2_load_4 = load i14 %database_buff_2_addr_5" [lsal_first/lsal.cpp:38]   --->   Operation 803 'load' 'database_buff_2_load_4' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>

State 16 <SV = 15> <Delay = 7.29>
ST_16 : Operation 804 [1/1] (0.00ns)   --->   "%global_max_2 = phi i32 %zext_ln43, void, i32 %global_max, void %.split4469"   --->   Operation 804 'phi' 'global_max_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_16 : Operation 805 [1/1] (2.43ns)   --->   "%icmp_ln56_1 = icmp_sgt  i17 %max_value_7, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 805 'icmp' 'icmp_ln56_1' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 806 [1/1] (0.80ns)   --->   "%max_value_159 = select i1 %icmp_ln56_1, i16 %trunc_ln43_1, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 806 'select' 'max_value_159' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 807 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i16 %max_value_159" [lsal_first/lsal.cpp:43]   --->   Operation 807 'zext' 'zext_ln43_1' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_16 : Operation 808 [1/1] (2.47ns)   --->   "%icmp_ln68_1 = icmp_sgt  i32 %zext_ln43_1, i32 %global_max_2" [lsal_first/lsal.cpp:68]   --->   Operation 808 'icmp' 'icmp_ln68_1' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 809 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_1, void %._crit_edge_ifconv, void" [lsal_first/lsal.cpp:68]   --->   Operation 809 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_16 : Operation 810 [1/1] (0.00ns)   --->   "%shl_ln70_1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 810 'bitconcatenate' 'shl_ln70_1' <Predicate = (!icmp_ln34 & icmp_ln68_1)> <Delay = 0.00>
ST_16 : Operation 811 [1/1] (0.00ns)   --->   "%or_ln70_1 = or i22 %shl_ln70_1, i22 30" [lsal_first/lsal.cpp:70]   --->   Operation 811 'or' 'or_ln70_1' <Predicate = (!icmp_ln34 & icmp_ln68_1)> <Delay = 0.00>
ST_16 : Operation 812 [1/1] (0.00ns)   --->   "%zext_ln70_1 = zext i22 %or_ln70_1" [lsal_first/lsal.cpp:70]   --->   Operation 812 'zext' 'zext_ln70_1' <Predicate = (!icmp_ln34 & icmp_ln68_1)> <Delay = 0.00>
ST_16 : Operation 813 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_1" [lsal_first/lsal.cpp:70]   --->   Operation 813 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_1)> <Delay = 0.00>
ST_16 : Operation 814 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge_ifconv" [lsal_first/lsal.cpp:71]   --->   Operation 814 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_1)> <Delay = 1.58>
ST_16 : Operation 815 [1/1] (0.00ns)   --->   "%sext_ln41_2 = sext i16 %diag_array_1_3" [lsal_first/lsal.cpp:41]   --->   Operation 815 'sext' 'sext_ln41_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_16 : Operation 816 [1/1] (2.07ns)   --->   "%west_2 = add i17 %sext_ln41_2, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 816 'add' 'west_2' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 817 [1/1] (2.43ns)   --->   "%icmp_ln51_2 = icmp_sgt  i17 %west_2, i17 %max_value_10" [lsal_first/lsal.cpp:51]   --->   Operation 817 'icmp' 'icmp_ln51_2' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 818 [1/1] (0.78ns)   --->   "%max_value_12 = select i1 %icmp_ln51_2, i17 %west_2, i17 %max_value_10" [lsal_first/lsal.cpp:51]   --->   Operation 818 'select' 'max_value_12' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 819 [1/1] (0.00ns)   --->   "%trunc_ln43_2 = trunc i17 %max_value_12" [lsal_first/lsal.cpp:43]   --->   Operation 819 'trunc' 'trunc_ln43_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_16 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln38_3)   --->   "%select_ln38_20 = select i1 %or_ln38_3, i8 %select_ln38_18, i8 %select_ln38_19" [lsal_first/lsal.cpp:38]   --->   Operation 820 'select' 'select_ln38_20' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 821 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln38_3 = icmp_eq  i8 %querry_buff_4_load, i8 %select_ln38_20" [lsal_first/lsal.cpp:38]   --->   Operation 821 'icmp' 'icmp_ln38_3' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node northwest_3)   --->   "%select_ln40_3 = select i1 %icmp_ln38_3, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 822 'select' 'select_ln40_3' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node northwest_3)   --->   "%sext_ln40_3 = sext i16 %diag_array_1_4_2" [lsal_first/lsal.cpp:40]   --->   Operation 823 'sext' 'sext_ln40_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_16 : Operation 824 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_3 = add i17 %select_ln40_3, i17 %sext_ln40_3" [lsal_first/lsal.cpp:40]   --->   Operation 824 'add' 'northwest_3' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 825 [1/1] (2.43ns)   --->   "%icmp_ln46_3 = icmp_sgt  i17 %northwest_3, i17 %west_2" [lsal_first/lsal.cpp:46]   --->   Operation 825 'icmp' 'icmp_ln46_3' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 826 [1/1] (0.78ns)   --->   "%max_value_15 = select i1 %icmp_ln46_3, i17 %northwest_3, i17 %west_2" [lsal_first/lsal.cpp:46]   --->   Operation 826 'select' 'max_value_15' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 827 [1/2] (3.25ns)   --->   "%database_buff_3_load_4 = load i14 %database_buff_3_addr_5" [lsal_first/lsal.cpp:38]   --->   Operation 827 'load' 'database_buff_3_load_4' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_16 : Operation 828 [1/2] (3.25ns)   --->   "%database_buff_4_load_4 = load i14 %database_buff_4_addr_5" [lsal_first/lsal.cpp:38]   --->   Operation 828 'load' 'database_buff_4_load_4' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_16 : Operation 829 [1/2] (3.25ns)   --->   "%database_buff_5_load_4 = load i14 %database_buff_5_addr_5" [lsal_first/lsal.cpp:38]   --->   Operation 829 'load' 'database_buff_5_load_4' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_16 : Operation 830 [1/2] (3.25ns)   --->   "%database_buff_6_load_4 = load i14 %database_buff_6_addr_5" [lsal_first/lsal.cpp:38]   --->   Operation 830 'load' 'database_buff_6_load_4' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_16 : Operation 831 [1/2] (3.25ns)   --->   "%database_buff_7_load_4 = load i14 %database_buff_7_addr_5" [lsal_first/lsal.cpp:38]   --->   Operation 831 'load' 'database_buff_7_load_4' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_16 : Operation 832 [1/2] (3.25ns)   --->   "%database_buff_0_load_4 = load i14 %database_buff_0_addr_5" [lsal_first/lsal.cpp:38]   --->   Operation 832 'load' 'database_buff_0_load_4' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_16 : Operation 833 [1/2] (3.25ns)   --->   "%database_buff_1_load_4 = load i14 %database_buff_1_addr_5" [lsal_first/lsal.cpp:38]   --->   Operation 833 'load' 'database_buff_1_load_4' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_16 : Operation 834 [1/2] (3.25ns)   --->   "%database_buff_2_load_4 = load i14 %database_buff_2_addr_5" [lsal_first/lsal.cpp:38]   --->   Operation 834 'load' 'database_buff_2_load_4' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_16 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_25)   --->   "%select_ln38_21 = select i1 %icmp_ln38_38, i8 %database_buff_2_load_4, i8 %database_buff_1_load_4" [lsal_first/lsal.cpp:38]   --->   Operation 835 'select' 'select_ln38_21' <Predicate = (!icmp_ln34 & or_ln38 & or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 836 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_22 = select i1 %icmp_ln38_36, i8 %database_buff_0_load_4, i8 %database_buff_7_load_4" [lsal_first/lsal.cpp:38]   --->   Operation 836 'select' 'select_ln38_22' <Predicate = (!icmp_ln34 & !or_ln38 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_26)   --->   "%select_ln38_23 = select i1 %icmp_ln38_34, i8 %database_buff_6_load_4, i8 %database_buff_5_load_4" [lsal_first/lsal.cpp:38]   --->   Operation 837 'select' 'select_ln38_23' <Predicate = (!icmp_ln34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 838 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_24 = select i1 %icmp_ln38_32, i8 %database_buff_4_load_4, i8 %database_buff_3_load_4" [lsal_first/lsal.cpp:38]   --->   Operation 838 'select' 'select_ln38_24' <Predicate = (!icmp_ln34 & !or_ln38_2 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 839 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_25 = select i1 %or_ln38, i8 %select_ln38_21, i8 %select_ln38_22" [lsal_first/lsal.cpp:38]   --->   Operation 839 'select' 'select_ln38_25' <Predicate = (!icmp_ln34 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 840 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_26 = select i1 %or_ln38_2, i8 %select_ln38_23, i8 %select_ln38_24" [lsal_first/lsal.cpp:38]   --->   Operation 840 'select' 'select_ln38_26' <Predicate = (!icmp_ln34 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 841 [1/1] (2.10ns)   --->   "%add_ln38_4 = add i17 %k, i17 5" [lsal_first/lsal.cpp:38]   --->   Operation 841 'add' 'add_ln38_4' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 842 [1/1] (0.00ns)   --->   "%lshr_ln38_5 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln38_4, i32 3, i32 16" [lsal_first/lsal.cpp:38]   --->   Operation 842 'partselect' 'lshr_ln38_5' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_16 : Operation 843 [1/1] (0.00ns)   --->   "%zext_ln38_5 = zext i14 %lshr_ln38_5" [lsal_first/lsal.cpp:38]   --->   Operation 843 'zext' 'zext_ln38_5' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_16 : Operation 844 [1/1] (0.00ns)   --->   "%database_buff_5_addr_6 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln38_5" [lsal_first/lsal.cpp:38]   --->   Operation 844 'getelementptr' 'database_buff_5_addr_6' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_16 : Operation 845 [1/1] (0.00ns)   --->   "%database_buff_6_addr_6 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln38_5" [lsal_first/lsal.cpp:38]   --->   Operation 845 'getelementptr' 'database_buff_6_addr_6' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_16 : Operation 846 [1/1] (0.00ns)   --->   "%database_buff_7_addr_6 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln38_5" [lsal_first/lsal.cpp:38]   --->   Operation 846 'getelementptr' 'database_buff_7_addr_6' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_16 : Operation 847 [1/1] (0.00ns)   --->   "%database_buff_0_addr_6 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln38_5" [lsal_first/lsal.cpp:38]   --->   Operation 847 'getelementptr' 'database_buff_0_addr_6' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_16 : Operation 848 [1/1] (0.00ns)   --->   "%database_buff_1_addr_6 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln38_5" [lsal_first/lsal.cpp:38]   --->   Operation 848 'getelementptr' 'database_buff_1_addr_6' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_16 : Operation 849 [1/1] (0.00ns)   --->   "%database_buff_2_addr_6 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln38_5" [lsal_first/lsal.cpp:38]   --->   Operation 849 'getelementptr' 'database_buff_2_addr_6' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_16 : Operation 850 [1/1] (0.00ns)   --->   "%database_buff_3_addr_6 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln38_5" [lsal_first/lsal.cpp:38]   --->   Operation 850 'getelementptr' 'database_buff_3_addr_6' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_16 : Operation 851 [1/1] (0.00ns)   --->   "%database_buff_4_addr_6 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln38_5" [lsal_first/lsal.cpp:38]   --->   Operation 851 'getelementptr' 'database_buff_4_addr_6' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_16 : Operation 852 [2/2] (3.25ns)   --->   "%database_buff_4_load_5 = load i14 %database_buff_4_addr_6" [lsal_first/lsal.cpp:38]   --->   Operation 852 'load' 'database_buff_4_load_5' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_16 : Operation 853 [2/2] (3.25ns)   --->   "%database_buff_5_load_5 = load i14 %database_buff_5_addr_6" [lsal_first/lsal.cpp:38]   --->   Operation 853 'load' 'database_buff_5_load_5' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_16 : Operation 854 [2/2] (3.25ns)   --->   "%database_buff_6_load_5 = load i14 %database_buff_6_addr_6" [lsal_first/lsal.cpp:38]   --->   Operation 854 'load' 'database_buff_6_load_5' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_16 : Operation 855 [2/2] (3.25ns)   --->   "%database_buff_7_load_5 = load i14 %database_buff_7_addr_6" [lsal_first/lsal.cpp:38]   --->   Operation 855 'load' 'database_buff_7_load_5' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_16 : Operation 856 [2/2] (3.25ns)   --->   "%database_buff_0_load_5 = load i14 %database_buff_0_addr_6" [lsal_first/lsal.cpp:38]   --->   Operation 856 'load' 'database_buff_0_load_5' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_16 : Operation 857 [2/2] (3.25ns)   --->   "%database_buff_1_load_5 = load i14 %database_buff_1_addr_6" [lsal_first/lsal.cpp:38]   --->   Operation 857 'load' 'database_buff_1_load_5' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_16 : Operation 858 [2/2] (3.25ns)   --->   "%database_buff_2_load_5 = load i14 %database_buff_2_addr_6" [lsal_first/lsal.cpp:38]   --->   Operation 858 'load' 'database_buff_2_load_5' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_16 : Operation 859 [2/2] (3.25ns)   --->   "%database_buff_3_load_5 = load i14 %database_buff_3_addr_6" [lsal_first/lsal.cpp:38]   --->   Operation 859 'load' 'database_buff_3_load_5' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>

State 17 <SV = 16> <Delay = 7.29>
ST_17 : Operation 860 [1/1] (0.00ns)   --->   "%global_max_4 = phi i32 %zext_ln43_1, void, i32 %global_max_2, void %.split._crit_edge_ifconv"   --->   Operation 860 'phi' 'global_max_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_17 : Operation 861 [1/1] (2.43ns)   --->   "%icmp_ln56_2 = icmp_sgt  i17 %max_value_12, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 861 'icmp' 'icmp_ln56_2' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 862 [1/1] (0.80ns)   --->   "%diag_array_2_2 = select i1 %icmp_ln56_2, i16 %trunc_ln43_2, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 862 'select' 'diag_array_2_2' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 863 [1/1] (0.00ns)   --->   "%zext_ln43_2 = zext i16 %diag_array_2_2" [lsal_first/lsal.cpp:43]   --->   Operation 863 'zext' 'zext_ln43_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_17 : Operation 864 [1/1] (2.47ns)   --->   "%icmp_ln68_2 = icmp_sgt  i32 %zext_ln43_2, i32 %global_max_4" [lsal_first/lsal.cpp:68]   --->   Operation 864 'icmp' 'icmp_ln68_2' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 865 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_2, void %._crit_edge1_ifconv, void" [lsal_first/lsal.cpp:68]   --->   Operation 865 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_17 : Operation 866 [1/1] (0.00ns)   --->   "%shl_ln70_2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_1, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 866 'bitconcatenate' 'shl_ln70_2' <Predicate = (!icmp_ln34 & icmp_ln68_2)> <Delay = 0.00>
ST_17 : Operation 867 [1/1] (0.00ns)   --->   "%or_ln70_2 = or i22 %shl_ln70_2, i22 29" [lsal_first/lsal.cpp:70]   --->   Operation 867 'or' 'or_ln70_2' <Predicate = (!icmp_ln34 & icmp_ln68_2)> <Delay = 0.00>
ST_17 : Operation 868 [1/1] (0.00ns)   --->   "%zext_ln70_2 = zext i22 %or_ln70_2" [lsal_first/lsal.cpp:70]   --->   Operation 868 'zext' 'zext_ln70_2' <Predicate = (!icmp_ln34 & icmp_ln68_2)> <Delay = 0.00>
ST_17 : Operation 869 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_2" [lsal_first/lsal.cpp:70]   --->   Operation 869 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_2)> <Delay = 0.00>
ST_17 : Operation 870 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge1_ifconv" [lsal_first/lsal.cpp:71]   --->   Operation 870 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_2)> <Delay = 1.58>
ST_17 : Operation 871 [1/1] (0.00ns)   --->   "%sext_ln41_3 = sext i16 %diag_array_1_4" [lsal_first/lsal.cpp:41]   --->   Operation 871 'sext' 'sext_ln41_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_17 : Operation 872 [1/1] (2.07ns)   --->   "%west_3 = add i17 %sext_ln41_3, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 872 'add' 'west_3' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 873 [1/1] (2.43ns)   --->   "%icmp_ln51_3 = icmp_sgt  i17 %west_3, i17 %max_value_15" [lsal_first/lsal.cpp:51]   --->   Operation 873 'icmp' 'icmp_ln51_3' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 874 [1/1] (0.78ns)   --->   "%max_value_17 = select i1 %icmp_ln51_3, i17 %west_3, i17 %max_value_15" [lsal_first/lsal.cpp:51]   --->   Operation 874 'select' 'max_value_17' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 875 [1/1] (0.00ns)   --->   "%trunc_ln43_3 = trunc i17 %max_value_17" [lsal_first/lsal.cpp:43]   --->   Operation 875 'trunc' 'trunc_ln43_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_17 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln38_4)   --->   "%select_ln38_27 = select i1 %or_ln38_3, i8 %select_ln38_25, i8 %select_ln38_26" [lsal_first/lsal.cpp:38]   --->   Operation 876 'select' 'select_ln38_27' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 877 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln38_4 = icmp_eq  i8 %querry_buff_3_load, i8 %select_ln38_27" [lsal_first/lsal.cpp:38]   --->   Operation 877 'icmp' 'icmp_ln38_4' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node northwest_4)   --->   "%select_ln40_4 = select i1 %icmp_ln38_4, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 878 'select' 'select_ln40_4' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node northwest_4)   --->   "%sext_ln40_4 = sext i16 %diag_array_1_5_2" [lsal_first/lsal.cpp:40]   --->   Operation 879 'sext' 'sext_ln40_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_17 : Operation 880 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_4 = add i17 %select_ln40_4, i17 %sext_ln40_4" [lsal_first/lsal.cpp:40]   --->   Operation 880 'add' 'northwest_4' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 881 [1/1] (2.43ns)   --->   "%icmp_ln46_4 = icmp_sgt  i17 %northwest_4, i17 %west_3" [lsal_first/lsal.cpp:46]   --->   Operation 881 'icmp' 'icmp_ln46_4' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 882 [1/1] (0.78ns)   --->   "%max_value_20 = select i1 %icmp_ln46_4, i17 %northwest_4, i17 %west_3" [lsal_first/lsal.cpp:46]   --->   Operation 882 'select' 'max_value_20' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 883 [1/2] (3.25ns)   --->   "%database_buff_4_load_5 = load i14 %database_buff_4_addr_6" [lsal_first/lsal.cpp:38]   --->   Operation 883 'load' 'database_buff_4_load_5' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_17 : Operation 884 [1/2] (3.25ns)   --->   "%database_buff_5_load_5 = load i14 %database_buff_5_addr_6" [lsal_first/lsal.cpp:38]   --->   Operation 884 'load' 'database_buff_5_load_5' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_17 : Operation 885 [1/2] (3.25ns)   --->   "%database_buff_6_load_5 = load i14 %database_buff_6_addr_6" [lsal_first/lsal.cpp:38]   --->   Operation 885 'load' 'database_buff_6_load_5' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_17 : Operation 886 [1/2] (3.25ns)   --->   "%database_buff_7_load_5 = load i14 %database_buff_7_addr_6" [lsal_first/lsal.cpp:38]   --->   Operation 886 'load' 'database_buff_7_load_5' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_17 : Operation 887 [1/2] (3.25ns)   --->   "%database_buff_0_load_5 = load i14 %database_buff_0_addr_6" [lsal_first/lsal.cpp:38]   --->   Operation 887 'load' 'database_buff_0_load_5' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_17 : Operation 888 [1/2] (3.25ns)   --->   "%database_buff_1_load_5 = load i14 %database_buff_1_addr_6" [lsal_first/lsal.cpp:38]   --->   Operation 888 'load' 'database_buff_1_load_5' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_17 : Operation 889 [1/2] (3.25ns)   --->   "%database_buff_2_load_5 = load i14 %database_buff_2_addr_6" [lsal_first/lsal.cpp:38]   --->   Operation 889 'load' 'database_buff_2_load_5' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_17 : Operation 890 [1/2] (3.25ns)   --->   "%database_buff_3_load_5 = load i14 %database_buff_3_addr_6" [lsal_first/lsal.cpp:38]   --->   Operation 890 'load' 'database_buff_3_load_5' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_17 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_32)   --->   "%select_ln38_28 = select i1 %icmp_ln38_38, i8 %database_buff_3_load_5, i8 %database_buff_2_load_5" [lsal_first/lsal.cpp:38]   --->   Operation 891 'select' 'select_ln38_28' <Predicate = (!icmp_ln34 & or_ln38 & or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 892 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_29 = select i1 %icmp_ln38_36, i8 %database_buff_1_load_5, i8 %database_buff_0_load_5" [lsal_first/lsal.cpp:38]   --->   Operation 892 'select' 'select_ln38_29' <Predicate = (!icmp_ln34 & !or_ln38 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 893 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_33)   --->   "%select_ln38_30 = select i1 %icmp_ln38_34, i8 %database_buff_7_load_5, i8 %database_buff_6_load_5" [lsal_first/lsal.cpp:38]   --->   Operation 893 'select' 'select_ln38_30' <Predicate = (!icmp_ln34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 894 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_31 = select i1 %icmp_ln38_32, i8 %database_buff_5_load_5, i8 %database_buff_4_load_5" [lsal_first/lsal.cpp:38]   --->   Operation 894 'select' 'select_ln38_31' <Predicate = (!icmp_ln34 & !or_ln38_2 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 895 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_32 = select i1 %or_ln38, i8 %select_ln38_28, i8 %select_ln38_29" [lsal_first/lsal.cpp:38]   --->   Operation 895 'select' 'select_ln38_32' <Predicate = (!icmp_ln34 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 896 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_33 = select i1 %or_ln38_2, i8 %select_ln38_30, i8 %select_ln38_31" [lsal_first/lsal.cpp:38]   --->   Operation 896 'select' 'select_ln38_33' <Predicate = (!icmp_ln34 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 897 [1/1] (2.10ns)   --->   "%add_ln38_5 = add i17 %k, i17 6" [lsal_first/lsal.cpp:38]   --->   Operation 897 'add' 'add_ln38_5' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 898 [1/1] (0.00ns)   --->   "%lshr_ln38_6 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln38_5, i32 3, i32 16" [lsal_first/lsal.cpp:38]   --->   Operation 898 'partselect' 'lshr_ln38_6' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_17 : Operation 899 [1/1] (0.00ns)   --->   "%zext_ln38_6 = zext i14 %lshr_ln38_6" [lsal_first/lsal.cpp:38]   --->   Operation 899 'zext' 'zext_ln38_6' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_17 : Operation 900 [1/1] (0.00ns)   --->   "%database_buff_6_addr_7 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln38_6" [lsal_first/lsal.cpp:38]   --->   Operation 900 'getelementptr' 'database_buff_6_addr_7' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_17 : Operation 901 [1/1] (0.00ns)   --->   "%database_buff_7_addr_7 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln38_6" [lsal_first/lsal.cpp:38]   --->   Operation 901 'getelementptr' 'database_buff_7_addr_7' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_17 : Operation 902 [1/1] (0.00ns)   --->   "%database_buff_0_addr_7 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln38_6" [lsal_first/lsal.cpp:38]   --->   Operation 902 'getelementptr' 'database_buff_0_addr_7' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_17 : Operation 903 [1/1] (0.00ns)   --->   "%database_buff_1_addr_7 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln38_6" [lsal_first/lsal.cpp:38]   --->   Operation 903 'getelementptr' 'database_buff_1_addr_7' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_17 : Operation 904 [1/1] (0.00ns)   --->   "%database_buff_2_addr_7 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln38_6" [lsal_first/lsal.cpp:38]   --->   Operation 904 'getelementptr' 'database_buff_2_addr_7' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_17 : Operation 905 [1/1] (0.00ns)   --->   "%database_buff_3_addr_7 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln38_6" [lsal_first/lsal.cpp:38]   --->   Operation 905 'getelementptr' 'database_buff_3_addr_7' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_17 : Operation 906 [1/1] (0.00ns)   --->   "%database_buff_4_addr_7 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln38_6" [lsal_first/lsal.cpp:38]   --->   Operation 906 'getelementptr' 'database_buff_4_addr_7' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_17 : Operation 907 [1/1] (0.00ns)   --->   "%database_buff_5_addr_7 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln38_6" [lsal_first/lsal.cpp:38]   --->   Operation 907 'getelementptr' 'database_buff_5_addr_7' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_17 : Operation 908 [2/2] (3.25ns)   --->   "%database_buff_5_load_6 = load i14 %database_buff_5_addr_7" [lsal_first/lsal.cpp:38]   --->   Operation 908 'load' 'database_buff_5_load_6' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_17 : Operation 909 [2/2] (3.25ns)   --->   "%database_buff_6_load_6 = load i14 %database_buff_6_addr_7" [lsal_first/lsal.cpp:38]   --->   Operation 909 'load' 'database_buff_6_load_6' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_17 : Operation 910 [2/2] (3.25ns)   --->   "%database_buff_7_load_6 = load i14 %database_buff_7_addr_7" [lsal_first/lsal.cpp:38]   --->   Operation 910 'load' 'database_buff_7_load_6' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_17 : Operation 911 [2/2] (3.25ns)   --->   "%database_buff_0_load_6 = load i14 %database_buff_0_addr_7" [lsal_first/lsal.cpp:38]   --->   Operation 911 'load' 'database_buff_0_load_6' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_17 : Operation 912 [2/2] (3.25ns)   --->   "%database_buff_1_load_6 = load i14 %database_buff_1_addr_7" [lsal_first/lsal.cpp:38]   --->   Operation 912 'load' 'database_buff_1_load_6' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_17 : Operation 913 [2/2] (3.25ns)   --->   "%database_buff_2_load_6 = load i14 %database_buff_2_addr_7" [lsal_first/lsal.cpp:38]   --->   Operation 913 'load' 'database_buff_2_load_6' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_17 : Operation 914 [2/2] (3.25ns)   --->   "%database_buff_3_load_6 = load i14 %database_buff_3_addr_7" [lsal_first/lsal.cpp:38]   --->   Operation 914 'load' 'database_buff_3_load_6' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_17 : Operation 915 [2/2] (3.25ns)   --->   "%database_buff_4_load_6 = load i14 %database_buff_4_addr_7" [lsal_first/lsal.cpp:38]   --->   Operation 915 'load' 'database_buff_4_load_6' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>

State 18 <SV = 17> <Delay = 7.29>
ST_18 : Operation 916 [1/1] (0.00ns)   --->   "%global_max_6 = phi i32 %zext_ln43_2, void, i32 %global_max_4, void %._crit_edge_ifconv"   --->   Operation 916 'phi' 'global_max_6' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_18 : Operation 917 [1/1] (2.43ns)   --->   "%icmp_ln56_3 = icmp_sgt  i17 %max_value_17, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 917 'icmp' 'icmp_ln56_3' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 918 [1/1] (0.80ns)   --->   "%diag_array_2_3 = select i1 %icmp_ln56_3, i16 %trunc_ln43_3, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 918 'select' 'diag_array_2_3' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 919 [1/1] (0.00ns)   --->   "%zext_ln43_3 = zext i16 %diag_array_2_3" [lsal_first/lsal.cpp:43]   --->   Operation 919 'zext' 'zext_ln43_3' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_18 : Operation 920 [1/1] (2.47ns)   --->   "%icmp_ln68_3 = icmp_sgt  i32 %zext_ln43_3, i32 %global_max_6" [lsal_first/lsal.cpp:68]   --->   Operation 920 'icmp' 'icmp_ln68_3' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 921 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_3, void %._crit_edge2_ifconv, void" [lsal_first/lsal.cpp:68]   --->   Operation 921 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_18 : Operation 922 [1/1] (0.00ns)   --->   "%shl_ln70_3 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_2, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 922 'bitconcatenate' 'shl_ln70_3' <Predicate = (!icmp_ln34 & icmp_ln68_3)> <Delay = 0.00>
ST_18 : Operation 923 [1/1] (0.00ns)   --->   "%or_ln70_3 = or i22 %shl_ln70_3, i22 28" [lsal_first/lsal.cpp:70]   --->   Operation 923 'or' 'or_ln70_3' <Predicate = (!icmp_ln34 & icmp_ln68_3)> <Delay = 0.00>
ST_18 : Operation 924 [1/1] (0.00ns)   --->   "%zext_ln70_3 = zext i22 %or_ln70_3" [lsal_first/lsal.cpp:70]   --->   Operation 924 'zext' 'zext_ln70_3' <Predicate = (!icmp_ln34 & icmp_ln68_3)> <Delay = 0.00>
ST_18 : Operation 925 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_3" [lsal_first/lsal.cpp:70]   --->   Operation 925 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_3)> <Delay = 0.00>
ST_18 : Operation 926 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge2_ifconv" [lsal_first/lsal.cpp:71]   --->   Operation 926 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_3)> <Delay = 1.58>
ST_18 : Operation 927 [1/1] (0.00ns)   --->   "%sext_ln41_4 = sext i16 %diag_array_1_5" [lsal_first/lsal.cpp:41]   --->   Operation 927 'sext' 'sext_ln41_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_18 : Operation 928 [1/1] (2.07ns)   --->   "%west_4 = add i17 %sext_ln41_4, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 928 'add' 'west_4' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 929 [1/1] (2.43ns)   --->   "%icmp_ln51_4 = icmp_sgt  i17 %west_4, i17 %max_value_20" [lsal_first/lsal.cpp:51]   --->   Operation 929 'icmp' 'icmp_ln51_4' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 930 [1/1] (0.78ns)   --->   "%max_value_22 = select i1 %icmp_ln51_4, i17 %west_4, i17 %max_value_20" [lsal_first/lsal.cpp:51]   --->   Operation 930 'select' 'max_value_22' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 931 [1/1] (0.00ns)   --->   "%trunc_ln43_4 = trunc i17 %max_value_22" [lsal_first/lsal.cpp:43]   --->   Operation 931 'trunc' 'trunc_ln43_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_18 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln38_5)   --->   "%select_ln38_34 = select i1 %or_ln38_3, i8 %select_ln38_32, i8 %select_ln38_33" [lsal_first/lsal.cpp:38]   --->   Operation 932 'select' 'select_ln38_34' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 933 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln38_5 = icmp_eq  i8 %querry_buff_2_load, i8 %select_ln38_34" [lsal_first/lsal.cpp:38]   --->   Operation 933 'icmp' 'icmp_ln38_5' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node northwest_5)   --->   "%select_ln40_5 = select i1 %icmp_ln38_5, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 934 'select' 'select_ln40_5' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node northwest_5)   --->   "%sext_ln40_5 = sext i16 %diag_array_1_6_2" [lsal_first/lsal.cpp:40]   --->   Operation 935 'sext' 'sext_ln40_5' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_18 : Operation 936 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_5 = add i17 %select_ln40_5, i17 %sext_ln40_5" [lsal_first/lsal.cpp:40]   --->   Operation 936 'add' 'northwest_5' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 937 [1/1] (2.43ns)   --->   "%icmp_ln46_5 = icmp_sgt  i17 %northwest_5, i17 %west_4" [lsal_first/lsal.cpp:46]   --->   Operation 937 'icmp' 'icmp_ln46_5' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 938 [1/1] (0.78ns)   --->   "%max_value_25 = select i1 %icmp_ln46_5, i17 %northwest_5, i17 %west_4" [lsal_first/lsal.cpp:46]   --->   Operation 938 'select' 'max_value_25' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 939 [1/2] (3.25ns)   --->   "%database_buff_5_load_6 = load i14 %database_buff_5_addr_7" [lsal_first/lsal.cpp:38]   --->   Operation 939 'load' 'database_buff_5_load_6' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_18 : Operation 940 [1/2] (3.25ns)   --->   "%database_buff_6_load_6 = load i14 %database_buff_6_addr_7" [lsal_first/lsal.cpp:38]   --->   Operation 940 'load' 'database_buff_6_load_6' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_18 : Operation 941 [1/2] (3.25ns)   --->   "%database_buff_7_load_6 = load i14 %database_buff_7_addr_7" [lsal_first/lsal.cpp:38]   --->   Operation 941 'load' 'database_buff_7_load_6' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_18 : Operation 942 [1/2] (3.25ns)   --->   "%database_buff_0_load_6 = load i14 %database_buff_0_addr_7" [lsal_first/lsal.cpp:38]   --->   Operation 942 'load' 'database_buff_0_load_6' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_18 : Operation 943 [1/2] (3.25ns)   --->   "%database_buff_1_load_6 = load i14 %database_buff_1_addr_7" [lsal_first/lsal.cpp:38]   --->   Operation 943 'load' 'database_buff_1_load_6' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_18 : Operation 944 [1/2] (3.25ns)   --->   "%database_buff_2_load_6 = load i14 %database_buff_2_addr_7" [lsal_first/lsal.cpp:38]   --->   Operation 944 'load' 'database_buff_2_load_6' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_18 : Operation 945 [1/2] (3.25ns)   --->   "%database_buff_3_load_6 = load i14 %database_buff_3_addr_7" [lsal_first/lsal.cpp:38]   --->   Operation 945 'load' 'database_buff_3_load_6' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_18 : Operation 946 [1/2] (3.25ns)   --->   "%database_buff_4_load_6 = load i14 %database_buff_4_addr_7" [lsal_first/lsal.cpp:38]   --->   Operation 946 'load' 'database_buff_4_load_6' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_18 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_39)   --->   "%select_ln38_35 = select i1 %icmp_ln38_38, i8 %database_buff_4_load_6, i8 %database_buff_3_load_6" [lsal_first/lsal.cpp:38]   --->   Operation 947 'select' 'select_ln38_35' <Predicate = (!icmp_ln34 & or_ln38 & or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 948 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_36 = select i1 %icmp_ln38_36, i8 %database_buff_2_load_6, i8 %database_buff_1_load_6" [lsal_first/lsal.cpp:38]   --->   Operation 948 'select' 'select_ln38_36' <Predicate = (!icmp_ln34 & !or_ln38 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 949 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_40)   --->   "%select_ln38_37 = select i1 %icmp_ln38_34, i8 %database_buff_0_load_6, i8 %database_buff_7_load_6" [lsal_first/lsal.cpp:38]   --->   Operation 949 'select' 'select_ln38_37' <Predicate = (!icmp_ln34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 950 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_38 = select i1 %icmp_ln38_32, i8 %database_buff_6_load_6, i8 %database_buff_5_load_6" [lsal_first/lsal.cpp:38]   --->   Operation 950 'select' 'select_ln38_38' <Predicate = (!icmp_ln34 & !or_ln38_2 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 951 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_39 = select i1 %or_ln38, i8 %select_ln38_35, i8 %select_ln38_36" [lsal_first/lsal.cpp:38]   --->   Operation 951 'select' 'select_ln38_39' <Predicate = (!icmp_ln34 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 952 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_40 = select i1 %or_ln38_2, i8 %select_ln38_37, i8 %select_ln38_38" [lsal_first/lsal.cpp:38]   --->   Operation 952 'select' 'select_ln38_40' <Predicate = (!icmp_ln34 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 953 [1/1] (2.10ns)   --->   "%add_ln38_6 = add i17 %k, i17 7" [lsal_first/lsal.cpp:38]   --->   Operation 953 'add' 'add_ln38_6' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 954 [1/1] (0.00ns)   --->   "%lshr_ln38_7 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln38_6, i32 3, i32 16" [lsal_first/lsal.cpp:38]   --->   Operation 954 'partselect' 'lshr_ln38_7' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_18 : Operation 955 [1/1] (0.00ns)   --->   "%zext_ln38_7 = zext i14 %lshr_ln38_7" [lsal_first/lsal.cpp:38]   --->   Operation 955 'zext' 'zext_ln38_7' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_18 : Operation 956 [1/1] (0.00ns)   --->   "%database_buff_7_addr_8 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln38_7" [lsal_first/lsal.cpp:38]   --->   Operation 956 'getelementptr' 'database_buff_7_addr_8' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_18 : Operation 957 [1/1] (0.00ns)   --->   "%database_buff_0_addr_8 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln38_7" [lsal_first/lsal.cpp:38]   --->   Operation 957 'getelementptr' 'database_buff_0_addr_8' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_18 : Operation 958 [1/1] (0.00ns)   --->   "%database_buff_1_addr_8 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln38_7" [lsal_first/lsal.cpp:38]   --->   Operation 958 'getelementptr' 'database_buff_1_addr_8' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_18 : Operation 959 [1/1] (0.00ns)   --->   "%database_buff_2_addr_8 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln38_7" [lsal_first/lsal.cpp:38]   --->   Operation 959 'getelementptr' 'database_buff_2_addr_8' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_18 : Operation 960 [1/1] (0.00ns)   --->   "%database_buff_3_addr_8 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln38_7" [lsal_first/lsal.cpp:38]   --->   Operation 960 'getelementptr' 'database_buff_3_addr_8' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_18 : Operation 961 [1/1] (0.00ns)   --->   "%database_buff_4_addr_8 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln38_7" [lsal_first/lsal.cpp:38]   --->   Operation 961 'getelementptr' 'database_buff_4_addr_8' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_18 : Operation 962 [1/1] (0.00ns)   --->   "%database_buff_5_addr_8 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln38_7" [lsal_first/lsal.cpp:38]   --->   Operation 962 'getelementptr' 'database_buff_5_addr_8' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_18 : Operation 963 [1/1] (0.00ns)   --->   "%database_buff_6_addr_8 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln38_7" [lsal_first/lsal.cpp:38]   --->   Operation 963 'getelementptr' 'database_buff_6_addr_8' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_18 : Operation 964 [2/2] (3.25ns)   --->   "%database_buff_6_load_7 = load i14 %database_buff_6_addr_8" [lsal_first/lsal.cpp:38]   --->   Operation 964 'load' 'database_buff_6_load_7' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_18 : Operation 965 [2/2] (3.25ns)   --->   "%database_buff_7_load_7 = load i14 %database_buff_7_addr_8" [lsal_first/lsal.cpp:38]   --->   Operation 965 'load' 'database_buff_7_load_7' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_18 : Operation 966 [2/2] (3.25ns)   --->   "%database_buff_0_load_7 = load i14 %database_buff_0_addr_8" [lsal_first/lsal.cpp:38]   --->   Operation 966 'load' 'database_buff_0_load_7' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_18 : Operation 967 [2/2] (3.25ns)   --->   "%database_buff_1_load_7 = load i14 %database_buff_1_addr_8" [lsal_first/lsal.cpp:38]   --->   Operation 967 'load' 'database_buff_1_load_7' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_18 : Operation 968 [2/2] (3.25ns)   --->   "%database_buff_2_load_7 = load i14 %database_buff_2_addr_8" [lsal_first/lsal.cpp:38]   --->   Operation 968 'load' 'database_buff_2_load_7' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_18 : Operation 969 [2/2] (3.25ns)   --->   "%database_buff_3_load_7 = load i14 %database_buff_3_addr_8" [lsal_first/lsal.cpp:38]   --->   Operation 969 'load' 'database_buff_3_load_7' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_18 : Operation 970 [2/2] (3.25ns)   --->   "%database_buff_4_load_7 = load i14 %database_buff_4_addr_8" [lsal_first/lsal.cpp:38]   --->   Operation 970 'load' 'database_buff_4_load_7' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_18 : Operation 971 [2/2] (3.25ns)   --->   "%database_buff_5_load_7 = load i14 %database_buff_5_addr_8" [lsal_first/lsal.cpp:38]   --->   Operation 971 'load' 'database_buff_5_load_7' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>

State 19 <SV = 18> <Delay = 7.29>
ST_19 : Operation 972 [1/1] (0.00ns)   --->   "%global_max_8 = phi i32 %zext_ln43_3, void, i32 %global_max_6, void %._crit_edge1_ifconv"   --->   Operation 972 'phi' 'global_max_8' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_19 : Operation 973 [1/1] (2.43ns)   --->   "%icmp_ln56_4 = icmp_sgt  i17 %max_value_22, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 973 'icmp' 'icmp_ln56_4' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 974 [1/1] (0.80ns)   --->   "%diag_array_2_4 = select i1 %icmp_ln56_4, i16 %trunc_ln43_4, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 974 'select' 'diag_array_2_4' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 975 [1/1] (0.00ns)   --->   "%zext_ln43_4 = zext i16 %diag_array_2_4" [lsal_first/lsal.cpp:43]   --->   Operation 975 'zext' 'zext_ln43_4' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_19 : Operation 976 [1/1] (2.47ns)   --->   "%icmp_ln68_4 = icmp_sgt  i32 %zext_ln43_4, i32 %global_max_8" [lsal_first/lsal.cpp:68]   --->   Operation 976 'icmp' 'icmp_ln68_4' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 977 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_4, void %._crit_edge3_ifconv, void" [lsal_first/lsal.cpp:68]   --->   Operation 977 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_19 : Operation 978 [1/1] (0.00ns)   --->   "%shl_ln70_4 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_3, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 978 'bitconcatenate' 'shl_ln70_4' <Predicate = (!icmp_ln34 & icmp_ln68_4)> <Delay = 0.00>
ST_19 : Operation 979 [1/1] (0.00ns)   --->   "%or_ln70_4 = or i22 %shl_ln70_4, i22 27" [lsal_first/lsal.cpp:70]   --->   Operation 979 'or' 'or_ln70_4' <Predicate = (!icmp_ln34 & icmp_ln68_4)> <Delay = 0.00>
ST_19 : Operation 980 [1/1] (0.00ns)   --->   "%zext_ln70_4 = zext i22 %or_ln70_4" [lsal_first/lsal.cpp:70]   --->   Operation 980 'zext' 'zext_ln70_4' <Predicate = (!icmp_ln34 & icmp_ln68_4)> <Delay = 0.00>
ST_19 : Operation 981 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_4" [lsal_first/lsal.cpp:70]   --->   Operation 981 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_4)> <Delay = 0.00>
ST_19 : Operation 982 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge3_ifconv" [lsal_first/lsal.cpp:71]   --->   Operation 982 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_4)> <Delay = 1.58>
ST_19 : Operation 983 [1/1] (0.00ns)   --->   "%sext_ln41_5 = sext i16 %diag_array_1_6" [lsal_first/lsal.cpp:41]   --->   Operation 983 'sext' 'sext_ln41_5' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_19 : Operation 984 [1/1] (2.07ns)   --->   "%west_5 = add i17 %sext_ln41_5, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 984 'add' 'west_5' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 985 [1/1] (2.43ns)   --->   "%icmp_ln51_5 = icmp_sgt  i17 %west_5, i17 %max_value_25" [lsal_first/lsal.cpp:51]   --->   Operation 985 'icmp' 'icmp_ln51_5' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 986 [1/1] (0.78ns)   --->   "%max_value_27 = select i1 %icmp_ln51_5, i17 %west_5, i17 %max_value_25" [lsal_first/lsal.cpp:51]   --->   Operation 986 'select' 'max_value_27' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 987 [1/1] (0.00ns)   --->   "%trunc_ln43_5 = trunc i17 %max_value_27" [lsal_first/lsal.cpp:43]   --->   Operation 987 'trunc' 'trunc_ln43_5' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_19 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln38_6)   --->   "%select_ln38_41 = select i1 %or_ln38_3, i8 %select_ln38_39, i8 %select_ln38_40" [lsal_first/lsal.cpp:38]   --->   Operation 988 'select' 'select_ln38_41' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 989 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln38_6 = icmp_eq  i8 %querry_buff_1_load, i8 %select_ln38_41" [lsal_first/lsal.cpp:38]   --->   Operation 989 'icmp' 'icmp_ln38_6' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 990 [1/1] (0.00ns) (grouped into LUT with out node northwest_6)   --->   "%select_ln40_6 = select i1 %icmp_ln38_6, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 990 'select' 'select_ln40_6' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 991 [1/1] (0.00ns) (grouped into LUT with out node northwest_6)   --->   "%sext_ln40_6 = sext i16 %diag_array_1_7_2" [lsal_first/lsal.cpp:40]   --->   Operation 991 'sext' 'sext_ln40_6' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_19 : Operation 992 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_6 = add i17 %select_ln40_6, i17 %sext_ln40_6" [lsal_first/lsal.cpp:40]   --->   Operation 992 'add' 'northwest_6' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 993 [1/1] (2.43ns)   --->   "%icmp_ln46_6 = icmp_sgt  i17 %northwest_6, i17 %west_5" [lsal_first/lsal.cpp:46]   --->   Operation 993 'icmp' 'icmp_ln46_6' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 994 [1/1] (0.78ns)   --->   "%max_value_30 = select i1 %icmp_ln46_6, i17 %northwest_6, i17 %west_5" [lsal_first/lsal.cpp:46]   --->   Operation 994 'select' 'max_value_30' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 995 [1/2] (3.25ns)   --->   "%database_buff_6_load_7 = load i14 %database_buff_6_addr_8" [lsal_first/lsal.cpp:38]   --->   Operation 995 'load' 'database_buff_6_load_7' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_19 : Operation 996 [1/2] (3.25ns)   --->   "%database_buff_7_load_7 = load i14 %database_buff_7_addr_8" [lsal_first/lsal.cpp:38]   --->   Operation 996 'load' 'database_buff_7_load_7' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_19 : Operation 997 [1/2] (3.25ns)   --->   "%database_buff_0_load_7 = load i14 %database_buff_0_addr_8" [lsal_first/lsal.cpp:38]   --->   Operation 997 'load' 'database_buff_0_load_7' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_19 : Operation 998 [1/2] (3.25ns)   --->   "%database_buff_1_load_7 = load i14 %database_buff_1_addr_8" [lsal_first/lsal.cpp:38]   --->   Operation 998 'load' 'database_buff_1_load_7' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_19 : Operation 999 [1/2] (3.25ns)   --->   "%database_buff_2_load_7 = load i14 %database_buff_2_addr_8" [lsal_first/lsal.cpp:38]   --->   Operation 999 'load' 'database_buff_2_load_7' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_19 : Operation 1000 [1/2] (3.25ns)   --->   "%database_buff_3_load_7 = load i14 %database_buff_3_addr_8" [lsal_first/lsal.cpp:38]   --->   Operation 1000 'load' 'database_buff_3_load_7' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_19 : Operation 1001 [1/2] (3.25ns)   --->   "%database_buff_4_load_7 = load i14 %database_buff_4_addr_8" [lsal_first/lsal.cpp:38]   --->   Operation 1001 'load' 'database_buff_4_load_7' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_19 : Operation 1002 [1/2] (3.25ns)   --->   "%database_buff_5_load_7 = load i14 %database_buff_5_addr_8" [lsal_first/lsal.cpp:38]   --->   Operation 1002 'load' 'database_buff_5_load_7' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_19 : Operation 1003 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_46)   --->   "%select_ln38_42 = select i1 %icmp_ln38_38, i8 %database_buff_5_load_7, i8 %database_buff_4_load_7" [lsal_first/lsal.cpp:38]   --->   Operation 1003 'select' 'select_ln38_42' <Predicate = (!icmp_ln34 & or_ln38 & or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1004 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_43 = select i1 %icmp_ln38_36, i8 %database_buff_3_load_7, i8 %database_buff_2_load_7" [lsal_first/lsal.cpp:38]   --->   Operation 1004 'select' 'select_ln38_43' <Predicate = (!icmp_ln34 & !or_ln38 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_47)   --->   "%select_ln38_44 = select i1 %icmp_ln38_34, i8 %database_buff_1_load_7, i8 %database_buff_0_load_7" [lsal_first/lsal.cpp:38]   --->   Operation 1005 'select' 'select_ln38_44' <Predicate = (!icmp_ln34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1006 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_45 = select i1 %icmp_ln38_32, i8 %database_buff_7_load_7, i8 %database_buff_6_load_7" [lsal_first/lsal.cpp:38]   --->   Operation 1006 'select' 'select_ln38_45' <Predicate = (!icmp_ln34 & !or_ln38_2 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1007 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_46 = select i1 %or_ln38, i8 %select_ln38_42, i8 %select_ln38_43" [lsal_first/lsal.cpp:38]   --->   Operation 1007 'select' 'select_ln38_46' <Predicate = (!icmp_ln34 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1008 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_47 = select i1 %or_ln38_2, i8 %select_ln38_44, i8 %select_ln38_45" [lsal_first/lsal.cpp:38]   --->   Operation 1008 'select' 'select_ln38_47' <Predicate = (!icmp_ln34 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1009 [1/1] (2.10ns)   --->   "%add_ln38_7 = add i17 %k, i17 8" [lsal_first/lsal.cpp:38]   --->   Operation 1009 'add' 'add_ln38_7' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1010 [1/1] (0.00ns)   --->   "%lshr_ln38_8 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln38_7, i32 3, i32 16" [lsal_first/lsal.cpp:38]   --->   Operation 1010 'partselect' 'lshr_ln38_8' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_19 : Operation 1011 [1/1] (0.00ns)   --->   "%zext_ln38_8 = zext i14 %lshr_ln38_8" [lsal_first/lsal.cpp:38]   --->   Operation 1011 'zext' 'zext_ln38_8' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_19 : Operation 1012 [1/1] (0.00ns)   --->   "%database_buff_0_addr_9 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln38_8" [lsal_first/lsal.cpp:38]   --->   Operation 1012 'getelementptr' 'database_buff_0_addr_9' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_19 : Operation 1013 [1/1] (0.00ns)   --->   "%database_buff_1_addr_9 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln38_8" [lsal_first/lsal.cpp:38]   --->   Operation 1013 'getelementptr' 'database_buff_1_addr_9' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_19 : Operation 1014 [1/1] (0.00ns)   --->   "%database_buff_2_addr_9 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln38_8" [lsal_first/lsal.cpp:38]   --->   Operation 1014 'getelementptr' 'database_buff_2_addr_9' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_19 : Operation 1015 [1/1] (0.00ns)   --->   "%database_buff_3_addr_9 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln38_8" [lsal_first/lsal.cpp:38]   --->   Operation 1015 'getelementptr' 'database_buff_3_addr_9' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_19 : Operation 1016 [1/1] (0.00ns)   --->   "%database_buff_4_addr_9 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln38_8" [lsal_first/lsal.cpp:38]   --->   Operation 1016 'getelementptr' 'database_buff_4_addr_9' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_19 : Operation 1017 [1/1] (0.00ns)   --->   "%database_buff_5_addr_9 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln38_8" [lsal_first/lsal.cpp:38]   --->   Operation 1017 'getelementptr' 'database_buff_5_addr_9' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_19 : Operation 1018 [1/1] (0.00ns)   --->   "%database_buff_6_addr_9 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln38_8" [lsal_first/lsal.cpp:38]   --->   Operation 1018 'getelementptr' 'database_buff_6_addr_9' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_19 : Operation 1019 [1/1] (0.00ns)   --->   "%database_buff_7_addr_9 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln38_8" [lsal_first/lsal.cpp:38]   --->   Operation 1019 'getelementptr' 'database_buff_7_addr_9' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_19 : Operation 1020 [2/2] (3.25ns)   --->   "%database_buff_7_load_8 = load i14 %database_buff_7_addr_9" [lsal_first/lsal.cpp:38]   --->   Operation 1020 'load' 'database_buff_7_load_8' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_19 : Operation 1021 [2/2] (3.25ns)   --->   "%database_buff_0_load_8 = load i14 %database_buff_0_addr_9" [lsal_first/lsal.cpp:38]   --->   Operation 1021 'load' 'database_buff_0_load_8' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_19 : Operation 1022 [2/2] (3.25ns)   --->   "%database_buff_1_load_8 = load i14 %database_buff_1_addr_9" [lsal_first/lsal.cpp:38]   --->   Operation 1022 'load' 'database_buff_1_load_8' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_19 : Operation 1023 [2/2] (3.25ns)   --->   "%database_buff_2_load_8 = load i14 %database_buff_2_addr_9" [lsal_first/lsal.cpp:38]   --->   Operation 1023 'load' 'database_buff_2_load_8' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_19 : Operation 1024 [2/2] (3.25ns)   --->   "%database_buff_3_load_8 = load i14 %database_buff_3_addr_9" [lsal_first/lsal.cpp:38]   --->   Operation 1024 'load' 'database_buff_3_load_8' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_19 : Operation 1025 [2/2] (3.25ns)   --->   "%database_buff_4_load_8 = load i14 %database_buff_4_addr_9" [lsal_first/lsal.cpp:38]   --->   Operation 1025 'load' 'database_buff_4_load_8' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_19 : Operation 1026 [2/2] (3.25ns)   --->   "%database_buff_5_load_8 = load i14 %database_buff_5_addr_9" [lsal_first/lsal.cpp:38]   --->   Operation 1026 'load' 'database_buff_5_load_8' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_19 : Operation 1027 [2/2] (3.25ns)   --->   "%database_buff_6_load_8 = load i14 %database_buff_6_addr_9" [lsal_first/lsal.cpp:38]   --->   Operation 1027 'load' 'database_buff_6_load_8' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>

State 20 <SV = 19> <Delay = 7.29>
ST_20 : Operation 1028 [1/1] (0.00ns)   --->   "%global_max_10 = phi i32 %zext_ln43_4, void, i32 %global_max_8, void %._crit_edge2_ifconv"   --->   Operation 1028 'phi' 'global_max_10' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_20 : Operation 1029 [1/1] (2.43ns)   --->   "%icmp_ln56_5 = icmp_sgt  i17 %max_value_27, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 1029 'icmp' 'icmp_ln56_5' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1030 [1/1] (0.80ns)   --->   "%diag_array_2_5 = select i1 %icmp_ln56_5, i16 %trunc_ln43_5, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 1030 'select' 'diag_array_2_5' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1031 [1/1] (0.00ns)   --->   "%zext_ln43_5 = zext i16 %diag_array_2_5" [lsal_first/lsal.cpp:43]   --->   Operation 1031 'zext' 'zext_ln43_5' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_20 : Operation 1032 [1/1] (2.47ns)   --->   "%icmp_ln68_5 = icmp_sgt  i32 %zext_ln43_5, i32 %global_max_10" [lsal_first/lsal.cpp:68]   --->   Operation 1032 'icmp' 'icmp_ln68_5' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1033 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_5, void %._crit_edge4_ifconv, void" [lsal_first/lsal.cpp:68]   --->   Operation 1033 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_20 : Operation 1034 [1/1] (0.00ns)   --->   "%shl_ln70_5 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_4, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 1034 'bitconcatenate' 'shl_ln70_5' <Predicate = (!icmp_ln34 & icmp_ln68_5)> <Delay = 0.00>
ST_20 : Operation 1035 [1/1] (0.00ns)   --->   "%or_ln70_5 = or i22 %shl_ln70_5, i22 26" [lsal_first/lsal.cpp:70]   --->   Operation 1035 'or' 'or_ln70_5' <Predicate = (!icmp_ln34 & icmp_ln68_5)> <Delay = 0.00>
ST_20 : Operation 1036 [1/1] (0.00ns)   --->   "%zext_ln70_5 = zext i22 %or_ln70_5" [lsal_first/lsal.cpp:70]   --->   Operation 1036 'zext' 'zext_ln70_5' <Predicate = (!icmp_ln34 & icmp_ln68_5)> <Delay = 0.00>
ST_20 : Operation 1037 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_5" [lsal_first/lsal.cpp:70]   --->   Operation 1037 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_5)> <Delay = 0.00>
ST_20 : Operation 1038 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge4_ifconv" [lsal_first/lsal.cpp:71]   --->   Operation 1038 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_5)> <Delay = 1.58>
ST_20 : Operation 1039 [1/1] (0.00ns)   --->   "%sext_ln41_6 = sext i16 %diag_array_1_7" [lsal_first/lsal.cpp:41]   --->   Operation 1039 'sext' 'sext_ln41_6' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_20 : Operation 1040 [1/1] (2.07ns)   --->   "%west_6 = add i17 %sext_ln41_6, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 1040 'add' 'west_6' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1041 [1/1] (2.43ns)   --->   "%icmp_ln51_6 = icmp_sgt  i17 %west_6, i17 %max_value_30" [lsal_first/lsal.cpp:51]   --->   Operation 1041 'icmp' 'icmp_ln51_6' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1042 [1/1] (0.78ns)   --->   "%max_value_32 = select i1 %icmp_ln51_6, i17 %west_6, i17 %max_value_30" [lsal_first/lsal.cpp:51]   --->   Operation 1042 'select' 'max_value_32' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1043 [1/1] (0.00ns)   --->   "%trunc_ln43_6 = trunc i17 %max_value_32" [lsal_first/lsal.cpp:43]   --->   Operation 1043 'trunc' 'trunc_ln43_6' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_20 : Operation 1044 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln38_7)   --->   "%select_ln38_48 = select i1 %or_ln38_3, i8 %select_ln38_46, i8 %select_ln38_47" [lsal_first/lsal.cpp:38]   --->   Operation 1044 'select' 'select_ln38_48' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1045 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln38_7 = icmp_eq  i8 %querry_buff_0_load, i8 %select_ln38_48" [lsal_first/lsal.cpp:38]   --->   Operation 1045 'icmp' 'icmp_ln38_7' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node northwest_7)   --->   "%select_ln40_7 = select i1 %icmp_ln38_7, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 1046 'select' 'select_ln40_7' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1047 [1/1] (0.00ns) (grouped into LUT with out node northwest_7)   --->   "%sext_ln40_7 = sext i16 %diag_array_1_8_2" [lsal_first/lsal.cpp:40]   --->   Operation 1047 'sext' 'sext_ln40_7' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_20 : Operation 1048 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_7 = add i17 %select_ln40_7, i17 %sext_ln40_7" [lsal_first/lsal.cpp:40]   --->   Operation 1048 'add' 'northwest_7' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1049 [1/1] (2.43ns)   --->   "%icmp_ln46_7 = icmp_sgt  i17 %northwest_7, i17 %west_6" [lsal_first/lsal.cpp:46]   --->   Operation 1049 'icmp' 'icmp_ln46_7' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1050 [1/1] (0.78ns)   --->   "%max_value_35 = select i1 %icmp_ln46_7, i17 %northwest_7, i17 %west_6" [lsal_first/lsal.cpp:46]   --->   Operation 1050 'select' 'max_value_35' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1051 [1/2] (3.25ns)   --->   "%database_buff_7_load_8 = load i14 %database_buff_7_addr_9" [lsal_first/lsal.cpp:38]   --->   Operation 1051 'load' 'database_buff_7_load_8' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_20 : Operation 1052 [1/2] (3.25ns)   --->   "%database_buff_0_load_8 = load i14 %database_buff_0_addr_9" [lsal_first/lsal.cpp:38]   --->   Operation 1052 'load' 'database_buff_0_load_8' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_20 : Operation 1053 [1/2] (3.25ns)   --->   "%database_buff_1_load_8 = load i14 %database_buff_1_addr_9" [lsal_first/lsal.cpp:38]   --->   Operation 1053 'load' 'database_buff_1_load_8' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_20 : Operation 1054 [1/2] (3.25ns)   --->   "%database_buff_2_load_8 = load i14 %database_buff_2_addr_9" [lsal_first/lsal.cpp:38]   --->   Operation 1054 'load' 'database_buff_2_load_8' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_20 : Operation 1055 [1/2] (3.25ns)   --->   "%database_buff_3_load_8 = load i14 %database_buff_3_addr_9" [lsal_first/lsal.cpp:38]   --->   Operation 1055 'load' 'database_buff_3_load_8' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_20 : Operation 1056 [1/2] (3.25ns)   --->   "%database_buff_4_load_8 = load i14 %database_buff_4_addr_9" [lsal_first/lsal.cpp:38]   --->   Operation 1056 'load' 'database_buff_4_load_8' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_20 : Operation 1057 [1/2] (3.25ns)   --->   "%database_buff_5_load_8 = load i14 %database_buff_5_addr_9" [lsal_first/lsal.cpp:38]   --->   Operation 1057 'load' 'database_buff_5_load_8' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_20 : Operation 1058 [1/2] (3.25ns)   --->   "%database_buff_6_load_8 = load i14 %database_buff_6_addr_9" [lsal_first/lsal.cpp:38]   --->   Operation 1058 'load' 'database_buff_6_load_8' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_20 : Operation 1059 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_53)   --->   "%select_ln38_49 = select i1 %icmp_ln38_38, i8 %database_buff_6_load_8, i8 %database_buff_5_load_8" [lsal_first/lsal.cpp:38]   --->   Operation 1059 'select' 'select_ln38_49' <Predicate = (!icmp_ln34 & or_ln38 & or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1060 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_50 = select i1 %icmp_ln38_36, i8 %database_buff_4_load_8, i8 %database_buff_3_load_8" [lsal_first/lsal.cpp:38]   --->   Operation 1060 'select' 'select_ln38_50' <Predicate = (!icmp_ln34 & !or_ln38 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_54)   --->   "%select_ln38_51 = select i1 %icmp_ln38_34, i8 %database_buff_2_load_8, i8 %database_buff_1_load_8" [lsal_first/lsal.cpp:38]   --->   Operation 1061 'select' 'select_ln38_51' <Predicate = (!icmp_ln34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1062 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_52 = select i1 %icmp_ln38_32, i8 %database_buff_0_load_8, i8 %database_buff_7_load_8" [lsal_first/lsal.cpp:38]   --->   Operation 1062 'select' 'select_ln38_52' <Predicate = (!icmp_ln34 & !or_ln38_2 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1063 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_53 = select i1 %or_ln38, i8 %select_ln38_49, i8 %select_ln38_50" [lsal_first/lsal.cpp:38]   --->   Operation 1063 'select' 'select_ln38_53' <Predicate = (!icmp_ln34 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1064 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_54 = select i1 %or_ln38_2, i8 %select_ln38_51, i8 %select_ln38_52" [lsal_first/lsal.cpp:38]   --->   Operation 1064 'select' 'select_ln38_54' <Predicate = (!icmp_ln34 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1065 [1/1] (2.10ns)   --->   "%add_ln38_8 = add i17 %k, i17 9" [lsal_first/lsal.cpp:38]   --->   Operation 1065 'add' 'add_ln38_8' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1066 [1/1] (0.00ns)   --->   "%lshr_ln38_9 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln38_8, i32 3, i32 16" [lsal_first/lsal.cpp:38]   --->   Operation 1066 'partselect' 'lshr_ln38_9' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_20 : Operation 1067 [1/1] (0.00ns)   --->   "%zext_ln38_9 = zext i14 %lshr_ln38_9" [lsal_first/lsal.cpp:38]   --->   Operation 1067 'zext' 'zext_ln38_9' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_20 : Operation 1068 [1/1] (0.00ns)   --->   "%database_buff_1_addr_10 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln38_9" [lsal_first/lsal.cpp:38]   --->   Operation 1068 'getelementptr' 'database_buff_1_addr_10' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_20 : Operation 1069 [1/1] (0.00ns)   --->   "%database_buff_2_addr_10 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln38_9" [lsal_first/lsal.cpp:38]   --->   Operation 1069 'getelementptr' 'database_buff_2_addr_10' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_20 : Operation 1070 [1/1] (0.00ns)   --->   "%database_buff_3_addr_10 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln38_9" [lsal_first/lsal.cpp:38]   --->   Operation 1070 'getelementptr' 'database_buff_3_addr_10' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_20 : Operation 1071 [1/1] (0.00ns)   --->   "%database_buff_4_addr_10 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln38_9" [lsal_first/lsal.cpp:38]   --->   Operation 1071 'getelementptr' 'database_buff_4_addr_10' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_20 : Operation 1072 [1/1] (0.00ns)   --->   "%database_buff_5_addr_10 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln38_9" [lsal_first/lsal.cpp:38]   --->   Operation 1072 'getelementptr' 'database_buff_5_addr_10' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_20 : Operation 1073 [1/1] (0.00ns)   --->   "%database_buff_6_addr_10 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln38_9" [lsal_first/lsal.cpp:38]   --->   Operation 1073 'getelementptr' 'database_buff_6_addr_10' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_20 : Operation 1074 [1/1] (0.00ns)   --->   "%database_buff_7_addr_10 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln38_9" [lsal_first/lsal.cpp:38]   --->   Operation 1074 'getelementptr' 'database_buff_7_addr_10' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_20 : Operation 1075 [1/1] (0.00ns)   --->   "%database_buff_0_addr_10 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln38_9" [lsal_first/lsal.cpp:38]   --->   Operation 1075 'getelementptr' 'database_buff_0_addr_10' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_20 : Operation 1076 [2/2] (3.25ns)   --->   "%database_buff_0_load_9 = load i14 %database_buff_0_addr_10" [lsal_first/lsal.cpp:38]   --->   Operation 1076 'load' 'database_buff_0_load_9' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_20 : Operation 1077 [2/2] (3.25ns)   --->   "%database_buff_1_load_9 = load i14 %database_buff_1_addr_10" [lsal_first/lsal.cpp:38]   --->   Operation 1077 'load' 'database_buff_1_load_9' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_20 : Operation 1078 [2/2] (3.25ns)   --->   "%database_buff_2_load_9 = load i14 %database_buff_2_addr_10" [lsal_first/lsal.cpp:38]   --->   Operation 1078 'load' 'database_buff_2_load_9' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_20 : Operation 1079 [2/2] (3.25ns)   --->   "%database_buff_3_load_9 = load i14 %database_buff_3_addr_10" [lsal_first/lsal.cpp:38]   --->   Operation 1079 'load' 'database_buff_3_load_9' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_20 : Operation 1080 [2/2] (3.25ns)   --->   "%database_buff_4_load_9 = load i14 %database_buff_4_addr_10" [lsal_first/lsal.cpp:38]   --->   Operation 1080 'load' 'database_buff_4_load_9' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_20 : Operation 1081 [2/2] (3.25ns)   --->   "%database_buff_5_load_9 = load i14 %database_buff_5_addr_10" [lsal_first/lsal.cpp:38]   --->   Operation 1081 'load' 'database_buff_5_load_9' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_20 : Operation 1082 [2/2] (3.25ns)   --->   "%database_buff_6_load_9 = load i14 %database_buff_6_addr_10" [lsal_first/lsal.cpp:38]   --->   Operation 1082 'load' 'database_buff_6_load_9' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_20 : Operation 1083 [2/2] (3.25ns)   --->   "%database_buff_7_load_9 = load i14 %database_buff_7_addr_10" [lsal_first/lsal.cpp:38]   --->   Operation 1083 'load' 'database_buff_7_load_9' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>

State 21 <SV = 20> <Delay = 7.29>
ST_21 : Operation 1084 [1/1] (0.00ns)   --->   "%global_max_12 = phi i32 %zext_ln43_5, void, i32 %global_max_10, void %._crit_edge3_ifconv"   --->   Operation 1084 'phi' 'global_max_12' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_21 : Operation 1085 [1/1] (2.43ns)   --->   "%icmp_ln56_6 = icmp_sgt  i17 %max_value_32, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 1085 'icmp' 'icmp_ln56_6' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1086 [1/1] (0.80ns)   --->   "%diag_array_2_6 = select i1 %icmp_ln56_6, i16 %trunc_ln43_6, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 1086 'select' 'diag_array_2_6' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1087 [1/1] (0.00ns)   --->   "%zext_ln43_6 = zext i16 %diag_array_2_6" [lsal_first/lsal.cpp:43]   --->   Operation 1087 'zext' 'zext_ln43_6' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_21 : Operation 1088 [1/1] (2.47ns)   --->   "%icmp_ln68_6 = icmp_sgt  i32 %zext_ln43_6, i32 %global_max_12" [lsal_first/lsal.cpp:68]   --->   Operation 1088 'icmp' 'icmp_ln68_6' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1089 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_6, void %._crit_edge5_ifconv, void" [lsal_first/lsal.cpp:68]   --->   Operation 1089 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_21 : Operation 1090 [1/1] (0.00ns)   --->   "%shl_ln70_6 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_5, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 1090 'bitconcatenate' 'shl_ln70_6' <Predicate = (!icmp_ln34 & icmp_ln68_6)> <Delay = 0.00>
ST_21 : Operation 1091 [1/1] (0.00ns)   --->   "%or_ln70_6 = or i22 %shl_ln70_6, i22 25" [lsal_first/lsal.cpp:70]   --->   Operation 1091 'or' 'or_ln70_6' <Predicate = (!icmp_ln34 & icmp_ln68_6)> <Delay = 0.00>
ST_21 : Operation 1092 [1/1] (0.00ns)   --->   "%zext_ln70_6 = zext i22 %or_ln70_6" [lsal_first/lsal.cpp:70]   --->   Operation 1092 'zext' 'zext_ln70_6' <Predicate = (!icmp_ln34 & icmp_ln68_6)> <Delay = 0.00>
ST_21 : Operation 1093 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_6" [lsal_first/lsal.cpp:70]   --->   Operation 1093 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_6)> <Delay = 0.00>
ST_21 : Operation 1094 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge5_ifconv" [lsal_first/lsal.cpp:71]   --->   Operation 1094 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_6)> <Delay = 1.58>
ST_21 : Operation 1095 [1/1] (0.00ns)   --->   "%sext_ln41_7 = sext i16 %diag_array_1_8" [lsal_first/lsal.cpp:41]   --->   Operation 1095 'sext' 'sext_ln41_7' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_21 : Operation 1096 [1/1] (2.07ns)   --->   "%west_7 = add i17 %sext_ln41_7, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 1096 'add' 'west_7' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1097 [1/1] (2.43ns)   --->   "%icmp_ln51_7 = icmp_sgt  i17 %west_7, i17 %max_value_35" [lsal_first/lsal.cpp:51]   --->   Operation 1097 'icmp' 'icmp_ln51_7' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1098 [1/1] (0.78ns)   --->   "%max_value_37 = select i1 %icmp_ln51_7, i17 %west_7, i17 %max_value_35" [lsal_first/lsal.cpp:51]   --->   Operation 1098 'select' 'max_value_37' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1099 [1/1] (0.00ns)   --->   "%trunc_ln43_7 = trunc i17 %max_value_37" [lsal_first/lsal.cpp:43]   --->   Operation 1099 'trunc' 'trunc_ln43_7' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_21 : Operation 1100 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln38_8)   --->   "%select_ln38_55 = select i1 %or_ln38_3, i8 %select_ln38_53, i8 %select_ln38_54" [lsal_first/lsal.cpp:38]   --->   Operation 1100 'select' 'select_ln38_55' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1101 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln38_8 = icmp_eq  i8 %querry_buff_7_load_1, i8 %select_ln38_55" [lsal_first/lsal.cpp:38]   --->   Operation 1101 'icmp' 'icmp_ln38_8' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node northwest_8)   --->   "%select_ln40_8 = select i1 %icmp_ln38_8, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 1102 'select' 'select_ln40_8' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1103 [1/1] (0.00ns) (grouped into LUT with out node northwest_8)   --->   "%sext_ln40_8 = sext i16 %diag_array_1_9_2" [lsal_first/lsal.cpp:40]   --->   Operation 1103 'sext' 'sext_ln40_8' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_21 : Operation 1104 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_8 = add i17 %select_ln40_8, i17 %sext_ln40_8" [lsal_first/lsal.cpp:40]   --->   Operation 1104 'add' 'northwest_8' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1105 [1/1] (2.43ns)   --->   "%icmp_ln46_8 = icmp_sgt  i17 %northwest_8, i17 %west_7" [lsal_first/lsal.cpp:46]   --->   Operation 1105 'icmp' 'icmp_ln46_8' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1106 [1/1] (0.78ns)   --->   "%max_value_40 = select i1 %icmp_ln46_8, i17 %northwest_8, i17 %west_7" [lsal_first/lsal.cpp:46]   --->   Operation 1106 'select' 'max_value_40' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1107 [1/2] (3.25ns)   --->   "%database_buff_0_load_9 = load i14 %database_buff_0_addr_10" [lsal_first/lsal.cpp:38]   --->   Operation 1107 'load' 'database_buff_0_load_9' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_21 : Operation 1108 [1/2] (3.25ns)   --->   "%database_buff_1_load_9 = load i14 %database_buff_1_addr_10" [lsal_first/lsal.cpp:38]   --->   Operation 1108 'load' 'database_buff_1_load_9' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_21 : Operation 1109 [1/2] (3.25ns)   --->   "%database_buff_2_load_9 = load i14 %database_buff_2_addr_10" [lsal_first/lsal.cpp:38]   --->   Operation 1109 'load' 'database_buff_2_load_9' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_21 : Operation 1110 [1/2] (3.25ns)   --->   "%database_buff_3_load_9 = load i14 %database_buff_3_addr_10" [lsal_first/lsal.cpp:38]   --->   Operation 1110 'load' 'database_buff_3_load_9' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_21 : Operation 1111 [1/2] (3.25ns)   --->   "%database_buff_4_load_9 = load i14 %database_buff_4_addr_10" [lsal_first/lsal.cpp:38]   --->   Operation 1111 'load' 'database_buff_4_load_9' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_21 : Operation 1112 [1/2] (3.25ns)   --->   "%database_buff_5_load_9 = load i14 %database_buff_5_addr_10" [lsal_first/lsal.cpp:38]   --->   Operation 1112 'load' 'database_buff_5_load_9' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_21 : Operation 1113 [1/2] (3.25ns)   --->   "%database_buff_6_load_9 = load i14 %database_buff_6_addr_10" [lsal_first/lsal.cpp:38]   --->   Operation 1113 'load' 'database_buff_6_load_9' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_21 : Operation 1114 [1/2] (3.25ns)   --->   "%database_buff_7_load_9 = load i14 %database_buff_7_addr_10" [lsal_first/lsal.cpp:38]   --->   Operation 1114 'load' 'database_buff_7_load_9' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_21 : Operation 1115 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_60)   --->   "%select_ln38_56 = select i1 %icmp_ln38_38, i8 %database_buff_7_load_9, i8 %database_buff_6_load_9" [lsal_first/lsal.cpp:38]   --->   Operation 1115 'select' 'select_ln38_56' <Predicate = (!icmp_ln34 & or_ln38 & or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1116 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_57 = select i1 %icmp_ln38_36, i8 %database_buff_5_load_9, i8 %database_buff_4_load_9" [lsal_first/lsal.cpp:38]   --->   Operation 1116 'select' 'select_ln38_57' <Predicate = (!icmp_ln34 & !or_ln38 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_61)   --->   "%select_ln38_58 = select i1 %icmp_ln38_34, i8 %database_buff_3_load_9, i8 %database_buff_2_load_9" [lsal_first/lsal.cpp:38]   --->   Operation 1117 'select' 'select_ln38_58' <Predicate = (!icmp_ln34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1118 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_59 = select i1 %icmp_ln38_32, i8 %database_buff_1_load_9, i8 %database_buff_0_load_9" [lsal_first/lsal.cpp:38]   --->   Operation 1118 'select' 'select_ln38_59' <Predicate = (!icmp_ln34 & !or_ln38_2 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1119 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_60 = select i1 %or_ln38, i8 %select_ln38_56, i8 %select_ln38_57" [lsal_first/lsal.cpp:38]   --->   Operation 1119 'select' 'select_ln38_60' <Predicate = (!icmp_ln34 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1120 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_61 = select i1 %or_ln38_2, i8 %select_ln38_58, i8 %select_ln38_59" [lsal_first/lsal.cpp:38]   --->   Operation 1120 'select' 'select_ln38_61' <Predicate = (!icmp_ln34 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1121 [1/1] (2.10ns)   --->   "%add_ln38_9 = add i17 %k, i17 10" [lsal_first/lsal.cpp:38]   --->   Operation 1121 'add' 'add_ln38_9' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1122 [1/1] (0.00ns)   --->   "%lshr_ln38_s = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln38_9, i32 3, i32 16" [lsal_first/lsal.cpp:38]   --->   Operation 1122 'partselect' 'lshr_ln38_s' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_21 : Operation 1123 [1/1] (0.00ns)   --->   "%zext_ln38_10 = zext i14 %lshr_ln38_s" [lsal_first/lsal.cpp:38]   --->   Operation 1123 'zext' 'zext_ln38_10' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_21 : Operation 1124 [1/1] (0.00ns)   --->   "%database_buff_2_addr_11 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln38_10" [lsal_first/lsal.cpp:38]   --->   Operation 1124 'getelementptr' 'database_buff_2_addr_11' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_21 : Operation 1125 [1/1] (0.00ns)   --->   "%database_buff_3_addr_11 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln38_10" [lsal_first/lsal.cpp:38]   --->   Operation 1125 'getelementptr' 'database_buff_3_addr_11' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_21 : Operation 1126 [1/1] (0.00ns)   --->   "%database_buff_4_addr_11 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln38_10" [lsal_first/lsal.cpp:38]   --->   Operation 1126 'getelementptr' 'database_buff_4_addr_11' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_21 : Operation 1127 [1/1] (0.00ns)   --->   "%database_buff_5_addr_11 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln38_10" [lsal_first/lsal.cpp:38]   --->   Operation 1127 'getelementptr' 'database_buff_5_addr_11' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_21 : Operation 1128 [1/1] (0.00ns)   --->   "%database_buff_6_addr_11 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln38_10" [lsal_first/lsal.cpp:38]   --->   Operation 1128 'getelementptr' 'database_buff_6_addr_11' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_21 : Operation 1129 [1/1] (0.00ns)   --->   "%database_buff_7_addr_11 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln38_10" [lsal_first/lsal.cpp:38]   --->   Operation 1129 'getelementptr' 'database_buff_7_addr_11' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_21 : Operation 1130 [1/1] (0.00ns)   --->   "%database_buff_0_addr_11 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln38_10" [lsal_first/lsal.cpp:38]   --->   Operation 1130 'getelementptr' 'database_buff_0_addr_11' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_21 : Operation 1131 [1/1] (0.00ns)   --->   "%database_buff_1_addr_11 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln38_10" [lsal_first/lsal.cpp:38]   --->   Operation 1131 'getelementptr' 'database_buff_1_addr_11' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_21 : Operation 1132 [2/2] (3.25ns)   --->   "%database_buff_1_load_10 = load i14 %database_buff_1_addr_11" [lsal_first/lsal.cpp:38]   --->   Operation 1132 'load' 'database_buff_1_load_10' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_21 : Operation 1133 [2/2] (3.25ns)   --->   "%database_buff_2_load_10 = load i14 %database_buff_2_addr_11" [lsal_first/lsal.cpp:38]   --->   Operation 1133 'load' 'database_buff_2_load_10' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_21 : Operation 1134 [2/2] (3.25ns)   --->   "%database_buff_3_load_10 = load i14 %database_buff_3_addr_11" [lsal_first/lsal.cpp:38]   --->   Operation 1134 'load' 'database_buff_3_load_10' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_21 : Operation 1135 [2/2] (3.25ns)   --->   "%database_buff_4_load_10 = load i14 %database_buff_4_addr_11" [lsal_first/lsal.cpp:38]   --->   Operation 1135 'load' 'database_buff_4_load_10' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_21 : Operation 1136 [2/2] (3.25ns)   --->   "%database_buff_5_load_10 = load i14 %database_buff_5_addr_11" [lsal_first/lsal.cpp:38]   --->   Operation 1136 'load' 'database_buff_5_load_10' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_21 : Operation 1137 [2/2] (3.25ns)   --->   "%database_buff_6_load_10 = load i14 %database_buff_6_addr_11" [lsal_first/lsal.cpp:38]   --->   Operation 1137 'load' 'database_buff_6_load_10' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_21 : Operation 1138 [2/2] (3.25ns)   --->   "%database_buff_7_load_10 = load i14 %database_buff_7_addr_11" [lsal_first/lsal.cpp:38]   --->   Operation 1138 'load' 'database_buff_7_load_10' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_21 : Operation 1139 [2/2] (3.25ns)   --->   "%database_buff_0_load_10 = load i14 %database_buff_0_addr_11" [lsal_first/lsal.cpp:38]   --->   Operation 1139 'load' 'database_buff_0_load_10' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>

State 22 <SV = 21> <Delay = 7.29>
ST_22 : Operation 1140 [1/1] (0.00ns)   --->   "%global_max_14 = phi i32 %zext_ln43_6, void, i32 %global_max_12, void %._crit_edge4_ifconv"   --->   Operation 1140 'phi' 'global_max_14' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_22 : Operation 1141 [1/1] (2.43ns)   --->   "%icmp_ln56_7 = icmp_sgt  i17 %max_value_37, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 1141 'icmp' 'icmp_ln56_7' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1142 [1/1] (0.80ns)   --->   "%diag_array_2_7 = select i1 %icmp_ln56_7, i16 %trunc_ln43_7, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 1142 'select' 'diag_array_2_7' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1143 [1/1] (0.00ns)   --->   "%zext_ln43_7 = zext i16 %diag_array_2_7" [lsal_first/lsal.cpp:43]   --->   Operation 1143 'zext' 'zext_ln43_7' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_22 : Operation 1144 [1/1] (2.47ns)   --->   "%icmp_ln68_7 = icmp_sgt  i32 %zext_ln43_7, i32 %global_max_14" [lsal_first/lsal.cpp:68]   --->   Operation 1144 'icmp' 'icmp_ln68_7' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1145 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_7, void %._crit_edge6_ifconv, void" [lsal_first/lsal.cpp:68]   --->   Operation 1145 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_22 : Operation 1146 [1/1] (0.00ns)   --->   "%shl_ln70_7 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_6, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 1146 'bitconcatenate' 'shl_ln70_7' <Predicate = (!icmp_ln34 & icmp_ln68_7)> <Delay = 0.00>
ST_22 : Operation 1147 [1/1] (0.00ns)   --->   "%or_ln70_7 = or i22 %shl_ln70_7, i22 24" [lsal_first/lsal.cpp:70]   --->   Operation 1147 'or' 'or_ln70_7' <Predicate = (!icmp_ln34 & icmp_ln68_7)> <Delay = 0.00>
ST_22 : Operation 1148 [1/1] (0.00ns)   --->   "%zext_ln70_7 = zext i22 %or_ln70_7" [lsal_first/lsal.cpp:70]   --->   Operation 1148 'zext' 'zext_ln70_7' <Predicate = (!icmp_ln34 & icmp_ln68_7)> <Delay = 0.00>
ST_22 : Operation 1149 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_7" [lsal_first/lsal.cpp:70]   --->   Operation 1149 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_7)> <Delay = 0.00>
ST_22 : Operation 1150 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge6_ifconv" [lsal_first/lsal.cpp:71]   --->   Operation 1150 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_7)> <Delay = 1.58>
ST_22 : Operation 1151 [1/1] (0.00ns)   --->   "%sext_ln41_8 = sext i16 %diag_array_1_9" [lsal_first/lsal.cpp:41]   --->   Operation 1151 'sext' 'sext_ln41_8' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_22 : Operation 1152 [1/1] (2.07ns)   --->   "%west_8 = add i17 %sext_ln41_8, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 1152 'add' 'west_8' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1153 [1/1] (2.43ns)   --->   "%icmp_ln51_8 = icmp_sgt  i17 %west_8, i17 %max_value_40" [lsal_first/lsal.cpp:51]   --->   Operation 1153 'icmp' 'icmp_ln51_8' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1154 [1/1] (0.78ns)   --->   "%max_value_42 = select i1 %icmp_ln51_8, i17 %west_8, i17 %max_value_40" [lsal_first/lsal.cpp:51]   --->   Operation 1154 'select' 'max_value_42' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1155 [1/1] (0.00ns)   --->   "%trunc_ln43_8 = trunc i17 %max_value_42" [lsal_first/lsal.cpp:43]   --->   Operation 1155 'trunc' 'trunc_ln43_8' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_22 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln38_9)   --->   "%select_ln38_62 = select i1 %or_ln38_3, i8 %select_ln38_60, i8 %select_ln38_61" [lsal_first/lsal.cpp:38]   --->   Operation 1156 'select' 'select_ln38_62' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1157 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln38_9 = icmp_eq  i8 %querry_buff_6_load_1, i8 %select_ln38_62" [lsal_first/lsal.cpp:38]   --->   Operation 1157 'icmp' 'icmp_ln38_9' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node northwest_9)   --->   "%select_ln40_9 = select i1 %icmp_ln38_9, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 1158 'select' 'select_ln40_9' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node northwest_9)   --->   "%sext_ln40_9 = sext i16 %diag_array_1_10_2" [lsal_first/lsal.cpp:40]   --->   Operation 1159 'sext' 'sext_ln40_9' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_22 : Operation 1160 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_9 = add i17 %select_ln40_9, i17 %sext_ln40_9" [lsal_first/lsal.cpp:40]   --->   Operation 1160 'add' 'northwest_9' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1161 [1/1] (2.43ns)   --->   "%icmp_ln46_9 = icmp_sgt  i17 %northwest_9, i17 %west_8" [lsal_first/lsal.cpp:46]   --->   Operation 1161 'icmp' 'icmp_ln46_9' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1162 [1/1] (0.78ns)   --->   "%max_value_45 = select i1 %icmp_ln46_9, i17 %northwest_9, i17 %west_8" [lsal_first/lsal.cpp:46]   --->   Operation 1162 'select' 'max_value_45' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1163 [1/2] (3.25ns)   --->   "%database_buff_1_load_10 = load i14 %database_buff_1_addr_11" [lsal_first/lsal.cpp:38]   --->   Operation 1163 'load' 'database_buff_1_load_10' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_22 : Operation 1164 [1/2] (3.25ns)   --->   "%database_buff_2_load_10 = load i14 %database_buff_2_addr_11" [lsal_first/lsal.cpp:38]   --->   Operation 1164 'load' 'database_buff_2_load_10' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_22 : Operation 1165 [1/2] (3.25ns)   --->   "%database_buff_3_load_10 = load i14 %database_buff_3_addr_11" [lsal_first/lsal.cpp:38]   --->   Operation 1165 'load' 'database_buff_3_load_10' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_22 : Operation 1166 [1/2] (3.25ns)   --->   "%database_buff_4_load_10 = load i14 %database_buff_4_addr_11" [lsal_first/lsal.cpp:38]   --->   Operation 1166 'load' 'database_buff_4_load_10' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_22 : Operation 1167 [1/2] (3.25ns)   --->   "%database_buff_5_load_10 = load i14 %database_buff_5_addr_11" [lsal_first/lsal.cpp:38]   --->   Operation 1167 'load' 'database_buff_5_load_10' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_22 : Operation 1168 [1/2] (3.25ns)   --->   "%database_buff_6_load_10 = load i14 %database_buff_6_addr_11" [lsal_first/lsal.cpp:38]   --->   Operation 1168 'load' 'database_buff_6_load_10' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_22 : Operation 1169 [1/2] (3.25ns)   --->   "%database_buff_7_load_10 = load i14 %database_buff_7_addr_11" [lsal_first/lsal.cpp:38]   --->   Operation 1169 'load' 'database_buff_7_load_10' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_22 : Operation 1170 [1/2] (3.25ns)   --->   "%database_buff_0_load_10 = load i14 %database_buff_0_addr_11" [lsal_first/lsal.cpp:38]   --->   Operation 1170 'load' 'database_buff_0_load_10' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_22 : Operation 1171 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_67)   --->   "%select_ln38_63 = select i1 %icmp_ln38_38, i8 %database_buff_0_load_10, i8 %database_buff_7_load_10" [lsal_first/lsal.cpp:38]   --->   Operation 1171 'select' 'select_ln38_63' <Predicate = (!icmp_ln34 & or_ln38 & or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1172 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_64 = select i1 %icmp_ln38_36, i8 %database_buff_6_load_10, i8 %database_buff_5_load_10" [lsal_first/lsal.cpp:38]   --->   Operation 1172 'select' 'select_ln38_64' <Predicate = (!icmp_ln34 & !or_ln38 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1173 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_68)   --->   "%select_ln38_65 = select i1 %icmp_ln38_34, i8 %database_buff_4_load_10, i8 %database_buff_3_load_10" [lsal_first/lsal.cpp:38]   --->   Operation 1173 'select' 'select_ln38_65' <Predicate = (!icmp_ln34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1174 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_66 = select i1 %icmp_ln38_32, i8 %database_buff_2_load_10, i8 %database_buff_1_load_10" [lsal_first/lsal.cpp:38]   --->   Operation 1174 'select' 'select_ln38_66' <Predicate = (!icmp_ln34 & !or_ln38_2 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1175 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_67 = select i1 %or_ln38, i8 %select_ln38_63, i8 %select_ln38_64" [lsal_first/lsal.cpp:38]   --->   Operation 1175 'select' 'select_ln38_67' <Predicate = (!icmp_ln34 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1176 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_68 = select i1 %or_ln38_2, i8 %select_ln38_65, i8 %select_ln38_66" [lsal_first/lsal.cpp:38]   --->   Operation 1176 'select' 'select_ln38_68' <Predicate = (!icmp_ln34 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1177 [1/1] (2.10ns)   --->   "%add_ln38_10 = add i17 %k, i17 11" [lsal_first/lsal.cpp:38]   --->   Operation 1177 'add' 'add_ln38_10' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1178 [1/1] (0.00ns)   --->   "%lshr_ln38_10 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln38_10, i32 3, i32 16" [lsal_first/lsal.cpp:38]   --->   Operation 1178 'partselect' 'lshr_ln38_10' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_22 : Operation 1179 [1/1] (0.00ns)   --->   "%zext_ln38_11 = zext i14 %lshr_ln38_10" [lsal_first/lsal.cpp:38]   --->   Operation 1179 'zext' 'zext_ln38_11' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_22 : Operation 1180 [1/1] (0.00ns)   --->   "%database_buff_3_addr_12 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln38_11" [lsal_first/lsal.cpp:38]   --->   Operation 1180 'getelementptr' 'database_buff_3_addr_12' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_22 : Operation 1181 [1/1] (0.00ns)   --->   "%database_buff_4_addr_12 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln38_11" [lsal_first/lsal.cpp:38]   --->   Operation 1181 'getelementptr' 'database_buff_4_addr_12' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_22 : Operation 1182 [1/1] (0.00ns)   --->   "%database_buff_5_addr_12 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln38_11" [lsal_first/lsal.cpp:38]   --->   Operation 1182 'getelementptr' 'database_buff_5_addr_12' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_22 : Operation 1183 [1/1] (0.00ns)   --->   "%database_buff_6_addr_12 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln38_11" [lsal_first/lsal.cpp:38]   --->   Operation 1183 'getelementptr' 'database_buff_6_addr_12' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_22 : Operation 1184 [1/1] (0.00ns)   --->   "%database_buff_7_addr_12 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln38_11" [lsal_first/lsal.cpp:38]   --->   Operation 1184 'getelementptr' 'database_buff_7_addr_12' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_22 : Operation 1185 [1/1] (0.00ns)   --->   "%database_buff_0_addr_12 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln38_11" [lsal_first/lsal.cpp:38]   --->   Operation 1185 'getelementptr' 'database_buff_0_addr_12' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_22 : Operation 1186 [1/1] (0.00ns)   --->   "%database_buff_1_addr_12 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln38_11" [lsal_first/lsal.cpp:38]   --->   Operation 1186 'getelementptr' 'database_buff_1_addr_12' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_22 : Operation 1187 [1/1] (0.00ns)   --->   "%database_buff_2_addr_12 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln38_11" [lsal_first/lsal.cpp:38]   --->   Operation 1187 'getelementptr' 'database_buff_2_addr_12' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_22 : Operation 1188 [2/2] (3.25ns)   --->   "%database_buff_2_load_11 = load i14 %database_buff_2_addr_12" [lsal_first/lsal.cpp:38]   --->   Operation 1188 'load' 'database_buff_2_load_11' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_22 : Operation 1189 [2/2] (3.25ns)   --->   "%database_buff_3_load_11 = load i14 %database_buff_3_addr_12" [lsal_first/lsal.cpp:38]   --->   Operation 1189 'load' 'database_buff_3_load_11' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_22 : Operation 1190 [2/2] (3.25ns)   --->   "%database_buff_4_load_11 = load i14 %database_buff_4_addr_12" [lsal_first/lsal.cpp:38]   --->   Operation 1190 'load' 'database_buff_4_load_11' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_22 : Operation 1191 [2/2] (3.25ns)   --->   "%database_buff_5_load_11 = load i14 %database_buff_5_addr_12" [lsal_first/lsal.cpp:38]   --->   Operation 1191 'load' 'database_buff_5_load_11' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_22 : Operation 1192 [2/2] (3.25ns)   --->   "%database_buff_6_load_11 = load i14 %database_buff_6_addr_12" [lsal_first/lsal.cpp:38]   --->   Operation 1192 'load' 'database_buff_6_load_11' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_22 : Operation 1193 [2/2] (3.25ns)   --->   "%database_buff_7_load_11 = load i14 %database_buff_7_addr_12" [lsal_first/lsal.cpp:38]   --->   Operation 1193 'load' 'database_buff_7_load_11' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_22 : Operation 1194 [2/2] (3.25ns)   --->   "%database_buff_0_load_11 = load i14 %database_buff_0_addr_12" [lsal_first/lsal.cpp:38]   --->   Operation 1194 'load' 'database_buff_0_load_11' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_22 : Operation 1195 [2/2] (3.25ns)   --->   "%database_buff_1_load_11 = load i14 %database_buff_1_addr_12" [lsal_first/lsal.cpp:38]   --->   Operation 1195 'load' 'database_buff_1_load_11' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>

State 23 <SV = 22> <Delay = 7.29>
ST_23 : Operation 1196 [1/1] (0.00ns)   --->   "%global_max_16 = phi i32 %zext_ln43_7, void, i32 %global_max_14, void %._crit_edge5_ifconv"   --->   Operation 1196 'phi' 'global_max_16' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_23 : Operation 1197 [1/1] (2.43ns)   --->   "%icmp_ln56_8 = icmp_sgt  i17 %max_value_42, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 1197 'icmp' 'icmp_ln56_8' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1198 [1/1] (0.80ns)   --->   "%diag_array_2_8 = select i1 %icmp_ln56_8, i16 %trunc_ln43_8, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 1198 'select' 'diag_array_2_8' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1199 [1/1] (0.00ns)   --->   "%zext_ln43_8 = zext i16 %diag_array_2_8" [lsal_first/lsal.cpp:43]   --->   Operation 1199 'zext' 'zext_ln43_8' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_23 : Operation 1200 [1/1] (2.47ns)   --->   "%icmp_ln68_8 = icmp_sgt  i32 %zext_ln43_8, i32 %global_max_16" [lsal_first/lsal.cpp:68]   --->   Operation 1200 'icmp' 'icmp_ln68_8' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1201 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_8, void %._crit_edge7_ifconv, void" [lsal_first/lsal.cpp:68]   --->   Operation 1201 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_23 : Operation 1202 [1/1] (0.00ns)   --->   "%shl_ln70_8 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_7, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 1202 'bitconcatenate' 'shl_ln70_8' <Predicate = (!icmp_ln34 & icmp_ln68_8)> <Delay = 0.00>
ST_23 : Operation 1203 [1/1] (0.00ns)   --->   "%or_ln70_8 = or i22 %shl_ln70_8, i22 23" [lsal_first/lsal.cpp:70]   --->   Operation 1203 'or' 'or_ln70_8' <Predicate = (!icmp_ln34 & icmp_ln68_8)> <Delay = 0.00>
ST_23 : Operation 1204 [1/1] (0.00ns)   --->   "%zext_ln70_8 = zext i22 %or_ln70_8" [lsal_first/lsal.cpp:70]   --->   Operation 1204 'zext' 'zext_ln70_8' <Predicate = (!icmp_ln34 & icmp_ln68_8)> <Delay = 0.00>
ST_23 : Operation 1205 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_8" [lsal_first/lsal.cpp:70]   --->   Operation 1205 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_8)> <Delay = 0.00>
ST_23 : Operation 1206 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge7_ifconv" [lsal_first/lsal.cpp:71]   --->   Operation 1206 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_8)> <Delay = 1.58>
ST_23 : Operation 1207 [1/1] (0.00ns)   --->   "%sext_ln41_9 = sext i16 %diag_array_1_10" [lsal_first/lsal.cpp:41]   --->   Operation 1207 'sext' 'sext_ln41_9' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_23 : Operation 1208 [1/1] (2.07ns)   --->   "%west_9 = add i17 %sext_ln41_9, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 1208 'add' 'west_9' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1209 [1/1] (2.43ns)   --->   "%icmp_ln51_9 = icmp_sgt  i17 %west_9, i17 %max_value_45" [lsal_first/lsal.cpp:51]   --->   Operation 1209 'icmp' 'icmp_ln51_9' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1210 [1/1] (0.78ns)   --->   "%max_value_47 = select i1 %icmp_ln51_9, i17 %west_9, i17 %max_value_45" [lsal_first/lsal.cpp:51]   --->   Operation 1210 'select' 'max_value_47' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1211 [1/1] (0.00ns)   --->   "%trunc_ln43_9 = trunc i17 %max_value_47" [lsal_first/lsal.cpp:43]   --->   Operation 1211 'trunc' 'trunc_ln43_9' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_23 : Operation 1212 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln38_10)   --->   "%select_ln38_69 = select i1 %or_ln38_3, i8 %select_ln38_67, i8 %select_ln38_68" [lsal_first/lsal.cpp:38]   --->   Operation 1212 'select' 'select_ln38_69' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1213 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln38_10 = icmp_eq  i8 %querry_buff_5_load_1, i8 %select_ln38_69" [lsal_first/lsal.cpp:38]   --->   Operation 1213 'icmp' 'icmp_ln38_10' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1214 [1/1] (0.00ns) (grouped into LUT with out node northwest_10)   --->   "%select_ln40_10 = select i1 %icmp_ln38_10, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 1214 'select' 'select_ln40_10' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1215 [1/1] (0.00ns) (grouped into LUT with out node northwest_10)   --->   "%sext_ln40_10 = sext i16 %diag_array_1_11_2" [lsal_first/lsal.cpp:40]   --->   Operation 1215 'sext' 'sext_ln40_10' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_23 : Operation 1216 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_10 = add i17 %select_ln40_10, i17 %sext_ln40_10" [lsal_first/lsal.cpp:40]   --->   Operation 1216 'add' 'northwest_10' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1217 [1/1] (2.43ns)   --->   "%icmp_ln46_10 = icmp_sgt  i17 %northwest_10, i17 %west_9" [lsal_first/lsal.cpp:46]   --->   Operation 1217 'icmp' 'icmp_ln46_10' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1218 [1/1] (0.78ns)   --->   "%max_value_50 = select i1 %icmp_ln46_10, i17 %northwest_10, i17 %west_9" [lsal_first/lsal.cpp:46]   --->   Operation 1218 'select' 'max_value_50' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1219 [1/2] (3.25ns)   --->   "%database_buff_2_load_11 = load i14 %database_buff_2_addr_12" [lsal_first/lsal.cpp:38]   --->   Operation 1219 'load' 'database_buff_2_load_11' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_23 : Operation 1220 [1/2] (3.25ns)   --->   "%database_buff_3_load_11 = load i14 %database_buff_3_addr_12" [lsal_first/lsal.cpp:38]   --->   Operation 1220 'load' 'database_buff_3_load_11' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_23 : Operation 1221 [1/2] (3.25ns)   --->   "%database_buff_4_load_11 = load i14 %database_buff_4_addr_12" [lsal_first/lsal.cpp:38]   --->   Operation 1221 'load' 'database_buff_4_load_11' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_23 : Operation 1222 [1/2] (3.25ns)   --->   "%database_buff_5_load_11 = load i14 %database_buff_5_addr_12" [lsal_first/lsal.cpp:38]   --->   Operation 1222 'load' 'database_buff_5_load_11' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_23 : Operation 1223 [1/2] (3.25ns)   --->   "%database_buff_6_load_11 = load i14 %database_buff_6_addr_12" [lsal_first/lsal.cpp:38]   --->   Operation 1223 'load' 'database_buff_6_load_11' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_23 : Operation 1224 [1/2] (3.25ns)   --->   "%database_buff_7_load_11 = load i14 %database_buff_7_addr_12" [lsal_first/lsal.cpp:38]   --->   Operation 1224 'load' 'database_buff_7_load_11' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_23 : Operation 1225 [1/2] (3.25ns)   --->   "%database_buff_0_load_11 = load i14 %database_buff_0_addr_12" [lsal_first/lsal.cpp:38]   --->   Operation 1225 'load' 'database_buff_0_load_11' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_23 : Operation 1226 [1/2] (3.25ns)   --->   "%database_buff_1_load_11 = load i14 %database_buff_1_addr_12" [lsal_first/lsal.cpp:38]   --->   Operation 1226 'load' 'database_buff_1_load_11' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_23 : Operation 1227 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_74)   --->   "%select_ln38_70 = select i1 %icmp_ln38_38, i8 %database_buff_1_load_11, i8 %database_buff_0_load_11" [lsal_first/lsal.cpp:38]   --->   Operation 1227 'select' 'select_ln38_70' <Predicate = (!icmp_ln34 & or_ln38 & or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1228 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_71 = select i1 %icmp_ln38_36, i8 %database_buff_7_load_11, i8 %database_buff_6_load_11" [lsal_first/lsal.cpp:38]   --->   Operation 1228 'select' 'select_ln38_71' <Predicate = (!icmp_ln34 & !or_ln38 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1229 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_75)   --->   "%select_ln38_72 = select i1 %icmp_ln38_34, i8 %database_buff_5_load_11, i8 %database_buff_4_load_11" [lsal_first/lsal.cpp:38]   --->   Operation 1229 'select' 'select_ln38_72' <Predicate = (!icmp_ln34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1230 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_73 = select i1 %icmp_ln38_32, i8 %database_buff_3_load_11, i8 %database_buff_2_load_11" [lsal_first/lsal.cpp:38]   --->   Operation 1230 'select' 'select_ln38_73' <Predicate = (!icmp_ln34 & !or_ln38_2 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1231 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_74 = select i1 %or_ln38, i8 %select_ln38_70, i8 %select_ln38_71" [lsal_first/lsal.cpp:38]   --->   Operation 1231 'select' 'select_ln38_74' <Predicate = (!icmp_ln34 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1232 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_75 = select i1 %or_ln38_2, i8 %select_ln38_72, i8 %select_ln38_73" [lsal_first/lsal.cpp:38]   --->   Operation 1232 'select' 'select_ln38_75' <Predicate = (!icmp_ln34 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1233 [1/1] (2.10ns)   --->   "%add_ln38_11 = add i17 %k, i17 12" [lsal_first/lsal.cpp:38]   --->   Operation 1233 'add' 'add_ln38_11' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1234 [1/1] (0.00ns)   --->   "%lshr_ln38_11 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln38_11, i32 3, i32 16" [lsal_first/lsal.cpp:38]   --->   Operation 1234 'partselect' 'lshr_ln38_11' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_23 : Operation 1235 [1/1] (0.00ns)   --->   "%zext_ln38_12 = zext i14 %lshr_ln38_11" [lsal_first/lsal.cpp:38]   --->   Operation 1235 'zext' 'zext_ln38_12' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_23 : Operation 1236 [1/1] (0.00ns)   --->   "%database_buff_4_addr_13 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln38_12" [lsal_first/lsal.cpp:38]   --->   Operation 1236 'getelementptr' 'database_buff_4_addr_13' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_23 : Operation 1237 [1/1] (0.00ns)   --->   "%database_buff_5_addr_13 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln38_12" [lsal_first/lsal.cpp:38]   --->   Operation 1237 'getelementptr' 'database_buff_5_addr_13' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_23 : Operation 1238 [1/1] (0.00ns)   --->   "%database_buff_6_addr_13 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln38_12" [lsal_first/lsal.cpp:38]   --->   Operation 1238 'getelementptr' 'database_buff_6_addr_13' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_23 : Operation 1239 [1/1] (0.00ns)   --->   "%database_buff_7_addr_13 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln38_12" [lsal_first/lsal.cpp:38]   --->   Operation 1239 'getelementptr' 'database_buff_7_addr_13' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_23 : Operation 1240 [1/1] (0.00ns)   --->   "%database_buff_0_addr_13 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln38_12" [lsal_first/lsal.cpp:38]   --->   Operation 1240 'getelementptr' 'database_buff_0_addr_13' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_23 : Operation 1241 [1/1] (0.00ns)   --->   "%database_buff_1_addr_13 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln38_12" [lsal_first/lsal.cpp:38]   --->   Operation 1241 'getelementptr' 'database_buff_1_addr_13' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_23 : Operation 1242 [1/1] (0.00ns)   --->   "%database_buff_2_addr_13 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln38_12" [lsal_first/lsal.cpp:38]   --->   Operation 1242 'getelementptr' 'database_buff_2_addr_13' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_23 : Operation 1243 [1/1] (0.00ns)   --->   "%database_buff_3_addr_13 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln38_12" [lsal_first/lsal.cpp:38]   --->   Operation 1243 'getelementptr' 'database_buff_3_addr_13' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_23 : Operation 1244 [2/2] (3.25ns)   --->   "%database_buff_3_load_12 = load i14 %database_buff_3_addr_13" [lsal_first/lsal.cpp:38]   --->   Operation 1244 'load' 'database_buff_3_load_12' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_23 : Operation 1245 [2/2] (3.25ns)   --->   "%database_buff_4_load_12 = load i14 %database_buff_4_addr_13" [lsal_first/lsal.cpp:38]   --->   Operation 1245 'load' 'database_buff_4_load_12' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_23 : Operation 1246 [2/2] (3.25ns)   --->   "%database_buff_5_load_12 = load i14 %database_buff_5_addr_13" [lsal_first/lsal.cpp:38]   --->   Operation 1246 'load' 'database_buff_5_load_12' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_23 : Operation 1247 [2/2] (3.25ns)   --->   "%database_buff_6_load_12 = load i14 %database_buff_6_addr_13" [lsal_first/lsal.cpp:38]   --->   Operation 1247 'load' 'database_buff_6_load_12' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_23 : Operation 1248 [2/2] (3.25ns)   --->   "%database_buff_7_load_12 = load i14 %database_buff_7_addr_13" [lsal_first/lsal.cpp:38]   --->   Operation 1248 'load' 'database_buff_7_load_12' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_23 : Operation 1249 [2/2] (3.25ns)   --->   "%database_buff_0_load_12 = load i14 %database_buff_0_addr_13" [lsal_first/lsal.cpp:38]   --->   Operation 1249 'load' 'database_buff_0_load_12' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_23 : Operation 1250 [2/2] (3.25ns)   --->   "%database_buff_1_load_12 = load i14 %database_buff_1_addr_13" [lsal_first/lsal.cpp:38]   --->   Operation 1250 'load' 'database_buff_1_load_12' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_23 : Operation 1251 [2/2] (3.25ns)   --->   "%database_buff_2_load_12 = load i14 %database_buff_2_addr_13" [lsal_first/lsal.cpp:38]   --->   Operation 1251 'load' 'database_buff_2_load_12' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>

State 24 <SV = 23> <Delay = 7.29>
ST_24 : Operation 1252 [1/1] (0.00ns)   --->   "%global_max_18 = phi i32 %zext_ln43_8, void, i32 %global_max_16, void %._crit_edge6_ifconv"   --->   Operation 1252 'phi' 'global_max_18' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_24 : Operation 1253 [1/1] (2.43ns)   --->   "%icmp_ln56_9 = icmp_sgt  i17 %max_value_47, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 1253 'icmp' 'icmp_ln56_9' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1254 [1/1] (0.80ns)   --->   "%diag_array_2_9 = select i1 %icmp_ln56_9, i16 %trunc_ln43_9, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 1254 'select' 'diag_array_2_9' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1255 [1/1] (0.00ns)   --->   "%zext_ln43_9 = zext i16 %diag_array_2_9" [lsal_first/lsal.cpp:43]   --->   Operation 1255 'zext' 'zext_ln43_9' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_24 : Operation 1256 [1/1] (2.47ns)   --->   "%icmp_ln68_9 = icmp_sgt  i32 %zext_ln43_9, i32 %global_max_18" [lsal_first/lsal.cpp:68]   --->   Operation 1256 'icmp' 'icmp_ln68_9' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1257 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_9, void %._crit_edge8_ifconv, void" [lsal_first/lsal.cpp:68]   --->   Operation 1257 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_24 : Operation 1258 [1/1] (0.00ns)   --->   "%shl_ln70_9 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_8, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 1258 'bitconcatenate' 'shl_ln70_9' <Predicate = (!icmp_ln34 & icmp_ln68_9)> <Delay = 0.00>
ST_24 : Operation 1259 [1/1] (0.00ns)   --->   "%or_ln70_9 = or i22 %shl_ln70_9, i22 22" [lsal_first/lsal.cpp:70]   --->   Operation 1259 'or' 'or_ln70_9' <Predicate = (!icmp_ln34 & icmp_ln68_9)> <Delay = 0.00>
ST_24 : Operation 1260 [1/1] (0.00ns)   --->   "%zext_ln70_9 = zext i22 %or_ln70_9" [lsal_first/lsal.cpp:70]   --->   Operation 1260 'zext' 'zext_ln70_9' <Predicate = (!icmp_ln34 & icmp_ln68_9)> <Delay = 0.00>
ST_24 : Operation 1261 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_9" [lsal_first/lsal.cpp:70]   --->   Operation 1261 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_9)> <Delay = 0.00>
ST_24 : Operation 1262 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge8_ifconv" [lsal_first/lsal.cpp:71]   --->   Operation 1262 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_9)> <Delay = 1.58>
ST_24 : Operation 1263 [1/1] (0.00ns)   --->   "%sext_ln41_10 = sext i16 %diag_array_1_11" [lsal_first/lsal.cpp:41]   --->   Operation 1263 'sext' 'sext_ln41_10' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_24 : Operation 1264 [1/1] (2.07ns)   --->   "%west_10 = add i17 %sext_ln41_10, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 1264 'add' 'west_10' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1265 [1/1] (2.43ns)   --->   "%icmp_ln51_10 = icmp_sgt  i17 %west_10, i17 %max_value_50" [lsal_first/lsal.cpp:51]   --->   Operation 1265 'icmp' 'icmp_ln51_10' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1266 [1/1] (0.78ns)   --->   "%max_value_52 = select i1 %icmp_ln51_10, i17 %west_10, i17 %max_value_50" [lsal_first/lsal.cpp:51]   --->   Operation 1266 'select' 'max_value_52' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1267 [1/1] (0.00ns)   --->   "%trunc_ln43_10 = trunc i17 %max_value_52" [lsal_first/lsal.cpp:43]   --->   Operation 1267 'trunc' 'trunc_ln43_10' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_24 : Operation 1268 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln38_11)   --->   "%select_ln38_76 = select i1 %or_ln38_3, i8 %select_ln38_74, i8 %select_ln38_75" [lsal_first/lsal.cpp:38]   --->   Operation 1268 'select' 'select_ln38_76' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1269 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln38_11 = icmp_eq  i8 %querry_buff_4_load_1, i8 %select_ln38_76" [lsal_first/lsal.cpp:38]   --->   Operation 1269 'icmp' 'icmp_ln38_11' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node northwest_11)   --->   "%select_ln40_11 = select i1 %icmp_ln38_11, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 1270 'select' 'select_ln40_11' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1271 [1/1] (0.00ns) (grouped into LUT with out node northwest_11)   --->   "%sext_ln40_11 = sext i16 %diag_array_1_12_2" [lsal_first/lsal.cpp:40]   --->   Operation 1271 'sext' 'sext_ln40_11' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_24 : Operation 1272 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_11 = add i17 %select_ln40_11, i17 %sext_ln40_11" [lsal_first/lsal.cpp:40]   --->   Operation 1272 'add' 'northwest_11' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1273 [1/1] (2.43ns)   --->   "%icmp_ln46_11 = icmp_sgt  i17 %northwest_11, i17 %west_10" [lsal_first/lsal.cpp:46]   --->   Operation 1273 'icmp' 'icmp_ln46_11' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1274 [1/1] (0.78ns)   --->   "%max_value_55 = select i1 %icmp_ln46_11, i17 %northwest_11, i17 %west_10" [lsal_first/lsal.cpp:46]   --->   Operation 1274 'select' 'max_value_55' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1275 [1/2] (3.25ns)   --->   "%database_buff_3_load_12 = load i14 %database_buff_3_addr_13" [lsal_first/lsal.cpp:38]   --->   Operation 1275 'load' 'database_buff_3_load_12' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_24 : Operation 1276 [1/2] (3.25ns)   --->   "%database_buff_4_load_12 = load i14 %database_buff_4_addr_13" [lsal_first/lsal.cpp:38]   --->   Operation 1276 'load' 'database_buff_4_load_12' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_24 : Operation 1277 [1/2] (3.25ns)   --->   "%database_buff_5_load_12 = load i14 %database_buff_5_addr_13" [lsal_first/lsal.cpp:38]   --->   Operation 1277 'load' 'database_buff_5_load_12' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_24 : Operation 1278 [1/2] (3.25ns)   --->   "%database_buff_6_load_12 = load i14 %database_buff_6_addr_13" [lsal_first/lsal.cpp:38]   --->   Operation 1278 'load' 'database_buff_6_load_12' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_24 : Operation 1279 [1/2] (3.25ns)   --->   "%database_buff_7_load_12 = load i14 %database_buff_7_addr_13" [lsal_first/lsal.cpp:38]   --->   Operation 1279 'load' 'database_buff_7_load_12' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_24 : Operation 1280 [1/2] (3.25ns)   --->   "%database_buff_0_load_12 = load i14 %database_buff_0_addr_13" [lsal_first/lsal.cpp:38]   --->   Operation 1280 'load' 'database_buff_0_load_12' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_24 : Operation 1281 [1/2] (3.25ns)   --->   "%database_buff_1_load_12 = load i14 %database_buff_1_addr_13" [lsal_first/lsal.cpp:38]   --->   Operation 1281 'load' 'database_buff_1_load_12' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_24 : Operation 1282 [1/2] (3.25ns)   --->   "%database_buff_2_load_12 = load i14 %database_buff_2_addr_13" [lsal_first/lsal.cpp:38]   --->   Operation 1282 'load' 'database_buff_2_load_12' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_24 : Operation 1283 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_81)   --->   "%select_ln38_77 = select i1 %icmp_ln38_38, i8 %database_buff_2_load_12, i8 %database_buff_1_load_12" [lsal_first/lsal.cpp:38]   --->   Operation 1283 'select' 'select_ln38_77' <Predicate = (!icmp_ln34 & or_ln38 & or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1284 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_78 = select i1 %icmp_ln38_36, i8 %database_buff_0_load_12, i8 %database_buff_7_load_12" [lsal_first/lsal.cpp:38]   --->   Operation 1284 'select' 'select_ln38_78' <Predicate = (!icmp_ln34 & !or_ln38 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1285 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_82)   --->   "%select_ln38_79 = select i1 %icmp_ln38_34, i8 %database_buff_6_load_12, i8 %database_buff_5_load_12" [lsal_first/lsal.cpp:38]   --->   Operation 1285 'select' 'select_ln38_79' <Predicate = (!icmp_ln34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1286 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_80 = select i1 %icmp_ln38_32, i8 %database_buff_4_load_12, i8 %database_buff_3_load_12" [lsal_first/lsal.cpp:38]   --->   Operation 1286 'select' 'select_ln38_80' <Predicate = (!icmp_ln34 & !or_ln38_2 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1287 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_81 = select i1 %or_ln38, i8 %select_ln38_77, i8 %select_ln38_78" [lsal_first/lsal.cpp:38]   --->   Operation 1287 'select' 'select_ln38_81' <Predicate = (!icmp_ln34 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1288 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_82 = select i1 %or_ln38_2, i8 %select_ln38_79, i8 %select_ln38_80" [lsal_first/lsal.cpp:38]   --->   Operation 1288 'select' 'select_ln38_82' <Predicate = (!icmp_ln34 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1289 [1/1] (2.10ns)   --->   "%add_ln38_12 = add i17 %k, i17 13" [lsal_first/lsal.cpp:38]   --->   Operation 1289 'add' 'add_ln38_12' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1290 [1/1] (0.00ns)   --->   "%lshr_ln38_12 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln38_12, i32 3, i32 16" [lsal_first/lsal.cpp:38]   --->   Operation 1290 'partselect' 'lshr_ln38_12' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_24 : Operation 1291 [1/1] (0.00ns)   --->   "%zext_ln38_13 = zext i14 %lshr_ln38_12" [lsal_first/lsal.cpp:38]   --->   Operation 1291 'zext' 'zext_ln38_13' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_24 : Operation 1292 [1/1] (0.00ns)   --->   "%database_buff_5_addr_14 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln38_13" [lsal_first/lsal.cpp:38]   --->   Operation 1292 'getelementptr' 'database_buff_5_addr_14' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_24 : Operation 1293 [1/1] (0.00ns)   --->   "%database_buff_6_addr_14 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln38_13" [lsal_first/lsal.cpp:38]   --->   Operation 1293 'getelementptr' 'database_buff_6_addr_14' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_24 : Operation 1294 [1/1] (0.00ns)   --->   "%database_buff_7_addr_14 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln38_13" [lsal_first/lsal.cpp:38]   --->   Operation 1294 'getelementptr' 'database_buff_7_addr_14' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_24 : Operation 1295 [1/1] (0.00ns)   --->   "%database_buff_0_addr_14 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln38_13" [lsal_first/lsal.cpp:38]   --->   Operation 1295 'getelementptr' 'database_buff_0_addr_14' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_24 : Operation 1296 [1/1] (0.00ns)   --->   "%database_buff_1_addr_14 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln38_13" [lsal_first/lsal.cpp:38]   --->   Operation 1296 'getelementptr' 'database_buff_1_addr_14' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_24 : Operation 1297 [1/1] (0.00ns)   --->   "%database_buff_2_addr_14 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln38_13" [lsal_first/lsal.cpp:38]   --->   Operation 1297 'getelementptr' 'database_buff_2_addr_14' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_24 : Operation 1298 [1/1] (0.00ns)   --->   "%database_buff_3_addr_14 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln38_13" [lsal_first/lsal.cpp:38]   --->   Operation 1298 'getelementptr' 'database_buff_3_addr_14' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_24 : Operation 1299 [1/1] (0.00ns)   --->   "%database_buff_4_addr_14 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln38_13" [lsal_first/lsal.cpp:38]   --->   Operation 1299 'getelementptr' 'database_buff_4_addr_14' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_24 : Operation 1300 [2/2] (3.25ns)   --->   "%database_buff_4_load_13 = load i14 %database_buff_4_addr_14" [lsal_first/lsal.cpp:38]   --->   Operation 1300 'load' 'database_buff_4_load_13' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_24 : Operation 1301 [2/2] (3.25ns)   --->   "%database_buff_5_load_13 = load i14 %database_buff_5_addr_14" [lsal_first/lsal.cpp:38]   --->   Operation 1301 'load' 'database_buff_5_load_13' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_24 : Operation 1302 [2/2] (3.25ns)   --->   "%database_buff_6_load_13 = load i14 %database_buff_6_addr_14" [lsal_first/lsal.cpp:38]   --->   Operation 1302 'load' 'database_buff_6_load_13' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_24 : Operation 1303 [2/2] (3.25ns)   --->   "%database_buff_7_load_13 = load i14 %database_buff_7_addr_14" [lsal_first/lsal.cpp:38]   --->   Operation 1303 'load' 'database_buff_7_load_13' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_24 : Operation 1304 [2/2] (3.25ns)   --->   "%database_buff_0_load_13 = load i14 %database_buff_0_addr_14" [lsal_first/lsal.cpp:38]   --->   Operation 1304 'load' 'database_buff_0_load_13' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_24 : Operation 1305 [2/2] (3.25ns)   --->   "%database_buff_1_load_13 = load i14 %database_buff_1_addr_14" [lsal_first/lsal.cpp:38]   --->   Operation 1305 'load' 'database_buff_1_load_13' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_24 : Operation 1306 [2/2] (3.25ns)   --->   "%database_buff_2_load_13 = load i14 %database_buff_2_addr_14" [lsal_first/lsal.cpp:38]   --->   Operation 1306 'load' 'database_buff_2_load_13' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_24 : Operation 1307 [2/2] (3.25ns)   --->   "%database_buff_3_load_13 = load i14 %database_buff_3_addr_14" [lsal_first/lsal.cpp:38]   --->   Operation 1307 'load' 'database_buff_3_load_13' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>

State 25 <SV = 24> <Delay = 7.29>
ST_25 : Operation 1308 [1/1] (0.00ns)   --->   "%global_max_20 = phi i32 %zext_ln43_9, void, i32 %global_max_18, void %._crit_edge7_ifconv"   --->   Operation 1308 'phi' 'global_max_20' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_25 : Operation 1309 [1/1] (2.43ns)   --->   "%icmp_ln56_10 = icmp_sgt  i17 %max_value_52, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 1309 'icmp' 'icmp_ln56_10' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1310 [1/1] (0.80ns)   --->   "%diag_array_2_10 = select i1 %icmp_ln56_10, i16 %trunc_ln43_10, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 1310 'select' 'diag_array_2_10' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1311 [1/1] (0.00ns)   --->   "%zext_ln43_10 = zext i16 %diag_array_2_10" [lsal_first/lsal.cpp:43]   --->   Operation 1311 'zext' 'zext_ln43_10' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_25 : Operation 1312 [1/1] (2.47ns)   --->   "%icmp_ln68_10 = icmp_sgt  i32 %zext_ln43_10, i32 %global_max_20" [lsal_first/lsal.cpp:68]   --->   Operation 1312 'icmp' 'icmp_ln68_10' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1313 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_10, void %._crit_edge9_ifconv, void" [lsal_first/lsal.cpp:68]   --->   Operation 1313 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_25 : Operation 1314 [1/1] (0.00ns)   --->   "%shl_ln70_s = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_9, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 1314 'bitconcatenate' 'shl_ln70_s' <Predicate = (!icmp_ln34 & icmp_ln68_10)> <Delay = 0.00>
ST_25 : Operation 1315 [1/1] (0.00ns)   --->   "%or_ln70_10 = or i22 %shl_ln70_s, i22 21" [lsal_first/lsal.cpp:70]   --->   Operation 1315 'or' 'or_ln70_10' <Predicate = (!icmp_ln34 & icmp_ln68_10)> <Delay = 0.00>
ST_25 : Operation 1316 [1/1] (0.00ns)   --->   "%zext_ln70_10 = zext i22 %or_ln70_10" [lsal_first/lsal.cpp:70]   --->   Operation 1316 'zext' 'zext_ln70_10' <Predicate = (!icmp_ln34 & icmp_ln68_10)> <Delay = 0.00>
ST_25 : Operation 1317 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_10" [lsal_first/lsal.cpp:70]   --->   Operation 1317 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_10)> <Delay = 0.00>
ST_25 : Operation 1318 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge9_ifconv" [lsal_first/lsal.cpp:71]   --->   Operation 1318 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_10)> <Delay = 1.58>
ST_25 : Operation 1319 [1/1] (0.00ns)   --->   "%sext_ln41_11 = sext i16 %diag_array_1_12" [lsal_first/lsal.cpp:41]   --->   Operation 1319 'sext' 'sext_ln41_11' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_25 : Operation 1320 [1/1] (2.07ns)   --->   "%west_11 = add i17 %sext_ln41_11, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 1320 'add' 'west_11' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1321 [1/1] (2.43ns)   --->   "%icmp_ln51_11 = icmp_sgt  i17 %west_11, i17 %max_value_55" [lsal_first/lsal.cpp:51]   --->   Operation 1321 'icmp' 'icmp_ln51_11' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1322 [1/1] (0.78ns)   --->   "%max_value_57 = select i1 %icmp_ln51_11, i17 %west_11, i17 %max_value_55" [lsal_first/lsal.cpp:51]   --->   Operation 1322 'select' 'max_value_57' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1323 [1/1] (0.00ns)   --->   "%trunc_ln43_11 = trunc i17 %max_value_57" [lsal_first/lsal.cpp:43]   --->   Operation 1323 'trunc' 'trunc_ln43_11' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_25 : Operation 1324 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln38_12)   --->   "%select_ln38_83 = select i1 %or_ln38_3, i8 %select_ln38_81, i8 %select_ln38_82" [lsal_first/lsal.cpp:38]   --->   Operation 1324 'select' 'select_ln38_83' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1325 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln38_12 = icmp_eq  i8 %querry_buff_3_load_1, i8 %select_ln38_83" [lsal_first/lsal.cpp:38]   --->   Operation 1325 'icmp' 'icmp_ln38_12' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1326 [1/1] (0.00ns) (grouped into LUT with out node northwest_12)   --->   "%select_ln40_12 = select i1 %icmp_ln38_12, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 1326 'select' 'select_ln40_12' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1327 [1/1] (0.00ns) (grouped into LUT with out node northwest_12)   --->   "%sext_ln40_12 = sext i16 %diag_array_1_13_2" [lsal_first/lsal.cpp:40]   --->   Operation 1327 'sext' 'sext_ln40_12' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_25 : Operation 1328 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_12 = add i17 %select_ln40_12, i17 %sext_ln40_12" [lsal_first/lsal.cpp:40]   --->   Operation 1328 'add' 'northwest_12' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1329 [1/1] (2.43ns)   --->   "%icmp_ln46_12 = icmp_sgt  i17 %northwest_12, i17 %west_11" [lsal_first/lsal.cpp:46]   --->   Operation 1329 'icmp' 'icmp_ln46_12' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1330 [1/1] (0.78ns)   --->   "%max_value_60 = select i1 %icmp_ln46_12, i17 %northwest_12, i17 %west_11" [lsal_first/lsal.cpp:46]   --->   Operation 1330 'select' 'max_value_60' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1331 [1/2] (3.25ns)   --->   "%database_buff_4_load_13 = load i14 %database_buff_4_addr_14" [lsal_first/lsal.cpp:38]   --->   Operation 1331 'load' 'database_buff_4_load_13' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_25 : Operation 1332 [1/2] (3.25ns)   --->   "%database_buff_5_load_13 = load i14 %database_buff_5_addr_14" [lsal_first/lsal.cpp:38]   --->   Operation 1332 'load' 'database_buff_5_load_13' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_25 : Operation 1333 [1/2] (3.25ns)   --->   "%database_buff_6_load_13 = load i14 %database_buff_6_addr_14" [lsal_first/lsal.cpp:38]   --->   Operation 1333 'load' 'database_buff_6_load_13' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_25 : Operation 1334 [1/2] (3.25ns)   --->   "%database_buff_7_load_13 = load i14 %database_buff_7_addr_14" [lsal_first/lsal.cpp:38]   --->   Operation 1334 'load' 'database_buff_7_load_13' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_25 : Operation 1335 [1/2] (3.25ns)   --->   "%database_buff_0_load_13 = load i14 %database_buff_0_addr_14" [lsal_first/lsal.cpp:38]   --->   Operation 1335 'load' 'database_buff_0_load_13' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_25 : Operation 1336 [1/2] (3.25ns)   --->   "%database_buff_1_load_13 = load i14 %database_buff_1_addr_14" [lsal_first/lsal.cpp:38]   --->   Operation 1336 'load' 'database_buff_1_load_13' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_25 : Operation 1337 [1/2] (3.25ns)   --->   "%database_buff_2_load_13 = load i14 %database_buff_2_addr_14" [lsal_first/lsal.cpp:38]   --->   Operation 1337 'load' 'database_buff_2_load_13' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_25 : Operation 1338 [1/2] (3.25ns)   --->   "%database_buff_3_load_13 = load i14 %database_buff_3_addr_14" [lsal_first/lsal.cpp:38]   --->   Operation 1338 'load' 'database_buff_3_load_13' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_25 : Operation 1339 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_88)   --->   "%select_ln38_84 = select i1 %icmp_ln38_38, i8 %database_buff_3_load_13, i8 %database_buff_2_load_13" [lsal_first/lsal.cpp:38]   --->   Operation 1339 'select' 'select_ln38_84' <Predicate = (!icmp_ln34 & or_ln38 & or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1340 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_85 = select i1 %icmp_ln38_36, i8 %database_buff_1_load_13, i8 %database_buff_0_load_13" [lsal_first/lsal.cpp:38]   --->   Operation 1340 'select' 'select_ln38_85' <Predicate = (!icmp_ln34 & !or_ln38 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1341 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_89)   --->   "%select_ln38_86 = select i1 %icmp_ln38_34, i8 %database_buff_7_load_13, i8 %database_buff_6_load_13" [lsal_first/lsal.cpp:38]   --->   Operation 1341 'select' 'select_ln38_86' <Predicate = (!icmp_ln34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1342 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_87 = select i1 %icmp_ln38_32, i8 %database_buff_5_load_13, i8 %database_buff_4_load_13" [lsal_first/lsal.cpp:38]   --->   Operation 1342 'select' 'select_ln38_87' <Predicate = (!icmp_ln34 & !or_ln38_2 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1343 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_88 = select i1 %or_ln38, i8 %select_ln38_84, i8 %select_ln38_85" [lsal_first/lsal.cpp:38]   --->   Operation 1343 'select' 'select_ln38_88' <Predicate = (!icmp_ln34 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1344 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_89 = select i1 %or_ln38_2, i8 %select_ln38_86, i8 %select_ln38_87" [lsal_first/lsal.cpp:38]   --->   Operation 1344 'select' 'select_ln38_89' <Predicate = (!icmp_ln34 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1345 [1/1] (2.10ns)   --->   "%add_ln38_13 = add i17 %k, i17 14" [lsal_first/lsal.cpp:38]   --->   Operation 1345 'add' 'add_ln38_13' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1346 [1/1] (0.00ns)   --->   "%lshr_ln38_13 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln38_13, i32 3, i32 16" [lsal_first/lsal.cpp:38]   --->   Operation 1346 'partselect' 'lshr_ln38_13' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_25 : Operation 1347 [1/1] (0.00ns)   --->   "%zext_ln38_14 = zext i14 %lshr_ln38_13" [lsal_first/lsal.cpp:38]   --->   Operation 1347 'zext' 'zext_ln38_14' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_25 : Operation 1348 [1/1] (0.00ns)   --->   "%database_buff_6_addr_15 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln38_14" [lsal_first/lsal.cpp:38]   --->   Operation 1348 'getelementptr' 'database_buff_6_addr_15' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_25 : Operation 1349 [1/1] (0.00ns)   --->   "%database_buff_7_addr_15 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln38_14" [lsal_first/lsal.cpp:38]   --->   Operation 1349 'getelementptr' 'database_buff_7_addr_15' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_25 : Operation 1350 [1/1] (0.00ns)   --->   "%database_buff_0_addr_15 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln38_14" [lsal_first/lsal.cpp:38]   --->   Operation 1350 'getelementptr' 'database_buff_0_addr_15' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_25 : Operation 1351 [1/1] (0.00ns)   --->   "%database_buff_1_addr_15 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln38_14" [lsal_first/lsal.cpp:38]   --->   Operation 1351 'getelementptr' 'database_buff_1_addr_15' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_25 : Operation 1352 [1/1] (0.00ns)   --->   "%database_buff_2_addr_15 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln38_14" [lsal_first/lsal.cpp:38]   --->   Operation 1352 'getelementptr' 'database_buff_2_addr_15' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_25 : Operation 1353 [1/1] (0.00ns)   --->   "%database_buff_3_addr_15 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln38_14" [lsal_first/lsal.cpp:38]   --->   Operation 1353 'getelementptr' 'database_buff_3_addr_15' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_25 : Operation 1354 [1/1] (0.00ns)   --->   "%database_buff_4_addr_15 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln38_14" [lsal_first/lsal.cpp:38]   --->   Operation 1354 'getelementptr' 'database_buff_4_addr_15' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_25 : Operation 1355 [1/1] (0.00ns)   --->   "%database_buff_5_addr_15 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln38_14" [lsal_first/lsal.cpp:38]   --->   Operation 1355 'getelementptr' 'database_buff_5_addr_15' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_25 : Operation 1356 [2/2] (3.25ns)   --->   "%database_buff_5_load_14 = load i14 %database_buff_5_addr_15" [lsal_first/lsal.cpp:38]   --->   Operation 1356 'load' 'database_buff_5_load_14' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_25 : Operation 1357 [2/2] (3.25ns)   --->   "%database_buff_6_load_14 = load i14 %database_buff_6_addr_15" [lsal_first/lsal.cpp:38]   --->   Operation 1357 'load' 'database_buff_6_load_14' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_25 : Operation 1358 [2/2] (3.25ns)   --->   "%database_buff_7_load_14 = load i14 %database_buff_7_addr_15" [lsal_first/lsal.cpp:38]   --->   Operation 1358 'load' 'database_buff_7_load_14' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_25 : Operation 1359 [2/2] (3.25ns)   --->   "%database_buff_0_load_14 = load i14 %database_buff_0_addr_15" [lsal_first/lsal.cpp:38]   --->   Operation 1359 'load' 'database_buff_0_load_14' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_25 : Operation 1360 [2/2] (3.25ns)   --->   "%database_buff_1_load_14 = load i14 %database_buff_1_addr_15" [lsal_first/lsal.cpp:38]   --->   Operation 1360 'load' 'database_buff_1_load_14' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_25 : Operation 1361 [2/2] (3.25ns)   --->   "%database_buff_2_load_14 = load i14 %database_buff_2_addr_15" [lsal_first/lsal.cpp:38]   --->   Operation 1361 'load' 'database_buff_2_load_14' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_25 : Operation 1362 [2/2] (3.25ns)   --->   "%database_buff_3_load_14 = load i14 %database_buff_3_addr_15" [lsal_first/lsal.cpp:38]   --->   Operation 1362 'load' 'database_buff_3_load_14' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_25 : Operation 1363 [2/2] (3.25ns)   --->   "%database_buff_4_load_14 = load i14 %database_buff_4_addr_15" [lsal_first/lsal.cpp:38]   --->   Operation 1363 'load' 'database_buff_4_load_14' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>

State 26 <SV = 25> <Delay = 7.29>
ST_26 : Operation 1364 [1/1] (0.00ns)   --->   "%global_max_22 = phi i32 %zext_ln43_10, void, i32 %global_max_20, void %._crit_edge8_ifconv"   --->   Operation 1364 'phi' 'global_max_22' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_26 : Operation 1365 [1/1] (2.43ns)   --->   "%icmp_ln56_11 = icmp_sgt  i17 %max_value_57, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 1365 'icmp' 'icmp_ln56_11' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1366 [1/1] (0.80ns)   --->   "%diag_array_2_11 = select i1 %icmp_ln56_11, i16 %trunc_ln43_11, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 1366 'select' 'diag_array_2_11' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1367 [1/1] (0.00ns)   --->   "%zext_ln43_11 = zext i16 %diag_array_2_11" [lsal_first/lsal.cpp:43]   --->   Operation 1367 'zext' 'zext_ln43_11' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_26 : Operation 1368 [1/1] (2.47ns)   --->   "%icmp_ln68_11 = icmp_sgt  i32 %zext_ln43_11, i32 %global_max_22" [lsal_first/lsal.cpp:68]   --->   Operation 1368 'icmp' 'icmp_ln68_11' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1369 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_11, void %._crit_edge10_ifconv, void" [lsal_first/lsal.cpp:68]   --->   Operation 1369 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_26 : Operation 1370 [1/1] (0.00ns)   --->   "%shl_ln70_10 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_10, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 1370 'bitconcatenate' 'shl_ln70_10' <Predicate = (!icmp_ln34 & icmp_ln68_11)> <Delay = 0.00>
ST_26 : Operation 1371 [1/1] (0.00ns)   --->   "%or_ln70_11 = or i22 %shl_ln70_10, i22 20" [lsal_first/lsal.cpp:70]   --->   Operation 1371 'or' 'or_ln70_11' <Predicate = (!icmp_ln34 & icmp_ln68_11)> <Delay = 0.00>
ST_26 : Operation 1372 [1/1] (0.00ns)   --->   "%zext_ln70_11 = zext i22 %or_ln70_11" [lsal_first/lsal.cpp:70]   --->   Operation 1372 'zext' 'zext_ln70_11' <Predicate = (!icmp_ln34 & icmp_ln68_11)> <Delay = 0.00>
ST_26 : Operation 1373 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_11" [lsal_first/lsal.cpp:70]   --->   Operation 1373 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_11)> <Delay = 0.00>
ST_26 : Operation 1374 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge10_ifconv" [lsal_first/lsal.cpp:71]   --->   Operation 1374 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_11)> <Delay = 1.58>
ST_26 : Operation 1375 [1/1] (0.00ns)   --->   "%sext_ln41_12 = sext i16 %diag_array_1_13" [lsal_first/lsal.cpp:41]   --->   Operation 1375 'sext' 'sext_ln41_12' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_26 : Operation 1376 [1/1] (2.07ns)   --->   "%west_12 = add i17 %sext_ln41_12, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 1376 'add' 'west_12' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1377 [1/1] (2.43ns)   --->   "%icmp_ln51_12 = icmp_sgt  i17 %west_12, i17 %max_value_60" [lsal_first/lsal.cpp:51]   --->   Operation 1377 'icmp' 'icmp_ln51_12' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1378 [1/1] (0.78ns)   --->   "%max_value_62 = select i1 %icmp_ln51_12, i17 %west_12, i17 %max_value_60" [lsal_first/lsal.cpp:51]   --->   Operation 1378 'select' 'max_value_62' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1379 [1/1] (0.00ns)   --->   "%trunc_ln43_12 = trunc i17 %max_value_62" [lsal_first/lsal.cpp:43]   --->   Operation 1379 'trunc' 'trunc_ln43_12' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_26 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln38_13)   --->   "%select_ln38_90 = select i1 %or_ln38_3, i8 %select_ln38_88, i8 %select_ln38_89" [lsal_first/lsal.cpp:38]   --->   Operation 1380 'select' 'select_ln38_90' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1381 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln38_13 = icmp_eq  i8 %querry_buff_2_load_1, i8 %select_ln38_90" [lsal_first/lsal.cpp:38]   --->   Operation 1381 'icmp' 'icmp_ln38_13' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1382 [1/1] (0.00ns) (grouped into LUT with out node northwest_13)   --->   "%select_ln40_13 = select i1 %icmp_ln38_13, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 1382 'select' 'select_ln40_13' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1383 [1/1] (0.00ns) (grouped into LUT with out node northwest_13)   --->   "%sext_ln40_13 = sext i16 %diag_array_1_14_2" [lsal_first/lsal.cpp:40]   --->   Operation 1383 'sext' 'sext_ln40_13' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_26 : Operation 1384 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_13 = add i17 %select_ln40_13, i17 %sext_ln40_13" [lsal_first/lsal.cpp:40]   --->   Operation 1384 'add' 'northwest_13' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1385 [1/1] (2.43ns)   --->   "%icmp_ln46_13 = icmp_sgt  i17 %northwest_13, i17 %west_12" [lsal_first/lsal.cpp:46]   --->   Operation 1385 'icmp' 'icmp_ln46_13' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1386 [1/1] (0.78ns)   --->   "%max_value_65 = select i1 %icmp_ln46_13, i17 %northwest_13, i17 %west_12" [lsal_first/lsal.cpp:46]   --->   Operation 1386 'select' 'max_value_65' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1387 [1/2] (3.25ns)   --->   "%database_buff_5_load_14 = load i14 %database_buff_5_addr_15" [lsal_first/lsal.cpp:38]   --->   Operation 1387 'load' 'database_buff_5_load_14' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_26 : Operation 1388 [1/2] (3.25ns)   --->   "%database_buff_6_load_14 = load i14 %database_buff_6_addr_15" [lsal_first/lsal.cpp:38]   --->   Operation 1388 'load' 'database_buff_6_load_14' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_26 : Operation 1389 [1/2] (3.25ns)   --->   "%database_buff_7_load_14 = load i14 %database_buff_7_addr_15" [lsal_first/lsal.cpp:38]   --->   Operation 1389 'load' 'database_buff_7_load_14' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_26 : Operation 1390 [1/2] (3.25ns)   --->   "%database_buff_0_load_14 = load i14 %database_buff_0_addr_15" [lsal_first/lsal.cpp:38]   --->   Operation 1390 'load' 'database_buff_0_load_14' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_26 : Operation 1391 [1/2] (3.25ns)   --->   "%database_buff_1_load_14 = load i14 %database_buff_1_addr_15" [lsal_first/lsal.cpp:38]   --->   Operation 1391 'load' 'database_buff_1_load_14' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_26 : Operation 1392 [1/2] (3.25ns)   --->   "%database_buff_2_load_14 = load i14 %database_buff_2_addr_15" [lsal_first/lsal.cpp:38]   --->   Operation 1392 'load' 'database_buff_2_load_14' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_26 : Operation 1393 [1/2] (3.25ns)   --->   "%database_buff_3_load_14 = load i14 %database_buff_3_addr_15" [lsal_first/lsal.cpp:38]   --->   Operation 1393 'load' 'database_buff_3_load_14' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_26 : Operation 1394 [1/2] (3.25ns)   --->   "%database_buff_4_load_14 = load i14 %database_buff_4_addr_15" [lsal_first/lsal.cpp:38]   --->   Operation 1394 'load' 'database_buff_4_load_14' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_26 : Operation 1395 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_95)   --->   "%select_ln38_91 = select i1 %icmp_ln38_38, i8 %database_buff_4_load_14, i8 %database_buff_3_load_14" [lsal_first/lsal.cpp:38]   --->   Operation 1395 'select' 'select_ln38_91' <Predicate = (!icmp_ln34 & or_ln38 & or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1396 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_92 = select i1 %icmp_ln38_36, i8 %database_buff_2_load_14, i8 %database_buff_1_load_14" [lsal_first/lsal.cpp:38]   --->   Operation 1396 'select' 'select_ln38_92' <Predicate = (!icmp_ln34 & !or_ln38 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1397 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_96)   --->   "%select_ln38_93 = select i1 %icmp_ln38_34, i8 %database_buff_0_load_14, i8 %database_buff_7_load_14" [lsal_first/lsal.cpp:38]   --->   Operation 1397 'select' 'select_ln38_93' <Predicate = (!icmp_ln34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1398 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_94 = select i1 %icmp_ln38_32, i8 %database_buff_6_load_14, i8 %database_buff_5_load_14" [lsal_first/lsal.cpp:38]   --->   Operation 1398 'select' 'select_ln38_94' <Predicate = (!icmp_ln34 & !or_ln38_2 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1399 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_95 = select i1 %or_ln38, i8 %select_ln38_91, i8 %select_ln38_92" [lsal_first/lsal.cpp:38]   --->   Operation 1399 'select' 'select_ln38_95' <Predicate = (!icmp_ln34 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1400 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_96 = select i1 %or_ln38_2, i8 %select_ln38_93, i8 %select_ln38_94" [lsal_first/lsal.cpp:38]   --->   Operation 1400 'select' 'select_ln38_96' <Predicate = (!icmp_ln34 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1401 [1/1] (2.10ns)   --->   "%add_ln38_14 = add i17 %k, i17 15" [lsal_first/lsal.cpp:38]   --->   Operation 1401 'add' 'add_ln38_14' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1402 [1/1] (0.00ns)   --->   "%lshr_ln38_14 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln38_14, i32 3, i32 16" [lsal_first/lsal.cpp:38]   --->   Operation 1402 'partselect' 'lshr_ln38_14' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_26 : Operation 1403 [1/1] (0.00ns)   --->   "%zext_ln38_15 = zext i14 %lshr_ln38_14" [lsal_first/lsal.cpp:38]   --->   Operation 1403 'zext' 'zext_ln38_15' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_26 : Operation 1404 [1/1] (0.00ns)   --->   "%database_buff_7_addr_16 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln38_15" [lsal_first/lsal.cpp:38]   --->   Operation 1404 'getelementptr' 'database_buff_7_addr_16' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_26 : Operation 1405 [1/1] (0.00ns)   --->   "%database_buff_0_addr_16 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln38_15" [lsal_first/lsal.cpp:38]   --->   Operation 1405 'getelementptr' 'database_buff_0_addr_16' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_26 : Operation 1406 [1/1] (0.00ns)   --->   "%database_buff_1_addr_16 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln38_15" [lsal_first/lsal.cpp:38]   --->   Operation 1406 'getelementptr' 'database_buff_1_addr_16' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_26 : Operation 1407 [1/1] (0.00ns)   --->   "%database_buff_2_addr_16 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln38_15" [lsal_first/lsal.cpp:38]   --->   Operation 1407 'getelementptr' 'database_buff_2_addr_16' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_26 : Operation 1408 [1/1] (0.00ns)   --->   "%database_buff_3_addr_16 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln38_15" [lsal_first/lsal.cpp:38]   --->   Operation 1408 'getelementptr' 'database_buff_3_addr_16' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_26 : Operation 1409 [1/1] (0.00ns)   --->   "%database_buff_4_addr_16 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln38_15" [lsal_first/lsal.cpp:38]   --->   Operation 1409 'getelementptr' 'database_buff_4_addr_16' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_26 : Operation 1410 [1/1] (0.00ns)   --->   "%database_buff_5_addr_16 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln38_15" [lsal_first/lsal.cpp:38]   --->   Operation 1410 'getelementptr' 'database_buff_5_addr_16' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_26 : Operation 1411 [1/1] (0.00ns)   --->   "%database_buff_6_addr_16 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln38_15" [lsal_first/lsal.cpp:38]   --->   Operation 1411 'getelementptr' 'database_buff_6_addr_16' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_26 : Operation 1412 [2/2] (3.25ns)   --->   "%database_buff_6_load_15 = load i14 %database_buff_6_addr_16" [lsal_first/lsal.cpp:38]   --->   Operation 1412 'load' 'database_buff_6_load_15' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_26 : Operation 1413 [2/2] (3.25ns)   --->   "%database_buff_7_load_15 = load i14 %database_buff_7_addr_16" [lsal_first/lsal.cpp:38]   --->   Operation 1413 'load' 'database_buff_7_load_15' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_26 : Operation 1414 [2/2] (3.25ns)   --->   "%database_buff_0_load_15 = load i14 %database_buff_0_addr_16" [lsal_first/lsal.cpp:38]   --->   Operation 1414 'load' 'database_buff_0_load_15' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_26 : Operation 1415 [2/2] (3.25ns)   --->   "%database_buff_1_load_15 = load i14 %database_buff_1_addr_16" [lsal_first/lsal.cpp:38]   --->   Operation 1415 'load' 'database_buff_1_load_15' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_26 : Operation 1416 [2/2] (3.25ns)   --->   "%database_buff_2_load_15 = load i14 %database_buff_2_addr_16" [lsal_first/lsal.cpp:38]   --->   Operation 1416 'load' 'database_buff_2_load_15' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_26 : Operation 1417 [2/2] (3.25ns)   --->   "%database_buff_3_load_15 = load i14 %database_buff_3_addr_16" [lsal_first/lsal.cpp:38]   --->   Operation 1417 'load' 'database_buff_3_load_15' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_26 : Operation 1418 [2/2] (3.25ns)   --->   "%database_buff_4_load_15 = load i14 %database_buff_4_addr_16" [lsal_first/lsal.cpp:38]   --->   Operation 1418 'load' 'database_buff_4_load_15' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_26 : Operation 1419 [2/2] (3.25ns)   --->   "%database_buff_5_load_15 = load i14 %database_buff_5_addr_16" [lsal_first/lsal.cpp:38]   --->   Operation 1419 'load' 'database_buff_5_load_15' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>

State 27 <SV = 26> <Delay = 7.29>
ST_27 : Operation 1420 [1/1] (0.00ns)   --->   "%global_max_24 = phi i32 %zext_ln43_11, void, i32 %global_max_22, void %._crit_edge9_ifconv"   --->   Operation 1420 'phi' 'global_max_24' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_27 : Operation 1421 [1/1] (2.43ns)   --->   "%icmp_ln56_12 = icmp_sgt  i17 %max_value_62, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 1421 'icmp' 'icmp_ln56_12' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1422 [1/1] (0.80ns)   --->   "%diag_array_2_12 = select i1 %icmp_ln56_12, i16 %trunc_ln43_12, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 1422 'select' 'diag_array_2_12' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1423 [1/1] (0.00ns)   --->   "%zext_ln43_12 = zext i16 %diag_array_2_12" [lsal_first/lsal.cpp:43]   --->   Operation 1423 'zext' 'zext_ln43_12' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_27 : Operation 1424 [1/1] (2.47ns)   --->   "%icmp_ln68_12 = icmp_sgt  i32 %zext_ln43_12, i32 %global_max_24" [lsal_first/lsal.cpp:68]   --->   Operation 1424 'icmp' 'icmp_ln68_12' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1425 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_12, void %._crit_edge11_ifconv, void" [lsal_first/lsal.cpp:68]   --->   Operation 1425 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_27 : Operation 1426 [1/1] (0.00ns)   --->   "%shl_ln70_11 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_11, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 1426 'bitconcatenate' 'shl_ln70_11' <Predicate = (!icmp_ln34 & icmp_ln68_12)> <Delay = 0.00>
ST_27 : Operation 1427 [1/1] (0.00ns)   --->   "%or_ln70_12 = or i22 %shl_ln70_11, i22 19" [lsal_first/lsal.cpp:70]   --->   Operation 1427 'or' 'or_ln70_12' <Predicate = (!icmp_ln34 & icmp_ln68_12)> <Delay = 0.00>
ST_27 : Operation 1428 [1/1] (0.00ns)   --->   "%zext_ln70_12 = zext i22 %or_ln70_12" [lsal_first/lsal.cpp:70]   --->   Operation 1428 'zext' 'zext_ln70_12' <Predicate = (!icmp_ln34 & icmp_ln68_12)> <Delay = 0.00>
ST_27 : Operation 1429 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_12" [lsal_first/lsal.cpp:70]   --->   Operation 1429 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_12)> <Delay = 0.00>
ST_27 : Operation 1430 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge11_ifconv" [lsal_first/lsal.cpp:71]   --->   Operation 1430 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_12)> <Delay = 1.58>
ST_27 : Operation 1431 [1/1] (0.00ns)   --->   "%sext_ln41_13 = sext i16 %diag_array_1_14" [lsal_first/lsal.cpp:41]   --->   Operation 1431 'sext' 'sext_ln41_13' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_27 : Operation 1432 [1/1] (2.07ns)   --->   "%west_13 = add i17 %sext_ln41_13, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 1432 'add' 'west_13' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1433 [1/1] (2.43ns)   --->   "%icmp_ln51_13 = icmp_sgt  i17 %west_13, i17 %max_value_65" [lsal_first/lsal.cpp:51]   --->   Operation 1433 'icmp' 'icmp_ln51_13' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1434 [1/1] (0.78ns)   --->   "%max_value_67 = select i1 %icmp_ln51_13, i17 %west_13, i17 %max_value_65" [lsal_first/lsal.cpp:51]   --->   Operation 1434 'select' 'max_value_67' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1435 [1/1] (0.00ns)   --->   "%trunc_ln43_13 = trunc i17 %max_value_67" [lsal_first/lsal.cpp:43]   --->   Operation 1435 'trunc' 'trunc_ln43_13' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_27 : Operation 1436 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln38_14)   --->   "%select_ln38_97 = select i1 %or_ln38_3, i8 %select_ln38_95, i8 %select_ln38_96" [lsal_first/lsal.cpp:38]   --->   Operation 1436 'select' 'select_ln38_97' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1437 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln38_14 = icmp_eq  i8 %querry_buff_1_load_1, i8 %select_ln38_97" [lsal_first/lsal.cpp:38]   --->   Operation 1437 'icmp' 'icmp_ln38_14' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1438 [1/1] (0.00ns) (grouped into LUT with out node northwest_14)   --->   "%select_ln40_14 = select i1 %icmp_ln38_14, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 1438 'select' 'select_ln40_14' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1439 [1/1] (0.00ns) (grouped into LUT with out node northwest_14)   --->   "%sext_ln40_14 = sext i16 %diag_array_1_15_2" [lsal_first/lsal.cpp:40]   --->   Operation 1439 'sext' 'sext_ln40_14' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_27 : Operation 1440 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_14 = add i17 %select_ln40_14, i17 %sext_ln40_14" [lsal_first/lsal.cpp:40]   --->   Operation 1440 'add' 'northwest_14' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1441 [1/1] (2.43ns)   --->   "%icmp_ln46_14 = icmp_sgt  i17 %northwest_14, i17 %west_13" [lsal_first/lsal.cpp:46]   --->   Operation 1441 'icmp' 'icmp_ln46_14' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1442 [1/1] (0.78ns)   --->   "%max_value_70 = select i1 %icmp_ln46_14, i17 %northwest_14, i17 %west_13" [lsal_first/lsal.cpp:46]   --->   Operation 1442 'select' 'max_value_70' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1443 [1/2] (3.25ns)   --->   "%database_buff_6_load_15 = load i14 %database_buff_6_addr_16" [lsal_first/lsal.cpp:38]   --->   Operation 1443 'load' 'database_buff_6_load_15' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_27 : Operation 1444 [1/2] (3.25ns)   --->   "%database_buff_7_load_15 = load i14 %database_buff_7_addr_16" [lsal_first/lsal.cpp:38]   --->   Operation 1444 'load' 'database_buff_7_load_15' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_27 : Operation 1445 [1/2] (3.25ns)   --->   "%database_buff_0_load_15 = load i14 %database_buff_0_addr_16" [lsal_first/lsal.cpp:38]   --->   Operation 1445 'load' 'database_buff_0_load_15' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_27 : Operation 1446 [1/2] (3.25ns)   --->   "%database_buff_1_load_15 = load i14 %database_buff_1_addr_16" [lsal_first/lsal.cpp:38]   --->   Operation 1446 'load' 'database_buff_1_load_15' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_27 : Operation 1447 [1/2] (3.25ns)   --->   "%database_buff_2_load_15 = load i14 %database_buff_2_addr_16" [lsal_first/lsal.cpp:38]   --->   Operation 1447 'load' 'database_buff_2_load_15' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_27 : Operation 1448 [1/2] (3.25ns)   --->   "%database_buff_3_load_15 = load i14 %database_buff_3_addr_16" [lsal_first/lsal.cpp:38]   --->   Operation 1448 'load' 'database_buff_3_load_15' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_27 : Operation 1449 [1/2] (3.25ns)   --->   "%database_buff_4_load_15 = load i14 %database_buff_4_addr_16" [lsal_first/lsal.cpp:38]   --->   Operation 1449 'load' 'database_buff_4_load_15' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_27 : Operation 1450 [1/2] (3.25ns)   --->   "%database_buff_5_load_15 = load i14 %database_buff_5_addr_16" [lsal_first/lsal.cpp:38]   --->   Operation 1450 'load' 'database_buff_5_load_15' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_27 : Operation 1451 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_102)   --->   "%select_ln38_98 = select i1 %icmp_ln38_38, i8 %database_buff_5_load_15, i8 %database_buff_4_load_15" [lsal_first/lsal.cpp:38]   --->   Operation 1451 'select' 'select_ln38_98' <Predicate = (!icmp_ln34 & or_ln38 & or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1452 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_99 = select i1 %icmp_ln38_36, i8 %database_buff_3_load_15, i8 %database_buff_2_load_15" [lsal_first/lsal.cpp:38]   --->   Operation 1452 'select' 'select_ln38_99' <Predicate = (!icmp_ln34 & !or_ln38 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1453 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_103)   --->   "%select_ln38_100 = select i1 %icmp_ln38_34, i8 %database_buff_1_load_15, i8 %database_buff_0_load_15" [lsal_first/lsal.cpp:38]   --->   Operation 1453 'select' 'select_ln38_100' <Predicate = (!icmp_ln34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1454 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_101 = select i1 %icmp_ln38_32, i8 %database_buff_7_load_15, i8 %database_buff_6_load_15" [lsal_first/lsal.cpp:38]   --->   Operation 1454 'select' 'select_ln38_101' <Predicate = (!icmp_ln34 & !or_ln38_2 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1455 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_102 = select i1 %or_ln38, i8 %select_ln38_98, i8 %select_ln38_99" [lsal_first/lsal.cpp:38]   --->   Operation 1455 'select' 'select_ln38_102' <Predicate = (!icmp_ln34 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1456 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_103 = select i1 %or_ln38_2, i8 %select_ln38_100, i8 %select_ln38_101" [lsal_first/lsal.cpp:38]   --->   Operation 1456 'select' 'select_ln38_103' <Predicate = (!icmp_ln34 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1457 [1/1] (2.10ns)   --->   "%add_ln38_15 = add i17 %k, i17 16" [lsal_first/lsal.cpp:38]   --->   Operation 1457 'add' 'add_ln38_15' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1458 [1/1] (0.00ns)   --->   "%lshr_ln38_15 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln38_15, i32 3, i32 16" [lsal_first/lsal.cpp:38]   --->   Operation 1458 'partselect' 'lshr_ln38_15' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_27 : Operation 1459 [1/1] (0.00ns)   --->   "%zext_ln38_16 = zext i14 %lshr_ln38_15" [lsal_first/lsal.cpp:38]   --->   Operation 1459 'zext' 'zext_ln38_16' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_27 : Operation 1460 [1/1] (0.00ns)   --->   "%database_buff_0_addr_17 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln38_16" [lsal_first/lsal.cpp:38]   --->   Operation 1460 'getelementptr' 'database_buff_0_addr_17' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_27 : Operation 1461 [1/1] (0.00ns)   --->   "%database_buff_1_addr_17 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln38_16" [lsal_first/lsal.cpp:38]   --->   Operation 1461 'getelementptr' 'database_buff_1_addr_17' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_27 : Operation 1462 [1/1] (0.00ns)   --->   "%database_buff_2_addr_17 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln38_16" [lsal_first/lsal.cpp:38]   --->   Operation 1462 'getelementptr' 'database_buff_2_addr_17' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_27 : Operation 1463 [1/1] (0.00ns)   --->   "%database_buff_3_addr_17 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln38_16" [lsal_first/lsal.cpp:38]   --->   Operation 1463 'getelementptr' 'database_buff_3_addr_17' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_27 : Operation 1464 [1/1] (0.00ns)   --->   "%database_buff_4_addr_17 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln38_16" [lsal_first/lsal.cpp:38]   --->   Operation 1464 'getelementptr' 'database_buff_4_addr_17' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_27 : Operation 1465 [1/1] (0.00ns)   --->   "%database_buff_5_addr_17 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln38_16" [lsal_first/lsal.cpp:38]   --->   Operation 1465 'getelementptr' 'database_buff_5_addr_17' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_27 : Operation 1466 [1/1] (0.00ns)   --->   "%database_buff_6_addr_17 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln38_16" [lsal_first/lsal.cpp:38]   --->   Operation 1466 'getelementptr' 'database_buff_6_addr_17' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_27 : Operation 1467 [1/1] (0.00ns)   --->   "%database_buff_7_addr_17 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln38_16" [lsal_first/lsal.cpp:38]   --->   Operation 1467 'getelementptr' 'database_buff_7_addr_17' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_27 : Operation 1468 [2/2] (3.25ns)   --->   "%database_buff_7_load_16 = load i14 %database_buff_7_addr_17" [lsal_first/lsal.cpp:38]   --->   Operation 1468 'load' 'database_buff_7_load_16' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_27 : Operation 1469 [2/2] (3.25ns)   --->   "%database_buff_0_load_16 = load i14 %database_buff_0_addr_17" [lsal_first/lsal.cpp:38]   --->   Operation 1469 'load' 'database_buff_0_load_16' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_27 : Operation 1470 [2/2] (3.25ns)   --->   "%database_buff_1_load_16 = load i14 %database_buff_1_addr_17" [lsal_first/lsal.cpp:38]   --->   Operation 1470 'load' 'database_buff_1_load_16' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_27 : Operation 1471 [2/2] (3.25ns)   --->   "%database_buff_2_load_16 = load i14 %database_buff_2_addr_17" [lsal_first/lsal.cpp:38]   --->   Operation 1471 'load' 'database_buff_2_load_16' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_27 : Operation 1472 [2/2] (3.25ns)   --->   "%database_buff_3_load_16 = load i14 %database_buff_3_addr_17" [lsal_first/lsal.cpp:38]   --->   Operation 1472 'load' 'database_buff_3_load_16' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_27 : Operation 1473 [2/2] (3.25ns)   --->   "%database_buff_4_load_16 = load i14 %database_buff_4_addr_17" [lsal_first/lsal.cpp:38]   --->   Operation 1473 'load' 'database_buff_4_load_16' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_27 : Operation 1474 [2/2] (3.25ns)   --->   "%database_buff_5_load_16 = load i14 %database_buff_5_addr_17" [lsal_first/lsal.cpp:38]   --->   Operation 1474 'load' 'database_buff_5_load_16' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_27 : Operation 1475 [2/2] (3.25ns)   --->   "%database_buff_6_load_16 = load i14 %database_buff_6_addr_17" [lsal_first/lsal.cpp:38]   --->   Operation 1475 'load' 'database_buff_6_load_16' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>

State 28 <SV = 27> <Delay = 7.29>
ST_28 : Operation 1476 [1/1] (0.00ns)   --->   "%global_max_26 = phi i32 %zext_ln43_12, void, i32 %global_max_24, void %._crit_edge10_ifconv"   --->   Operation 1476 'phi' 'global_max_26' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_28 : Operation 1477 [1/1] (2.43ns)   --->   "%icmp_ln56_13 = icmp_sgt  i17 %max_value_67, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 1477 'icmp' 'icmp_ln56_13' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1478 [1/1] (0.80ns)   --->   "%diag_array_2_13 = select i1 %icmp_ln56_13, i16 %trunc_ln43_13, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 1478 'select' 'diag_array_2_13' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1479 [1/1] (0.00ns)   --->   "%zext_ln43_13 = zext i16 %diag_array_2_13" [lsal_first/lsal.cpp:43]   --->   Operation 1479 'zext' 'zext_ln43_13' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_28 : Operation 1480 [1/1] (2.47ns)   --->   "%icmp_ln68_13 = icmp_sgt  i32 %zext_ln43_13, i32 %global_max_26" [lsal_first/lsal.cpp:68]   --->   Operation 1480 'icmp' 'icmp_ln68_13' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1481 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_13, void %._crit_edge12_ifconv, void" [lsal_first/lsal.cpp:68]   --->   Operation 1481 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_28 : Operation 1482 [1/1] (0.00ns)   --->   "%shl_ln70_12 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_12, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 1482 'bitconcatenate' 'shl_ln70_12' <Predicate = (!icmp_ln34 & icmp_ln68_13)> <Delay = 0.00>
ST_28 : Operation 1483 [1/1] (0.00ns)   --->   "%or_ln70_13 = or i22 %shl_ln70_12, i22 18" [lsal_first/lsal.cpp:70]   --->   Operation 1483 'or' 'or_ln70_13' <Predicate = (!icmp_ln34 & icmp_ln68_13)> <Delay = 0.00>
ST_28 : Operation 1484 [1/1] (0.00ns)   --->   "%zext_ln70_13 = zext i22 %or_ln70_13" [lsal_first/lsal.cpp:70]   --->   Operation 1484 'zext' 'zext_ln70_13' <Predicate = (!icmp_ln34 & icmp_ln68_13)> <Delay = 0.00>
ST_28 : Operation 1485 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_13" [lsal_first/lsal.cpp:70]   --->   Operation 1485 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_13)> <Delay = 0.00>
ST_28 : Operation 1486 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge12_ifconv" [lsal_first/lsal.cpp:71]   --->   Operation 1486 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_13)> <Delay = 1.58>
ST_28 : Operation 1487 [1/1] (0.00ns)   --->   "%sext_ln41_14 = sext i16 %diag_array_1_15" [lsal_first/lsal.cpp:41]   --->   Operation 1487 'sext' 'sext_ln41_14' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_28 : Operation 1488 [1/1] (2.07ns)   --->   "%west_14 = add i17 %sext_ln41_14, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 1488 'add' 'west_14' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1489 [1/1] (2.43ns)   --->   "%icmp_ln51_14 = icmp_sgt  i17 %west_14, i17 %max_value_70" [lsal_first/lsal.cpp:51]   --->   Operation 1489 'icmp' 'icmp_ln51_14' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1490 [1/1] (0.78ns)   --->   "%max_value_72 = select i1 %icmp_ln51_14, i17 %west_14, i17 %max_value_70" [lsal_first/lsal.cpp:51]   --->   Operation 1490 'select' 'max_value_72' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1491 [1/1] (0.00ns)   --->   "%trunc_ln43_14 = trunc i17 %max_value_72" [lsal_first/lsal.cpp:43]   --->   Operation 1491 'trunc' 'trunc_ln43_14' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_28 : Operation 1492 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln38_15)   --->   "%select_ln38_104 = select i1 %or_ln38_3, i8 %select_ln38_102, i8 %select_ln38_103" [lsal_first/lsal.cpp:38]   --->   Operation 1492 'select' 'select_ln38_104' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1493 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln38_15 = icmp_eq  i8 %querry_buff_0_load_1, i8 %select_ln38_104" [lsal_first/lsal.cpp:38]   --->   Operation 1493 'icmp' 'icmp_ln38_15' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1494 [1/1] (0.00ns) (grouped into LUT with out node northwest_15)   --->   "%select_ln40_15 = select i1 %icmp_ln38_15, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 1494 'select' 'select_ln40_15' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1495 [1/1] (0.00ns) (grouped into LUT with out node northwest_15)   --->   "%sext_ln40_15 = sext i16 %diag_array_1_16_2" [lsal_first/lsal.cpp:40]   --->   Operation 1495 'sext' 'sext_ln40_15' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_28 : Operation 1496 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_15 = add i17 %select_ln40_15, i17 %sext_ln40_15" [lsal_first/lsal.cpp:40]   --->   Operation 1496 'add' 'northwest_15' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1497 [1/1] (2.43ns)   --->   "%icmp_ln46_15 = icmp_sgt  i17 %northwest_15, i17 %west_14" [lsal_first/lsal.cpp:46]   --->   Operation 1497 'icmp' 'icmp_ln46_15' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1498 [1/1] (0.78ns)   --->   "%max_value_75 = select i1 %icmp_ln46_15, i17 %northwest_15, i17 %west_14" [lsal_first/lsal.cpp:46]   --->   Operation 1498 'select' 'max_value_75' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1499 [1/2] (3.25ns)   --->   "%database_buff_7_load_16 = load i14 %database_buff_7_addr_17" [lsal_first/lsal.cpp:38]   --->   Operation 1499 'load' 'database_buff_7_load_16' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_28 : Operation 1500 [1/2] (3.25ns)   --->   "%database_buff_0_load_16 = load i14 %database_buff_0_addr_17" [lsal_first/lsal.cpp:38]   --->   Operation 1500 'load' 'database_buff_0_load_16' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_28 : Operation 1501 [1/2] (3.25ns)   --->   "%database_buff_1_load_16 = load i14 %database_buff_1_addr_17" [lsal_first/lsal.cpp:38]   --->   Operation 1501 'load' 'database_buff_1_load_16' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_28 : Operation 1502 [1/2] (3.25ns)   --->   "%database_buff_2_load_16 = load i14 %database_buff_2_addr_17" [lsal_first/lsal.cpp:38]   --->   Operation 1502 'load' 'database_buff_2_load_16' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_28 : Operation 1503 [1/2] (3.25ns)   --->   "%database_buff_3_load_16 = load i14 %database_buff_3_addr_17" [lsal_first/lsal.cpp:38]   --->   Operation 1503 'load' 'database_buff_3_load_16' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_28 : Operation 1504 [1/2] (3.25ns)   --->   "%database_buff_4_load_16 = load i14 %database_buff_4_addr_17" [lsal_first/lsal.cpp:38]   --->   Operation 1504 'load' 'database_buff_4_load_16' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_28 : Operation 1505 [1/2] (3.25ns)   --->   "%database_buff_5_load_16 = load i14 %database_buff_5_addr_17" [lsal_first/lsal.cpp:38]   --->   Operation 1505 'load' 'database_buff_5_load_16' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_28 : Operation 1506 [1/2] (3.25ns)   --->   "%database_buff_6_load_16 = load i14 %database_buff_6_addr_17" [lsal_first/lsal.cpp:38]   --->   Operation 1506 'load' 'database_buff_6_load_16' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_28 : Operation 1507 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_109)   --->   "%select_ln38_105 = select i1 %icmp_ln38_38, i8 %database_buff_6_load_16, i8 %database_buff_5_load_16" [lsal_first/lsal.cpp:38]   --->   Operation 1507 'select' 'select_ln38_105' <Predicate = (!icmp_ln34 & or_ln38 & or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1508 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_106 = select i1 %icmp_ln38_36, i8 %database_buff_4_load_16, i8 %database_buff_3_load_16" [lsal_first/lsal.cpp:38]   --->   Operation 1508 'select' 'select_ln38_106' <Predicate = (!icmp_ln34 & !or_ln38 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1509 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_110)   --->   "%select_ln38_107 = select i1 %icmp_ln38_34, i8 %database_buff_2_load_16, i8 %database_buff_1_load_16" [lsal_first/lsal.cpp:38]   --->   Operation 1509 'select' 'select_ln38_107' <Predicate = (!icmp_ln34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1510 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_108 = select i1 %icmp_ln38_32, i8 %database_buff_0_load_16, i8 %database_buff_7_load_16" [lsal_first/lsal.cpp:38]   --->   Operation 1510 'select' 'select_ln38_108' <Predicate = (!icmp_ln34 & !or_ln38_2 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1511 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_109 = select i1 %or_ln38, i8 %select_ln38_105, i8 %select_ln38_106" [lsal_first/lsal.cpp:38]   --->   Operation 1511 'select' 'select_ln38_109' <Predicate = (!icmp_ln34 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1512 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_110 = select i1 %or_ln38_2, i8 %select_ln38_107, i8 %select_ln38_108" [lsal_first/lsal.cpp:38]   --->   Operation 1512 'select' 'select_ln38_110' <Predicate = (!icmp_ln34 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1513 [1/1] (2.10ns)   --->   "%add_ln38_16 = add i17 %k, i17 17" [lsal_first/lsal.cpp:38]   --->   Operation 1513 'add' 'add_ln38_16' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1514 [1/1] (0.00ns)   --->   "%lshr_ln38_16 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln38_16, i32 3, i32 16" [lsal_first/lsal.cpp:38]   --->   Operation 1514 'partselect' 'lshr_ln38_16' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_28 : Operation 1515 [1/1] (0.00ns)   --->   "%zext_ln38_17 = zext i14 %lshr_ln38_16" [lsal_first/lsal.cpp:38]   --->   Operation 1515 'zext' 'zext_ln38_17' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_28 : Operation 1516 [1/1] (0.00ns)   --->   "%database_buff_1_addr_18 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln38_17" [lsal_first/lsal.cpp:38]   --->   Operation 1516 'getelementptr' 'database_buff_1_addr_18' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_28 : Operation 1517 [1/1] (0.00ns)   --->   "%database_buff_2_addr_18 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln38_17" [lsal_first/lsal.cpp:38]   --->   Operation 1517 'getelementptr' 'database_buff_2_addr_18' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_28 : Operation 1518 [1/1] (0.00ns)   --->   "%database_buff_3_addr_18 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln38_17" [lsal_first/lsal.cpp:38]   --->   Operation 1518 'getelementptr' 'database_buff_3_addr_18' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_28 : Operation 1519 [1/1] (0.00ns)   --->   "%database_buff_4_addr_18 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln38_17" [lsal_first/lsal.cpp:38]   --->   Operation 1519 'getelementptr' 'database_buff_4_addr_18' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_28 : Operation 1520 [1/1] (0.00ns)   --->   "%database_buff_5_addr_18 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln38_17" [lsal_first/lsal.cpp:38]   --->   Operation 1520 'getelementptr' 'database_buff_5_addr_18' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_28 : Operation 1521 [1/1] (0.00ns)   --->   "%database_buff_6_addr_18 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln38_17" [lsal_first/lsal.cpp:38]   --->   Operation 1521 'getelementptr' 'database_buff_6_addr_18' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_28 : Operation 1522 [1/1] (0.00ns)   --->   "%database_buff_7_addr_18 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln38_17" [lsal_first/lsal.cpp:38]   --->   Operation 1522 'getelementptr' 'database_buff_7_addr_18' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_28 : Operation 1523 [1/1] (0.00ns)   --->   "%database_buff_0_addr_18 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln38_17" [lsal_first/lsal.cpp:38]   --->   Operation 1523 'getelementptr' 'database_buff_0_addr_18' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_28 : Operation 1524 [2/2] (3.25ns)   --->   "%database_buff_0_load_17 = load i14 %database_buff_0_addr_18" [lsal_first/lsal.cpp:38]   --->   Operation 1524 'load' 'database_buff_0_load_17' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_28 : Operation 1525 [2/2] (3.25ns)   --->   "%database_buff_1_load_17 = load i14 %database_buff_1_addr_18" [lsal_first/lsal.cpp:38]   --->   Operation 1525 'load' 'database_buff_1_load_17' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_28 : Operation 1526 [2/2] (3.25ns)   --->   "%database_buff_2_load_17 = load i14 %database_buff_2_addr_18" [lsal_first/lsal.cpp:38]   --->   Operation 1526 'load' 'database_buff_2_load_17' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_28 : Operation 1527 [2/2] (3.25ns)   --->   "%database_buff_3_load_17 = load i14 %database_buff_3_addr_18" [lsal_first/lsal.cpp:38]   --->   Operation 1527 'load' 'database_buff_3_load_17' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_28 : Operation 1528 [2/2] (3.25ns)   --->   "%database_buff_4_load_17 = load i14 %database_buff_4_addr_18" [lsal_first/lsal.cpp:38]   --->   Operation 1528 'load' 'database_buff_4_load_17' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_28 : Operation 1529 [2/2] (3.25ns)   --->   "%database_buff_5_load_17 = load i14 %database_buff_5_addr_18" [lsal_first/lsal.cpp:38]   --->   Operation 1529 'load' 'database_buff_5_load_17' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_28 : Operation 1530 [2/2] (3.25ns)   --->   "%database_buff_6_load_17 = load i14 %database_buff_6_addr_18" [lsal_first/lsal.cpp:38]   --->   Operation 1530 'load' 'database_buff_6_load_17' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_28 : Operation 1531 [2/2] (3.25ns)   --->   "%database_buff_7_load_17 = load i14 %database_buff_7_addr_18" [lsal_first/lsal.cpp:38]   --->   Operation 1531 'load' 'database_buff_7_load_17' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>

State 29 <SV = 28> <Delay = 7.29>
ST_29 : Operation 1532 [1/1] (0.00ns)   --->   "%global_max_28 = phi i32 %zext_ln43_13, void, i32 %global_max_26, void %._crit_edge11_ifconv"   --->   Operation 1532 'phi' 'global_max_28' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_29 : Operation 1533 [1/1] (2.43ns)   --->   "%icmp_ln56_14 = icmp_sgt  i17 %max_value_72, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 1533 'icmp' 'icmp_ln56_14' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1534 [1/1] (0.80ns)   --->   "%diag_array_2_14 = select i1 %icmp_ln56_14, i16 %trunc_ln43_14, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 1534 'select' 'diag_array_2_14' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1535 [1/1] (0.00ns)   --->   "%zext_ln43_14 = zext i16 %diag_array_2_14" [lsal_first/lsal.cpp:43]   --->   Operation 1535 'zext' 'zext_ln43_14' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_29 : Operation 1536 [1/1] (2.47ns)   --->   "%icmp_ln68_14 = icmp_sgt  i32 %zext_ln43_14, i32 %global_max_28" [lsal_first/lsal.cpp:68]   --->   Operation 1536 'icmp' 'icmp_ln68_14' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1537 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_14, void %._crit_edge13_ifconv, void" [lsal_first/lsal.cpp:68]   --->   Operation 1537 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_29 : Operation 1538 [1/1] (0.00ns)   --->   "%shl_ln70_13 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_13, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 1538 'bitconcatenate' 'shl_ln70_13' <Predicate = (!icmp_ln34 & icmp_ln68_14)> <Delay = 0.00>
ST_29 : Operation 1539 [1/1] (0.00ns)   --->   "%or_ln70_14 = or i22 %shl_ln70_13, i22 17" [lsal_first/lsal.cpp:70]   --->   Operation 1539 'or' 'or_ln70_14' <Predicate = (!icmp_ln34 & icmp_ln68_14)> <Delay = 0.00>
ST_29 : Operation 1540 [1/1] (0.00ns)   --->   "%zext_ln70_14 = zext i22 %or_ln70_14" [lsal_first/lsal.cpp:70]   --->   Operation 1540 'zext' 'zext_ln70_14' <Predicate = (!icmp_ln34 & icmp_ln68_14)> <Delay = 0.00>
ST_29 : Operation 1541 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_14" [lsal_first/lsal.cpp:70]   --->   Operation 1541 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_14)> <Delay = 0.00>
ST_29 : Operation 1542 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge13_ifconv" [lsal_first/lsal.cpp:71]   --->   Operation 1542 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_14)> <Delay = 1.58>
ST_29 : Operation 1543 [1/1] (0.00ns)   --->   "%sext_ln41_15 = sext i16 %diag_array_1_16" [lsal_first/lsal.cpp:41]   --->   Operation 1543 'sext' 'sext_ln41_15' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_29 : Operation 1544 [1/1] (2.07ns)   --->   "%west_15 = add i17 %sext_ln41_15, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 1544 'add' 'west_15' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1545 [1/1] (2.43ns)   --->   "%icmp_ln51_15 = icmp_sgt  i17 %west_15, i17 %max_value_75" [lsal_first/lsal.cpp:51]   --->   Operation 1545 'icmp' 'icmp_ln51_15' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1546 [1/1] (0.78ns)   --->   "%max_value_77 = select i1 %icmp_ln51_15, i17 %west_15, i17 %max_value_75" [lsal_first/lsal.cpp:51]   --->   Operation 1546 'select' 'max_value_77' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1547 [1/1] (0.00ns)   --->   "%trunc_ln43_15 = trunc i17 %max_value_77" [lsal_first/lsal.cpp:43]   --->   Operation 1547 'trunc' 'trunc_ln43_15' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_29 : Operation 1548 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln38_16)   --->   "%select_ln38_111 = select i1 %or_ln38_3, i8 %select_ln38_109, i8 %select_ln38_110" [lsal_first/lsal.cpp:38]   --->   Operation 1548 'select' 'select_ln38_111' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1549 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln38_16 = icmp_eq  i8 %querry_buff_7_load_2, i8 %select_ln38_111" [lsal_first/lsal.cpp:38]   --->   Operation 1549 'icmp' 'icmp_ln38_16' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1550 [1/1] (0.00ns) (grouped into LUT with out node northwest_16)   --->   "%select_ln40_16 = select i1 %icmp_ln38_16, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 1550 'select' 'select_ln40_16' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1551 [1/1] (0.00ns) (grouped into LUT with out node northwest_16)   --->   "%sext_ln40_16 = sext i16 %diag_array_1_17_2" [lsal_first/lsal.cpp:40]   --->   Operation 1551 'sext' 'sext_ln40_16' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_29 : Operation 1552 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_16 = add i17 %select_ln40_16, i17 %sext_ln40_16" [lsal_first/lsal.cpp:40]   --->   Operation 1552 'add' 'northwest_16' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1553 [1/1] (2.43ns)   --->   "%icmp_ln46_16 = icmp_sgt  i17 %northwest_16, i17 %west_15" [lsal_first/lsal.cpp:46]   --->   Operation 1553 'icmp' 'icmp_ln46_16' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1554 [1/1] (0.78ns)   --->   "%max_value_80 = select i1 %icmp_ln46_16, i17 %northwest_16, i17 %west_15" [lsal_first/lsal.cpp:46]   --->   Operation 1554 'select' 'max_value_80' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1555 [1/2] (3.25ns)   --->   "%database_buff_0_load_17 = load i14 %database_buff_0_addr_18" [lsal_first/lsal.cpp:38]   --->   Operation 1555 'load' 'database_buff_0_load_17' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_29 : Operation 1556 [1/2] (3.25ns)   --->   "%database_buff_1_load_17 = load i14 %database_buff_1_addr_18" [lsal_first/lsal.cpp:38]   --->   Operation 1556 'load' 'database_buff_1_load_17' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_29 : Operation 1557 [1/2] (3.25ns)   --->   "%database_buff_2_load_17 = load i14 %database_buff_2_addr_18" [lsal_first/lsal.cpp:38]   --->   Operation 1557 'load' 'database_buff_2_load_17' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_29 : Operation 1558 [1/2] (3.25ns)   --->   "%database_buff_3_load_17 = load i14 %database_buff_3_addr_18" [lsal_first/lsal.cpp:38]   --->   Operation 1558 'load' 'database_buff_3_load_17' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_29 : Operation 1559 [1/2] (3.25ns)   --->   "%database_buff_4_load_17 = load i14 %database_buff_4_addr_18" [lsal_first/lsal.cpp:38]   --->   Operation 1559 'load' 'database_buff_4_load_17' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_29 : Operation 1560 [1/2] (3.25ns)   --->   "%database_buff_5_load_17 = load i14 %database_buff_5_addr_18" [lsal_first/lsal.cpp:38]   --->   Operation 1560 'load' 'database_buff_5_load_17' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_29 : Operation 1561 [1/2] (3.25ns)   --->   "%database_buff_6_load_17 = load i14 %database_buff_6_addr_18" [lsal_first/lsal.cpp:38]   --->   Operation 1561 'load' 'database_buff_6_load_17' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_29 : Operation 1562 [1/2] (3.25ns)   --->   "%database_buff_7_load_17 = load i14 %database_buff_7_addr_18" [lsal_first/lsal.cpp:38]   --->   Operation 1562 'load' 'database_buff_7_load_17' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_29 : Operation 1563 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_116)   --->   "%select_ln38_112 = select i1 %icmp_ln38_38, i8 %database_buff_7_load_17, i8 %database_buff_6_load_17" [lsal_first/lsal.cpp:38]   --->   Operation 1563 'select' 'select_ln38_112' <Predicate = (!icmp_ln34 & or_ln38 & or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1564 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_113 = select i1 %icmp_ln38_36, i8 %database_buff_5_load_17, i8 %database_buff_4_load_17" [lsal_first/lsal.cpp:38]   --->   Operation 1564 'select' 'select_ln38_113' <Predicate = (!icmp_ln34 & !or_ln38 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1565 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_117)   --->   "%select_ln38_114 = select i1 %icmp_ln38_34, i8 %database_buff_3_load_17, i8 %database_buff_2_load_17" [lsal_first/lsal.cpp:38]   --->   Operation 1565 'select' 'select_ln38_114' <Predicate = (!icmp_ln34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1566 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_115 = select i1 %icmp_ln38_32, i8 %database_buff_1_load_17, i8 %database_buff_0_load_17" [lsal_first/lsal.cpp:38]   --->   Operation 1566 'select' 'select_ln38_115' <Predicate = (!icmp_ln34 & !or_ln38_2 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1567 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_116 = select i1 %or_ln38, i8 %select_ln38_112, i8 %select_ln38_113" [lsal_first/lsal.cpp:38]   --->   Operation 1567 'select' 'select_ln38_116' <Predicate = (!icmp_ln34 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1568 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_117 = select i1 %or_ln38_2, i8 %select_ln38_114, i8 %select_ln38_115" [lsal_first/lsal.cpp:38]   --->   Operation 1568 'select' 'select_ln38_117' <Predicate = (!icmp_ln34 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1569 [1/1] (2.10ns)   --->   "%add_ln38_17 = add i17 %k, i17 18" [lsal_first/lsal.cpp:38]   --->   Operation 1569 'add' 'add_ln38_17' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1570 [1/1] (0.00ns)   --->   "%lshr_ln38_17 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln38_17, i32 3, i32 16" [lsal_first/lsal.cpp:38]   --->   Operation 1570 'partselect' 'lshr_ln38_17' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_29 : Operation 1571 [1/1] (0.00ns)   --->   "%zext_ln38_18 = zext i14 %lshr_ln38_17" [lsal_first/lsal.cpp:38]   --->   Operation 1571 'zext' 'zext_ln38_18' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_29 : Operation 1572 [1/1] (0.00ns)   --->   "%database_buff_2_addr_19 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln38_18" [lsal_first/lsal.cpp:38]   --->   Operation 1572 'getelementptr' 'database_buff_2_addr_19' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_29 : Operation 1573 [1/1] (0.00ns)   --->   "%database_buff_3_addr_19 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln38_18" [lsal_first/lsal.cpp:38]   --->   Operation 1573 'getelementptr' 'database_buff_3_addr_19' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_29 : Operation 1574 [1/1] (0.00ns)   --->   "%database_buff_4_addr_19 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln38_18" [lsal_first/lsal.cpp:38]   --->   Operation 1574 'getelementptr' 'database_buff_4_addr_19' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_29 : Operation 1575 [1/1] (0.00ns)   --->   "%database_buff_5_addr_19 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln38_18" [lsal_first/lsal.cpp:38]   --->   Operation 1575 'getelementptr' 'database_buff_5_addr_19' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_29 : Operation 1576 [1/1] (0.00ns)   --->   "%database_buff_6_addr_19 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln38_18" [lsal_first/lsal.cpp:38]   --->   Operation 1576 'getelementptr' 'database_buff_6_addr_19' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_29 : Operation 1577 [1/1] (0.00ns)   --->   "%database_buff_7_addr_19 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln38_18" [lsal_first/lsal.cpp:38]   --->   Operation 1577 'getelementptr' 'database_buff_7_addr_19' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_29 : Operation 1578 [1/1] (0.00ns)   --->   "%database_buff_0_addr_19 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln38_18" [lsal_first/lsal.cpp:38]   --->   Operation 1578 'getelementptr' 'database_buff_0_addr_19' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_29 : Operation 1579 [1/1] (0.00ns)   --->   "%database_buff_1_addr_19 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln38_18" [lsal_first/lsal.cpp:38]   --->   Operation 1579 'getelementptr' 'database_buff_1_addr_19' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_29 : Operation 1580 [2/2] (3.25ns)   --->   "%database_buff_1_load_18 = load i14 %database_buff_1_addr_19" [lsal_first/lsal.cpp:38]   --->   Operation 1580 'load' 'database_buff_1_load_18' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_29 : Operation 1581 [2/2] (3.25ns)   --->   "%database_buff_2_load_18 = load i14 %database_buff_2_addr_19" [lsal_first/lsal.cpp:38]   --->   Operation 1581 'load' 'database_buff_2_load_18' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_29 : Operation 1582 [2/2] (3.25ns)   --->   "%database_buff_3_load_18 = load i14 %database_buff_3_addr_19" [lsal_first/lsal.cpp:38]   --->   Operation 1582 'load' 'database_buff_3_load_18' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_29 : Operation 1583 [2/2] (3.25ns)   --->   "%database_buff_4_load_18 = load i14 %database_buff_4_addr_19" [lsal_first/lsal.cpp:38]   --->   Operation 1583 'load' 'database_buff_4_load_18' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_29 : Operation 1584 [2/2] (3.25ns)   --->   "%database_buff_5_load_18 = load i14 %database_buff_5_addr_19" [lsal_first/lsal.cpp:38]   --->   Operation 1584 'load' 'database_buff_5_load_18' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_29 : Operation 1585 [2/2] (3.25ns)   --->   "%database_buff_6_load_18 = load i14 %database_buff_6_addr_19" [lsal_first/lsal.cpp:38]   --->   Operation 1585 'load' 'database_buff_6_load_18' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_29 : Operation 1586 [2/2] (3.25ns)   --->   "%database_buff_7_load_18 = load i14 %database_buff_7_addr_19" [lsal_first/lsal.cpp:38]   --->   Operation 1586 'load' 'database_buff_7_load_18' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_29 : Operation 1587 [2/2] (3.25ns)   --->   "%database_buff_0_load_18 = load i14 %database_buff_0_addr_19" [lsal_first/lsal.cpp:38]   --->   Operation 1587 'load' 'database_buff_0_load_18' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>

State 30 <SV = 29> <Delay = 7.29>
ST_30 : Operation 1588 [1/1] (0.00ns)   --->   "%global_max_30 = phi i32 %zext_ln43_14, void, i32 %global_max_28, void %._crit_edge12_ifconv"   --->   Operation 1588 'phi' 'global_max_30' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_30 : Operation 1589 [1/1] (2.43ns)   --->   "%icmp_ln56_15 = icmp_sgt  i17 %max_value_77, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 1589 'icmp' 'icmp_ln56_15' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1590 [1/1] (0.80ns)   --->   "%diag_array_2_15 = select i1 %icmp_ln56_15, i16 %trunc_ln43_15, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 1590 'select' 'diag_array_2_15' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1591 [1/1] (0.00ns)   --->   "%zext_ln43_15 = zext i16 %diag_array_2_15" [lsal_first/lsal.cpp:43]   --->   Operation 1591 'zext' 'zext_ln43_15' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_30 : Operation 1592 [1/1] (2.47ns)   --->   "%icmp_ln68_15 = icmp_sgt  i32 %zext_ln43_15, i32 %global_max_30" [lsal_first/lsal.cpp:68]   --->   Operation 1592 'icmp' 'icmp_ln68_15' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1593 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_15, void %._crit_edge14_ifconv, void" [lsal_first/lsal.cpp:68]   --->   Operation 1593 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_30 : Operation 1594 [1/1] (0.00ns)   --->   "%shl_ln70_14 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_14, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 1594 'bitconcatenate' 'shl_ln70_14' <Predicate = (!icmp_ln34 & icmp_ln68_15)> <Delay = 0.00>
ST_30 : Operation 1595 [1/1] (0.00ns)   --->   "%or_ln70_15 = or i22 %shl_ln70_14, i22 16" [lsal_first/lsal.cpp:70]   --->   Operation 1595 'or' 'or_ln70_15' <Predicate = (!icmp_ln34 & icmp_ln68_15)> <Delay = 0.00>
ST_30 : Operation 1596 [1/1] (0.00ns)   --->   "%zext_ln70_15 = zext i22 %or_ln70_15" [lsal_first/lsal.cpp:70]   --->   Operation 1596 'zext' 'zext_ln70_15' <Predicate = (!icmp_ln34 & icmp_ln68_15)> <Delay = 0.00>
ST_30 : Operation 1597 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_15" [lsal_first/lsal.cpp:70]   --->   Operation 1597 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_15)> <Delay = 0.00>
ST_30 : Operation 1598 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge14_ifconv" [lsal_first/lsal.cpp:71]   --->   Operation 1598 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_15)> <Delay = 1.58>
ST_30 : Operation 1599 [1/1] (0.00ns)   --->   "%sext_ln41_16 = sext i16 %diag_array_1_17" [lsal_first/lsal.cpp:41]   --->   Operation 1599 'sext' 'sext_ln41_16' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_30 : Operation 1600 [1/1] (2.07ns)   --->   "%west_16 = add i17 %sext_ln41_16, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 1600 'add' 'west_16' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1601 [1/1] (2.43ns)   --->   "%icmp_ln51_16 = icmp_sgt  i17 %west_16, i17 %max_value_80" [lsal_first/lsal.cpp:51]   --->   Operation 1601 'icmp' 'icmp_ln51_16' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1602 [1/1] (0.78ns)   --->   "%max_value_82 = select i1 %icmp_ln51_16, i17 %west_16, i17 %max_value_80" [lsal_first/lsal.cpp:51]   --->   Operation 1602 'select' 'max_value_82' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1603 [1/1] (0.00ns)   --->   "%trunc_ln43_16 = trunc i17 %max_value_82" [lsal_first/lsal.cpp:43]   --->   Operation 1603 'trunc' 'trunc_ln43_16' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_30 : Operation 1604 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln38_17)   --->   "%select_ln38_118 = select i1 %or_ln38_3, i8 %select_ln38_116, i8 %select_ln38_117" [lsal_first/lsal.cpp:38]   --->   Operation 1604 'select' 'select_ln38_118' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1605 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln38_17 = icmp_eq  i8 %querry_buff_6_load_2, i8 %select_ln38_118" [lsal_first/lsal.cpp:38]   --->   Operation 1605 'icmp' 'icmp_ln38_17' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1606 [1/1] (0.00ns) (grouped into LUT with out node northwest_17)   --->   "%select_ln40_17 = select i1 %icmp_ln38_17, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 1606 'select' 'select_ln40_17' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1607 [1/1] (0.00ns) (grouped into LUT with out node northwest_17)   --->   "%sext_ln40_17 = sext i16 %diag_array_1_18_2" [lsal_first/lsal.cpp:40]   --->   Operation 1607 'sext' 'sext_ln40_17' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_30 : Operation 1608 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_17 = add i17 %select_ln40_17, i17 %sext_ln40_17" [lsal_first/lsal.cpp:40]   --->   Operation 1608 'add' 'northwest_17' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1609 [1/1] (2.43ns)   --->   "%icmp_ln46_17 = icmp_sgt  i17 %northwest_17, i17 %west_16" [lsal_first/lsal.cpp:46]   --->   Operation 1609 'icmp' 'icmp_ln46_17' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1610 [1/1] (0.78ns)   --->   "%max_value_85 = select i1 %icmp_ln46_17, i17 %northwest_17, i17 %west_16" [lsal_first/lsal.cpp:46]   --->   Operation 1610 'select' 'max_value_85' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1611 [1/2] (3.25ns)   --->   "%database_buff_1_load_18 = load i14 %database_buff_1_addr_19" [lsal_first/lsal.cpp:38]   --->   Operation 1611 'load' 'database_buff_1_load_18' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_30 : Operation 1612 [1/2] (3.25ns)   --->   "%database_buff_2_load_18 = load i14 %database_buff_2_addr_19" [lsal_first/lsal.cpp:38]   --->   Operation 1612 'load' 'database_buff_2_load_18' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_30 : Operation 1613 [1/2] (3.25ns)   --->   "%database_buff_3_load_18 = load i14 %database_buff_3_addr_19" [lsal_first/lsal.cpp:38]   --->   Operation 1613 'load' 'database_buff_3_load_18' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_30 : Operation 1614 [1/2] (3.25ns)   --->   "%database_buff_4_load_18 = load i14 %database_buff_4_addr_19" [lsal_first/lsal.cpp:38]   --->   Operation 1614 'load' 'database_buff_4_load_18' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_30 : Operation 1615 [1/2] (3.25ns)   --->   "%database_buff_5_load_18 = load i14 %database_buff_5_addr_19" [lsal_first/lsal.cpp:38]   --->   Operation 1615 'load' 'database_buff_5_load_18' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_30 : Operation 1616 [1/2] (3.25ns)   --->   "%database_buff_6_load_18 = load i14 %database_buff_6_addr_19" [lsal_first/lsal.cpp:38]   --->   Operation 1616 'load' 'database_buff_6_load_18' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_30 : Operation 1617 [1/2] (3.25ns)   --->   "%database_buff_7_load_18 = load i14 %database_buff_7_addr_19" [lsal_first/lsal.cpp:38]   --->   Operation 1617 'load' 'database_buff_7_load_18' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_30 : Operation 1618 [1/2] (3.25ns)   --->   "%database_buff_0_load_18 = load i14 %database_buff_0_addr_19" [lsal_first/lsal.cpp:38]   --->   Operation 1618 'load' 'database_buff_0_load_18' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_30 : Operation 1619 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_123)   --->   "%select_ln38_119 = select i1 %icmp_ln38_38, i8 %database_buff_0_load_18, i8 %database_buff_7_load_18" [lsal_first/lsal.cpp:38]   --->   Operation 1619 'select' 'select_ln38_119' <Predicate = (!icmp_ln34 & or_ln38 & or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1620 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_120 = select i1 %icmp_ln38_36, i8 %database_buff_6_load_18, i8 %database_buff_5_load_18" [lsal_first/lsal.cpp:38]   --->   Operation 1620 'select' 'select_ln38_120' <Predicate = (!icmp_ln34 & !or_ln38 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1621 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_124)   --->   "%select_ln38_121 = select i1 %icmp_ln38_34, i8 %database_buff_4_load_18, i8 %database_buff_3_load_18" [lsal_first/lsal.cpp:38]   --->   Operation 1621 'select' 'select_ln38_121' <Predicate = (!icmp_ln34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1622 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_122 = select i1 %icmp_ln38_32, i8 %database_buff_2_load_18, i8 %database_buff_1_load_18" [lsal_first/lsal.cpp:38]   --->   Operation 1622 'select' 'select_ln38_122' <Predicate = (!icmp_ln34 & !or_ln38_2 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1623 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_123 = select i1 %or_ln38, i8 %select_ln38_119, i8 %select_ln38_120" [lsal_first/lsal.cpp:38]   --->   Operation 1623 'select' 'select_ln38_123' <Predicate = (!icmp_ln34 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1624 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_124 = select i1 %or_ln38_2, i8 %select_ln38_121, i8 %select_ln38_122" [lsal_first/lsal.cpp:38]   --->   Operation 1624 'select' 'select_ln38_124' <Predicate = (!icmp_ln34 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1625 [1/1] (2.10ns)   --->   "%add_ln38_18 = add i17 %k, i17 19" [lsal_first/lsal.cpp:38]   --->   Operation 1625 'add' 'add_ln38_18' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1626 [1/1] (0.00ns)   --->   "%lshr_ln38_18 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln38_18, i32 3, i32 16" [lsal_first/lsal.cpp:38]   --->   Operation 1626 'partselect' 'lshr_ln38_18' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_30 : Operation 1627 [1/1] (0.00ns)   --->   "%zext_ln38_19 = zext i14 %lshr_ln38_18" [lsal_first/lsal.cpp:38]   --->   Operation 1627 'zext' 'zext_ln38_19' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_30 : Operation 1628 [1/1] (0.00ns)   --->   "%database_buff_3_addr_20 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln38_19" [lsal_first/lsal.cpp:38]   --->   Operation 1628 'getelementptr' 'database_buff_3_addr_20' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_30 : Operation 1629 [1/1] (0.00ns)   --->   "%database_buff_4_addr_20 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln38_19" [lsal_first/lsal.cpp:38]   --->   Operation 1629 'getelementptr' 'database_buff_4_addr_20' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_30 : Operation 1630 [1/1] (0.00ns)   --->   "%database_buff_5_addr_20 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln38_19" [lsal_first/lsal.cpp:38]   --->   Operation 1630 'getelementptr' 'database_buff_5_addr_20' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_30 : Operation 1631 [1/1] (0.00ns)   --->   "%database_buff_6_addr_20 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln38_19" [lsal_first/lsal.cpp:38]   --->   Operation 1631 'getelementptr' 'database_buff_6_addr_20' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_30 : Operation 1632 [1/1] (0.00ns)   --->   "%database_buff_7_addr_20 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln38_19" [lsal_first/lsal.cpp:38]   --->   Operation 1632 'getelementptr' 'database_buff_7_addr_20' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_30 : Operation 1633 [1/1] (0.00ns)   --->   "%database_buff_0_addr_20 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln38_19" [lsal_first/lsal.cpp:38]   --->   Operation 1633 'getelementptr' 'database_buff_0_addr_20' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_30 : Operation 1634 [1/1] (0.00ns)   --->   "%database_buff_1_addr_20 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln38_19" [lsal_first/lsal.cpp:38]   --->   Operation 1634 'getelementptr' 'database_buff_1_addr_20' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_30 : Operation 1635 [1/1] (0.00ns)   --->   "%database_buff_2_addr_20 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln38_19" [lsal_first/lsal.cpp:38]   --->   Operation 1635 'getelementptr' 'database_buff_2_addr_20' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_30 : Operation 1636 [2/2] (3.25ns)   --->   "%database_buff_2_load_19 = load i14 %database_buff_2_addr_20" [lsal_first/lsal.cpp:38]   --->   Operation 1636 'load' 'database_buff_2_load_19' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_30 : Operation 1637 [2/2] (3.25ns)   --->   "%database_buff_3_load_19 = load i14 %database_buff_3_addr_20" [lsal_first/lsal.cpp:38]   --->   Operation 1637 'load' 'database_buff_3_load_19' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_30 : Operation 1638 [2/2] (3.25ns)   --->   "%database_buff_4_load_19 = load i14 %database_buff_4_addr_20" [lsal_first/lsal.cpp:38]   --->   Operation 1638 'load' 'database_buff_4_load_19' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_30 : Operation 1639 [2/2] (3.25ns)   --->   "%database_buff_5_load_19 = load i14 %database_buff_5_addr_20" [lsal_first/lsal.cpp:38]   --->   Operation 1639 'load' 'database_buff_5_load_19' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_30 : Operation 1640 [2/2] (3.25ns)   --->   "%database_buff_6_load_19 = load i14 %database_buff_6_addr_20" [lsal_first/lsal.cpp:38]   --->   Operation 1640 'load' 'database_buff_6_load_19' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_30 : Operation 1641 [2/2] (3.25ns)   --->   "%database_buff_7_load_19 = load i14 %database_buff_7_addr_20" [lsal_first/lsal.cpp:38]   --->   Operation 1641 'load' 'database_buff_7_load_19' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_30 : Operation 1642 [2/2] (3.25ns)   --->   "%database_buff_0_load_19 = load i14 %database_buff_0_addr_20" [lsal_first/lsal.cpp:38]   --->   Operation 1642 'load' 'database_buff_0_load_19' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_30 : Operation 1643 [2/2] (3.25ns)   --->   "%database_buff_1_load_19 = load i14 %database_buff_1_addr_20" [lsal_first/lsal.cpp:38]   --->   Operation 1643 'load' 'database_buff_1_load_19' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>

State 31 <SV = 30> <Delay = 7.29>
ST_31 : Operation 1644 [1/1] (0.00ns)   --->   "%global_max_32 = phi i32 %zext_ln43_15, void, i32 %global_max_30, void %._crit_edge13_ifconv"   --->   Operation 1644 'phi' 'global_max_32' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_31 : Operation 1645 [1/1] (2.43ns)   --->   "%icmp_ln56_16 = icmp_sgt  i17 %max_value_82, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 1645 'icmp' 'icmp_ln56_16' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1646 [1/1] (0.80ns)   --->   "%diag_array_2_16 = select i1 %icmp_ln56_16, i16 %trunc_ln43_16, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 1646 'select' 'diag_array_2_16' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1647 [1/1] (0.00ns)   --->   "%zext_ln43_16 = zext i16 %diag_array_2_16" [lsal_first/lsal.cpp:43]   --->   Operation 1647 'zext' 'zext_ln43_16' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_31 : Operation 1648 [1/1] (2.47ns)   --->   "%icmp_ln68_16 = icmp_sgt  i32 %zext_ln43_16, i32 %global_max_32" [lsal_first/lsal.cpp:68]   --->   Operation 1648 'icmp' 'icmp_ln68_16' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1649 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_16, void %._crit_edge15_ifconv, void" [lsal_first/lsal.cpp:68]   --->   Operation 1649 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_31 : Operation 1650 [1/1] (0.00ns)   --->   "%shl_ln70_15 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_15, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 1650 'bitconcatenate' 'shl_ln70_15' <Predicate = (!icmp_ln34 & icmp_ln68_16)> <Delay = 0.00>
ST_31 : Operation 1651 [1/1] (0.00ns)   --->   "%or_ln70_16 = or i22 %shl_ln70_15, i22 15" [lsal_first/lsal.cpp:70]   --->   Operation 1651 'or' 'or_ln70_16' <Predicate = (!icmp_ln34 & icmp_ln68_16)> <Delay = 0.00>
ST_31 : Operation 1652 [1/1] (0.00ns)   --->   "%zext_ln70_16 = zext i22 %or_ln70_16" [lsal_first/lsal.cpp:70]   --->   Operation 1652 'zext' 'zext_ln70_16' <Predicate = (!icmp_ln34 & icmp_ln68_16)> <Delay = 0.00>
ST_31 : Operation 1653 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_16" [lsal_first/lsal.cpp:70]   --->   Operation 1653 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_16)> <Delay = 0.00>
ST_31 : Operation 1654 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge15_ifconv" [lsal_first/lsal.cpp:71]   --->   Operation 1654 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_16)> <Delay = 1.58>
ST_31 : Operation 1655 [1/1] (0.00ns)   --->   "%sext_ln41_17 = sext i16 %diag_array_1_18" [lsal_first/lsal.cpp:41]   --->   Operation 1655 'sext' 'sext_ln41_17' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_31 : Operation 1656 [1/1] (2.07ns)   --->   "%west_17 = add i17 %sext_ln41_17, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 1656 'add' 'west_17' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1657 [1/1] (2.43ns)   --->   "%icmp_ln51_17 = icmp_sgt  i17 %west_17, i17 %max_value_85" [lsal_first/lsal.cpp:51]   --->   Operation 1657 'icmp' 'icmp_ln51_17' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1658 [1/1] (0.78ns)   --->   "%max_value_87 = select i1 %icmp_ln51_17, i17 %west_17, i17 %max_value_85" [lsal_first/lsal.cpp:51]   --->   Operation 1658 'select' 'max_value_87' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1659 [1/1] (0.00ns)   --->   "%trunc_ln43_17 = trunc i17 %max_value_87" [lsal_first/lsal.cpp:43]   --->   Operation 1659 'trunc' 'trunc_ln43_17' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_31 : Operation 1660 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln38_18)   --->   "%select_ln38_125 = select i1 %or_ln38_3, i8 %select_ln38_123, i8 %select_ln38_124" [lsal_first/lsal.cpp:38]   --->   Operation 1660 'select' 'select_ln38_125' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1661 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln38_18 = icmp_eq  i8 %querry_buff_5_load_2, i8 %select_ln38_125" [lsal_first/lsal.cpp:38]   --->   Operation 1661 'icmp' 'icmp_ln38_18' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1662 [1/1] (0.00ns) (grouped into LUT with out node northwest_18)   --->   "%select_ln40_18 = select i1 %icmp_ln38_18, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 1662 'select' 'select_ln40_18' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1663 [1/1] (0.00ns) (grouped into LUT with out node northwest_18)   --->   "%sext_ln40_18 = sext i16 %diag_array_1_19_2" [lsal_first/lsal.cpp:40]   --->   Operation 1663 'sext' 'sext_ln40_18' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_31 : Operation 1664 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_18 = add i17 %select_ln40_18, i17 %sext_ln40_18" [lsal_first/lsal.cpp:40]   --->   Operation 1664 'add' 'northwest_18' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1665 [1/1] (2.43ns)   --->   "%icmp_ln46_18 = icmp_sgt  i17 %northwest_18, i17 %west_17" [lsal_first/lsal.cpp:46]   --->   Operation 1665 'icmp' 'icmp_ln46_18' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1666 [1/1] (0.78ns)   --->   "%max_value_90 = select i1 %icmp_ln46_18, i17 %northwest_18, i17 %west_17" [lsal_first/lsal.cpp:46]   --->   Operation 1666 'select' 'max_value_90' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1667 [1/2] (3.25ns)   --->   "%database_buff_2_load_19 = load i14 %database_buff_2_addr_20" [lsal_first/lsal.cpp:38]   --->   Operation 1667 'load' 'database_buff_2_load_19' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_31 : Operation 1668 [1/2] (3.25ns)   --->   "%database_buff_3_load_19 = load i14 %database_buff_3_addr_20" [lsal_first/lsal.cpp:38]   --->   Operation 1668 'load' 'database_buff_3_load_19' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_31 : Operation 1669 [1/2] (3.25ns)   --->   "%database_buff_4_load_19 = load i14 %database_buff_4_addr_20" [lsal_first/lsal.cpp:38]   --->   Operation 1669 'load' 'database_buff_4_load_19' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_31 : Operation 1670 [1/2] (3.25ns)   --->   "%database_buff_5_load_19 = load i14 %database_buff_5_addr_20" [lsal_first/lsal.cpp:38]   --->   Operation 1670 'load' 'database_buff_5_load_19' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_31 : Operation 1671 [1/2] (3.25ns)   --->   "%database_buff_6_load_19 = load i14 %database_buff_6_addr_20" [lsal_first/lsal.cpp:38]   --->   Operation 1671 'load' 'database_buff_6_load_19' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_31 : Operation 1672 [1/2] (3.25ns)   --->   "%database_buff_7_load_19 = load i14 %database_buff_7_addr_20" [lsal_first/lsal.cpp:38]   --->   Operation 1672 'load' 'database_buff_7_load_19' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_31 : Operation 1673 [1/2] (3.25ns)   --->   "%database_buff_0_load_19 = load i14 %database_buff_0_addr_20" [lsal_first/lsal.cpp:38]   --->   Operation 1673 'load' 'database_buff_0_load_19' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_31 : Operation 1674 [1/2] (3.25ns)   --->   "%database_buff_1_load_19 = load i14 %database_buff_1_addr_20" [lsal_first/lsal.cpp:38]   --->   Operation 1674 'load' 'database_buff_1_load_19' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_31 : Operation 1675 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_130)   --->   "%select_ln38_126 = select i1 %icmp_ln38_38, i8 %database_buff_1_load_19, i8 %database_buff_0_load_19" [lsal_first/lsal.cpp:38]   --->   Operation 1675 'select' 'select_ln38_126' <Predicate = (!icmp_ln34 & or_ln38 & or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1676 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_127 = select i1 %icmp_ln38_36, i8 %database_buff_7_load_19, i8 %database_buff_6_load_19" [lsal_first/lsal.cpp:38]   --->   Operation 1676 'select' 'select_ln38_127' <Predicate = (!icmp_ln34 & !or_ln38 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1677 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_131)   --->   "%select_ln38_128 = select i1 %icmp_ln38_34, i8 %database_buff_5_load_19, i8 %database_buff_4_load_19" [lsal_first/lsal.cpp:38]   --->   Operation 1677 'select' 'select_ln38_128' <Predicate = (!icmp_ln34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1678 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_129 = select i1 %icmp_ln38_32, i8 %database_buff_3_load_19, i8 %database_buff_2_load_19" [lsal_first/lsal.cpp:38]   --->   Operation 1678 'select' 'select_ln38_129' <Predicate = (!icmp_ln34 & !or_ln38_2 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1679 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_130 = select i1 %or_ln38, i8 %select_ln38_126, i8 %select_ln38_127" [lsal_first/lsal.cpp:38]   --->   Operation 1679 'select' 'select_ln38_130' <Predicate = (!icmp_ln34 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1680 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_131 = select i1 %or_ln38_2, i8 %select_ln38_128, i8 %select_ln38_129" [lsal_first/lsal.cpp:38]   --->   Operation 1680 'select' 'select_ln38_131' <Predicate = (!icmp_ln34 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1681 [1/1] (2.10ns)   --->   "%add_ln38_19 = add i17 %k, i17 20" [lsal_first/lsal.cpp:38]   --->   Operation 1681 'add' 'add_ln38_19' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1682 [1/1] (0.00ns)   --->   "%lshr_ln38_19 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln38_19, i32 3, i32 16" [lsal_first/lsal.cpp:38]   --->   Operation 1682 'partselect' 'lshr_ln38_19' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_31 : Operation 1683 [1/1] (0.00ns)   --->   "%zext_ln38_20 = zext i14 %lshr_ln38_19" [lsal_first/lsal.cpp:38]   --->   Operation 1683 'zext' 'zext_ln38_20' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_31 : Operation 1684 [1/1] (0.00ns)   --->   "%database_buff_4_addr_21 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln38_20" [lsal_first/lsal.cpp:38]   --->   Operation 1684 'getelementptr' 'database_buff_4_addr_21' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_31 : Operation 1685 [1/1] (0.00ns)   --->   "%database_buff_5_addr_21 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln38_20" [lsal_first/lsal.cpp:38]   --->   Operation 1685 'getelementptr' 'database_buff_5_addr_21' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_31 : Operation 1686 [1/1] (0.00ns)   --->   "%database_buff_6_addr_21 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln38_20" [lsal_first/lsal.cpp:38]   --->   Operation 1686 'getelementptr' 'database_buff_6_addr_21' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_31 : Operation 1687 [1/1] (0.00ns)   --->   "%database_buff_7_addr_21 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln38_20" [lsal_first/lsal.cpp:38]   --->   Operation 1687 'getelementptr' 'database_buff_7_addr_21' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_31 : Operation 1688 [1/1] (0.00ns)   --->   "%database_buff_0_addr_21 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln38_20" [lsal_first/lsal.cpp:38]   --->   Operation 1688 'getelementptr' 'database_buff_0_addr_21' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_31 : Operation 1689 [1/1] (0.00ns)   --->   "%database_buff_1_addr_21 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln38_20" [lsal_first/lsal.cpp:38]   --->   Operation 1689 'getelementptr' 'database_buff_1_addr_21' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_31 : Operation 1690 [1/1] (0.00ns)   --->   "%database_buff_2_addr_21 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln38_20" [lsal_first/lsal.cpp:38]   --->   Operation 1690 'getelementptr' 'database_buff_2_addr_21' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_31 : Operation 1691 [1/1] (0.00ns)   --->   "%database_buff_3_addr_21 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln38_20" [lsal_first/lsal.cpp:38]   --->   Operation 1691 'getelementptr' 'database_buff_3_addr_21' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_31 : Operation 1692 [2/2] (3.25ns)   --->   "%database_buff_3_load_20 = load i14 %database_buff_3_addr_21" [lsal_first/lsal.cpp:38]   --->   Operation 1692 'load' 'database_buff_3_load_20' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_31 : Operation 1693 [2/2] (3.25ns)   --->   "%database_buff_4_load_20 = load i14 %database_buff_4_addr_21" [lsal_first/lsal.cpp:38]   --->   Operation 1693 'load' 'database_buff_4_load_20' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_31 : Operation 1694 [2/2] (3.25ns)   --->   "%database_buff_5_load_20 = load i14 %database_buff_5_addr_21" [lsal_first/lsal.cpp:38]   --->   Operation 1694 'load' 'database_buff_5_load_20' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_31 : Operation 1695 [2/2] (3.25ns)   --->   "%database_buff_6_load_20 = load i14 %database_buff_6_addr_21" [lsal_first/lsal.cpp:38]   --->   Operation 1695 'load' 'database_buff_6_load_20' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_31 : Operation 1696 [2/2] (3.25ns)   --->   "%database_buff_7_load_20 = load i14 %database_buff_7_addr_21" [lsal_first/lsal.cpp:38]   --->   Operation 1696 'load' 'database_buff_7_load_20' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_31 : Operation 1697 [2/2] (3.25ns)   --->   "%database_buff_0_load_20 = load i14 %database_buff_0_addr_21" [lsal_first/lsal.cpp:38]   --->   Operation 1697 'load' 'database_buff_0_load_20' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_31 : Operation 1698 [2/2] (3.25ns)   --->   "%database_buff_1_load_20 = load i14 %database_buff_1_addr_21" [lsal_first/lsal.cpp:38]   --->   Operation 1698 'load' 'database_buff_1_load_20' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_31 : Operation 1699 [2/2] (3.25ns)   --->   "%database_buff_2_load_20 = load i14 %database_buff_2_addr_21" [lsal_first/lsal.cpp:38]   --->   Operation 1699 'load' 'database_buff_2_load_20' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>

State 32 <SV = 31> <Delay = 7.29>
ST_32 : Operation 1700 [1/1] (0.00ns)   --->   "%global_max_34 = phi i32 %zext_ln43_16, void, i32 %global_max_32, void %._crit_edge14_ifconv"   --->   Operation 1700 'phi' 'global_max_34' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_32 : Operation 1701 [1/1] (2.43ns)   --->   "%icmp_ln56_17 = icmp_sgt  i17 %max_value_87, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 1701 'icmp' 'icmp_ln56_17' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1702 [1/1] (0.80ns)   --->   "%diag_array_2_17 = select i1 %icmp_ln56_17, i16 %trunc_ln43_17, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 1702 'select' 'diag_array_2_17' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 1703 [1/1] (0.00ns)   --->   "%zext_ln43_17 = zext i16 %diag_array_2_17" [lsal_first/lsal.cpp:43]   --->   Operation 1703 'zext' 'zext_ln43_17' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_32 : Operation 1704 [1/1] (2.47ns)   --->   "%icmp_ln68_17 = icmp_sgt  i32 %zext_ln43_17, i32 %global_max_34" [lsal_first/lsal.cpp:68]   --->   Operation 1704 'icmp' 'icmp_ln68_17' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1705 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_17, void %._crit_edge16_ifconv, void" [lsal_first/lsal.cpp:68]   --->   Operation 1705 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_32 : Operation 1706 [1/1] (0.00ns)   --->   "%shl_ln70_16 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_16, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 1706 'bitconcatenate' 'shl_ln70_16' <Predicate = (!icmp_ln34 & icmp_ln68_17)> <Delay = 0.00>
ST_32 : Operation 1707 [1/1] (0.00ns)   --->   "%or_ln70_17 = or i22 %shl_ln70_16, i22 14" [lsal_first/lsal.cpp:70]   --->   Operation 1707 'or' 'or_ln70_17' <Predicate = (!icmp_ln34 & icmp_ln68_17)> <Delay = 0.00>
ST_32 : Operation 1708 [1/1] (0.00ns)   --->   "%zext_ln70_17 = zext i22 %or_ln70_17" [lsal_first/lsal.cpp:70]   --->   Operation 1708 'zext' 'zext_ln70_17' <Predicate = (!icmp_ln34 & icmp_ln68_17)> <Delay = 0.00>
ST_32 : Operation 1709 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_17" [lsal_first/lsal.cpp:70]   --->   Operation 1709 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_17)> <Delay = 0.00>
ST_32 : Operation 1710 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge16_ifconv" [lsal_first/lsal.cpp:71]   --->   Operation 1710 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_17)> <Delay = 1.58>
ST_32 : Operation 1711 [1/1] (0.00ns)   --->   "%sext_ln41_18 = sext i16 %diag_array_1_19" [lsal_first/lsal.cpp:41]   --->   Operation 1711 'sext' 'sext_ln41_18' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_32 : Operation 1712 [1/1] (2.07ns)   --->   "%west_18 = add i17 %sext_ln41_18, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 1712 'add' 'west_18' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1713 [1/1] (2.43ns)   --->   "%icmp_ln51_18 = icmp_sgt  i17 %west_18, i17 %max_value_90" [lsal_first/lsal.cpp:51]   --->   Operation 1713 'icmp' 'icmp_ln51_18' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1714 [1/1] (0.78ns)   --->   "%max_value_92 = select i1 %icmp_ln51_18, i17 %west_18, i17 %max_value_90" [lsal_first/lsal.cpp:51]   --->   Operation 1714 'select' 'max_value_92' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 1715 [1/1] (0.00ns)   --->   "%trunc_ln43_18 = trunc i17 %max_value_92" [lsal_first/lsal.cpp:43]   --->   Operation 1715 'trunc' 'trunc_ln43_18' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_32 : Operation 1716 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln38_19)   --->   "%select_ln38_132 = select i1 %or_ln38_3, i8 %select_ln38_130, i8 %select_ln38_131" [lsal_first/lsal.cpp:38]   --->   Operation 1716 'select' 'select_ln38_132' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 1717 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln38_19 = icmp_eq  i8 %querry_buff_4_load_2, i8 %select_ln38_132" [lsal_first/lsal.cpp:38]   --->   Operation 1717 'icmp' 'icmp_ln38_19' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1718 [1/1] (0.00ns) (grouped into LUT with out node northwest_19)   --->   "%select_ln40_19 = select i1 %icmp_ln38_19, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 1718 'select' 'select_ln40_19' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 1719 [1/1] (0.00ns) (grouped into LUT with out node northwest_19)   --->   "%sext_ln40_19 = sext i16 %diag_array_1_20_2" [lsal_first/lsal.cpp:40]   --->   Operation 1719 'sext' 'sext_ln40_19' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_32 : Operation 1720 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_19 = add i17 %select_ln40_19, i17 %sext_ln40_19" [lsal_first/lsal.cpp:40]   --->   Operation 1720 'add' 'northwest_19' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1721 [1/1] (2.43ns)   --->   "%icmp_ln46_19 = icmp_sgt  i17 %northwest_19, i17 %west_18" [lsal_first/lsal.cpp:46]   --->   Operation 1721 'icmp' 'icmp_ln46_19' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1722 [1/1] (0.78ns)   --->   "%max_value_95 = select i1 %icmp_ln46_19, i17 %northwest_19, i17 %west_18" [lsal_first/lsal.cpp:46]   --->   Operation 1722 'select' 'max_value_95' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 1723 [1/2] (3.25ns)   --->   "%database_buff_3_load_20 = load i14 %database_buff_3_addr_21" [lsal_first/lsal.cpp:38]   --->   Operation 1723 'load' 'database_buff_3_load_20' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_32 : Operation 1724 [1/2] (3.25ns)   --->   "%database_buff_4_load_20 = load i14 %database_buff_4_addr_21" [lsal_first/lsal.cpp:38]   --->   Operation 1724 'load' 'database_buff_4_load_20' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_32 : Operation 1725 [1/2] (3.25ns)   --->   "%database_buff_5_load_20 = load i14 %database_buff_5_addr_21" [lsal_first/lsal.cpp:38]   --->   Operation 1725 'load' 'database_buff_5_load_20' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_32 : Operation 1726 [1/2] (3.25ns)   --->   "%database_buff_6_load_20 = load i14 %database_buff_6_addr_21" [lsal_first/lsal.cpp:38]   --->   Operation 1726 'load' 'database_buff_6_load_20' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_32 : Operation 1727 [1/2] (3.25ns)   --->   "%database_buff_7_load_20 = load i14 %database_buff_7_addr_21" [lsal_first/lsal.cpp:38]   --->   Operation 1727 'load' 'database_buff_7_load_20' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_32 : Operation 1728 [1/2] (3.25ns)   --->   "%database_buff_0_load_20 = load i14 %database_buff_0_addr_21" [lsal_first/lsal.cpp:38]   --->   Operation 1728 'load' 'database_buff_0_load_20' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_32 : Operation 1729 [1/2] (3.25ns)   --->   "%database_buff_1_load_20 = load i14 %database_buff_1_addr_21" [lsal_first/lsal.cpp:38]   --->   Operation 1729 'load' 'database_buff_1_load_20' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_32 : Operation 1730 [1/2] (3.25ns)   --->   "%database_buff_2_load_20 = load i14 %database_buff_2_addr_21" [lsal_first/lsal.cpp:38]   --->   Operation 1730 'load' 'database_buff_2_load_20' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_32 : Operation 1731 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_137)   --->   "%select_ln38_133 = select i1 %icmp_ln38_38, i8 %database_buff_2_load_20, i8 %database_buff_1_load_20" [lsal_first/lsal.cpp:38]   --->   Operation 1731 'select' 'select_ln38_133' <Predicate = (!icmp_ln34 & or_ln38 & or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 1732 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_134 = select i1 %icmp_ln38_36, i8 %database_buff_0_load_20, i8 %database_buff_7_load_20" [lsal_first/lsal.cpp:38]   --->   Operation 1732 'select' 'select_ln38_134' <Predicate = (!icmp_ln34 & !or_ln38 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 1733 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_138)   --->   "%select_ln38_135 = select i1 %icmp_ln38_34, i8 %database_buff_6_load_20, i8 %database_buff_5_load_20" [lsal_first/lsal.cpp:38]   --->   Operation 1733 'select' 'select_ln38_135' <Predicate = (!icmp_ln34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 1734 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_136 = select i1 %icmp_ln38_32, i8 %database_buff_4_load_20, i8 %database_buff_3_load_20" [lsal_first/lsal.cpp:38]   --->   Operation 1734 'select' 'select_ln38_136' <Predicate = (!icmp_ln34 & !or_ln38_2 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 1735 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_137 = select i1 %or_ln38, i8 %select_ln38_133, i8 %select_ln38_134" [lsal_first/lsal.cpp:38]   --->   Operation 1735 'select' 'select_ln38_137' <Predicate = (!icmp_ln34 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 1736 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_138 = select i1 %or_ln38_2, i8 %select_ln38_135, i8 %select_ln38_136" [lsal_first/lsal.cpp:38]   --->   Operation 1736 'select' 'select_ln38_138' <Predicate = (!icmp_ln34 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 1737 [1/1] (2.10ns)   --->   "%add_ln38_20 = add i17 %k, i17 21" [lsal_first/lsal.cpp:38]   --->   Operation 1737 'add' 'add_ln38_20' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1738 [1/1] (0.00ns)   --->   "%lshr_ln38_20 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln38_20, i32 3, i32 16" [lsal_first/lsal.cpp:38]   --->   Operation 1738 'partselect' 'lshr_ln38_20' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_32 : Operation 1739 [1/1] (0.00ns)   --->   "%zext_ln38_21 = zext i14 %lshr_ln38_20" [lsal_first/lsal.cpp:38]   --->   Operation 1739 'zext' 'zext_ln38_21' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_32 : Operation 1740 [1/1] (0.00ns)   --->   "%database_buff_5_addr_22 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln38_21" [lsal_first/lsal.cpp:38]   --->   Operation 1740 'getelementptr' 'database_buff_5_addr_22' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_32 : Operation 1741 [1/1] (0.00ns)   --->   "%database_buff_6_addr_22 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln38_21" [lsal_first/lsal.cpp:38]   --->   Operation 1741 'getelementptr' 'database_buff_6_addr_22' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_32 : Operation 1742 [1/1] (0.00ns)   --->   "%database_buff_7_addr_22 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln38_21" [lsal_first/lsal.cpp:38]   --->   Operation 1742 'getelementptr' 'database_buff_7_addr_22' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_32 : Operation 1743 [1/1] (0.00ns)   --->   "%database_buff_0_addr_22 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln38_21" [lsal_first/lsal.cpp:38]   --->   Operation 1743 'getelementptr' 'database_buff_0_addr_22' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_32 : Operation 1744 [1/1] (0.00ns)   --->   "%database_buff_1_addr_22 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln38_21" [lsal_first/lsal.cpp:38]   --->   Operation 1744 'getelementptr' 'database_buff_1_addr_22' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_32 : Operation 1745 [1/1] (0.00ns)   --->   "%database_buff_2_addr_22 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln38_21" [lsal_first/lsal.cpp:38]   --->   Operation 1745 'getelementptr' 'database_buff_2_addr_22' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_32 : Operation 1746 [1/1] (0.00ns)   --->   "%database_buff_3_addr_22 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln38_21" [lsal_first/lsal.cpp:38]   --->   Operation 1746 'getelementptr' 'database_buff_3_addr_22' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_32 : Operation 1747 [1/1] (0.00ns)   --->   "%database_buff_4_addr_22 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln38_21" [lsal_first/lsal.cpp:38]   --->   Operation 1747 'getelementptr' 'database_buff_4_addr_22' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_32 : Operation 1748 [2/2] (3.25ns)   --->   "%database_buff_4_load_21 = load i14 %database_buff_4_addr_22" [lsal_first/lsal.cpp:38]   --->   Operation 1748 'load' 'database_buff_4_load_21' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_32 : Operation 1749 [2/2] (3.25ns)   --->   "%database_buff_5_load_21 = load i14 %database_buff_5_addr_22" [lsal_first/lsal.cpp:38]   --->   Operation 1749 'load' 'database_buff_5_load_21' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_32 : Operation 1750 [2/2] (3.25ns)   --->   "%database_buff_6_load_21 = load i14 %database_buff_6_addr_22" [lsal_first/lsal.cpp:38]   --->   Operation 1750 'load' 'database_buff_6_load_21' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_32 : Operation 1751 [2/2] (3.25ns)   --->   "%database_buff_7_load_21 = load i14 %database_buff_7_addr_22" [lsal_first/lsal.cpp:38]   --->   Operation 1751 'load' 'database_buff_7_load_21' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_32 : Operation 1752 [2/2] (3.25ns)   --->   "%database_buff_0_load_21 = load i14 %database_buff_0_addr_22" [lsal_first/lsal.cpp:38]   --->   Operation 1752 'load' 'database_buff_0_load_21' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_32 : Operation 1753 [2/2] (3.25ns)   --->   "%database_buff_1_load_21 = load i14 %database_buff_1_addr_22" [lsal_first/lsal.cpp:38]   --->   Operation 1753 'load' 'database_buff_1_load_21' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_32 : Operation 1754 [2/2] (3.25ns)   --->   "%database_buff_2_load_21 = load i14 %database_buff_2_addr_22" [lsal_first/lsal.cpp:38]   --->   Operation 1754 'load' 'database_buff_2_load_21' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_32 : Operation 1755 [2/2] (3.25ns)   --->   "%database_buff_3_load_21 = load i14 %database_buff_3_addr_22" [lsal_first/lsal.cpp:38]   --->   Operation 1755 'load' 'database_buff_3_load_21' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>

State 33 <SV = 32> <Delay = 7.29>
ST_33 : Operation 1756 [1/1] (0.00ns)   --->   "%global_max_36 = phi i32 %zext_ln43_17, void, i32 %global_max_34, void %._crit_edge15_ifconv"   --->   Operation 1756 'phi' 'global_max_36' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_33 : Operation 1757 [1/1] (2.43ns)   --->   "%icmp_ln56_18 = icmp_sgt  i17 %max_value_92, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 1757 'icmp' 'icmp_ln56_18' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1758 [1/1] (0.80ns)   --->   "%diag_array_2_18 = select i1 %icmp_ln56_18, i16 %trunc_ln43_18, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 1758 'select' 'diag_array_2_18' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1759 [1/1] (0.00ns)   --->   "%zext_ln43_18 = zext i16 %diag_array_2_18" [lsal_first/lsal.cpp:43]   --->   Operation 1759 'zext' 'zext_ln43_18' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_33 : Operation 1760 [1/1] (2.47ns)   --->   "%icmp_ln68_18 = icmp_sgt  i32 %zext_ln43_18, i32 %global_max_36" [lsal_first/lsal.cpp:68]   --->   Operation 1760 'icmp' 'icmp_ln68_18' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1761 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_18, void %._crit_edge17_ifconv, void" [lsal_first/lsal.cpp:68]   --->   Operation 1761 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_33 : Operation 1762 [1/1] (0.00ns)   --->   "%shl_ln70_17 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_17, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 1762 'bitconcatenate' 'shl_ln70_17' <Predicate = (!icmp_ln34 & icmp_ln68_18)> <Delay = 0.00>
ST_33 : Operation 1763 [1/1] (0.00ns)   --->   "%or_ln70_18 = or i22 %shl_ln70_17, i22 13" [lsal_first/lsal.cpp:70]   --->   Operation 1763 'or' 'or_ln70_18' <Predicate = (!icmp_ln34 & icmp_ln68_18)> <Delay = 0.00>
ST_33 : Operation 1764 [1/1] (0.00ns)   --->   "%zext_ln70_18 = zext i22 %or_ln70_18" [lsal_first/lsal.cpp:70]   --->   Operation 1764 'zext' 'zext_ln70_18' <Predicate = (!icmp_ln34 & icmp_ln68_18)> <Delay = 0.00>
ST_33 : Operation 1765 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_18" [lsal_first/lsal.cpp:70]   --->   Operation 1765 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_18)> <Delay = 0.00>
ST_33 : Operation 1766 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge17_ifconv" [lsal_first/lsal.cpp:71]   --->   Operation 1766 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_18)> <Delay = 1.58>
ST_33 : Operation 1767 [1/1] (0.00ns)   --->   "%sext_ln41_19 = sext i16 %diag_array_1_20" [lsal_first/lsal.cpp:41]   --->   Operation 1767 'sext' 'sext_ln41_19' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_33 : Operation 1768 [1/1] (2.07ns)   --->   "%west_19 = add i17 %sext_ln41_19, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 1768 'add' 'west_19' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1769 [1/1] (2.43ns)   --->   "%icmp_ln51_19 = icmp_sgt  i17 %west_19, i17 %max_value_95" [lsal_first/lsal.cpp:51]   --->   Operation 1769 'icmp' 'icmp_ln51_19' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1770 [1/1] (0.78ns)   --->   "%max_value_97 = select i1 %icmp_ln51_19, i17 %west_19, i17 %max_value_95" [lsal_first/lsal.cpp:51]   --->   Operation 1770 'select' 'max_value_97' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1771 [1/1] (0.00ns)   --->   "%trunc_ln43_19 = trunc i17 %max_value_97" [lsal_first/lsal.cpp:43]   --->   Operation 1771 'trunc' 'trunc_ln43_19' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_33 : Operation 1772 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln38_20)   --->   "%select_ln38_139 = select i1 %or_ln38_3, i8 %select_ln38_137, i8 %select_ln38_138" [lsal_first/lsal.cpp:38]   --->   Operation 1772 'select' 'select_ln38_139' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1773 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln38_20 = icmp_eq  i8 %querry_buff_3_load_2, i8 %select_ln38_139" [lsal_first/lsal.cpp:38]   --->   Operation 1773 'icmp' 'icmp_ln38_20' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1774 [1/1] (0.00ns) (grouped into LUT with out node northwest_20)   --->   "%select_ln40_20 = select i1 %icmp_ln38_20, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 1774 'select' 'select_ln40_20' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1775 [1/1] (0.00ns) (grouped into LUT with out node northwest_20)   --->   "%sext_ln40_20 = sext i16 %diag_array_1_21_2" [lsal_first/lsal.cpp:40]   --->   Operation 1775 'sext' 'sext_ln40_20' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_33 : Operation 1776 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_20 = add i17 %select_ln40_20, i17 %sext_ln40_20" [lsal_first/lsal.cpp:40]   --->   Operation 1776 'add' 'northwest_20' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1777 [1/1] (2.43ns)   --->   "%icmp_ln46_20 = icmp_sgt  i17 %northwest_20, i17 %west_19" [lsal_first/lsal.cpp:46]   --->   Operation 1777 'icmp' 'icmp_ln46_20' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1778 [1/1] (0.78ns)   --->   "%max_value_100 = select i1 %icmp_ln46_20, i17 %northwest_20, i17 %west_19" [lsal_first/lsal.cpp:46]   --->   Operation 1778 'select' 'max_value_100' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1779 [1/2] (3.25ns)   --->   "%database_buff_4_load_21 = load i14 %database_buff_4_addr_22" [lsal_first/lsal.cpp:38]   --->   Operation 1779 'load' 'database_buff_4_load_21' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_33 : Operation 1780 [1/2] (3.25ns)   --->   "%database_buff_5_load_21 = load i14 %database_buff_5_addr_22" [lsal_first/lsal.cpp:38]   --->   Operation 1780 'load' 'database_buff_5_load_21' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_33 : Operation 1781 [1/2] (3.25ns)   --->   "%database_buff_6_load_21 = load i14 %database_buff_6_addr_22" [lsal_first/lsal.cpp:38]   --->   Operation 1781 'load' 'database_buff_6_load_21' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_33 : Operation 1782 [1/2] (3.25ns)   --->   "%database_buff_7_load_21 = load i14 %database_buff_7_addr_22" [lsal_first/lsal.cpp:38]   --->   Operation 1782 'load' 'database_buff_7_load_21' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_33 : Operation 1783 [1/2] (3.25ns)   --->   "%database_buff_0_load_21 = load i14 %database_buff_0_addr_22" [lsal_first/lsal.cpp:38]   --->   Operation 1783 'load' 'database_buff_0_load_21' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_33 : Operation 1784 [1/2] (3.25ns)   --->   "%database_buff_1_load_21 = load i14 %database_buff_1_addr_22" [lsal_first/lsal.cpp:38]   --->   Operation 1784 'load' 'database_buff_1_load_21' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_33 : Operation 1785 [1/2] (3.25ns)   --->   "%database_buff_2_load_21 = load i14 %database_buff_2_addr_22" [lsal_first/lsal.cpp:38]   --->   Operation 1785 'load' 'database_buff_2_load_21' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_33 : Operation 1786 [1/2] (3.25ns)   --->   "%database_buff_3_load_21 = load i14 %database_buff_3_addr_22" [lsal_first/lsal.cpp:38]   --->   Operation 1786 'load' 'database_buff_3_load_21' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_33 : Operation 1787 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_144)   --->   "%select_ln38_140 = select i1 %icmp_ln38_38, i8 %database_buff_3_load_21, i8 %database_buff_2_load_21" [lsal_first/lsal.cpp:38]   --->   Operation 1787 'select' 'select_ln38_140' <Predicate = (!icmp_ln34 & or_ln38 & or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1788 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_141 = select i1 %icmp_ln38_36, i8 %database_buff_1_load_21, i8 %database_buff_0_load_21" [lsal_first/lsal.cpp:38]   --->   Operation 1788 'select' 'select_ln38_141' <Predicate = (!icmp_ln34 & !or_ln38 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1789 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_145)   --->   "%select_ln38_142 = select i1 %icmp_ln38_34, i8 %database_buff_7_load_21, i8 %database_buff_6_load_21" [lsal_first/lsal.cpp:38]   --->   Operation 1789 'select' 'select_ln38_142' <Predicate = (!icmp_ln34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1790 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_143 = select i1 %icmp_ln38_32, i8 %database_buff_5_load_21, i8 %database_buff_4_load_21" [lsal_first/lsal.cpp:38]   --->   Operation 1790 'select' 'select_ln38_143' <Predicate = (!icmp_ln34 & !or_ln38_2 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1791 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_144 = select i1 %or_ln38, i8 %select_ln38_140, i8 %select_ln38_141" [lsal_first/lsal.cpp:38]   --->   Operation 1791 'select' 'select_ln38_144' <Predicate = (!icmp_ln34 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1792 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_145 = select i1 %or_ln38_2, i8 %select_ln38_142, i8 %select_ln38_143" [lsal_first/lsal.cpp:38]   --->   Operation 1792 'select' 'select_ln38_145' <Predicate = (!icmp_ln34 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 1793 [1/1] (2.10ns)   --->   "%add_ln38_21 = add i17 %k, i17 22" [lsal_first/lsal.cpp:38]   --->   Operation 1793 'add' 'add_ln38_21' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1794 [1/1] (0.00ns)   --->   "%lshr_ln38_21 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln38_21, i32 3, i32 16" [lsal_first/lsal.cpp:38]   --->   Operation 1794 'partselect' 'lshr_ln38_21' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_33 : Operation 1795 [1/1] (0.00ns)   --->   "%zext_ln38_22 = zext i14 %lshr_ln38_21" [lsal_first/lsal.cpp:38]   --->   Operation 1795 'zext' 'zext_ln38_22' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_33 : Operation 1796 [1/1] (0.00ns)   --->   "%database_buff_6_addr_23 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln38_22" [lsal_first/lsal.cpp:38]   --->   Operation 1796 'getelementptr' 'database_buff_6_addr_23' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_33 : Operation 1797 [1/1] (0.00ns)   --->   "%database_buff_7_addr_23 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln38_22" [lsal_first/lsal.cpp:38]   --->   Operation 1797 'getelementptr' 'database_buff_7_addr_23' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_33 : Operation 1798 [1/1] (0.00ns)   --->   "%database_buff_0_addr_23 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln38_22" [lsal_first/lsal.cpp:38]   --->   Operation 1798 'getelementptr' 'database_buff_0_addr_23' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_33 : Operation 1799 [1/1] (0.00ns)   --->   "%database_buff_1_addr_23 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln38_22" [lsal_first/lsal.cpp:38]   --->   Operation 1799 'getelementptr' 'database_buff_1_addr_23' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_33 : Operation 1800 [1/1] (0.00ns)   --->   "%database_buff_2_addr_23 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln38_22" [lsal_first/lsal.cpp:38]   --->   Operation 1800 'getelementptr' 'database_buff_2_addr_23' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_33 : Operation 1801 [1/1] (0.00ns)   --->   "%database_buff_3_addr_23 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln38_22" [lsal_first/lsal.cpp:38]   --->   Operation 1801 'getelementptr' 'database_buff_3_addr_23' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_33 : Operation 1802 [1/1] (0.00ns)   --->   "%database_buff_4_addr_23 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln38_22" [lsal_first/lsal.cpp:38]   --->   Operation 1802 'getelementptr' 'database_buff_4_addr_23' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_33 : Operation 1803 [1/1] (0.00ns)   --->   "%database_buff_5_addr_23 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln38_22" [lsal_first/lsal.cpp:38]   --->   Operation 1803 'getelementptr' 'database_buff_5_addr_23' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_33 : Operation 1804 [2/2] (3.25ns)   --->   "%database_buff_5_load_22 = load i14 %database_buff_5_addr_23" [lsal_first/lsal.cpp:38]   --->   Operation 1804 'load' 'database_buff_5_load_22' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_33 : Operation 1805 [2/2] (3.25ns)   --->   "%database_buff_6_load_22 = load i14 %database_buff_6_addr_23" [lsal_first/lsal.cpp:38]   --->   Operation 1805 'load' 'database_buff_6_load_22' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_33 : Operation 1806 [2/2] (3.25ns)   --->   "%database_buff_7_load_22 = load i14 %database_buff_7_addr_23" [lsal_first/lsal.cpp:38]   --->   Operation 1806 'load' 'database_buff_7_load_22' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_33 : Operation 1807 [2/2] (3.25ns)   --->   "%database_buff_0_load_22 = load i14 %database_buff_0_addr_23" [lsal_first/lsal.cpp:38]   --->   Operation 1807 'load' 'database_buff_0_load_22' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_33 : Operation 1808 [2/2] (3.25ns)   --->   "%database_buff_1_load_22 = load i14 %database_buff_1_addr_23" [lsal_first/lsal.cpp:38]   --->   Operation 1808 'load' 'database_buff_1_load_22' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_33 : Operation 1809 [2/2] (3.25ns)   --->   "%database_buff_2_load_22 = load i14 %database_buff_2_addr_23" [lsal_first/lsal.cpp:38]   --->   Operation 1809 'load' 'database_buff_2_load_22' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_33 : Operation 1810 [2/2] (3.25ns)   --->   "%database_buff_3_load_22 = load i14 %database_buff_3_addr_23" [lsal_first/lsal.cpp:38]   --->   Operation 1810 'load' 'database_buff_3_load_22' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_33 : Operation 1811 [2/2] (3.25ns)   --->   "%database_buff_4_load_22 = load i14 %database_buff_4_addr_23" [lsal_first/lsal.cpp:38]   --->   Operation 1811 'load' 'database_buff_4_load_22' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>

State 34 <SV = 33> <Delay = 7.29>
ST_34 : Operation 1812 [1/1] (0.00ns)   --->   "%global_max_38 = phi i32 %zext_ln43_18, void, i32 %global_max_36, void %._crit_edge16_ifconv"   --->   Operation 1812 'phi' 'global_max_38' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_34 : Operation 1813 [1/1] (2.43ns)   --->   "%icmp_ln56_19 = icmp_sgt  i17 %max_value_97, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 1813 'icmp' 'icmp_ln56_19' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1814 [1/1] (0.80ns)   --->   "%diag_array_2_19 = select i1 %icmp_ln56_19, i16 %trunc_ln43_19, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 1814 'select' 'diag_array_2_19' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1815 [1/1] (0.00ns)   --->   "%zext_ln43_19 = zext i16 %diag_array_2_19" [lsal_first/lsal.cpp:43]   --->   Operation 1815 'zext' 'zext_ln43_19' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_34 : Operation 1816 [1/1] (2.47ns)   --->   "%icmp_ln68_19 = icmp_sgt  i32 %zext_ln43_19, i32 %global_max_38" [lsal_first/lsal.cpp:68]   --->   Operation 1816 'icmp' 'icmp_ln68_19' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1817 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_19, void %._crit_edge18_ifconv, void" [lsal_first/lsal.cpp:68]   --->   Operation 1817 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_34 : Operation 1818 [1/1] (0.00ns)   --->   "%shl_ln70_18 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_18, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 1818 'bitconcatenate' 'shl_ln70_18' <Predicate = (!icmp_ln34 & icmp_ln68_19)> <Delay = 0.00>
ST_34 : Operation 1819 [1/1] (0.00ns)   --->   "%or_ln70_19 = or i22 %shl_ln70_18, i22 12" [lsal_first/lsal.cpp:70]   --->   Operation 1819 'or' 'or_ln70_19' <Predicate = (!icmp_ln34 & icmp_ln68_19)> <Delay = 0.00>
ST_34 : Operation 1820 [1/1] (0.00ns)   --->   "%zext_ln70_19 = zext i22 %or_ln70_19" [lsal_first/lsal.cpp:70]   --->   Operation 1820 'zext' 'zext_ln70_19' <Predicate = (!icmp_ln34 & icmp_ln68_19)> <Delay = 0.00>
ST_34 : Operation 1821 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_19" [lsal_first/lsal.cpp:70]   --->   Operation 1821 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_19)> <Delay = 0.00>
ST_34 : Operation 1822 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge18_ifconv" [lsal_first/lsal.cpp:71]   --->   Operation 1822 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_19)> <Delay = 1.58>
ST_34 : Operation 1823 [1/1] (0.00ns)   --->   "%sext_ln41_20 = sext i16 %diag_array_1_21" [lsal_first/lsal.cpp:41]   --->   Operation 1823 'sext' 'sext_ln41_20' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_34 : Operation 1824 [1/1] (2.07ns)   --->   "%west_20 = add i17 %sext_ln41_20, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 1824 'add' 'west_20' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1825 [1/1] (2.43ns)   --->   "%icmp_ln51_20 = icmp_sgt  i17 %west_20, i17 %max_value_100" [lsal_first/lsal.cpp:51]   --->   Operation 1825 'icmp' 'icmp_ln51_20' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1826 [1/1] (0.78ns)   --->   "%max_value_102 = select i1 %icmp_ln51_20, i17 %west_20, i17 %max_value_100" [lsal_first/lsal.cpp:51]   --->   Operation 1826 'select' 'max_value_102' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1827 [1/1] (0.00ns)   --->   "%trunc_ln43_20 = trunc i17 %max_value_102" [lsal_first/lsal.cpp:43]   --->   Operation 1827 'trunc' 'trunc_ln43_20' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_34 : Operation 1828 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln38_21)   --->   "%select_ln38_146 = select i1 %or_ln38_3, i8 %select_ln38_144, i8 %select_ln38_145" [lsal_first/lsal.cpp:38]   --->   Operation 1828 'select' 'select_ln38_146' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1829 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln38_21 = icmp_eq  i8 %querry_buff_2_load_2, i8 %select_ln38_146" [lsal_first/lsal.cpp:38]   --->   Operation 1829 'icmp' 'icmp_ln38_21' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1830 [1/1] (0.00ns) (grouped into LUT with out node northwest_21)   --->   "%select_ln40_21 = select i1 %icmp_ln38_21, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 1830 'select' 'select_ln40_21' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1831 [1/1] (0.00ns) (grouped into LUT with out node northwest_21)   --->   "%sext_ln40_21 = sext i16 %diag_array_1_22_2" [lsal_first/lsal.cpp:40]   --->   Operation 1831 'sext' 'sext_ln40_21' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_34 : Operation 1832 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_21 = add i17 %select_ln40_21, i17 %sext_ln40_21" [lsal_first/lsal.cpp:40]   --->   Operation 1832 'add' 'northwest_21' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1833 [1/1] (2.43ns)   --->   "%icmp_ln46_21 = icmp_sgt  i17 %northwest_21, i17 %west_20" [lsal_first/lsal.cpp:46]   --->   Operation 1833 'icmp' 'icmp_ln46_21' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1834 [1/1] (0.78ns)   --->   "%max_value_105 = select i1 %icmp_ln46_21, i17 %northwest_21, i17 %west_20" [lsal_first/lsal.cpp:46]   --->   Operation 1834 'select' 'max_value_105' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1835 [1/2] (3.25ns)   --->   "%database_buff_5_load_22 = load i14 %database_buff_5_addr_23" [lsal_first/lsal.cpp:38]   --->   Operation 1835 'load' 'database_buff_5_load_22' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_34 : Operation 1836 [1/2] (3.25ns)   --->   "%database_buff_6_load_22 = load i14 %database_buff_6_addr_23" [lsal_first/lsal.cpp:38]   --->   Operation 1836 'load' 'database_buff_6_load_22' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_34 : Operation 1837 [1/2] (3.25ns)   --->   "%database_buff_7_load_22 = load i14 %database_buff_7_addr_23" [lsal_first/lsal.cpp:38]   --->   Operation 1837 'load' 'database_buff_7_load_22' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_34 : Operation 1838 [1/2] (3.25ns)   --->   "%database_buff_0_load_22 = load i14 %database_buff_0_addr_23" [lsal_first/lsal.cpp:38]   --->   Operation 1838 'load' 'database_buff_0_load_22' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_34 : Operation 1839 [1/2] (3.25ns)   --->   "%database_buff_1_load_22 = load i14 %database_buff_1_addr_23" [lsal_first/lsal.cpp:38]   --->   Operation 1839 'load' 'database_buff_1_load_22' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_34 : Operation 1840 [1/2] (3.25ns)   --->   "%database_buff_2_load_22 = load i14 %database_buff_2_addr_23" [lsal_first/lsal.cpp:38]   --->   Operation 1840 'load' 'database_buff_2_load_22' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_34 : Operation 1841 [1/2] (3.25ns)   --->   "%database_buff_3_load_22 = load i14 %database_buff_3_addr_23" [lsal_first/lsal.cpp:38]   --->   Operation 1841 'load' 'database_buff_3_load_22' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_34 : Operation 1842 [1/2] (3.25ns)   --->   "%database_buff_4_load_22 = load i14 %database_buff_4_addr_23" [lsal_first/lsal.cpp:38]   --->   Operation 1842 'load' 'database_buff_4_load_22' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_34 : Operation 1843 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_151)   --->   "%select_ln38_147 = select i1 %icmp_ln38_38, i8 %database_buff_4_load_22, i8 %database_buff_3_load_22" [lsal_first/lsal.cpp:38]   --->   Operation 1843 'select' 'select_ln38_147' <Predicate = (!icmp_ln34 & or_ln38 & or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1844 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_148 = select i1 %icmp_ln38_36, i8 %database_buff_2_load_22, i8 %database_buff_1_load_22" [lsal_first/lsal.cpp:38]   --->   Operation 1844 'select' 'select_ln38_148' <Predicate = (!icmp_ln34 & !or_ln38 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1845 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_152)   --->   "%select_ln38_149 = select i1 %icmp_ln38_34, i8 %database_buff_0_load_22, i8 %database_buff_7_load_22" [lsal_first/lsal.cpp:38]   --->   Operation 1845 'select' 'select_ln38_149' <Predicate = (!icmp_ln34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1846 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_150 = select i1 %icmp_ln38_32, i8 %database_buff_6_load_22, i8 %database_buff_5_load_22" [lsal_first/lsal.cpp:38]   --->   Operation 1846 'select' 'select_ln38_150' <Predicate = (!icmp_ln34 & !or_ln38_2 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1847 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_151 = select i1 %or_ln38, i8 %select_ln38_147, i8 %select_ln38_148" [lsal_first/lsal.cpp:38]   --->   Operation 1847 'select' 'select_ln38_151' <Predicate = (!icmp_ln34 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1848 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_152 = select i1 %or_ln38_2, i8 %select_ln38_149, i8 %select_ln38_150" [lsal_first/lsal.cpp:38]   --->   Operation 1848 'select' 'select_ln38_152' <Predicate = (!icmp_ln34 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 1849 [1/1] (2.10ns)   --->   "%add_ln38_22 = add i17 %k, i17 23" [lsal_first/lsal.cpp:38]   --->   Operation 1849 'add' 'add_ln38_22' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 1850 [1/1] (0.00ns)   --->   "%lshr_ln38_22 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln38_22, i32 3, i32 16" [lsal_first/lsal.cpp:38]   --->   Operation 1850 'partselect' 'lshr_ln38_22' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_34 : Operation 1851 [1/1] (0.00ns)   --->   "%zext_ln38_23 = zext i14 %lshr_ln38_22" [lsal_first/lsal.cpp:38]   --->   Operation 1851 'zext' 'zext_ln38_23' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_34 : Operation 1852 [1/1] (0.00ns)   --->   "%database_buff_7_addr_24 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln38_23" [lsal_first/lsal.cpp:38]   --->   Operation 1852 'getelementptr' 'database_buff_7_addr_24' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_34 : Operation 1853 [1/1] (0.00ns)   --->   "%database_buff_0_addr_24 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln38_23" [lsal_first/lsal.cpp:38]   --->   Operation 1853 'getelementptr' 'database_buff_0_addr_24' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_34 : Operation 1854 [1/1] (0.00ns)   --->   "%database_buff_1_addr_24 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln38_23" [lsal_first/lsal.cpp:38]   --->   Operation 1854 'getelementptr' 'database_buff_1_addr_24' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_34 : Operation 1855 [1/1] (0.00ns)   --->   "%database_buff_2_addr_24 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln38_23" [lsal_first/lsal.cpp:38]   --->   Operation 1855 'getelementptr' 'database_buff_2_addr_24' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_34 : Operation 1856 [1/1] (0.00ns)   --->   "%database_buff_3_addr_24 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln38_23" [lsal_first/lsal.cpp:38]   --->   Operation 1856 'getelementptr' 'database_buff_3_addr_24' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_34 : Operation 1857 [1/1] (0.00ns)   --->   "%database_buff_4_addr_24 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln38_23" [lsal_first/lsal.cpp:38]   --->   Operation 1857 'getelementptr' 'database_buff_4_addr_24' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_34 : Operation 1858 [1/1] (0.00ns)   --->   "%database_buff_5_addr_24 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln38_23" [lsal_first/lsal.cpp:38]   --->   Operation 1858 'getelementptr' 'database_buff_5_addr_24' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_34 : Operation 1859 [1/1] (0.00ns)   --->   "%database_buff_6_addr_24 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln38_23" [lsal_first/lsal.cpp:38]   --->   Operation 1859 'getelementptr' 'database_buff_6_addr_24' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_34 : Operation 1860 [2/2] (3.25ns)   --->   "%database_buff_6_load_23 = load i14 %database_buff_6_addr_24" [lsal_first/lsal.cpp:38]   --->   Operation 1860 'load' 'database_buff_6_load_23' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_34 : Operation 1861 [2/2] (3.25ns)   --->   "%database_buff_7_load_23 = load i14 %database_buff_7_addr_24" [lsal_first/lsal.cpp:38]   --->   Operation 1861 'load' 'database_buff_7_load_23' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_34 : Operation 1862 [2/2] (3.25ns)   --->   "%database_buff_0_load_23 = load i14 %database_buff_0_addr_24" [lsal_first/lsal.cpp:38]   --->   Operation 1862 'load' 'database_buff_0_load_23' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_34 : Operation 1863 [2/2] (3.25ns)   --->   "%database_buff_1_load_23 = load i14 %database_buff_1_addr_24" [lsal_first/lsal.cpp:38]   --->   Operation 1863 'load' 'database_buff_1_load_23' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_34 : Operation 1864 [2/2] (3.25ns)   --->   "%database_buff_2_load_23 = load i14 %database_buff_2_addr_24" [lsal_first/lsal.cpp:38]   --->   Operation 1864 'load' 'database_buff_2_load_23' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_34 : Operation 1865 [2/2] (3.25ns)   --->   "%database_buff_3_load_23 = load i14 %database_buff_3_addr_24" [lsal_first/lsal.cpp:38]   --->   Operation 1865 'load' 'database_buff_3_load_23' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_34 : Operation 1866 [2/2] (3.25ns)   --->   "%database_buff_4_load_23 = load i14 %database_buff_4_addr_24" [lsal_first/lsal.cpp:38]   --->   Operation 1866 'load' 'database_buff_4_load_23' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_34 : Operation 1867 [2/2] (3.25ns)   --->   "%database_buff_5_load_23 = load i14 %database_buff_5_addr_24" [lsal_first/lsal.cpp:38]   --->   Operation 1867 'load' 'database_buff_5_load_23' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>

State 35 <SV = 34> <Delay = 7.29>
ST_35 : Operation 1868 [1/1] (0.00ns)   --->   "%global_max_40 = phi i32 %zext_ln43_19, void, i32 %global_max_38, void %._crit_edge17_ifconv"   --->   Operation 1868 'phi' 'global_max_40' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_35 : Operation 1869 [1/1] (2.43ns)   --->   "%icmp_ln56_20 = icmp_sgt  i17 %max_value_102, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 1869 'icmp' 'icmp_ln56_20' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1870 [1/1] (0.80ns)   --->   "%diag_array_2_20 = select i1 %icmp_ln56_20, i16 %trunc_ln43_20, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 1870 'select' 'diag_array_2_20' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1871 [1/1] (0.00ns)   --->   "%zext_ln43_20 = zext i16 %diag_array_2_20" [lsal_first/lsal.cpp:43]   --->   Operation 1871 'zext' 'zext_ln43_20' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_35 : Operation 1872 [1/1] (2.47ns)   --->   "%icmp_ln68_20 = icmp_sgt  i32 %zext_ln43_20, i32 %global_max_40" [lsal_first/lsal.cpp:68]   --->   Operation 1872 'icmp' 'icmp_ln68_20' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1873 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_20, void %._crit_edge19_ifconv, void" [lsal_first/lsal.cpp:68]   --->   Operation 1873 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_35 : Operation 1874 [1/1] (0.00ns)   --->   "%shl_ln70_19 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_19, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 1874 'bitconcatenate' 'shl_ln70_19' <Predicate = (!icmp_ln34 & icmp_ln68_20)> <Delay = 0.00>
ST_35 : Operation 1875 [1/1] (0.00ns)   --->   "%or_ln70_20 = or i22 %shl_ln70_19, i22 11" [lsal_first/lsal.cpp:70]   --->   Operation 1875 'or' 'or_ln70_20' <Predicate = (!icmp_ln34 & icmp_ln68_20)> <Delay = 0.00>
ST_35 : Operation 1876 [1/1] (0.00ns)   --->   "%zext_ln70_20 = zext i22 %or_ln70_20" [lsal_first/lsal.cpp:70]   --->   Operation 1876 'zext' 'zext_ln70_20' <Predicate = (!icmp_ln34 & icmp_ln68_20)> <Delay = 0.00>
ST_35 : Operation 1877 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_20" [lsal_first/lsal.cpp:70]   --->   Operation 1877 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_20)> <Delay = 0.00>
ST_35 : Operation 1878 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge19_ifconv" [lsal_first/lsal.cpp:71]   --->   Operation 1878 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_20)> <Delay = 1.58>
ST_35 : Operation 1879 [1/1] (0.00ns)   --->   "%sext_ln41_21 = sext i16 %diag_array_1_22" [lsal_first/lsal.cpp:41]   --->   Operation 1879 'sext' 'sext_ln41_21' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_35 : Operation 1880 [1/1] (2.07ns)   --->   "%west_21 = add i17 %sext_ln41_21, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 1880 'add' 'west_21' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1881 [1/1] (2.43ns)   --->   "%icmp_ln51_21 = icmp_sgt  i17 %west_21, i17 %max_value_105" [lsal_first/lsal.cpp:51]   --->   Operation 1881 'icmp' 'icmp_ln51_21' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1882 [1/1] (0.78ns)   --->   "%max_value_107 = select i1 %icmp_ln51_21, i17 %west_21, i17 %max_value_105" [lsal_first/lsal.cpp:51]   --->   Operation 1882 'select' 'max_value_107' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1883 [1/1] (0.00ns)   --->   "%trunc_ln43_21 = trunc i17 %max_value_107" [lsal_first/lsal.cpp:43]   --->   Operation 1883 'trunc' 'trunc_ln43_21' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_35 : Operation 1884 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln38_22)   --->   "%select_ln38_153 = select i1 %or_ln38_3, i8 %select_ln38_151, i8 %select_ln38_152" [lsal_first/lsal.cpp:38]   --->   Operation 1884 'select' 'select_ln38_153' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1885 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln38_22 = icmp_eq  i8 %querry_buff_1_load_2, i8 %select_ln38_153" [lsal_first/lsal.cpp:38]   --->   Operation 1885 'icmp' 'icmp_ln38_22' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1886 [1/1] (0.00ns) (grouped into LUT with out node northwest_22)   --->   "%select_ln40_22 = select i1 %icmp_ln38_22, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 1886 'select' 'select_ln40_22' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1887 [1/1] (0.00ns) (grouped into LUT with out node northwest_22)   --->   "%sext_ln40_22 = sext i16 %diag_array_1_23_2" [lsal_first/lsal.cpp:40]   --->   Operation 1887 'sext' 'sext_ln40_22' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_35 : Operation 1888 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_22 = add i17 %select_ln40_22, i17 %sext_ln40_22" [lsal_first/lsal.cpp:40]   --->   Operation 1888 'add' 'northwest_22' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1889 [1/1] (2.43ns)   --->   "%icmp_ln46_22 = icmp_sgt  i17 %northwest_22, i17 %west_21" [lsal_first/lsal.cpp:46]   --->   Operation 1889 'icmp' 'icmp_ln46_22' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1890 [1/1] (0.78ns)   --->   "%max_value_110 = select i1 %icmp_ln46_22, i17 %northwest_22, i17 %west_21" [lsal_first/lsal.cpp:46]   --->   Operation 1890 'select' 'max_value_110' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1891 [1/2] (3.25ns)   --->   "%database_buff_6_load_23 = load i14 %database_buff_6_addr_24" [lsal_first/lsal.cpp:38]   --->   Operation 1891 'load' 'database_buff_6_load_23' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_35 : Operation 1892 [1/2] (3.25ns)   --->   "%database_buff_7_load_23 = load i14 %database_buff_7_addr_24" [lsal_first/lsal.cpp:38]   --->   Operation 1892 'load' 'database_buff_7_load_23' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_35 : Operation 1893 [1/2] (3.25ns)   --->   "%database_buff_0_load_23 = load i14 %database_buff_0_addr_24" [lsal_first/lsal.cpp:38]   --->   Operation 1893 'load' 'database_buff_0_load_23' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_35 : Operation 1894 [1/2] (3.25ns)   --->   "%database_buff_1_load_23 = load i14 %database_buff_1_addr_24" [lsal_first/lsal.cpp:38]   --->   Operation 1894 'load' 'database_buff_1_load_23' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_35 : Operation 1895 [1/2] (3.25ns)   --->   "%database_buff_2_load_23 = load i14 %database_buff_2_addr_24" [lsal_first/lsal.cpp:38]   --->   Operation 1895 'load' 'database_buff_2_load_23' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_35 : Operation 1896 [1/2] (3.25ns)   --->   "%database_buff_3_load_23 = load i14 %database_buff_3_addr_24" [lsal_first/lsal.cpp:38]   --->   Operation 1896 'load' 'database_buff_3_load_23' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_35 : Operation 1897 [1/2] (3.25ns)   --->   "%database_buff_4_load_23 = load i14 %database_buff_4_addr_24" [lsal_first/lsal.cpp:38]   --->   Operation 1897 'load' 'database_buff_4_load_23' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_35 : Operation 1898 [1/2] (3.25ns)   --->   "%database_buff_5_load_23 = load i14 %database_buff_5_addr_24" [lsal_first/lsal.cpp:38]   --->   Operation 1898 'load' 'database_buff_5_load_23' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_35 : Operation 1899 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_158)   --->   "%select_ln38_154 = select i1 %icmp_ln38_38, i8 %database_buff_5_load_23, i8 %database_buff_4_load_23" [lsal_first/lsal.cpp:38]   --->   Operation 1899 'select' 'select_ln38_154' <Predicate = (!icmp_ln34 & or_ln38 & or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1900 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_155 = select i1 %icmp_ln38_36, i8 %database_buff_3_load_23, i8 %database_buff_2_load_23" [lsal_first/lsal.cpp:38]   --->   Operation 1900 'select' 'select_ln38_155' <Predicate = (!icmp_ln34 & !or_ln38 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1901 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_159)   --->   "%select_ln38_156 = select i1 %icmp_ln38_34, i8 %database_buff_1_load_23, i8 %database_buff_0_load_23" [lsal_first/lsal.cpp:38]   --->   Operation 1901 'select' 'select_ln38_156' <Predicate = (!icmp_ln34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1902 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_157 = select i1 %icmp_ln38_32, i8 %database_buff_7_load_23, i8 %database_buff_6_load_23" [lsal_first/lsal.cpp:38]   --->   Operation 1902 'select' 'select_ln38_157' <Predicate = (!icmp_ln34 & !or_ln38_2 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1903 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_158 = select i1 %or_ln38, i8 %select_ln38_154, i8 %select_ln38_155" [lsal_first/lsal.cpp:38]   --->   Operation 1903 'select' 'select_ln38_158' <Predicate = (!icmp_ln34 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1904 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_159 = select i1 %or_ln38_2, i8 %select_ln38_156, i8 %select_ln38_157" [lsal_first/lsal.cpp:38]   --->   Operation 1904 'select' 'select_ln38_159' <Predicate = (!icmp_ln34 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 1905 [1/1] (2.10ns)   --->   "%add_ln38_23 = add i17 %k, i17 24" [lsal_first/lsal.cpp:38]   --->   Operation 1905 'add' 'add_ln38_23' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 1906 [1/1] (0.00ns)   --->   "%lshr_ln38_23 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln38_23, i32 3, i32 16" [lsal_first/lsal.cpp:38]   --->   Operation 1906 'partselect' 'lshr_ln38_23' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_35 : Operation 1907 [1/1] (0.00ns)   --->   "%zext_ln38_24 = zext i14 %lshr_ln38_23" [lsal_first/lsal.cpp:38]   --->   Operation 1907 'zext' 'zext_ln38_24' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_35 : Operation 1908 [1/1] (0.00ns)   --->   "%database_buff_0_addr_25 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln38_24" [lsal_first/lsal.cpp:38]   --->   Operation 1908 'getelementptr' 'database_buff_0_addr_25' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_35 : Operation 1909 [1/1] (0.00ns)   --->   "%database_buff_1_addr_25 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln38_24" [lsal_first/lsal.cpp:38]   --->   Operation 1909 'getelementptr' 'database_buff_1_addr_25' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_35 : Operation 1910 [1/1] (0.00ns)   --->   "%database_buff_2_addr_25 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln38_24" [lsal_first/lsal.cpp:38]   --->   Operation 1910 'getelementptr' 'database_buff_2_addr_25' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_35 : Operation 1911 [1/1] (0.00ns)   --->   "%database_buff_3_addr_25 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln38_24" [lsal_first/lsal.cpp:38]   --->   Operation 1911 'getelementptr' 'database_buff_3_addr_25' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_35 : Operation 1912 [1/1] (0.00ns)   --->   "%database_buff_4_addr_25 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln38_24" [lsal_first/lsal.cpp:38]   --->   Operation 1912 'getelementptr' 'database_buff_4_addr_25' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_35 : Operation 1913 [1/1] (0.00ns)   --->   "%database_buff_5_addr_25 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln38_24" [lsal_first/lsal.cpp:38]   --->   Operation 1913 'getelementptr' 'database_buff_5_addr_25' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_35 : Operation 1914 [1/1] (0.00ns)   --->   "%database_buff_6_addr_25 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln38_24" [lsal_first/lsal.cpp:38]   --->   Operation 1914 'getelementptr' 'database_buff_6_addr_25' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_35 : Operation 1915 [1/1] (0.00ns)   --->   "%database_buff_7_addr_25 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln38_24" [lsal_first/lsal.cpp:38]   --->   Operation 1915 'getelementptr' 'database_buff_7_addr_25' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_35 : Operation 1916 [2/2] (3.25ns)   --->   "%database_buff_7_load_24 = load i14 %database_buff_7_addr_25" [lsal_first/lsal.cpp:38]   --->   Operation 1916 'load' 'database_buff_7_load_24' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_35 : Operation 1917 [2/2] (3.25ns)   --->   "%database_buff_0_load_24 = load i14 %database_buff_0_addr_25" [lsal_first/lsal.cpp:38]   --->   Operation 1917 'load' 'database_buff_0_load_24' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_35 : Operation 1918 [2/2] (3.25ns)   --->   "%database_buff_1_load_24 = load i14 %database_buff_1_addr_25" [lsal_first/lsal.cpp:38]   --->   Operation 1918 'load' 'database_buff_1_load_24' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_35 : Operation 1919 [2/2] (3.25ns)   --->   "%database_buff_2_load_24 = load i14 %database_buff_2_addr_25" [lsal_first/lsal.cpp:38]   --->   Operation 1919 'load' 'database_buff_2_load_24' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_35 : Operation 1920 [2/2] (3.25ns)   --->   "%database_buff_3_load_24 = load i14 %database_buff_3_addr_25" [lsal_first/lsal.cpp:38]   --->   Operation 1920 'load' 'database_buff_3_load_24' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_35 : Operation 1921 [2/2] (3.25ns)   --->   "%database_buff_4_load_24 = load i14 %database_buff_4_addr_25" [lsal_first/lsal.cpp:38]   --->   Operation 1921 'load' 'database_buff_4_load_24' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_35 : Operation 1922 [2/2] (3.25ns)   --->   "%database_buff_5_load_24 = load i14 %database_buff_5_addr_25" [lsal_first/lsal.cpp:38]   --->   Operation 1922 'load' 'database_buff_5_load_24' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_35 : Operation 1923 [2/2] (3.25ns)   --->   "%database_buff_6_load_24 = load i14 %database_buff_6_addr_25" [lsal_first/lsal.cpp:38]   --->   Operation 1923 'load' 'database_buff_6_load_24' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>

State 36 <SV = 35> <Delay = 7.29>
ST_36 : Operation 1924 [1/1] (0.00ns)   --->   "%global_max_42 = phi i32 %zext_ln43_20, void, i32 %global_max_40, void %._crit_edge18_ifconv"   --->   Operation 1924 'phi' 'global_max_42' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_36 : Operation 1925 [1/1] (2.43ns)   --->   "%icmp_ln56_21 = icmp_sgt  i17 %max_value_107, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 1925 'icmp' 'icmp_ln56_21' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1926 [1/1] (0.80ns)   --->   "%diag_array_2_21 = select i1 %icmp_ln56_21, i16 %trunc_ln43_21, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 1926 'select' 'diag_array_2_21' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1927 [1/1] (0.00ns)   --->   "%zext_ln43_21 = zext i16 %diag_array_2_21" [lsal_first/lsal.cpp:43]   --->   Operation 1927 'zext' 'zext_ln43_21' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_36 : Operation 1928 [1/1] (2.47ns)   --->   "%icmp_ln68_21 = icmp_sgt  i32 %zext_ln43_21, i32 %global_max_42" [lsal_first/lsal.cpp:68]   --->   Operation 1928 'icmp' 'icmp_ln68_21' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1929 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_21, void %._crit_edge20_ifconv, void" [lsal_first/lsal.cpp:68]   --->   Operation 1929 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_36 : Operation 1930 [1/1] (0.00ns)   --->   "%shl_ln70_20 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_20, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 1930 'bitconcatenate' 'shl_ln70_20' <Predicate = (!icmp_ln34 & icmp_ln68_21)> <Delay = 0.00>
ST_36 : Operation 1931 [1/1] (0.00ns)   --->   "%or_ln70_21 = or i22 %shl_ln70_20, i22 10" [lsal_first/lsal.cpp:70]   --->   Operation 1931 'or' 'or_ln70_21' <Predicate = (!icmp_ln34 & icmp_ln68_21)> <Delay = 0.00>
ST_36 : Operation 1932 [1/1] (0.00ns)   --->   "%zext_ln70_21 = zext i22 %or_ln70_21" [lsal_first/lsal.cpp:70]   --->   Operation 1932 'zext' 'zext_ln70_21' <Predicate = (!icmp_ln34 & icmp_ln68_21)> <Delay = 0.00>
ST_36 : Operation 1933 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_21" [lsal_first/lsal.cpp:70]   --->   Operation 1933 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_21)> <Delay = 0.00>
ST_36 : Operation 1934 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge20_ifconv" [lsal_first/lsal.cpp:71]   --->   Operation 1934 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_21)> <Delay = 1.58>
ST_36 : Operation 1935 [1/1] (0.00ns)   --->   "%sext_ln41_22 = sext i16 %diag_array_1_23" [lsal_first/lsal.cpp:41]   --->   Operation 1935 'sext' 'sext_ln41_22' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_36 : Operation 1936 [1/1] (2.07ns)   --->   "%west_22 = add i17 %sext_ln41_22, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 1936 'add' 'west_22' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1937 [1/1] (2.43ns)   --->   "%icmp_ln51_22 = icmp_sgt  i17 %west_22, i17 %max_value_110" [lsal_first/lsal.cpp:51]   --->   Operation 1937 'icmp' 'icmp_ln51_22' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1938 [1/1] (0.78ns)   --->   "%max_value_112 = select i1 %icmp_ln51_22, i17 %west_22, i17 %max_value_110" [lsal_first/lsal.cpp:51]   --->   Operation 1938 'select' 'max_value_112' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1939 [1/1] (0.00ns)   --->   "%trunc_ln43_22 = trunc i17 %max_value_112" [lsal_first/lsal.cpp:43]   --->   Operation 1939 'trunc' 'trunc_ln43_22' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_36 : Operation 1940 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln38_23)   --->   "%select_ln38_160 = select i1 %or_ln38_3, i8 %select_ln38_158, i8 %select_ln38_159" [lsal_first/lsal.cpp:38]   --->   Operation 1940 'select' 'select_ln38_160' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1941 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln38_23 = icmp_eq  i8 %querry_buff_0_load_2, i8 %select_ln38_160" [lsal_first/lsal.cpp:38]   --->   Operation 1941 'icmp' 'icmp_ln38_23' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1942 [1/1] (0.00ns) (grouped into LUT with out node northwest_23)   --->   "%select_ln40_23 = select i1 %icmp_ln38_23, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 1942 'select' 'select_ln40_23' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1943 [1/1] (0.00ns) (grouped into LUT with out node northwest_23)   --->   "%sext_ln40_23 = sext i16 %diag_array_1_24_2" [lsal_first/lsal.cpp:40]   --->   Operation 1943 'sext' 'sext_ln40_23' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_36 : Operation 1944 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_23 = add i17 %select_ln40_23, i17 %sext_ln40_23" [lsal_first/lsal.cpp:40]   --->   Operation 1944 'add' 'northwest_23' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1945 [1/1] (2.43ns)   --->   "%icmp_ln46_23 = icmp_sgt  i17 %northwest_23, i17 %west_22" [lsal_first/lsal.cpp:46]   --->   Operation 1945 'icmp' 'icmp_ln46_23' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1946 [1/1] (0.78ns)   --->   "%max_value_115 = select i1 %icmp_ln46_23, i17 %northwest_23, i17 %west_22" [lsal_first/lsal.cpp:46]   --->   Operation 1946 'select' 'max_value_115' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1947 [1/2] (3.25ns)   --->   "%database_buff_7_load_24 = load i14 %database_buff_7_addr_25" [lsal_first/lsal.cpp:38]   --->   Operation 1947 'load' 'database_buff_7_load_24' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_36 : Operation 1948 [1/2] (3.25ns)   --->   "%database_buff_0_load_24 = load i14 %database_buff_0_addr_25" [lsal_first/lsal.cpp:38]   --->   Operation 1948 'load' 'database_buff_0_load_24' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_36 : Operation 1949 [1/2] (3.25ns)   --->   "%database_buff_1_load_24 = load i14 %database_buff_1_addr_25" [lsal_first/lsal.cpp:38]   --->   Operation 1949 'load' 'database_buff_1_load_24' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_36 : Operation 1950 [1/2] (3.25ns)   --->   "%database_buff_2_load_24 = load i14 %database_buff_2_addr_25" [lsal_first/lsal.cpp:38]   --->   Operation 1950 'load' 'database_buff_2_load_24' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_36 : Operation 1951 [1/2] (3.25ns)   --->   "%database_buff_3_load_24 = load i14 %database_buff_3_addr_25" [lsal_first/lsal.cpp:38]   --->   Operation 1951 'load' 'database_buff_3_load_24' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_36 : Operation 1952 [1/2] (3.25ns)   --->   "%database_buff_4_load_24 = load i14 %database_buff_4_addr_25" [lsal_first/lsal.cpp:38]   --->   Operation 1952 'load' 'database_buff_4_load_24' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_36 : Operation 1953 [1/2] (3.25ns)   --->   "%database_buff_5_load_24 = load i14 %database_buff_5_addr_25" [lsal_first/lsal.cpp:38]   --->   Operation 1953 'load' 'database_buff_5_load_24' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_36 : Operation 1954 [1/2] (3.25ns)   --->   "%database_buff_6_load_24 = load i14 %database_buff_6_addr_25" [lsal_first/lsal.cpp:38]   --->   Operation 1954 'load' 'database_buff_6_load_24' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_36 : Operation 1955 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_165)   --->   "%select_ln38_161 = select i1 %icmp_ln38_38, i8 %database_buff_6_load_24, i8 %database_buff_5_load_24" [lsal_first/lsal.cpp:38]   --->   Operation 1955 'select' 'select_ln38_161' <Predicate = (!icmp_ln34 & or_ln38 & or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1956 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_162 = select i1 %icmp_ln38_36, i8 %database_buff_4_load_24, i8 %database_buff_3_load_24" [lsal_first/lsal.cpp:38]   --->   Operation 1956 'select' 'select_ln38_162' <Predicate = (!icmp_ln34 & !or_ln38 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1957 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_166)   --->   "%select_ln38_163 = select i1 %icmp_ln38_34, i8 %database_buff_2_load_24, i8 %database_buff_1_load_24" [lsal_first/lsal.cpp:38]   --->   Operation 1957 'select' 'select_ln38_163' <Predicate = (!icmp_ln34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1958 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_164 = select i1 %icmp_ln38_32, i8 %database_buff_0_load_24, i8 %database_buff_7_load_24" [lsal_first/lsal.cpp:38]   --->   Operation 1958 'select' 'select_ln38_164' <Predicate = (!icmp_ln34 & !or_ln38_2 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1959 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_165 = select i1 %or_ln38, i8 %select_ln38_161, i8 %select_ln38_162" [lsal_first/lsal.cpp:38]   --->   Operation 1959 'select' 'select_ln38_165' <Predicate = (!icmp_ln34 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1960 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_166 = select i1 %or_ln38_2, i8 %select_ln38_163, i8 %select_ln38_164" [lsal_first/lsal.cpp:38]   --->   Operation 1960 'select' 'select_ln38_166' <Predicate = (!icmp_ln34 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 1961 [1/1] (2.10ns)   --->   "%add_ln38_24 = add i17 %k, i17 25" [lsal_first/lsal.cpp:38]   --->   Operation 1961 'add' 'add_ln38_24' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 1962 [1/1] (0.00ns)   --->   "%lshr_ln38_24 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln38_24, i32 3, i32 16" [lsal_first/lsal.cpp:38]   --->   Operation 1962 'partselect' 'lshr_ln38_24' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_36 : Operation 1963 [1/1] (0.00ns)   --->   "%zext_ln38_25 = zext i14 %lshr_ln38_24" [lsal_first/lsal.cpp:38]   --->   Operation 1963 'zext' 'zext_ln38_25' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_36 : Operation 1964 [1/1] (0.00ns)   --->   "%database_buff_1_addr_26 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln38_25" [lsal_first/lsal.cpp:38]   --->   Operation 1964 'getelementptr' 'database_buff_1_addr_26' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_36 : Operation 1965 [1/1] (0.00ns)   --->   "%database_buff_2_addr_26 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln38_25" [lsal_first/lsal.cpp:38]   --->   Operation 1965 'getelementptr' 'database_buff_2_addr_26' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_36 : Operation 1966 [1/1] (0.00ns)   --->   "%database_buff_3_addr_26 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln38_25" [lsal_first/lsal.cpp:38]   --->   Operation 1966 'getelementptr' 'database_buff_3_addr_26' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_36 : Operation 1967 [1/1] (0.00ns)   --->   "%database_buff_4_addr_26 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln38_25" [lsal_first/lsal.cpp:38]   --->   Operation 1967 'getelementptr' 'database_buff_4_addr_26' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_36 : Operation 1968 [1/1] (0.00ns)   --->   "%database_buff_5_addr_26 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln38_25" [lsal_first/lsal.cpp:38]   --->   Operation 1968 'getelementptr' 'database_buff_5_addr_26' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_36 : Operation 1969 [1/1] (0.00ns)   --->   "%database_buff_6_addr_26 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln38_25" [lsal_first/lsal.cpp:38]   --->   Operation 1969 'getelementptr' 'database_buff_6_addr_26' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_36 : Operation 1970 [1/1] (0.00ns)   --->   "%database_buff_7_addr_26 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln38_25" [lsal_first/lsal.cpp:38]   --->   Operation 1970 'getelementptr' 'database_buff_7_addr_26' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_36 : Operation 1971 [1/1] (0.00ns)   --->   "%database_buff_0_addr_26 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln38_25" [lsal_first/lsal.cpp:38]   --->   Operation 1971 'getelementptr' 'database_buff_0_addr_26' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_36 : Operation 1972 [2/2] (3.25ns)   --->   "%database_buff_0_load_25 = load i14 %database_buff_0_addr_26" [lsal_first/lsal.cpp:38]   --->   Operation 1972 'load' 'database_buff_0_load_25' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_36 : Operation 1973 [2/2] (3.25ns)   --->   "%database_buff_1_load_25 = load i14 %database_buff_1_addr_26" [lsal_first/lsal.cpp:38]   --->   Operation 1973 'load' 'database_buff_1_load_25' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_36 : Operation 1974 [2/2] (3.25ns)   --->   "%database_buff_2_load_25 = load i14 %database_buff_2_addr_26" [lsal_first/lsal.cpp:38]   --->   Operation 1974 'load' 'database_buff_2_load_25' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_36 : Operation 1975 [2/2] (3.25ns)   --->   "%database_buff_3_load_25 = load i14 %database_buff_3_addr_26" [lsal_first/lsal.cpp:38]   --->   Operation 1975 'load' 'database_buff_3_load_25' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_36 : Operation 1976 [2/2] (3.25ns)   --->   "%database_buff_4_load_25 = load i14 %database_buff_4_addr_26" [lsal_first/lsal.cpp:38]   --->   Operation 1976 'load' 'database_buff_4_load_25' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_36 : Operation 1977 [2/2] (3.25ns)   --->   "%database_buff_5_load_25 = load i14 %database_buff_5_addr_26" [lsal_first/lsal.cpp:38]   --->   Operation 1977 'load' 'database_buff_5_load_25' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_36 : Operation 1978 [2/2] (3.25ns)   --->   "%database_buff_6_load_25 = load i14 %database_buff_6_addr_26" [lsal_first/lsal.cpp:38]   --->   Operation 1978 'load' 'database_buff_6_load_25' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_36 : Operation 1979 [2/2] (3.25ns)   --->   "%database_buff_7_load_25 = load i14 %database_buff_7_addr_26" [lsal_first/lsal.cpp:38]   --->   Operation 1979 'load' 'database_buff_7_load_25' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>

State 37 <SV = 36> <Delay = 7.29>
ST_37 : Operation 1980 [1/1] (0.00ns)   --->   "%global_max_44 = phi i32 %zext_ln43_21, void, i32 %global_max_42, void %._crit_edge19_ifconv"   --->   Operation 1980 'phi' 'global_max_44' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_37 : Operation 1981 [1/1] (2.43ns)   --->   "%icmp_ln56_22 = icmp_sgt  i17 %max_value_112, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 1981 'icmp' 'icmp_ln56_22' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1982 [1/1] (0.80ns)   --->   "%diag_array_2_22 = select i1 %icmp_ln56_22, i16 %trunc_ln43_22, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 1982 'select' 'diag_array_2_22' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1983 [1/1] (0.00ns)   --->   "%zext_ln43_22 = zext i16 %diag_array_2_22" [lsal_first/lsal.cpp:43]   --->   Operation 1983 'zext' 'zext_ln43_22' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_37 : Operation 1984 [1/1] (2.47ns)   --->   "%icmp_ln68_22 = icmp_sgt  i32 %zext_ln43_22, i32 %global_max_44" [lsal_first/lsal.cpp:68]   --->   Operation 1984 'icmp' 'icmp_ln68_22' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1985 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_22, void %._crit_edge21_ifconv, void" [lsal_first/lsal.cpp:68]   --->   Operation 1985 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_37 : Operation 1986 [1/1] (0.00ns)   --->   "%shl_ln70_21 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_21, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 1986 'bitconcatenate' 'shl_ln70_21' <Predicate = (!icmp_ln34 & icmp_ln68_22)> <Delay = 0.00>
ST_37 : Operation 1987 [1/1] (0.00ns)   --->   "%or_ln70_22 = or i22 %shl_ln70_21, i22 9" [lsal_first/lsal.cpp:70]   --->   Operation 1987 'or' 'or_ln70_22' <Predicate = (!icmp_ln34 & icmp_ln68_22)> <Delay = 0.00>
ST_37 : Operation 1988 [1/1] (0.00ns)   --->   "%zext_ln70_22 = zext i22 %or_ln70_22" [lsal_first/lsal.cpp:70]   --->   Operation 1988 'zext' 'zext_ln70_22' <Predicate = (!icmp_ln34 & icmp_ln68_22)> <Delay = 0.00>
ST_37 : Operation 1989 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_22" [lsal_first/lsal.cpp:70]   --->   Operation 1989 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_22)> <Delay = 0.00>
ST_37 : Operation 1990 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge21_ifconv" [lsal_first/lsal.cpp:71]   --->   Operation 1990 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_22)> <Delay = 1.58>
ST_37 : Operation 1991 [1/1] (0.00ns)   --->   "%sext_ln41_23 = sext i16 %diag_array_1_24" [lsal_first/lsal.cpp:41]   --->   Operation 1991 'sext' 'sext_ln41_23' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_37 : Operation 1992 [1/1] (2.07ns)   --->   "%west_23 = add i17 %sext_ln41_23, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 1992 'add' 'west_23' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1993 [1/1] (2.43ns)   --->   "%icmp_ln51_23 = icmp_sgt  i17 %west_23, i17 %max_value_115" [lsal_first/lsal.cpp:51]   --->   Operation 1993 'icmp' 'icmp_ln51_23' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1994 [1/1] (0.78ns)   --->   "%max_value_117 = select i1 %icmp_ln51_23, i17 %west_23, i17 %max_value_115" [lsal_first/lsal.cpp:51]   --->   Operation 1994 'select' 'max_value_117' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1995 [1/1] (0.00ns)   --->   "%trunc_ln43_23 = trunc i17 %max_value_117" [lsal_first/lsal.cpp:43]   --->   Operation 1995 'trunc' 'trunc_ln43_23' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_37 : Operation 1996 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln38_24)   --->   "%select_ln38_167 = select i1 %or_ln38_3, i8 %select_ln38_165, i8 %select_ln38_166" [lsal_first/lsal.cpp:38]   --->   Operation 1996 'select' 'select_ln38_167' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1997 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln38_24 = icmp_eq  i8 %querry_buff_7_load_3, i8 %select_ln38_167" [lsal_first/lsal.cpp:38]   --->   Operation 1997 'icmp' 'icmp_ln38_24' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 1998 [1/1] (0.00ns) (grouped into LUT with out node northwest_24)   --->   "%select_ln40_24 = select i1 %icmp_ln38_24, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 1998 'select' 'select_ln40_24' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 1999 [1/1] (0.00ns) (grouped into LUT with out node northwest_24)   --->   "%sext_ln40_24 = sext i16 %diag_array_1_25_2" [lsal_first/lsal.cpp:40]   --->   Operation 1999 'sext' 'sext_ln40_24' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_37 : Operation 2000 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_24 = add i17 %select_ln40_24, i17 %sext_ln40_24" [lsal_first/lsal.cpp:40]   --->   Operation 2000 'add' 'northwest_24' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2001 [1/1] (2.43ns)   --->   "%icmp_ln46_24 = icmp_sgt  i17 %northwest_24, i17 %west_23" [lsal_first/lsal.cpp:46]   --->   Operation 2001 'icmp' 'icmp_ln46_24' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2002 [1/1] (0.78ns)   --->   "%max_value_120 = select i1 %icmp_ln46_24, i17 %northwest_24, i17 %west_23" [lsal_first/lsal.cpp:46]   --->   Operation 2002 'select' 'max_value_120' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 2003 [1/2] (3.25ns)   --->   "%database_buff_0_load_25 = load i14 %database_buff_0_addr_26" [lsal_first/lsal.cpp:38]   --->   Operation 2003 'load' 'database_buff_0_load_25' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_37 : Operation 2004 [1/2] (3.25ns)   --->   "%database_buff_1_load_25 = load i14 %database_buff_1_addr_26" [lsal_first/lsal.cpp:38]   --->   Operation 2004 'load' 'database_buff_1_load_25' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_37 : Operation 2005 [1/2] (3.25ns)   --->   "%database_buff_2_load_25 = load i14 %database_buff_2_addr_26" [lsal_first/lsal.cpp:38]   --->   Operation 2005 'load' 'database_buff_2_load_25' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_37 : Operation 2006 [1/2] (3.25ns)   --->   "%database_buff_3_load_25 = load i14 %database_buff_3_addr_26" [lsal_first/lsal.cpp:38]   --->   Operation 2006 'load' 'database_buff_3_load_25' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_37 : Operation 2007 [1/2] (3.25ns)   --->   "%database_buff_4_load_25 = load i14 %database_buff_4_addr_26" [lsal_first/lsal.cpp:38]   --->   Operation 2007 'load' 'database_buff_4_load_25' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_37 : Operation 2008 [1/2] (3.25ns)   --->   "%database_buff_5_load_25 = load i14 %database_buff_5_addr_26" [lsal_first/lsal.cpp:38]   --->   Operation 2008 'load' 'database_buff_5_load_25' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_37 : Operation 2009 [1/2] (3.25ns)   --->   "%database_buff_6_load_25 = load i14 %database_buff_6_addr_26" [lsal_first/lsal.cpp:38]   --->   Operation 2009 'load' 'database_buff_6_load_25' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_37 : Operation 2010 [1/2] (3.25ns)   --->   "%database_buff_7_load_25 = load i14 %database_buff_7_addr_26" [lsal_first/lsal.cpp:38]   --->   Operation 2010 'load' 'database_buff_7_load_25' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_37 : Operation 2011 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_172)   --->   "%select_ln38_168 = select i1 %icmp_ln38_38, i8 %database_buff_7_load_25, i8 %database_buff_6_load_25" [lsal_first/lsal.cpp:38]   --->   Operation 2011 'select' 'select_ln38_168' <Predicate = (!icmp_ln34 & or_ln38 & or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 2012 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_169 = select i1 %icmp_ln38_36, i8 %database_buff_5_load_25, i8 %database_buff_4_load_25" [lsal_first/lsal.cpp:38]   --->   Operation 2012 'select' 'select_ln38_169' <Predicate = (!icmp_ln34 & !or_ln38 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 2013 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_173)   --->   "%select_ln38_170 = select i1 %icmp_ln38_34, i8 %database_buff_3_load_25, i8 %database_buff_2_load_25" [lsal_first/lsal.cpp:38]   --->   Operation 2013 'select' 'select_ln38_170' <Predicate = (!icmp_ln34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 2014 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_171 = select i1 %icmp_ln38_32, i8 %database_buff_1_load_25, i8 %database_buff_0_load_25" [lsal_first/lsal.cpp:38]   --->   Operation 2014 'select' 'select_ln38_171' <Predicate = (!icmp_ln34 & !or_ln38_2 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 2015 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_172 = select i1 %or_ln38, i8 %select_ln38_168, i8 %select_ln38_169" [lsal_first/lsal.cpp:38]   --->   Operation 2015 'select' 'select_ln38_172' <Predicate = (!icmp_ln34 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 2016 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_173 = select i1 %or_ln38_2, i8 %select_ln38_170, i8 %select_ln38_171" [lsal_first/lsal.cpp:38]   --->   Operation 2016 'select' 'select_ln38_173' <Predicate = (!icmp_ln34 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 2017 [1/1] (2.10ns)   --->   "%add_ln38_25 = add i17 %k, i17 26" [lsal_first/lsal.cpp:38]   --->   Operation 2017 'add' 'add_ln38_25' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2018 [1/1] (0.00ns)   --->   "%lshr_ln38_25 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln38_25, i32 3, i32 16" [lsal_first/lsal.cpp:38]   --->   Operation 2018 'partselect' 'lshr_ln38_25' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_37 : Operation 2019 [1/1] (0.00ns)   --->   "%zext_ln38_26 = zext i14 %lshr_ln38_25" [lsal_first/lsal.cpp:38]   --->   Operation 2019 'zext' 'zext_ln38_26' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_37 : Operation 2020 [1/1] (0.00ns)   --->   "%database_buff_2_addr_27 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln38_26" [lsal_first/lsal.cpp:38]   --->   Operation 2020 'getelementptr' 'database_buff_2_addr_27' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_37 : Operation 2021 [1/1] (0.00ns)   --->   "%database_buff_3_addr_27 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln38_26" [lsal_first/lsal.cpp:38]   --->   Operation 2021 'getelementptr' 'database_buff_3_addr_27' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_37 : Operation 2022 [1/1] (0.00ns)   --->   "%database_buff_4_addr_27 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln38_26" [lsal_first/lsal.cpp:38]   --->   Operation 2022 'getelementptr' 'database_buff_4_addr_27' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_37 : Operation 2023 [1/1] (0.00ns)   --->   "%database_buff_5_addr_27 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln38_26" [lsal_first/lsal.cpp:38]   --->   Operation 2023 'getelementptr' 'database_buff_5_addr_27' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_37 : Operation 2024 [1/1] (0.00ns)   --->   "%database_buff_6_addr_27 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln38_26" [lsal_first/lsal.cpp:38]   --->   Operation 2024 'getelementptr' 'database_buff_6_addr_27' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_37 : Operation 2025 [1/1] (0.00ns)   --->   "%database_buff_7_addr_27 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln38_26" [lsal_first/lsal.cpp:38]   --->   Operation 2025 'getelementptr' 'database_buff_7_addr_27' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_37 : Operation 2026 [1/1] (0.00ns)   --->   "%database_buff_0_addr_27 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln38_26" [lsal_first/lsal.cpp:38]   --->   Operation 2026 'getelementptr' 'database_buff_0_addr_27' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_37 : Operation 2027 [1/1] (0.00ns)   --->   "%database_buff_1_addr_27 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln38_26" [lsal_first/lsal.cpp:38]   --->   Operation 2027 'getelementptr' 'database_buff_1_addr_27' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_37 : Operation 2028 [2/2] (3.25ns)   --->   "%database_buff_1_load_26 = load i14 %database_buff_1_addr_27" [lsal_first/lsal.cpp:38]   --->   Operation 2028 'load' 'database_buff_1_load_26' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_37 : Operation 2029 [2/2] (3.25ns)   --->   "%database_buff_2_load_26 = load i14 %database_buff_2_addr_27" [lsal_first/lsal.cpp:38]   --->   Operation 2029 'load' 'database_buff_2_load_26' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_37 : Operation 2030 [2/2] (3.25ns)   --->   "%database_buff_3_load_26 = load i14 %database_buff_3_addr_27" [lsal_first/lsal.cpp:38]   --->   Operation 2030 'load' 'database_buff_3_load_26' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_37 : Operation 2031 [2/2] (3.25ns)   --->   "%database_buff_4_load_26 = load i14 %database_buff_4_addr_27" [lsal_first/lsal.cpp:38]   --->   Operation 2031 'load' 'database_buff_4_load_26' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_37 : Operation 2032 [2/2] (3.25ns)   --->   "%database_buff_5_load_26 = load i14 %database_buff_5_addr_27" [lsal_first/lsal.cpp:38]   --->   Operation 2032 'load' 'database_buff_5_load_26' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_37 : Operation 2033 [2/2] (3.25ns)   --->   "%database_buff_6_load_26 = load i14 %database_buff_6_addr_27" [lsal_first/lsal.cpp:38]   --->   Operation 2033 'load' 'database_buff_6_load_26' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_37 : Operation 2034 [2/2] (3.25ns)   --->   "%database_buff_7_load_26 = load i14 %database_buff_7_addr_27" [lsal_first/lsal.cpp:38]   --->   Operation 2034 'load' 'database_buff_7_load_26' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_37 : Operation 2035 [2/2] (3.25ns)   --->   "%database_buff_0_load_26 = load i14 %database_buff_0_addr_27" [lsal_first/lsal.cpp:38]   --->   Operation 2035 'load' 'database_buff_0_load_26' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>

State 38 <SV = 37> <Delay = 7.29>
ST_38 : Operation 2036 [1/1] (0.00ns)   --->   "%global_max_46 = phi i32 %zext_ln43_22, void, i32 %global_max_44, void %._crit_edge20_ifconv"   --->   Operation 2036 'phi' 'global_max_46' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_38 : Operation 2037 [1/1] (2.43ns)   --->   "%icmp_ln56_23 = icmp_sgt  i17 %max_value_117, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 2037 'icmp' 'icmp_ln56_23' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2038 [1/1] (0.80ns)   --->   "%diag_array_2_23 = select i1 %icmp_ln56_23, i16 %trunc_ln43_23, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 2038 'select' 'diag_array_2_23' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 2039 [1/1] (0.00ns)   --->   "%zext_ln43_23 = zext i16 %diag_array_2_23" [lsal_first/lsal.cpp:43]   --->   Operation 2039 'zext' 'zext_ln43_23' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_38 : Operation 2040 [1/1] (2.47ns)   --->   "%icmp_ln68_23 = icmp_sgt  i32 %zext_ln43_23, i32 %global_max_46" [lsal_first/lsal.cpp:68]   --->   Operation 2040 'icmp' 'icmp_ln68_23' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2041 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_23, void %._crit_edge22_ifconv, void" [lsal_first/lsal.cpp:68]   --->   Operation 2041 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_38 : Operation 2042 [1/1] (0.00ns)   --->   "%shl_ln70_22 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_22, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 2042 'bitconcatenate' 'shl_ln70_22' <Predicate = (!icmp_ln34 & icmp_ln68_23)> <Delay = 0.00>
ST_38 : Operation 2043 [1/1] (0.00ns)   --->   "%or_ln70_23 = or i22 %shl_ln70_22, i22 8" [lsal_first/lsal.cpp:70]   --->   Operation 2043 'or' 'or_ln70_23' <Predicate = (!icmp_ln34 & icmp_ln68_23)> <Delay = 0.00>
ST_38 : Operation 2044 [1/1] (0.00ns)   --->   "%zext_ln70_23 = zext i22 %or_ln70_23" [lsal_first/lsal.cpp:70]   --->   Operation 2044 'zext' 'zext_ln70_23' <Predicate = (!icmp_ln34 & icmp_ln68_23)> <Delay = 0.00>
ST_38 : Operation 2045 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_23" [lsal_first/lsal.cpp:70]   --->   Operation 2045 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_23)> <Delay = 0.00>
ST_38 : Operation 2046 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge22_ifconv" [lsal_first/lsal.cpp:71]   --->   Operation 2046 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_23)> <Delay = 1.58>
ST_38 : Operation 2047 [1/1] (0.00ns)   --->   "%sext_ln41_24 = sext i16 %diag_array_1_25" [lsal_first/lsal.cpp:41]   --->   Operation 2047 'sext' 'sext_ln41_24' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_38 : Operation 2048 [1/1] (2.07ns)   --->   "%west_24 = add i17 %sext_ln41_24, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 2048 'add' 'west_24' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2049 [1/1] (2.43ns)   --->   "%icmp_ln51_24 = icmp_sgt  i17 %west_24, i17 %max_value_120" [lsal_first/lsal.cpp:51]   --->   Operation 2049 'icmp' 'icmp_ln51_24' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2050 [1/1] (0.78ns)   --->   "%max_value_122 = select i1 %icmp_ln51_24, i17 %west_24, i17 %max_value_120" [lsal_first/lsal.cpp:51]   --->   Operation 2050 'select' 'max_value_122' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 2051 [1/1] (0.00ns)   --->   "%trunc_ln43_24 = trunc i17 %max_value_122" [lsal_first/lsal.cpp:43]   --->   Operation 2051 'trunc' 'trunc_ln43_24' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_38 : Operation 2052 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln38_25)   --->   "%select_ln38_174 = select i1 %or_ln38_3, i8 %select_ln38_172, i8 %select_ln38_173" [lsal_first/lsal.cpp:38]   --->   Operation 2052 'select' 'select_ln38_174' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 2053 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln38_25 = icmp_eq  i8 %querry_buff_6_load_3, i8 %select_ln38_174" [lsal_first/lsal.cpp:38]   --->   Operation 2053 'icmp' 'icmp_ln38_25' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2054 [1/1] (0.00ns) (grouped into LUT with out node northwest_25)   --->   "%select_ln40_25 = select i1 %icmp_ln38_25, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 2054 'select' 'select_ln40_25' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 2055 [1/1] (0.00ns) (grouped into LUT with out node northwest_25)   --->   "%sext_ln40_25 = sext i16 %diag_array_1_26_2" [lsal_first/lsal.cpp:40]   --->   Operation 2055 'sext' 'sext_ln40_25' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_38 : Operation 2056 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_25 = add i17 %select_ln40_25, i17 %sext_ln40_25" [lsal_first/lsal.cpp:40]   --->   Operation 2056 'add' 'northwest_25' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2057 [1/1] (2.43ns)   --->   "%icmp_ln46_25 = icmp_sgt  i17 %northwest_25, i17 %west_24" [lsal_first/lsal.cpp:46]   --->   Operation 2057 'icmp' 'icmp_ln46_25' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2058 [1/1] (0.78ns)   --->   "%max_value_125 = select i1 %icmp_ln46_25, i17 %northwest_25, i17 %west_24" [lsal_first/lsal.cpp:46]   --->   Operation 2058 'select' 'max_value_125' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 2059 [1/2] (3.25ns)   --->   "%database_buff_1_load_26 = load i14 %database_buff_1_addr_27" [lsal_first/lsal.cpp:38]   --->   Operation 2059 'load' 'database_buff_1_load_26' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_38 : Operation 2060 [1/2] (3.25ns)   --->   "%database_buff_2_load_26 = load i14 %database_buff_2_addr_27" [lsal_first/lsal.cpp:38]   --->   Operation 2060 'load' 'database_buff_2_load_26' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_38 : Operation 2061 [1/2] (3.25ns)   --->   "%database_buff_3_load_26 = load i14 %database_buff_3_addr_27" [lsal_first/lsal.cpp:38]   --->   Operation 2061 'load' 'database_buff_3_load_26' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_38 : Operation 2062 [1/2] (3.25ns)   --->   "%database_buff_4_load_26 = load i14 %database_buff_4_addr_27" [lsal_first/lsal.cpp:38]   --->   Operation 2062 'load' 'database_buff_4_load_26' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_38 : Operation 2063 [1/2] (3.25ns)   --->   "%database_buff_5_load_26 = load i14 %database_buff_5_addr_27" [lsal_first/lsal.cpp:38]   --->   Operation 2063 'load' 'database_buff_5_load_26' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_38 : Operation 2064 [1/2] (3.25ns)   --->   "%database_buff_6_load_26 = load i14 %database_buff_6_addr_27" [lsal_first/lsal.cpp:38]   --->   Operation 2064 'load' 'database_buff_6_load_26' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_38 : Operation 2065 [1/2] (3.25ns)   --->   "%database_buff_7_load_26 = load i14 %database_buff_7_addr_27" [lsal_first/lsal.cpp:38]   --->   Operation 2065 'load' 'database_buff_7_load_26' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_38 : Operation 2066 [1/2] (3.25ns)   --->   "%database_buff_0_load_26 = load i14 %database_buff_0_addr_27" [lsal_first/lsal.cpp:38]   --->   Operation 2066 'load' 'database_buff_0_load_26' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_38 : Operation 2067 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_179)   --->   "%select_ln38_175 = select i1 %icmp_ln38_38, i8 %database_buff_0_load_26, i8 %database_buff_7_load_26" [lsal_first/lsal.cpp:38]   --->   Operation 2067 'select' 'select_ln38_175' <Predicate = (!icmp_ln34 & or_ln38 & or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 2068 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_176 = select i1 %icmp_ln38_36, i8 %database_buff_6_load_26, i8 %database_buff_5_load_26" [lsal_first/lsal.cpp:38]   --->   Operation 2068 'select' 'select_ln38_176' <Predicate = (!icmp_ln34 & !or_ln38 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 2069 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_180)   --->   "%select_ln38_177 = select i1 %icmp_ln38_34, i8 %database_buff_4_load_26, i8 %database_buff_3_load_26" [lsal_first/lsal.cpp:38]   --->   Operation 2069 'select' 'select_ln38_177' <Predicate = (!icmp_ln34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 2070 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_178 = select i1 %icmp_ln38_32, i8 %database_buff_2_load_26, i8 %database_buff_1_load_26" [lsal_first/lsal.cpp:38]   --->   Operation 2070 'select' 'select_ln38_178' <Predicate = (!icmp_ln34 & !or_ln38_2 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 2071 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_179 = select i1 %or_ln38, i8 %select_ln38_175, i8 %select_ln38_176" [lsal_first/lsal.cpp:38]   --->   Operation 2071 'select' 'select_ln38_179' <Predicate = (!icmp_ln34 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 2072 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_180 = select i1 %or_ln38_2, i8 %select_ln38_177, i8 %select_ln38_178" [lsal_first/lsal.cpp:38]   --->   Operation 2072 'select' 'select_ln38_180' <Predicate = (!icmp_ln34 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 2073 [1/1] (2.10ns)   --->   "%add_ln38_26 = add i17 %k, i17 27" [lsal_first/lsal.cpp:38]   --->   Operation 2073 'add' 'add_ln38_26' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2074 [1/1] (0.00ns)   --->   "%lshr_ln38_26 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln38_26, i32 3, i32 16" [lsal_first/lsal.cpp:38]   --->   Operation 2074 'partselect' 'lshr_ln38_26' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_38 : Operation 2075 [1/1] (0.00ns)   --->   "%zext_ln38_27 = zext i14 %lshr_ln38_26" [lsal_first/lsal.cpp:38]   --->   Operation 2075 'zext' 'zext_ln38_27' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_38 : Operation 2076 [1/1] (0.00ns)   --->   "%database_buff_3_addr_28 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln38_27" [lsal_first/lsal.cpp:38]   --->   Operation 2076 'getelementptr' 'database_buff_3_addr_28' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_38 : Operation 2077 [1/1] (0.00ns)   --->   "%database_buff_4_addr_28 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln38_27" [lsal_first/lsal.cpp:38]   --->   Operation 2077 'getelementptr' 'database_buff_4_addr_28' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_38 : Operation 2078 [1/1] (0.00ns)   --->   "%database_buff_5_addr_28 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln38_27" [lsal_first/lsal.cpp:38]   --->   Operation 2078 'getelementptr' 'database_buff_5_addr_28' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_38 : Operation 2079 [1/1] (0.00ns)   --->   "%database_buff_6_addr_28 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln38_27" [lsal_first/lsal.cpp:38]   --->   Operation 2079 'getelementptr' 'database_buff_6_addr_28' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_38 : Operation 2080 [1/1] (0.00ns)   --->   "%database_buff_7_addr_28 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln38_27" [lsal_first/lsal.cpp:38]   --->   Operation 2080 'getelementptr' 'database_buff_7_addr_28' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_38 : Operation 2081 [1/1] (0.00ns)   --->   "%database_buff_0_addr_28 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln38_27" [lsal_first/lsal.cpp:38]   --->   Operation 2081 'getelementptr' 'database_buff_0_addr_28' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_38 : Operation 2082 [1/1] (0.00ns)   --->   "%database_buff_1_addr_28 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln38_27" [lsal_first/lsal.cpp:38]   --->   Operation 2082 'getelementptr' 'database_buff_1_addr_28' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_38 : Operation 2083 [1/1] (0.00ns)   --->   "%database_buff_2_addr_28 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln38_27" [lsal_first/lsal.cpp:38]   --->   Operation 2083 'getelementptr' 'database_buff_2_addr_28' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_38 : Operation 2084 [2/2] (3.25ns)   --->   "%database_buff_2_load_27 = load i14 %database_buff_2_addr_28" [lsal_first/lsal.cpp:38]   --->   Operation 2084 'load' 'database_buff_2_load_27' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_38 : Operation 2085 [2/2] (3.25ns)   --->   "%database_buff_3_load_27 = load i14 %database_buff_3_addr_28" [lsal_first/lsal.cpp:38]   --->   Operation 2085 'load' 'database_buff_3_load_27' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_38 : Operation 2086 [2/2] (3.25ns)   --->   "%database_buff_4_load_27 = load i14 %database_buff_4_addr_28" [lsal_first/lsal.cpp:38]   --->   Operation 2086 'load' 'database_buff_4_load_27' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_38 : Operation 2087 [2/2] (3.25ns)   --->   "%database_buff_5_load_27 = load i14 %database_buff_5_addr_28" [lsal_first/lsal.cpp:38]   --->   Operation 2087 'load' 'database_buff_5_load_27' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_38 : Operation 2088 [2/2] (3.25ns)   --->   "%database_buff_6_load_27 = load i14 %database_buff_6_addr_28" [lsal_first/lsal.cpp:38]   --->   Operation 2088 'load' 'database_buff_6_load_27' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_38 : Operation 2089 [2/2] (3.25ns)   --->   "%database_buff_7_load_27 = load i14 %database_buff_7_addr_28" [lsal_first/lsal.cpp:38]   --->   Operation 2089 'load' 'database_buff_7_load_27' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_38 : Operation 2090 [2/2] (3.25ns)   --->   "%database_buff_0_load_27 = load i14 %database_buff_0_addr_28" [lsal_first/lsal.cpp:38]   --->   Operation 2090 'load' 'database_buff_0_load_27' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_38 : Operation 2091 [2/2] (3.25ns)   --->   "%database_buff_1_load_27 = load i14 %database_buff_1_addr_28" [lsal_first/lsal.cpp:38]   --->   Operation 2091 'load' 'database_buff_1_load_27' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>

State 39 <SV = 38> <Delay = 7.29>
ST_39 : Operation 2092 [1/1] (0.00ns)   --->   "%global_max_48 = phi i32 %zext_ln43_23, void, i32 %global_max_46, void %._crit_edge21_ifconv"   --->   Operation 2092 'phi' 'global_max_48' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_39 : Operation 2093 [1/1] (2.43ns)   --->   "%icmp_ln56_24 = icmp_sgt  i17 %max_value_122, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 2093 'icmp' 'icmp_ln56_24' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2094 [1/1] (0.80ns)   --->   "%diag_array_2_24 = select i1 %icmp_ln56_24, i16 %trunc_ln43_24, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 2094 'select' 'diag_array_2_24' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 2095 [1/1] (0.00ns)   --->   "%zext_ln43_24 = zext i16 %diag_array_2_24" [lsal_first/lsal.cpp:43]   --->   Operation 2095 'zext' 'zext_ln43_24' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_39 : Operation 2096 [1/1] (2.47ns)   --->   "%icmp_ln68_24 = icmp_sgt  i32 %zext_ln43_24, i32 %global_max_48" [lsal_first/lsal.cpp:68]   --->   Operation 2096 'icmp' 'icmp_ln68_24' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2097 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_24, void %._crit_edge23_ifconv, void" [lsal_first/lsal.cpp:68]   --->   Operation 2097 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_39 : Operation 2098 [1/1] (0.00ns)   --->   "%shl_ln70_23 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_23, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 2098 'bitconcatenate' 'shl_ln70_23' <Predicate = (!icmp_ln34 & icmp_ln68_24)> <Delay = 0.00>
ST_39 : Operation 2099 [1/1] (0.00ns)   --->   "%or_ln70_24 = or i22 %shl_ln70_23, i22 7" [lsal_first/lsal.cpp:70]   --->   Operation 2099 'or' 'or_ln70_24' <Predicate = (!icmp_ln34 & icmp_ln68_24)> <Delay = 0.00>
ST_39 : Operation 2100 [1/1] (0.00ns)   --->   "%zext_ln70_24 = zext i22 %or_ln70_24" [lsal_first/lsal.cpp:70]   --->   Operation 2100 'zext' 'zext_ln70_24' <Predicate = (!icmp_ln34 & icmp_ln68_24)> <Delay = 0.00>
ST_39 : Operation 2101 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_24" [lsal_first/lsal.cpp:70]   --->   Operation 2101 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_24)> <Delay = 0.00>
ST_39 : Operation 2102 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge23_ifconv" [lsal_first/lsal.cpp:71]   --->   Operation 2102 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_24)> <Delay = 1.58>
ST_39 : Operation 2103 [1/1] (0.00ns)   --->   "%sext_ln41_25 = sext i16 %diag_array_1_26" [lsal_first/lsal.cpp:41]   --->   Operation 2103 'sext' 'sext_ln41_25' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_39 : Operation 2104 [1/1] (2.07ns)   --->   "%west_25 = add i17 %sext_ln41_25, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 2104 'add' 'west_25' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2105 [1/1] (2.43ns)   --->   "%icmp_ln51_25 = icmp_sgt  i17 %west_25, i17 %max_value_125" [lsal_first/lsal.cpp:51]   --->   Operation 2105 'icmp' 'icmp_ln51_25' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2106 [1/1] (0.78ns)   --->   "%max_value_127 = select i1 %icmp_ln51_25, i17 %west_25, i17 %max_value_125" [lsal_first/lsal.cpp:51]   --->   Operation 2106 'select' 'max_value_127' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 2107 [1/1] (0.00ns)   --->   "%trunc_ln43_25 = trunc i17 %max_value_127" [lsal_first/lsal.cpp:43]   --->   Operation 2107 'trunc' 'trunc_ln43_25' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_39 : Operation 2108 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln38_26)   --->   "%select_ln38_181 = select i1 %or_ln38_3, i8 %select_ln38_179, i8 %select_ln38_180" [lsal_first/lsal.cpp:38]   --->   Operation 2108 'select' 'select_ln38_181' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 2109 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln38_26 = icmp_eq  i8 %querry_buff_5_load_3, i8 %select_ln38_181" [lsal_first/lsal.cpp:38]   --->   Operation 2109 'icmp' 'icmp_ln38_26' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2110 [1/1] (0.00ns) (grouped into LUT with out node northwest_26)   --->   "%select_ln40_26 = select i1 %icmp_ln38_26, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 2110 'select' 'select_ln40_26' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 2111 [1/1] (0.00ns) (grouped into LUT with out node northwest_26)   --->   "%sext_ln40_26 = sext i16 %diag_array_1_27_2" [lsal_first/lsal.cpp:40]   --->   Operation 2111 'sext' 'sext_ln40_26' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_39 : Operation 2112 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_26 = add i17 %select_ln40_26, i17 %sext_ln40_26" [lsal_first/lsal.cpp:40]   --->   Operation 2112 'add' 'northwest_26' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2113 [1/1] (2.43ns)   --->   "%icmp_ln46_26 = icmp_sgt  i17 %northwest_26, i17 %west_25" [lsal_first/lsal.cpp:46]   --->   Operation 2113 'icmp' 'icmp_ln46_26' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2114 [1/1] (0.78ns)   --->   "%max_value_130 = select i1 %icmp_ln46_26, i17 %northwest_26, i17 %west_25" [lsal_first/lsal.cpp:46]   --->   Operation 2114 'select' 'max_value_130' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 2115 [1/2] (3.25ns)   --->   "%database_buff_2_load_27 = load i14 %database_buff_2_addr_28" [lsal_first/lsal.cpp:38]   --->   Operation 2115 'load' 'database_buff_2_load_27' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_39 : Operation 2116 [1/2] (3.25ns)   --->   "%database_buff_3_load_27 = load i14 %database_buff_3_addr_28" [lsal_first/lsal.cpp:38]   --->   Operation 2116 'load' 'database_buff_3_load_27' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_39 : Operation 2117 [1/2] (3.25ns)   --->   "%database_buff_4_load_27 = load i14 %database_buff_4_addr_28" [lsal_first/lsal.cpp:38]   --->   Operation 2117 'load' 'database_buff_4_load_27' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_39 : Operation 2118 [1/2] (3.25ns)   --->   "%database_buff_5_load_27 = load i14 %database_buff_5_addr_28" [lsal_first/lsal.cpp:38]   --->   Operation 2118 'load' 'database_buff_5_load_27' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_39 : Operation 2119 [1/2] (3.25ns)   --->   "%database_buff_6_load_27 = load i14 %database_buff_6_addr_28" [lsal_first/lsal.cpp:38]   --->   Operation 2119 'load' 'database_buff_6_load_27' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_39 : Operation 2120 [1/2] (3.25ns)   --->   "%database_buff_7_load_27 = load i14 %database_buff_7_addr_28" [lsal_first/lsal.cpp:38]   --->   Operation 2120 'load' 'database_buff_7_load_27' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_39 : Operation 2121 [1/2] (3.25ns)   --->   "%database_buff_0_load_27 = load i14 %database_buff_0_addr_28" [lsal_first/lsal.cpp:38]   --->   Operation 2121 'load' 'database_buff_0_load_27' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_39 : Operation 2122 [1/2] (3.25ns)   --->   "%database_buff_1_load_27 = load i14 %database_buff_1_addr_28" [lsal_first/lsal.cpp:38]   --->   Operation 2122 'load' 'database_buff_1_load_27' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_39 : Operation 2123 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_186)   --->   "%select_ln38_182 = select i1 %icmp_ln38_38, i8 %database_buff_1_load_27, i8 %database_buff_0_load_27" [lsal_first/lsal.cpp:38]   --->   Operation 2123 'select' 'select_ln38_182' <Predicate = (!icmp_ln34 & or_ln38 & or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 2124 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_183 = select i1 %icmp_ln38_36, i8 %database_buff_7_load_27, i8 %database_buff_6_load_27" [lsal_first/lsal.cpp:38]   --->   Operation 2124 'select' 'select_ln38_183' <Predicate = (!icmp_ln34 & !or_ln38 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 2125 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_187)   --->   "%select_ln38_184 = select i1 %icmp_ln38_34, i8 %database_buff_5_load_27, i8 %database_buff_4_load_27" [lsal_first/lsal.cpp:38]   --->   Operation 2125 'select' 'select_ln38_184' <Predicate = (!icmp_ln34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 2126 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_185 = select i1 %icmp_ln38_32, i8 %database_buff_3_load_27, i8 %database_buff_2_load_27" [lsal_first/lsal.cpp:38]   --->   Operation 2126 'select' 'select_ln38_185' <Predicate = (!icmp_ln34 & !or_ln38_2 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 2127 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_186 = select i1 %or_ln38, i8 %select_ln38_182, i8 %select_ln38_183" [lsal_first/lsal.cpp:38]   --->   Operation 2127 'select' 'select_ln38_186' <Predicate = (!icmp_ln34 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 2128 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_187 = select i1 %or_ln38_2, i8 %select_ln38_184, i8 %select_ln38_185" [lsal_first/lsal.cpp:38]   --->   Operation 2128 'select' 'select_ln38_187' <Predicate = (!icmp_ln34 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 2129 [1/1] (2.10ns)   --->   "%add_ln38_27 = add i17 %k, i17 28" [lsal_first/lsal.cpp:38]   --->   Operation 2129 'add' 'add_ln38_27' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2130 [1/1] (0.00ns)   --->   "%lshr_ln38_27 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln38_27, i32 3, i32 16" [lsal_first/lsal.cpp:38]   --->   Operation 2130 'partselect' 'lshr_ln38_27' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_39 : Operation 2131 [1/1] (0.00ns)   --->   "%zext_ln38_28 = zext i14 %lshr_ln38_27" [lsal_first/lsal.cpp:38]   --->   Operation 2131 'zext' 'zext_ln38_28' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_39 : Operation 2132 [1/1] (0.00ns)   --->   "%database_buff_4_addr_29 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln38_28" [lsal_first/lsal.cpp:38]   --->   Operation 2132 'getelementptr' 'database_buff_4_addr_29' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_39 : Operation 2133 [1/1] (0.00ns)   --->   "%database_buff_5_addr_29 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln38_28" [lsal_first/lsal.cpp:38]   --->   Operation 2133 'getelementptr' 'database_buff_5_addr_29' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_39 : Operation 2134 [1/1] (0.00ns)   --->   "%database_buff_6_addr_29 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln38_28" [lsal_first/lsal.cpp:38]   --->   Operation 2134 'getelementptr' 'database_buff_6_addr_29' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_39 : Operation 2135 [1/1] (0.00ns)   --->   "%database_buff_7_addr_29 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln38_28" [lsal_first/lsal.cpp:38]   --->   Operation 2135 'getelementptr' 'database_buff_7_addr_29' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_39 : Operation 2136 [1/1] (0.00ns)   --->   "%database_buff_0_addr_29 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln38_28" [lsal_first/lsal.cpp:38]   --->   Operation 2136 'getelementptr' 'database_buff_0_addr_29' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_39 : Operation 2137 [1/1] (0.00ns)   --->   "%database_buff_1_addr_29 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln38_28" [lsal_first/lsal.cpp:38]   --->   Operation 2137 'getelementptr' 'database_buff_1_addr_29' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_39 : Operation 2138 [1/1] (0.00ns)   --->   "%database_buff_2_addr_29 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln38_28" [lsal_first/lsal.cpp:38]   --->   Operation 2138 'getelementptr' 'database_buff_2_addr_29' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_39 : Operation 2139 [1/1] (0.00ns)   --->   "%database_buff_3_addr_29 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln38_28" [lsal_first/lsal.cpp:38]   --->   Operation 2139 'getelementptr' 'database_buff_3_addr_29' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_39 : Operation 2140 [2/2] (3.25ns)   --->   "%database_buff_3_load_28 = load i14 %database_buff_3_addr_29" [lsal_first/lsal.cpp:38]   --->   Operation 2140 'load' 'database_buff_3_load_28' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_39 : Operation 2141 [2/2] (3.25ns)   --->   "%database_buff_4_load_28 = load i14 %database_buff_4_addr_29" [lsal_first/lsal.cpp:38]   --->   Operation 2141 'load' 'database_buff_4_load_28' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_39 : Operation 2142 [2/2] (3.25ns)   --->   "%database_buff_5_load_28 = load i14 %database_buff_5_addr_29" [lsal_first/lsal.cpp:38]   --->   Operation 2142 'load' 'database_buff_5_load_28' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_39 : Operation 2143 [2/2] (3.25ns)   --->   "%database_buff_6_load_28 = load i14 %database_buff_6_addr_29" [lsal_first/lsal.cpp:38]   --->   Operation 2143 'load' 'database_buff_6_load_28' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_39 : Operation 2144 [2/2] (3.25ns)   --->   "%database_buff_7_load_28 = load i14 %database_buff_7_addr_29" [lsal_first/lsal.cpp:38]   --->   Operation 2144 'load' 'database_buff_7_load_28' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_39 : Operation 2145 [2/2] (3.25ns)   --->   "%database_buff_0_load_28 = load i14 %database_buff_0_addr_29" [lsal_first/lsal.cpp:38]   --->   Operation 2145 'load' 'database_buff_0_load_28' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_39 : Operation 2146 [2/2] (3.25ns)   --->   "%database_buff_1_load_28 = load i14 %database_buff_1_addr_29" [lsal_first/lsal.cpp:38]   --->   Operation 2146 'load' 'database_buff_1_load_28' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_39 : Operation 2147 [2/2] (3.25ns)   --->   "%database_buff_2_load_28 = load i14 %database_buff_2_addr_29" [lsal_first/lsal.cpp:38]   --->   Operation 2147 'load' 'database_buff_2_load_28' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>

State 40 <SV = 39> <Delay = 7.29>
ST_40 : Operation 2148 [1/1] (0.00ns)   --->   "%global_max_50 = phi i32 %zext_ln43_24, void, i32 %global_max_48, void %._crit_edge22_ifconv"   --->   Operation 2148 'phi' 'global_max_50' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_40 : Operation 2149 [1/1] (2.43ns)   --->   "%icmp_ln56_25 = icmp_sgt  i17 %max_value_127, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 2149 'icmp' 'icmp_ln56_25' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2150 [1/1] (0.80ns)   --->   "%diag_array_2_25 = select i1 %icmp_ln56_25, i16 %trunc_ln43_25, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 2150 'select' 'diag_array_2_25' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 2151 [1/1] (0.00ns)   --->   "%zext_ln43_25 = zext i16 %diag_array_2_25" [lsal_first/lsal.cpp:43]   --->   Operation 2151 'zext' 'zext_ln43_25' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_40 : Operation 2152 [1/1] (2.47ns)   --->   "%icmp_ln68_25 = icmp_sgt  i32 %zext_ln43_25, i32 %global_max_50" [lsal_first/lsal.cpp:68]   --->   Operation 2152 'icmp' 'icmp_ln68_25' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2153 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_25, void %._crit_edge24_ifconv, void" [lsal_first/lsal.cpp:68]   --->   Operation 2153 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_40 : Operation 2154 [1/1] (0.00ns)   --->   "%shl_ln70_24 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_24, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 2154 'bitconcatenate' 'shl_ln70_24' <Predicate = (!icmp_ln34 & icmp_ln68_25)> <Delay = 0.00>
ST_40 : Operation 2155 [1/1] (0.00ns)   --->   "%or_ln70_25 = or i22 %shl_ln70_24, i22 6" [lsal_first/lsal.cpp:70]   --->   Operation 2155 'or' 'or_ln70_25' <Predicate = (!icmp_ln34 & icmp_ln68_25)> <Delay = 0.00>
ST_40 : Operation 2156 [1/1] (0.00ns)   --->   "%zext_ln70_25 = zext i22 %or_ln70_25" [lsal_first/lsal.cpp:70]   --->   Operation 2156 'zext' 'zext_ln70_25' <Predicate = (!icmp_ln34 & icmp_ln68_25)> <Delay = 0.00>
ST_40 : Operation 2157 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_25" [lsal_first/lsal.cpp:70]   --->   Operation 2157 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_25)> <Delay = 0.00>
ST_40 : Operation 2158 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge24_ifconv" [lsal_first/lsal.cpp:71]   --->   Operation 2158 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_25)> <Delay = 1.58>
ST_40 : Operation 2159 [1/1] (0.00ns)   --->   "%sext_ln41_26 = sext i16 %diag_array_1_27" [lsal_first/lsal.cpp:41]   --->   Operation 2159 'sext' 'sext_ln41_26' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_40 : Operation 2160 [1/1] (2.07ns)   --->   "%west_26 = add i17 %sext_ln41_26, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 2160 'add' 'west_26' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2161 [1/1] (2.43ns)   --->   "%icmp_ln51_26 = icmp_sgt  i17 %west_26, i17 %max_value_130" [lsal_first/lsal.cpp:51]   --->   Operation 2161 'icmp' 'icmp_ln51_26' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2162 [1/1] (0.78ns)   --->   "%max_value_132 = select i1 %icmp_ln51_26, i17 %west_26, i17 %max_value_130" [lsal_first/lsal.cpp:51]   --->   Operation 2162 'select' 'max_value_132' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 2163 [1/1] (0.00ns)   --->   "%trunc_ln43_26 = trunc i17 %max_value_132" [lsal_first/lsal.cpp:43]   --->   Operation 2163 'trunc' 'trunc_ln43_26' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_40 : Operation 2164 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln38_27)   --->   "%select_ln38_188 = select i1 %or_ln38_3, i8 %select_ln38_186, i8 %select_ln38_187" [lsal_first/lsal.cpp:38]   --->   Operation 2164 'select' 'select_ln38_188' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 2165 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln38_27 = icmp_eq  i8 %querry_buff_4_load_3, i8 %select_ln38_188" [lsal_first/lsal.cpp:38]   --->   Operation 2165 'icmp' 'icmp_ln38_27' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2166 [1/1] (0.00ns) (grouped into LUT with out node northwest_27)   --->   "%select_ln40_27 = select i1 %icmp_ln38_27, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 2166 'select' 'select_ln40_27' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 2167 [1/1] (0.00ns) (grouped into LUT with out node northwest_27)   --->   "%sext_ln40_27 = sext i16 %diag_array_1_28_2" [lsal_first/lsal.cpp:40]   --->   Operation 2167 'sext' 'sext_ln40_27' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_40 : Operation 2168 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_27 = add i17 %select_ln40_27, i17 %sext_ln40_27" [lsal_first/lsal.cpp:40]   --->   Operation 2168 'add' 'northwest_27' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2169 [1/1] (2.43ns)   --->   "%icmp_ln46_27 = icmp_sgt  i17 %northwest_27, i17 %west_26" [lsal_first/lsal.cpp:46]   --->   Operation 2169 'icmp' 'icmp_ln46_27' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2170 [1/1] (0.78ns)   --->   "%max_value_135 = select i1 %icmp_ln46_27, i17 %northwest_27, i17 %west_26" [lsal_first/lsal.cpp:46]   --->   Operation 2170 'select' 'max_value_135' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 2171 [1/2] (3.25ns)   --->   "%database_buff_3_load_28 = load i14 %database_buff_3_addr_29" [lsal_first/lsal.cpp:38]   --->   Operation 2171 'load' 'database_buff_3_load_28' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_40 : Operation 2172 [1/2] (3.25ns)   --->   "%database_buff_4_load_28 = load i14 %database_buff_4_addr_29" [lsal_first/lsal.cpp:38]   --->   Operation 2172 'load' 'database_buff_4_load_28' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_40 : Operation 2173 [1/2] (3.25ns)   --->   "%database_buff_5_load_28 = load i14 %database_buff_5_addr_29" [lsal_first/lsal.cpp:38]   --->   Operation 2173 'load' 'database_buff_5_load_28' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_40 : Operation 2174 [1/2] (3.25ns)   --->   "%database_buff_6_load_28 = load i14 %database_buff_6_addr_29" [lsal_first/lsal.cpp:38]   --->   Operation 2174 'load' 'database_buff_6_load_28' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_40 : Operation 2175 [1/2] (3.25ns)   --->   "%database_buff_7_load_28 = load i14 %database_buff_7_addr_29" [lsal_first/lsal.cpp:38]   --->   Operation 2175 'load' 'database_buff_7_load_28' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_40 : Operation 2176 [1/2] (3.25ns)   --->   "%database_buff_0_load_28 = load i14 %database_buff_0_addr_29" [lsal_first/lsal.cpp:38]   --->   Operation 2176 'load' 'database_buff_0_load_28' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_40 : Operation 2177 [1/2] (3.25ns)   --->   "%database_buff_1_load_28 = load i14 %database_buff_1_addr_29" [lsal_first/lsal.cpp:38]   --->   Operation 2177 'load' 'database_buff_1_load_28' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_40 : Operation 2178 [1/2] (3.25ns)   --->   "%database_buff_2_load_28 = load i14 %database_buff_2_addr_29" [lsal_first/lsal.cpp:38]   --->   Operation 2178 'load' 'database_buff_2_load_28' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_40 : Operation 2179 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_193)   --->   "%select_ln38_189 = select i1 %icmp_ln38_38, i8 %database_buff_2_load_28, i8 %database_buff_1_load_28" [lsal_first/lsal.cpp:38]   --->   Operation 2179 'select' 'select_ln38_189' <Predicate = (!icmp_ln34 & or_ln38 & or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 2180 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_190 = select i1 %icmp_ln38_36, i8 %database_buff_0_load_28, i8 %database_buff_7_load_28" [lsal_first/lsal.cpp:38]   --->   Operation 2180 'select' 'select_ln38_190' <Predicate = (!icmp_ln34 & !or_ln38 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 2181 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_194)   --->   "%select_ln38_191 = select i1 %icmp_ln38_34, i8 %database_buff_6_load_28, i8 %database_buff_5_load_28" [lsal_first/lsal.cpp:38]   --->   Operation 2181 'select' 'select_ln38_191' <Predicate = (!icmp_ln34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 2182 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_192 = select i1 %icmp_ln38_32, i8 %database_buff_4_load_28, i8 %database_buff_3_load_28" [lsal_first/lsal.cpp:38]   --->   Operation 2182 'select' 'select_ln38_192' <Predicate = (!icmp_ln34 & !or_ln38_2 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 2183 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_193 = select i1 %or_ln38, i8 %select_ln38_189, i8 %select_ln38_190" [lsal_first/lsal.cpp:38]   --->   Operation 2183 'select' 'select_ln38_193' <Predicate = (!icmp_ln34 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 2184 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_194 = select i1 %or_ln38_2, i8 %select_ln38_191, i8 %select_ln38_192" [lsal_first/lsal.cpp:38]   --->   Operation 2184 'select' 'select_ln38_194' <Predicate = (!icmp_ln34 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 2185 [1/1] (2.10ns)   --->   "%add_ln38_28 = add i17 %k, i17 29" [lsal_first/lsal.cpp:38]   --->   Operation 2185 'add' 'add_ln38_28' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 2186 [1/1] (0.00ns)   --->   "%lshr_ln38_28 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln38_28, i32 3, i32 16" [lsal_first/lsal.cpp:38]   --->   Operation 2186 'partselect' 'lshr_ln38_28' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_40 : Operation 2187 [1/1] (0.00ns)   --->   "%zext_ln38_29 = zext i14 %lshr_ln38_28" [lsal_first/lsal.cpp:38]   --->   Operation 2187 'zext' 'zext_ln38_29' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_40 : Operation 2188 [1/1] (0.00ns)   --->   "%database_buff_5_addr_30 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln38_29" [lsal_first/lsal.cpp:38]   --->   Operation 2188 'getelementptr' 'database_buff_5_addr_30' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_40 : Operation 2189 [1/1] (0.00ns)   --->   "%database_buff_6_addr_30 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln38_29" [lsal_first/lsal.cpp:38]   --->   Operation 2189 'getelementptr' 'database_buff_6_addr_30' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_40 : Operation 2190 [1/1] (0.00ns)   --->   "%database_buff_7_addr_30 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln38_29" [lsal_first/lsal.cpp:38]   --->   Operation 2190 'getelementptr' 'database_buff_7_addr_30' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_40 : Operation 2191 [1/1] (0.00ns)   --->   "%database_buff_0_addr_30 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln38_29" [lsal_first/lsal.cpp:38]   --->   Operation 2191 'getelementptr' 'database_buff_0_addr_30' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_40 : Operation 2192 [1/1] (0.00ns)   --->   "%database_buff_1_addr_30 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln38_29" [lsal_first/lsal.cpp:38]   --->   Operation 2192 'getelementptr' 'database_buff_1_addr_30' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_40 : Operation 2193 [1/1] (0.00ns)   --->   "%database_buff_2_addr_30 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln38_29" [lsal_first/lsal.cpp:38]   --->   Operation 2193 'getelementptr' 'database_buff_2_addr_30' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_40 : Operation 2194 [1/1] (0.00ns)   --->   "%database_buff_3_addr_30 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln38_29" [lsal_first/lsal.cpp:38]   --->   Operation 2194 'getelementptr' 'database_buff_3_addr_30' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_40 : Operation 2195 [1/1] (0.00ns)   --->   "%database_buff_4_addr_30 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln38_29" [lsal_first/lsal.cpp:38]   --->   Operation 2195 'getelementptr' 'database_buff_4_addr_30' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_40 : Operation 2196 [2/2] (3.25ns)   --->   "%database_buff_4_load_29 = load i14 %database_buff_4_addr_30" [lsal_first/lsal.cpp:38]   --->   Operation 2196 'load' 'database_buff_4_load_29' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_40 : Operation 2197 [2/2] (3.25ns)   --->   "%database_buff_5_load_29 = load i14 %database_buff_5_addr_30" [lsal_first/lsal.cpp:38]   --->   Operation 2197 'load' 'database_buff_5_load_29' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_40 : Operation 2198 [2/2] (3.25ns)   --->   "%database_buff_6_load_29 = load i14 %database_buff_6_addr_30" [lsal_first/lsal.cpp:38]   --->   Operation 2198 'load' 'database_buff_6_load_29' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_40 : Operation 2199 [2/2] (3.25ns)   --->   "%database_buff_7_load_29 = load i14 %database_buff_7_addr_30" [lsal_first/lsal.cpp:38]   --->   Operation 2199 'load' 'database_buff_7_load_29' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_40 : Operation 2200 [2/2] (3.25ns)   --->   "%database_buff_0_load_29 = load i14 %database_buff_0_addr_30" [lsal_first/lsal.cpp:38]   --->   Operation 2200 'load' 'database_buff_0_load_29' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_40 : Operation 2201 [2/2] (3.25ns)   --->   "%database_buff_1_load_29 = load i14 %database_buff_1_addr_30" [lsal_first/lsal.cpp:38]   --->   Operation 2201 'load' 'database_buff_1_load_29' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_40 : Operation 2202 [2/2] (3.25ns)   --->   "%database_buff_2_load_29 = load i14 %database_buff_2_addr_30" [lsal_first/lsal.cpp:38]   --->   Operation 2202 'load' 'database_buff_2_load_29' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_40 : Operation 2203 [2/2] (3.25ns)   --->   "%database_buff_3_load_29 = load i14 %database_buff_3_addr_30" [lsal_first/lsal.cpp:38]   --->   Operation 2203 'load' 'database_buff_3_load_29' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>

State 41 <SV = 40> <Delay = 7.29>
ST_41 : Operation 2204 [1/1] (0.00ns)   --->   "%global_max_52 = phi i32 %zext_ln43_25, void, i32 %global_max_50, void %._crit_edge23_ifconv"   --->   Operation 2204 'phi' 'global_max_52' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_41 : Operation 2205 [1/1] (2.43ns)   --->   "%icmp_ln56_26 = icmp_sgt  i17 %max_value_132, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 2205 'icmp' 'icmp_ln56_26' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2206 [1/1] (0.80ns)   --->   "%diag_array_2_26 = select i1 %icmp_ln56_26, i16 %trunc_ln43_26, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 2206 'select' 'diag_array_2_26' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 2207 [1/1] (0.00ns)   --->   "%zext_ln43_26 = zext i16 %diag_array_2_26" [lsal_first/lsal.cpp:43]   --->   Operation 2207 'zext' 'zext_ln43_26' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_41 : Operation 2208 [1/1] (2.47ns)   --->   "%icmp_ln68_26 = icmp_sgt  i32 %zext_ln43_26, i32 %global_max_52" [lsal_first/lsal.cpp:68]   --->   Operation 2208 'icmp' 'icmp_ln68_26' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2209 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_26, void %._crit_edge25_ifconv, void" [lsal_first/lsal.cpp:68]   --->   Operation 2209 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_41 : Operation 2210 [1/1] (0.00ns)   --->   "%shl_ln70_25 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_25, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 2210 'bitconcatenate' 'shl_ln70_25' <Predicate = (!icmp_ln34 & icmp_ln68_26)> <Delay = 0.00>
ST_41 : Operation 2211 [1/1] (0.00ns)   --->   "%or_ln70_26 = or i22 %shl_ln70_25, i22 5" [lsal_first/lsal.cpp:70]   --->   Operation 2211 'or' 'or_ln70_26' <Predicate = (!icmp_ln34 & icmp_ln68_26)> <Delay = 0.00>
ST_41 : Operation 2212 [1/1] (0.00ns)   --->   "%zext_ln70_26 = zext i22 %or_ln70_26" [lsal_first/lsal.cpp:70]   --->   Operation 2212 'zext' 'zext_ln70_26' <Predicate = (!icmp_ln34 & icmp_ln68_26)> <Delay = 0.00>
ST_41 : Operation 2213 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_26" [lsal_first/lsal.cpp:70]   --->   Operation 2213 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_26)> <Delay = 0.00>
ST_41 : Operation 2214 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge25_ifconv" [lsal_first/lsal.cpp:71]   --->   Operation 2214 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_26)> <Delay = 1.58>
ST_41 : Operation 2215 [1/1] (0.00ns)   --->   "%sext_ln41_27 = sext i16 %diag_array_1_28" [lsal_first/lsal.cpp:41]   --->   Operation 2215 'sext' 'sext_ln41_27' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_41 : Operation 2216 [1/1] (2.07ns)   --->   "%west_27 = add i17 %sext_ln41_27, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 2216 'add' 'west_27' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2217 [1/1] (2.43ns)   --->   "%icmp_ln51_27 = icmp_sgt  i17 %west_27, i17 %max_value_135" [lsal_first/lsal.cpp:51]   --->   Operation 2217 'icmp' 'icmp_ln51_27' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2218 [1/1] (0.78ns)   --->   "%max_value_137 = select i1 %icmp_ln51_27, i17 %west_27, i17 %max_value_135" [lsal_first/lsal.cpp:51]   --->   Operation 2218 'select' 'max_value_137' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 2219 [1/1] (0.00ns)   --->   "%trunc_ln43_27 = trunc i17 %max_value_137" [lsal_first/lsal.cpp:43]   --->   Operation 2219 'trunc' 'trunc_ln43_27' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_41 : Operation 2220 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln38_28)   --->   "%select_ln38_195 = select i1 %or_ln38_3, i8 %select_ln38_193, i8 %select_ln38_194" [lsal_first/lsal.cpp:38]   --->   Operation 2220 'select' 'select_ln38_195' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 2221 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln38_28 = icmp_eq  i8 %querry_buff_3_load_3, i8 %select_ln38_195" [lsal_first/lsal.cpp:38]   --->   Operation 2221 'icmp' 'icmp_ln38_28' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2222 [1/1] (0.00ns) (grouped into LUT with out node northwest_28)   --->   "%select_ln40_28 = select i1 %icmp_ln38_28, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 2222 'select' 'select_ln40_28' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 2223 [1/1] (0.00ns) (grouped into LUT with out node northwest_28)   --->   "%sext_ln40_28 = sext i16 %diag_array_1_29_2" [lsal_first/lsal.cpp:40]   --->   Operation 2223 'sext' 'sext_ln40_28' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_41 : Operation 2224 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_28 = add i17 %select_ln40_28, i17 %sext_ln40_28" [lsal_first/lsal.cpp:40]   --->   Operation 2224 'add' 'northwest_28' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2225 [1/1] (0.00ns)   --->   "%sext_ln41_28 = sext i16 %diag_array_1_29" [lsal_first/lsal.cpp:41]   --->   Operation 2225 'sext' 'sext_ln41_28' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_41 : Operation 2226 [1/1] (2.07ns)   --->   "%west_28 = add i17 %sext_ln41_28, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 2226 'add' 'west_28' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2227 [1/1] (2.43ns)   --->   "%icmp_ln46_28 = icmp_sgt  i17 %northwest_28, i17 %west_27" [lsal_first/lsal.cpp:46]   --->   Operation 2227 'icmp' 'icmp_ln46_28' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2228 [1/1] (0.78ns)   --->   "%max_value_140 = select i1 %icmp_ln46_28, i17 %northwest_28, i17 %west_27" [lsal_first/lsal.cpp:46]   --->   Operation 2228 'select' 'max_value_140' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 2229 [1/2] (3.25ns)   --->   "%database_buff_4_load_29 = load i14 %database_buff_4_addr_30" [lsal_first/lsal.cpp:38]   --->   Operation 2229 'load' 'database_buff_4_load_29' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_41 : Operation 2230 [1/2] (3.25ns)   --->   "%database_buff_5_load_29 = load i14 %database_buff_5_addr_30" [lsal_first/lsal.cpp:38]   --->   Operation 2230 'load' 'database_buff_5_load_29' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_41 : Operation 2231 [1/2] (3.25ns)   --->   "%database_buff_6_load_29 = load i14 %database_buff_6_addr_30" [lsal_first/lsal.cpp:38]   --->   Operation 2231 'load' 'database_buff_6_load_29' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_41 : Operation 2232 [1/2] (3.25ns)   --->   "%database_buff_7_load_29 = load i14 %database_buff_7_addr_30" [lsal_first/lsal.cpp:38]   --->   Operation 2232 'load' 'database_buff_7_load_29' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_41 : Operation 2233 [1/2] (3.25ns)   --->   "%database_buff_0_load_29 = load i14 %database_buff_0_addr_30" [lsal_first/lsal.cpp:38]   --->   Operation 2233 'load' 'database_buff_0_load_29' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_41 : Operation 2234 [1/2] (3.25ns)   --->   "%database_buff_1_load_29 = load i14 %database_buff_1_addr_30" [lsal_first/lsal.cpp:38]   --->   Operation 2234 'load' 'database_buff_1_load_29' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_41 : Operation 2235 [1/2] (3.25ns)   --->   "%database_buff_2_load_29 = load i14 %database_buff_2_addr_30" [lsal_first/lsal.cpp:38]   --->   Operation 2235 'load' 'database_buff_2_load_29' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_41 : Operation 2236 [1/2] (3.25ns)   --->   "%database_buff_3_load_29 = load i14 %database_buff_3_addr_30" [lsal_first/lsal.cpp:38]   --->   Operation 2236 'load' 'database_buff_3_load_29' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_41 : Operation 2237 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_200)   --->   "%select_ln38_196 = select i1 %icmp_ln38_38, i8 %database_buff_3_load_29, i8 %database_buff_2_load_29" [lsal_first/lsal.cpp:38]   --->   Operation 2237 'select' 'select_ln38_196' <Predicate = (!icmp_ln34 & or_ln38 & or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 2238 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_197 = select i1 %icmp_ln38_36, i8 %database_buff_1_load_29, i8 %database_buff_0_load_29" [lsal_first/lsal.cpp:38]   --->   Operation 2238 'select' 'select_ln38_197' <Predicate = (!icmp_ln34 & !or_ln38 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 2239 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_201)   --->   "%select_ln38_198 = select i1 %icmp_ln38_34, i8 %database_buff_7_load_29, i8 %database_buff_6_load_29" [lsal_first/lsal.cpp:38]   --->   Operation 2239 'select' 'select_ln38_198' <Predicate = (!icmp_ln34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 2240 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_199 = select i1 %icmp_ln38_32, i8 %database_buff_5_load_29, i8 %database_buff_4_load_29" [lsal_first/lsal.cpp:38]   --->   Operation 2240 'select' 'select_ln38_199' <Predicate = (!icmp_ln34 & !or_ln38_2 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 2241 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_200 = select i1 %or_ln38, i8 %select_ln38_196, i8 %select_ln38_197" [lsal_first/lsal.cpp:38]   --->   Operation 2241 'select' 'select_ln38_200' <Predicate = (!icmp_ln34 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 2242 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_201 = select i1 %or_ln38_2, i8 %select_ln38_198, i8 %select_ln38_199" [lsal_first/lsal.cpp:38]   --->   Operation 2242 'select' 'select_ln38_201' <Predicate = (!icmp_ln34 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 2243 [1/1] (2.10ns)   --->   "%add_ln38_29 = add i17 %k, i17 30" [lsal_first/lsal.cpp:38]   --->   Operation 2243 'add' 'add_ln38_29' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 2244 [1/1] (0.00ns)   --->   "%lshr_ln38_29 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln38_29, i32 3, i32 16" [lsal_first/lsal.cpp:38]   --->   Operation 2244 'partselect' 'lshr_ln38_29' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_41 : Operation 2245 [1/1] (0.00ns)   --->   "%zext_ln38_30 = zext i14 %lshr_ln38_29" [lsal_first/lsal.cpp:38]   --->   Operation 2245 'zext' 'zext_ln38_30' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_41 : Operation 2246 [1/1] (0.00ns)   --->   "%database_buff_6_addr_31 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln38_30" [lsal_first/lsal.cpp:38]   --->   Operation 2246 'getelementptr' 'database_buff_6_addr_31' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_41 : Operation 2247 [1/1] (0.00ns)   --->   "%database_buff_7_addr_31 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln38_30" [lsal_first/lsal.cpp:38]   --->   Operation 2247 'getelementptr' 'database_buff_7_addr_31' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_41 : Operation 2248 [1/1] (0.00ns)   --->   "%database_buff_0_addr_31 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln38_30" [lsal_first/lsal.cpp:38]   --->   Operation 2248 'getelementptr' 'database_buff_0_addr_31' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_41 : Operation 2249 [1/1] (0.00ns)   --->   "%database_buff_1_addr_31 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln38_30" [lsal_first/lsal.cpp:38]   --->   Operation 2249 'getelementptr' 'database_buff_1_addr_31' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_41 : Operation 2250 [1/1] (0.00ns)   --->   "%database_buff_2_addr_31 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln38_30" [lsal_first/lsal.cpp:38]   --->   Operation 2250 'getelementptr' 'database_buff_2_addr_31' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_41 : Operation 2251 [1/1] (0.00ns)   --->   "%database_buff_3_addr_31 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln38_30" [lsal_first/lsal.cpp:38]   --->   Operation 2251 'getelementptr' 'database_buff_3_addr_31' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_41 : Operation 2252 [1/1] (0.00ns)   --->   "%database_buff_4_addr_31 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln38_30" [lsal_first/lsal.cpp:38]   --->   Operation 2252 'getelementptr' 'database_buff_4_addr_31' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_41 : Operation 2253 [1/1] (0.00ns)   --->   "%database_buff_5_addr_31 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln38_30" [lsal_first/lsal.cpp:38]   --->   Operation 2253 'getelementptr' 'database_buff_5_addr_31' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_41 : Operation 2254 [2/2] (3.25ns)   --->   "%database_buff_5_load_30 = load i14 %database_buff_5_addr_31" [lsal_first/lsal.cpp:38]   --->   Operation 2254 'load' 'database_buff_5_load_30' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_41 : Operation 2255 [2/2] (3.25ns)   --->   "%database_buff_6_load_30 = load i14 %database_buff_6_addr_31" [lsal_first/lsal.cpp:38]   --->   Operation 2255 'load' 'database_buff_6_load_30' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_41 : Operation 2256 [2/2] (3.25ns)   --->   "%database_buff_7_load_30 = load i14 %database_buff_7_addr_31" [lsal_first/lsal.cpp:38]   --->   Operation 2256 'load' 'database_buff_7_load_30' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_41 : Operation 2257 [2/2] (3.25ns)   --->   "%database_buff_0_load_30 = load i14 %database_buff_0_addr_31" [lsal_first/lsal.cpp:38]   --->   Operation 2257 'load' 'database_buff_0_load_30' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_41 : Operation 2258 [2/2] (3.25ns)   --->   "%database_buff_1_load_30 = load i14 %database_buff_1_addr_31" [lsal_first/lsal.cpp:38]   --->   Operation 2258 'load' 'database_buff_1_load_30' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_41 : Operation 2259 [2/2] (3.25ns)   --->   "%database_buff_2_load_30 = load i14 %database_buff_2_addr_31" [lsal_first/lsal.cpp:38]   --->   Operation 2259 'load' 'database_buff_2_load_30' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_41 : Operation 2260 [2/2] (3.25ns)   --->   "%database_buff_3_load_30 = load i14 %database_buff_3_addr_31" [lsal_first/lsal.cpp:38]   --->   Operation 2260 'load' 'database_buff_3_load_30' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_41 : Operation 2261 [2/2] (3.25ns)   --->   "%database_buff_4_load_30 = load i14 %database_buff_4_addr_31" [lsal_first/lsal.cpp:38]   --->   Operation 2261 'load' 'database_buff_4_load_30' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>

State 42 <SV = 41> <Delay = 7.29>
ST_42 : Operation 2262 [1/1] (0.00ns)   --->   "%global_max_54 = phi i32 %zext_ln43_26, void, i32 %global_max_52, void %._crit_edge24_ifconv"   --->   Operation 2262 'phi' 'global_max_54' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_42 : Operation 2263 [1/1] (2.43ns)   --->   "%icmp_ln56_27 = icmp_sgt  i17 %max_value_137, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 2263 'icmp' 'icmp_ln56_27' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2264 [1/1] (0.80ns)   --->   "%diag_array_2_27 = select i1 %icmp_ln56_27, i16 %trunc_ln43_27, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 2264 'select' 'diag_array_2_27' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 2265 [1/1] (0.00ns)   --->   "%zext_ln43_27 = zext i16 %diag_array_2_27" [lsal_first/lsal.cpp:43]   --->   Operation 2265 'zext' 'zext_ln43_27' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_42 : Operation 2266 [1/1] (2.47ns)   --->   "%icmp_ln68_27 = icmp_sgt  i32 %zext_ln43_27, i32 %global_max_54" [lsal_first/lsal.cpp:68]   --->   Operation 2266 'icmp' 'icmp_ln68_27' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2267 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_27, void %._crit_edge26_ifconv, void" [lsal_first/lsal.cpp:68]   --->   Operation 2267 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_42 : Operation 2268 [1/1] (0.00ns)   --->   "%shl_ln70_26 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_26, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 2268 'bitconcatenate' 'shl_ln70_26' <Predicate = (!icmp_ln34 & icmp_ln68_27)> <Delay = 0.00>
ST_42 : Operation 2269 [1/1] (0.00ns)   --->   "%or_ln70_27 = or i22 %shl_ln70_26, i22 4" [lsal_first/lsal.cpp:70]   --->   Operation 2269 'or' 'or_ln70_27' <Predicate = (!icmp_ln34 & icmp_ln68_27)> <Delay = 0.00>
ST_42 : Operation 2270 [1/1] (0.00ns)   --->   "%zext_ln70_27 = zext i22 %or_ln70_27" [lsal_first/lsal.cpp:70]   --->   Operation 2270 'zext' 'zext_ln70_27' <Predicate = (!icmp_ln34 & icmp_ln68_27)> <Delay = 0.00>
ST_42 : Operation 2271 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_27" [lsal_first/lsal.cpp:70]   --->   Operation 2271 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_27)> <Delay = 0.00>
ST_42 : Operation 2272 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge26_ifconv" [lsal_first/lsal.cpp:71]   --->   Operation 2272 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_27)> <Delay = 1.58>
ST_42 : Operation 2273 [1/1] (2.43ns)   --->   "%icmp_ln51_28 = icmp_sgt  i17 %west_28, i17 %max_value_140" [lsal_first/lsal.cpp:51]   --->   Operation 2273 'icmp' 'icmp_ln51_28' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2274 [1/1] (0.78ns)   --->   "%max_value_142 = select i1 %icmp_ln51_28, i17 %west_28, i17 %max_value_140" [lsal_first/lsal.cpp:51]   --->   Operation 2274 'select' 'max_value_142' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 2275 [1/1] (0.00ns)   --->   "%trunc_ln43_28 = trunc i17 %max_value_142" [lsal_first/lsal.cpp:43]   --->   Operation 2275 'trunc' 'trunc_ln43_28' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_42 : Operation 2276 [1/1] (2.43ns)   --->   "%icmp_ln56_28 = icmp_sgt  i17 %max_value_142, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 2276 'icmp' 'icmp_ln56_28' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2277 [1/1] (0.80ns)   --->   "%diag_array_2_28 = select i1 %icmp_ln56_28, i16 %trunc_ln43_28, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 2277 'select' 'diag_array_2_28' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 2278 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln38_29)   --->   "%select_ln38_202 = select i1 %or_ln38_3, i8 %select_ln38_200, i8 %select_ln38_201" [lsal_first/lsal.cpp:38]   --->   Operation 2278 'select' 'select_ln38_202' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 2279 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln38_29 = icmp_eq  i8 %querry_buff_2_load_3, i8 %select_ln38_202" [lsal_first/lsal.cpp:38]   --->   Operation 2279 'icmp' 'icmp_ln38_29' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2280 [1/1] (0.00ns) (grouped into LUT with out node northwest_29)   --->   "%select_ln40_29 = select i1 %icmp_ln38_29, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 2280 'select' 'select_ln40_29' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 2281 [1/1] (0.00ns) (grouped into LUT with out node northwest_29)   --->   "%sext_ln40_29 = sext i16 %diag_array_1_30_2" [lsal_first/lsal.cpp:40]   --->   Operation 2281 'sext' 'sext_ln40_29' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_42 : Operation 2282 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_29 = add i17 %select_ln40_29, i17 %sext_ln40_29" [lsal_first/lsal.cpp:40]   --->   Operation 2282 'add' 'northwest_29' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2283 [1/1] (0.00ns)   --->   "%sext_ln41_29 = sext i16 %diag_array_1_30" [lsal_first/lsal.cpp:41]   --->   Operation 2283 'sext' 'sext_ln41_29' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_42 : Operation 2284 [1/1] (2.07ns)   --->   "%west_29 = add i17 %sext_ln41_29, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 2284 'add' 'west_29' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2285 [1/1] (2.43ns)   --->   "%icmp_ln46_29 = icmp_sgt  i17 %northwest_29, i17 %west_28" [lsal_first/lsal.cpp:46]   --->   Operation 2285 'icmp' 'icmp_ln46_29' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2286 [1/1] (0.78ns)   --->   "%max_value_145 = select i1 %icmp_ln46_29, i17 %northwest_29, i17 %west_28" [lsal_first/lsal.cpp:46]   --->   Operation 2286 'select' 'max_value_145' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 2287 [1/2] (3.25ns)   --->   "%database_buff_5_load_30 = load i14 %database_buff_5_addr_31" [lsal_first/lsal.cpp:38]   --->   Operation 2287 'load' 'database_buff_5_load_30' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_42 : Operation 2288 [1/2] (3.25ns)   --->   "%database_buff_6_load_30 = load i14 %database_buff_6_addr_31" [lsal_first/lsal.cpp:38]   --->   Operation 2288 'load' 'database_buff_6_load_30' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_42 : Operation 2289 [1/2] (3.25ns)   --->   "%database_buff_7_load_30 = load i14 %database_buff_7_addr_31" [lsal_first/lsal.cpp:38]   --->   Operation 2289 'load' 'database_buff_7_load_30' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_42 : Operation 2290 [1/2] (3.25ns)   --->   "%database_buff_0_load_30 = load i14 %database_buff_0_addr_31" [lsal_first/lsal.cpp:38]   --->   Operation 2290 'load' 'database_buff_0_load_30' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_42 : Operation 2291 [1/2] (3.25ns)   --->   "%database_buff_1_load_30 = load i14 %database_buff_1_addr_31" [lsal_first/lsal.cpp:38]   --->   Operation 2291 'load' 'database_buff_1_load_30' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_42 : Operation 2292 [1/2] (3.25ns)   --->   "%database_buff_2_load_30 = load i14 %database_buff_2_addr_31" [lsal_first/lsal.cpp:38]   --->   Operation 2292 'load' 'database_buff_2_load_30' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_42 : Operation 2293 [1/2] (3.25ns)   --->   "%database_buff_3_load_30 = load i14 %database_buff_3_addr_31" [lsal_first/lsal.cpp:38]   --->   Operation 2293 'load' 'database_buff_3_load_30' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_42 : Operation 2294 [1/2] (3.25ns)   --->   "%database_buff_4_load_30 = load i14 %database_buff_4_addr_31" [lsal_first/lsal.cpp:38]   --->   Operation 2294 'load' 'database_buff_4_load_30' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_42 : Operation 2295 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_207)   --->   "%select_ln38_203 = select i1 %icmp_ln38_38, i8 %database_buff_4_load_30, i8 %database_buff_3_load_30" [lsal_first/lsal.cpp:38]   --->   Operation 2295 'select' 'select_ln38_203' <Predicate = (!icmp_ln34 & or_ln38 & or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 2296 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_204 = select i1 %icmp_ln38_36, i8 %database_buff_2_load_30, i8 %database_buff_1_load_30" [lsal_first/lsal.cpp:38]   --->   Operation 2296 'select' 'select_ln38_204' <Predicate = (!icmp_ln34 & !or_ln38 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 2297 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_208)   --->   "%select_ln38_205 = select i1 %icmp_ln38_34, i8 %database_buff_0_load_30, i8 %database_buff_7_load_30" [lsal_first/lsal.cpp:38]   --->   Operation 2297 'select' 'select_ln38_205' <Predicate = (!icmp_ln34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 2298 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_206 = select i1 %icmp_ln38_32, i8 %database_buff_6_load_30, i8 %database_buff_5_load_30" [lsal_first/lsal.cpp:38]   --->   Operation 2298 'select' 'select_ln38_206' <Predicate = (!icmp_ln34 & !or_ln38_2 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 2299 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_207 = select i1 %or_ln38, i8 %select_ln38_203, i8 %select_ln38_204" [lsal_first/lsal.cpp:38]   --->   Operation 2299 'select' 'select_ln38_207' <Predicate = (!icmp_ln34 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 2300 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_208 = select i1 %or_ln38_2, i8 %select_ln38_205, i8 %select_ln38_206" [lsal_first/lsal.cpp:38]   --->   Operation 2300 'select' 'select_ln38_208' <Predicate = (!icmp_ln34 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 2301 [1/1] (2.10ns)   --->   "%add_ln38_30 = add i17 %k, i17 31" [lsal_first/lsal.cpp:38]   --->   Operation 2301 'add' 'add_ln38_30' <Predicate = (!icmp_ln34)> <Delay = 2.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 2302 [1/1] (0.00ns)   --->   "%lshr_ln38_30 = partselect i14 @_ssdm_op_PartSelect.i14.i17.i32.i32, i17 %add_ln38_30, i32 3, i32 16" [lsal_first/lsal.cpp:38]   --->   Operation 2302 'partselect' 'lshr_ln38_30' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_42 : Operation 2303 [1/1] (0.00ns)   --->   "%zext_ln38_31 = zext i14 %lshr_ln38_30" [lsal_first/lsal.cpp:38]   --->   Operation 2303 'zext' 'zext_ln38_31' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_42 : Operation 2304 [1/1] (0.00ns)   --->   "%database_buff_7_addr_32 = getelementptr i8 %database_buff_7, i64 0, i64 %zext_ln38_31" [lsal_first/lsal.cpp:38]   --->   Operation 2304 'getelementptr' 'database_buff_7_addr_32' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_42 : Operation 2305 [1/1] (0.00ns)   --->   "%database_buff_0_addr_32 = getelementptr i8 %database_buff_0, i64 0, i64 %zext_ln38_31" [lsal_first/lsal.cpp:38]   --->   Operation 2305 'getelementptr' 'database_buff_0_addr_32' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_42 : Operation 2306 [1/1] (0.00ns)   --->   "%database_buff_1_addr_32 = getelementptr i8 %database_buff_1, i64 0, i64 %zext_ln38_31" [lsal_first/lsal.cpp:38]   --->   Operation 2306 'getelementptr' 'database_buff_1_addr_32' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_42 : Operation 2307 [1/1] (0.00ns)   --->   "%database_buff_2_addr_32 = getelementptr i8 %database_buff_2, i64 0, i64 %zext_ln38_31" [lsal_first/lsal.cpp:38]   --->   Operation 2307 'getelementptr' 'database_buff_2_addr_32' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_42 : Operation 2308 [1/1] (0.00ns)   --->   "%database_buff_3_addr_32 = getelementptr i8 %database_buff_3, i64 0, i64 %zext_ln38_31" [lsal_first/lsal.cpp:38]   --->   Operation 2308 'getelementptr' 'database_buff_3_addr_32' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_42 : Operation 2309 [1/1] (0.00ns)   --->   "%database_buff_4_addr_32 = getelementptr i8 %database_buff_4, i64 0, i64 %zext_ln38_31" [lsal_first/lsal.cpp:38]   --->   Operation 2309 'getelementptr' 'database_buff_4_addr_32' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_42 : Operation 2310 [1/1] (0.00ns)   --->   "%database_buff_5_addr_32 = getelementptr i8 %database_buff_5, i64 0, i64 %zext_ln38_31" [lsal_first/lsal.cpp:38]   --->   Operation 2310 'getelementptr' 'database_buff_5_addr_32' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 0.00>
ST_42 : Operation 2311 [1/1] (0.00ns)   --->   "%database_buff_6_addr_32 = getelementptr i8 %database_buff_6, i64 0, i64 %zext_ln38_31" [lsal_first/lsal.cpp:38]   --->   Operation 2311 'getelementptr' 'database_buff_6_addr_32' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 0.00>
ST_42 : Operation 2312 [2/2] (3.25ns)   --->   "%database_buff_6_load_31 = load i14 %database_buff_6_addr_32" [lsal_first/lsal.cpp:38]   --->   Operation 2312 'load' 'database_buff_6_load_31' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_42 : Operation 2313 [2/2] (3.25ns)   --->   "%database_buff_7_load_31 = load i14 %database_buff_7_addr_32" [lsal_first/lsal.cpp:38]   --->   Operation 2313 'load' 'database_buff_7_load_31' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_42 : Operation 2314 [2/2] (3.25ns)   --->   "%database_buff_0_load_31 = load i14 %database_buff_0_addr_32" [lsal_first/lsal.cpp:38]   --->   Operation 2314 'load' 'database_buff_0_load_31' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_42 : Operation 2315 [2/2] (3.25ns)   --->   "%database_buff_1_load_31 = load i14 %database_buff_1_addr_32" [lsal_first/lsal.cpp:38]   --->   Operation 2315 'load' 'database_buff_1_load_31' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_42 : Operation 2316 [2/2] (3.25ns)   --->   "%database_buff_2_load_31 = load i14 %database_buff_2_addr_32" [lsal_first/lsal.cpp:38]   --->   Operation 2316 'load' 'database_buff_2_load_31' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_42 : Operation 2317 [2/2] (3.25ns)   --->   "%database_buff_3_load_31 = load i14 %database_buff_3_addr_32" [lsal_first/lsal.cpp:38]   --->   Operation 2317 'load' 'database_buff_3_load_31' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_42 : Operation 2318 [2/2] (3.25ns)   --->   "%database_buff_4_load_31 = load i14 %database_buff_4_addr_32" [lsal_first/lsal.cpp:38]   --->   Operation 2318 'load' 'database_buff_4_load_31' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_42 : Operation 2319 [2/2] (3.25ns)   --->   "%database_buff_5_load_31 = load i14 %database_buff_5_addr_32" [lsal_first/lsal.cpp:38]   --->   Operation 2319 'load' 'database_buff_5_load_31' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_42 : Operation 2320 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 2320 'br' 'br_ln0' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 43 <SV = 42> <Delay = 6.84>
ST_43 : Operation 2321 [1/1] (0.00ns)   --->   "%global_max_56 = phi i32 %zext_ln43_27, void, i32 %global_max_54, void %._crit_edge25_ifconv"   --->   Operation 2321 'phi' 'global_max_56' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_43 : Operation 2322 [1/1] (0.00ns)   --->   "%zext_ln43_28 = zext i16 %diag_array_2_28" [lsal_first/lsal.cpp:43]   --->   Operation 2322 'zext' 'zext_ln43_28' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_43 : Operation 2323 [1/1] (2.47ns)   --->   "%icmp_ln68_28 = icmp_sgt  i32 %zext_ln43_28, i32 %global_max_56" [lsal_first/lsal.cpp:68]   --->   Operation 2323 'icmp' 'icmp_ln68_28' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2324 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_28, void %._crit_edge27_ifconv, void" [lsal_first/lsal.cpp:68]   --->   Operation 2324 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_43 : Operation 2325 [1/1] (0.00ns)   --->   "%shl_ln70_27 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_27, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 2325 'bitconcatenate' 'shl_ln70_27' <Predicate = (!icmp_ln34 & icmp_ln68_28)> <Delay = 0.00>
ST_43 : Operation 2326 [1/1] (0.00ns)   --->   "%or_ln70_28 = or i22 %shl_ln70_27, i22 3" [lsal_first/lsal.cpp:70]   --->   Operation 2326 'or' 'or_ln70_28' <Predicate = (!icmp_ln34 & icmp_ln68_28)> <Delay = 0.00>
ST_43 : Operation 2327 [1/1] (0.00ns)   --->   "%zext_ln70_28 = zext i22 %or_ln70_28" [lsal_first/lsal.cpp:70]   --->   Operation 2327 'zext' 'zext_ln70_28' <Predicate = (!icmp_ln34 & icmp_ln68_28)> <Delay = 0.00>
ST_43 : Operation 2328 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_28" [lsal_first/lsal.cpp:70]   --->   Operation 2328 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_28)> <Delay = 0.00>
ST_43 : Operation 2329 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge27_ifconv" [lsal_first/lsal.cpp:71]   --->   Operation 2329 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_28)> <Delay = 1.58>
ST_43 : Operation 2330 [1/1] (2.43ns)   --->   "%icmp_ln51_29 = icmp_sgt  i17 %west_29, i17 %max_value_145" [lsal_first/lsal.cpp:51]   --->   Operation 2330 'icmp' 'icmp_ln51_29' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2331 [1/1] (0.78ns)   --->   "%max_value_147 = select i1 %icmp_ln51_29, i17 %west_29, i17 %max_value_145" [lsal_first/lsal.cpp:51]   --->   Operation 2331 'select' 'max_value_147' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2332 [1/1] (0.00ns)   --->   "%trunc_ln43_29 = trunc i17 %max_value_147" [lsal_first/lsal.cpp:43]   --->   Operation 2332 'trunc' 'trunc_ln43_29' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_43 : Operation 2333 [1/1] (2.43ns)   --->   "%icmp_ln56_29 = icmp_sgt  i17 %max_value_147, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 2333 'icmp' 'icmp_ln56_29' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2334 [1/1] (0.80ns)   --->   "%diag_array_2_29 = select i1 %icmp_ln56_29, i16 %trunc_ln43_29, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 2334 'select' 'diag_array_2_29' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2335 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln38_30)   --->   "%select_ln38_209 = select i1 %or_ln38_3, i8 %select_ln38_207, i8 %select_ln38_208" [lsal_first/lsal.cpp:38]   --->   Operation 2335 'select' 'select_ln38_209' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2336 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln38_30 = icmp_eq  i8 %querry_buff_1_load_3, i8 %select_ln38_209" [lsal_first/lsal.cpp:38]   --->   Operation 2336 'icmp' 'icmp_ln38_30' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2337 [1/1] (0.00ns) (grouped into LUT with out node northwest_30)   --->   "%select_ln40_30 = select i1 %icmp_ln38_30, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 2337 'select' 'select_ln40_30' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2338 [1/1] (0.00ns) (grouped into LUT with out node northwest_30)   --->   "%sext_ln40_30 = sext i16 %diag_array_1_31_2" [lsal_first/lsal.cpp:40]   --->   Operation 2338 'sext' 'sext_ln40_30' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_43 : Operation 2339 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_30 = add i17 %select_ln40_30, i17 %sext_ln40_30" [lsal_first/lsal.cpp:40]   --->   Operation 2339 'add' 'northwest_30' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2340 [1/1] (0.00ns)   --->   "%sext_ln41_30 = sext i16 %diag_array_1_31" [lsal_first/lsal.cpp:41]   --->   Operation 2340 'sext' 'sext_ln41_30' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_43 : Operation 2341 [1/1] (2.07ns)   --->   "%west_30 = add i17 %sext_ln41_30, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 2341 'add' 'west_30' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2342 [1/1] (2.43ns)   --->   "%icmp_ln46_30 = icmp_sgt  i17 %northwest_30, i17 %west_29" [lsal_first/lsal.cpp:46]   --->   Operation 2342 'icmp' 'icmp_ln46_30' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 2343 [1/1] (0.78ns)   --->   "%max_value_150 = select i1 %icmp_ln46_30, i17 %northwest_30, i17 %west_29" [lsal_first/lsal.cpp:46]   --->   Operation 2343 'select' 'max_value_150' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2344 [1/2] (3.25ns)   --->   "%database_buff_6_load_31 = load i14 %database_buff_6_addr_32" [lsal_first/lsal.cpp:38]   --->   Operation 2344 'load' 'database_buff_6_load_31' <Predicate = (!icmp_ln34 & !icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_43 : Operation 2345 [1/2] (3.25ns)   --->   "%database_buff_7_load_31 = load i14 %database_buff_7_addr_32" [lsal_first/lsal.cpp:38]   --->   Operation 2345 'load' 'database_buff_7_load_31' <Predicate = (!icmp_ln34 & icmp_ln38_32 & !or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_43 : Operation 2346 [1/2] (3.25ns)   --->   "%database_buff_0_load_31 = load i14 %database_buff_0_addr_32" [lsal_first/lsal.cpp:38]   --->   Operation 2346 'load' 'database_buff_0_load_31' <Predicate = (!icmp_ln34 & !icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_43 : Operation 2347 [1/2] (3.25ns)   --->   "%database_buff_1_load_31 = load i14 %database_buff_1_addr_32" [lsal_first/lsal.cpp:38]   --->   Operation 2347 'load' 'database_buff_1_load_31' <Predicate = (!icmp_ln34 & icmp_ln38_34 & or_ln38_2 & !or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_43 : Operation 2348 [1/2] (3.25ns)   --->   "%database_buff_2_load_31 = load i14 %database_buff_2_addr_32" [lsal_first/lsal.cpp:38]   --->   Operation 2348 'load' 'database_buff_2_load_31' <Predicate = (!icmp_ln34 & !icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_43 : Operation 2349 [1/2] (3.25ns)   --->   "%database_buff_3_load_31 = load i14 %database_buff_3_addr_32" [lsal_first/lsal.cpp:38]   --->   Operation 2349 'load' 'database_buff_3_load_31' <Predicate = (!icmp_ln34 & icmp_ln38_36 & !or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_43 : Operation 2350 [1/2] (3.25ns)   --->   "%database_buff_4_load_31 = load i14 %database_buff_4_addr_32" [lsal_first/lsal.cpp:38]   --->   Operation 2350 'load' 'database_buff_4_load_31' <Predicate = (!icmp_ln34 & !icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_43 : Operation 2351 [1/2] (3.25ns)   --->   "%database_buff_5_load_31 = load i14 %database_buff_5_addr_32" [lsal_first/lsal.cpp:38]   --->   Operation 2351 'load' 'database_buff_5_load_31' <Predicate = (!icmp_ln34 & icmp_ln38_38 & or_ln38 & or_ln38_3)> <Delay = 3.25> <CoreInst = "RAM_1WnR">   --->   Core 83 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 8> <Depth = 8200> <RAM>
ST_43 : Operation 2352 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_214)   --->   "%select_ln38_210 = select i1 %icmp_ln38_38, i8 %database_buff_5_load_31, i8 %database_buff_4_load_31" [lsal_first/lsal.cpp:38]   --->   Operation 2352 'select' 'select_ln38_210' <Predicate = (!icmp_ln34 & or_ln38 & or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2353 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_211 = select i1 %icmp_ln38_36, i8 %database_buff_3_load_31, i8 %database_buff_2_load_31" [lsal_first/lsal.cpp:38]   --->   Operation 2353 'select' 'select_ln38_211' <Predicate = (!icmp_ln34 & !or_ln38 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2354 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_215)   --->   "%select_ln38_212 = select i1 %icmp_ln38_34, i8 %database_buff_1_load_31, i8 %database_buff_0_load_31" [lsal_first/lsal.cpp:38]   --->   Operation 2354 'select' 'select_ln38_212' <Predicate = (!icmp_ln34 & or_ln38_2 & !or_ln38_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2355 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_213 = select i1 %icmp_ln38_32, i8 %database_buff_7_load_31, i8 %database_buff_6_load_31" [lsal_first/lsal.cpp:38]   --->   Operation 2355 'select' 'select_ln38_213' <Predicate = (!icmp_ln34 & !or_ln38_2 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2356 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_214 = select i1 %or_ln38, i8 %select_ln38_210, i8 %select_ln38_211" [lsal_first/lsal.cpp:38]   --->   Operation 2356 'select' 'select_ln38_214' <Predicate = (!icmp_ln34 & or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 2357 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln38_215 = select i1 %or_ln38_2, i8 %select_ln38_212, i8 %select_ln38_213" [lsal_first/lsal.cpp:38]   --->   Operation 2357 'select' 'select_ln38_215' <Predicate = (!icmp_ln34 & !or_ln38_3)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 44 <SV = 43> <Delay = 6.84>
ST_44 : Operation 2358 [1/1] (0.00ns)   --->   "%global_max_58 = phi i32 %zext_ln43_28, void, i32 %global_max_56, void %._crit_edge26_ifconv"   --->   Operation 2358 'phi' 'global_max_58' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_44 : Operation 2359 [1/1] (0.00ns)   --->   "%zext_ln43_29 = zext i16 %diag_array_2_29" [lsal_first/lsal.cpp:43]   --->   Operation 2359 'zext' 'zext_ln43_29' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_44 : Operation 2360 [1/1] (2.47ns)   --->   "%icmp_ln68_29 = icmp_sgt  i32 %zext_ln43_29, i32 %global_max_58" [lsal_first/lsal.cpp:68]   --->   Operation 2360 'icmp' 'icmp_ln68_29' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2361 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_29, void %._crit_edge28_ifconv, void" [lsal_first/lsal.cpp:68]   --->   Operation 2361 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_44 : Operation 2362 [1/1] (0.00ns)   --->   "%shl_ln70_28 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_28, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 2362 'bitconcatenate' 'shl_ln70_28' <Predicate = (!icmp_ln34 & icmp_ln68_29)> <Delay = 0.00>
ST_44 : Operation 2363 [1/1] (0.00ns)   --->   "%or_ln70_29 = or i22 %shl_ln70_28, i22 2" [lsal_first/lsal.cpp:70]   --->   Operation 2363 'or' 'or_ln70_29' <Predicate = (!icmp_ln34 & icmp_ln68_29)> <Delay = 0.00>
ST_44 : Operation 2364 [1/1] (0.00ns)   --->   "%zext_ln70_29 = zext i22 %or_ln70_29" [lsal_first/lsal.cpp:70]   --->   Operation 2364 'zext' 'zext_ln70_29' <Predicate = (!icmp_ln34 & icmp_ln68_29)> <Delay = 0.00>
ST_44 : Operation 2365 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_29" [lsal_first/lsal.cpp:70]   --->   Operation 2365 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_29)> <Delay = 0.00>
ST_44 : Operation 2366 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge28_ifconv" [lsal_first/lsal.cpp:71]   --->   Operation 2366 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_29)> <Delay = 1.58>
ST_44 : Operation 2367 [1/1] (2.43ns)   --->   "%icmp_ln51_30 = icmp_sgt  i17 %west_30, i17 %max_value_150" [lsal_first/lsal.cpp:51]   --->   Operation 2367 'icmp' 'icmp_ln51_30' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2368 [1/1] (0.78ns)   --->   "%max_value_152 = select i1 %icmp_ln51_30, i17 %west_30, i17 %max_value_150" [lsal_first/lsal.cpp:51]   --->   Operation 2368 'select' 'max_value_152' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 2369 [1/1] (0.00ns)   --->   "%trunc_ln43_30 = trunc i17 %max_value_152" [lsal_first/lsal.cpp:43]   --->   Operation 2369 'trunc' 'trunc_ln43_30' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_44 : Operation 2370 [1/1] (2.43ns)   --->   "%icmp_ln56_30 = icmp_sgt  i17 %max_value_152, i17 0" [lsal_first/lsal.cpp:56]   --->   Operation 2370 'icmp' 'icmp_ln56_30' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2371 [1/1] (0.80ns)   --->   "%diag_array_2_30 = select i1 %icmp_ln56_30, i16 %trunc_ln43_30, i16 0" [lsal_first/lsal.cpp:64]   --->   Operation 2371 'select' 'diag_array_2_30' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 2372 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln38_31)   --->   "%select_ln38_216 = select i1 %or_ln38_3, i8 %select_ln38_214, i8 %select_ln38_215" [lsal_first/lsal.cpp:38]   --->   Operation 2372 'select' 'select_ln38_216' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 2373 [1/1] (1.55ns) (out node of the LUT)   --->   "%icmp_ln38_31 = icmp_eq  i8 %querry_buff_0_load_3, i8 %select_ln38_216" [lsal_first/lsal.cpp:38]   --->   Operation 2373 'icmp' 'icmp_ln38_31' <Predicate = (!icmp_ln34)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2374 [1/1] (0.00ns) (grouped into LUT with out node northwest_31)   --->   "%select_ln40_31 = select i1 %icmp_ln38_31, i17 2, i17 131071" [lsal_first/lsal.cpp:40]   --->   Operation 2374 'select' 'select_ln40_31' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 2375 [1/1] (0.00ns) (grouped into LUT with out node northwest_31)   --->   "%sext_ln40_31 = sext i16 %diag_array_1_32_2" [lsal_first/lsal.cpp:40]   --->   Operation 2375 'sext' 'sext_ln40_31' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_44 : Operation 2376 [1/1] (2.07ns) (out node of the LUT)   --->   "%northwest_31 = add i17 %select_ln40_31, i17 %sext_ln40_31" [lsal_first/lsal.cpp:40]   --->   Operation 2376 'add' 'northwest_31' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2377 [1/1] (0.00ns)   --->   "%sext_ln41_31 = sext i16 %diag_array_1_32" [lsal_first/lsal.cpp:41]   --->   Operation 2377 'sext' 'sext_ln41_31' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_44 : Operation 2378 [1/1] (2.07ns)   --->   "%west_31 = add i17 %sext_ln41_31, i17 131071" [lsal_first/lsal.cpp:41]   --->   Operation 2378 'add' 'west_31' <Predicate = (!icmp_ln34)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2379 [1/1] (2.43ns)   --->   "%icmp_ln46_31 = icmp_sgt  i17 %northwest_31, i17 %west_30" [lsal_first/lsal.cpp:46]   --->   Operation 2379 'icmp' 'icmp_ln46_31' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 2380 [1/1] (0.78ns)   --->   "%max_value_155 = select i1 %icmp_ln46_31, i17 %northwest_31, i17 %west_30" [lsal_first/lsal.cpp:46]   --->   Operation 2380 'select' 'max_value_155' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.63>
ST_45 : Operation 2381 [1/1] (0.00ns)   --->   "%global_max_60 = phi i32 %zext_ln43_29, void, i32 %global_max_58, void %._crit_edge27_ifconv"   --->   Operation 2381 'phi' 'global_max_60' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_45 : Operation 2382 [1/1] (0.00ns)   --->   "%zext_ln43_30 = zext i16 %diag_array_2_30" [lsal_first/lsal.cpp:43]   --->   Operation 2382 'zext' 'zext_ln43_30' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_45 : Operation 2383 [1/1] (2.47ns)   --->   "%icmp_ln68_30 = icmp_sgt  i32 %zext_ln43_30, i32 %global_max_60" [lsal_first/lsal.cpp:68]   --->   Operation 2383 'icmp' 'icmp_ln68_30' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2384 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_30, void %._crit_edge29_ifconv, void" [lsal_first/lsal.cpp:68]   --->   Operation 2384 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_45 : Operation 2385 [1/1] (0.00ns)   --->   "%shl_ln70_29 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_29, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 2385 'bitconcatenate' 'shl_ln70_29' <Predicate = (!icmp_ln34 & icmp_ln68_30)> <Delay = 0.00>
ST_45 : Operation 2386 [1/1] (0.00ns)   --->   "%or_ln70_30 = or i22 %shl_ln70_29, i22 1" [lsal_first/lsal.cpp:70]   --->   Operation 2386 'or' 'or_ln70_30' <Predicate = (!icmp_ln34 & icmp_ln68_30)> <Delay = 0.00>
ST_45 : Operation 2387 [1/1] (0.00ns)   --->   "%zext_ln70_30 = zext i22 %or_ln70_30" [lsal_first/lsal.cpp:70]   --->   Operation 2387 'zext' 'zext_ln70_30' <Predicate = (!icmp_ln34 & icmp_ln68_30)> <Delay = 0.00>
ST_45 : Operation 2388 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_30" [lsal_first/lsal.cpp:70]   --->   Operation 2388 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_30)> <Delay = 0.00>
ST_45 : Operation 2389 [1/1] (1.58ns)   --->   "%br_ln71 = br void %._crit_edge29_ifconv" [lsal_first/lsal.cpp:71]   --->   Operation 2389 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_30)> <Delay = 1.58>
ST_45 : Operation 2390 [1/1] (0.00ns) (grouped into LUT with out node direction_1)   --->   "%direction = select i1 %icmp_ln46_31, i2 2, i2 1" [lsal_first/lsal.cpp:46]   --->   Operation 2390 'select' 'direction' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 2391 [1/1] (2.43ns)   --->   "%icmp_ln51_31 = icmp_sgt  i17 %west_31, i17 %max_value_155" [lsal_first/lsal.cpp:51]   --->   Operation 2391 'icmp' 'icmp_ln51_31' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2392 [1/1] (0.78ns)   --->   "%max_value_157 = select i1 %icmp_ln51_31, i17 %west_31, i17 %max_value_155" [lsal_first/lsal.cpp:51]   --->   Operation 2392 'select' 'max_value_157' <Predicate = (!icmp_ln34)> <Delay = 0.78> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 2393 [1/1] (0.00ns)   --->   "%trunc_ln43_31 = trunc i17 %max_value_157" [lsal_first/lsal.cpp:43]   --->   Operation 2393 'trunc' 'trunc_ln43_31' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_45 : Operation 2394 [1/1] (2.43ns)   --->   "%icmp_ln56_31 = icmp_slt  i17 %max_value_157, i17 1" [lsal_first/lsal.cpp:56]   --->   Operation 2394 'icmp' 'icmp_ln56_31' <Predicate = (!icmp_ln34)> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2395 [1/1] (0.80ns)   --->   "%diag_array_2_31 = select i1 %icmp_ln56_31, i16 0, i16 %trunc_ln43_31" [lsal_first/lsal.cpp:64]   --->   Operation 2395 'select' 'diag_array_2_31' <Predicate = (!icmp_ln34)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 2396 [1/1] (0.00ns) (grouped into LUT with out node direction_1)   --->   "%xor_ln56 = xor i1 %icmp_ln56_31, i1 1" [lsal_first/lsal.cpp:56]   --->   Operation 2396 'xor' 'xor_ln56' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2397 [1/1] (0.00ns) (grouped into LUT with out node direction_1)   --->   "%select_ln56 = select i1 %xor_ln56, i2 3, i2 0" [lsal_first/lsal.cpp:56]   --->   Operation 2397 'select' 'select_ln56' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 2398 [1/1] (0.00ns) (grouped into LUT with out node direction_1)   --->   "%or_ln56 = or i1 %icmp_ln56_31, i1 %icmp_ln51_31" [lsal_first/lsal.cpp:56]   --->   Operation 2398 'or' 'or_ln56' <Predicate = (!icmp_ln34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 2399 [1/1] (0.99ns) (out node of the LUT)   --->   "%direction_1 = select i1 %or_ln56, i2 %select_ln56, i2 %direction" [lsal_first/lsal.cpp:56]   --->   Operation 2399 'select' 'direction_1' <Predicate = (!icmp_ln34)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_45 : Operation 2400 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i2 %direction_1" [lsal_first/lsal.cpp:44]   --->   Operation 2400 'zext' 'zext_ln44' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_45 : Operation 2401 [1/1] (0.00ns)   --->   "%write_ln81 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %direction_matrix, i16 %zext_ln44" [lsal_first/lsal.cpp:81]   --->   Operation 2401 'write' 'write_ln81' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 46 <SV = 45> <Delay = 4.06>
ST_46 : Operation 2402 [1/1] (0.00ns)   --->   "%global_max_62 = phi i32 %zext_ln43_30, void, i32 %global_max_60, void %._crit_edge28_ifconv"   --->   Operation 2402 'phi' 'global_max_62' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_46 : Operation 2403 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i16 %diag_array_2_31" [lsal_first/lsal.cpp:56]   --->   Operation 2403 'zext' 'zext_ln56' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_46 : Operation 2404 [1/1] (2.47ns)   --->   "%icmp_ln68_31 = icmp_sgt  i32 %zext_ln56, i32 %global_max_62" [lsal_first/lsal.cpp:68]   --->   Operation 2404 'icmp' 'icmp_ln68_31' <Predicate = (!icmp_ln34)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 2405 [1/1] (1.58ns)   --->   "%br_ln68 = br i1 %icmp_ln68_31, void %load-store-loop138.split.0, void" [lsal_first/lsal.cpp:68]   --->   Operation 2405 'br' 'br_ln68' <Predicate = (!icmp_ln34)> <Delay = 1.58>
ST_46 : Operation 2406 [1/1] (0.00ns)   --->   "%shl_ln70_30 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i17.i5, i17 %add_ln38_30, i5 0" [lsal_first/lsal.cpp:70]   --->   Operation 2406 'bitconcatenate' 'shl_ln70_30' <Predicate = (!icmp_ln34 & icmp_ln68_31)> <Delay = 0.00>
ST_46 : Operation 2407 [1/1] (0.00ns)   --->   "%zext_ln70_31 = zext i22 %shl_ln70_30" [lsal_first/lsal.cpp:70]   --->   Operation 2407 'zext' 'zext_ln70_31' <Predicate = (!icmp_ln34 & icmp_ln68_31)> <Delay = 0.00>
ST_46 : Operation 2408 [1/1] (0.00ns)   --->   "%write_ln70 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %max_index, i32 %zext_ln70_31" [lsal_first/lsal.cpp:70]   --->   Operation 2408 'write' 'write_ln70' <Predicate = (!icmp_ln34 & icmp_ln68_31)> <Delay = 0.00>
ST_46 : Operation 2409 [1/1] (1.58ns)   --->   "%br_ln71 = br void %load-store-loop138.split.0" [lsal_first/lsal.cpp:71]   --->   Operation 2409 'br' 'br_ln71' <Predicate = (!icmp_ln34 & icmp_ln68_31)> <Delay = 1.58>
ST_46 : Operation 2410 [1/1] (0.00ns)   --->   "%global_max_64 = phi i32 %zext_ln56, void, i32 %global_max_62, void %._crit_edge29_ifconv"   --->   Operation 2410 'phi' 'global_max_64' <Predicate = (!icmp_ln34)> <Delay = 0.00>

State 47 <SV = 15> <Delay = 0.00>
ST_47 : Operation 2411 [1/1] (0.00ns)   --->   "%ret_ln85 = ret" [lsal_first/lsal.cpp:85]   --->   Operation 2411 'ret' 'ret_ln85' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('p_t') with incoming values : ('empty') [67]  (1.59 ns)

 <State 2>: 1.83ns
The critical path consists of the following:
	'phi' operation ('p_t') with incoming values : ('empty') [67]  (0 ns)
	'add' operation ('empty') [68]  (1.83 ns)

 <State 3>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('p_t2315') with incoming values : ('empty_11') [241]  (1.59 ns)

 <State 4>: 1.83ns
The critical path consists of the following:
	'phi' operation ('p_t2315') with incoming values : ('empty_11') [241]  (0 ns)
	'add' operation ('empty_11') [242]  (1.83 ns)

 <State 5>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('loop_index145') with incoming values : ('empty_13') [387]  (1.59 ns)

 <State 6>: 3.75ns
The critical path consists of the following:
	'phi' operation ('loop_index145') with incoming values : ('empty_13') [387]  (0 ns)
	'getelementptr' operation ('querry_buff_2_addr') [399]  (0 ns)
	'store' operation ('store_ln0') of variable 'query_read' on array 'querry_buff[2]', lsal_first/lsal.cpp:21 [419]  (2.32 ns)
	blocking operation 1.43 ns on control path)

 <State 7>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('loop_index142') with incoming values : ('empty_16') [436]  (1.59 ns)

 <State 8>: 5.69ns
The critical path consists of the following:
	'phi' operation ('loop_index142') with incoming values : ('empty_16') [436]  (0 ns)
	'getelementptr' operation ('database_buff_5_addr') [451]  (0 ns)
	'store' operation ('store_ln0') of variable 'database_read' on array 'database_buff[5]', lsal_first/lsal.cpp:22 [459]  (3.25 ns)
	blocking operation 2.43 ns on control path)

 <State 9>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('querry_buff_7_addr_1') [482]  (0 ns)
	'load' operation ('querry_buff_7_load') on array 'querry_buff[7]', lsal_first/lsal.cpp:21 [483]  (2.32 ns)

 <State 10>: 2.32ns
The critical path consists of the following:
	'load' operation ('querry_buff_7_load') on array 'querry_buff[7]', lsal_first/lsal.cpp:21 [483]  (2.32 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'phi' operation ('k', lsal_first/lsal.cpp:70) with incoming values : ('add_ln38', lsal_first/lsal.cpp:38) [612]  (0 ns)
	'getelementptr' operation ('database_buff_4_addr_1', lsal_first/lsal.cpp:38) [628]  (0 ns)
	'load' operation ('database_buff_4_load', lsal_first/lsal.cpp:38) on array 'database_buff[4]', lsal_first/lsal.cpp:22 [640]  (3.25 ns)

 <State 12>: 5.36ns
The critical path consists of the following:
	'add' operation ('add_ln38', lsal_first/lsal.cpp:38) [614]  (2.11 ns)
	'getelementptr' operation ('database_buff_0_addr_2', lsal_first/lsal.cpp:38) [694]  (0 ns)
	'load' operation ('database_buff_0_load_1', lsal_first/lsal.cpp:38) on array 'database_buff[0]', lsal_first/lsal.cpp:22 [695]  (3.25 ns)

 <State 13>: 6.84ns
The critical path consists of the following:
	'phi' operation ('phi_ln38', lsal_first/lsal.cpp:38) with incoming values : ('database_buff_6_load', lsal_first/lsal.cpp:38) ('database_buff_5_load', lsal_first/lsal.cpp:38) ('database_buff_4_load', lsal_first/lsal.cpp:38) ('database_buff_3_load', lsal_first/lsal.cpp:38) ('database_buff_2_load', lsal_first/lsal.cpp:38) ('database_buff_1_load', lsal_first/lsal.cpp:38) ('database_buff_0_load', lsal_first/lsal.cpp:38) ('database_buff_7_load', lsal_first/lsal.cpp:38) [658]  (0 ns)
	'icmp' operation ('icmp_ln38', lsal_first/lsal.cpp:38) [659]  (1.55 ns)
	'select' operation ('select_ln40', lsal_first/lsal.cpp:40) [662]  (0 ns)
	'add' operation ('northwest', lsal_first/lsal.cpp:40) [664]  (2.08 ns)
	'icmp' operation ('icmp_ln46', lsal_first/lsal.cpp:46) [667]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:46) [668]  (0.781 ns)

 <State 14>: 6.84ns
The critical path consists of the following:
	'select' operation ('select_ln38_6', lsal_first/lsal.cpp:38) [720]  (0 ns)
	'icmp' operation ('icmp_ln38_1', lsal_first/lsal.cpp:38) [721]  (1.55 ns)
	'select' operation ('select_ln40_1', lsal_first/lsal.cpp:40) [722]  (0 ns)
	'add' operation ('northwest', lsal_first/lsal.cpp:40) [724]  (2.08 ns)
	'icmp' operation ('icmp_ln46_1', lsal_first/lsal.cpp:46) [727]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:46) [728]  (0.781 ns)

 <State 15>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56', lsal_first/lsal.cpp:56) [672]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [673]  (0.805 ns)
	'icmp' operation ('icmp_ln68', lsal_first/lsal.cpp:68) [675]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [684]  (1.59 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_1', lsal_first/lsal.cpp:56) [732]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [733]  (0.805 ns)
	'icmp' operation ('icmp_ln68_1', lsal_first/lsal.cpp:68) [735]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [744]  (1.59 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_2', lsal_first/lsal.cpp:56) [782]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [783]  (0.805 ns)
	'icmp' operation ('icmp_ln68_2', lsal_first/lsal.cpp:68) [785]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [794]  (1.59 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_3', lsal_first/lsal.cpp:56) [832]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [833]  (0.805 ns)
	'icmp' operation ('icmp_ln68_3', lsal_first/lsal.cpp:68) [835]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [844]  (1.59 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_4', lsal_first/lsal.cpp:56) [882]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [883]  (0.805 ns)
	'icmp' operation ('icmp_ln68_4', lsal_first/lsal.cpp:68) [885]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [894]  (1.59 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_5', lsal_first/lsal.cpp:56) [932]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [933]  (0.805 ns)
	'icmp' operation ('icmp_ln68_5', lsal_first/lsal.cpp:68) [935]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [944]  (1.59 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_6', lsal_first/lsal.cpp:56) [982]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [983]  (0.805 ns)
	'icmp' operation ('icmp_ln68_6', lsal_first/lsal.cpp:68) [985]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [994]  (1.59 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_7', lsal_first/lsal.cpp:56) [1032]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [1033]  (0.805 ns)
	'icmp' operation ('icmp_ln68_7', lsal_first/lsal.cpp:68) [1035]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [1044]  (1.59 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_8', lsal_first/lsal.cpp:56) [1082]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [1083]  (0.805 ns)
	'icmp' operation ('icmp_ln68_8', lsal_first/lsal.cpp:68) [1085]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [1094]  (1.59 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_9', lsal_first/lsal.cpp:56) [1132]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [1133]  (0.805 ns)
	'icmp' operation ('icmp_ln68_9', lsal_first/lsal.cpp:68) [1135]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [1144]  (1.59 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_10', lsal_first/lsal.cpp:56) [1182]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [1183]  (0.805 ns)
	'icmp' operation ('icmp_ln68_10', lsal_first/lsal.cpp:68) [1185]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [1194]  (1.59 ns)

 <State 26>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_11', lsal_first/lsal.cpp:56) [1232]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [1233]  (0.805 ns)
	'icmp' operation ('icmp_ln68_11', lsal_first/lsal.cpp:68) [1235]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [1244]  (1.59 ns)

 <State 27>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_12', lsal_first/lsal.cpp:56) [1282]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [1283]  (0.805 ns)
	'icmp' operation ('icmp_ln68_12', lsal_first/lsal.cpp:68) [1285]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [1294]  (1.59 ns)

 <State 28>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_13', lsal_first/lsal.cpp:56) [1332]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [1333]  (0.805 ns)
	'icmp' operation ('icmp_ln68_13', lsal_first/lsal.cpp:68) [1335]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [1344]  (1.59 ns)

 <State 29>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_14', lsal_first/lsal.cpp:56) [1382]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [1383]  (0.805 ns)
	'icmp' operation ('icmp_ln68_14', lsal_first/lsal.cpp:68) [1385]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [1394]  (1.59 ns)

 <State 30>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_15', lsal_first/lsal.cpp:56) [1432]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [1433]  (0.805 ns)
	'icmp' operation ('icmp_ln68_15', lsal_first/lsal.cpp:68) [1435]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [1444]  (1.59 ns)

 <State 31>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_16', lsal_first/lsal.cpp:56) [1482]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [1483]  (0.805 ns)
	'icmp' operation ('icmp_ln68_16', lsal_first/lsal.cpp:68) [1485]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [1494]  (1.59 ns)

 <State 32>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_17', lsal_first/lsal.cpp:56) [1532]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [1533]  (0.805 ns)
	'icmp' operation ('icmp_ln68_17', lsal_first/lsal.cpp:68) [1535]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [1544]  (1.59 ns)

 <State 33>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_18', lsal_first/lsal.cpp:56) [1582]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [1583]  (0.805 ns)
	'icmp' operation ('icmp_ln68_18', lsal_first/lsal.cpp:68) [1585]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [1594]  (1.59 ns)

 <State 34>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_19', lsal_first/lsal.cpp:56) [1632]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [1633]  (0.805 ns)
	'icmp' operation ('icmp_ln68_19', lsal_first/lsal.cpp:68) [1635]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [1644]  (1.59 ns)

 <State 35>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_20', lsal_first/lsal.cpp:56) [1682]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [1683]  (0.805 ns)
	'icmp' operation ('icmp_ln68_20', lsal_first/lsal.cpp:68) [1685]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [1694]  (1.59 ns)

 <State 36>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_21', lsal_first/lsal.cpp:56) [1732]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [1733]  (0.805 ns)
	'icmp' operation ('icmp_ln68_21', lsal_first/lsal.cpp:68) [1735]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [1744]  (1.59 ns)

 <State 37>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_22', lsal_first/lsal.cpp:56) [1782]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [1783]  (0.805 ns)
	'icmp' operation ('icmp_ln68_22', lsal_first/lsal.cpp:68) [1785]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [1794]  (1.59 ns)

 <State 38>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_23', lsal_first/lsal.cpp:56) [1832]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [1833]  (0.805 ns)
	'icmp' operation ('icmp_ln68_23', lsal_first/lsal.cpp:68) [1835]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [1844]  (1.59 ns)

 <State 39>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_24', lsal_first/lsal.cpp:56) [1882]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [1883]  (0.805 ns)
	'icmp' operation ('icmp_ln68_24', lsal_first/lsal.cpp:68) [1885]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [1894]  (1.59 ns)

 <State 40>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_25', lsal_first/lsal.cpp:56) [1932]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [1933]  (0.805 ns)
	'icmp' operation ('icmp_ln68_25', lsal_first/lsal.cpp:68) [1935]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [1944]  (1.59 ns)

 <State 41>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_26', lsal_first/lsal.cpp:56) [1982]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [1983]  (0.805 ns)
	'icmp' operation ('icmp_ln68_26', lsal_first/lsal.cpp:68) [1985]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [1994]  (1.59 ns)

 <State 42>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln56_27', lsal_first/lsal.cpp:56) [2032]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:64) [2033]  (0.805 ns)
	'icmp' operation ('icmp_ln68_27', lsal_first/lsal.cpp:68) [2035]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [2044]  (1.59 ns)

 <State 43>: 6.84ns
The critical path consists of the following:
	'select' operation ('select_ln38_209', lsal_first/lsal.cpp:38) [2170]  (0 ns)
	'icmp' operation ('icmp_ln38_30', lsal_first/lsal.cpp:38) [2171]  (1.55 ns)
	'select' operation ('select_ln40_30', lsal_first/lsal.cpp:40) [2172]  (0 ns)
	'add' operation ('northwest', lsal_first/lsal.cpp:40) [2174]  (2.08 ns)
	'icmp' operation ('icmp_ln46_30', lsal_first/lsal.cpp:46) [2177]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:46) [2178]  (0.781 ns)

 <State 44>: 6.84ns
The critical path consists of the following:
	'select' operation ('select_ln38_216', lsal_first/lsal.cpp:38) [2220]  (0 ns)
	'icmp' operation ('icmp_ln38_31', lsal_first/lsal.cpp:38) [2221]  (1.55 ns)
	'select' operation ('select_ln40_31', lsal_first/lsal.cpp:40) [2222]  (0 ns)
	'add' operation ('northwest', lsal_first/lsal.cpp:40) [2224]  (2.08 ns)
	'icmp' operation ('icmp_ln46_31', lsal_first/lsal.cpp:46) [2227]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:46) [2228]  (0.781 ns)

 <State 45>: 6.64ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln51_31', lsal_first/lsal.cpp:51) [2230]  (2.43 ns)
	'select' operation ('max_value', lsal_first/lsal.cpp:51) [2231]  (0.781 ns)
	'icmp' operation ('icmp_ln56_31', lsal_first/lsal.cpp:56) [2233]  (2.43 ns)
	'xor' operation ('xor_ln56', lsal_first/lsal.cpp:56) [2236]  (0 ns)
	'select' operation ('select_ln56', lsal_first/lsal.cpp:56) [2237]  (0 ns)
	'select' operation ('direction', lsal_first/lsal.cpp:56) [2239]  (0.993 ns)
	wire write on port 'direction_matrix' (lsal_first/lsal.cpp:81) [2250]  (0 ns)

 <State 46>: 4.06ns
The critical path consists of the following:
	'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [2194]  (0 ns)
	'icmp' operation ('icmp_ln68_31', lsal_first/lsal.cpp:68) [2241]  (2.47 ns)
	multiplexor before 'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [2249]  (1.59 ns)
	'phi' operation ('global_max') with incoming values : ('zext_ln43', lsal_first/lsal.cpp:43) ('zext_ln43_1', lsal_first/lsal.cpp:43) ('zext_ln43_2', lsal_first/lsal.cpp:43) ('zext_ln43_3', lsal_first/lsal.cpp:43) ('zext_ln43_4', lsal_first/lsal.cpp:43) ('zext_ln43_5', lsal_first/lsal.cpp:43) ('zext_ln43_6', lsal_first/lsal.cpp:43) ('zext_ln43_7', lsal_first/lsal.cpp:43) ('zext_ln43_8', lsal_first/lsal.cpp:43) ('zext_ln43_9', lsal_first/lsal.cpp:43) ('zext_ln43_10', lsal_first/lsal.cpp:43) ('zext_ln43_11', lsal_first/lsal.cpp:43) ('zext_ln43_12', lsal_first/lsal.cpp:43) ('zext_ln43_13', lsal_first/lsal.cpp:43) ('zext_ln43_14', lsal_first/lsal.cpp:43) ('zext_ln43_15', lsal_first/lsal.cpp:43) ('zext_ln43_16', lsal_first/lsal.cpp:43) ('zext_ln43_17', lsal_first/lsal.cpp:43) ('zext_ln43_18', lsal_first/lsal.cpp:43) ('zext_ln43_19', lsal_first/lsal.cpp:43) ('zext_ln43_20', lsal_first/lsal.cpp:43) ('zext_ln43_21', lsal_first/lsal.cpp:43) ('zext_ln43_22', lsal_first/lsal.cpp:43) ('zext_ln43_23', lsal_first/lsal.cpp:43) ('zext_ln43_24', lsal_first/lsal.cpp:43) ('zext_ln43_25', lsal_first/lsal.cpp:43) ('zext_ln43_26', lsal_first/lsal.cpp:43) ('zext_ln43_27', lsal_first/lsal.cpp:43) ('zext_ln43_28', lsal_first/lsal.cpp:43) ('zext_ln43_29', lsal_first/lsal.cpp:43) ('zext_ln43_30', lsal_first/lsal.cpp:43) ('zext_ln56', lsal_first/lsal.cpp:56) [2249]  (0 ns)

 <State 47>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
