

================================================================
== Vitis HLS Report for 'spiking_binam_Pipeline_VITIS_LOOP_34_2'
================================================================
* Date:           Mon May  5 13:02:25 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        SpikingBINAM
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.203 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.340 us|  0.340 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_34_2  |       32|       32|         1|          1|          1|    32|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      16|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|      11|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      11|      43|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln34_fu_344_p2  |         +|   0|  0|  16|           9|           4|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  16|           9|           4|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2  |   9|          2|    9|         18|
    |i_fu_70               |   9|          2|    9|         18|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  27|          6|   19|         38|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_fu_70      |  9|   0|    9|          0|
    +-------------+---+----+-----+-----------+
    |Total        | 11|   0|   11|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|                               RTL Ports                               | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+-----------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk                                                                 |   in|    1|  ap_ctrl_hs|                        spiking_binam_Pipeline_VITIS_LOOP_34_2|  return value|
|ap_rst                                                                 |   in|    1|  ap_ctrl_hs|                        spiking_binam_Pipeline_VITIS_LOOP_34_2|  return value|
|ap_start                                                               |   in|    1|  ap_ctrl_hs|                        spiking_binam_Pipeline_VITIS_LOOP_34_2|  return value|
|ap_done                                                                |  out|    1|  ap_ctrl_hs|                        spiking_binam_Pipeline_VITIS_LOOP_34_2|  return value|
|ap_idle                                                                |  out|    1|  ap_ctrl_hs|                        spiking_binam_Pipeline_VITIS_LOOP_34_2|  return value|
|ap_ready                                                               |  out|    1|  ap_ctrl_hs|                        spiking_binam_Pipeline_VITIS_LOOP_34_2|  return value|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_address0             |  out|    5|   ap_memory|             spiking_binam_stream_Spike_0_int_stream_Spike_0_v|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_ce0                  |  out|    1|   ap_memory|             spiking_binam_stream_Spike_0_int_stream_Spike_0_v|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_we0                  |  out|    1|   ap_memory|             spiking_binam_stream_Spike_0_int_stream_Spike_0_v|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_d0                   |  out|    7|   ap_memory|             spiking_binam_stream_Spike_0_int_stream_Spike_0_v|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_address0     |  out|    5|   ap_memory|     spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_ce0          |  out|    1|   ap_memory|     spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_we0          |  out|    1|   ap_memory|     spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_d0           |  out|    3|   ap_memory|     spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_address0           |  out|    5|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_ce0                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_we0                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_d0                 |  out|    7|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_address0   |  out|    5|   ap_memory|   spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_ce0        |  out|    1|   ap_memory|   spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_we0        |  out|    1|   ap_memory|   spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_d0         |  out|    3|   ap_memory|   spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_address0           |  out|    5|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_ce0                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_we0                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_d0                 |  out|    7|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_address0   |  out|    5|   ap_memory|   spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_ce0        |  out|    1|   ap_memory|   spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_we0        |  out|    1|   ap_memory|   spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_d0         |  out|    3|   ap_memory|   spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_address0           |  out|    5|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_ce0                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_we0                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_d0                 |  out|    7|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_address0  |  out|    5|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_ce0       |  out|    1|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_we0       |  out|    1|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_d0        |  out|    3|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_address0           |  out|    5|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_ce0                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_we0                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_d0                 |  out|    7|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_address0  |  out|    5|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_ce0       |  out|    1|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_we0       |  out|    1|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_d0        |  out|    3|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_address0           |  out|    5|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_ce0                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_we0                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_d0                 |  out|    7|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_address0  |  out|    5|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_ce0       |  out|    1|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_we0       |  out|    1|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_d0        |  out|    3|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_address0           |  out|    5|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_ce0                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_we0                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_d0                 |  out|    7|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_address0  |  out|    5|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_ce0       |  out|    1|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_we0       |  out|    1|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_d0        |  out|    3|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_address0           |  out|    5|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_ce0                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_we0                |  out|    1|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_d0                 |  out|    7|   ap_memory|           spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_address0  |  out|    5|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_ce0       |  out|    1|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_we0       |  out|    1|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14|         array|
|spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_d0        |  out|    3|   ap_memory|  spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14|         array|
+-----------------------------------------------------------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.42ns)   --->   "%store_ln0 = store i9 0, i9 %i"   --->   Operation 5 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_2 = load i9 %i" [spiking_binam_hls.cpp:34]   --->   Operation 7 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 8 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %i_2, i32 8" [spiking_binam_hls.cpp:34]   --->   Operation 9 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln34 = br i1 %tmp, void %for.inc.split, void %VITIS_LOOP_44_3.exitStub" [spiking_binam_hls.cpp:34]   --->   Operation 11 'br' 'br_ln34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specloopname_ln34 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [spiking_binam_hls.cpp:34]   --->   Operation 12 'specloopname' 'specloopname_ln34' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %i_2, i32 3, i32 7" [spiking_binam_hls.cpp:36]   --->   Operation 13 'partselect' 'lshr_ln' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i5 %lshr_ln" [spiking_binam_hls.cpp:36]   --->   Operation 14 'zext' 'zext_ln36' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v, i64 0, i64 %zext_ln36" [spiking_binam_hls.cpp:36]   --->   Operation 15 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.67ns)   --->   "%store_ln36 = store i7 0, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_addr" [spiking_binam_hls.cpp:36]   --->   Operation 16 'store' 'store_ln36' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer, i64 0, i64 %zext_ln36" [spiking_binam_hls.cpp:37]   --->   Operation 17 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.67ns)   --->   "%store_ln37 = store i3 0, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_addr" [spiking_binam_hls.cpp:37]   --->   Operation 18 'store' 'store_ln37' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1, i64 0, i64 %zext_ln36" [spiking_binam_hls.cpp:36]   --->   Operation 19 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.67ns)   --->   "%store_ln36 = store i7 0, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_addr" [spiking_binam_hls.cpp:36]   --->   Operation 20 'store' 'store_ln36' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8, i64 0, i64 %zext_ln36" [spiking_binam_hls.cpp:37]   --->   Operation 21 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.67ns)   --->   "%store_ln37 = store i3 0, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_addr" [spiking_binam_hls.cpp:37]   --->   Operation 22 'store' 'store_ln37' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2, i64 0, i64 %zext_ln36" [spiking_binam_hls.cpp:36]   --->   Operation 23 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.67ns)   --->   "%store_ln36 = store i7 0, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_addr" [spiking_binam_hls.cpp:36]   --->   Operation 24 'store' 'store_ln36' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9, i64 0, i64 %zext_ln36" [spiking_binam_hls.cpp:37]   --->   Operation 25 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.67ns)   --->   "%store_ln37 = store i3 0, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_addr" [spiking_binam_hls.cpp:37]   --->   Operation 26 'store' 'store_ln37' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3, i64 0, i64 %zext_ln36" [spiking_binam_hls.cpp:36]   --->   Operation 27 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.67ns)   --->   "%store_ln36 = store i7 0, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_addr" [spiking_binam_hls.cpp:36]   --->   Operation 28 'store' 'store_ln36' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10, i64 0, i64 %zext_ln36" [spiking_binam_hls.cpp:37]   --->   Operation 29 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.67ns)   --->   "%store_ln37 = store i3 0, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_addr" [spiking_binam_hls.cpp:37]   --->   Operation 30 'store' 'store_ln37' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4, i64 0, i64 %zext_ln36" [spiking_binam_hls.cpp:36]   --->   Operation 31 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.67ns)   --->   "%store_ln36 = store i7 0, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_addr" [spiking_binam_hls.cpp:36]   --->   Operation 32 'store' 'store_ln36' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11, i64 0, i64 %zext_ln36" [spiking_binam_hls.cpp:37]   --->   Operation 33 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.67ns)   --->   "%store_ln37 = store i3 0, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_addr" [spiking_binam_hls.cpp:37]   --->   Operation 34 'store' 'store_ln37' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5, i64 0, i64 %zext_ln36" [spiking_binam_hls.cpp:36]   --->   Operation 35 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.67ns)   --->   "%store_ln36 = store i7 0, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_addr" [spiking_binam_hls.cpp:36]   --->   Operation 36 'store' 'store_ln36' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12, i64 0, i64 %zext_ln36" [spiking_binam_hls.cpp:37]   --->   Operation 37 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.67ns)   --->   "%store_ln37 = store i3 0, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_addr" [spiking_binam_hls.cpp:37]   --->   Operation 38 'store' 'store_ln37' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6, i64 0, i64 %zext_ln36" [spiking_binam_hls.cpp:36]   --->   Operation 39 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.67ns)   --->   "%store_ln36 = store i7 0, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_addr" [spiking_binam_hls.cpp:36]   --->   Operation 40 'store' 'store_ln36' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13, i64 0, i64 %zext_ln36" [spiking_binam_hls.cpp:37]   --->   Operation 41 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.67ns)   --->   "%store_ln37 = store i3 0, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_addr" [spiking_binam_hls.cpp:37]   --->   Operation 42 'store' 'store_ln37' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_addr = getelementptr i7 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7, i64 0, i64 %zext_ln36" [spiking_binam_hls.cpp:36]   --->   Operation 43 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.67ns)   --->   "%store_ln36 = store i7 0, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_addr" [spiking_binam_hls.cpp:36]   --->   Operation 44 'store' 'store_ln36' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 7> <Depth = 32> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_addr = getelementptr i3 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14, i64 0, i64 %zext_ln36" [spiking_binam_hls.cpp:37]   --->   Operation 45 'getelementptr' 'spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.67ns)   --->   "%store_ln37 = store i3 0, i5 %spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_addr" [spiking_binam_hls.cpp:37]   --->   Operation 46 'store' 'store_ln37' <Predicate = (!tmp)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 3> <Depth = 32> <RAM>
ST_1 : Operation 47 [1/1] (0.77ns)   --->   "%add_ln34 = add i9 %i_2, i9 8" [spiking_binam_hls.cpp:34]   --->   Operation 47 'add' 'add_ln34' <Predicate = (!tmp)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%store_ln34 = store i9 %add_ln34, i9 %i" [spiking_binam_hls.cpp:34]   --->   Operation 48 'store' 'store_ln34' <Predicate = (!tmp)> <Delay = 0.42>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln34 = br void %for.inc" [spiking_binam_hls.cpp:34]   --->   Operation 49 'br' 'br_ln34' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_v]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                                                 (alloca           ) [ 01]
store_ln0                                                         (store            ) [ 00]
br_ln0                                                            (br               ) [ 00]
i_2                                                               (load             ) [ 00]
specpipeline_ln0                                                  (specpipeline     ) [ 00]
tmp                                                               (bitselect        ) [ 01]
empty                                                             (speclooptripcount) [ 00]
br_ln34                                                           (br               ) [ 00]
specloopname_ln34                                                 (specloopname     ) [ 00]
lshr_ln                                                           (partselect       ) [ 00]
zext_ln36                                                         (zext             ) [ 00]
spiking_binam_stream_Spike_0_int_stream_Spike_0_v_addr            (getelementptr    ) [ 00]
store_ln36                                                        (store            ) [ 00]
spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_addr    (getelementptr    ) [ 00]
store_ln37                                                        (store            ) [ 00]
spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_addr          (getelementptr    ) [ 00]
store_ln36                                                        (store            ) [ 00]
spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_addr  (getelementptr    ) [ 00]
store_ln37                                                        (store            ) [ 00]
spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_addr          (getelementptr    ) [ 00]
store_ln36                                                        (store            ) [ 00]
spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_addr  (getelementptr    ) [ 00]
store_ln37                                                        (store            ) [ 00]
spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_addr          (getelementptr    ) [ 00]
store_ln36                                                        (store            ) [ 00]
spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_addr (getelementptr    ) [ 00]
store_ln37                                                        (store            ) [ 00]
spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_addr          (getelementptr    ) [ 00]
store_ln36                                                        (store            ) [ 00]
spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_addr (getelementptr    ) [ 00]
store_ln37                                                        (store            ) [ 00]
spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_addr          (getelementptr    ) [ 00]
store_ln36                                                        (store            ) [ 00]
spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_addr (getelementptr    ) [ 00]
store_ln37                                                        (store            ) [ 00]
spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_addr          (getelementptr    ) [ 00]
store_ln36                                                        (store            ) [ 00]
spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_addr (getelementptr    ) [ 00]
store_ln37                                                        (store            ) [ 00]
spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_addr          (getelementptr    ) [ 00]
store_ln36                                                        (store            ) [ 00]
spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_addr (getelementptr    ) [ 00]
store_ln37                                                        (store            ) [ 00]
add_ln34                                                          (add              ) [ 00]
store_ln34                                                        (store            ) [ 00]
br_ln34                                                           (br               ) [ 00]
ret_ln0                                                           (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i9.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i9.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="i_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="7" slack="0"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="5" slack="0"/>
<pin id="78" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_addr/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln36_access_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="5" slack="0"/>
<pin id="83" dir="0" index="1" bw="7" slack="0"/>
<pin id="84" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="85" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="3" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="5" slack="0"/>
<pin id="92" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_addr/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="store_ln37_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="5" slack="0"/>
<pin id="97" dir="0" index="1" bw="3" slack="0"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="7" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="5" slack="0"/>
<pin id="106" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_addr/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln36_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="5" slack="0"/>
<pin id="111" dir="0" index="1" bw="7" slack="0"/>
<pin id="112" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="3" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="5" slack="0"/>
<pin id="120" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_addr/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="store_ln37_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="5" slack="0"/>
<pin id="125" dir="0" index="1" bw="3" slack="0"/>
<pin id="126" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="7" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="5" slack="0"/>
<pin id="134" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_addr/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln36_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="5" slack="0"/>
<pin id="139" dir="0" index="1" bw="7" slack="0"/>
<pin id="140" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="3" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="5" slack="0"/>
<pin id="148" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_addr/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="store_ln37_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="5" slack="0"/>
<pin id="153" dir="0" index="1" bw="3" slack="0"/>
<pin id="154" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="7" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="5" slack="0"/>
<pin id="162" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_addr/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln36_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="5" slack="0"/>
<pin id="167" dir="0" index="1" bw="7" slack="0"/>
<pin id="168" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="3" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="5" slack="0"/>
<pin id="176" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_addr/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln37_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="0"/>
<pin id="181" dir="0" index="1" bw="3" slack="0"/>
<pin id="182" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="7" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="5" slack="0"/>
<pin id="190" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_addr/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="store_ln36_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="5" slack="0"/>
<pin id="195" dir="0" index="1" bw="7" slack="0"/>
<pin id="196" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="3" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="5" slack="0"/>
<pin id="204" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_addr/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln37_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="5" slack="0"/>
<pin id="209" dir="0" index="1" bw="3" slack="0"/>
<pin id="210" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="7" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="5" slack="0"/>
<pin id="218" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_addr/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="store_ln36_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="0"/>
<pin id="223" dir="0" index="1" bw="7" slack="0"/>
<pin id="224" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="3" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="5" slack="0"/>
<pin id="232" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_addr/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="store_ln37_access_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="5" slack="0"/>
<pin id="237" dir="0" index="1" bw="3" slack="0"/>
<pin id="238" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="239" dir="1" index="3" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_addr_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="7" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="5" slack="0"/>
<pin id="246" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_addr/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln36_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="0"/>
<pin id="251" dir="0" index="1" bw="7" slack="0"/>
<pin id="252" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_addr_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="3" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="5" slack="0"/>
<pin id="260" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_addr/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln37_access_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="0"/>
<pin id="265" dir="0" index="1" bw="3" slack="0"/>
<pin id="266" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="267" dir="1" index="3" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_addr_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="7" slack="0"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="5" slack="0"/>
<pin id="274" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_addr/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="store_ln36_access_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="5" slack="0"/>
<pin id="279" dir="0" index="1" bw="7" slack="0"/>
<pin id="280" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="3" bw="7" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_addr_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="3" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="5" slack="0"/>
<pin id="288" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_addr/1 "/>
</bind>
</comp>

<comp id="291" class="1004" name="store_ln37_access_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="5" slack="0"/>
<pin id="293" dir="0" index="1" bw="3" slack="0"/>
<pin id="294" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="3" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln0_store_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="9" slack="0"/>
<pin id="301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="i_2_load_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="9" slack="0"/>
<pin id="305" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="1" slack="0"/>
<pin id="308" dir="0" index="1" bw="9" slack="0"/>
<pin id="309" dir="0" index="2" bw="5" slack="0"/>
<pin id="310" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="lshr_ln_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="5" slack="0"/>
<pin id="316" dir="0" index="1" bw="9" slack="0"/>
<pin id="317" dir="0" index="2" bw="3" slack="0"/>
<pin id="318" dir="0" index="3" bw="4" slack="0"/>
<pin id="319" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="zext_ln36_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="5" slack="0"/>
<pin id="326" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="add_ln34_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="9" slack="0"/>
<pin id="346" dir="0" index="1" bw="5" slack="0"/>
<pin id="347" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln34/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="store_ln34_store_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="9" slack="0"/>
<pin id="352" dir="0" index="1" bw="9" slack="0"/>
<pin id="353" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln34/1 "/>
</bind>
</comp>

<comp id="355" class="1005" name="i_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="9" slack="0"/>
<pin id="357" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="32" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="62" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="86"><net_src comp="64" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="87"><net_src comp="74" pin="3"/><net_sink comp="81" pin=0"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="62" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="66" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="101"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="62" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="64" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="115"><net_src comp="102" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="62" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="128"><net_src comp="66" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="129"><net_src comp="116" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="62" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="64" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="143"><net_src comp="130" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="62" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="66" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="157"><net_src comp="144" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="163"><net_src comp="12" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="62" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="64" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="171"><net_src comp="158" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="177"><net_src comp="14" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="62" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="66" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="185"><net_src comp="172" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="191"><net_src comp="16" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="62" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="64" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="199"><net_src comp="186" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="205"><net_src comp="18" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="62" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="66" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="213"><net_src comp="200" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="219"><net_src comp="20" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="62" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="64" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="227"><net_src comp="214" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="233"><net_src comp="22" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="62" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="240"><net_src comp="66" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="241"><net_src comp="228" pin="3"/><net_sink comp="235" pin=0"/></net>

<net id="247"><net_src comp="24" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="62" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="254"><net_src comp="64" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="255"><net_src comp="242" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="261"><net_src comp="26" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="62" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="66" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="269"><net_src comp="256" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="275"><net_src comp="28" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="276"><net_src comp="62" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="282"><net_src comp="64" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="283"><net_src comp="270" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="289"><net_src comp="30" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="62" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="66" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="297"><net_src comp="284" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="302"><net_src comp="34" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="311"><net_src comp="44" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="303" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="313"><net_src comp="46" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="320"><net_src comp="56" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="303" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="322"><net_src comp="58" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="323"><net_src comp="60" pin="0"/><net_sink comp="314" pin=3"/></net>

<net id="327"><net_src comp="314" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="329"><net_src comp="324" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="330"><net_src comp="324" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="331"><net_src comp="324" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="332"><net_src comp="324" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="333"><net_src comp="324" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="334"><net_src comp="324" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="335"><net_src comp="324" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="336"><net_src comp="324" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="337"><net_src comp="324" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="338"><net_src comp="324" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="339"><net_src comp="324" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="340"><net_src comp="324" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="341"><net_src comp="324" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="342"><net_src comp="324" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="343"><net_src comp="324" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="348"><net_src comp="303" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="68" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="354"><net_src comp="344" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="358"><net_src comp="70" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="360"><net_src comp="355" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="361"><net_src comp="355" pin="1"/><net_sink comp="350" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_v | {1 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer | {1 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1 | {1 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8 | {1 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2 | {1 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9 | {1 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3 | {1 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10 | {1 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4 | {1 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11 | {1 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5 | {1 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12 | {1 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6 | {1 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13 | {1 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7 | {1 }
	Port: spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14 | {1 }
 - Input state : 
	Port: spiking_binam_Pipeline_VITIS_LOOP_34_2 : spiking_binam_stream_Spike_0_int_stream_Spike_0_v | {}
	Port: spiking_binam_Pipeline_VITIS_LOOP_34_2 : spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer | {}
	Port: spiking_binam_Pipeline_VITIS_LOOP_34_2 : spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1 | {}
	Port: spiking_binam_Pipeline_VITIS_LOOP_34_2 : spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8 | {}
	Port: spiking_binam_Pipeline_VITIS_LOOP_34_2 : spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2 | {}
	Port: spiking_binam_Pipeline_VITIS_LOOP_34_2 : spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9 | {}
	Port: spiking_binam_Pipeline_VITIS_LOOP_34_2 : spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3 | {}
	Port: spiking_binam_Pipeline_VITIS_LOOP_34_2 : spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10 | {}
	Port: spiking_binam_Pipeline_VITIS_LOOP_34_2 : spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4 | {}
	Port: spiking_binam_Pipeline_VITIS_LOOP_34_2 : spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11 | {}
	Port: spiking_binam_Pipeline_VITIS_LOOP_34_2 : spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5 | {}
	Port: spiking_binam_Pipeline_VITIS_LOOP_34_2 : spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12 | {}
	Port: spiking_binam_Pipeline_VITIS_LOOP_34_2 : spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6 | {}
	Port: spiking_binam_Pipeline_VITIS_LOOP_34_2 : spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13 | {}
	Port: spiking_binam_Pipeline_VITIS_LOOP_34_2 : spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7 | {}
	Port: spiking_binam_Pipeline_VITIS_LOOP_34_2 : spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i_2 : 1
		tmp : 2
		br_ln34 : 3
		lshr_ln : 2
		zext_ln36 : 3
		spiking_binam_stream_Spike_0_int_stream_Spike_0_v_addr : 4
		store_ln36 : 5
		spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_addr : 4
		store_ln37 : 5
		spiking_binam_stream_Spike_0_int_stream_Spike_0_v_1_addr : 4
		store_ln36 : 5
		spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_8_addr : 4
		store_ln37 : 5
		spiking_binam_stream_Spike_0_int_stream_Spike_0_v_2_addr : 4
		store_ln36 : 5
		spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_9_addr : 4
		store_ln37 : 5
		spiking_binam_stream_Spike_0_int_stream_Spike_0_v_3_addr : 4
		store_ln36 : 5
		spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_10_addr : 4
		store_ln37 : 5
		spiking_binam_stream_Spike_0_int_stream_Spike_0_v_4_addr : 4
		store_ln36 : 5
		spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_11_addr : 4
		store_ln37 : 5
		spiking_binam_stream_Spike_0_int_stream_Spike_0_v_5_addr : 4
		store_ln36 : 5
		spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_12_addr : 4
		store_ln37 : 5
		spiking_binam_stream_Spike_0_int_stream_Spike_0_v_6_addr : 4
		store_ln36 : 5
		spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_13_addr : 4
		store_ln37 : 5
		spiking_binam_stream_Spike_0_int_stream_Spike_0_v_7_addr : 4
		store_ln36 : 5
		spiking_binam_stream_Spike_0_int_stream_Spike_0_ref_timer_14_addr : 4
		store_ln37 : 5
		add_ln34 : 2
		store_ln34 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------|---------|---------|
| Operation|  Functional Unit |    FF   |   LUT   |
|----------|------------------|---------|---------|
|    add   |  add_ln34_fu_344 |    0    |    16   |
|----------|------------------|---------|---------|
| bitselect|    tmp_fu_306    |    0    |    0    |
|----------|------------------|---------|---------|
|partselect|  lshr_ln_fu_314  |    0    |    0    |
|----------|------------------|---------|---------|
|   zext   | zext_ln36_fu_324 |    0    |    0    |
|----------|------------------|---------|---------|
|   Total  |                  |    0    |    16   |
|----------|------------------|---------|---------|

Memories:
N/A

* Register list:
+---------+--------+
|         |   FF   |
+---------+--------+
|i_reg_355|    9   |
+---------+--------+
|  Total  |    9   |
+---------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   16   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    9   |    -   |
+-----------+--------+--------+
|   Total   |    9   |   16   |
+-----------+--------+--------+
