// Seed: 2310817113
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  inout id_2;
  output id_1;
  reg id_3;
  always @(negedge id_3 - id_2) begin
    id_3 <= id_2;
  end
  logic id_4;
  logic id_5;
endmodule
