==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-10] Setting target device to 'xc7k160t-fbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.labq3map2q3map2mesh.c_PutMeshOnCurve_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22161 ; free virtual = 44704
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22161 ; free virtual = 44704
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22160 ; free virtual = 44703
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22160 ; free virtual = 44703
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22141 ; free virtual = 44684
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:15 ; elapsed = 00:00:28 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22141 ; free virtual = 44684
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 28.27 seconds; current allocated memory: 94.836 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 94.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0 seconds; current allocated memory: 94.965 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 832.453 ; gain = 132.133 ; free physical = 22140 ; free virtual = 44683
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
INFO: [HLS 200-10] Creating and opening project '/home/vivado/aut/proj_extr_.obs-studiolibobsobs-cocoa.c_obs_key_to_virtual_key_with_main.c'.
INFO: [HLS 200-10] Adding design file 'extr_.obs-studiolibobsobs-cocoa.c_obs_key_to_virtual_key_with_main.c' to the project
INFO: [HLS 200-10] Creating and opening solution '/home/vivado/aut/proj_extr_.obs-studiolibobsobs-cocoa.c_obs_key_to_virtual_key_with_main.c/solution1'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.labq3map2q3map2mesh.c_PutMeshOnCurve_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:01:48 ; elapsed = 00:12:27 . Memory (MB): peak = 906.352 ; gain = 206.031 ; free physical = 27018 ; free virtual = 37428
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:01:48 ; elapsed = 00:12:27 . Memory (MB): peak = 906.352 ; gain = 206.031 ; free physical = 27018 ; free virtual = 37428
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:01:50 ; elapsed = 00:12:29 . Memory (MB): peak = 906.352 ; gain = 206.031 ; free physical = 27018 ; free virtual = 37428
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:01:50 ; elapsed = 00:12:29 . Memory (MB): peak = 906.352 ; gain = 206.031 ; free physical = 27018 ; free virtual = 37428
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:01:50 ; elapsed = 00:12:29 . Memory (MB): peak = 912.453 ; gain = 212.133 ; free physical = 27010 ; free virtual = 37420
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:01:50 ; elapsed = 00:12:29 . Memory (MB): peak = 912.453 ; gain = 212.133 ; free physical = 27010 ; free virtual = 37420
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 96.1 seconds; current allocated memory: 118.768 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 118.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 118.860 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:51 ; elapsed = 00:12:30 . Memory (MB): peak = 912.453 ; gain = 212.133 ; free physical = 27009 ; free virtual = 37419
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
INFO: [HLS 200-10] Opening project '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.labq3map2q3map2mesh.c_PutMeshOnCurve_with_main.c'.
INFO: [HLS 200-10] Opening solution '/home/vivado/HLStools/vivado/214_benchmakrs/proj_extr_.labq3map2q3map2mesh.c_PutMeshOnCurve_with_main.c/solution1'.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.labq3map2q3map2mesh.c_PutMeshOnCurve_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:04 ; elapsed = 00:14:33 . Memory (MB): peak = 912.453 ; gain = 212.133 ; free physical = 27006 ; free virtual = 37417
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:04 ; elapsed = 00:14:33 . Memory (MB): peak = 912.453 ; gain = 212.133 ; free physical = 27006 ; free virtual = 37417
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:05 ; elapsed = 00:14:35 . Memory (MB): peak = 912.453 ; gain = 212.133 ; free physical = 27006 ; free virtual = 37417
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:05 ; elapsed = 00:14:35 . Memory (MB): peak = 912.453 ; gain = 212.133 ; free physical = 27006 ; free virtual = 37417
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:05 ; elapsed = 00:14:35 . Memory (MB): peak = 912.453 ; gain = 212.133 ; free physical = 27007 ; free virtual = 37417
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:05 ; elapsed = 00:14:35 . Memory (MB): peak = 912.453 ; gain = 212.133 ; free physical = 27007 ; free virtual = 37417
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'main' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 125.83 seconds; current allocated memory: 119.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 119.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on function 'main' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'main'.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 119.376 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:02:06 ; elapsed = 00:14:36 . Memory (MB): peak = 912.453 ; gain = 212.133 ; free physical = 27007 ; free virtual = 37417
INFO: [VHDL 208-304] Generating VHDL RTL for main.
INFO: [VLOG 209-307] Generating Verilog RTL for main.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.labq3map2q3map2mesh.c_PutMeshOnCurve_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:20 ; elapsed = 00:17:08 . Memory (MB): peak = 912.453 ; gain = 212.133 ; free physical = 27009 ; free virtual = 37419
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:20 ; elapsed = 00:17:08 . Memory (MB): peak = 912.453 ; gain = 212.133 ; free physical = 27009 ; free virtual = 37419
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:22 ; elapsed = 00:17:10 . Memory (MB): peak = 912.453 ; gain = 212.133 ; free physical = 27009 ; free virtual = 37420
INFO: [HLS 200-10] Checking synthesizability ...
ERROR: [SYNCHK 200-11] Argument 'in.verts.xyz' of function 'PutMeshOnCurve' (extr_.labq3map2q3map2mesh.c_PutMeshOnCurve_with_main.c:21) has an unsynthesizable type (possible cause(s): pointer to pointer or global pointer).
ERROR: [SYNCHK 200-61] extr_.labq3map2q3map2mesh.c_PutMeshOnCurve_with_main.c:30: unsupported memory access on variable 'in.verts.xyz' which is (or contains) an array with unknown size at compile time.
INFO: [SYNCHK 200-10] 2 error(s), 0 warning(s).
ERROR: [HLS 200-70] Synthesizability check failed.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.labq3map2q3map2mesh.c_PutMeshOnCurve_with_main.c' ... 
ERROR: [HLS 200-70] Compilation errors found: In file included from extr_.labq3map2q3map2mesh.c_PutMeshOnCurve_with_main.c:1:
extr_.labq3map2q3map2mesh.c_PutMeshOnCurve_with_main.c:14:55: error: array has incomplete element type 'TYPE_1__' (aka 'struct TYPE_4__')
struct TYPE_5__ {int width; int height; TYPE_1__ verts[1000]; } ;
                                                      ^
extr_.labq3map2q3map2mesh.c_PutMeshOnCurve_with_main.c:11:16: note: forward declaration of 'struct TYPE_4__'
typedef struct TYPE_4__ TYPE_1__ ;
               ^
1 error generated.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'extr_.labq3map2q3map2mesh.c_PutMeshOnCurve_with_main.c' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:02:42 ; elapsed = 00:19:13 . Memory (MB): peak = 912.453 ; gain = 212.133 ; free physical = 27002 ; free virtual = 37413
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:02:42 ; elapsed = 00:19:13 . Memory (MB): peak = 912.453 ; gain = 212.133 ; free physical = 27002 ; free virtual = 37413
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:02:44 ; elapsed = 00:19:14 . Memory (MB): peak = 912.453 ; gain = 212.133 ; free physical = 27002 ; free virtual = 37413
INFO: [HLS 200-10] Checking synthesizability ...
WARNING: [SYNCHK 200-77] The top function 'PutMeshOnCurve' (extr_.labq3map2q3map2mesh.c_PutMeshOnCurve_with_main.c:22) has no outputs. Possible cause(s) are: (1) Output parameters are passed by value; (2) intended outputs (parameters or global variables) are never written; (3) there are infinite loops.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:02:44 ; elapsed = 00:19:14 . Memory (MB): peak = 912.453 ; gain = 212.133 ; free physical = 27002 ; free virtual = 37413
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:02:44 ; elapsed = 00:19:15 . Memory (MB): peak = 912.453 ; gain = 212.133 ; free physical = 27002 ; free virtual = 37413
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:02:44 ; elapsed = 00:19:15 . Memory (MB): peak = 912.453 ; gain = 212.133 ; free physical = 27002 ; free virtual = 37413
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'PutMeshOnCurve' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PutMeshOnCurve' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 280.17 seconds; current allocated memory: 123.478 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 10 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 124.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PutMeshOnCurve' 
