// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        imgG_dout,
        imgG_num_data_valid,
        imgG_fifo_cap,
        imgG_empty_n,
        imgG_read,
        imgRB_din,
        imgRB_num_data_valid,
        imgRB_fifo_cap,
        imgRB_full_n,
        imgRB_write,
        p_0_2_0_0_09101500_lcssa1537_i,
        p_0_1_0_0_09091498_lcssa1535_i,
        p_0_0_0_0_09081496_lcssa1533_i,
        p_0_0_0948_114831495_lcssa1531_i,
        p_0_0_0949_114811493_lcssa1529_i,
        p_0_0_0950_114791491_lcssa1527_i,
        p_0_2_0_0_09161488_lcssa1525_i,
        p_0_1_0_0_09151486_lcssa1523_i,
        p_0_0_0_0_09141484_lcssa1521_i,
        p_0_0_0948_21423_lcssa1455_i,
        p_0_0_0949_21420_lcssa1453_i,
        p_0_0_0950_21417_lcssa1451_i,
        p_0_0_09481393_lcssa1443_i,
        p_0_0_09491390_lcssa1441_i,
        p_0_0_09501387_lcssa1439_i,
        loopWidth_i,
        cmp203_i,
        empty_51,
        xor_i,
        empty,
        cmp59_i,
        red_i,
        p_0_2_0_0_09101501_i_out,
        p_0_2_0_0_09101501_i_out_ap_vld,
        p_0_1_0_0_09091499_i_out,
        p_0_1_0_0_09091499_i_out_ap_vld,
        p_0_0_0_0_09081497_i_out,
        p_0_0_0_0_09081497_i_out_ap_vld,
        p_0_0_0948_114831494_i_out,
        p_0_0_0948_114831494_i_out_ap_vld,
        p_0_0_0949_114811492_i_out,
        p_0_0_0949_114811492_i_out_ap_vld,
        p_0_0_0950_114791490_i_out,
        p_0_0_0950_114791490_i_out_ap_vld,
        p_0_2_0_0_09161489_i_out,
        p_0_2_0_0_09161489_i_out_ap_vld,
        p_0_1_0_0_09151487_i_out,
        p_0_1_0_0_09151487_i_out_ap_vld,
        p_0_0_0_0_09141485_i_out,
        p_0_0_0_0_09141485_i_out_ap_vld,
        p_0_0_0948_21422_i_out,
        p_0_0_0948_21422_i_out_ap_vld,
        p_0_0_0949_21419_i_out,
        p_0_0_0949_21419_i_out_ap_vld,
        p_0_0_0950_21416_i_out,
        p_0_0_0950_21416_i_out_ap_vld,
        p_0_0_09481392_i_out,
        p_0_0_09481392_i_out_ap_vld,
        p_0_0_09491389_i_out,
        p_0_0_09491389_i_out_ap_vld,
        p_0_0_09501386_i_out,
        p_0_0_09501386_i_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [23:0] imgG_dout;
input  [2:0] imgG_num_data_valid;
input  [2:0] imgG_fifo_cap;
input   imgG_empty_n;
output   imgG_read;
output  [23:0] imgRB_din;
input  [2:0] imgRB_num_data_valid;
input  [2:0] imgRB_fifo_cap;
input   imgRB_full_n;
output   imgRB_write;
input  [7:0] p_0_2_0_0_09101500_lcssa1537_i;
input  [7:0] p_0_1_0_0_09091498_lcssa1535_i;
input  [7:0] p_0_0_0_0_09081496_lcssa1533_i;
input  [7:0] p_0_0_0948_114831495_lcssa1531_i;
input  [7:0] p_0_0_0949_114811493_lcssa1529_i;
input  [7:0] p_0_0_0950_114791491_lcssa1527_i;
input  [7:0] p_0_2_0_0_09161488_lcssa1525_i;
input  [7:0] p_0_1_0_0_09151486_lcssa1523_i;
input  [7:0] p_0_0_0_0_09141484_lcssa1521_i;
input  [7:0] p_0_0_0948_21423_lcssa1455_i;
input  [7:0] p_0_0_0949_21420_lcssa1453_i;
input  [7:0] p_0_0_0950_21417_lcssa1451_i;
input  [7:0] p_0_0_09481393_lcssa1443_i;
input  [7:0] p_0_0_09491390_lcssa1441_i;
input  [7:0] p_0_0_09501387_lcssa1439_i;
input  [11:0] loopWidth_i;
input  [0:0] cmp203_i;
input  [0:0] empty_51;
input  [14:0] xor_i;
input  [11:0] empty;
input  [0:0] cmp59_i;
input  [0:0] red_i;
output  [7:0] p_0_2_0_0_09101501_i_out;
output   p_0_2_0_0_09101501_i_out_ap_vld;
output  [7:0] p_0_1_0_0_09091499_i_out;
output   p_0_1_0_0_09091499_i_out_ap_vld;
output  [7:0] p_0_0_0_0_09081497_i_out;
output   p_0_0_0_0_09081497_i_out_ap_vld;
output  [7:0] p_0_0_0948_114831494_i_out;
output   p_0_0_0948_114831494_i_out_ap_vld;
output  [7:0] p_0_0_0949_114811492_i_out;
output   p_0_0_0949_114811492_i_out_ap_vld;
output  [7:0] p_0_0_0950_114791490_i_out;
output   p_0_0_0950_114791490_i_out_ap_vld;
output  [7:0] p_0_2_0_0_09161489_i_out;
output   p_0_2_0_0_09161489_i_out_ap_vld;
output  [7:0] p_0_1_0_0_09151487_i_out;
output   p_0_1_0_0_09151487_i_out_ap_vld;
output  [7:0] p_0_0_0_0_09141485_i_out;
output   p_0_0_0_0_09141485_i_out_ap_vld;
output  [7:0] p_0_0_0948_21422_i_out;
output   p_0_0_0948_21422_i_out_ap_vld;
output  [7:0] p_0_0_0949_21419_i_out;
output   p_0_0_0949_21419_i_out_ap_vld;
output  [7:0] p_0_0_0950_21416_i_out;
output   p_0_0_0950_21416_i_out_ap_vld;
output  [7:0] p_0_0_09481392_i_out;
output   p_0_0_09481392_i_out_ap_vld;
output  [7:0] p_0_0_09491389_i_out;
output   p_0_0_09491389_i_out_ap_vld;
output  [7:0] p_0_0_09501386_i_out;
output   p_0_0_09501386_i_out_ap_vld;

reg ap_idle;
reg p_0_2_0_0_09101501_i_out_ap_vld;
reg p_0_1_0_0_09091499_i_out_ap_vld;
reg p_0_0_0_0_09081497_i_out_ap_vld;
reg p_0_0_0948_114831494_i_out_ap_vld;
reg p_0_0_0949_114811492_i_out_ap_vld;
reg p_0_0_0950_114791490_i_out_ap_vld;
reg p_0_2_0_0_09161489_i_out_ap_vld;
reg p_0_1_0_0_09151487_i_out_ap_vld;
reg p_0_0_0_0_09141485_i_out_ap_vld;
reg p_0_0_0948_21422_i_out_ap_vld;
reg p_0_0_0949_21419_i_out_ap_vld;
reg p_0_0_0950_21416_i_out_ap_vld;
reg p_0_0_09481392_i_out_ap_vld;
reg p_0_0_09491389_i_out_ap_vld;
reg p_0_0_09501386_i_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_idle_pp0;
reg   [0:0] icmp_ln633_reg_2123;
reg   [0:0] icmp_ln643_reg_2127;
wire   [0:0] cmp59_i_read_reg_2112;
reg    ap_predicate_op101_read_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] and_ln833_reg_2166;
reg   [0:0] and_ln833_reg_2166_pp0_iter6_reg;
reg    ap_block_state8_pp0_stage0_iter7;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln633_fu_853_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    imgG_blk_n;
wire    ap_block_pp0_stage0;
reg    imgRB_blk_n;
reg   [7:0] p_0_0_0949_21469_ph_i_reg_474;
reg   [7:0] pix_3_reg_538;
reg   [7:0] pix_3_reg_538_pp0_iter3_reg;
reg    ap_block_pp0_stage0_11001;
reg   [7:0] pix_3_reg_538_pp0_iter4_reg;
reg   [7:0] pix_3_reg_538_pp0_iter5_reg;
reg   [7:0] pix_3_reg_538_pp0_iter6_reg;
reg   [7:0] pix_4_reg_602;
reg   [7:0] pix_4_reg_602_pp0_iter4_reg;
reg   [7:0] pix_4_reg_602_pp0_iter5_reg;
reg   [7:0] pix_reg_612;
reg   [7:0] pix_reg_612_pp0_iter4_reg;
reg   [7:0] pix_reg_612_pp0_iter5_reg;
reg   [0:0] icmp_ln633_reg_2123_pp0_iter1_reg;
reg   [0:0] icmp_ln633_reg_2123_pp0_iter2_reg;
reg   [0:0] icmp_ln633_reg_2123_pp0_iter3_reg;
reg   [0:0] icmp_ln633_reg_2123_pp0_iter4_reg;
reg   [0:0] icmp_ln633_reg_2123_pp0_iter5_reg;
wire   [0:0] icmp_ln643_fu_875_p2;
reg   [0:0] icmp_ln643_reg_2127_pp0_iter1_reg;
reg   [11:0] lineBuffer_addr_reg_2131;
reg   [11:0] lineBuffer_1_addr_reg_2137;
reg   [11:0] lineBuffer_1_addr_reg_2137_pp0_iter1_reg;
wire   [0:0] cmp161_i_fu_881_p2;
reg   [0:0] cmp161_i_reg_2143;
reg   [0:0] cmp161_i_reg_2143_pp0_iter1_reg;
wire   [0:0] icmp_ln772_fu_903_p2;
reg   [0:0] icmp_ln772_reg_2162;
reg   [0:0] icmp_ln772_reg_2162_pp0_iter1_reg;
reg   [0:0] icmp_ln772_reg_2162_pp0_iter2_reg;
reg   [0:0] icmp_ln772_reg_2162_pp0_iter3_reg;
reg   [0:0] icmp_ln772_reg_2162_pp0_iter4_reg;
reg   [0:0] icmp_ln772_reg_2162_pp0_iter5_reg;
wire   [0:0] and_ln833_fu_915_p2;
reg   [0:0] and_ln833_reg_2166_pp0_iter1_reg;
reg   [0:0] and_ln833_reg_2166_pp0_iter2_reg;
reg   [0:0] and_ln833_reg_2166_pp0_iter3_reg;
reg   [0:0] and_ln833_reg_2166_pp0_iter4_reg;
reg   [0:0] and_ln833_reg_2166_pp0_iter5_reg;
reg   [7:0] p_0_1_0_0_09151487_i_load_reg_2170;
reg   [7:0] p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter2_reg;
reg   [7:0] p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter3_reg;
reg   [7:0] p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter4_reg;
reg   [7:0] p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg;
reg   [7:0] p_0_1_0_0_09091499_i_load_reg_2177;
reg   [7:0] p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter2_reg;
reg   [7:0] p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter3_reg;
reg   [7:0] p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter4_reg;
reg   [7:0] p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg;
wire   [7:0] trunc_ln654_fu_932_p1;
reg   [7:0] trunc_ln654_reg_2184;
reg   [7:0] tmp_4_i1_reg_2192;
reg   [7:0] tmp_5_i2_reg_2199;
wire   [7:0] trunc_ln654_1_fu_957_p1;
reg   [7:0] trunc_ln654_1_reg_2207;
reg   [7:0] tmp_7_i3_reg_2214;
reg   [7:0] tmp_8_i4_reg_2220;
wire   [7:0] trunc_ln666_fu_981_p1;
reg   [7:0] p_0_0_0_0_09141485_i_load_reg_2237;
reg   [7:0] p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter3_reg;
reg   [7:0] p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter4_reg;
reg   [7:0] p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg;
reg   [7:0] p_0_2_0_0_09161489_i_load_reg_2242;
reg   [7:0] p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter3_reg;
reg   [7:0] p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter4_reg;
reg   [7:0] p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg;
reg   [7:0] p_0_0_0950_114791490_i_load_reg_2247;
reg   [7:0] p_0_0_0950_114791490_i_load_reg_2247_pp0_iter3_reg;
reg   [7:0] p_0_0_0950_114791490_i_load_reg_2247_pp0_iter4_reg;
reg   [7:0] p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg;
reg   [7:0] p_0_0_0949_114811492_i_load_reg_2253;
reg   [7:0] p_0_0_0949_114811492_i_load_reg_2253_pp0_iter3_reg;
reg   [7:0] p_0_0_0949_114811492_i_load_reg_2253_pp0_iter4_reg;
reg   [7:0] p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg;
reg   [7:0] p_0_0_0948_114831494_i_load_reg_2258;
reg   [7:0] p_0_0_0948_114831494_i_load_reg_2258_pp0_iter3_reg;
reg   [7:0] p_0_0_0948_114831494_i_load_reg_2258_pp0_iter4_reg;
reg   [7:0] p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg;
reg   [7:0] p_0_0_0_0_09081497_i_load_reg_2264;
reg   [7:0] p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter3_reg;
reg   [7:0] p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter4_reg;
reg   [7:0] p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg;
reg   [7:0] p_0_2_0_0_09101501_i_load_reg_2269;
reg   [7:0] p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter3_reg;
reg   [7:0] p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter4_reg;
reg   [7:0] p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg;
reg   [7:0] p_0_0_09501386_i_load_reg_2274;
reg   [7:0] p_0_0_09501386_i_load_reg_2274_pp0_iter3_reg;
reg   [7:0] p_0_0_09501386_i_load_reg_2274_pp0_iter4_reg;
reg   [7:0] p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg;
reg   [7:0] p_0_0_09491389_i_load_reg_2280;
reg   [7:0] p_0_0_09491389_i_load_reg_2280_pp0_iter3_reg;
reg   [7:0] p_0_0_09491389_i_load_reg_2280_pp0_iter4_reg;
reg   [7:0] p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg;
reg   [7:0] p_0_0_09481392_i_load_reg_2285;
reg   [7:0] p_0_0_09481392_i_load_reg_2285_pp0_iter3_reg;
reg   [7:0] p_0_0_09481392_i_load_reg_2285_pp0_iter4_reg;
reg   [7:0] p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg;
reg   [7:0] p_0_0_0950_21416_i_load_reg_2291;
reg   [7:0] p_0_0_0950_21416_i_load_reg_2291_pp0_iter3_reg;
reg   [7:0] p_0_0_0950_21416_i_load_reg_2291_pp0_iter4_reg;
reg   [7:0] p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg;
reg   [7:0] p_0_0_0949_21419_i_load_reg_2297;
reg   [7:0] p_0_0_0949_21419_i_load_reg_2297_pp0_iter3_reg;
reg   [7:0] p_0_0_0949_21419_i_load_reg_2297_pp0_iter4_reg;
reg   [7:0] p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg;
reg   [7:0] p_0_0_0948_21422_i_load_reg_2302;
reg   [7:0] p_0_0_0948_21422_i_load_reg_2302_pp0_iter3_reg;
reg   [7:0] p_0_0_0948_21422_i_load_reg_2302_pp0_iter4_reg;
reg   [7:0] p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg;
wire   [7:0] select_ln710_fu_1062_p3;
wire   [7:0] select_ln710_2_fu_1075_p3;
wire   [7:0] select_ln710_3_fu_1081_p3;
wire   [7:0] select_ln710_5_fu_1094_p3;
wire   [7:0] select_ln710_9_fu_1120_p3;
wire   [7:0] select_ln710_11_fu_1135_p3;
wire   [8:0] zext_ln790_1_fu_1234_p1;
reg   [8:0] zext_ln790_1_reg_2338;
wire   [7:0] trunc_ln61_fu_1244_p1;
reg   [7:0] trunc_ln61_reg_2343;
reg   [0:0] tmp_2_reg_2349;
wire   [8:0] zext_ln791_fu_1256_p1;
reg   [8:0] zext_ln791_reg_2354;
wire   [7:0] trunc_ln61_1_fu_1266_p1;
reg   [7:0] trunc_ln61_1_reg_2359;
reg   [0:0] tmp_3_reg_2365;
wire   [8:0] zext_ln792_fu_1278_p1;
reg   [8:0] zext_ln792_reg_2370;
wire   [7:0] trunc_ln61_2_fu_1288_p1;
reg   [7:0] trunc_ln61_2_reg_2375;
reg   [0:0] tmp_4_reg_2381;
wire   [8:0] zext_ln793_fu_1300_p1;
reg   [8:0] zext_ln793_reg_2386;
wire   [7:0] trunc_ln61_3_fu_1310_p1;
reg   [7:0] trunc_ln61_3_reg_2391;
reg   [0:0] tmp_5_reg_2397;
wire   [2:0] enable_3_fu_1446_p3;
reg   [2:0] enable_3_reg_2402;
wire   [0:0] icmp_ln798_fu_1454_p2;
reg   [0:0] icmp_ln798_reg_2408;
wire   [0:0] icmp_ln799_fu_1460_p2;
reg   [0:0] icmp_ln799_reg_2413;
wire   [0:0] icmp_ln800_fu_1466_p2;
reg   [0:0] icmp_ln800_reg_2418;
wire   [8:0] sub_ln817_fu_1495_p2;
reg   [8:0] sub_ln817_reg_2423;
reg   [8:0] sub_ln817_reg_2423_pp0_iter4_reg;
wire   [8:0] sub_ln818_fu_1511_p2;
reg   [8:0] sub_ln818_reg_2428;
reg   [8:0] sub_ln818_reg_2428_pp0_iter4_reg;
wire   [8:0] sub_ln819_fu_1527_p2;
reg   [8:0] sub_ln819_reg_2433;
reg   [8:0] sub_ln819_reg_2433_pp0_iter4_reg;
wire   [8:0] sub_ln820_fu_1543_p2;
reg   [8:0] sub_ln820_reg_2438;
reg   [8:0] sub_ln820_reg_2438_pp0_iter4_reg;
wire   [5:0] enable_7_fu_1596_p3;
wire   [10:0] add_ln820_1_fu_1691_p2;
reg   [10:0] add_ln820_1_reg_2447;
reg   [9:0] trunc_ln820_1_i_reg_2453;
wire   [9:0] zext_ln763_fu_1713_p1;
wire   [9:0] zext_ln765_fu_1717_p1;
wire   [9:0] r_fu_1771_p3;
wire   [9:0] b_fu_1778_p3;
reg    ap_condition_exit_pp0_iter2_stage0;
wire   [11:0] lineBuffer_1_address0;
wire   [11:0] lineBuffer_1_address1;
wire   [23:0] lineBuffer_1_q1;
wire   [11:0] lineBuffer_address0;
wire   [11:0] lineBuffer_address1;
wire   [23:0] lineBuffer_q1;
reg   [7:0] ap_phi_mux_p_0_0_0949_21469_ph_i_phi_fu_477_p4;
wire   [7:0] ap_phi_reg_pp0_iter1_p_0_0_0949_21469_ph_i_reg_474;
wire   [7:0] ap_phi_reg_pp0_iter0_p_0_0_0948_21471_ph_i_reg_484;
reg   [7:0] ap_phi_reg_pp0_iter1_p_0_0_0948_21471_ph_i_reg_484;
reg   [7:0] ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484;
wire   [7:0] ap_phi_reg_pp0_iter0_p_0_0_0950_21467_ph_i_reg_493;
reg   [7:0] ap_phi_reg_pp0_iter1_p_0_0_0950_21467_ph_i_reg_493;
reg   [7:0] ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493;
reg   [7:0] ap_phi_mux_downleft_1_phi_fu_505_p4;
wire   [7:0] select_ln710_10_fu_1127_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_downleft_1_reg_502;
reg   [7:0] ap_phi_mux_p_0_0_0948_21423_i_phi_fu_514_p4;
wire   [7:0] select_ln710_12_fu_1142_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_p_0_0_0948_21423_i_reg_511;
reg   [7:0] ap_phi_mux_p_0_0_0949_21420_i_phi_fu_523_p4;
wire   [7:0] select_ln710_13_fu_1150_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_p_0_0_0949_21420_i_reg_520;
reg   [7:0] ap_phi_mux_p_0_0_0950_21417_i_phi_fu_532_p4;
wire   [7:0] select_ln710_14_fu_1157_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_p_0_0_0950_21417_i_reg_529;
reg   [7:0] ap_phi_mux_pix_3_phi_fu_541_p4;
wire   [7:0] select_ln710_1_fu_1068_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_pix_3_reg_538;
reg   [7:0] ap_phi_mux_upleft_1_phi_fu_551_p4;
wire   [7:0] select_ln710_4_fu_1087_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_upleft_1_reg_548;
reg   [7:0] ap_phi_mux_p_0_0_09481393_i_phi_fu_560_p4;
wire   [7:0] select_ln710_6_fu_1100_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_p_0_0_09481393_i_reg_557;
reg   [7:0] ap_phi_mux_p_0_0_09491390_i_phi_fu_569_p4;
wire   [7:0] select_ln710_7_fu_1107_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_p_0_0_09491390_i_reg_566;
reg   [7:0] ap_phi_mux_p_0_0_09501387_i_phi_fu_578_p4;
wire   [7:0] select_ln710_8_fu_1113_p3;
wire   [7:0] ap_phi_reg_pp0_iter2_p_0_0_09501387_i_reg_575;
wire   [7:0] ap_phi_reg_pp0_iter0_downleft_2_reg_584;
reg   [7:0] ap_phi_reg_pp0_iter1_downleft_2_reg_584;
reg   [7:0] ap_phi_reg_pp0_iter2_downleft_2_reg_584;
reg   [7:0] ap_phi_reg_pp0_iter3_downleft_2_reg_584;
wire   [7:0] ap_phi_reg_pp0_iter0_downleft_reg_593;
reg   [7:0] ap_phi_reg_pp0_iter1_downleft_reg_593;
reg   [7:0] ap_phi_reg_pp0_iter2_downleft_reg_593;
reg   [7:0] ap_phi_reg_pp0_iter3_downleft_reg_593;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_4_reg_602;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_4_reg_602;
reg   [7:0] ap_phi_reg_pp0_iter2_pix_4_reg_602;
reg   [7:0] ap_phi_reg_pp0_iter3_pix_4_reg_602;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_reg_612;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_reg_612;
reg   [7:0] ap_phi_reg_pp0_iter2_pix_reg_612;
reg   [7:0] ap_phi_reg_pp0_iter3_pix_reg_612;
wire   [7:0] ap_phi_reg_pp0_iter0_upleft_2_reg_622;
reg   [7:0] ap_phi_reg_pp0_iter1_upleft_2_reg_622;
reg   [7:0] ap_phi_reg_pp0_iter2_upleft_2_reg_622;
reg   [7:0] ap_phi_reg_pp0_iter3_upleft_2_reg_622;
wire   [7:0] ap_phi_reg_pp0_iter0_upleft_reg_631;
reg   [7:0] ap_phi_reg_pp0_iter1_upleft_reg_631;
reg   [7:0] ap_phi_reg_pp0_iter2_upleft_reg_631;
reg   [7:0] ap_phi_reg_pp0_iter3_upleft_reg_631;
wire   [0:0] ap_phi_reg_pp0_iter0_en_rgd_3_reg_640;
reg   [0:0] ap_phi_reg_pp0_iter1_en_rgd_3_reg_640;
reg   [0:0] ap_phi_reg_pp0_iter2_en_rgd_3_reg_640;
reg   [0:0] ap_phi_reg_pp0_iter3_en_rgd_3_reg_640;
reg   [0:0] ap_phi_reg_pp0_iter4_en_rgd_3_reg_640;
reg   [0:0] ap_phi_reg_pp0_iter5_en_rgd_3_reg_640;
wire   [0:0] ap_phi_reg_pp0_iter0_en_rgd_2_reg_668;
reg   [0:0] ap_phi_reg_pp0_iter1_en_rgd_2_reg_668;
reg   [0:0] ap_phi_reg_pp0_iter2_en_rgd_2_reg_668;
reg   [0:0] ap_phi_reg_pp0_iter3_en_rgd_2_reg_668;
reg   [0:0] ap_phi_reg_pp0_iter4_en_rgd_2_reg_668;
reg   [0:0] ap_phi_reg_pp0_iter5_en_rgd_2_reg_668;
wire   [0:0] ap_phi_reg_pp0_iter0_en_rgd_1_reg_696;
reg   [0:0] ap_phi_reg_pp0_iter1_en_rgd_1_reg_696;
reg   [0:0] ap_phi_reg_pp0_iter2_en_rgd_1_reg_696;
reg   [0:0] ap_phi_reg_pp0_iter3_en_rgd_1_reg_696;
reg   [0:0] ap_phi_reg_pp0_iter4_en_rgd_1_reg_696;
reg   [0:0] ap_phi_reg_pp0_iter5_en_rgd_1_reg_696;
wire   [0:0] ap_phi_reg_pp0_iter0_en_rgd_reg_724;
reg   [0:0] ap_phi_reg_pp0_iter1_en_rgd_reg_724;
reg   [0:0] ap_phi_reg_pp0_iter2_en_rgd_reg_724;
reg   [0:0] ap_phi_reg_pp0_iter3_en_rgd_reg_724;
reg   [0:0] ap_phi_reg_pp0_iter4_en_rgd_reg_724;
reg   [0:0] ap_phi_reg_pp0_iter5_en_rgd_reg_724;
wire   [9:0] ap_phi_reg_pp0_iter0_r_1_reg_752;
reg   [9:0] ap_phi_reg_pp0_iter1_r_1_reg_752;
reg   [9:0] ap_phi_reg_pp0_iter2_r_1_reg_752;
reg   [9:0] ap_phi_reg_pp0_iter3_r_1_reg_752;
reg   [9:0] ap_phi_reg_pp0_iter4_r_1_reg_752;
reg   [9:0] ap_phi_reg_pp0_iter5_r_1_reg_752;
reg   [9:0] ap_phi_reg_pp0_iter6_r_1_reg_752;
reg   [9:0] ap_phi_reg_pp0_iter7_r_1_reg_752;
wire   [9:0] ap_phi_reg_pp0_iter0_b_1_reg_761;
reg   [9:0] ap_phi_reg_pp0_iter1_b_1_reg_761;
reg   [9:0] ap_phi_reg_pp0_iter2_b_1_reg_761;
reg   [9:0] ap_phi_reg_pp0_iter3_b_1_reg_761;
reg   [9:0] ap_phi_reg_pp0_iter4_b_1_reg_761;
reg   [9:0] ap_phi_reg_pp0_iter5_b_1_reg_761;
reg   [9:0] ap_phi_reg_pp0_iter6_b_1_reg_761;
reg   [9:0] ap_phi_reg_pp0_iter7_b_1_reg_761;
wire   [63:0] zext_ln633_fu_869_p1;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg   [11:0] x_fu_222;
wire   [11:0] x_5_fu_859_p2;
wire    ap_loop_init;
reg   [11:0] ap_sig_allocacmp_z;
reg   [7:0] p_0_0_0_0_09141485_i_fu_226;
reg   [7:0] p_0_1_0_0_09151487_i_fu_230;
reg   [7:0] p_0_2_0_0_09161489_i_fu_234;
reg   [7:0] p_0_0_0950_114791490_i_fu_238;
reg   [7:0] p_0_0_0949_114811492_i_fu_242;
reg   [7:0] p_0_0_0948_114831494_i_fu_246;
reg   [7:0] p_0_0_0_0_09081497_i_fu_250;
reg   [7:0] p_0_1_0_0_09091499_i_fu_254;
reg   [7:0] p_0_2_0_0_09101501_i_fu_258;
reg   [7:0] p_0_0_09501386_i_fu_262;
reg   [7:0] p_0_0_09491389_i_fu_266;
reg   [7:0] p_0_0_09481392_i_fu_270;
reg   [7:0] p_0_0_0950_21416_i_fu_274;
reg   [7:0] p_0_0_0949_21419_i_fu_278;
reg   [7:0] p_0_0_0948_21422_i_fu_282;
reg    imgG_read_local;
wire   [23:0] or_ln835_3_i_fu_1897_p4;
reg    ap_block_pp0_stage0_01001;
reg    imgRB_write_local;
reg    lineBuffer_ce1_local;
reg    lineBuffer_we0_local;
reg    lineBuffer_ce0_local;
reg    lineBuffer_1_ce1_local;
reg    lineBuffer_1_we0_local;
wire   [23:0] LineBufVal_2_fu_1183_p4;
reg    lineBuffer_1_ce0_local;
wire   [0:0] trunc_ln633_fu_865_p1;
wire   [0:0] xor_ln772_fu_887_p2;
wire   [0:0] xor_ln772_1_fu_893_p2;
wire   [14:0] zext_ln772_fu_899_p1;
wire   [0:0] icmp_ln833_fu_909_p2;
wire   [7:0] PixBufVal_2_fu_1165_p3;
wire   [7:0] PixBufVal_1_fu_1171_p3;
wire   [7:0] PixBufVal_fu_1177_p3;
wire   [8:0] zext_ln790_fu_1230_p1;
wire   [8:0] sub_ln790_fu_1238_p2;
wire   [8:0] sub_ln791_fu_1260_p2;
wire   [8:0] sub_ln792_fu_1282_p2;
wire   [8:0] sub_ln793_fu_1304_p2;
wire   [7:0] sub_ln61_fu_1352_p2;
wire   [7:0] sub_ln61_1_fu_1363_p2;
wire   [7:0] sub_ln61_2_fu_1374_p2;
wire   [7:0] sub_ln61_3_fu_1385_p2;
wire   [7:0] agdiff_fu_1357_p3;
wire   [7:0] agdiff_1_fu_1368_p3;
wire   [0:0] enable_fu_1396_p2;
wire   [7:0] agdiff_2_fu_1379_p3;
wire   [0:0] icmp_ln796_fu_1406_p2;
wire   [1:0] or_ln_i_fu_1412_p3;
wire   [1:0] zext_ln769_fu_1402_p1;
wire   [1:0] enable_1_fu_1420_p3;
wire   [7:0] agdiff_3_fu_1390_p3;
wire   [0:0] icmp_ln797_fu_1432_p2;
wire   [2:0] enable_2_fu_1438_p3;
wire   [2:0] zext_ln769_1_fu_1428_p1;
wire   [7:0] select_ln817_fu_1484_p3;
wire   [8:0] zext_ln817_fu_1491_p1;
wire   [7:0] select_ln818_fu_1500_p3;
wire   [8:0] zext_ln818_fu_1507_p1;
wire   [7:0] select_ln819_fu_1516_p3;
wire   [8:0] zext_ln819_fu_1523_p1;
wire   [7:0] select_ln820_fu_1532_p3;
wire   [8:0] zext_ln820_fu_1539_p1;
wire   [3:0] or_ln1_i_fu_1551_p3;
wire   [3:0] zext_ln769_2_fu_1548_p1;
wire   [3:0] enable_4_fu_1558_p3;
wire   [4:0] enable_5_fu_1569_p3;
wire   [4:0] zext_ln769_3_fu_1565_p1;
wire   [4:0] enable_6_fu_1577_p3;
wire   [5:0] or_ln2_i_fu_1588_p3;
wire   [5:0] zext_ln769_4_fu_1584_p1;
wire   [8:0] select_ln817_1_fu_1603_p3;
wire   [8:0] and_ln817_fu_1611_p2;
wire   [8:0] select_ln818_1_fu_1620_p3;
wire   [8:0] and_ln818_fu_1628_p2;
wire  signed [9:0] sext_ln817_fu_1633_p1;
wire  signed [9:0] sext_ln818_fu_1616_p1;
wire   [8:0] select_ln819_1_fu_1643_p3;
wire   [9:0] add_ln817_fu_1637_p2;
wire   [8:0] and_ln819_fu_1651_p2;
wire   [8:0] select_ln820_1_fu_1664_p3;
wire   [8:0] and_ln820_fu_1672_p2;
wire  signed [9:0] sext_ln820_fu_1660_p1;
wire  signed [9:0] sext_ln820_1_fu_1677_p1;
wire   [9:0] add_ln820_fu_1681_p2;
wire  signed [10:0] sext_ln820_2_fu_1687_p1;
wire  signed [10:0] sext_ln818_1_fu_1656_p1;
wire   [10:0] sub_ln820_1_fu_1697_p2;
wire   [7:0] CH_fu_1721_p3;
wire   [0:0] tmp_6_fu_1732_p3;
wire   [9:0] sub_ln820_2_fu_1739_p2;
wire   [9:0] trunc_ln820_2_i_fu_1744_p4;
wire   [9:0] zext_ln817_1_fu_1761_p1;
wire   [9:0] select_ln820_2_fu_1753_p3;
wire   [9:0] zext_ln788_fu_1728_p1;
wire   [9:0] CV_fu_1765_p2;
wire   [1:0] tmp_8_fu_1793_p4;
wire   [0:0] tmp_7_fu_1785_p3;
wire   [0:0] xor_ln827_fu_1813_p2;
wire   [0:0] icmp_ln827_fu_1803_p2;
wire   [0:0] or_ln827_fu_1827_p2;
wire   [7:0] select_ln827_fu_1819_p3;
wire   [7:0] trunc_ln827_fu_1809_p1;
wire   [1:0] tmp_10_fu_1849_p4;
wire   [0:0] tmp_9_fu_1841_p3;
wire   [0:0] xor_ln829_fu_1869_p2;
wire   [0:0] icmp_ln829_fu_1859_p2;
wire   [0:0] or_ln829_fu_1883_p2;
wire   [7:0] select_ln829_fu_1875_p3;
wire   [7:0] trunc_ln829_fu_1865_p1;
wire   [7:0] select_ln829_1_fu_1889_p3;
wire   [7:0] select_ln827_1_fu_1833_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
reg    ap_block_pp0;
reg    ap_predicate_op78_load_state1;
reg    ap_enable_operation_78;
reg    ap_enable_state1_pp0_iter0_stage0;
reg    ap_predicate_op92_load_state2;
reg    ap_enable_operation_92;
reg    ap_enable_state2_pp0_iter1_stage0;
reg    ap_predicate_op105_store_state2;
reg    ap_enable_operation_105;
reg    ap_predicate_op80_load_state1;
reg    ap_enable_operation_80;
reg    ap_predicate_op96_load_state2;
reg    ap_enable_operation_96;
reg    ap_predicate_op148_store_state3;
reg    ap_enable_operation_148;
reg    ap_enable_state3_pp0_iter2_stage0;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
reg    ap_condition_63;
reg    ap_condition_560;
reg    ap_condition_338;
reg    ap_condition_1656;
reg    ap_condition_1659;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 x_fu_222 = 12'd0;
#0 p_0_0_0_0_09141485_i_fu_226 = 8'd0;
#0 p_0_1_0_0_09151487_i_fu_230 = 8'd0;
#0 p_0_2_0_0_09161489_i_fu_234 = 8'd0;
#0 p_0_0_0950_114791490_i_fu_238 = 8'd0;
#0 p_0_0_0949_114811492_i_fu_242 = 8'd0;
#0 p_0_0_0948_114831494_i_fu_246 = 8'd0;
#0 p_0_0_0_0_09081497_i_fu_250 = 8'd0;
#0 p_0_1_0_0_09091499_i_fu_254 = 8'd0;
#0 p_0_2_0_0_09101501_i_fu_258 = 8'd0;
#0 p_0_0_09501386_i_fu_262 = 8'd0;
#0 p_0_0_09491389_i_fu_266 = 8'd0;
#0 p_0_0_09481392_i_fu_270 = 8'd0;
#0 p_0_0_0950_21416_i_fu_274 = 8'd0;
#0 p_0_0_0949_21419_i_fu_278 = 8'd0;
#0 p_0_0_0948_21422_i_fu_282 = 8'd0;
#0 ap_done_reg = 1'b0;
end

kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 3841 ),
    .AddressWidth( 12 ))
lineBuffer_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lineBuffer_1_address0),
    .ce0(lineBuffer_1_ce0_local),
    .we0(lineBuffer_1_we0_local),
    .d0(LineBufVal_2_fu_1183_p4),
    .address1(lineBuffer_1_address1),
    .ce1(lineBuffer_1_ce1_local),
    .q1(lineBuffer_1_q1)
);

kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W #(
    .DataWidth( 24 ),
    .AddressRange( 3841 ),
    .AddressWidth( 12 ))
lineBuffer_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(lineBuffer_address0),
    .ce0(lineBuffer_ce0_local),
    .we0(lineBuffer_we0_local),
    .d0(imgG_dout),
    .address1(lineBuffer_address1),
    .ce1(lineBuffer_ce1_local),
    .q1(lineBuffer_q1)
);

kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter6_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter2_stage0)) begin
            ap_enable_reg_pp0_iter3 <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_338)) begin
        if ((1'b1 == ap_condition_560)) begin
            ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484 <= {{lineBuffer_q1[23:16]}};
        end else if ((1'b1 == ap_condition_63)) begin
            ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484 <= {{imgG_dout[23:16]}};
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484 <= ap_phi_reg_pp0_iter1_p_0_0_0948_21471_ph_i_reg_484;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_338)) begin
        if ((1'b1 == ap_condition_560)) begin
            ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493 <= trunc_ln654_fu_932_p1;
        end else if ((1'b1 == ap_condition_63)) begin
            ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493 <= trunc_ln666_fu_981_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493 <= ap_phi_reg_pp0_iter1_p_0_0_0950_21467_ph_i_reg_493;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln643_reg_2127_pp0_iter1_reg == 1'd0) & (icmp_ln633_reg_2123_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_downleft_2_reg_584 <= p_0_0_0948_21422_i_fu_282;
        end else if (((icmp_ln643_reg_2127_pp0_iter1_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_downleft_2_reg_584 <= select_ln710_9_fu_1120_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_downleft_2_reg_584 <= ap_phi_reg_pp0_iter2_downleft_2_reg_584;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln643_reg_2127_pp0_iter1_reg == 1'd0) & (icmp_ln633_reg_2123_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_downleft_reg_593 <= p_0_0_0950_21416_i_fu_274;
        end else if (((icmp_ln643_reg_2127_pp0_iter1_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_downleft_reg_593 <= select_ln710_11_fu_1135_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_downleft_reg_593 <= ap_phi_reg_pp0_iter2_downleft_reg_593;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln643_reg_2127_pp0_iter1_reg == 1'd0) & (icmp_ln633_reg_2123_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_pix_4_reg_602 <= p_0_0_0948_114831494_i_fu_246;
        end else if (((icmp_ln643_reg_2127_pp0_iter1_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_pix_4_reg_602 <= select_ln710_2_fu_1075_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_pix_4_reg_602 <= ap_phi_reg_pp0_iter2_pix_4_reg_602;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln643_reg_2127_pp0_iter1_reg == 1'd0) & (icmp_ln633_reg_2123_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_pix_reg_612 <= p_0_0_0950_114791490_i_fu_238;
        end else if (((icmp_ln643_reg_2127_pp0_iter1_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_pix_reg_612 <= select_ln710_fu_1062_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_pix_reg_612 <= ap_phi_reg_pp0_iter2_pix_reg_612;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln643_reg_2127_pp0_iter1_reg == 1'd0) & (icmp_ln633_reg_2123_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_upleft_2_reg_622 <= p_0_0_09481392_i_fu_270;
        end else if (((icmp_ln643_reg_2127_pp0_iter1_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_upleft_2_reg_622 <= select_ln710_3_fu_1081_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_upleft_2_reg_622 <= ap_phi_reg_pp0_iter2_upleft_2_reg_622;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln643_reg_2127_pp0_iter1_reg == 1'd0) & (icmp_ln633_reg_2123_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_upleft_reg_631 <= p_0_0_09501386_i_fu_262;
        end else if (((icmp_ln643_reg_2127_pp0_iter1_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter1_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter3_upleft_reg_631 <= select_ln710_5_fu_1094_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter3_upleft_reg_631 <= ap_phi_reg_pp0_iter2_upleft_reg_631;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (((((enable_7_fu_1596_p3 == 6'd63) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)) | ((enable_7_fu_1596_p3 == 6'd62) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd31) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd30) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (((((enable_7_fu_1596_p3 == 6'd60) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)) | ((enable_7_fu_1596_p3 == 6'd56) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd52) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg 
    == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd48) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (((((enable_7_fu_1596_p3 == 6'd26) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)) | ((enable_7_fu_1596_p3 == 6'd24) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd10) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd8) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)))))) begin
        ap_phi_reg_pp0_iter5_en_rgd_1_reg_696 <= 1'd1;
    end else if (((~(enable_7_fu_1596_p3 == 6'd33) & ~(enable_7_fu_1596_p3 == 6'd32) & ~(enable_7_fu_1596_p3 == 6'd1) & ~(enable_7_fu_1596_p3 == 6'd0) & ~(enable_7_fu_1596_p3 == 6'd26) & ~(enable_7_fu_1596_p3 == 6'd24) & ~(enable_7_fu_1596_p3 == 6'd10) & ~(enable_7_fu_1596_p3 == 6'd8) & ~(enable_7_fu_1596_p3 == 6'd60) & ~(enable_7_fu_1596_p3 == 6'd56) & ~(enable_7_fu_1596_p3 == 6'd52) & ~(enable_7_fu_1596_p3 == 6'd48) & ~(enable_7_fu_1596_p3 == 6'd15) & ~(enable_7_fu_1596_p3 == 6'd11) & ~(enable_7_fu_1596_p3 == 6'd7) & ~(enable_7_fu_1596_p3 == 6'd3) & ~(enable_7_fu_1596_p3 == 6'd55) & ~(enable_7_fu_1596_p3 == 6'd53) & ~(enable_7_fu_1596_p3 == 6'd39) & ~(enable_7_fu_1596_p3 == 6'd37) & ~(enable_7_fu_1596_p3 == 6'd63) & ~(enable_7_fu_1596_p3 == 6'd62) & ~(enable_7_fu_1596_p3 == 6'd31) & ~(enable_7_fu_1596_p3 == 6'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 
    == 1'b1) & (((((enable_7_fu_1596_p3 == 6'd55) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)) | ((enable_7_fu_1596_p3 == 6'd53) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd39) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd37) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (((((enable_7_fu_1596_p3 == 6'd15) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)) | ((enable_7_fu_1596_p3 == 6'd11) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd7) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd3) & (icmp_ln772_reg_2162_pp0_iter3_reg 
    == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (((((enable_7_fu_1596_p3 == 6'd33) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)) | ((enable_7_fu_1596_p3 == 6'd32) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd1) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd0) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)))))) begin
        ap_phi_reg_pp0_iter5_en_rgd_1_reg_696 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_en_rgd_1_reg_696 <= ap_phi_reg_pp0_iter4_en_rgd_1_reg_696;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (((((enable_7_fu_1596_p3 == 6'd55) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)) | ((enable_7_fu_1596_p3 == 6'd53) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd39) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd37) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (((((enable_7_fu_1596_p3 == 6'd60) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)) | ((enable_7_fu_1596_p3 == 6'd56) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd52) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg 
    == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd48) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (((((enable_7_fu_1596_p3 == 6'd33) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)) | ((enable_7_fu_1596_p3 == 6'd32) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd1) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd0) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)))))) begin
        ap_phi_reg_pp0_iter5_en_rgd_2_reg_668 <= 1'd1;
    end else if (((~(enable_7_fu_1596_p3 == 6'd33) & ~(enable_7_fu_1596_p3 == 6'd32) & ~(enable_7_fu_1596_p3 == 6'd1) & ~(enable_7_fu_1596_p3 == 6'd0) & ~(enable_7_fu_1596_p3 == 6'd26) & ~(enable_7_fu_1596_p3 == 6'd24) & ~(enable_7_fu_1596_p3 == 6'd10) & ~(enable_7_fu_1596_p3 == 6'd8) & ~(enable_7_fu_1596_p3 == 6'd60) & ~(enable_7_fu_1596_p3 == 6'd56) & ~(enable_7_fu_1596_p3 == 6'd52) & ~(enable_7_fu_1596_p3 == 6'd48) & ~(enable_7_fu_1596_p3 == 6'd15) & ~(enable_7_fu_1596_p3 == 6'd11) & ~(enable_7_fu_1596_p3 == 6'd7) & ~(enable_7_fu_1596_p3 == 6'd3) & ~(enable_7_fu_1596_p3 == 6'd55) & ~(enable_7_fu_1596_p3 == 6'd53) & ~(enable_7_fu_1596_p3 == 6'd39) & ~(enable_7_fu_1596_p3 == 6'd37) & ~(enable_7_fu_1596_p3 == 6'd63) & ~(enable_7_fu_1596_p3 == 6'd62) & ~(enable_7_fu_1596_p3 == 6'd31) & ~(enable_7_fu_1596_p3 == 6'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 
    == 1'b1) & (((((enable_7_fu_1596_p3 == 6'd63) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)) | ((enable_7_fu_1596_p3 == 6'd62) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd31) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd30) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (((((enable_7_fu_1596_p3 == 6'd15) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)) | ((enable_7_fu_1596_p3 == 6'd11) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd7) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd3) & (icmp_ln772_reg_2162_pp0_iter3_reg 
    == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (((((enable_7_fu_1596_p3 == 6'd26) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)) | ((enable_7_fu_1596_p3 == 6'd24) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd10) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd8) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)))))) begin
        ap_phi_reg_pp0_iter5_en_rgd_2_reg_668 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_en_rgd_2_reg_668 <= ap_phi_reg_pp0_iter4_en_rgd_2_reg_668;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (((((enable_7_fu_1596_p3 == 6'd15) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)) | ((enable_7_fu_1596_p3 == 6'd11) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd7) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd3) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (((((enable_7_fu_1596_p3 == 6'd26) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)) | ((enable_7_fu_1596_p3 == 6'd24) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd10) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg 
    == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd8) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (((((enable_7_fu_1596_p3 == 6'd33) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)) | ((enable_7_fu_1596_p3 == 6'd32) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd1) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd0) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)))))) begin
        ap_phi_reg_pp0_iter5_en_rgd_3_reg_640 <= 1'd1;
    end else if (((~(enable_7_fu_1596_p3 == 6'd33) & ~(enable_7_fu_1596_p3 == 6'd32) & ~(enable_7_fu_1596_p3 == 6'd1) & ~(enable_7_fu_1596_p3 == 6'd0) & ~(enable_7_fu_1596_p3 == 6'd26) & ~(enable_7_fu_1596_p3 == 6'd24) & ~(enable_7_fu_1596_p3 == 6'd10) & ~(enable_7_fu_1596_p3 == 6'd8) & ~(enable_7_fu_1596_p3 == 6'd60) & ~(enable_7_fu_1596_p3 == 6'd56) & ~(enable_7_fu_1596_p3 == 6'd52) & ~(enable_7_fu_1596_p3 == 6'd48) & ~(enable_7_fu_1596_p3 == 6'd15) & ~(enable_7_fu_1596_p3 == 6'd11) & ~(enable_7_fu_1596_p3 == 6'd7) & ~(enable_7_fu_1596_p3 == 6'd3) & ~(enable_7_fu_1596_p3 == 6'd55) & ~(enable_7_fu_1596_p3 == 6'd53) & ~(enable_7_fu_1596_p3 == 6'd39) & ~(enable_7_fu_1596_p3 == 6'd37) & ~(enable_7_fu_1596_p3 == 6'd63) & ~(enable_7_fu_1596_p3 == 6'd62) & ~(enable_7_fu_1596_p3 == 6'd31) & ~(enable_7_fu_1596_p3 == 6'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 
    == 1'b1) & (((((enable_7_fu_1596_p3 == 6'd63) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)) | ((enable_7_fu_1596_p3 == 6'd62) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd31) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd30) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (((((enable_7_fu_1596_p3 == 6'd55) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)) | ((enable_7_fu_1596_p3 == 6'd53) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd39) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd37) & (icmp_ln772_reg_2162_pp0_iter3_reg 
    == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (((((enable_7_fu_1596_p3 == 6'd60) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)) | ((enable_7_fu_1596_p3 == 6'd56) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd52) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd48) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)))))) begin
        ap_phi_reg_pp0_iter5_en_rgd_3_reg_640 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_en_rgd_3_reg_640 <= ap_phi_reg_pp0_iter4_en_rgd_3_reg_640;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (((((enable_7_fu_1596_p3 == 6'd63) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)) | ((enable_7_fu_1596_p3 == 6'd62) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd31) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd30) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (((((enable_7_fu_1596_p3 == 6'd55) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)) | ((enable_7_fu_1596_p3 == 6'd53) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd39) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg 
    == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd37) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (((((enable_7_fu_1596_p3 == 6'd15) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)) | ((enable_7_fu_1596_p3 == 6'd11) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd7) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd3) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)))))) begin
        ap_phi_reg_pp0_iter5_en_rgd_reg_724 <= 1'd1;
    end else if (((~(enable_7_fu_1596_p3 == 6'd33) & ~(enable_7_fu_1596_p3 == 6'd32) & ~(enable_7_fu_1596_p3 == 6'd1) & ~(enable_7_fu_1596_p3 == 6'd0) & ~(enable_7_fu_1596_p3 == 6'd26) & ~(enable_7_fu_1596_p3 == 6'd24) & ~(enable_7_fu_1596_p3 == 6'd10) & ~(enable_7_fu_1596_p3 == 6'd8) & ~(enable_7_fu_1596_p3 == 6'd60) & ~(enable_7_fu_1596_p3 == 6'd56) & ~(enable_7_fu_1596_p3 == 6'd52) & ~(enable_7_fu_1596_p3 == 6'd48) & ~(enable_7_fu_1596_p3 == 6'd15) & ~(enable_7_fu_1596_p3 == 6'd11) & ~(enable_7_fu_1596_p3 == 6'd7) & ~(enable_7_fu_1596_p3 == 6'd3) & ~(enable_7_fu_1596_p3 == 6'd55) & ~(enable_7_fu_1596_p3 == 6'd53) & ~(enable_7_fu_1596_p3 == 6'd39) & ~(enable_7_fu_1596_p3 == 6'd37) & ~(enable_7_fu_1596_p3 == 6'd63) & ~(enable_7_fu_1596_p3 == 6'd62) & ~(enable_7_fu_1596_p3 == 6'd31) & ~(enable_7_fu_1596_p3 == 6'd30) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 
    == 1'b1) & (((((enable_7_fu_1596_p3 == 6'd60) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)) | ((enable_7_fu_1596_p3 == 6'd56) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd52) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd48) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (((((enable_7_fu_1596_p3 == 6'd26) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)) | ((enable_7_fu_1596_p3 == 6'd24) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd10) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd8) & (icmp_ln772_reg_2162_pp0_iter3_reg 
    == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1) & (((((enable_7_fu_1596_p3 == 6'd33) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)) | ((enable_7_fu_1596_p3 == 6'd32) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd1) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0))) | ((enable_7_fu_1596_p3 == 6'd0) & (icmp_ln772_reg_2162_pp0_iter3_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter3_reg == 1'd0)))))) begin
        ap_phi_reg_pp0_iter5_en_rgd_reg_724 <= 1'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_en_rgd_reg_724 <= ap_phi_reg_pp0_iter4_en_rgd_reg_724;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if (((icmp_ln772_reg_2162_pp0_iter5_reg == 1'd0) & (icmp_ln633_reg_2123_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_b_1_reg_761 <= zext_ln765_fu_1717_p1;
        end else if (((icmp_ln772_reg_2162_pp0_iter5_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_b_1_reg_761 <= b_fu_1778_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_b_1_reg_761 <= ap_phi_reg_pp0_iter6_b_1_reg_761;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        if (((icmp_ln772_reg_2162_pp0_iter5_reg == 1'd0) & (icmp_ln633_reg_2123_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_r_1_reg_752 <= zext_ln763_fu_1713_p1;
        end else if (((icmp_ln772_reg_2162_pp0_iter5_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter5_reg == 1'd0))) begin
            ap_phi_reg_pp0_iter7_r_1_reg_752 <= r_fu_1771_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter7_r_1_reg_752 <= ap_phi_reg_pp0_iter6_r_1_reg_752;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_09481392_i_fu_270 <= p_0_0_09481393_lcssa1443_i;
        end else if (((icmp_ln633_reg_2123_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            p_0_0_09481392_i_fu_270 <= ap_phi_mux_p_0_0_09481393_i_phi_fu_560_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0948_114831494_i_fu_246 <= p_0_0_0948_114831495_lcssa1531_i;
        end else if ((1'b1 == ap_condition_1656)) begin
            p_0_0_0948_114831494_i_fu_246 <= tmp_5_i2_reg_2199;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0948_21422_i_fu_282 <= p_0_0_0948_21423_lcssa1455_i;
        end else if (((icmp_ln633_reg_2123_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            p_0_0_0948_21422_i_fu_282 <= ap_phi_mux_p_0_0_0948_21423_i_phi_fu_514_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_09491389_i_fu_266 <= p_0_0_09491390_lcssa1441_i;
        end else if (((icmp_ln633_reg_2123_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            p_0_0_09491389_i_fu_266 <= ap_phi_mux_p_0_0_09491390_i_phi_fu_569_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0949_114811492_i_fu_242 <= p_0_0_0949_114811493_lcssa1529_i;
        end else if ((1'b1 == ap_condition_1656)) begin
            p_0_0_0949_114811492_i_fu_242 <= tmp_4_i1_reg_2192;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0949_21419_i_fu_278 <= p_0_0_0949_21420_lcssa1453_i;
        end else if (((icmp_ln633_reg_2123_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            p_0_0_0949_21419_i_fu_278 <= ap_phi_mux_p_0_0_0949_21420_i_phi_fu_523_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_338)) begin
        if ((1'b1 == ap_condition_560)) begin
            p_0_0_0949_21469_ph_i_reg_474 <= {{lineBuffer_q1[15:8]}};
        end else if ((1'b1 == ap_condition_63)) begin
            p_0_0_0949_21469_ph_i_reg_474 <= {{imgG_dout[15:8]}};
        end else if (~(icmp_ln633_reg_2123 == 1'd1)) begin
            p_0_0_0949_21469_ph_i_reg_474 <= ap_phi_reg_pp0_iter1_p_0_0_0949_21469_ph_i_reg_474;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_09501386_i_fu_262 <= p_0_0_09501387_lcssa1439_i;
        end else if (((icmp_ln633_reg_2123_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            p_0_0_09501386_i_fu_262 <= ap_phi_mux_p_0_0_09501387_i_phi_fu_578_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0950_114791490_i_fu_238 <= p_0_0_0950_114791491_lcssa1527_i;
        end else if ((1'b1 == ap_condition_1656)) begin
            p_0_0_0950_114791490_i_fu_238 <= trunc_ln654_reg_2184;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0950_21416_i_fu_274 <= p_0_0_0950_21417_lcssa1451_i;
        end else if (((icmp_ln633_reg_2123_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            p_0_0_0950_21416_i_fu_274 <= ap_phi_mux_p_0_0_0950_21417_i_phi_fu_532_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0_0_09081497_i_fu_250 <= p_0_0_0_0_09081496_lcssa1533_i;
        end else if ((1'b1 == ap_condition_1656)) begin
            p_0_0_0_0_09081497_i_fu_250 <= ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_0_0_0_09141485_i_fu_226 <= p_0_0_0_0_09141484_lcssa1521_i;
        end else if ((1'b1 == ap_condition_1656)) begin
            p_0_0_0_0_09141485_i_fu_226 <= trunc_ln654_1_reg_2207;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            p_0_1_0_0_09091499_i_fu_254 <= p_0_1_0_0_09091498_lcssa1535_i;
        end else if ((1'b1 == ap_condition_1659)) begin
            p_0_1_0_0_09091499_i_fu_254 <= ap_phi_mux_p_0_0_0949_21469_ph_i_phi_fu_477_p4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if ((ap_loop_init == 1'b1)) begin
            p_0_1_0_0_09151487_i_fu_230 <= p_0_1_0_0_09151486_lcssa1523_i;
        end else if ((1'b1 == ap_condition_1659)) begin
            p_0_1_0_0_09151487_i_fu_230 <= {{lineBuffer_1_q1[15:8]}};
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_2_0_0_09101501_i_fu_258 <= p_0_2_0_0_09101500_lcssa1537_i;
        end else if ((1'b1 == ap_condition_1656)) begin
            p_0_2_0_0_09101501_i_fu_258 <= ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            p_0_2_0_0_09161489_i_fu_234 <= p_0_2_0_0_09161488_lcssa1525_i;
        end else if ((1'b1 == ap_condition_1656)) begin
            p_0_2_0_0_09161489_i_fu_234 <= tmp_8_i4_reg_2220;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        if (((icmp_ln643_reg_2127_pp0_iter1_reg == 1'd0) & (icmp_ln633_reg_2123_pp0_iter1_reg == 1'd0))) begin
            pix_3_reg_538 <= p_0_0_0949_114811492_i_fu_242;
        end else if (((icmp_ln643_reg_2127_pp0_iter1_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter1_reg == 1'd0))) begin
            pix_3_reg_538 <= select_ln710_1_fu_1068_p3;
        end else if (~(icmp_ln633_reg_2123_pp0_iter1_reg == 1'd1)) begin
            pix_3_reg_538 <= ap_phi_reg_pp0_iter2_pix_3_reg_538;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln633_fu_853_p2 == 1'd0) & (ap_start_int == 1'b1))) begin
            x_fu_222 <= x_5_fu_859_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            x_fu_222 <= 12'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln820_1_reg_2447 <= add_ln820_1_fu_1691_p2;
        and_ln833_reg_2166_pp0_iter2_reg <= and_ln833_reg_2166_pp0_iter1_reg;
        and_ln833_reg_2166_pp0_iter3_reg <= and_ln833_reg_2166_pp0_iter2_reg;
        and_ln833_reg_2166_pp0_iter4_reg <= and_ln833_reg_2166_pp0_iter3_reg;
        and_ln833_reg_2166_pp0_iter5_reg <= and_ln833_reg_2166_pp0_iter4_reg;
        and_ln833_reg_2166_pp0_iter6_reg <= and_ln833_reg_2166_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        enable_3_reg_2402 <= enable_3_fu_1446_p3;
        icmp_ln633_reg_2123_pp0_iter2_reg <= icmp_ln633_reg_2123_pp0_iter1_reg;
        icmp_ln633_reg_2123_pp0_iter3_reg <= icmp_ln633_reg_2123_pp0_iter2_reg;
        icmp_ln633_reg_2123_pp0_iter4_reg <= icmp_ln633_reg_2123_pp0_iter3_reg;
        icmp_ln633_reg_2123_pp0_iter5_reg <= icmp_ln633_reg_2123_pp0_iter4_reg;
        icmp_ln772_reg_2162_pp0_iter2_reg <= icmp_ln772_reg_2162_pp0_iter1_reg;
        icmp_ln772_reg_2162_pp0_iter3_reg <= icmp_ln772_reg_2162_pp0_iter2_reg;
        icmp_ln772_reg_2162_pp0_iter4_reg <= icmp_ln772_reg_2162_pp0_iter3_reg;
        icmp_ln772_reg_2162_pp0_iter5_reg <= icmp_ln772_reg_2162_pp0_iter4_reg;
        icmp_ln798_reg_2408 <= icmp_ln798_fu_1454_p2;
        icmp_ln799_reg_2413 <= icmp_ln799_fu_1460_p2;
        icmp_ln800_reg_2418 <= icmp_ln800_fu_1466_p2;
        p_0_0_09481392_i_load_reg_2285_pp0_iter3_reg <= p_0_0_09481392_i_load_reg_2285;
        p_0_0_09481392_i_load_reg_2285_pp0_iter4_reg <= p_0_0_09481392_i_load_reg_2285_pp0_iter3_reg;
        p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg <= p_0_0_09481392_i_load_reg_2285_pp0_iter4_reg;
        p_0_0_0948_114831494_i_load_reg_2258_pp0_iter3_reg <= p_0_0_0948_114831494_i_load_reg_2258;
        p_0_0_0948_114831494_i_load_reg_2258_pp0_iter4_reg <= p_0_0_0948_114831494_i_load_reg_2258_pp0_iter3_reg;
        p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg <= p_0_0_0948_114831494_i_load_reg_2258_pp0_iter4_reg;
        p_0_0_0948_21422_i_load_reg_2302_pp0_iter3_reg <= p_0_0_0948_21422_i_load_reg_2302;
        p_0_0_0948_21422_i_load_reg_2302_pp0_iter4_reg <= p_0_0_0948_21422_i_load_reg_2302_pp0_iter3_reg;
        p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg <= p_0_0_0948_21422_i_load_reg_2302_pp0_iter4_reg;
        p_0_0_09491389_i_load_reg_2280_pp0_iter3_reg <= p_0_0_09491389_i_load_reg_2280;
        p_0_0_09491389_i_load_reg_2280_pp0_iter4_reg <= p_0_0_09491389_i_load_reg_2280_pp0_iter3_reg;
        p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg <= p_0_0_09491389_i_load_reg_2280_pp0_iter4_reg;
        p_0_0_0949_114811492_i_load_reg_2253_pp0_iter3_reg <= p_0_0_0949_114811492_i_load_reg_2253;
        p_0_0_0949_114811492_i_load_reg_2253_pp0_iter4_reg <= p_0_0_0949_114811492_i_load_reg_2253_pp0_iter3_reg;
        p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg <= p_0_0_0949_114811492_i_load_reg_2253_pp0_iter4_reg;
        p_0_0_0949_21419_i_load_reg_2297_pp0_iter3_reg <= p_0_0_0949_21419_i_load_reg_2297;
        p_0_0_0949_21419_i_load_reg_2297_pp0_iter4_reg <= p_0_0_0949_21419_i_load_reg_2297_pp0_iter3_reg;
        p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg <= p_0_0_0949_21419_i_load_reg_2297_pp0_iter4_reg;
        p_0_0_09501386_i_load_reg_2274_pp0_iter3_reg <= p_0_0_09501386_i_load_reg_2274;
        p_0_0_09501386_i_load_reg_2274_pp0_iter4_reg <= p_0_0_09501386_i_load_reg_2274_pp0_iter3_reg;
        p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg <= p_0_0_09501386_i_load_reg_2274_pp0_iter4_reg;
        p_0_0_0950_114791490_i_load_reg_2247_pp0_iter3_reg <= p_0_0_0950_114791490_i_load_reg_2247;
        p_0_0_0950_114791490_i_load_reg_2247_pp0_iter4_reg <= p_0_0_0950_114791490_i_load_reg_2247_pp0_iter3_reg;
        p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg <= p_0_0_0950_114791490_i_load_reg_2247_pp0_iter4_reg;
        p_0_0_0950_21416_i_load_reg_2291_pp0_iter3_reg <= p_0_0_0950_21416_i_load_reg_2291;
        p_0_0_0950_21416_i_load_reg_2291_pp0_iter4_reg <= p_0_0_0950_21416_i_load_reg_2291_pp0_iter3_reg;
        p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg <= p_0_0_0950_21416_i_load_reg_2291_pp0_iter4_reg;
        p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter3_reg <= p_0_0_0_0_09081497_i_load_reg_2264;
        p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter4_reg <= p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter3_reg;
        p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg <= p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter4_reg;
        p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter3_reg <= p_0_0_0_0_09141485_i_load_reg_2237;
        p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter4_reg <= p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter3_reg;
        p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg <= p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter4_reg;
        p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter2_reg <= p_0_1_0_0_09091499_i_load_reg_2177;
        p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter3_reg <= p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter2_reg;
        p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter4_reg <= p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter3_reg;
        p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg <= p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter4_reg;
        p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter2_reg <= p_0_1_0_0_09151487_i_load_reg_2170;
        p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter3_reg <= p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter2_reg;
        p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter4_reg <= p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter3_reg;
        p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg <= p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter4_reg;
        p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter3_reg <= p_0_2_0_0_09101501_i_load_reg_2269;
        p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter4_reg <= p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter3_reg;
        p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg <= p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter4_reg;
        p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter3_reg <= p_0_2_0_0_09161489_i_load_reg_2242;
        p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter4_reg <= p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter3_reg;
        p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg <= p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter4_reg;
        pix_3_reg_538_pp0_iter3_reg <= pix_3_reg_538;
        pix_3_reg_538_pp0_iter4_reg <= pix_3_reg_538_pp0_iter3_reg;
        pix_3_reg_538_pp0_iter5_reg <= pix_3_reg_538_pp0_iter4_reg;
        pix_3_reg_538_pp0_iter6_reg <= pix_3_reg_538_pp0_iter5_reg;
        pix_4_reg_602_pp0_iter4_reg <= pix_4_reg_602;
        pix_4_reg_602_pp0_iter5_reg <= pix_4_reg_602_pp0_iter4_reg;
        pix_reg_612_pp0_iter4_reg <= pix_reg_612;
        pix_reg_612_pp0_iter5_reg <= pix_reg_612_pp0_iter4_reg;
        sub_ln817_reg_2423 <= sub_ln817_fu_1495_p2;
        sub_ln817_reg_2423_pp0_iter4_reg <= sub_ln817_reg_2423;
        sub_ln818_reg_2428 <= sub_ln818_fu_1511_p2;
        sub_ln818_reg_2428_pp0_iter4_reg <= sub_ln818_reg_2428;
        sub_ln819_reg_2433 <= sub_ln819_fu_1527_p2;
        sub_ln819_reg_2433_pp0_iter4_reg <= sub_ln819_reg_2433;
        sub_ln820_reg_2438 <= sub_ln820_fu_1543_p2;
        sub_ln820_reg_2438_pp0_iter4_reg <= sub_ln820_reg_2438;
        tmp_2_reg_2349 <= sub_ln790_fu_1238_p2[32'd8];
        tmp_3_reg_2365 <= sub_ln791_fu_1260_p2[32'd8];
        tmp_4_reg_2381 <= sub_ln792_fu_1282_p2[32'd8];
        tmp_5_reg_2397 <= sub_ln793_fu_1304_p2[32'd8];
        trunc_ln61_1_reg_2359 <= trunc_ln61_1_fu_1266_p1;
        trunc_ln61_2_reg_2375 <= trunc_ln61_2_fu_1288_p1;
        trunc_ln61_3_reg_2391 <= trunc_ln61_3_fu_1310_p1;
        trunc_ln61_reg_2343 <= trunc_ln61_fu_1244_p1;
        trunc_ln820_1_i_reg_2453 <= {{sub_ln820_1_fu_1697_p2[10:1]}};
        zext_ln790_1_reg_2338[7 : 0] <= zext_ln790_1_fu_1234_p1[7 : 0];
        zext_ln791_reg_2354[7 : 0] <= zext_ln791_fu_1256_p1[7 : 0];
        zext_ln792_reg_2370[7 : 0] <= zext_ln792_fu_1278_p1[7 : 0];
        zext_ln793_reg_2386[7 : 0] <= zext_ln793_fu_1300_p1[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        and_ln833_reg_2166 <= and_ln833_fu_915_p2;
        and_ln833_reg_2166_pp0_iter1_reg <= and_ln833_reg_2166;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        cmp161_i_reg_2143 <= cmp161_i_fu_881_p2;
        cmp161_i_reg_2143_pp0_iter1_reg <= cmp161_i_reg_2143;
        icmp_ln633_reg_2123 <= icmp_ln633_fu_853_p2;
        icmp_ln633_reg_2123_pp0_iter1_reg <= icmp_ln633_reg_2123;
        icmp_ln643_reg_2127 <= icmp_ln643_fu_875_p2;
        icmp_ln643_reg_2127_pp0_iter1_reg <= icmp_ln643_reg_2127;
        icmp_ln772_reg_2162 <= icmp_ln772_fu_903_p2;
        icmp_ln772_reg_2162_pp0_iter1_reg <= icmp_ln772_reg_2162;
        lineBuffer_1_addr_reg_2137 <= zext_ln633_fu_869_p1;
        lineBuffer_1_addr_reg_2137_pp0_iter1_reg <= lineBuffer_1_addr_reg_2137;
        lineBuffer_addr_reg_2131 <= zext_ln633_fu_869_p1;
        tmp_4_i1_reg_2192 <= {{lineBuffer_q1[15:8]}};
        tmp_5_i2_reg_2199 <= {{lineBuffer_q1[23:16]}};
        tmp_7_i3_reg_2214 <= {{lineBuffer_1_q1[15:8]}};
        tmp_8_i4_reg_2220 <= {{lineBuffer_1_q1[23:16]}};
        trunc_ln654_1_reg_2207 <= trunc_ln654_1_fu_957_p1;
        trunc_ln654_reg_2184 <= trunc_ln654_fu_932_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter1_b_1_reg_761 <= ap_phi_reg_pp0_iter0_b_1_reg_761;
        ap_phi_reg_pp0_iter1_downleft_2_reg_584 <= ap_phi_reg_pp0_iter0_downleft_2_reg_584;
        ap_phi_reg_pp0_iter1_downleft_reg_593 <= ap_phi_reg_pp0_iter0_downleft_reg_593;
        ap_phi_reg_pp0_iter1_en_rgd_1_reg_696 <= ap_phi_reg_pp0_iter0_en_rgd_1_reg_696;
        ap_phi_reg_pp0_iter1_en_rgd_2_reg_668 <= ap_phi_reg_pp0_iter0_en_rgd_2_reg_668;
        ap_phi_reg_pp0_iter1_en_rgd_3_reg_640 <= ap_phi_reg_pp0_iter0_en_rgd_3_reg_640;
        ap_phi_reg_pp0_iter1_en_rgd_reg_724 <= ap_phi_reg_pp0_iter0_en_rgd_reg_724;
        ap_phi_reg_pp0_iter1_p_0_0_0948_21471_ph_i_reg_484 <= ap_phi_reg_pp0_iter0_p_0_0_0948_21471_ph_i_reg_484;
        ap_phi_reg_pp0_iter1_p_0_0_0950_21467_ph_i_reg_493 <= ap_phi_reg_pp0_iter0_p_0_0_0950_21467_ph_i_reg_493;
        ap_phi_reg_pp0_iter1_pix_4_reg_602 <= ap_phi_reg_pp0_iter0_pix_4_reg_602;
        ap_phi_reg_pp0_iter1_pix_reg_612 <= ap_phi_reg_pp0_iter0_pix_reg_612;
        ap_phi_reg_pp0_iter1_r_1_reg_752 <= ap_phi_reg_pp0_iter0_r_1_reg_752;
        ap_phi_reg_pp0_iter1_upleft_2_reg_622 <= ap_phi_reg_pp0_iter0_upleft_2_reg_622;
        ap_phi_reg_pp0_iter1_upleft_reg_631 <= ap_phi_reg_pp0_iter0_upleft_reg_631;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_reg_pp0_iter2_b_1_reg_761 <= ap_phi_reg_pp0_iter1_b_1_reg_761;
        ap_phi_reg_pp0_iter2_downleft_2_reg_584 <= ap_phi_reg_pp0_iter1_downleft_2_reg_584;
        ap_phi_reg_pp0_iter2_downleft_reg_593 <= ap_phi_reg_pp0_iter1_downleft_reg_593;
        ap_phi_reg_pp0_iter2_en_rgd_1_reg_696 <= ap_phi_reg_pp0_iter1_en_rgd_1_reg_696;
        ap_phi_reg_pp0_iter2_en_rgd_2_reg_668 <= ap_phi_reg_pp0_iter1_en_rgd_2_reg_668;
        ap_phi_reg_pp0_iter2_en_rgd_3_reg_640 <= ap_phi_reg_pp0_iter1_en_rgd_3_reg_640;
        ap_phi_reg_pp0_iter2_en_rgd_reg_724 <= ap_phi_reg_pp0_iter1_en_rgd_reg_724;
        ap_phi_reg_pp0_iter2_pix_4_reg_602 <= ap_phi_reg_pp0_iter1_pix_4_reg_602;
        ap_phi_reg_pp0_iter2_pix_reg_612 <= ap_phi_reg_pp0_iter1_pix_reg_612;
        ap_phi_reg_pp0_iter2_r_1_reg_752 <= ap_phi_reg_pp0_iter1_r_1_reg_752;
        ap_phi_reg_pp0_iter2_upleft_2_reg_622 <= ap_phi_reg_pp0_iter1_upleft_2_reg_622;
        ap_phi_reg_pp0_iter2_upleft_reg_631 <= ap_phi_reg_pp0_iter1_upleft_reg_631;
        p_0_1_0_0_09091499_i_load_reg_2177 <= p_0_1_0_0_09091499_i_fu_254;
        p_0_1_0_0_09151487_i_load_reg_2170 <= p_0_1_0_0_09151487_i_fu_230;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_phi_reg_pp0_iter3_b_1_reg_761 <= ap_phi_reg_pp0_iter2_b_1_reg_761;
        ap_phi_reg_pp0_iter3_en_rgd_1_reg_696 <= ap_phi_reg_pp0_iter2_en_rgd_1_reg_696;
        ap_phi_reg_pp0_iter3_en_rgd_2_reg_668 <= ap_phi_reg_pp0_iter2_en_rgd_2_reg_668;
        ap_phi_reg_pp0_iter3_en_rgd_3_reg_640 <= ap_phi_reg_pp0_iter2_en_rgd_3_reg_640;
        ap_phi_reg_pp0_iter3_en_rgd_reg_724 <= ap_phi_reg_pp0_iter2_en_rgd_reg_724;
        ap_phi_reg_pp0_iter3_r_1_reg_752 <= ap_phi_reg_pp0_iter2_r_1_reg_752;
        p_0_0_09481392_i_load_reg_2285 <= p_0_0_09481392_i_fu_270;
        p_0_0_0948_114831494_i_load_reg_2258 <= p_0_0_0948_114831494_i_fu_246;
        p_0_0_0948_21422_i_load_reg_2302 <= p_0_0_0948_21422_i_fu_282;
        p_0_0_09491389_i_load_reg_2280 <= p_0_0_09491389_i_fu_266;
        p_0_0_0949_114811492_i_load_reg_2253 <= p_0_0_0949_114811492_i_fu_242;
        p_0_0_0949_21419_i_load_reg_2297 <= p_0_0_0949_21419_i_fu_278;
        p_0_0_09501386_i_load_reg_2274 <= p_0_0_09501386_i_fu_262;
        p_0_0_0950_114791490_i_load_reg_2247 <= p_0_0_0950_114791490_i_fu_238;
        p_0_0_0950_21416_i_load_reg_2291 <= p_0_0_0950_21416_i_fu_274;
        p_0_0_0_0_09081497_i_load_reg_2264 <= p_0_0_0_0_09081497_i_fu_250;
        p_0_0_0_0_09141485_i_load_reg_2237 <= p_0_0_0_0_09141485_i_fu_226;
        p_0_2_0_0_09101501_i_load_reg_2269 <= p_0_2_0_0_09101501_i_fu_258;
        p_0_2_0_0_09161489_i_load_reg_2242 <= p_0_2_0_0_09161489_i_fu_234;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_phi_reg_pp0_iter4_b_1_reg_761 <= ap_phi_reg_pp0_iter3_b_1_reg_761;
        ap_phi_reg_pp0_iter4_en_rgd_1_reg_696 <= ap_phi_reg_pp0_iter3_en_rgd_1_reg_696;
        ap_phi_reg_pp0_iter4_en_rgd_2_reg_668 <= ap_phi_reg_pp0_iter3_en_rgd_2_reg_668;
        ap_phi_reg_pp0_iter4_en_rgd_3_reg_640 <= ap_phi_reg_pp0_iter3_en_rgd_3_reg_640;
        ap_phi_reg_pp0_iter4_en_rgd_reg_724 <= ap_phi_reg_pp0_iter3_en_rgd_reg_724;
        ap_phi_reg_pp0_iter4_r_1_reg_752 <= ap_phi_reg_pp0_iter3_r_1_reg_752;
        pix_4_reg_602 <= ap_phi_reg_pp0_iter3_pix_4_reg_602;
        pix_reg_612 <= ap_phi_reg_pp0_iter3_pix_reg_612;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_phi_reg_pp0_iter5_b_1_reg_761 <= ap_phi_reg_pp0_iter4_b_1_reg_761;
        ap_phi_reg_pp0_iter5_r_1_reg_752 <= ap_phi_reg_pp0_iter4_r_1_reg_752;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_phi_reg_pp0_iter6_b_1_reg_761 <= ap_phi_reg_pp0_iter5_b_1_reg_761;
        ap_phi_reg_pp0_iter6_r_1_reg_752 <= ap_phi_reg_pp0_iter5_r_1_reg_752;
    end
end

always @ (*) begin
    if (((icmp_ln633_fu_853_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln633_reg_2123_pp0_iter1_reg == 1'd1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter2_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter6_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_2123_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln643_reg_2127_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_downleft_1_phi_fu_505_p4 = p_0_0_0949_21419_i_fu_278;
        end else if ((icmp_ln643_reg_2127_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_downleft_1_phi_fu_505_p4 = select_ln710_10_fu_1127_p3;
        end else begin
            ap_phi_mux_downleft_1_phi_fu_505_p4 = ap_phi_reg_pp0_iter2_downleft_1_reg_502;
        end
    end else begin
        ap_phi_mux_downleft_1_phi_fu_505_p4 = ap_phi_reg_pp0_iter2_downleft_1_reg_502;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_2123_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln643_reg_2127_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_p_0_0_09481393_i_phi_fu_560_p4 = p_0_2_0_0_09161489_i_fu_234;
        end else if ((icmp_ln643_reg_2127_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_p_0_0_09481393_i_phi_fu_560_p4 = select_ln710_6_fu_1100_p3;
        end else begin
            ap_phi_mux_p_0_0_09481393_i_phi_fu_560_p4 = ap_phi_reg_pp0_iter2_p_0_0_09481393_i_reg_557;
        end
    end else begin
        ap_phi_mux_p_0_0_09481393_i_phi_fu_560_p4 = ap_phi_reg_pp0_iter2_p_0_0_09481393_i_reg_557;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_2123_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln643_reg_2127_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_p_0_0_0948_21423_i_phi_fu_514_p4 = p_0_2_0_0_09101501_i_fu_258;
        end else if ((icmp_ln643_reg_2127_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_p_0_0_0948_21423_i_phi_fu_514_p4 = select_ln710_12_fu_1142_p3;
        end else begin
            ap_phi_mux_p_0_0_0948_21423_i_phi_fu_514_p4 = ap_phi_reg_pp0_iter2_p_0_0_0948_21423_i_reg_511;
        end
    end else begin
        ap_phi_mux_p_0_0_0948_21423_i_phi_fu_514_p4 = ap_phi_reg_pp0_iter2_p_0_0_0948_21423_i_reg_511;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_2123_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln643_reg_2127_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_p_0_0_09491390_i_phi_fu_569_p4 = p_0_1_0_0_09151487_i_load_reg_2170;
        end else if ((icmp_ln643_reg_2127_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_p_0_0_09491390_i_phi_fu_569_p4 = select_ln710_7_fu_1107_p3;
        end else begin
            ap_phi_mux_p_0_0_09491390_i_phi_fu_569_p4 = ap_phi_reg_pp0_iter2_p_0_0_09491390_i_reg_566;
        end
    end else begin
        ap_phi_mux_p_0_0_09491390_i_phi_fu_569_p4 = ap_phi_reg_pp0_iter2_p_0_0_09491390_i_reg_566;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_2123_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln643_reg_2127_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_p_0_0_0949_21420_i_phi_fu_523_p4 = p_0_1_0_0_09091499_i_load_reg_2177;
        end else if ((icmp_ln643_reg_2127_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_p_0_0_0949_21420_i_phi_fu_523_p4 = select_ln710_13_fu_1150_p3;
        end else begin
            ap_phi_mux_p_0_0_0949_21420_i_phi_fu_523_p4 = ap_phi_reg_pp0_iter2_p_0_0_0949_21420_i_reg_520;
        end
    end else begin
        ap_phi_mux_p_0_0_0949_21420_i_phi_fu_523_p4 = ap_phi_reg_pp0_iter2_p_0_0_0949_21420_i_reg_520;
    end
end

always @ (*) begin
    if (((icmp_ln643_reg_2127 == 1'd1) & (icmp_ln633_reg_2123 == 1'd0))) begin
        if ((cmp59_i_read_reg_2112 == 1'd0)) begin
            ap_phi_mux_p_0_0_0949_21469_ph_i_phi_fu_477_p4 = {{lineBuffer_q1[15:8]}};
        end else if ((cmp59_i == 1'd1)) begin
            ap_phi_mux_p_0_0_0949_21469_ph_i_phi_fu_477_p4 = {{imgG_dout[15:8]}};
        end else begin
            ap_phi_mux_p_0_0_0949_21469_ph_i_phi_fu_477_p4 = ap_phi_reg_pp0_iter1_p_0_0_0949_21469_ph_i_reg_474;
        end
    end else begin
        ap_phi_mux_p_0_0_0949_21469_ph_i_phi_fu_477_p4 = ap_phi_reg_pp0_iter1_p_0_0_0949_21469_ph_i_reg_474;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_2123_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln643_reg_2127_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_p_0_0_09501387_i_phi_fu_578_p4 = p_0_0_0_0_09141485_i_fu_226;
        end else if ((icmp_ln643_reg_2127_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_p_0_0_09501387_i_phi_fu_578_p4 = select_ln710_8_fu_1113_p3;
        end else begin
            ap_phi_mux_p_0_0_09501387_i_phi_fu_578_p4 = ap_phi_reg_pp0_iter2_p_0_0_09501387_i_reg_575;
        end
    end else begin
        ap_phi_mux_p_0_0_09501387_i_phi_fu_578_p4 = ap_phi_reg_pp0_iter2_p_0_0_09501387_i_reg_575;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_2123_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln643_reg_2127_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_p_0_0_0950_21417_i_phi_fu_532_p4 = p_0_0_0_0_09081497_i_fu_250;
        end else if ((icmp_ln643_reg_2127_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_p_0_0_0950_21417_i_phi_fu_532_p4 = select_ln710_14_fu_1157_p3;
        end else begin
            ap_phi_mux_p_0_0_0950_21417_i_phi_fu_532_p4 = ap_phi_reg_pp0_iter2_p_0_0_0950_21417_i_reg_529;
        end
    end else begin
        ap_phi_mux_p_0_0_0950_21417_i_phi_fu_532_p4 = ap_phi_reg_pp0_iter2_p_0_0_0950_21417_i_reg_529;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_2123_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln643_reg_2127_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_pix_3_phi_fu_541_p4 = p_0_0_0949_114811492_i_fu_242;
        end else if ((icmp_ln643_reg_2127_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_pix_3_phi_fu_541_p4 = select_ln710_1_fu_1068_p3;
        end else begin
            ap_phi_mux_pix_3_phi_fu_541_p4 = ap_phi_reg_pp0_iter2_pix_3_reg_538;
        end
    end else begin
        ap_phi_mux_pix_3_phi_fu_541_p4 = ap_phi_reg_pp0_iter2_pix_3_reg_538;
    end
end

always @ (*) begin
    if ((icmp_ln633_reg_2123_pp0_iter1_reg == 1'd0)) begin
        if ((icmp_ln643_reg_2127_pp0_iter1_reg == 1'd0)) begin
            ap_phi_mux_upleft_1_phi_fu_551_p4 = p_0_0_09491389_i_fu_266;
        end else if ((icmp_ln643_reg_2127_pp0_iter1_reg == 1'd1)) begin
            ap_phi_mux_upleft_1_phi_fu_551_p4 = select_ln710_4_fu_1087_p3;
        end else begin
            ap_phi_mux_upleft_1_phi_fu_551_p4 = ap_phi_reg_pp0_iter2_upleft_1_reg_548;
        end
    end else begin
        ap_phi_mux_upleft_1_phi_fu_551_p4 = ap_phi_reg_pp0_iter2_upleft_1_reg_548;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_z = 12'd0;
    end else begin
        ap_sig_allocacmp_z = x_fu_222;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op101_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        imgG_blk_n = imgG_empty_n;
    end else begin
        imgG_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op101_read_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        imgG_read_local = 1'b1;
    end else begin
        imgG_read_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'd1 == and_ln833_reg_2166_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        imgRB_blk_n = imgRB_full_n;
    end else begin
        imgRB_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'd1 == and_ln833_reg_2166_pp0_iter6_reg) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        imgRB_write_local = 1'b1;
    end else begin
        imgRB_write_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        lineBuffer_1_ce0_local = 1'b1;
    end else begin
        lineBuffer_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lineBuffer_1_ce1_local = 1'b1;
    end else begin
        lineBuffer_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln643_reg_2127_pp0_iter1_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        lineBuffer_1_we0_local = 1'b1;
    end else begin
        lineBuffer_1_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lineBuffer_ce0_local = 1'b1;
    end else begin
        lineBuffer_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lineBuffer_ce1_local = 1'b1;
    end else begin
        lineBuffer_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (cmp59_i == 1'd1) & (icmp_ln643_reg_2127 == 1'd1) & (icmp_ln633_reg_2123 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lineBuffer_we0_local = 1'b1;
    end else begin
        lineBuffer_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter6_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_2123_pp0_iter5_reg == 1'd1))) begin
        p_0_0_09481392_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_09481392_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter6_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_2123_pp0_iter5_reg == 1'd1))) begin
        p_0_0_0948_114831494_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_0948_114831494_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter6_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_2123_pp0_iter5_reg == 1'd1))) begin
        p_0_0_0948_21422_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_0948_21422_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter6_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_2123_pp0_iter5_reg == 1'd1))) begin
        p_0_0_09491389_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_09491389_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter6_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_2123_pp0_iter5_reg == 1'd1))) begin
        p_0_0_0949_114811492_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_0949_114811492_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter6_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_2123_pp0_iter5_reg == 1'd1))) begin
        p_0_0_0949_21419_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_0949_21419_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter6_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_2123_pp0_iter5_reg == 1'd1))) begin
        p_0_0_09501386_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_09501386_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter6_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_2123_pp0_iter5_reg == 1'd1))) begin
        p_0_0_0950_114791490_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_0950_114791490_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter6_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_2123_pp0_iter5_reg == 1'd1))) begin
        p_0_0_0950_21416_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_0950_21416_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter6_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_2123_pp0_iter5_reg == 1'd1))) begin
        p_0_0_0_0_09081497_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_0_0_09081497_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter6_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_2123_pp0_iter5_reg == 1'd1))) begin
        p_0_0_0_0_09141485_i_out_ap_vld = 1'b1;
    end else begin
        p_0_0_0_0_09141485_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter6_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_2123_pp0_iter5_reg == 1'd1))) begin
        p_0_1_0_0_09091499_i_out_ap_vld = 1'b1;
    end else begin
        p_0_1_0_0_09091499_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter6_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_2123_pp0_iter5_reg == 1'd1))) begin
        p_0_1_0_0_09151487_i_out_ap_vld = 1'b1;
    end else begin
        p_0_1_0_0_09151487_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter6_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_2123_pp0_iter5_reg == 1'd1))) begin
        p_0_2_0_0_09101501_i_out_ap_vld = 1'b1;
    end else begin
        p_0_2_0_0_09101501_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter6_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln633_reg_2123_pp0_iter5_reg == 1'd1))) begin
        p_0_2_0_0_09161489_i_out_ap_vld = 1'b1;
    end else begin
        p_0_2_0_0_09161489_i_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign CH_fu_1721_p3 = ((red_i[0:0] == 1'b1) ? pix_reg_612_pp0_iter5_reg : pix_4_reg_602_pp0_iter5_reg);

assign CV_fu_1765_p2 = (zext_ln817_1_fu_1761_p1 - select_ln820_2_fu_1753_p3);

assign LineBufVal_2_fu_1183_p4 = {{{PixBufVal_2_fu_1165_p3}, {PixBufVal_1_fu_1171_p3}}, {PixBufVal_fu_1177_p3}};

assign PixBufVal_1_fu_1171_p3 = ((cmp203_i[0:0] == 1'b1) ? tmp_4_i1_reg_2192 : p_0_0_0949_21469_ph_i_reg_474);

assign PixBufVal_2_fu_1165_p3 = ((cmp203_i[0:0] == 1'b1) ? tmp_5_i2_reg_2199 : ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484);

assign PixBufVal_fu_1177_p3 = ((cmp203_i[0:0] == 1'b1) ? trunc_ln654_reg_2184 : ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493);

assign add_ln817_fu_1637_p2 = ($signed(sext_ln817_fu_1633_p1) + $signed(sext_ln818_fu_1616_p1));

assign add_ln820_1_fu_1691_p2 = ($signed(sext_ln820_2_fu_1687_p1) + $signed(sext_ln818_1_fu_1656_p1));

assign add_ln820_fu_1681_p2 = ($signed(sext_ln820_fu_1660_p1) + $signed(sext_ln820_1_fu_1677_p1));

assign agdiff_1_fu_1368_p3 = ((tmp_3_reg_2365[0:0] == 1'b1) ? sub_ln61_1_fu_1363_p2 : trunc_ln61_1_reg_2359);

assign agdiff_2_fu_1379_p3 = ((tmp_4_reg_2381[0:0] == 1'b1) ? sub_ln61_2_fu_1374_p2 : trunc_ln61_2_reg_2375);

assign agdiff_3_fu_1390_p3 = ((tmp_5_reg_2397[0:0] == 1'b1) ? sub_ln61_3_fu_1385_p2 : trunc_ln61_3_reg_2391);

assign agdiff_fu_1357_p3 = ((tmp_2_reg_2349[0:0] == 1'b1) ? sub_ln61_fu_1352_p2 : trunc_ln61_reg_2343);

assign and_ln817_fu_1611_p2 = (sub_ln817_reg_2423_pp0_iter4_reg & select_ln817_1_fu_1603_p3);

assign and_ln818_fu_1628_p2 = (sub_ln818_reg_2428_pp0_iter4_reg & select_ln818_1_fu_1620_p3);

assign and_ln819_fu_1651_p2 = (sub_ln819_reg_2433_pp0_iter4_reg & select_ln819_1_fu_1643_p3);

assign and_ln820_fu_1672_p2 = (sub_ln820_reg_2438_pp0_iter4_reg & select_ln820_1_fu_1664_p3);

assign and_ln833_fu_915_p2 = (icmp_ln833_fu_909_p2 & cmp203_i);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_pp0 = ((ap_ST_fsm_pp0_stage0 == ap_CS_fsm) & (1'b1 == ap_block_pp0_stage0_subdone));
end

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_block_state8_pp0_stage0_iter7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_block_state8_pp0_stage0_iter7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b1 == ap_block_state8_pp0_stage0_iter7)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((ap_predicate_op101_read_state2 == 1'b1) & (imgG_empty_n == 1'b0));
end

always @ (*) begin
    ap_block_state8_pp0_stage0_iter7 = ((imgRB_full_n == 1'b0) & (1'd1 == and_ln833_reg_2166_pp0_iter6_reg));
end

always @ (*) begin
    ap_condition_1656 = ((icmp_ln643_reg_2127_pp0_iter1_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1));
end

always @ (*) begin
    ap_condition_1659 = ((icmp_ln643_reg_2127 == 1'd1) & (icmp_ln633_reg_2123 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_condition_338 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_560 = ((cmp59_i_read_reg_2112 == 1'd0) & (icmp_ln643_reg_2127 == 1'd1) & (icmp_ln633_reg_2123 == 1'd0));
end

always @ (*) begin
    ap_condition_63 = ((cmp59_i == 1'd1) & (icmp_ln643_reg_2127 == 1'd1) & (icmp_ln633_reg_2123 == 1'd0));
end

assign ap_done = ap_done_sig;

always @ (*) begin
    ap_enable_operation_105 = (ap_predicate_op105_store_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_148 = (ap_predicate_op148_store_state3 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_78 = (ap_predicate_op78_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_80 = (ap_predicate_op80_load_state1 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_92 = (ap_predicate_op92_load_state2 == 1'b1);
end

always @ (*) begin
    ap_enable_operation_96 = (ap_predicate_op96_load_state2 == 1'b1);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

always @ (*) begin
    ap_enable_state1_pp0_iter0_stage0 = ((ap_start_int == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state2_pp0_iter1_stage0 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_enable_state3_pp0_iter2_stage0 = ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_b_1_reg_761 = 'bx;

assign ap_phi_reg_pp0_iter0_downleft_2_reg_584 = 'bx;

assign ap_phi_reg_pp0_iter0_downleft_reg_593 = 'bx;

assign ap_phi_reg_pp0_iter0_en_rgd_1_reg_696 = 'bx;

assign ap_phi_reg_pp0_iter0_en_rgd_2_reg_668 = 'bx;

assign ap_phi_reg_pp0_iter0_en_rgd_3_reg_640 = 'bx;

assign ap_phi_reg_pp0_iter0_en_rgd_reg_724 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_0_0948_21471_ph_i_reg_484 = 'bx;

assign ap_phi_reg_pp0_iter0_p_0_0_0950_21467_ph_i_reg_493 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_4_reg_602 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_reg_612 = 'bx;

assign ap_phi_reg_pp0_iter0_r_1_reg_752 = 'bx;

assign ap_phi_reg_pp0_iter0_upleft_2_reg_622 = 'bx;

assign ap_phi_reg_pp0_iter0_upleft_reg_631 = 'bx;

assign ap_phi_reg_pp0_iter1_p_0_0_0949_21469_ph_i_reg_474 = 'bx;

assign ap_phi_reg_pp0_iter2_downleft_1_reg_502 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_09481393_i_reg_557 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0948_21423_i_reg_511 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_09491390_i_reg_566 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0949_21420_i_reg_520 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_09501387_i_reg_575 = 'bx;

assign ap_phi_reg_pp0_iter2_p_0_0_0950_21417_i_reg_529 = 'bx;

assign ap_phi_reg_pp0_iter2_pix_3_reg_538 = 'bx;

assign ap_phi_reg_pp0_iter2_upleft_1_reg_548 = 'bx;

always @ (*) begin
    ap_predicate_op101_read_state2 = ((cmp59_i == 1'd1) & (icmp_ln643_reg_2127 == 1'd1) & (icmp_ln633_reg_2123 == 1'd0));
end

always @ (*) begin
    ap_predicate_op105_store_state2 = ((cmp59_i == 1'd1) & (icmp_ln643_reg_2127 == 1'd1) & (icmp_ln633_reg_2123 == 1'd0));
end

always @ (*) begin
    ap_predicate_op148_store_state3 = ((icmp_ln643_reg_2127_pp0_iter1_reg == 1'd1) & (icmp_ln633_reg_2123_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op78_load_state1 = ((icmp_ln633_fu_853_p2 == 1'd0) & (icmp_ln643_fu_875_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op80_load_state1 = ((icmp_ln633_fu_853_p2 == 1'd0) & (icmp_ln643_fu_875_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op92_load_state2 = ((icmp_ln643_reg_2127 == 1'd1) & (icmp_ln633_reg_2123 == 1'd0));
end

always @ (*) begin
    ap_predicate_op96_load_state2 = ((icmp_ln643_reg_2127 == 1'd1) & (icmp_ln633_reg_2123 == 1'd0));
end

assign ap_ready = ap_ready_sig;

assign b_fu_1778_p3 = ((red_i[0:0] == 1'b1) ? CV_fu_1765_p2 : zext_ln788_fu_1728_p1);

assign cmp161_i_fu_881_p2 = ((ap_sig_allocacmp_z == 12'd0) ? 1'b1 : 1'b0);

assign cmp59_i_read_reg_2112 = cmp59_i;

assign enable_1_fu_1420_p3 = ((icmp_ln796_fu_1406_p2[0:0] == 1'b1) ? or_ln_i_fu_1412_p3 : zext_ln769_fu_1402_p1);

assign enable_2_fu_1438_p3 = {{1'd1}, {enable_1_fu_1420_p3}};

assign enable_3_fu_1446_p3 = ((icmp_ln797_fu_1432_p2[0:0] == 1'b1) ? enable_2_fu_1438_p3 : zext_ln769_1_fu_1428_p1);

assign enable_4_fu_1558_p3 = ((icmp_ln798_reg_2408[0:0] == 1'b1) ? or_ln1_i_fu_1551_p3 : zext_ln769_2_fu_1548_p1);

assign enable_5_fu_1569_p3 = {{1'd1}, {enable_4_fu_1558_p3}};

assign enable_6_fu_1577_p3 = ((icmp_ln799_reg_2413[0:0] == 1'b1) ? enable_5_fu_1569_p3 : zext_ln769_3_fu_1565_p1);

assign enable_7_fu_1596_p3 = ((icmp_ln800_reg_2418[0:0] == 1'b1) ? or_ln2_i_fu_1588_p3 : zext_ln769_4_fu_1584_p1);

assign enable_fu_1396_p2 = ((agdiff_fu_1357_p3 < agdiff_1_fu_1368_p3) ? 1'b1 : 1'b0);

assign icmp_ln633_fu_853_p2 = ((ap_sig_allocacmp_z == loopWidth_i) ? 1'b1 : 1'b0);

assign icmp_ln643_fu_875_p2 = ((ap_sig_allocacmp_z < empty) ? 1'b1 : 1'b0);

assign icmp_ln772_fu_903_p2 = ((xor_i == zext_ln772_fu_899_p1) ? 1'b1 : 1'b0);

assign icmp_ln796_fu_1406_p2 = ((agdiff_fu_1357_p3 < agdiff_2_fu_1379_p3) ? 1'b1 : 1'b0);

assign icmp_ln797_fu_1432_p2 = ((agdiff_fu_1357_p3 < agdiff_3_fu_1390_p3) ? 1'b1 : 1'b0);

assign icmp_ln798_fu_1454_p2 = ((agdiff_1_fu_1368_p3 < agdiff_2_fu_1379_p3) ? 1'b1 : 1'b0);

assign icmp_ln799_fu_1460_p2 = ((agdiff_1_fu_1368_p3 < agdiff_3_fu_1390_p3) ? 1'b1 : 1'b0);

assign icmp_ln800_fu_1466_p2 = ((agdiff_2_fu_1379_p3 < agdiff_3_fu_1390_p3) ? 1'b1 : 1'b0);

assign icmp_ln827_fu_1803_p2 = ((tmp_8_fu_1793_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln829_fu_1859_p2 = ((tmp_10_fu_1849_p4 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln833_fu_909_p2 = ((ap_sig_allocacmp_z != 12'd0) ? 1'b1 : 1'b0);

assign imgG_read = imgG_read_local;

assign imgRB_din = or_ln835_3_i_fu_1897_p4;

assign imgRB_write = imgRB_write_local;

assign lineBuffer_1_address0 = lineBuffer_1_addr_reg_2137_pp0_iter1_reg;

assign lineBuffer_1_address1 = zext_ln633_fu_869_p1;

assign lineBuffer_address0 = lineBuffer_addr_reg_2131;

assign lineBuffer_address1 = zext_ln633_fu_869_p1;

assign or_ln1_i_fu_1551_p3 = {{1'd1}, {enable_3_reg_2402}};

assign or_ln2_i_fu_1588_p3 = {{1'd1}, {enable_6_fu_1577_p3}};

assign or_ln827_fu_1827_p2 = (tmp_7_fu_1785_p3 | icmp_ln827_fu_1803_p2);

assign or_ln829_fu_1883_p2 = (tmp_9_fu_1841_p3 | icmp_ln829_fu_1859_p2);

assign or_ln835_3_i_fu_1897_p4 = {{{select_ln829_1_fu_1889_p3}, {pix_3_reg_538_pp0_iter6_reg}}, {select_ln827_1_fu_1833_p3}};

assign or_ln_i_fu_1412_p3 = {{1'd1}, {enable_fu_1396_p2}};

assign p_0_0_09481392_i_out = p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg;

assign p_0_0_0948_114831494_i_out = p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg;

assign p_0_0_0948_21422_i_out = p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg;

assign p_0_0_09491389_i_out = p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg;

assign p_0_0_0949_114811492_i_out = p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg;

assign p_0_0_0949_21419_i_out = p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg;

assign p_0_0_09501386_i_out = p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg;

assign p_0_0_0950_114791490_i_out = p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg;

assign p_0_0_0950_21416_i_out = p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg;

assign p_0_0_0_0_09081497_i_out = p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg;

assign p_0_0_0_0_09141485_i_out = p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg;

assign p_0_1_0_0_09091499_i_out = p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg;

assign p_0_1_0_0_09151487_i_out = p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg;

assign p_0_2_0_0_09101501_i_out = p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg;

assign p_0_2_0_0_09161489_i_out = p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg;

assign r_fu_1771_p3 = ((red_i[0:0] == 1'b1) ? zext_ln788_fu_1728_p1 : CV_fu_1765_p2);

assign select_ln710_10_fu_1127_p3 = ((cmp161_i_reg_2143_pp0_iter1_reg[0:0] == 1'b1) ? p_0_0_0949_21469_ph_i_reg_474 : p_0_0_0949_21419_i_fu_278);

assign select_ln710_11_fu_1135_p3 = ((cmp161_i_reg_2143_pp0_iter1_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493 : p_0_0_0950_21416_i_fu_274);

assign select_ln710_12_fu_1142_p3 = ((cmp161_i_reg_2143_pp0_iter1_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484 : p_0_2_0_0_09101501_i_fu_258);

assign select_ln710_13_fu_1150_p3 = ((cmp161_i_reg_2143_pp0_iter1_reg[0:0] == 1'b1) ? p_0_0_0949_21469_ph_i_reg_474 : p_0_1_0_0_09091499_i_load_reg_2177);

assign select_ln710_14_fu_1157_p3 = ((cmp161_i_reg_2143_pp0_iter1_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493 : p_0_0_0_0_09081497_i_fu_250);

assign select_ln710_1_fu_1068_p3 = ((cmp161_i_reg_2143_pp0_iter1_reg[0:0] == 1'b1) ? tmp_4_i1_reg_2192 : p_0_0_0949_114811492_i_fu_242);

assign select_ln710_2_fu_1075_p3 = ((cmp161_i_reg_2143_pp0_iter1_reg[0:0] == 1'b1) ? tmp_5_i2_reg_2199 : p_0_0_0948_114831494_i_fu_246);

assign select_ln710_3_fu_1081_p3 = ((cmp161_i_reg_2143_pp0_iter1_reg[0:0] == 1'b1) ? tmp_8_i4_reg_2220 : p_0_0_09481392_i_fu_270);

assign select_ln710_4_fu_1087_p3 = ((cmp161_i_reg_2143_pp0_iter1_reg[0:0] == 1'b1) ? tmp_7_i3_reg_2214 : p_0_0_09491389_i_fu_266);

assign select_ln710_5_fu_1094_p3 = ((cmp161_i_reg_2143_pp0_iter1_reg[0:0] == 1'b1) ? trunc_ln654_1_reg_2207 : p_0_0_09501386_i_fu_262);

assign select_ln710_6_fu_1100_p3 = ((cmp161_i_reg_2143_pp0_iter1_reg[0:0] == 1'b1) ? tmp_8_i4_reg_2220 : p_0_2_0_0_09161489_i_fu_234);

assign select_ln710_7_fu_1107_p3 = ((cmp161_i_reg_2143_pp0_iter1_reg[0:0] == 1'b1) ? tmp_7_i3_reg_2214 : p_0_1_0_0_09151487_i_load_reg_2170);

assign select_ln710_8_fu_1113_p3 = ((cmp161_i_reg_2143_pp0_iter1_reg[0:0] == 1'b1) ? trunc_ln654_1_reg_2207 : p_0_0_0_0_09141485_i_fu_226);

assign select_ln710_9_fu_1120_p3 = ((cmp161_i_reg_2143_pp0_iter1_reg[0:0] == 1'b1) ? ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484 : p_0_0_0948_21422_i_fu_282);

assign select_ln710_fu_1062_p3 = ((cmp161_i_reg_2143_pp0_iter1_reg[0:0] == 1'b1) ? trunc_ln654_reg_2184 : p_0_0_0950_114791490_i_fu_238);

assign select_ln817_1_fu_1603_p3 = ((ap_phi_reg_pp0_iter5_en_rgd_reg_724[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln817_fu_1484_p3 = ((red_i[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_upleft_2_reg_622 : ap_phi_reg_pp0_iter3_upleft_reg_631);

assign select_ln818_1_fu_1620_p3 = ((ap_phi_reg_pp0_iter5_en_rgd_1_reg_696[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln818_fu_1500_p3 = ((red_i[0:0] == 1'b1) ? ap_phi_reg_pp0_iter3_downleft_2_reg_584 : ap_phi_reg_pp0_iter3_downleft_reg_593);

assign select_ln819_1_fu_1643_p3 = ((ap_phi_reg_pp0_iter5_en_rgd_2_reg_668[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln819_fu_1516_p3 = ((red_i[0:0] == 1'b1) ? p_0_2_0_0_09161489_i_fu_234 : p_0_0_0_0_09141485_i_fu_226);

assign select_ln820_1_fu_1664_p3 = ((ap_phi_reg_pp0_iter5_en_rgd_3_reg_640[0:0] == 1'b1) ? 9'd511 : 9'd0);

assign select_ln820_2_fu_1753_p3 = ((tmp_6_fu_1732_p3[0:0] == 1'b1) ? sub_ln820_2_fu_1739_p2 : trunc_ln820_2_i_fu_1744_p4);

assign select_ln820_fu_1532_p3 = ((red_i[0:0] == 1'b1) ? p_0_2_0_0_09101501_i_fu_258 : p_0_0_0_0_09081497_i_fu_250);

assign select_ln827_1_fu_1833_p3 = ((or_ln827_fu_1827_p2[0:0] == 1'b1) ? select_ln827_fu_1819_p3 : trunc_ln827_fu_1809_p1);

assign select_ln827_fu_1819_p3 = ((xor_ln827_fu_1813_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign select_ln829_1_fu_1889_p3 = ((or_ln829_fu_1883_p2[0:0] == 1'b1) ? select_ln829_fu_1875_p3 : trunc_ln829_fu_1865_p1);

assign select_ln829_fu_1875_p3 = ((xor_ln829_fu_1869_p2[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign sext_ln817_fu_1633_p1 = $signed(and_ln818_fu_1628_p2);

assign sext_ln818_1_fu_1656_p1 = $signed(add_ln817_fu_1637_p2);

assign sext_ln818_fu_1616_p1 = $signed(and_ln817_fu_1611_p2);

assign sext_ln820_1_fu_1677_p1 = $signed(and_ln820_fu_1672_p2);

assign sext_ln820_2_fu_1687_p1 = $signed(add_ln820_fu_1681_p2);

assign sext_ln820_fu_1660_p1 = $signed(and_ln819_fu_1651_p2);

assign sub_ln61_1_fu_1363_p2 = (8'd0 - trunc_ln61_1_reg_2359);

assign sub_ln61_2_fu_1374_p2 = (8'd0 - trunc_ln61_2_reg_2375);

assign sub_ln61_3_fu_1385_p2 = (8'd0 - trunc_ln61_3_reg_2391);

assign sub_ln61_fu_1352_p2 = (8'd0 - trunc_ln61_reg_2343);

assign sub_ln790_fu_1238_p2 = (zext_ln790_fu_1230_p1 - zext_ln790_1_fu_1234_p1);

assign sub_ln791_fu_1260_p2 = (zext_ln790_fu_1230_p1 - zext_ln791_fu_1256_p1);

assign sub_ln792_fu_1282_p2 = (zext_ln790_fu_1230_p1 - zext_ln792_fu_1278_p1);

assign sub_ln793_fu_1304_p2 = (zext_ln790_fu_1230_p1 - zext_ln793_fu_1300_p1);

assign sub_ln817_fu_1495_p2 = (zext_ln790_1_reg_2338 - zext_ln817_fu_1491_p1);

assign sub_ln818_fu_1511_p2 = (zext_ln791_reg_2354 - zext_ln818_fu_1507_p1);

assign sub_ln819_fu_1527_p2 = (zext_ln792_reg_2370 - zext_ln819_fu_1523_p1);

assign sub_ln820_1_fu_1697_p2 = (11'd0 - add_ln820_1_fu_1691_p2);

assign sub_ln820_2_fu_1739_p2 = (10'd0 - trunc_ln820_1_i_reg_2453);

assign sub_ln820_fu_1543_p2 = (zext_ln793_reg_2386 - zext_ln820_fu_1539_p1);

assign tmp_10_fu_1849_p4 = {{ap_phi_reg_pp0_iter7_b_1_reg_761[9:8]}};

assign tmp_6_fu_1732_p3 = add_ln820_1_reg_2447[32'd10];

assign tmp_7_fu_1785_p3 = ap_phi_reg_pp0_iter7_r_1_reg_752[32'd9];

assign tmp_8_fu_1793_p4 = {{ap_phi_reg_pp0_iter7_r_1_reg_752[9:8]}};

assign tmp_9_fu_1841_p3 = ap_phi_reg_pp0_iter7_b_1_reg_761[32'd9];

assign trunc_ln61_1_fu_1266_p1 = sub_ln791_fu_1260_p2[7:0];

assign trunc_ln61_2_fu_1288_p1 = sub_ln792_fu_1282_p2[7:0];

assign trunc_ln61_3_fu_1310_p1 = sub_ln793_fu_1304_p2[7:0];

assign trunc_ln61_fu_1244_p1 = sub_ln790_fu_1238_p2[7:0];

assign trunc_ln633_fu_865_p1 = ap_sig_allocacmp_z[0:0];

assign trunc_ln654_1_fu_957_p1 = lineBuffer_1_q1[7:0];

assign trunc_ln654_fu_932_p1 = lineBuffer_q1[7:0];

assign trunc_ln666_fu_981_p1 = imgG_dout[7:0];

assign trunc_ln820_2_i_fu_1744_p4 = {{add_ln820_1_reg_2447[10:1]}};

assign trunc_ln827_fu_1809_p1 = ap_phi_reg_pp0_iter7_r_1_reg_752[7:0];

assign trunc_ln829_fu_1865_p1 = ap_phi_reg_pp0_iter7_b_1_reg_761[7:0];

assign x_5_fu_859_p2 = (ap_sig_allocacmp_z + 12'd1);

assign xor_ln772_1_fu_893_p2 = (xor_ln772_fu_887_p2 ^ 1'd1);

assign xor_ln772_fu_887_p2 = (trunc_ln633_fu_865_p1 ^ empty_51);

assign xor_ln827_fu_1813_p2 = (tmp_7_fu_1785_p3 ^ 1'd1);

assign xor_ln829_fu_1869_p2 = (tmp_9_fu_1841_p3 ^ 1'd1);

assign zext_ln633_fu_869_p1 = x_5_fu_859_p2;

assign zext_ln763_fu_1713_p1 = pix_reg_612_pp0_iter5_reg;

assign zext_ln765_fu_1717_p1 = pix_4_reg_602_pp0_iter5_reg;

assign zext_ln769_1_fu_1428_p1 = enable_1_fu_1420_p3;

assign zext_ln769_2_fu_1548_p1 = enable_3_reg_2402;

assign zext_ln769_3_fu_1565_p1 = enable_4_fu_1558_p3;

assign zext_ln769_4_fu_1584_p1 = enable_6_fu_1577_p3;

assign zext_ln769_fu_1402_p1 = enable_fu_1396_p2;

assign zext_ln772_fu_899_p1 = xor_ln772_1_fu_893_p2;

assign zext_ln788_fu_1728_p1 = CH_fu_1721_p3;

assign zext_ln790_1_fu_1234_p1 = ap_phi_mux_upleft_1_phi_fu_551_p4;

assign zext_ln790_fu_1230_p1 = ap_phi_mux_pix_3_phi_fu_541_p4;

assign zext_ln791_fu_1256_p1 = ap_phi_mux_downleft_1_phi_fu_505_p4;

assign zext_ln792_fu_1278_p1 = p_0_1_0_0_09151487_i_fu_230;

assign zext_ln793_fu_1300_p1 = p_0_1_0_0_09091499_i_fu_254;

assign zext_ln817_1_fu_1761_p1 = pix_3_reg_538_pp0_iter5_reg;

assign zext_ln817_fu_1491_p1 = select_ln817_fu_1484_p3;

assign zext_ln818_fu_1507_p1 = select_ln818_fu_1500_p3;

assign zext_ln819_fu_1523_p1 = select_ln819_fu_1516_p3;

assign zext_ln820_fu_1539_p1 = select_ln820_fu_1532_p3;

always @ (posedge ap_clk) begin
    zext_ln790_1_reg_2338[8] <= 1'b0;
    zext_ln791_reg_2354[8] <= 1'b0;
    zext_ln792_reg_2370[8] <= 1'b0;
    zext_ln793_reg_2386[8] <= 1'b0;
end

endmodule //kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2
