Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_SLDA_final_top glbl -prj SLDA_final.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib ieee_proposed=./ieee_proposed -s SLDA_final -debug wave 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/SLDA_final_compute_scores.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SLDA_final_compute_scores
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/SLDA_final_lambda_V_32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SLDA_final_lambda_V_32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/SLDA_final_SLDA_update_W_V_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SLDA_final_SLDA_update_W_V_0_ram
INFO: [VRFC 10-311] analyzing module SLDA_final_SLDA_update_W_V_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/AESL_axi_s_Lambda.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_Lambda
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/SLDA_final_lambda_V_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SLDA_final_lambda_V_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/SLDA_final_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SLDA_final_regslice_both
INFO: [VRFC 10-311] analyzing module SLDA_final_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/SLDA_final_update_means.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SLDA_final_update_means
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/SLDA_final_mul_8ns_8ns_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SLDA_final_mul_8ns_8ns_16_1_1_Multiplier_0
INFO: [VRFC 10-311] analyzing module SLDA_final_mul_8ns_8ns_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/SLDA_final_compute_scores_fv_data_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SLDA_final_compute_scores_fv_data_V_ram
INFO: [VRFC 10-311] analyzing module SLDA_final_compute_scores_fv_data_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/SLDA_final_mux_104_128_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SLDA_final_mux_104_128_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/SLDA_final.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_SLDA_final_top
INFO: [VRFC 10-2458] undeclared symbol bramscores_Rst_A, assumed default net type wire [/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/SLDA_final.autotb.v:439]
INFO: [VRFC 10-2458] undeclared symbol bramscores_Rst_B, assumed default net type wire [/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/SLDA_final.autotb.v:446]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/SLDA_final_init_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SLDA_final_init_module
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/SLDA_final_update_means_fv_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SLDA_final_update_means_fv_V_ram
INFO: [VRFC 10-311] analyzing module SLDA_final_update_means_fv_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/SLDA_final_compute_weights_with_matrix_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SLDA_final_compute_weights_with_matrix_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/AESL_axi_s_mu_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_mu_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/SLDA_final_SLDA_update.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SLDA_final_SLDA_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/SLDA_final_CTRL_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SLDA_final_CTRL_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/AESL_axi_s_feature_vector2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_feature_vector2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/AESL_axi_s_feature_vector1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_feature_vector1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/SLDA_final_Block_split2_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SLDA_final_Block_split2_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/SLDA_final_compute_biases_with_multiple_dot_products.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SLDA_final_compute_biases_with_multiple_dot_products
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/SLDA_final_mul_8ns_6ns_14_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SLDA_final_mul_8ns_6ns_14_1_1_Multiplier_4
INFO: [VRFC 10-311] analyzing module SLDA_final_mul_8ns_6ns_14_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/SLDA_final_mul_5ns_5ns_10_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SLDA_final_mul_5ns_5ns_10_1_1_Multiplier_1
INFO: [VRFC 10-311] analyzing module SLDA_final_mul_5ns_5ns_10_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/SLDA_final_lambda_V_32_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SLDA_final_lambda_V_32_memcore_ram
INFO: [VRFC 10-311] analyzing module SLDA_final_lambda_V_32_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/SLDA_final.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SLDA_final
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/AESL_axi_slave_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_CTRL
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/AESL_autobram_scores.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobram_scores
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/SLDA_final_mul_30ns_32ns_62_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SLDA_final_mul_30ns_32ns_62_1_1_Multiplier_3
INFO: [VRFC 10-311] analyzing module SLDA_final_mul_30ns_32ns_62_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/SLDA_final_lambda_V_0_memcore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SLDA_final_lambda_V_0_memcore_ram
INFO: [VRFC 10-311] analyzing module SLDA_final_lambda_V_0_memcore
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/SLDA_final_mul_32ns_32ns_64_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SLDA_final_mul_32ns_32ns_64_1_1_Multiplier_2
INFO: [VRFC 10-311] analyzing module SLDA_final_mul_32ns_32ns_64_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/sample_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/df_fifo_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/nodf_module_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/dump_file_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/df_fifo_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/csv_file_dump.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [df_fifo_interface.sv:4]
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [nodf_module_interface.sv:4]
INFO: [VRFC 10-311] analyzing module dataflow_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/df_process_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/nodf_module_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/sample_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/df_process_interface.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [/home/manolis/HLS_code/SLDA_final/solution1/sim/verilog/df_process_interface.sv:4]
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.SLDA_final_CTRL_s_axi
Compiling module xil_defaultlib.SLDA_final_update_means_fv_V_ram
Compiling module xil_defaultlib.SLDA_final_update_means_fv_V(Dat...
Compiling module xil_defaultlib.SLDA_final_regslice_both(DataWid...
Compiling module xil_defaultlib.SLDA_final_regslice_both(DataWid...
Compiling module xil_defaultlib.SLDA_final_regslice_both(DataWid...
Compiling module xil_defaultlib.SLDA_final_regslice_both(DataWid...
Compiling module xil_defaultlib.SLDA_final_regslice_both(DataWid...
Compiling module xil_defaultlib.SLDA_final_regslice_both(DataWid...
Compiling module xil_defaultlib.SLDA_final_update_means
Compiling module xil_defaultlib.SLDA_final_init_module
Compiling module xil_defaultlib.SLDA_final_Block_split2_proc
Compiling module xil_defaultlib.SLDA_final_SLDA_update_W_V_0_ram
Compiling module xil_defaultlib.SLDA_final_SLDA_update_W_V_0(Dat...
Compiling module xil_defaultlib.SLDA_final_mux_104_128_1_1(ID=1,...
Compiling module xil_defaultlib.SLDA_final_mul_8ns_8ns_16_1_1_Mu...
Compiling module xil_defaultlib.SLDA_final_mul_8ns_8ns_16_1_1(ID...
Compiling module xil_defaultlib.SLDA_final_mul_5ns_5ns_10_1_1_Mu...
Compiling module xil_defaultlib.SLDA_final_mul_5ns_5ns_10_1_1(ID...
Compiling module xil_defaultlib.SLDA_final_compute_weights_with_...
Compiling module xil_defaultlib.SLDA_final_mul_32ns_32ns_64_1_1_...
Compiling module xil_defaultlib.SLDA_final_mul_32ns_32ns_64_1_1(...
Compiling module xil_defaultlib.SLDA_final_mul_30ns_32ns_62_1_1_...
Compiling module xil_defaultlib.SLDA_final_mul_30ns_32ns_62_1_1(...
Compiling module xil_defaultlib.SLDA_final_compute_biases_with_m...
Compiling module xil_defaultlib.SLDA_final_compute_scores_fv_dat...
Compiling module xil_defaultlib.SLDA_final_compute_scores_fv_dat...
Compiling module xil_defaultlib.SLDA_final_mul_8ns_6ns_14_1_1_Mu...
Compiling module xil_defaultlib.SLDA_final_mul_8ns_6ns_14_1_1(ID...
Compiling module xil_defaultlib.SLDA_final_compute_scores
Compiling module xil_defaultlib.SLDA_final_SLDA_update
Compiling module xil_defaultlib.SLDA_final_lambda_V_0_memcore_ra...
Compiling module xil_defaultlib.SLDA_final_lambda_V_0_memcore
Compiling module xil_defaultlib.SLDA_final_lambda_V_0(AddressRan...
Compiling module xil_defaultlib.SLDA_final_lambda_V_32_memcore_r...
Compiling module xil_defaultlib.SLDA_final_lambda_V_32_memcore
Compiling module xil_defaultlib.SLDA_final_lambda_V_32(AddressRa...
Compiling module xil_defaultlib.SLDA_final
Compiling module xil_defaultlib.AESL_autobram_scores
Compiling module xil_defaultlib.fifo(DEPTH=640,WIDTH=128)
Compiling module xil_defaultlib.fifo(DEPTH=640,WIDTH=16)
Compiling module xil_defaultlib.fifo(DEPTH=640,WIDTH=2)
Compiling module xil_defaultlib.fifo(DEPTH=640,WIDTH=1)
Compiling module xil_defaultlib.fifo(DEPTH=640,WIDTH=5)
Compiling module xil_defaultlib.fifo(DEPTH=640,WIDTH=6)
Compiling module xil_defaultlib.AESL_axi_s_mu_in
Compiling module xil_defaultlib.fifo(DEPTH=64,WIDTH=128)
Compiling module xil_defaultlib.fifo(DEPTH=64,WIDTH=16)
Compiling module xil_defaultlib.fifo(DEPTH=64,WIDTH=2)
Compiling module xil_defaultlib.fifo(DEPTH=64,WIDTH=1)
Compiling module xil_defaultlib.fifo(DEPTH=64,WIDTH=5)
Compiling module xil_defaultlib.fifo(DEPTH=64,WIDTH=6)
Compiling module xil_defaultlib.AESL_axi_s_feature_vector1
Compiling module xil_defaultlib.AESL_axi_s_feature_vector2
Compiling module xil_defaultlib.fifo(DEPTH=4096,WIDTH=128)
Compiling module xil_defaultlib.fifo(DEPTH=4096,WIDTH=16)
Compiling module xil_defaultlib.fifo(DEPTH=4096,WIDTH=2)
Compiling module xil_defaultlib.fifo(DEPTH=4096,WIDTH=1)
Compiling module xil_defaultlib.fifo(DEPTH=4096,WIDTH=5)
Compiling module xil_defaultlib.fifo(DEPTH=4096,WIDTH=6)
Compiling module xil_defaultlib.AESL_axi_s_Lambda
Compiling module xil_defaultlib.AESL_axi_slave_CTRL
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_SLDA_final_top
Compiling module work.glbl
Built simulation snapshot SLDA_final
