# yaml-language-server: $schema=../../../../../schemas/inst_schema.json

qc32.addsat:
  long_name: Saturating signed addition
  description: |
    Add signed values `rs1` and `rs2`, saturate the signed result, and write to `rd`.
  definedBy: Xqciu
  base: 32
  encoding:
    match:     0001110----------011-----0001011
    variables:
    - name: rs1
      location: 19-15
      not: 0
    - name: rs2
      location: 24-20
      not: 0
    - name: rd
      location: 11-7
      not: 0
  assembly: " xd, xs1, xs2"
  access:
    s: always
    u: always
    vs: always
    vu: always
  operation(): |
    XReg sum = X[rs1] + X[rs2];
    XReg most_negative_number = 1 << (xlen() - 1);
    XReg most_positive_number = (1 << (xlen() - 1)) - 1;
    # overflow occurs if the operands are the same sign and the result is a different sign
    if (X[rs1][xlen()-1] == X[rs2][xlen()-1]) {
      if (sum[xlen()-1] != X[rs1][xlen()-1]) {
        if ($signed(X[rs1]) < 0) {
          X[rd] = most_negative_number;
        } else {
          X[rd] = most_positive_number;
        }
      }
    }
    # otherwise, overflow did not occur
    X[rd] = sum;
