<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<!-- confirm url -->
<board schema_version="2.0" vendor="digilentinc.com" name="sword" display_name="Sword" url="www.digilentinc.com" preset_file="preset.xml" >
<compatible_board_revisions>
  <revision id="0">C.0</revision>
</compatible_board_revisions>
<file_version>1.0</file_version>
<description>Sword</description>
<components>
  <component name="part0" display_name="Sword" type="fpga" part_name="xc7k325tffg900-2" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="www.digilentinc.com/sword">
    <interfaces>
	  <!-- Clock Signal -->
	  <interface mode="slave" name="sys_diff_clock" type="xilinx.com:interface:diff_clock_rtl:1.0" of_component="sys_diff_clock" preset_proc="sys_diff_clock_preset">
        <description>Differential System Clock</description>
	    <parameters>
	      <parameter name="frequency" value="200000000"/>
	    </parameters>
	    <preferred_ips>
	      <preferred_ip vendor="xilinx.com" library="ip" name="clk_wiz" order="0"/>
	    </preferred_ips>
	    <port_maps>
	      <port_map logical_port="CLK_P" physical_port="clk_p" dir="in">
	        <pin_maps>
	          <pin_map port_index="0" component_pin="clk_p"/>
	        </pin_maps>
	      </port_map>
	      <port_map logical_port="CLK_N" physical_port="clk_n" dir="in">
	        <pin_maps>
	          <pin_map port_index="0" component_pin="clk_n"/>
	        </pin_maps>
	      </port_map>
	    </port_maps>
	  </interface>
      <!-- User Reset Button-->
      <interface mode="slave" name="reset" type="xilinx.com:signal:reset_rtl:1.0" of_component="reset">
        <description>User Reset Button</description>
		<preferred_ips>
            <preferred_ip vendor="xilinx.com" library="ip" name="proc_sys_reset" order="0"/>
          </preferred_ips>
		<port_maps>
          <port_map logical_port="RESET" physical_port="reset" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="reset"/> 
            </pin_maps>
          </port_map>
        </port_maps>
        <parameters>
          <parameter name="rst_polarity" value="0" />
        </parameters>
      </interface>
      <!-- Switches -->
	  <interface mode="master" name="dip_switches_16bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="dip_switches_16bits" preset_proc="dip_switches_16bits_preset">
        <description>16 DIP Switches</description>
		<preferred_ips>
	      <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
		</preferred_ips>
		<port_maps>
          <port_map logical_port="TRI_I" physical_port="dip_switches_16bits_tri_i" dir="in" left="15" right="0"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="dip_switches_16bits_tri_i_0"/> 
              <pin_map port_index="1"  component_pin="dip_switches_16bits_tri_i_1"/> 
              <pin_map port_index="2"  component_pin="dip_switches_16bits_tri_i_2"/> 
              <pin_map port_index="3"  component_pin="dip_switches_16bits_tri_i_3"/> 
              <pin_map port_index="4"  component_pin="dip_switches_16bits_tri_i_4"/> 
              <pin_map port_index="5"  component_pin="dip_switches_16bits_tri_i_5"/> 
              <pin_map port_index="6"  component_pin="dip_switches_16bits_tri_i_6"/> 
              <pin_map port_index="7"  component_pin="dip_switches_16bits_tri_i_7"/> 
              <pin_map port_index="8"  component_pin="dip_switches_16bits_tri_i_8"/> 
              <pin_map port_index="9"  component_pin="dip_switches_16bits_tri_i_9"/> 
              <pin_map port_index="10" component_pin="dip_switches_16bits_tri_i_10"/> 
              <pin_map port_index="11" component_pin="dip_switches_16bits_tri_i_11"/> 
              <pin_map port_index="12" component_pin="dip_switches_16bits_tri_i_12"/> 
              <pin_map port_index="13" component_pin="dip_switches_16bits_tri_i_13"/> 
              <pin_map port_index="14" component_pin="dip_switches_16bits_tri_i_14"/> 
              <pin_map port_index="15" component_pin="dip_switches_16bits_tri_i_15"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
	  <!-- LEDs -->
      <interface mode="master" name="led_16bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="led_16bits" preset_proc="led_16bits_preset">
        <description>16 LEDs</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
		</preferred_ips>
		<port_maps>
          <port_map logical_port="TRI_O" physical_port="led_16bits_tri_o" dir="out" left="15" right="0"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="led_16bits_tri_o_0"/> 
              <pin_map port_index="1"  component_pin="led_16bits_tri_o_1"/> 
              <pin_map port_index="2"  component_pin="led_16bits_tri_o_2"/> 
              <pin_map port_index="3"  component_pin="led_16bits_tri_o_3"/> 
              <pin_map port_index="4"  component_pin="led_16bits_tri_o_4"/> 
              <pin_map port_index="5"  component_pin="led_16bits_tri_o_5"/> 
              <pin_map port_index="6"  component_pin="led_16bits_tri_o_6"/> 
              <pin_map port_index="7"  component_pin="led_16bits_tri_o_7"/> 
              <pin_map port_index="8"  component_pin="led_16bits_tri_o_8"/> 
              <pin_map port_index="9"  component_pin="led_16bits_tri_o_9"/> 
              <pin_map port_index="10" component_pin="led_16bits_tri_o_10"/> 
              <pin_map port_index="11" component_pin="led_16bits_tri_o_11"/> 
              <pin_map port_index="12" component_pin="led_16bits_tri_o_12"/> 
              <pin_map port_index="13" component_pin="led_16bits_tri_o_13"/> 
              <pin_map port_index="14" component_pin="led_16bits_tri_o_14"/> 
              <pin_map port_index="15" component_pin="led_16bits_tri_o_15"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_I" physical_port="led_16bits_tri_o" dir="in" left="15" right="0"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="led_16bits_tri_o_0"/> 
              <pin_map port_index="1"  component_pin="led_16bits_tri_o_1"/> 
              <pin_map port_index="2"  component_pin="led_16bits_tri_o_2"/> 
              <pin_map port_index="3"  component_pin="led_16bits_tri_o_3"/> 
              <pin_map port_index="4"  component_pin="led_16bits_tri_o_4"/> 
              <pin_map port_index="5"  component_pin="led_16bits_tri_o_5"/> 
              <pin_map port_index="6"  component_pin="led_16bits_tri_o_6"/> 
              <pin_map port_index="7"  component_pin="led_16bits_tri_o_7"/> 
              <pin_map port_index="8"  component_pin="led_16bits_tri_o_8"/> 
              <pin_map port_index="9"  component_pin="led_16bits_tri_o_9"/> 
              <pin_map port_index="10" component_pin="led_16bits_tri_o_10"/> 
              <pin_map port_index="11" component_pin="led_16bits_tri_o_11"/> 
              <pin_map port_index="12" component_pin="led_16bits_tri_o_12"/> 
              <pin_map port_index="13" component_pin="led_16bits_tri_o_13"/> 
              <pin_map port_index="14" component_pin="led_16bits_tri_o_14"/> 
              <pin_map port_index="15" component_pin="led_16bits_tri_o_15"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_T" physical_port="led_16bits_tri_o" dir="out" left="15" right="0"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="led_16bits_tri_o_0"/> 
              <pin_map port_index="1"  component_pin="led_16bits_tri_o_1"/> 
              <pin_map port_index="2"  component_pin="led_16bits_tri_o_2"/> 
              <pin_map port_index="3"  component_pin="led_16bits_tri_o_3"/> 
              <pin_map port_index="4"  component_pin="led_16bits_tri_o_4"/> 
              <pin_map port_index="5"  component_pin="led_16bits_tri_o_5"/> 
              <pin_map port_index="6"  component_pin="led_16bits_tri_o_6"/> 
              <pin_map port_index="7"  component_pin="led_16bits_tri_o_7"/> 
              <pin_map port_index="8"  component_pin="led_16bits_tri_o_8"/> 
              <pin_map port_index="9"  component_pin="led_16bits_tri_o_9"/> 
              <pin_map port_index="10" component_pin="led_16bits_tri_o_10"/> 
              <pin_map port_index="11" component_pin="led_16bits_tri_o_11"/> 
              <pin_map port_index="12" component_pin="led_16bits_tri_o_12"/> 
              <pin_map port_index="13" component_pin="led_16bits_tri_o_13"/> 
              <pin_map port_index="14" component_pin="led_16bits_tri_o_14"/> 
              <pin_map port_index="15" component_pin="led_16bits_tri_o_15"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
	  <!-- RGB LEDs -->
      <interface mode="master" name="rgb_led" type="xilinx.com:interface:gpio_rtl:1.0" of_component="rgb_led" preset_proc="rgb_led_preset">
        <description>2 RGB LEDs</description>
		<preferred_ips>
		  <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
		</preferred_ips>
		<port_maps>
          <port_map logical_port="TRI_O" physical_port="rgb_led_tri_o" dir="out" left="5" right="0"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="rgb_led_tri_o_0"/> 
              <pin_map port_index="1"  component_pin="rgb_led_tri_o_1"/> 
              <pin_map port_index="2"  component_pin="rgb_led_tri_o_2"/> 
              <pin_map port_index="3"  component_pin="rgb_led_tri_o_3"/> 
              <pin_map port_index="4"  component_pin="rgb_led_tri_o_4"/> 
              <pin_map port_index="5"  component_pin="rgb_led_tri_o_5"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_I" physical_port="rgb_led_tri_o" dir="in" left="5" right="0"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="rgb_led_tri_o_0"/> 
              <pin_map port_index="1"  component_pin="rgb_led_tri_o_1"/> 
              <pin_map port_index="2"  component_pin="rgb_led_tri_o_2"/> 
              <pin_map port_index="3"  component_pin="rgb_led_tri_o_3"/> 
              <pin_map port_index="4"  component_pin="rgb_led_tri_o_4"/> 
              <pin_map port_index="5"  component_pin="rgb_led_tri_o_5"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_T" physical_port="rgb_led_tri_o" dir="in" left="5" right="0"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="rgb_led_tri_o_0"/> 
              <pin_map port_index="1"  component_pin="rgb_led_tri_o_1"/> 
              <pin_map port_index="2"  component_pin="rgb_led_tri_o_2"/> 
              <pin_map port_index="3"  component_pin="rgb_led_tri_o_3"/> 
              <pin_map port_index="4"  component_pin="rgb_led_tri_o_4"/> 
              <pin_map port_index="5"  component_pin="rgb_led_tri_o_5"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <!-- Twenty-Five Button Keypad -->
      <interface mode="master" name="keypad" type="xilinx.com:interface:gpio_rtl:1.0" of_component="keypad" preset_proc="keypad_preset">
        <description>25 Button Keypad</description>
		<preferred_ips>
		  <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
		</preferred_ips>
		<port_maps>
          <port_map logical_port="TRI_O" physical_port="keypad_tri_o" dir="out" left="9" right="0"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="keypad_col_0"/> 
              <pin_map port_index="1"  component_pin="keypad_col_1"/> 
              <pin_map port_index="2"  component_pin="keypad_col_2"/> 
              <pin_map port_index="3"  component_pin="keypad_col_3"/> 
              <pin_map port_index="4"  component_pin="keypad_col_4"/> 
              <pin_map port_index="5"  component_pin="keypad_row_0"/> 
              <pin_map port_index="6"  component_pin="keypad_row_1"/> 
              <pin_map port_index="7"  component_pin="keypad_row_2"/> 
              <pin_map port_index="8"  component_pin="keypad_row_3"/> 
              <pin_map port_index="9"  component_pin="keypad_row_4"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_I" physical_port="keypad_tri_o" dir="in" left="9" right="0"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="keypad_col_0"/> 
              <pin_map port_index="1"  component_pin="keypad_col_1"/> 
              <pin_map port_index="2"  component_pin="keypad_col_2"/> 
              <pin_map port_index="3"  component_pin="keypad_col_3"/> 
              <pin_map port_index="4"  component_pin="keypad_col_4"/> 
              <pin_map port_index="5"  component_pin="keypad_row_0"/> 
              <pin_map port_index="6"  component_pin="keypad_row_1"/> 
              <pin_map port_index="7"  component_pin="keypad_row_2"/> 
              <pin_map port_index="8"  component_pin="keypad_row_3"/> 
              <pin_map port_index="9"  component_pin="keypad_row_4"/> 
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_T" physical_port="keypad_tri_o" dir="in" left="9" right="0"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="keypad_col_0"/> 
              <pin_map port_index="1"  component_pin="keypad_col_1"/> 
              <pin_map port_index="2"  component_pin="keypad_col_2"/> 
              <pin_map port_index="3"  component_pin="keypad_col_3"/> 
              <pin_map port_index="4"  component_pin="keypad_col_4"/> 
              <pin_map port_index="5"  component_pin="keypad_row_0"/> 
              <pin_map port_index="6"  component_pin="keypad_row_1"/> 
              <pin_map port_index="7"  component_pin="keypad_row_2"/> 
              <pin_map port_index="8"  component_pin="keypad_row_3"/> 
              <pin_map port_index="9"  component_pin="keypad_row_4"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <!-- Seven Segment Display -->
      <interface mode="master" name="sseg" type="xilinx.com:interface:gpio_rtl:1.0" of_component="sseg" preset_proc="sseg_preset">
        <description>7 Segment Display</description>
		<preferred_ips>
		  <preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
		</preferred_ips>
		<port_maps>
          <port_map logical_port="TRI_O" physical_port="sseg_o" dir="out" left="2" right="0"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="sseg_clk"/> 
              <pin_map port_index="1"  component_pin="sseg_en"/> 
              <pin_map port_index="2"  component_pin="sseg_sdo"/>
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_I" physical_port="sseg_o" dir="in" left="2" right="0"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="sseg_clk"/> 
              <pin_map port_index="1"  component_pin="sseg_en"/> 
              <pin_map port_index="2"  component_pin="sseg_sdo"/>
            </pin_maps>
          </port_map>
		  <port_map logical_port="TRI_T" physical_port="sseg_o" dir="in" left="2" right="0"> 
            <pin_maps>
              <pin_map port_index="0"  component_pin="sseg_clk"/> 
              <pin_map port_index="1"  component_pin="sseg_en"/> 
              <pin_map port_index="2"  component_pin="sseg_sdo"/>
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <!-- Pmod Header JA -->
	  <interface mode="master" name="ja" type="digilentinc.com:interface:pmod_rtl:1.0" of_component="ja">
        <port_maps>
          <port_map logical_port="PIN1_I" physical_port="JA1" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_O" physical_port="JA1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_T" physical_port="JA1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_I" physical_port="JA2" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_O" physical_port="JA2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_T" physical_port="JA2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_I" physical_port="JA3" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_O" physical_port="JA3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_T" physical_port="JA3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_I" physical_port="JA4" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_O" physical_port="JA4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_T" physical_port="JA4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_I" physical_port="JA7" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_O" physical_port="JA7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_T" physical_port="JA7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_I" physical_port="JA8" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_O" physical_port="JA8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_T" physical_port="JA8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_I" physical_port="JA9" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_O" physical_port="JA9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_T" physical_port="JA9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_I" physical_port="JA10" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA10"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_O" physical_port="JA10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA10"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_T" physical_port="JA10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA10"/> 
			</pin_maps>
		  </port_map>
        </port_maps>
      </interface>
      <!-- Pmod Header JB -->
	  <interface mode="master" name="jb" type="digilentinc.com:interface:pmod_rtl:1.0" of_component="jb">
        <port_maps>
          <port_map logical_port="PIN1_I" physical_port="JB1" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_O" physical_port="JB1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_T" physical_port="JB1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_I" physical_port="JB2" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_O" physical_port="JB2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_T" physical_port="JB2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_I" physical_port="JB3" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_O" physical_port="JB3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_T" physical_port="JB3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_I" physical_port="JB4" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_O" physical_port="JB4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_T" physical_port="JB4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_I" physical_port="JB7" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_O" physical_port="JB7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_T" physical_port="JB7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_I" physical_port="JB8" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_O" physical_port="JB8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_T" physical_port="JB8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_I" physical_port="JB9" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_O" physical_port="JB9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_T" physical_port="JB9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_I" physical_port="JB10" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB10"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_O" physical_port="JB10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB10"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_T" physical_port="JB10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB10"/> 
			</pin_maps>
		  </port_map>
        </port_maps>
      </interface>
      <!-- Pmod Header JC -->
	  <interface mode="master" name="jc" type="digilentinc.com:interface:pmod_rtl:1.0" of_component="jc">
        <port_maps>
          <port_map logical_port="PIN1_I" physical_port="JC1" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_O" physical_port="JC1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_T" physical_port="JC1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_I" physical_port="JC2" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_O" physical_port="JC2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_T" physical_port="JC2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_I" physical_port="JC3" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_O" physical_port="JC3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_T" physical_port="JC3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_I" physical_port="JC4" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_O" physical_port="JC4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_T" physical_port="JC4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_I" physical_port="JC7" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_O" physical_port="JC7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_T" physical_port="JC7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_I" physical_port="JC8" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_O" physical_port="JC8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_T" physical_port="JC8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_I" physical_port="JC9" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_O" physical_port="JC9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_T" physical_port="JC9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_I" physical_port="JC10" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC10"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_O" physical_port="JC10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC10"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_T" physical_port="JC10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC10"/> 
			</pin_maps>
		  </port_map>
        </port_maps>
      </interface>
      <!-- Pmod Header JD -->
	  <interface mode="master" name="jd" type="digilentinc.com:interface:pmod_rtl:1.0" of_component="jd">
        <port_maps>
          <port_map logical_port="PIN1_I" physical_port="JD1" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_O" physical_port="JD1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN1_T" physical_port="JD1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD1"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_I" physical_port="JD2" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_O" physical_port="JD2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN2_T" physical_port="JD2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD2"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_I" physical_port="JD3" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_O" physical_port="JD3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN3_T" physical_port="JD3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD3"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_I" physical_port="JD4" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_O" physical_port="JD4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN4_T" physical_port="JD4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD4"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_I" physical_port="JD7" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_O" physical_port="JD7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN7_T" physical_port="JD7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD7"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_I" physical_port="JD8" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_O" physical_port="JD8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN8_T" physical_port="JD8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD8"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_I" physical_port="JD9" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_O" physical_port="JD9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN9_T" physical_port="JD9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD9"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_I" physical_port="JD10" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD10"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_O" physical_port="JD10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD10"/> 
			</pin_maps>
		  </port_map>
		  <port_map logical_port="PIN10_T" physical_port="JD10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JD10"/> 
			</pin_maps>
		  </port_map>
        </port_maps>
      </interface>
      <!-- USB-UART Interface -->
      <interface mode="master" name="usb_uart" type="xilinx.com:interface:uart_rtl:1.0" of_component="usb_uart" preset_proc="usb_uart_preset">
        <port_maps>
          <port_map logical_port="TxD" physical_port="usb_uart_txd" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="usb_uart_txd"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="RxD" physical_port="usb_uart_rxd" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="usb_uart_rxd"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <!-- QSPI Flash -->
      <interface mode="master" name="qspi_flash" type="xilinx.com:interface:spi_rtl:1.0" of_component="qspi_flash" preset_proc="qspi_preset">
        <description>Quad SPI Flash</description>
		<preferred_ips>
			<preferred_ip vendor="xilinx.com" library="ip" name="axi_quad_spi" order="0"/>
		</preferred_ips>
		<port_maps>
          <port_map logical_port="IO0_I" physical_port="qspi_db0_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db0_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO0_O" physical_port="qspi_db0_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db0_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO0_T" physical_port="qspi_db0_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db0_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO1_I" physical_port="qspi_db1_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db1_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO1_O" physical_port="qspi_db1_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db1_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO1_T" physical_port="qspi_db1_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db1_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO2_I" physical_port="qspi_db2_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db2_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO2_O" physical_port="qspi_db2_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db2_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO2_T" physical_port="qspi_db2_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db2_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO3_I" physical_port="qspi_db3_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db3_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO3_O" physical_port="qspi_db3_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db3_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="IO3_T" physical_port="qspi_db3_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_db3_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_I" physical_port="qspi_csn_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_csn_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_O" physical_port="qspi_csn_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_csn_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SS_T" physical_port="qspi_csn_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="qspi_csn_i"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
	  <!-- DDR3 SDRAM -->
      <interface mode="master" name="ddr3_sdram" type="xilinx.com:interface:ddrx_rtl:1.0" of_component="ddr3_sdram" preset_proc="ddr3_sdram_preset"> 
        <description>DDR3 Interface</description>
	    <preferred_ips>
		  <preferred_ip vendor="xilinx.com" library="ip" name="mig_7series" order="0"/>
	    </preferred_ips>
	  </interface>
	  <!-- Ethernet PHY -->
      <interface mode="master" name="eth_mdio_mdc" type="xilinx.com:interface:mdio_rtl:1.0" of_component="phy_onboard">
        <description>Secondary interface to communicate with ethernet phy. </description>
		<port_maps>
          <port_map logical_port="MDIO_I" physical_port="eth_mdio_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_mdio_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="MDIO_O" physical_port="eth_mdio_o" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_mdio_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="MDIO_T" physical_port="eth_mdio_t" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_mdio_i"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="MDC" physical_port="eth_mdc" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_mdc"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="eth_rgmii" type="xilinx.com:interface:rgmii_rtl:1.0" of_component="phy_onboard">
        <description>Primary interface to communicate with ethernet phy in RGMII mode. </description>
		<port_maps>
          <port_map logical_port="TD" physical_port="eth_rgmii_td" dir="out" left="3" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_rgmii_td_0"/> 
              <pin_map port_index="1" component_pin="eth_rgmii_td_1"/> 
              <pin_map port_index="2" component_pin="eth_rgmii_td_2"/> 
              <pin_map port_index="3" component_pin="eth_rgmii_td_3"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="RD" physical_port="eth_rgmii_rd" dir="in" left="3" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_rgmii_rd_0"/> 
              <pin_map port_index="1" component_pin="eth_rgmii_rd_1"/> 
              <pin_map port_index="2" component_pin="eth_rgmii_rd_2"/> 
              <pin_map port_index="3" component_pin="eth_rgmii_rd_3"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="RX_CTL" physical_port="eth_rgmii_rx_ctl" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_rgmii_rx_ctl"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="TX_CTL" physical_port="eth_rgmii_tx_ctl" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_rgmii_tx_ctl"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="TXC" physical_port="eth_rgmii_txc" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_rgmii_txc"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="RXC" physical_port="eth_rgmii_rxc" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="eth_rgmii_rxc"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
	</interfaces>
  </component>
  
  
  <component name="ddr3_sdram" display_name="DDR3 SDRAM" type="chip" sub_type="ddr" major_group="External Memory">
	<description>1 GB 1800Mt/s on-board DDR3 </description>
	<parameters>
        <parameter name="ddr_type" value="ddr3"/>
        <parameter name="size" value="1GB"/>
	</parameters>
  </component>
  <component name="dip_switches_16bits" display_name="16 Switches" type="chip" sub_type="switch" major_group="GPIO">
	<description>DIP Switches 15 to 0</description>
  </component>
  <component name="led_16bits" display_name="16 LEDs" type="chip" sub_type="led" major_group="GPIO">
	<description>LEDs 15 to 0</description>
  </component>
  <component name="rgb_led" display_name="2 RGB LEDs" type="chip" sub_type="led" major_group="GPIO">
	<description>RGB LEDs 16 and 17</description>
  </component>
  <component name="keypad" display_name="25 Button Keypad" type="chip" sub_type="switch" major_group="GPIO">
	<description>25 Button Keypad</description>
  </component>
  <component name="sseg" display_name="7 Segment Display" type="chip" sub_type="led" major_group="GPIO">
	<description>7 Segment Display</description>
  </component>
  <component name="qspi_flash" display_name="QSPI Flash" type="chip" sub_type="memory_flash_qspi" major_group="External Memory">
	<description>QSPI Flash</description>
  </component>
  <component name="reset" display_name="Reset" type="chip" sub_type="reset" major_group="Reset">
	<description>System Reset Button</description>
  </component>
  <component name="ja" display_name="Connector JA" type="chip" sub_type="chip" major_group="Pmod">
	<description>Pmod Connector JA</description>
  </component>
  <component name="jb" display_name="Connector JB" type="chip" sub_type="chip" major_group="Pmod">
	<description>Pmod Connector JB</description>
  </component>
  <component name="jc" display_name="Connector JC" type="chip" sub_type="chip" major_group="Pmod">
	<description>Pmod Connector JC</description>
  </component>
  <component name="jd" display_name="Connector JD" type="chip" sub_type="chip" major_group="Pmod">
	<description>Pmod Connector JD</description>
  </component>
  <component name="usb_uart" display_name="USB UART" type="chip" sub_type="uart" major_group="UART">
	<description>USB-to-UART Bridge, allows a connection to a host computer with a USB port</description>
  </component>
  <component name="sys_diff_clock" display_name="System Differential Clock" type="chip" sub_type="system_clock" major_group="Clock Sources" >
    <description>3.3V LVDS differential 200 MHz oscillator used as system differential clock source</description>
    <parameters>
      <parameter name="frequency" value="200000000"/>
    </parameters>
  </component>
  <component name="phy_onboard" display_name="Ethernet PHY" type="chip" sub_type="ethernet" major_group="Ethernet">
	<description>PHY Ethernet on the board</description>
	  <component_modes>
        <component_mode name="rgmii" display_name="RGMII mode">
		  <interfaces>
            <interface name="eth_rgmii" order="0"/>
            <interface name="eth_mdio_mdc" order="1"/>
          </interfaces>
		</component_mode>
	 </component_modes>
  </component>
</components>
<jtag_chains>
  <jtag_chain name="chain1">
    <position name="0" component="part0"/>
  </jtag_chain>
</jtag_chains>
<connections>
  <connection name="part0_sysclk" component1="part0" component2="sys_diff_clock">
    <connection_map name="part0_sys_clk_1" c1_st_index="0" c1_end_index="1" c2_st_index="0" c2_end_index="1"/>
  </connection>
  <connection name="part0_reset" component1="part0" component2="reset">
    <connection_map name="part0_reset_1" c1_st_index="2" c1_end_index="2" c2_st_index="0" c2_end_index="0"/>
  </connection>
  <connection name="part0_dip_switches_16bits" component1="part0" component2="dip_switches_16bits">
    <connection_map name="part0_dip_switches_16bits_1" c1_st_index="3" c1_end_index="18" c2_st_index="0" c2_end_index="15"/>
  </connection>
  <connection name="part0_led_16bits" component1="part0" component2="led_16bits">
    <connection_map name="part0_led_16bits_1" c1_st_index="19" c1_end_index="34" c2_st_index="0" c2_end_index="15"/>
  </connection>
  <connection name="part0_rgb_led" component1="part0" component2="rgb_led">
    <connection_map name="part0_rgb_led_1" c1_st_index="35" c1_end_index="40" c2_st_index="0" c2_end_index="5"/>
  </connection>
  <connection name="part0_keypad" component1="part0" component2="keypad">
    <connection_map name="part0_keypad_1" c1_st_index="41" c1_end_index="50" c2_st_index="0" c2_end_index="9"/>
  </connection>
  <connection name="part0_sseg" component1="part0" component2="sseg">
    <connection_map name="part0_sseg_1" c1_st_index="51" c1_end_index="53" c2_st_index="0" c2_end_index="2"/>
  </connection>
  <connection name="part0_ja" component1="part0" component2="ja">
    <connection_map name="part0_ja_1" c1_st_index="54" c1_end_index="61" c2_st_index="0" c2_end_index="7"/>
  </connection>
  <connection name="part0_jb" component1="part0" component2="jb">
    <connection_map name="part0_jb_1" c1_st_index="62" c1_end_index="69" c2_st_index="0" c2_end_index="7"/>
  </connection>
  <connection name="part0_jc" component1="part0" component2="jc">
    <connection_map name="part0_jc_1" c1_st_index="70" c1_end_index="77" c2_st_index="0" c2_end_index="7"/>
  </connection>
  <connection name="part0_jd" component1="part0" component2="jd">
    <connection_map name="part0_jd_1" c1_st_index="78" c1_end_index="85" c2_st_index="0" c2_end_index="7"/>
  </connection>
  <connection name="part0_usb_uart" component1="part0" component2="usb_uart">
    <connection_map name="part0_usb_uart_1" c1_st_index="86" c1_end_index="87" c2_st_index="0" c2_end_index="1"/>
  </connection>
  <connection name="part0_qspi_flash" component1="part0" component2="qspi_flash">
    <connection_map name="part0_qspi_flash_1" c1_st_index="88" c1_end_index="92" c2_st_index="0" c2_end_index="4"/>
  </connection>
  <connection name="part0_phy_onboard" component1="part0" component2="phy_onboard">
	<connection_map name="part0_eth_rgmii_1" c1_st_index="95" c1_end_index="106" c2_st_index="0" c2_end_index="11"/>
    <connection_map name="part0_eth_mdio_mdc_1" c1_st_index="93" c1_end_index="94" c2_st_index="0" c2_end_index="1"/>
  </connection>
</connections>
</board>
