LAST_SLOT__SHIFT 0x8
#define DP_DPHY_CRC_MST_STATUS__DPHY_CRC_MST_PHASE_LOCK_MASK 0x1
#define DP_DPHY_CRC_MST_STATUS__DPHY_CRC_MST_PHASE_LOCK__SHIFT 0x0
#define DP_DPHY_CRC_MST_STATUS__DPHY_CRC_MST_PHASE_ERROR_MASK 0x100
#define DP_DPHY_CRC_MST_STATUS__DPHY_CRC_MST_PHASE_ERROR__SHIFT 0x8
#define DP_DPHY_CRC_MST_STATUS__DPHY_CRC_MST_PHASE_ERROR_ACK_MASK 0x10000
#define DP_DPHY_CRC_MST_STATUS__DPHY_CRC_MST_PHASE_ERROR_ACK__SHIFT 0x10
#define DP_DPHY_FAST_TRAINING__DPHY_RX_FAST_TRAINING_CAPABLE_MASK 0x1
#define DP_DPHY_FAST_TRAINING__DPHY_RX_FAST_TRAINING_CAPABLE__SHIFT 0x0
#define DP_DPHY_FAST_TRAINING__DPHY_SW_FAST_TRAINING_START_MASK 0x2
#define DP_DPHY_FAST_TRAINING__DPHY_SW_FAST_TRAINING_START__SHIFT 0x1
#define DP_DPHY_FAST_TRAINING__DPHY_FAST_TRAINING_VBLANK_EDGE_DETECT_EN_MASK 0x4
#define DP_DPHY_FAST_TRAINING__DPHY_FAST_TRAINING_VBLANK_EDGE_DETECT_EN__SHIFT 0x2
#define DP_DPHY_FAST_TRAINING__DPHY_FAST_TRAINING_TP1_TIME_MASK 0xfff00
#define DP_DPHY_FAST_TRAINING__DPHY_FAST_TRAINING_TP1_TIME__SHIFT 0x8
#define DP_DPHY_FAST_TRAINING__DPHY_FAST_TRAINING_TP2_TIME_MASK 0xfff00000
#define DP_DPHY_FAST_TRAINING__DPHY_FAST_TRAINING_TP2_TIME__SHIFT 0x14
#define DP_DPHY_FAST_TRAINING_STATUS__DPHY_FAST_TRAINING_STATE_MASK 0x7
#define DP_DPHY_FAST_TRAINING_STATUS__DPHY_FAST_TRAINING_STATE__SHIFT 0x0
#define DP_DPHY_FAST_TRAINING_STATUS__DPHY_FAST_TRAINING_COMPLETE_OCCURRED_MASK 0x10
#define DP_DPHY_FAST_TRAINING_STATUS__DPHY_FAST_TRAINING_COMPLETE_OCCURRED__SHIFT 0x4
#define DP_DPHY_FAST_TRAINING_STATUS__DPHY_FAST_TRAINING_COMPLETE_MASK_MASK 0x100
#define DP_DPHY_FAST_TRAINING_STATUS__DPHY_FAST_TRAINING_COMPLETE_MASK__SHIFT 0x8
#define DP_DPHY_FAST_TRAINING_STATUS__DPHY_FAST_TRAINING_COMPLETE_ACK_MASK 0x1000
#define DP_DPHY_FAST_TRAINING_STATUS__DPHY_FAST_TRAINING_COMPLETE_ACK__SHIFT 0xc
#define DP_MSA_V_TIMING_OVERRIDE1__DP_MSA_V_TIMING_OVERRIDE_EN_MASK 0x1
#define DP_MSA_V_TIMING_OVERRIDE1__DP_MSA_V_TIMING_OVERRIDE_EN__SHIFT 0x0
#define DP_MSA_V_TIMING_OVERRIDE1__DP_MSA_V_TOTAL_OVERRIDE_MASK 0x3fff0
#define DP_MSA_V_TIMING_OVERRIDE1__DP_MSA_V_TOTAL_OVERRIDE__SHIFT 0x4
#define DP_MSA_V_TIMING_OVERRIDE2__DP_MSA_V_BLANK_START_OVERRIDE_MASK 0x3fff
#define DP_MSA_V_TIMING_OVERRIDE2__DP_MSA_V_BLANK_START_OVERRIDE__SHIFT 0x0
#define DP_MSA_V_TIMING_OVERRIDE2__DP_MSA_V_BLANK_END_OVERRIDE_MASK 0x3fff0000
#define DP_MSA_V_TIMING_OVERRIDE2__DP_MSA_V_BLANK_END_OVERRIDE__SHIFT 0x10
#define DP_SEC_CNTL__DP_SEC_STREAM_ENABLE_MASK 0x1
#define DP_SEC_CNTL__DP_SEC_STREAM_ENABLE__SHIFT 0x0
#define DP_SEC_CNTL__DP_SEC_ASP_ENABLE_MASK 0x10
#define DP_SEC_CNTL__DP_SEC_ASP_ENABLE__SHIFT 0x4
#define DP_SEC_CNTL__DP_SEC_ATP_ENABLE_MASK 0x100
#define DP_SEC_CNTL__DP_SEC_ATP_ENABLE__SHIFT 0x8
#define DP_SEC_CNTL__DP_SEC_AIP_ENABLE_MASK 0x1000
#define DP_SEC_CNTL__DP_SEC_AIP_ENABLE__SHIFT 0xc
#define DP_SEC_CNTL__DP_SEC_ACM_ENABLE_MASK 0x10000
#define DP_SEC_CNTL__DP_SEC_ACM_ENABLE__SHIFT 0x10
#define DP_SEC_CNTL__DP_SEC_GSP0_ENABLE_MASK 0x100000
#define DP_SEC_CNTL__DP_SEC_GSP0_ENABLE__SHIFT 0x14
#define DP_SEC_CNTL__DP_SEC_GSP1_ENABLE_MASK 0x200000
#define DP_SEC_CNTL__DP_SEC_GSP1_ENABLE__SHIFT 0x15
#define DP_SEC_CNTL__DP_SEC_GSP2_ENABLE_MASK 0x400000
#define DP_SEC_CNTL__DP_SEC_GSP2_ENABLE__SHIFT 0x16
#define DP_SEC_CNTL__DP_SEC_GSP3_ENABLE_MASK 0x800000
#define DP_SEC_CNTL__DP_SEC_GSP3_ENABLE__SHIFT 0x17
#define DP_SEC_CNTL__DP_SEC_AVI_ENABLE_MASK 0x1000000
#define DP_SEC_CNTL__DP_SEC_AVI_ENABLE__SHIFT 0x18
#define DP_SEC_CNTL__DP_SEC_MPG_ENABLE_MASK 0x10000000
#define DP_SEC_CNTL__DP_SEC_MPG_ENABLE__SHIFT 0x1c
#define DP_SEC_CNTL1__DP_SEC_ISRC_ENABLE_MASK 0x1
#define DP_SEC_CNTL1__DP_SEC_ISRC_ENABLE__SHIFT 0x0
#define DP_SEC_FRAMING1__DP_SEC_FRAME_START_LOCATION_MASK 0xfff
#define DP_SEC_FRAMING1__DP_SEC_FRAME_START_LOCATION__SHIFT 0x0
#define DP_SEC_FRAMING1__DP_SEC_VBLANK_TRANSMIT_WIDTH_MASK 0xffff0000
#define DP_SEC_FRAMING1__DP_SEC_VBLANK_TRANSMIT_WIDTH__SHIFT 0x10
#define DP_SEC_FRAMING2__DP_SEC_START_POSITION_MASK 0xffff
#define DP_SEC_FRAMING2__DP_SEC_START_POSITION__SHIFT 0x0
#define DP_SEC_FRAMING2__DP_SEC_HBLANK_TRANSMIT_WIDTH_MASK 0xffff0000
#define DP_SEC_FRAMING2__DP_SEC_HBLANK_TRANSMIT_WIDTH__SHIFT 0x10
#define DP_SEC_FRAMING3__DP_SEC_IDLE_FRAME_SIZE_MASK 0x3fff
#define DP_SEC_FRAMING3__DP_SEC_IDLE_FRAME_SIZE__SHIFT 0x0
#define DP_SEC_FRAMING3__DP_SEC_IDLE_TRANSMIT_WIDTH_MASK 0xffff0000
#define DP_SEC_FRAMING3__DP_SEC_IDLE_TRANSMIT_WIDTH__SHIFT 0x10
#define DP_SEC_FRAMING4__DP_SEC_COLLISION_STATUS_MASK 0x100000
#define DP_SEC_FRAMING4__DP_SEC_COLLISION_STATUS__SHIFT 0x14
#define DP_SEC_FRAMING4__DP_SEC_COLLISION_ACK_MASK 0x1000000
#define DP_SEC_FRAMING4__DP_SEC_COLLISION_ACK__SHIFT 0x18
#define DP_SEC_FRAMING4__DP_SEC_AUDIO_MUTE_MASK 0x10000000
#define DP_SEC_FRAMING4__DP_SEC_AUDIO_MUTE__SHIFT 0x1c
#define DP_SEC_FRAMING4__DP_SEC_AUDIO_MUTE_STATUS_MASK 0x20000000
#define DP_SEC_FRAMING4__DP_SEC_AUDIO_MUTE_STATUS__SHIFT 0x1d
#define DP_SEC_AUD_N__DP_SEC_AUD_N_MASK 0xffffff
#define DP_SEC_AUD_N__DP_SEC_AUD_N__SHIFT 0x0
#define DP_SEC_AUD_N_READBACK__DP_SEC_AUD_N_READBACK_MASK 0xffffff
#define DP_SEC_AUD_N_READBACK__DP_SEC_AUD_N_READBACK__SHIFT 0x0
#define DP_SEC_AUD_M__DP_SEC_AUD_M_MASK 0xffffff
#define DP_SEC_AUD_M__DP_SEC_AUD_M__SHIFT 0x0
#define DP_SEC_AUD_M_READBACK__DP_SEC_AUD_M_READBACK_MASK 0xffffff
#define DP_SEC_AUD_M_READBACK__DP_SEC_AUD_M_READBACK__SHIFT 0x0
#define DP_SEC_TIMESTAMP__DP_SEC_TIMESTAMP_MODE_MASK 0x1
#define DP_SEC_TIMESTAMP__DP_SEC_TIMESTAMP_MODE__SHIFT 0x0
#define DP_SEC_PACKET_CNTL__DP_SEC_ASP_CODING_TYPE_MASK 0xe
#define DP_SEC_PACKET_CNTL__DP_SEC_ASP_CODING_TYPE__SHIFT 0x1
#define DP_SEC_PACKET_CNTL__DP_SEC_ASP_PRIORITY_MASK 0x10
#define DP_SEC_PACKET_CNTL__DP_SEC_ASP_PRIORITY__SHIFT 0x4
#define DP_SEC_PACKET_CNTL__DP_SEC_VERSION_MASK 0x3f00
#define DP_SEC_PACKET_CNTL__DP_SEC_VERSION__SHIFT 0x8
#define DP_SEC_PACKET_CNTL__DP_SEC_ASP_CHANNEL_COUNT_OVERRIDE_MASK 0x10000
#define DP_SEC_PACKET_CNTL__DP_SEC_ASP_CHANNEL_COUNT_OVERRIDE__SHIFT 0x10
#define DP_MSE_RATE_CNTL__DP_MSE_RATE_Y_MASK 0x3ffffff
#define DP_MSE_RATE_CNTL__DP_MSE_RATE_Y__SHIFT 0x0
#define DP_MSE_RATE_CNTL__DP_MSE_RATE_X_MASK 0xfc000000
#define DP_MSE_RATE_CNTL__DP_MSE_RATE_X__SHIFT 0x1a
#define DP_MSE_RATE_UPDATE__DP_MSE_RATE_UPDATE_PENDING_MASK 0x1
#define DP_MSE_RATE_UPDATE__DP_MSE_RATE_UPDATE_PENDING__SHIFT 0x0
#define DP_MSE_SAT0__DP_MSE_SAT_SRC0_MASK 0x7
#define DP_MSE_SAT0__DP_MSE_SAT_SRC0__SHIFT 0x0
#define DP_MSE_SAT0__DP_MSE_SAT_SLOT_COUNT0_MASK 0x3f00
#define DP_MSE_SAT0__DP_MSE_SAT_SLOT_COUNT0__SHIFT 0x8
#define DP_MSE_SAT0__DP_MSE_SAT_SRC1_MASK 0x70000
#define DP_MSE_SAT0__DP_MSE_SAT_SRC1__SHIFT 0x10
#define DP_MSE_SAT0__DP_MSE_SAT_SLOT_COUNT1_MASK 0x3f000000
#define DP_MSE_SAT0__DP_MSE_SAT_SLOT_COUNT1__SHIFT 0x18
#define DP_MSE_SAT1__DP_MSE_SAT_SRC2_MASK 0x7
#define DP_MSE_SAT1__DP_MSE_SAT_SRC2__SHIFT 0x0
#define DP_MSE_SAT1__DP_MSE_SAT_SLOT_COUNT2_MASK 0x3f00
#define DP_MSE_SAT1__DP_MSE_SAT_SLOT_COUNT2__SHIFT 0x8
#define DP_MSE_SAT1__DP_MSE_SAT_SRC3_MASK 0x70000
#define DP_MSE_SAT1__DP_MSE_SAT_SRC3__SHIFT 0x10
#define DP_MSE_SAT1__DP_MSE_SAT_SLOT_COUNT3_MASK 0x3f000000
#define DP_MSE_SAT1__DP_MSE_SAT_SLOT_COUNT3__SHIFT 0x18
#define DP_MSE_SAT2__DP_MSE_SAT_SRC4_MASK 0x7
#define DP_MSE_SAT2__DP_MSE_SAT_SRC4__SHIFT 0x0
#define DP_MSE_SAT2__DP_MSE_SAT_SLOT_COUNT4_MASK 0x3f00
#define DP_MSE_SAT2__DP_MSE_SAT_SLOT_COUNT4__SHIFT 0x8
#define DP_MSE_SAT2__DP_MSE_SAT_SRC5_MASK 0x70000
#define DP_MSE_SAT2__DP_MSE_SAT_SRC5__SHIFT 0x10
#define DP_MSE_SAT2__DP_MSE_SAT_SLOT_COUNT5_MASK 0x3f000000
#define DP_MSE_SAT2__DP_MSE_SAT_SLOT_COUNT5__SHIFT 0x18
#define DP_MSE_SAT_UPDATE__DP_MSE_SAT_UPDATE_MASK 0x3
#define DP_MSE_SAT_UPDATE__DP_MSE_SAT_UPDATE__SHIFT 0x0
#define DP_MSE_SAT_UPDATE__DP_MSE_16_MTP_KEEPOUT_MASK 0x100
#define DP_MSE_SAT_UPDATE__DP_MSE_16_MTP_KEEPOUT__SHIFT 0x8
#define DP_MSE_LINK_TIMING__DP_MSE_LINK_FRAME_MASK 0x3ff
#define DP_MSE_LINK_TIMING__DP_MSE_LINK_FRAME__SHIFT 0x0
#define DP_MSE_LINK_TIMING__DP_MSE_LINK_LINE_MASK 0x30000
#define DP_MSE_LINK_TIMING__DP_MSE_LINK_LINE__SHIFT 0x10
#define DP_MSE_MISC_CNTL__DP_MSE_BLANK_CODE_MASK 0x1
#define DP_MSE_MISC_CNTL__DP_MSE_BLANK_CODE__SHIFT 0x0
#define DP_MSE_MISC_CNTL__DP_MSE_TIMESTAMP_MODE_MASK 0x10
#define DP_MSE_MISC_CNTL__DP_MSE_TIMESTAMP_MODE__SHIFT 0x4
#define DP_MSE_MISC_CNTL__DP_MSE_ZERO_ENCODER_MASK 0x100
#define DP_MSE_MISC_CNTL__DP_MSE_ZERO_ENCODER__SHIFT 0x8
#define DP_MSE_MISC_CNTL__DP_MSE_OUTPUT_DPDBG_DATA_MASK 0x10000
#define DP_MSE_MISC_CNTL__DP_MSE_OUTPUT_DPDBG_DATA__SHIFT 0x10
#define DP_TEST_DEBUG_INDEX__DP_TEST_DEBUG_INDEX_MASK 0xff
#define DP_TEST_DEBUG_INDEX__DP_TEST_DEBUG_INDEX__SHIFT 0x0
#define DP_TEST_DEBUG_INDEX__DP_TEST_DEBUG_WRITE_EN_MASK 0x100
#define DP_TEST_DEBUG_INDEX__DP_TEST_DEBUG_WRITE_EN__SHIFT 0x8
#define DP_TEST_DEBUG_DATA__DP_TEST_DEBUG_DATA_MASK 0xffffffff
#define DP_TEST_DEBUG_DATA__DP_TEST_DEBUG_DATA__SHIFT 0x0
#define DP_FE_TEST_DEBUG_INDEX__DP_FE_TEST_DEBUG_INDEX_MASK 0xff
#define DP_FE_TEST_DEBUG_INDEX__DP_FE_TEST_DEBUG_INDEX__SHIFT 0x0
#define DP_FE_TEST_DEBUG_INDEX__DP_FE_TEST_DEBUG_WRITE_EN_MASK 0x100
#define DP_FE_TEST_DEBUG_INDEX__DP_FE_TEST_DEBUG_WRITE_EN__SHIFT 0x8
#define DP_FE_TEST_DEBUG_DATA__DP_FE_TEST_DEBUG_DATA_MASK 0xffffffff
#define DP_FE_TEST_DEBUG_DATA__DP_FE_TEST_DEBUG_DATA__SHIFT 0x0
#define AUX_CONTROL__AUX_EN_MASK 0x1
#define AUX_CONTROL__AUX_EN__SHIFT 0x0
#define AUX_CONTROL__AUX_LS_READ_EN_MASK 0x100
#define AUX_CONTROL__AUX_LS_READ_EN__SHIFT 0x8
#define AUX_CONTROL__AUX_LS_UPDATE_DISABLE_MASK 0x1000
#define AUX_CONTROL__AUX_LS_UPDATE_DISABLE__SHIFT 0xc
#define AUX_CONTROL__AUX_IGNORE_HPD_DISCON_MASK 0x10000
#define AUX_CONTROL__AUX_IGNORE_HPD_DISCON__SHIFT 0x10
#define AUX_CONTROL__AUX_MODE_DET_EN_MASK 0x40000
#define AUX_CONTROL__AUX_MODE_DET_EN__SHIFT 0x12
#define AUX_CONTROL__AUX_HPD_SEL_MASK 0x700000
#define AUX_CONTROL__AUX_HPD_SEL__SHIFT 0x14
#define AUX_CONTROL__AUX_IMPCAL_REQ_EN_MASK 0x1000000
#define AUX_CONTROL__AUX_IMPCAL_REQ_EN__SHIFT 0x18
#define AUX_CONTROL__AUX_TEST_MODE_MASK 0x10000000
#define AUX_CONTROL__AUX_TEST_MODE__SHIFT 0x1c
#define AUX_CONTROL__AUX_DEGLITCH_EN_MASK 0x20000000
#define AUX_CONTROL__AUX_DEGLITCH_EN__SHIFT 0x1d
#define AUX_CONTROL__SPARE_0_MASK 0x40000000
#define AUX_CONTROL__SPARE_0__SHIFT 0x1e
#define AUX_CONTROL__SPARE_1_MASK 0x80000000
#define AUX_CONTROL__SPARE_1__SHIFT 0x1f
#define AUX_SW_CONTROL__AUX_SW_GO_MASK 0x1
#define AUX_SW_CONTROL__AUX_SW_GO__SHIFT 0x0
#define AUX_SW_CONTROL__AUX_LS_READ_TRIG_MASK 0x4
#define AUX_SW_CONTROL__AUX_LS_READ_TRIG__SHIFT 0x2
#define AUX_SW_CONTROL__AUX_SW_START_DELAY_MASK 0xf0
#define AUX_SW_CONTROL__AUX_SW_START_DELAY__SHIFT 0x4
#define AUX_SW_CONTROL__AUX_SW_WR_BYTES_MASK 0x1f0000
#define AUX_SW_CONTROL__AUX_SW_WR_BYTES__SHIFT 0x10
#define AUX_ARB_CONTROL__AUX_ARB_PRIORITY_MASK 0x3
#define AUX_ARB_CONTROL__AUX_ARB_PRIORITY__SHIFT 0x0
#define AUX_ARB_CONTROL__AUX_REG_RW_CNTL_STATUS_MASK 0xc
#define AUX_ARB_CONTROL__AUX_REG_RW_CNTL_STATUS__SHIFT 0x2
#define AUX_ARB_CONTROL__AUX_NO_QUEUED_SW_GO_MASK 0x100
#define AUX_ARB_CONTROL__AUX_NO_QUEUED_SW_GO__SHIFT 0x8
#define AUX_ARB_CONTROL__AUX_NO_QUEUED_LS_GO_MASK 0x400
#define AUX_ARB_CONTROL__AUX_NO_QUEUED_LS_GO__SHIFT 0xa
#define AUX_ARB_CONTROL__AUX_SW_USE_AUX_REG_REQ_MASK 0x10000
#define AUX_ARB_CONTROL__AUX_SW_USE_AUX_REG_REQ__SHIFT 0x10
#define AUX_ARB_CONTROL__AUX_SW_PENDING_USE_AUX_REG_REQ_MASK 0x10000
#define AUX_ARB_CONTROL__AUX_SW_PENDING_USE_AUX_REG_REQ__SHIFT 0x10
#define AUX_ARB_CONTROL__AUX_SW_DONE_USING_AUX_REG_MASK 0x20000
#define AUX_ARB_CONTROL__AUX_SW_DONE_USING_AUX_REG__SHIFT 0x11
#define AUX_ARB_CONTROL__AUX_DMCU_USE_AUX_REG_REQ_MASK 0x1000000
#define AUX_ARB_CONTROL__AUX_DMCU_USE_AUX_REG_REQ__SHIFT 0x18
#define AUX_ARB_CONTROL__AUX_DMCU_PENDING_USE_AUX_REG_REQ_MASK 0x1000000
#define AUX_ARB_CONTROL__AUX_DMCU_PENDING_USE_AUX_REG_REQ__SHIFT 0x18
#define AUX_ARB_CONTROL__AUX_DMCU_DONE_USING_AUX_REG_MASK 0x2000000
#define AUX_ARB_CONTROL__AUX_DMCU_DONE_USING_AUX_REG__SHIFT 0x19
#define AUX_INTERRUPT_CONTROL__AUX_SW_DONE_INT_MASK 0x1
#define AUX_INTERRUPT_CONTROL__AUX_SW_DONE_INT__SHIFT 0x0
#define AUX_INTERRUPT_CONTROL__AUX_SW_DONE_ACK_MASK 0x2
#define AUX_INTERRUPT_CONTROL__AUX_SW_DONE_ACK__SHIFT 0x1
#define AUX_INTERRUPT_CONTROL__AUX_SW_DONE_MASK_MASK 0x4
#define AUX_INTERRUPT_CONTROL__AUX_SW_DONE_MASK__SHIFT 0x2
#define AUX_INTERRUPT_CONTROL__AUX_LS_DONE_INT_MASK 0x10
#define AUX_INTERRUPT_CONTROL__AUX_LS_DONE_INT__SHIFT 0x4
#define AUX_INTERRUPT_CONTROL__AUX_LS_DONE_ACK_MASK 0x20
#define AUX_INTERRUPT_CONTROL__AUX_LS_DONE_ACK__SHIFT 0x5
#define AUX_INTERRUPT_CONTROL__