****Workshop on On-chip 8x PLL design using OSU180nm PDK***** 

******Introduction*******

PLL:- A Phase-Locked Loop is a system that atomatically adjusts the phase of a locally generated signal to match the phase of an input signal

![PLL](https://user-images.githubusercontent.com/92746096/137941463-84bf7f04-ea8d-4860-8d8f-e233bffecbf9.PNG)

starting with what is Package and Chip.

![package](https://user-images.githubusercontent.com/92746096/137954596-a1dda936-32bb-42a7-8350-edeeda9b32e6.jpeg)
Fig:- PACKAGE

![CHIP](https://user-images.githubusercontent.com/92746096/137954704-385d9561-d2c6-4510-bec8-b23454aec12f.jpeg)
Fig:- CHIP

On the chip locaton of Die, core and Pad
![core](https://user-images.githubusercontent.com/92746096/137956189-c4f03c17-ef3f-47d6-8854-5c17974694b4.jpeg)

Difference between macros and IP's![macros](https://user-images.githubusercontent.com/92746096/137956869-d5a2f62e-2a40-4ae4-9efb-3e224a09725b.jpeg)


RISC-V based SoC
![RISC-V basd SOC](https://user-images.githubusercontent.com/92746096/137957462-0ed1f870-2812-408d-b21b-5fa1502bd84d.jpeg)


Final look of a Chip![chiplook](https://user-images.githubusercontent.com/92746096/137957858-d2929fbc-f47f-4a78-a26a-05809bab09c7.jpeg)


                                                *********CHAPTER 1********
   What , why and How....
   ![What and how](https://user-images.githubusercontent.com/92746096/137962372-43d9f124-4792-4216-b7c2-afaf1dbe5a4f.png)
   What & why
                                  
  how![how](https://user-images.githubusercontent.com/92746096/137962444-7fae35eb-0ac8-40dc-a484-3b4fe3b5e9ad.png)
     
   Design specification![design spec](https://user-images.githubusercontent.com/92746096/137962572-2744c617-02d1-403a-89ba-0be666af917b.png)


Architectural design
![arc design](https://user-images.githubusercontent.com/92746096/137962741-11f95519-e741-4d87-9afd-0532a8ef7497.png)

My Laptop CPU and maemory performance with and wthout charger

![with charger](https://user-images.githubusercontent.com/92746096/137964468-802fc758-ea05-4479-bdb1-f32987cf72dd.jpeg)
with charger

![without charger](https://user-images.githubusercontent.com/92746096/137964557-9794818d-cff5-48b3-96eb-61b3ae27907d.jpeg)
without charger Freuncy of operation decrease so performance too

*************************************CHAPTER2*******************************



Theory about transistor sizing , control system feedback loop, ic fabrication process, Euler path.

**********************************CHAPTER3******************************
Prelayout implementation and simulation


Simulation of Inverter

![INV1](https://user-images.githubusercontent.com/92746096/137966184-bb2d98b1-ac0b-4e0c-8cc8-a496e6526704.png)

![inv2](https://user-images.githubusercontent.com/92746096/137966268-f0fd02a5-796f-4bd6-ad2f-5e89e69060dd.png)

![inv3](https://user-images.githubusercontent.com/92746096/137966330-7a62c741-3ab7-498e-bd67-cd4da5b6249c.png)

![inv4](https://user-images.githubusercontent.com/92746096/137966386-f3114b1e-e54c-4813-844d-33c22477b3ec.png)



After installaation of tools , go through Design Flow, PFD design,Pfd verification, charge pump, VCO, fre dividor , pLL prelayout.

******************************CHAPTER4********************
Physical design introduction




                                                
