library ieee;
use ieee.std_logic_1164.all;

entity char7seg is
     PORT 
      (
         C : IN STD_LOGIC_VECTOR(15 DOWNTO 0); 
         Display : OUT STD_LOGIC_VECTOR(0 TO 24) -- Display(0 to 6) = 1 7seg, (7 to 12) = 2 , (13 to 18) =3 (19 to 24)=4
      );
end;

architecture a1 of multiplex2x1 is
begin
   Display <= c & "000000000";

end;
