

================================================================
== Vitis HLS Report for 'AWBhistogramkernel_17_17_1080_1920_1_21_1_1024_Pipeline_COL_LOOP'
================================================================
* Date:           Wed Sep  4 19:39:23 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        isppipeline.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.409 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        7|      965|  23.100 ns|  3.184 us|    7|  965|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+---------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- COL_LOOP  |        5|      963|         6|          2|          2|  1 ~ 480|       yes|
        +------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     523|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     437|    -|
|Register         |        -|     -|     521|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     521|     960|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |col_3_fu_596_p2                   |         +|   0|  0|  39|          32|           2|
    |tmp_acc1_6_fu_1008_p2             |         +|   0|  0|  39|          32|           1|
    |tmp_acc1_7_fu_1022_p2             |         +|   0|  0|  39|          32|           1|
    |tmp_acc1_8_fu_1036_p2             |         +|   0|  0|  39|          32|           1|
    |tmp_acc_6_fu_939_p2               |         +|   0|  0|  39|          32|           1|
    |tmp_acc_7_fu_957_p2               |         +|   0|  0|  39|          32|           1|
    |tmp_acc_8_fu_975_p2               |         +|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001         |       and|   0|  0|   2|           1|           1|
    |ap_condition_326                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_412                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln515_fu_590_p2              |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln548_1_fu_715_p2            |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln548_2_fu_761_p2            |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln548_fu_669_p2              |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln554_1_fu_851_p2            |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln554_2_fu_901_p2            |      icmp|   0|  0|  20|          32|          32|
    |icmp_ln554_fu_801_p2              |      icmp|   0|  0|  20|          32|          32|
    |ap_block_state2_pp0_stage1_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ret_V_46_fu_653_p2                |        or|   0|  0|  16|          16|           6|
    |ret_V_47_fu_695_p2                |        or|   0|  0|  16|          16|           6|
    |ret_V_48_fu_824_p2                |        or|   0|  0|  16|          16|           6|
    |ret_V_49_fu_741_p2                |        or|   0|  0|  16|          16|           6|
    |ret_V_50_fu_874_p2                |        or|   0|  0|  16|          16|           6|
    |ret_V_fu_621_p2                   |        or|   0|  0|  16|          16|           6|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 523|         551|         276|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  14|          3|    1|          3|
    |ap_done_int                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |   9|          2|    1|          2|
    |ap_sig_allocacmp_col_2              |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_acc1_2_load_1  |  14|          3|   32|         96|
    |ap_sig_allocacmp_tmp_acc1_2_load_2  |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_acc1_4_load_1  |  14|          3|   32|         96|
    |ap_sig_allocacmp_tmp_acc1_4_load_2  |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_acc1_load_1    |  14|          3|   32|         96|
    |ap_sig_allocacmp_tmp_acc1_load_2    |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_acc_2_load_1   |  14|          3|   32|         96|
    |ap_sig_allocacmp_tmp_acc_2_load_2   |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_acc_4_load_1   |  14|          3|   32|         96|
    |ap_sig_allocacmp_tmp_acc_4_load_2   |   9|          2|   32|         64|
    |ap_sig_allocacmp_tmp_acc_load_1     |  14|          3|   32|         96|
    |ap_sig_allocacmp_tmp_acc_load_2     |   9|          2|   32|         64|
    |col_fu_136                          |   9|          2|   32|         64|
    |demosaic_out_data241_blk_n          |   9|          2|    1|          2|
    |impop_data1_blk_n                   |   9|          2|    1|          2|
    |tmp1_1_fu_152                       |   9|          2|   32|         64|
    |tmp1_2_fu_160                       |   9|          2|   32|         64|
    |tmp1_fu_144                         |   9|          2|   32|         64|
    |tmp_3_fu_140                        |   9|          2|   32|         64|
    |tmp_4_fu_148                        |   9|          2|   32|         64|
    |tmp_5_fu_156                        |   9|          2|   32|         64|
    |tmp_acc1_2_fu_176                   |  14|          3|   32|         96|
    |tmp_acc1_4_fu_184                   |  14|          3|   32|         96|
    |tmp_acc1_fu_168                     |  14|          3|   32|         96|
    |tmp_acc_2_fu_172                    |  14|          3|   32|         96|
    |tmp_acc_4_fu_180                    |  14|          3|   32|         96|
    |tmp_acc_fu_164                      |  14|          3|   32|         96|
    |tmp_hist1_V_1_address0              |  14|          3|   10|         30|
    |tmp_hist1_V_2_address0              |  14|          3|   10|         30|
    |tmp_hist1_V_address0                |  14|          3|   10|         30|
    |tmp_hist_V_1_address0               |  14|          3|   10|         30|
    |tmp_hist_V_2_address0               |  14|          3|   10|         30|
    |tmp_hist_V_address0                 |  14|          3|   10|         30|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 437|         95|  898|       2241|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   2|   0|    2|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |col_fu_136                         |  32|   0|   32|          0|
    |icmp_ln515_reg_1220                |   1|   0|    1|          0|
    |icmp_ln515_reg_1220_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln548_1_reg_1249              |   1|   0|    1|          0|
    |icmp_ln548_2_reg_1258              |   1|   0|    1|          0|
    |icmp_ln548_reg_1240                |   1|   0|    1|          0|
    |icmp_ln554_1_reg_1281              |   1|   0|    1|          0|
    |icmp_ln554_2_reg_1295              |   1|   0|    1|          0|
    |icmp_ln554_reg_1267                |   1|   0|    1|          0|
    |reg_510                            |  10|   0|   10|          0|
    |reg_514                            |  10|   0|   10|          0|
    |tmp1_1_fu_152                      |  32|   0|   32|          0|
    |tmp1_2_fu_160                      |  32|   0|   32|          0|
    |tmp1_fu_144                        |  32|   0|   32|          0|
    |tmp_10_reg_1253                    |  10|   0|   10|          0|
    |tmp_12_reg_1285                    |  10|   0|   10|          0|
    |tmp_1_reg_1234                     |  10|   0|   10|          0|
    |tmp_3_fu_140                       |  32|   0|   32|          0|
    |tmp_4_fu_148                       |  32|   0|   32|          0|
    |tmp_5_fu_156                       |  32|   0|   32|          0|
    |tmp_6_reg_1244                     |  10|   0|   10|          0|
    |tmp_8_reg_1271                     |  10|   0|   10|          0|
    |tmp_acc1_2_fu_176                  |  32|   0|   32|          0|
    |tmp_acc1_4_fu_184                  |  32|   0|   32|          0|
    |tmp_acc1_fu_168                    |  32|   0|   32|          0|
    |tmp_acc_2_fu_172                   |  32|   0|   32|          0|
    |tmp_acc_4_fu_180                   |  32|   0|   32|          0|
    |tmp_acc_fu_164                     |  32|   0|   32|          0|
    |tmp_s_reg_1229                     |  10|   0|   10|          0|
    |trunc_ln884_reg_1224               |  10|   0|   10|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 521|   0|  521|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|                                   RTL Ports                                  | Dir | Bits|  Protocol  |                                 Source Object                                |    C Type    |
+------------------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+
|ap_clk                                                                        |   in|    1|  ap_ctrl_hs|      AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP|  return value|
|ap_rst                                                                        |   in|    1|  ap_ctrl_hs|      AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP|  return value|
|ap_start                                                                      |   in|    1|  ap_ctrl_hs|      AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP|  return value|
|ap_done                                                                       |  out|    1|  ap_ctrl_hs|      AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP|  return value|
|ap_idle                                                                       |  out|    1|  ap_ctrl_hs|      AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP|  return value|
|ap_ready                                                                      |  out|    1|  ap_ctrl_hs|      AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP|  return value|
|demosaic_out_data241_dout                                                     |   in|   30|     ap_fifo|                                                          demosaic_out_data241|       pointer|
|demosaic_out_data241_num_data_valid                                           |   in|    2|     ap_fifo|                                                          demosaic_out_data241|       pointer|
|demosaic_out_data241_fifo_cap                                                 |   in|    2|     ap_fifo|                                                          demosaic_out_data241|       pointer|
|demosaic_out_data241_empty_n                                                  |   in|    1|     ap_fifo|                                                          demosaic_out_data241|       pointer|
|demosaic_out_data241_read                                                     |  out|    1|     ap_fifo|                                                          demosaic_out_data241|       pointer|
|impop_data1_din                                                               |  out|   30|     ap_fifo|                                                                   impop_data1|       pointer|
|impop_data1_num_data_valid                                                    |   in|    2|     ap_fifo|                                                                   impop_data1|       pointer|
|impop_data1_fifo_cap                                                          |   in|    2|     ap_fifo|                                                                   impop_data1|       pointer|
|impop_data1_full_n                                                            |   in|    1|     ap_fifo|                                                                   impop_data1|       pointer|
|impop_data1_write                                                             |  out|    1|     ap_fifo|                                                                   impop_data1|       pointer|
|void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_23  |   in|   32|     ap_none|  void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_23|        scalar|
|void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_22  |   in|   32|     ap_none|  void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_22|        scalar|
|void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_21  |   in|   32|     ap_none|  void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_21|        scalar|
|void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_20  |   in|   32|     ap_none|  void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_20|        scalar|
|void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_19  |   in|   32|     ap_none|  void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_19|        scalar|
|void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_18  |   in|   32|     ap_none|  void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_18|        scalar|
|void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_17  |   in|   32|     ap_none|  void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_17|        scalar|
|void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_16  |   in|   32|     ap_none|  void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_16|        scalar|
|void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_15  |   in|   32|     ap_none|  void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_15|        scalar|
|void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_14  |   in|   32|     ap_none|  void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_14|        scalar|
|void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_13  |   in|   32|     ap_none|  void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_13|        scalar|
|void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_12  |   in|   32|     ap_none|  void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_12|        scalar|
|empty                                                                         |   in|   12|     ap_none|                                                                         empty|        scalar|
|tmp_hist_V_address0                                                           |  out|   10|   ap_memory|                                                                    tmp_hist_V|         array|
|tmp_hist_V_ce0                                                                |  out|    1|   ap_memory|                                                                    tmp_hist_V|         array|
|tmp_hist_V_we0                                                                |  out|    1|   ap_memory|                                                                    tmp_hist_V|         array|
|tmp_hist_V_d0                                                                 |  out|   32|   ap_memory|                                                                    tmp_hist_V|         array|
|tmp_hist_V_q0                                                                 |   in|   32|   ap_memory|                                                                    tmp_hist_V|         array|
|tmp_hist1_V_address0                                                          |  out|   10|   ap_memory|                                                                   tmp_hist1_V|         array|
|tmp_hist1_V_ce0                                                               |  out|    1|   ap_memory|                                                                   tmp_hist1_V|         array|
|tmp_hist1_V_we0                                                               |  out|    1|   ap_memory|                                                                   tmp_hist1_V|         array|
|tmp_hist1_V_d0                                                                |  out|   32|   ap_memory|                                                                   tmp_hist1_V|         array|
|tmp_hist1_V_q0                                                                |   in|   32|   ap_memory|                                                                   tmp_hist1_V|         array|
|tmp_hist_V_1_address0                                                         |  out|   10|   ap_memory|                                                                  tmp_hist_V_1|         array|
|tmp_hist_V_1_ce0                                                              |  out|    1|   ap_memory|                                                                  tmp_hist_V_1|         array|
|tmp_hist_V_1_we0                                                              |  out|    1|   ap_memory|                                                                  tmp_hist_V_1|         array|
|tmp_hist_V_1_d0                                                               |  out|   32|   ap_memory|                                                                  tmp_hist_V_1|         array|
|tmp_hist_V_1_q0                                                               |   in|   32|   ap_memory|                                                                  tmp_hist_V_1|         array|
|tmp_hist1_V_1_address0                                                        |  out|   10|   ap_memory|                                                                 tmp_hist1_V_1|         array|
|tmp_hist1_V_1_ce0                                                             |  out|    1|   ap_memory|                                                                 tmp_hist1_V_1|         array|
|tmp_hist1_V_1_we0                                                             |  out|    1|   ap_memory|                                                                 tmp_hist1_V_1|         array|
|tmp_hist1_V_1_d0                                                              |  out|   32|   ap_memory|                                                                 tmp_hist1_V_1|         array|
|tmp_hist1_V_1_q0                                                              |   in|   32|   ap_memory|                                                                 tmp_hist1_V_1|         array|
|tmp_hist_V_2_address0                                                         |  out|   10|   ap_memory|                                                                  tmp_hist_V_2|         array|
|tmp_hist_V_2_ce0                                                              |  out|    1|   ap_memory|                                                                  tmp_hist_V_2|         array|
|tmp_hist_V_2_we0                                                              |  out|    1|   ap_memory|                                                                  tmp_hist_V_2|         array|
|tmp_hist_V_2_d0                                                               |  out|   32|   ap_memory|                                                                  tmp_hist_V_2|         array|
|tmp_hist_V_2_q0                                                               |   in|   32|   ap_memory|                                                                  tmp_hist_V_2|         array|
|tmp_hist1_V_2_address0                                                        |  out|   10|   ap_memory|                                                                 tmp_hist1_V_2|         array|
|tmp_hist1_V_2_ce0                                                             |  out|    1|   ap_memory|                                                                 tmp_hist1_V_2|         array|
|tmp_hist1_V_2_we0                                                             |  out|    1|   ap_memory|                                                                 tmp_hist1_V_2|         array|
|tmp_hist1_V_2_d0                                                              |  out|   32|   ap_memory|                                                                 tmp_hist1_V_2|         array|
|tmp_hist1_V_2_q0                                                              |   in|   32|   ap_memory|                                                                 tmp_hist1_V_2|         array|
|tmp_acc1_4_out                                                                |  out|   32|      ap_vld|                                                                tmp_acc1_4_out|       pointer|
|tmp_acc1_4_out_ap_vld                                                         |  out|    1|      ap_vld|                                                                tmp_acc1_4_out|       pointer|
|tmp_acc_4_out                                                                 |  out|   32|      ap_vld|                                                                 tmp_acc_4_out|       pointer|
|tmp_acc_4_out_ap_vld                                                          |  out|    1|      ap_vld|                                                                 tmp_acc_4_out|       pointer|
|tmp1_5_out                                                                    |  out|   32|      ap_vld|                                                                    tmp1_5_out|       pointer|
|tmp1_5_out_ap_vld                                                             |  out|    1|      ap_vld|                                                                    tmp1_5_out|       pointer|
|tmp_5_out                                                                     |  out|   32|      ap_vld|                                                                     tmp_5_out|       pointer|
|tmp_5_out_ap_vld                                                              |  out|    1|      ap_vld|                                                                     tmp_5_out|       pointer|
|tmp_acc1_2_out                                                                |  out|   32|      ap_vld|                                                                tmp_acc1_2_out|       pointer|
|tmp_acc1_2_out_ap_vld                                                         |  out|    1|      ap_vld|                                                                tmp_acc1_2_out|       pointer|
|tmp_acc_2_out                                                                 |  out|   32|      ap_vld|                                                                 tmp_acc_2_out|       pointer|
|tmp_acc_2_out_ap_vld                                                          |  out|    1|      ap_vld|                                                                 tmp_acc_2_out|       pointer|
|tmp1_4_out                                                                    |  out|   32|      ap_vld|                                                                    tmp1_4_out|       pointer|
|tmp1_4_out_ap_vld                                                             |  out|    1|      ap_vld|                                                                    tmp1_4_out|       pointer|
|tmp_4_out                                                                     |  out|   32|      ap_vld|                                                                     tmp_4_out|       pointer|
|tmp_4_out_ap_vld                                                              |  out|    1|      ap_vld|                                                                     tmp_4_out|       pointer|
|tmp_acc1_out                                                                  |  out|   32|      ap_vld|                                                                  tmp_acc1_out|       pointer|
|tmp_acc1_out_ap_vld                                                           |  out|    1|      ap_vld|                                                                  tmp_acc1_out|       pointer|
|tmp_acc_out                                                                   |  out|   32|      ap_vld|                                                                   tmp_acc_out|       pointer|
|tmp_acc_out_ap_vld                                                            |  out|    1|      ap_vld|                                                                   tmp_acc_out|       pointer|
|tmp1_3_out                                                                    |  out|   32|      ap_vld|                                                                    tmp1_3_out|       pointer|
|tmp1_3_out_ap_vld                                                             |  out|    1|      ap_vld|                                                                    tmp1_3_out|       pointer|
|tmp_3_out                                                                     |  out|   32|      ap_vld|                                                                     tmp_3_out|       pointer|
|tmp_3_out_ap_vld                                                              |  out|    1|      ap_vld|                                                                     tmp_3_out|       pointer|
+------------------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 2, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.44>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%col = alloca i32 1"   --->   Operation 9 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_3 = alloca i32 1"   --->   Operation 10 'alloca' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp1 = alloca i32 1"   --->   Operation 11 'alloca' 'tmp1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_4 = alloca i32 1"   --->   Operation 12 'alloca' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp1_1 = alloca i32 1"   --->   Operation 13 'alloca' 'tmp1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_5 = alloca i32 1"   --->   Operation 14 'alloca' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp1_2 = alloca i32 1"   --->   Operation 15 'alloca' 'tmp1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_acc = alloca i32 1"   --->   Operation 16 'alloca' 'tmp_acc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_acc1 = alloca i32 1"   --->   Operation 17 'alloca' 'tmp_acc1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_acc_2 = alloca i32 1"   --->   Operation 18 'alloca' 'tmp_acc_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_acc1_2 = alloca i32 1"   --->   Operation 19 'alloca' 'tmp_acc1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_acc_4 = alloca i32 1"   --->   Operation 20 'alloca' 'tmp_acc_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_acc1_4 = alloca i32 1"   --->   Operation 21 'alloca' 'tmp_acc1_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %empty"   --->   Operation 22 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_24 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_12"   --->   Operation 23 'read' 'void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_25 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_13"   --->   Operation 24 'read' 'void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_26 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_14"   --->   Operation 25 'read' 'void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_27 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_15"   --->   Operation 26 'read' 'void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_28 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_16"   --->   Operation 27 'read' 'void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_29 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_17"   --->   Operation 28 'read' 'void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_30 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_18"   --->   Operation 29 'read' 'void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_31 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_19"   --->   Operation 30 'read' 'void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_32 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_20"   --->   Operation 31 'read' 'void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_33 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_21"   --->   Operation 32 'read' 'void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_34 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_22"   --->   Operation 33 'read' 'void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_35 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_23"   --->   Operation 34 'read' 'void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_cast = zext i12 %tmp"   --->   Operation 35 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %tmp_hist1_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %tmp_hist1_V_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %tmp_hist1_V_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %tmp_hist_V, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %tmp_hist_V_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %tmp_hist_V_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %impop_data1, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %demosaic_out_data241, void @empty_36, i32 0, i32 0, void @empty_18, i32 0, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.47ns)   --->   "%store_ln0 = store i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_35, i32 %tmp_acc1_4"   --->   Operation 44 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 45 [1/1] (0.47ns)   --->   "%store_ln0 = store i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_34, i32 %tmp_acc_4"   --->   Operation 45 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 46 [1/1] (0.47ns)   --->   "%store_ln0 = store i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_31, i32 %tmp_acc1_2"   --->   Operation 46 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 47 [1/1] (0.47ns)   --->   "%store_ln0 = store i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_30, i32 %tmp_acc_2"   --->   Operation 47 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 48 [1/1] (0.47ns)   --->   "%store_ln0 = store i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_27, i32 %tmp_acc1"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 49 [1/1] (0.47ns)   --->   "%store_ln0 = store i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_26, i32 %tmp_acc"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 0.47>
ST_1 : Operation 50 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_33, i32 %tmp1_2"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_32, i32 %tmp_5"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 52 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_29, i32 %tmp1_1"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 53 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_28, i32 %tmp_4"   --->   Operation 53 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 54 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_25, i32 %tmp1"   --->   Operation 54 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 55 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 %void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_24, i32 %tmp_3"   --->   Operation 55 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 56 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %col"   --->   Operation 56 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body81"   --->   Operation 57 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%col_2 = load i32 %col" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:515]   --->   Operation 58 'load' 'col_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.99ns)   --->   "%icmp_ln515 = icmp_eq  i32 %col_2, i32 %p_cast" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:515]   --->   Operation 59 'icmp' 'icmp_ln515' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln515 = br i1 %icmp_ln515, void %for.body81.split, void %for.inc154.loopexit.exitStub" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:515]   --->   Operation 60 'br' 'br_ln515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.01ns)   --->   "%col_3 = add i32 %col_2, i32 2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:515]   --->   Operation 61 'add' 'col_3' <Predicate = (!icmp_ln515)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln515 = store i32 %col_3, i32 %col" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:515]   --->   Operation 62 'store' 'store_ln515' <Predicate = (!icmp_ln515)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.40>
ST_2 : Operation 63 [1/1] (1.20ns)   --->   "%p_Val2_s = read i30 @_ssdm_op_Read.ap_fifo.volatile.i30P0A, i30 %demosaic_out_data241" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 63 'read' 'p_Val2_s' <Predicate = (!icmp_ln515)> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_2 : Operation 64 [1/1] (1.20ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %impop_data1, i30 %p_Val2_s" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 64 'write' 'write_ln174' <Predicate = (!icmp_ln515)> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln884 = trunc i30 %p_Val2_s"   --->   Operation 65 'trunc' 'trunc_ln884' <Predicate = (!icmp_ln515)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %p_Val2_s, i32 10, i32 19"   --->   Operation 66 'partselect' 'tmp_2' <Predicate = (!icmp_ln515)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %p_Val2_s, i32 20, i32 29"   --->   Operation 67 'partselect' 'tmp_9' <Predicate = (!icmp_ln515)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.40>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_3_load_1 = load i32 %tmp_3" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:548]   --->   Operation 68 'load' 'tmp_3_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.20ns)   --->   "%p_Val2_35 = read i30 @_ssdm_op_Read.ap_fifo.volatile.i30P0A, i30 %demosaic_out_data241" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 69 'read' 'p_Val2_35' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_3 : Operation 70 [1/1] (1.20ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %impop_data1, i30 %p_Val2_35" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 70 'write' 'write_ln174' <Predicate = true> <Delay = 1.20> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 2> <FIFO>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%lhs_V = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %trunc_ln884, i6 0"   --->   Operation 71 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%ret_V = or i16 %lhs_V, i16 32"   --->   Operation 72 'or' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_s = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V, i32 6, i32 15"   --->   Operation 73 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln598 = zext i10 %tmp_s"   --->   Operation 74 'zext' 'zext_ln598' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln884_1 = trunc i30 %p_Val2_35"   --->   Operation 75 'trunc' 'trunc_ln884_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%lhs_V_8 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %trunc_ln884_1, i6 0"   --->   Operation 76 'bitconcatenate' 'lhs_V_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%ret_V_46 = or i16 %lhs_V_8, i16 32"   --->   Operation 77 'or' 'ret_V_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_46, i32 6, i32 15"   --->   Operation 78 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.99ns)   --->   "%icmp_ln548 = icmp_eq  i32 %tmp_3_load_1, i32 %zext_ln598" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:548]   --->   Operation 79 'icmp' 'icmp_ln548' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln548 = br i1 %icmp_ln548, void %if.else, void %if.end" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:548]   --->   Operation 80 'br' 'br_ln548' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_acc_load_1 = load i32 %tmp_acc" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:551]   --->   Operation 81 'load' 'tmp_acc_load_1' <Predicate = (!icmp_ln548)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln551 = zext i32 %tmp_3_load_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:551]   --->   Operation 82 'zext' 'zext_ln551' <Predicate = (!icmp_ln548)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_hist_V_addr = getelementptr i32 %tmp_hist_V, i64 0, i64 %zext_ln551" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:551]   --->   Operation 83 'getelementptr' 'tmp_hist_V_addr' <Predicate = (!icmp_ln548)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (1.23ns)   --->   "%store_ln551 = store i32 %tmp_acc_load_1, i10 %tmp_hist_V_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:551]   --->   Operation 84 'store' 'store_ln551' <Predicate = (!icmp_ln548)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_4_load_1 = load i32 %tmp_4" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:548]   --->   Operation 85 'load' 'tmp_4_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%lhs_V_9 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_2, i6 0"   --->   Operation 86 'bitconcatenate' 'lhs_V_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%ret_V_47 = or i16 %lhs_V_9, i16 32"   --->   Operation 87 'or' 'ret_V_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_47, i32 6, i32 15"   --->   Operation 88 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln598_2 = zext i10 %tmp_6"   --->   Operation 89 'zext' 'zext_ln598_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %p_Val2_35, i32 10, i32 19"   --->   Operation 90 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.99ns)   --->   "%icmp_ln548_1 = icmp_eq  i32 %tmp_4_load_1, i32 %zext_ln598_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:548]   --->   Operation 91 'icmp' 'icmp_ln548_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln548 = br i1 %icmp_ln548_1, void %if.else.1, void %if.end.1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:548]   --->   Operation 92 'br' 'br_ln548' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_acc_2_load_1 = load i32 %tmp_acc_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:551]   --->   Operation 93 'load' 'tmp_acc_2_load_1' <Predicate = (!icmp_ln548_1)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln551_1 = zext i32 %tmp_4_load_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:551]   --->   Operation 94 'zext' 'zext_ln551_1' <Predicate = (!icmp_ln548_1)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_hist_V_1_addr = getelementptr i32 %tmp_hist_V_1, i64 0, i64 %zext_ln551_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:551]   --->   Operation 95 'getelementptr' 'tmp_hist_V_1_addr' <Predicate = (!icmp_ln548_1)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (1.23ns)   --->   "%store_ln551 = store i32 %tmp_acc_2_load_1, i10 %tmp_hist_V_1_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:551]   --->   Operation 96 'store' 'store_ln551' <Predicate = (!icmp_ln548_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_5_load_1 = load i32 %tmp_5" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:548]   --->   Operation 97 'load' 'tmp_5_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%lhs_V_11 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_9, i6 0"   --->   Operation 98 'bitconcatenate' 'lhs_V_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%ret_V_49 = or i16 %lhs_V_11, i16 32"   --->   Operation 99 'or' 'ret_V_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_49, i32 6, i32 15"   --->   Operation 100 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln598_4 = zext i10 %tmp_10"   --->   Operation 101 'zext' 'zext_ln598_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %p_Val2_35, i32 20, i32 29"   --->   Operation 102 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.99ns)   --->   "%icmp_ln548_2 = icmp_eq  i32 %tmp_5_load_1, i32 %zext_ln598_4" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:548]   --->   Operation 103 'icmp' 'icmp_ln548_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln548 = br i1 %icmp_ln548_2, void %if.else.2, void %if.end.2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:548]   --->   Operation 104 'br' 'br_ln548' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_acc_4_load_1 = load i32 %tmp_acc_4" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:551]   --->   Operation 105 'load' 'tmp_acc_4_load_1' <Predicate = (!icmp_ln548_2)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln551_2 = zext i32 %tmp_5_load_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:551]   --->   Operation 106 'zext' 'zext_ln551_2' <Predicate = (!icmp_ln548_2)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_hist_V_2_addr = getelementptr i32 %tmp_hist_V_2, i64 0, i64 %zext_ln551_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:551]   --->   Operation 107 'getelementptr' 'tmp_hist_V_2_addr' <Predicate = (!icmp_ln548_2)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (1.23ns)   --->   "%store_ln551 = store i32 %tmp_acc_4_load_1, i10 %tmp_hist_V_2_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:551]   --->   Operation 108 'store' 'store_ln551' <Predicate = (!icmp_ln548_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 109 [1/1] (0.42ns)   --->   "%store_ln515 = store i32 %zext_ln598_4, i32 %tmp_5" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:515]   --->   Operation 109 'store' 'store_ln515' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 110 [1/1] (0.42ns)   --->   "%store_ln515 = store i32 %zext_ln598_2, i32 %tmp_4" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:515]   --->   Operation 110 'store' 'store_ln515' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 111 [1/1] (0.42ns)   --->   "%store_ln515 = store i32 %zext_ln598, i32 %tmp_3" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:515]   --->   Operation 111 'store' 'store_ln515' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 2.22>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%specpipeline_ln518 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_18" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:518]   --->   Operation 112 'specpipeline' 'specpipeline_ln518' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%speclooptripcount_ln520 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 480, i64 240" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:520]   --->   Operation 113 'speclooptripcount' 'speclooptripcount_ln520' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%specloopname_ln515 = specloopname void @_ssdm_op_SpecLoopName, void @empty_37" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:515]   --->   Operation 114 'specloopname' 'specloopname_ln515' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln598_1 = zext i10 %tmp_1"   --->   Operation 115 'zext' 'zext_ln598_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln552 = zext i10 %tmp_s" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:552]   --->   Operation 116 'zext' 'zext_ln552' <Predicate = (!icmp_ln548)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_hist_V_addr_1 = getelementptr i32 %tmp_hist_V, i64 0, i64 %zext_ln552"   --->   Operation 117 'getelementptr' 'tmp_hist_V_addr_1' <Predicate = (!icmp_ln548)> <Delay = 0.00>
ST_4 : Operation 118 [2/2] (1.23ns)   --->   "%tmp_hist_V_load = load i10 %tmp_hist_V_addr_1"   --->   Operation 118 'load' 'tmp_hist_V_load' <Predicate = (!icmp_ln548)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%tmp1_3_load38 = load i32 %tmp1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:554]   --->   Operation 119 'load' 'tmp1_3_load38' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.99ns)   --->   "%icmp_ln554 = icmp_eq  i32 %tmp1_3_load38, i32 %zext_ln598_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:554]   --->   Operation 120 'icmp' 'icmp_ln554' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln554 = br i1 %icmp_ln554, void %if.else126, void %for.inc148" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:554]   --->   Operation 121 'br' 'br_ln554' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_acc1_load_1 = load i32 %tmp_acc1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:557]   --->   Operation 122 'load' 'tmp_acc1_load_1' <Predicate = (!icmp_ln554)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln557 = zext i32 %tmp1_3_load38" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:557]   --->   Operation 123 'zext' 'zext_ln557' <Predicate = (!icmp_ln554)> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_hist1_V_addr = getelementptr i32 %tmp_hist1_V, i64 0, i64 %zext_ln557" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:557]   --->   Operation 124 'getelementptr' 'tmp_hist1_V_addr' <Predicate = (!icmp_ln554)> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (1.23ns)   --->   "%store_ln557 = store i32 %tmp_acc1_load_1, i10 %tmp_hist1_V_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:557]   --->   Operation 125 'store' 'store_ln557' <Predicate = (!icmp_ln554)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%lhs_V_10 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_7, i6 0"   --->   Operation 126 'bitconcatenate' 'lhs_V_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%ret_V_48 = or i16 %lhs_V_10, i16 32"   --->   Operation 127 'or' 'ret_V_48' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_48, i32 6, i32 15"   --->   Operation 128 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln598_3 = zext i10 %tmp_8"   --->   Operation 129 'zext' 'zext_ln598_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln552_1 = zext i10 %tmp_6" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:552]   --->   Operation 130 'zext' 'zext_ln552_1' <Predicate = (!icmp_ln548_1)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_hist_V_1_addr_1 = getelementptr i32 %tmp_hist_V_1, i64 0, i64 %zext_ln552_1"   --->   Operation 131 'getelementptr' 'tmp_hist_V_1_addr_1' <Predicate = (!icmp_ln548_1)> <Delay = 0.00>
ST_4 : Operation 132 [2/2] (1.23ns)   --->   "%tmp_hist_V_1_load = load i10 %tmp_hist_V_1_addr_1"   --->   Operation 132 'load' 'tmp_hist_V_1_load' <Predicate = (!icmp_ln548_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%tmp1_1_load_1 = load i32 %tmp1_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:554]   --->   Operation 133 'load' 'tmp1_1_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.99ns)   --->   "%icmp_ln554_1 = icmp_eq  i32 %tmp1_1_load_1, i32 %zext_ln598_3" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:554]   --->   Operation 134 'icmp' 'icmp_ln554_1' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln554 = br i1 %icmp_ln554_1, void %if.else126.1, void %for.inc148.1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:554]   --->   Operation 135 'br' 'br_ln554' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%tmp_acc1_2_load_1 = load i32 %tmp_acc1_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:557]   --->   Operation 136 'load' 'tmp_acc1_2_load_1' <Predicate = (!icmp_ln554_1)> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln557_1 = zext i32 %tmp1_1_load_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:557]   --->   Operation 137 'zext' 'zext_ln557_1' <Predicate = (!icmp_ln554_1)> <Delay = 0.00>
ST_4 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_hist1_V_1_addr = getelementptr i32 %tmp_hist1_V_1, i64 0, i64 %zext_ln557_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:557]   --->   Operation 138 'getelementptr' 'tmp_hist1_V_1_addr' <Predicate = (!icmp_ln554_1)> <Delay = 0.00>
ST_4 : Operation 139 [1/1] (1.23ns)   --->   "%store_ln557 = store i32 %tmp_acc1_2_load_1, i10 %tmp_hist1_V_1_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:557]   --->   Operation 139 'store' 'store_ln557' <Predicate = (!icmp_ln554_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%lhs_V_12 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %tmp_11, i6 0"   --->   Operation 140 'bitconcatenate' 'lhs_V_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%ret_V_50 = or i16 %lhs_V_12, i16 32"   --->   Operation 141 'or' 'ret_V_50' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i10 @_ssdm_op_PartSelect.i10.i16.i32.i32, i16 %ret_V_50, i32 6, i32 15"   --->   Operation 142 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln598_5 = zext i10 %tmp_12"   --->   Operation 143 'zext' 'zext_ln598_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln552_2 = zext i10 %tmp_10" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:552]   --->   Operation 144 'zext' 'zext_ln552_2' <Predicate = (!icmp_ln548_2)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_hist_V_2_addr_1 = getelementptr i32 %tmp_hist_V_2, i64 0, i64 %zext_ln552_2"   --->   Operation 145 'getelementptr' 'tmp_hist_V_2_addr_1' <Predicate = (!icmp_ln548_2)> <Delay = 0.00>
ST_4 : Operation 146 [2/2] (1.23ns)   --->   "%tmp_hist_V_2_load = load i10 %tmp_hist_V_2_addr_1"   --->   Operation 146 'load' 'tmp_hist_V_2_load' <Predicate = (!icmp_ln548_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%tmp1_2_load_1 = load i32 %tmp1_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:554]   --->   Operation 147 'load' 'tmp1_2_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.99ns)   --->   "%icmp_ln554_2 = icmp_eq  i32 %tmp1_2_load_1, i32 %zext_ln598_5" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:554]   --->   Operation 148 'icmp' 'icmp_ln554_2' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln554 = br i1 %icmp_ln554_2, void %if.else126.2, void %for.inc148.2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:554]   --->   Operation 149 'br' 'br_ln554' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_acc1_4_load_1 = load i32 %tmp_acc1_4" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:557]   --->   Operation 150 'load' 'tmp_acc1_4_load_1' <Predicate = (!icmp_ln554_2)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln557_2 = zext i32 %tmp1_2_load_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:557]   --->   Operation 151 'zext' 'zext_ln557_2' <Predicate = (!icmp_ln554_2)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_hist1_V_2_addr = getelementptr i32 %tmp_hist1_V_2, i64 0, i64 %zext_ln557_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:557]   --->   Operation 152 'getelementptr' 'tmp_hist1_V_2_addr' <Predicate = (!icmp_ln554_2)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (1.23ns)   --->   "%store_ln557 = store i32 %tmp_acc1_4_load_1, i10 %tmp_hist1_V_2_addr" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:557]   --->   Operation 153 'store' 'store_ln557' <Predicate = (!icmp_ln554_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_4 : Operation 154 [1/1] (0.42ns)   --->   "%store_ln515 = store i32 %zext_ln598_5, i32 %tmp1_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:515]   --->   Operation 154 'store' 'store_ln515' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 155 [1/1] (0.42ns)   --->   "%store_ln515 = store i32 %zext_ln598_3, i32 %tmp1_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:515]   --->   Operation 155 'store' 'store_ln515' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 156 [1/1] (0.42ns)   --->   "%store_ln515 = store i32 %zext_ln598_1, i32 %tmp1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:515]   --->   Operation 156 'store' 'store_ln515' <Predicate = true> <Delay = 0.42>
ST_4 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_3_load = load i32 %tmp_3"   --->   Operation 203 'load' 'tmp_3_load' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 204 [1/1] (0.00ns)   --->   "%tmp1_3_load = load i32 %tmp1"   --->   Operation 204 'load' 'tmp1_3_load' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_4_load = load i32 %tmp_4"   --->   Operation 205 'load' 'tmp_4_load' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%tmp1_1_load = load i32 %tmp1_1"   --->   Operation 206 'load' 'tmp1_1_load' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_5_load = load i32 %tmp_5"   --->   Operation 207 'load' 'tmp_5_load' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%tmp1_2_load = load i32 %tmp1_2"   --->   Operation 208 'load' 'tmp1_2_load' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_acc_load = load i32 %tmp_acc"   --->   Operation 209 'load' 'tmp_acc_load' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%tmp_acc1_load = load i32 %tmp_acc1"   --->   Operation 210 'load' 'tmp_acc1_load' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%tmp_acc_2_load = load i32 %tmp_acc_2"   --->   Operation 211 'load' 'tmp_acc_2_load' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_acc1_2_load = load i32 %tmp_acc1_2"   --->   Operation 212 'load' 'tmp_acc1_2_load' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_acc_4_load = load i32 %tmp_acc_4"   --->   Operation 213 'load' 'tmp_acc_4_load' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_acc1_4_load = load i32 %tmp_acc1_4"   --->   Operation 214 'load' 'tmp_acc1_4_load' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %tmp_acc1_4_out, i32 %tmp_acc1_4_load"   --->   Operation 215 'write' 'write_ln0' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 216 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %tmp_acc_4_out, i32 %tmp_acc_4_load"   --->   Operation 216 'write' 'write_ln0' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 217 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %tmp1_5_out, i32 %tmp1_2_load"   --->   Operation 217 'write' 'write_ln0' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 218 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %tmp_5_out, i32 %tmp_5_load"   --->   Operation 218 'write' 'write_ln0' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 219 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %tmp_acc1_2_out, i32 %tmp_acc1_2_load"   --->   Operation 219 'write' 'write_ln0' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 220 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %tmp_acc_2_out, i32 %tmp_acc_2_load"   --->   Operation 220 'write' 'write_ln0' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %tmp1_4_out, i32 %tmp1_1_load"   --->   Operation 221 'write' 'write_ln0' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %tmp_4_out, i32 %tmp_4_load"   --->   Operation 222 'write' 'write_ln0' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %tmp_acc1_out, i32 %tmp_acc1_load"   --->   Operation 223 'write' 'write_ln0' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %tmp_acc_out, i32 %tmp_acc_load"   --->   Operation 224 'write' 'write_ln0' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %tmp1_3_out, i32 %tmp1_3_load"   --->   Operation 225 'write' 'write_ln0' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %tmp_3_out, i32 %tmp_3_load"   --->   Operation 226 'write' 'write_ln0' <Predicate = (icmp_ln515)> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 227 'ret' 'ret_ln0' <Predicate = (icmp_ln515)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.71>
ST_5 : Operation 157 [1/2] (1.23ns)   --->   "%tmp_hist_V_load = load i10 %tmp_hist_V_addr_1"   --->   Operation 157 'load' 'tmp_hist_V_load' <Predicate = (!icmp_ln548)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 158 [1/1] (0.47ns)   --->   "%store_ln232 = store i32 %tmp_hist_V_load, i32 %tmp_acc"   --->   Operation 158 'store' 'store_ln232' <Predicate = (!icmp_ln548)> <Delay = 0.47>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 159 'br' 'br_ln0' <Predicate = (!icmp_ln548)> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%tmp_acc_load_2 = load i32 %tmp_acc" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:546]   --->   Operation 160 'load' 'tmp_acc_load_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [1/1] (1.01ns)   --->   "%tmp_acc_6 = add i32 %tmp_acc_load_2, i32 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:546]   --->   Operation 161 'add' 'tmp_acc_6' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln558 = zext i10 %tmp_1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:558]   --->   Operation 162 'zext' 'zext_ln558' <Predicate = (!icmp_ln554)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_hist1_V_addr_1 = getelementptr i32 %tmp_hist1_V, i64 0, i64 %zext_ln558"   --->   Operation 163 'getelementptr' 'tmp_hist1_V_addr_1' <Predicate = (!icmp_ln554)> <Delay = 0.00>
ST_5 : Operation 164 [2/2] (1.23ns)   --->   "%tmp_hist1_V_load = load i10 %tmp_hist1_V_addr_1"   --->   Operation 164 'load' 'tmp_hist1_V_load' <Predicate = (!icmp_ln554)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 165 [1/2] (1.23ns)   --->   "%tmp_hist_V_1_load = load i10 %tmp_hist_V_1_addr_1"   --->   Operation 165 'load' 'tmp_hist_V_1_load' <Predicate = (!icmp_ln548_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 166 [1/1] (0.47ns)   --->   "%store_ln232 = store i32 %tmp_hist_V_1_load, i32 %tmp_acc_2"   --->   Operation 166 'store' 'store_ln232' <Predicate = (!icmp_ln548_1)> <Delay = 0.47>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end.1"   --->   Operation 167 'br' 'br_ln0' <Predicate = (!icmp_ln548_1)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%tmp_acc_2_load_2 = load i32 %tmp_acc_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:546]   --->   Operation 168 'load' 'tmp_acc_2_load_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (1.01ns)   --->   "%tmp_acc_7 = add i32 %tmp_acc_2_load_2, i32 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:546]   --->   Operation 169 'add' 'tmp_acc_7' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln558_1 = zext i10 %tmp_8" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:558]   --->   Operation 170 'zext' 'zext_ln558_1' <Predicate = (!icmp_ln554_1)> <Delay = 0.00>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_hist1_V_1_addr_1 = getelementptr i32 %tmp_hist1_V_1, i64 0, i64 %zext_ln558_1"   --->   Operation 171 'getelementptr' 'tmp_hist1_V_1_addr_1' <Predicate = (!icmp_ln554_1)> <Delay = 0.00>
ST_5 : Operation 172 [2/2] (1.23ns)   --->   "%tmp_hist1_V_1_load = load i10 %tmp_hist1_V_1_addr_1"   --->   Operation 172 'load' 'tmp_hist1_V_1_load' <Predicate = (!icmp_ln554_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 173 [1/2] (1.23ns)   --->   "%tmp_hist_V_2_load = load i10 %tmp_hist_V_2_addr_1"   --->   Operation 173 'load' 'tmp_hist_V_2_load' <Predicate = (!icmp_ln548_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 174 [1/1] (0.47ns)   --->   "%store_ln232 = store i32 %tmp_hist_V_2_load, i32 %tmp_acc_4"   --->   Operation 174 'store' 'store_ln232' <Predicate = (!icmp_ln548_2)> <Delay = 0.47>
ST_5 : Operation 175 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end.2"   --->   Operation 175 'br' 'br_ln0' <Predicate = (!icmp_ln548_2)> <Delay = 0.00>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%tmp_acc_4_load_2 = load i32 %tmp_acc_4" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:546]   --->   Operation 176 'load' 'tmp_acc_4_load_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 177 [1/1] (1.01ns)   --->   "%tmp_acc_8 = add i32 %tmp_acc_4_load_2, i32 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:546]   --->   Operation 177 'add' 'tmp_acc_8' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln558_2 = zext i10 %tmp_12" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:558]   --->   Operation 178 'zext' 'zext_ln558_2' <Predicate = (!icmp_ln554_2)> <Delay = 0.00>
ST_5 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_hist1_V_2_addr_1 = getelementptr i32 %tmp_hist1_V_2, i64 0, i64 %zext_ln558_2"   --->   Operation 179 'getelementptr' 'tmp_hist1_V_2_addr_1' <Predicate = (!icmp_ln554_2)> <Delay = 0.00>
ST_5 : Operation 180 [2/2] (1.23ns)   --->   "%tmp_hist1_V_2_load = load i10 %tmp_hist1_V_2_addr_1"   --->   Operation 180 'load' 'tmp_hist1_V_2_load' <Predicate = (!icmp_ln554_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 181 [1/1] (0.47ns)   --->   "%store_ln515 = store i32 %tmp_acc_8, i32 %tmp_acc_4" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:515]   --->   Operation 181 'store' 'store_ln515' <Predicate = true> <Delay = 0.47>
ST_5 : Operation 182 [1/1] (0.47ns)   --->   "%store_ln515 = store i32 %tmp_acc_7, i32 %tmp_acc_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:515]   --->   Operation 182 'store' 'store_ln515' <Predicate = true> <Delay = 0.47>
ST_5 : Operation 183 [1/1] (0.47ns)   --->   "%store_ln515 = store i32 %tmp_acc_6, i32 %tmp_acc" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:515]   --->   Operation 183 'store' 'store_ln515' <Predicate = true> <Delay = 0.47>

State 6 <SV = 5> <Delay = 1.71>
ST_6 : Operation 184 [1/2] (1.23ns)   --->   "%tmp_hist1_V_load = load i10 %tmp_hist1_V_addr_1"   --->   Operation 184 'load' 'tmp_hist1_V_load' <Predicate = (!icmp_ln554)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 185 [1/1] (0.47ns)   --->   "%store_ln232 = store i32 %tmp_hist1_V_load, i32 %tmp_acc1"   --->   Operation 185 'store' 'store_ln232' <Predicate = (!icmp_ln554)> <Delay = 0.47>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc148"   --->   Operation 186 'br' 'br_ln0' <Predicate = (!icmp_ln554)> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_acc1_load_2 = load i32 %tmp_acc1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:547]   --->   Operation 187 'load' 'tmp_acc1_load_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 188 [1/1] (1.01ns)   --->   "%tmp_acc1_6 = add i32 %tmp_acc1_load_2, i32 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:547]   --->   Operation 188 'add' 'tmp_acc1_6' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 189 [1/2] (1.23ns)   --->   "%tmp_hist1_V_1_load = load i10 %tmp_hist1_V_1_addr_1"   --->   Operation 189 'load' 'tmp_hist1_V_1_load' <Predicate = (!icmp_ln554_1)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 190 [1/1] (0.47ns)   --->   "%store_ln232 = store i32 %tmp_hist1_V_1_load, i32 %tmp_acc1_2"   --->   Operation 190 'store' 'store_ln232' <Predicate = (!icmp_ln554_1)> <Delay = 0.47>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc148.1"   --->   Operation 191 'br' 'br_ln0' <Predicate = (!icmp_ln554_1)> <Delay = 0.00>
ST_6 : Operation 192 [1/1] (0.00ns)   --->   "%tmp_acc1_2_load_2 = load i32 %tmp_acc1_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:547]   --->   Operation 192 'load' 'tmp_acc1_2_load_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 193 [1/1] (1.01ns)   --->   "%tmp_acc1_7 = add i32 %tmp_acc1_2_load_2, i32 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:547]   --->   Operation 193 'add' 'tmp_acc1_7' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 194 [1/2] (1.23ns)   --->   "%tmp_hist1_V_2_load = load i10 %tmp_hist1_V_2_addr_1"   --->   Operation 194 'load' 'tmp_hist1_V_2_load' <Predicate = (!icmp_ln554_2)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 195 [1/1] (0.47ns)   --->   "%store_ln232 = store i32 %tmp_hist1_V_2_load, i32 %tmp_acc1_4"   --->   Operation 195 'store' 'store_ln232' <Predicate = (!icmp_ln554_2)> <Delay = 0.47>
ST_6 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc148.2"   --->   Operation 196 'br' 'br_ln0' <Predicate = (!icmp_ln554_2)> <Delay = 0.00>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_acc1_4_load_2 = load i32 %tmp_acc1_4" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:547]   --->   Operation 197 'load' 'tmp_acc1_4_load_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 198 [1/1] (1.01ns)   --->   "%tmp_acc1_8 = add i32 %tmp_acc1_4_load_2, i32 1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:547]   --->   Operation 198 'add' 'tmp_acc1_8' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 199 [1/1] (0.47ns)   --->   "%store_ln515 = store i32 %tmp_acc1_8, i32 %tmp_acc1_4" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:515]   --->   Operation 199 'store' 'store_ln515' <Predicate = true> <Delay = 0.47>
ST_6 : Operation 200 [1/1] (0.47ns)   --->   "%store_ln515 = store i32 %tmp_acc1_7, i32 %tmp_acc1_2" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:515]   --->   Operation 200 'store' 'store_ln515' <Predicate = true> <Delay = 0.47>
ST_6 : Operation 201 [1/1] (0.47ns)   --->   "%store_ln515 = store i32 %tmp_acc1_6, i32 %tmp_acc1" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:515]   --->   Operation 201 'store' 'store_ln515' <Predicate = true> <Delay = 0.47>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln515 = br void %for.body81" [../../../../../overlays/Vitis_Libraries/vision//L1/include/imgproc/xf_autowhitebalance.hpp:515]   --->   Operation 202 'br' 'br_ln515' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_23]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_22]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_20]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_19]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_18]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_17]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_16]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ demosaic_out_data241]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ impop_data1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ tmp_hist_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ tmp_hist1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ tmp_hist_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ tmp_hist1_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ tmp_hist_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ tmp_hist1_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ tmp_acc1_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tmp_acc_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tmp1_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tmp_5_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tmp_acc1_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tmp_acc_2_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tmp1_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tmp_4_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tmp_acc1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tmp_acc_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tmp1_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ tmp_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
col                                                                          (alloca           ) [ 0100000]
tmp_3                                                                        (alloca           ) [ 0111100]
tmp1                                                                         (alloca           ) [ 0111100]
tmp_4                                                                        (alloca           ) [ 0111100]
tmp1_1                                                                       (alloca           ) [ 0111100]
tmp_5                                                                        (alloca           ) [ 0111100]
tmp1_2                                                                       (alloca           ) [ 0111100]
tmp_acc                                                                      (alloca           ) [ 0111110]
tmp_acc1                                                                     (alloca           ) [ 0111111]
tmp_acc_2                                                                    (alloca           ) [ 0111110]
tmp_acc1_2                                                                   (alloca           ) [ 0111111]
tmp_acc_4                                                                    (alloca           ) [ 0111110]
tmp_acc1_4                                                                   (alloca           ) [ 0111111]
tmp                                                                          (read             ) [ 0000000]
void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_24 (read             ) [ 0000000]
void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_25 (read             ) [ 0000000]
void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_26 (read             ) [ 0000000]
void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_27 (read             ) [ 0000000]
void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_28 (read             ) [ 0000000]
void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_29 (read             ) [ 0000000]
void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_30 (read             ) [ 0000000]
void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_31 (read             ) [ 0000000]
void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_32 (read             ) [ 0000000]
void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_33 (read             ) [ 0000000]
void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_34 (read             ) [ 0000000]
void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_35 (read             ) [ 0000000]
p_cast                                                                       (zext             ) [ 0000000]
specmemcore_ln0                                                              (specmemcore      ) [ 0000000]
specmemcore_ln0                                                              (specmemcore      ) [ 0000000]
specmemcore_ln0                                                              (specmemcore      ) [ 0000000]
specmemcore_ln0                                                              (specmemcore      ) [ 0000000]
specmemcore_ln0                                                              (specmemcore      ) [ 0000000]
specmemcore_ln0                                                              (specmemcore      ) [ 0000000]
specinterface_ln0                                                            (specinterface    ) [ 0000000]
specinterface_ln0                                                            (specinterface    ) [ 0000000]
store_ln0                                                                    (store            ) [ 0000000]
store_ln0                                                                    (store            ) [ 0000000]
store_ln0                                                                    (store            ) [ 0000000]
store_ln0                                                                    (store            ) [ 0000000]
store_ln0                                                                    (store            ) [ 0000000]
store_ln0                                                                    (store            ) [ 0000000]
store_ln0                                                                    (store            ) [ 0000000]
store_ln0                                                                    (store            ) [ 0000000]
store_ln0                                                                    (store            ) [ 0000000]
store_ln0                                                                    (store            ) [ 0000000]
store_ln0                                                                    (store            ) [ 0000000]
store_ln0                                                                    (store            ) [ 0000000]
store_ln0                                                                    (store            ) [ 0000000]
br_ln0                                                                       (br               ) [ 0000000]
col_2                                                                        (load             ) [ 0000000]
icmp_ln515                                                                   (icmp             ) [ 0111100]
br_ln515                                                                     (br               ) [ 0000000]
col_3                                                                        (add              ) [ 0000000]
store_ln515                                                                  (store            ) [ 0000000]
p_Val2_s                                                                     (read             ) [ 0000000]
write_ln174                                                                  (write            ) [ 0000000]
trunc_ln884                                                                  (trunc            ) [ 0101000]
tmp_2                                                                        (partselect       ) [ 0101000]
tmp_9                                                                        (partselect       ) [ 0101000]
tmp_3_load_1                                                                 (load             ) [ 0000000]
p_Val2_35                                                                    (read             ) [ 0000000]
write_ln174                                                                  (write            ) [ 0000000]
lhs_V                                                                        (bitconcatenate   ) [ 0000000]
ret_V                                                                        (or               ) [ 0000000]
tmp_s                                                                        (partselect       ) [ 0010100]
zext_ln598                                                                   (zext             ) [ 0000000]
trunc_ln884_1                                                                (trunc            ) [ 0000000]
lhs_V_8                                                                      (bitconcatenate   ) [ 0000000]
ret_V_46                                                                     (or               ) [ 0000000]
tmp_1                                                                        (partselect       ) [ 0110110]
icmp_ln548                                                                   (icmp             ) [ 0111110]
br_ln548                                                                     (br               ) [ 0000000]
tmp_acc_load_1                                                               (load             ) [ 0000000]
zext_ln551                                                                   (zext             ) [ 0000000]
tmp_hist_V_addr                                                              (getelementptr    ) [ 0000000]
store_ln551                                                                  (store            ) [ 0000000]
tmp_4_load_1                                                                 (load             ) [ 0000000]
lhs_V_9                                                                      (bitconcatenate   ) [ 0000000]
ret_V_47                                                                     (or               ) [ 0000000]
tmp_6                                                                        (partselect       ) [ 0010100]
zext_ln598_2                                                                 (zext             ) [ 0000000]
tmp_7                                                                        (partselect       ) [ 0010100]
icmp_ln548_1                                                                 (icmp             ) [ 0111110]
br_ln548                                                                     (br               ) [ 0000000]
tmp_acc_2_load_1                                                             (load             ) [ 0000000]
zext_ln551_1                                                                 (zext             ) [ 0000000]
tmp_hist_V_1_addr                                                            (getelementptr    ) [ 0000000]
store_ln551                                                                  (store            ) [ 0000000]
tmp_5_load_1                                                                 (load             ) [ 0000000]
lhs_V_11                                                                     (bitconcatenate   ) [ 0000000]
ret_V_49                                                                     (or               ) [ 0000000]
tmp_10                                                                       (partselect       ) [ 0010100]
zext_ln598_4                                                                 (zext             ) [ 0000000]
tmp_11                                                                       (partselect       ) [ 0010100]
icmp_ln548_2                                                                 (icmp             ) [ 0111110]
br_ln548                                                                     (br               ) [ 0000000]
tmp_acc_4_load_1                                                             (load             ) [ 0000000]
zext_ln551_2                                                                 (zext             ) [ 0000000]
tmp_hist_V_2_addr                                                            (getelementptr    ) [ 0000000]
store_ln551                                                                  (store            ) [ 0000000]
store_ln515                                                                  (store            ) [ 0000000]
store_ln515                                                                  (store            ) [ 0000000]
store_ln515                                                                  (store            ) [ 0000000]
specpipeline_ln518                                                           (specpipeline     ) [ 0000000]
speclooptripcount_ln520                                                      (speclooptripcount) [ 0000000]
specloopname_ln515                                                           (specloopname     ) [ 0000000]
zext_ln598_1                                                                 (zext             ) [ 0000000]
zext_ln552                                                                   (zext             ) [ 0000000]
tmp_hist_V_addr_1                                                            (getelementptr    ) [ 0100010]
tmp1_3_load38                                                                (load             ) [ 0000000]
icmp_ln554                                                                   (icmp             ) [ 0110111]
br_ln554                                                                     (br               ) [ 0000000]
tmp_acc1_load_1                                                              (load             ) [ 0000000]
zext_ln557                                                                   (zext             ) [ 0000000]
tmp_hist1_V_addr                                                             (getelementptr    ) [ 0000000]
store_ln557                                                                  (store            ) [ 0000000]
lhs_V_10                                                                     (bitconcatenate   ) [ 0000000]
ret_V_48                                                                     (or               ) [ 0000000]
tmp_8                                                                        (partselect       ) [ 0100010]
zext_ln598_3                                                                 (zext             ) [ 0000000]
zext_ln552_1                                                                 (zext             ) [ 0000000]
tmp_hist_V_1_addr_1                                                          (getelementptr    ) [ 0100010]
tmp1_1_load_1                                                                (load             ) [ 0000000]
icmp_ln554_1                                                                 (icmp             ) [ 0110111]
br_ln554                                                                     (br               ) [ 0000000]
tmp_acc1_2_load_1                                                            (load             ) [ 0000000]
zext_ln557_1                                                                 (zext             ) [ 0000000]
tmp_hist1_V_1_addr                                                           (getelementptr    ) [ 0000000]
store_ln557                                                                  (store            ) [ 0000000]
lhs_V_12                                                                     (bitconcatenate   ) [ 0000000]
ret_V_50                                                                     (or               ) [ 0000000]
tmp_12                                                                       (partselect       ) [ 0100010]
zext_ln598_5                                                                 (zext             ) [ 0000000]
zext_ln552_2                                                                 (zext             ) [ 0000000]
tmp_hist_V_2_addr_1                                                          (getelementptr    ) [ 0100010]
tmp1_2_load_1                                                                (load             ) [ 0000000]
icmp_ln554_2                                                                 (icmp             ) [ 0110111]
br_ln554                                                                     (br               ) [ 0000000]
tmp_acc1_4_load_1                                                            (load             ) [ 0000000]
zext_ln557_2                                                                 (zext             ) [ 0000000]
tmp_hist1_V_2_addr                                                           (getelementptr    ) [ 0000000]
store_ln557                                                                  (store            ) [ 0000000]
store_ln515                                                                  (store            ) [ 0000000]
store_ln515                                                                  (store            ) [ 0000000]
store_ln515                                                                  (store            ) [ 0000000]
tmp_hist_V_load                                                              (load             ) [ 0000000]
store_ln232                                                                  (store            ) [ 0000000]
br_ln0                                                                       (br               ) [ 0000000]
tmp_acc_load_2                                                               (load             ) [ 0000000]
tmp_acc_6                                                                    (add              ) [ 0000000]
zext_ln558                                                                   (zext             ) [ 0000000]
tmp_hist1_V_addr_1                                                           (getelementptr    ) [ 0010001]
tmp_hist_V_1_load                                                            (load             ) [ 0000000]
store_ln232                                                                  (store            ) [ 0000000]
br_ln0                                                                       (br               ) [ 0000000]
tmp_acc_2_load_2                                                             (load             ) [ 0000000]
tmp_acc_7                                                                    (add              ) [ 0000000]
zext_ln558_1                                                                 (zext             ) [ 0000000]
tmp_hist1_V_1_addr_1                                                         (getelementptr    ) [ 0010001]
tmp_hist_V_2_load                                                            (load             ) [ 0000000]
store_ln232                                                                  (store            ) [ 0000000]
br_ln0                                                                       (br               ) [ 0000000]
tmp_acc_4_load_2                                                             (load             ) [ 0000000]
tmp_acc_8                                                                    (add              ) [ 0000000]
zext_ln558_2                                                                 (zext             ) [ 0000000]
tmp_hist1_V_2_addr_1                                                         (getelementptr    ) [ 0010001]
store_ln515                                                                  (store            ) [ 0000000]
store_ln515                                                                  (store            ) [ 0000000]
store_ln515                                                                  (store            ) [ 0000000]
tmp_hist1_V_load                                                             (load             ) [ 0000000]
store_ln232                                                                  (store            ) [ 0000000]
br_ln0                                                                       (br               ) [ 0000000]
tmp_acc1_load_2                                                              (load             ) [ 0000000]
tmp_acc1_6                                                                   (add              ) [ 0000000]
tmp_hist1_V_1_load                                                           (load             ) [ 0000000]
store_ln232                                                                  (store            ) [ 0000000]
br_ln0                                                                       (br               ) [ 0000000]
tmp_acc1_2_load_2                                                            (load             ) [ 0000000]
tmp_acc1_7                                                                   (add              ) [ 0000000]
tmp_hist1_V_2_load                                                           (load             ) [ 0000000]
store_ln232                                                                  (store            ) [ 0000000]
br_ln0                                                                       (br               ) [ 0000000]
tmp_acc1_4_load_2                                                            (load             ) [ 0000000]
tmp_acc1_8                                                                   (add              ) [ 0000000]
store_ln515                                                                  (store            ) [ 0000000]
store_ln515                                                                  (store            ) [ 0000000]
store_ln515                                                                  (store            ) [ 0000000]
br_ln515                                                                     (br               ) [ 0000000]
tmp_3_load                                                                   (load             ) [ 0000000]
tmp1_3_load                                                                  (load             ) [ 0000000]
tmp_4_load                                                                   (load             ) [ 0000000]
tmp1_1_load                                                                  (load             ) [ 0000000]
tmp_5_load                                                                   (load             ) [ 0000000]
tmp1_2_load                                                                  (load             ) [ 0000000]
tmp_acc_load                                                                 (load             ) [ 0000000]
tmp_acc1_load                                                                (load             ) [ 0000000]
tmp_acc_2_load                                                               (load             ) [ 0000000]
tmp_acc1_2_load                                                              (load             ) [ 0000000]
tmp_acc_4_load                                                               (load             ) [ 0000000]
tmp_acc1_4_load                                                              (load             ) [ 0000000]
write_ln0                                                                    (write            ) [ 0000000]
write_ln0                                                                    (write            ) [ 0000000]
write_ln0                                                                    (write            ) [ 0000000]
write_ln0                                                                    (write            ) [ 0000000]
write_ln0                                                                    (write            ) [ 0000000]
write_ln0                                                                    (write            ) [ 0000000]
write_ln0                                                                    (write            ) [ 0000000]
write_ln0                                                                    (write            ) [ 0000000]
write_ln0                                                                    (write            ) [ 0000000]
write_ln0                                                                    (write            ) [ 0000000]
write_ln0                                                                    (write            ) [ 0000000]
write_ln0                                                                    (write            ) [ 0000000]
ret_ln0                                                                      (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_23">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_23"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_22">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_22"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_21">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_21"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_20">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_20"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_19">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_19"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_18">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_18"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_17">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_17"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_16">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_16"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_15">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_15"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_14">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_14"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_13">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_13"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_12">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_12"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="empty">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="demosaic_out_data241">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="demosaic_out_data241"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="impop_data1">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="impop_data1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="tmp_hist_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_hist_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="tmp_hist1_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_hist1_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="tmp_hist_V_1">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_hist_V_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="tmp_hist1_V_1">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_hist1_V_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="tmp_hist_V_2">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_hist_V_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="tmp_hist1_V_2">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_hist1_V_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="tmp_acc1_4_out">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_acc1_4_out"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="tmp_acc_4_out">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_acc_4_out"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="tmp1_5_out">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp1_5_out"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="tmp_5_out">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_5_out"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="tmp_acc1_2_out">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_acc1_2_out"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="tmp_acc_2_out">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_acc_2_out"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="tmp1_4_out">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp1_4_out"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="tmp_4_out">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_4_out"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="tmp_acc1_out">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_acc1_out"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="tmp_acc_out">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_acc_out"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="tmp1_3_out">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp1_3_out"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="tmp_3_out">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tmp_3_out"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i30P0A"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i30P0A"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i10.i6"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_37"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="136" class="1004" name="col_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="col/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_3_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="tmp_4_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp1_1_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp1_1/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_5_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="tmp1_2_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp1_2/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="tmp_acc_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_acc/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="tmp_acc1_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_acc1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="tmp_acc_2_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_acc_2/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_acc1_2_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_acc1_2/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="tmp_acc_4_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_acc_4/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_acc1_4_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="tmp_acc1_4/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_read_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="12" slack="0"/>
<pin id="190" dir="0" index="1" bw="12" slack="0"/>
<pin id="191" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_24_read_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="0" index="1" bw="32" slack="0"/>
<pin id="197" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_24/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_25_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_25/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_26_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_26/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_27_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_27/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_28_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_28/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_29_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="32" slack="0"/>
<pin id="227" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_29/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_30_read_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="0"/>
<pin id="233" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_30/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_31_read_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_31/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_32_read_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_32/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_33_read_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="32" slack="0"/>
<pin id="251" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_33/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_34_read_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_34/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_35_read_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="0"/>
<pin id="263" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_35/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_read_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="30" slack="0"/>
<pin id="268" dir="0" index="1" bw="30" slack="0"/>
<pin id="269" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_Val2_s/2 p_Val2_35/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="grp_write_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="0" slack="0"/>
<pin id="274" dir="0" index="1" bw="30" slack="0"/>
<pin id="275" dir="0" index="2" bw="30" slack="0"/>
<pin id="276" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 write_ln174/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="write_ln0_write_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="0" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="0"/>
<pin id="283" dir="0" index="2" bw="32" slack="0"/>
<pin id="284" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="287" class="1004" name="write_ln0_write_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="0" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="0" index="2" bw="32" slack="0"/>
<pin id="291" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="294" class="1004" name="write_ln0_write_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="0" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="0" index="2" bw="32" slack="0"/>
<pin id="298" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="write_ln0_write_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="0" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="0"/>
<pin id="304" dir="0" index="2" bw="32" slack="0"/>
<pin id="305" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="write_ln0_write_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="0" slack="0"/>
<pin id="310" dir="0" index="1" bw="32" slack="0"/>
<pin id="311" dir="0" index="2" bw="32" slack="0"/>
<pin id="312" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="315" class="1004" name="write_ln0_write_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="0" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="0"/>
<pin id="318" dir="0" index="2" bw="32" slack="0"/>
<pin id="319" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="322" class="1004" name="write_ln0_write_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="0" slack="0"/>
<pin id="324" dir="0" index="1" bw="32" slack="0"/>
<pin id="325" dir="0" index="2" bw="32" slack="0"/>
<pin id="326" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="329" class="1004" name="write_ln0_write_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="0" slack="0"/>
<pin id="331" dir="0" index="1" bw="32" slack="0"/>
<pin id="332" dir="0" index="2" bw="32" slack="0"/>
<pin id="333" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="336" class="1004" name="write_ln0_write_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="0" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="0"/>
<pin id="339" dir="0" index="2" bw="32" slack="0"/>
<pin id="340" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="write_ln0_write_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="0" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="0"/>
<pin id="346" dir="0" index="2" bw="32" slack="0"/>
<pin id="347" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="350" class="1004" name="write_ln0_write_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="0" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="0" index="2" bw="32" slack="0"/>
<pin id="354" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="write_ln0_write_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="0" slack="0"/>
<pin id="359" dir="0" index="1" bw="32" slack="0"/>
<pin id="360" dir="0" index="2" bw="32" slack="0"/>
<pin id="361" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_hist_V_addr_gep_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="0" index="2" bw="32" slack="0"/>
<pin id="368" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_hist_V_addr/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="grp_access_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="10" slack="0"/>
<pin id="373" dir="0" index="1" bw="32" slack="0"/>
<pin id="374" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="375" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln551/3 tmp_hist_V_load/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="tmp_hist_V_1_addr_gep_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="0" index="2" bw="32" slack="0"/>
<pin id="381" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_hist_V_1_addr/3 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_access_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="10" slack="0"/>
<pin id="386" dir="0" index="1" bw="32" slack="0"/>
<pin id="387" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="388" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln551/3 tmp_hist_V_1_load/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_hist_V_2_addr_gep_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="0" index="2" bw="32" slack="0"/>
<pin id="394" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_hist_V_2_addr/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="grp_access_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="10" slack="0"/>
<pin id="399" dir="0" index="1" bw="32" slack="0"/>
<pin id="400" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="401" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln551/3 tmp_hist_V_2_load/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_hist_V_addr_1_gep_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="0"/>
<pin id="405" dir="0" index="1" bw="1" slack="0"/>
<pin id="406" dir="0" index="2" bw="10" slack="0"/>
<pin id="407" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_hist_V_addr_1/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_hist1_V_addr_gep_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="0" index="2" bw="32" slack="0"/>
<pin id="415" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_hist1_V_addr/4 "/>
</bind>
</comp>

<comp id="418" class="1004" name="grp_access_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="10" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="0"/>
<pin id="421" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="422" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln557/4 tmp_hist1_V_load/5 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tmp_hist_V_1_addr_1_gep_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="10" slack="0"/>
<pin id="428" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_hist_V_1_addr_1/4 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_hist1_V_1_addr_gep_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="0" index="2" bw="32" slack="0"/>
<pin id="436" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_hist1_V_1_addr/4 "/>
</bind>
</comp>

<comp id="439" class="1004" name="grp_access_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="10" slack="0"/>
<pin id="441" dir="0" index="1" bw="32" slack="0"/>
<pin id="442" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="443" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln557/4 tmp_hist1_V_1_load/5 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_hist_V_2_addr_1_gep_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="32" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="0" index="2" bw="10" slack="0"/>
<pin id="449" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_hist_V_2_addr_1/4 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_hist1_V_2_addr_gep_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="0" index="2" bw="32" slack="0"/>
<pin id="457" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_hist1_V_2_addr/4 "/>
</bind>
</comp>

<comp id="460" class="1004" name="grp_access_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="10" slack="0"/>
<pin id="462" dir="0" index="1" bw="32" slack="0"/>
<pin id="463" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="464" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln557/4 tmp_hist1_V_2_load/5 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_hist1_V_addr_1_gep_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="0" index="2" bw="10" slack="0"/>
<pin id="470" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_hist1_V_addr_1/5 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp_hist1_V_1_addr_1_gep_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="0" index="2" bw="10" slack="0"/>
<pin id="478" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_hist1_V_1_addr_1/5 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_hist1_V_2_addr_1_gep_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="0" index="2" bw="10" slack="0"/>
<pin id="486" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tmp_hist1_V_2_addr_1/5 "/>
</bind>
</comp>

<comp id="490" class="1004" name="grp_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="10" slack="0"/>
<pin id="492" dir="0" index="1" bw="30" slack="0"/>
<pin id="493" dir="0" index="2" bw="5" slack="0"/>
<pin id="494" dir="0" index="3" bw="6" slack="0"/>
<pin id="495" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 tmp_7/3 "/>
</bind>
</comp>

<comp id="500" class="1004" name="grp_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="10" slack="0"/>
<pin id="502" dir="0" index="1" bw="30" slack="0"/>
<pin id="503" dir="0" index="2" bw="6" slack="0"/>
<pin id="504" dir="0" index="3" bw="6" slack="0"/>
<pin id="505" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/2 tmp_11/3 "/>
</bind>
</comp>

<comp id="510" class="1005" name="reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="10" slack="1"/>
<pin id="512" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 tmp_7 "/>
</bind>
</comp>

<comp id="514" class="1005" name="reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="10" slack="1"/>
<pin id="516" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 tmp_11 "/>
</bind>
</comp>

<comp id="518" class="1004" name="p_cast_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="12" slack="0"/>
<pin id="520" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="store_ln0_store_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="0"/>
<pin id="524" dir="0" index="1" bw="32" slack="0"/>
<pin id="525" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="527" class="1004" name="store_ln0_store_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="0"/>
<pin id="530" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="532" class="1004" name="store_ln0_store_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="0"/>
<pin id="534" dir="0" index="1" bw="32" slack="0"/>
<pin id="535" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="537" class="1004" name="store_ln0_store_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="32" slack="0"/>
<pin id="539" dir="0" index="1" bw="32" slack="0"/>
<pin id="540" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="542" class="1004" name="store_ln0_store_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="32" slack="0"/>
<pin id="544" dir="0" index="1" bw="32" slack="0"/>
<pin id="545" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="547" class="1004" name="store_ln0_store_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="32" slack="0"/>
<pin id="549" dir="0" index="1" bw="32" slack="0"/>
<pin id="550" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="store_ln0_store_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="0"/>
<pin id="554" dir="0" index="1" bw="32" slack="0"/>
<pin id="555" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="557" class="1004" name="store_ln0_store_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="32" slack="0"/>
<pin id="559" dir="0" index="1" bw="32" slack="0"/>
<pin id="560" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="562" class="1004" name="store_ln0_store_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="32" slack="0"/>
<pin id="564" dir="0" index="1" bw="32" slack="0"/>
<pin id="565" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="567" class="1004" name="store_ln0_store_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="0"/>
<pin id="569" dir="0" index="1" bw="32" slack="0"/>
<pin id="570" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="572" class="1004" name="store_ln0_store_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="0"/>
<pin id="574" dir="0" index="1" bw="32" slack="0"/>
<pin id="575" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="577" class="1004" name="store_ln0_store_fu_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="0"/>
<pin id="579" dir="0" index="1" bw="32" slack="0"/>
<pin id="580" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="582" class="1004" name="store_ln0_store_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="1" slack="0"/>
<pin id="584" dir="0" index="1" bw="32" slack="0"/>
<pin id="585" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="587" class="1004" name="col_2_load_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="32" slack="0"/>
<pin id="589" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="col_2/1 "/>
</bind>
</comp>

<comp id="590" class="1004" name="icmp_ln515_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="32" slack="0"/>
<pin id="592" dir="0" index="1" bw="32" slack="0"/>
<pin id="593" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln515/1 "/>
</bind>
</comp>

<comp id="596" class="1004" name="col_3_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="0"/>
<pin id="598" dir="0" index="1" bw="3" slack="0"/>
<pin id="599" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col_3/1 "/>
</bind>
</comp>

<comp id="602" class="1004" name="store_ln515_store_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="32" slack="0"/>
<pin id="604" dir="0" index="1" bw="32" slack="0"/>
<pin id="605" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln515/1 "/>
</bind>
</comp>

<comp id="607" class="1004" name="trunc_ln884_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="30" slack="0"/>
<pin id="609" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln884/2 "/>
</bind>
</comp>

<comp id="611" class="1004" name="tmp_3_load_1_load_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="32" slack="2"/>
<pin id="613" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_3_load_1/3 "/>
</bind>
</comp>

<comp id="614" class="1004" name="lhs_V_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="16" slack="0"/>
<pin id="616" dir="0" index="1" bw="10" slack="1"/>
<pin id="617" dir="0" index="2" bw="1" slack="0"/>
<pin id="618" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V/3 "/>
</bind>
</comp>

<comp id="621" class="1004" name="ret_V_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="16" slack="0"/>
<pin id="623" dir="0" index="1" bw="16" slack="0"/>
<pin id="624" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret_V/3 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_s_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="10" slack="0"/>
<pin id="629" dir="0" index="1" bw="16" slack="0"/>
<pin id="630" dir="0" index="2" bw="4" slack="0"/>
<pin id="631" dir="0" index="3" bw="5" slack="0"/>
<pin id="632" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="637" class="1004" name="zext_ln598_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="10" slack="0"/>
<pin id="639" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln598/3 "/>
</bind>
</comp>

<comp id="641" class="1004" name="trunc_ln884_1_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="30" slack="0"/>
<pin id="643" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln884_1/3 "/>
</bind>
</comp>

<comp id="645" class="1004" name="lhs_V_8_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="16" slack="0"/>
<pin id="647" dir="0" index="1" bw="10" slack="0"/>
<pin id="648" dir="0" index="2" bw="1" slack="0"/>
<pin id="649" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_8/3 "/>
</bind>
</comp>

<comp id="653" class="1004" name="ret_V_46_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="16" slack="0"/>
<pin id="655" dir="0" index="1" bw="16" slack="0"/>
<pin id="656" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret_V_46/3 "/>
</bind>
</comp>

<comp id="659" class="1004" name="tmp_1_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="10" slack="0"/>
<pin id="661" dir="0" index="1" bw="16" slack="0"/>
<pin id="662" dir="0" index="2" bw="4" slack="0"/>
<pin id="663" dir="0" index="3" bw="5" slack="0"/>
<pin id="664" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="669" class="1004" name="icmp_ln548_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="0"/>
<pin id="671" dir="0" index="1" bw="32" slack="0"/>
<pin id="672" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln548/3 "/>
</bind>
</comp>

<comp id="675" class="1004" name="tmp_acc_load_1_load_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="2"/>
<pin id="677" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_acc_load_1/3 "/>
</bind>
</comp>

<comp id="679" class="1004" name="zext_ln551_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="0"/>
<pin id="681" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln551/3 "/>
</bind>
</comp>

<comp id="684" class="1004" name="tmp_4_load_1_load_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="32" slack="2"/>
<pin id="686" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_4_load_1/3 "/>
</bind>
</comp>

<comp id="687" class="1004" name="lhs_V_9_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="16" slack="0"/>
<pin id="689" dir="0" index="1" bw="10" slack="1"/>
<pin id="690" dir="0" index="2" bw="1" slack="0"/>
<pin id="691" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_9/3 "/>
</bind>
</comp>

<comp id="695" class="1004" name="ret_V_47_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="16" slack="0"/>
<pin id="697" dir="0" index="1" bw="16" slack="0"/>
<pin id="698" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret_V_47/3 "/>
</bind>
</comp>

<comp id="701" class="1004" name="tmp_6_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="10" slack="0"/>
<pin id="703" dir="0" index="1" bw="16" slack="0"/>
<pin id="704" dir="0" index="2" bw="4" slack="0"/>
<pin id="705" dir="0" index="3" bw="5" slack="0"/>
<pin id="706" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="711" class="1004" name="zext_ln598_2_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="10" slack="0"/>
<pin id="713" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln598_2/3 "/>
</bind>
</comp>

<comp id="715" class="1004" name="icmp_ln548_1_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="0"/>
<pin id="717" dir="0" index="1" bw="32" slack="0"/>
<pin id="718" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln548_1/3 "/>
</bind>
</comp>

<comp id="721" class="1004" name="tmp_acc_2_load_1_load_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="32" slack="2"/>
<pin id="723" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_acc_2_load_1/3 "/>
</bind>
</comp>

<comp id="725" class="1004" name="zext_ln551_1_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="0"/>
<pin id="727" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln551_1/3 "/>
</bind>
</comp>

<comp id="730" class="1004" name="tmp_5_load_1_load_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="2"/>
<pin id="732" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_5_load_1/3 "/>
</bind>
</comp>

<comp id="733" class="1004" name="lhs_V_11_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="16" slack="0"/>
<pin id="735" dir="0" index="1" bw="10" slack="1"/>
<pin id="736" dir="0" index="2" bw="1" slack="0"/>
<pin id="737" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_11/3 "/>
</bind>
</comp>

<comp id="741" class="1004" name="ret_V_49_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="16" slack="0"/>
<pin id="743" dir="0" index="1" bw="16" slack="0"/>
<pin id="744" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret_V_49/3 "/>
</bind>
</comp>

<comp id="747" class="1004" name="tmp_10_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="10" slack="0"/>
<pin id="749" dir="0" index="1" bw="16" slack="0"/>
<pin id="750" dir="0" index="2" bw="4" slack="0"/>
<pin id="751" dir="0" index="3" bw="5" slack="0"/>
<pin id="752" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="757" class="1004" name="zext_ln598_4_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="10" slack="0"/>
<pin id="759" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln598_4/3 "/>
</bind>
</comp>

<comp id="761" class="1004" name="icmp_ln548_2_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="32" slack="0"/>
<pin id="763" dir="0" index="1" bw="32" slack="0"/>
<pin id="764" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln548_2/3 "/>
</bind>
</comp>

<comp id="767" class="1004" name="tmp_acc_4_load_1_load_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="32" slack="2"/>
<pin id="769" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_acc_4_load_1/3 "/>
</bind>
</comp>

<comp id="771" class="1004" name="zext_ln551_2_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="0"/>
<pin id="773" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln551_2/3 "/>
</bind>
</comp>

<comp id="776" class="1004" name="store_ln515_store_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="10" slack="0"/>
<pin id="778" dir="0" index="1" bw="32" slack="2"/>
<pin id="779" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln515/3 "/>
</bind>
</comp>

<comp id="781" class="1004" name="store_ln515_store_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="10" slack="0"/>
<pin id="783" dir="0" index="1" bw="32" slack="2"/>
<pin id="784" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln515/3 "/>
</bind>
</comp>

<comp id="786" class="1004" name="store_ln515_store_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="10" slack="0"/>
<pin id="788" dir="0" index="1" bw="32" slack="2"/>
<pin id="789" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln515/3 "/>
</bind>
</comp>

<comp id="791" class="1004" name="zext_ln598_1_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="10" slack="1"/>
<pin id="793" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln598_1/4 "/>
</bind>
</comp>

<comp id="794" class="1004" name="zext_ln552_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="10" slack="1"/>
<pin id="796" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln552/4 "/>
</bind>
</comp>

<comp id="798" class="1004" name="tmp1_3_load38_load_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="3"/>
<pin id="800" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp1_3_load38/4 "/>
</bind>
</comp>

<comp id="801" class="1004" name="icmp_ln554_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="32" slack="0"/>
<pin id="803" dir="0" index="1" bw="32" slack="0"/>
<pin id="804" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln554/4 "/>
</bind>
</comp>

<comp id="807" class="1004" name="tmp_acc1_load_1_load_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="32" slack="3"/>
<pin id="809" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_acc1_load_1/4 "/>
</bind>
</comp>

<comp id="811" class="1004" name="zext_ln557_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="0"/>
<pin id="813" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln557/4 "/>
</bind>
</comp>

<comp id="816" class="1004" name="lhs_V_10_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="16" slack="0"/>
<pin id="818" dir="0" index="1" bw="10" slack="1"/>
<pin id="819" dir="0" index="2" bw="1" slack="0"/>
<pin id="820" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_10/4 "/>
</bind>
</comp>

<comp id="824" class="1004" name="ret_V_48_fu_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="16" slack="0"/>
<pin id="826" dir="0" index="1" bw="16" slack="0"/>
<pin id="827" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret_V_48/4 "/>
</bind>
</comp>

<comp id="830" class="1004" name="tmp_8_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="10" slack="0"/>
<pin id="832" dir="0" index="1" bw="16" slack="0"/>
<pin id="833" dir="0" index="2" bw="4" slack="0"/>
<pin id="834" dir="0" index="3" bw="5" slack="0"/>
<pin id="835" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="840" class="1004" name="zext_ln598_3_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="10" slack="0"/>
<pin id="842" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln598_3/4 "/>
</bind>
</comp>

<comp id="844" class="1004" name="zext_ln552_1_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="10" slack="1"/>
<pin id="846" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln552_1/4 "/>
</bind>
</comp>

<comp id="848" class="1004" name="tmp1_1_load_1_load_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="32" slack="3"/>
<pin id="850" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp1_1_load_1/4 "/>
</bind>
</comp>

<comp id="851" class="1004" name="icmp_ln554_1_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="0"/>
<pin id="853" dir="0" index="1" bw="32" slack="0"/>
<pin id="854" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln554_1/4 "/>
</bind>
</comp>

<comp id="857" class="1004" name="tmp_acc1_2_load_1_load_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="3"/>
<pin id="859" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_acc1_2_load_1/4 "/>
</bind>
</comp>

<comp id="861" class="1004" name="zext_ln557_1_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="32" slack="0"/>
<pin id="863" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln557_1/4 "/>
</bind>
</comp>

<comp id="866" class="1004" name="lhs_V_12_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="16" slack="0"/>
<pin id="868" dir="0" index="1" bw="10" slack="1"/>
<pin id="869" dir="0" index="2" bw="1" slack="0"/>
<pin id="870" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_12/4 "/>
</bind>
</comp>

<comp id="874" class="1004" name="ret_V_50_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="16" slack="0"/>
<pin id="876" dir="0" index="1" bw="16" slack="0"/>
<pin id="877" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="ret_V_50/4 "/>
</bind>
</comp>

<comp id="880" class="1004" name="tmp_12_fu_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="10" slack="0"/>
<pin id="882" dir="0" index="1" bw="16" slack="0"/>
<pin id="883" dir="0" index="2" bw="4" slack="0"/>
<pin id="884" dir="0" index="3" bw="5" slack="0"/>
<pin id="885" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="890" class="1004" name="zext_ln598_5_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="10" slack="0"/>
<pin id="892" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln598_5/4 "/>
</bind>
</comp>

<comp id="894" class="1004" name="zext_ln552_2_fu_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="10" slack="1"/>
<pin id="896" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln552_2/4 "/>
</bind>
</comp>

<comp id="898" class="1004" name="tmp1_2_load_1_load_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="32" slack="3"/>
<pin id="900" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp1_2_load_1/4 "/>
</bind>
</comp>

<comp id="901" class="1004" name="icmp_ln554_2_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="0"/>
<pin id="903" dir="0" index="1" bw="32" slack="0"/>
<pin id="904" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln554_2/4 "/>
</bind>
</comp>

<comp id="907" class="1004" name="tmp_acc1_4_load_1_load_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="32" slack="3"/>
<pin id="909" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_acc1_4_load_1/4 "/>
</bind>
</comp>

<comp id="911" class="1004" name="zext_ln557_2_fu_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="32" slack="0"/>
<pin id="913" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln557_2/4 "/>
</bind>
</comp>

<comp id="916" class="1004" name="store_ln515_store_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="10" slack="0"/>
<pin id="918" dir="0" index="1" bw="32" slack="3"/>
<pin id="919" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln515/4 "/>
</bind>
</comp>

<comp id="921" class="1004" name="store_ln515_store_fu_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="10" slack="0"/>
<pin id="923" dir="0" index="1" bw="32" slack="3"/>
<pin id="924" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln515/4 "/>
</bind>
</comp>

<comp id="926" class="1004" name="store_ln515_store_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="10" slack="0"/>
<pin id="928" dir="0" index="1" bw="32" slack="3"/>
<pin id="929" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln515/4 "/>
</bind>
</comp>

<comp id="931" class="1004" name="store_ln232_store_fu_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="32" slack="0"/>
<pin id="933" dir="0" index="1" bw="32" slack="4"/>
<pin id="934" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln232/5 "/>
</bind>
</comp>

<comp id="936" class="1004" name="tmp_acc_load_2_load_fu_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="32" slack="4"/>
<pin id="938" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_acc_load_2/5 "/>
</bind>
</comp>

<comp id="939" class="1004" name="tmp_acc_6_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="32" slack="0"/>
<pin id="941" dir="0" index="1" bw="1" slack="0"/>
<pin id="942" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_acc_6/5 "/>
</bind>
</comp>

<comp id="945" class="1004" name="zext_ln558_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="10" slack="2"/>
<pin id="947" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln558/5 "/>
</bind>
</comp>

<comp id="949" class="1004" name="store_ln232_store_fu_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="0"/>
<pin id="951" dir="0" index="1" bw="32" slack="4"/>
<pin id="952" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln232/5 "/>
</bind>
</comp>

<comp id="954" class="1004" name="tmp_acc_2_load_2_load_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="32" slack="4"/>
<pin id="956" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_acc_2_load_2/5 "/>
</bind>
</comp>

<comp id="957" class="1004" name="tmp_acc_7_fu_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="32" slack="0"/>
<pin id="959" dir="0" index="1" bw="1" slack="0"/>
<pin id="960" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_acc_7/5 "/>
</bind>
</comp>

<comp id="963" class="1004" name="zext_ln558_1_fu_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="10" slack="1"/>
<pin id="965" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln558_1/5 "/>
</bind>
</comp>

<comp id="967" class="1004" name="store_ln232_store_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="32" slack="0"/>
<pin id="969" dir="0" index="1" bw="32" slack="4"/>
<pin id="970" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln232/5 "/>
</bind>
</comp>

<comp id="972" class="1004" name="tmp_acc_4_load_2_load_fu_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="32" slack="4"/>
<pin id="974" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_acc_4_load_2/5 "/>
</bind>
</comp>

<comp id="975" class="1004" name="tmp_acc_8_fu_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="32" slack="0"/>
<pin id="977" dir="0" index="1" bw="1" slack="0"/>
<pin id="978" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_acc_8/5 "/>
</bind>
</comp>

<comp id="981" class="1004" name="zext_ln558_2_fu_981">
<pin_list>
<pin id="982" dir="0" index="0" bw="10" slack="1"/>
<pin id="983" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln558_2/5 "/>
</bind>
</comp>

<comp id="985" class="1004" name="store_ln515_store_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="32" slack="0"/>
<pin id="987" dir="0" index="1" bw="32" slack="4"/>
<pin id="988" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln515/5 "/>
</bind>
</comp>

<comp id="990" class="1004" name="store_ln515_store_fu_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="32" slack="0"/>
<pin id="992" dir="0" index="1" bw="32" slack="4"/>
<pin id="993" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln515/5 "/>
</bind>
</comp>

<comp id="995" class="1004" name="store_ln515_store_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="0"/>
<pin id="997" dir="0" index="1" bw="32" slack="4"/>
<pin id="998" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln515/5 "/>
</bind>
</comp>

<comp id="1000" class="1004" name="store_ln232_store_fu_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="32" slack="0"/>
<pin id="1002" dir="0" index="1" bw="32" slack="5"/>
<pin id="1003" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln232/6 "/>
</bind>
</comp>

<comp id="1005" class="1004" name="tmp_acc1_load_2_load_fu_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="32" slack="5"/>
<pin id="1007" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_acc1_load_2/6 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="tmp_acc1_6_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="32" slack="0"/>
<pin id="1010" dir="0" index="1" bw="1" slack="0"/>
<pin id="1011" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_acc1_6/6 "/>
</bind>
</comp>

<comp id="1014" class="1004" name="store_ln232_store_fu_1014">
<pin_list>
<pin id="1015" dir="0" index="0" bw="32" slack="0"/>
<pin id="1016" dir="0" index="1" bw="32" slack="5"/>
<pin id="1017" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln232/6 "/>
</bind>
</comp>

<comp id="1019" class="1004" name="tmp_acc1_2_load_2_load_fu_1019">
<pin_list>
<pin id="1020" dir="0" index="0" bw="32" slack="5"/>
<pin id="1021" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_acc1_2_load_2/6 "/>
</bind>
</comp>

<comp id="1022" class="1004" name="tmp_acc1_7_fu_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="32" slack="0"/>
<pin id="1024" dir="0" index="1" bw="1" slack="0"/>
<pin id="1025" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_acc1_7/6 "/>
</bind>
</comp>

<comp id="1028" class="1004" name="store_ln232_store_fu_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="32" slack="0"/>
<pin id="1030" dir="0" index="1" bw="32" slack="5"/>
<pin id="1031" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln232/6 "/>
</bind>
</comp>

<comp id="1033" class="1004" name="tmp_acc1_4_load_2_load_fu_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="32" slack="5"/>
<pin id="1035" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_acc1_4_load_2/6 "/>
</bind>
</comp>

<comp id="1036" class="1004" name="tmp_acc1_8_fu_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="32" slack="0"/>
<pin id="1038" dir="0" index="1" bw="1" slack="0"/>
<pin id="1039" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_acc1_8/6 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="store_ln515_store_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="32" slack="0"/>
<pin id="1044" dir="0" index="1" bw="32" slack="5"/>
<pin id="1045" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln515/6 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="store_ln515_store_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="32" slack="0"/>
<pin id="1049" dir="0" index="1" bw="32" slack="5"/>
<pin id="1050" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln515/6 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="store_ln515_store_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="32" slack="0"/>
<pin id="1054" dir="0" index="1" bw="32" slack="5"/>
<pin id="1055" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln515/6 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="tmp_3_load_load_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="32" slack="3"/>
<pin id="1059" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_3_load/4 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="tmp1_3_load_load_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="32" slack="3"/>
<pin id="1063" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp1_3_load/4 "/>
</bind>
</comp>

<comp id="1065" class="1004" name="tmp_4_load_load_fu_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="32" slack="3"/>
<pin id="1067" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_4_load/4 "/>
</bind>
</comp>

<comp id="1069" class="1004" name="tmp1_1_load_load_fu_1069">
<pin_list>
<pin id="1070" dir="0" index="0" bw="32" slack="3"/>
<pin id="1071" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp1_1_load/4 "/>
</bind>
</comp>

<comp id="1073" class="1004" name="tmp_5_load_load_fu_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="32" slack="3"/>
<pin id="1075" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_5_load/4 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="tmp1_2_load_load_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="32" slack="3"/>
<pin id="1079" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp1_2_load/4 "/>
</bind>
</comp>

<comp id="1081" class="1004" name="tmp_acc_load_load_fu_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="32" slack="3"/>
<pin id="1083" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_acc_load/4 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="tmp_acc1_load_load_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="32" slack="3"/>
<pin id="1087" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_acc1_load/4 "/>
</bind>
</comp>

<comp id="1089" class="1004" name="tmp_acc_2_load_load_fu_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="32" slack="3"/>
<pin id="1091" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_acc_2_load/4 "/>
</bind>
</comp>

<comp id="1093" class="1004" name="tmp_acc1_2_load_load_fu_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="32" slack="3"/>
<pin id="1095" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_acc1_2_load/4 "/>
</bind>
</comp>

<comp id="1097" class="1004" name="tmp_acc_4_load_load_fu_1097">
<pin_list>
<pin id="1098" dir="0" index="0" bw="32" slack="3"/>
<pin id="1099" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_acc_4_load/4 "/>
</bind>
</comp>

<comp id="1101" class="1004" name="tmp_acc1_4_load_load_fu_1101">
<pin_list>
<pin id="1102" dir="0" index="0" bw="32" slack="3"/>
<pin id="1103" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_acc1_4_load/4 "/>
</bind>
</comp>

<comp id="1105" class="1005" name="col_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="32" slack="0"/>
<pin id="1107" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="1112" class="1005" name="tmp_3_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="32" slack="0"/>
<pin id="1114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="tmp1_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="32" slack="0"/>
<pin id="1122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="1128" class="1005" name="tmp_4_reg_1128">
<pin_list>
<pin id="1129" dir="0" index="0" bw="32" slack="0"/>
<pin id="1130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="1136" class="1005" name="tmp1_1_reg_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="32" slack="0"/>
<pin id="1138" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp1_1 "/>
</bind>
</comp>

<comp id="1144" class="1005" name="tmp_5_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="32" slack="0"/>
<pin id="1146" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="tmp1_2_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="32" slack="0"/>
<pin id="1154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp1_2 "/>
</bind>
</comp>

<comp id="1160" class="1005" name="tmp_acc_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="32" slack="0"/>
<pin id="1162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_acc "/>
</bind>
</comp>

<comp id="1170" class="1005" name="tmp_acc1_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="32" slack="0"/>
<pin id="1172" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_acc1 "/>
</bind>
</comp>

<comp id="1180" class="1005" name="tmp_acc_2_reg_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="32" slack="0"/>
<pin id="1182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_acc_2 "/>
</bind>
</comp>

<comp id="1190" class="1005" name="tmp_acc1_2_reg_1190">
<pin_list>
<pin id="1191" dir="0" index="0" bw="32" slack="0"/>
<pin id="1192" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_acc1_2 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="tmp_acc_4_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="32" slack="0"/>
<pin id="1202" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_acc_4 "/>
</bind>
</comp>

<comp id="1210" class="1005" name="tmp_acc1_4_reg_1210">
<pin_list>
<pin id="1211" dir="0" index="0" bw="32" slack="0"/>
<pin id="1212" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="tmp_acc1_4 "/>
</bind>
</comp>

<comp id="1220" class="1005" name="icmp_ln515_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="1" slack="1"/>
<pin id="1222" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln515 "/>
</bind>
</comp>

<comp id="1224" class="1005" name="trunc_ln884_reg_1224">
<pin_list>
<pin id="1225" dir="0" index="0" bw="10" slack="1"/>
<pin id="1226" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln884 "/>
</bind>
</comp>

<comp id="1229" class="1005" name="tmp_s_reg_1229">
<pin_list>
<pin id="1230" dir="0" index="0" bw="10" slack="1"/>
<pin id="1231" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1234" class="1005" name="tmp_1_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="10" slack="1"/>
<pin id="1236" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="icmp_ln548_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="1" slack="1"/>
<pin id="1242" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln548 "/>
</bind>
</comp>

<comp id="1244" class="1005" name="tmp_6_reg_1244">
<pin_list>
<pin id="1245" dir="0" index="0" bw="10" slack="1"/>
<pin id="1246" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="1249" class="1005" name="icmp_ln548_1_reg_1249">
<pin_list>
<pin id="1250" dir="0" index="0" bw="1" slack="1"/>
<pin id="1251" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln548_1 "/>
</bind>
</comp>

<comp id="1253" class="1005" name="tmp_10_reg_1253">
<pin_list>
<pin id="1254" dir="0" index="0" bw="10" slack="1"/>
<pin id="1255" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="1258" class="1005" name="icmp_ln548_2_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="1" slack="1"/>
<pin id="1260" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln548_2 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="tmp_hist_V_addr_1_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="10" slack="1"/>
<pin id="1264" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_hist_V_addr_1 "/>
</bind>
</comp>

<comp id="1267" class="1005" name="icmp_ln554_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="1" slack="1"/>
<pin id="1269" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln554 "/>
</bind>
</comp>

<comp id="1271" class="1005" name="tmp_8_reg_1271">
<pin_list>
<pin id="1272" dir="0" index="0" bw="10" slack="1"/>
<pin id="1273" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1276" class="1005" name="tmp_hist_V_1_addr_1_reg_1276">
<pin_list>
<pin id="1277" dir="0" index="0" bw="10" slack="1"/>
<pin id="1278" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_hist_V_1_addr_1 "/>
</bind>
</comp>

<comp id="1281" class="1005" name="icmp_ln554_1_reg_1281">
<pin_list>
<pin id="1282" dir="0" index="0" bw="1" slack="1"/>
<pin id="1283" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln554_1 "/>
</bind>
</comp>

<comp id="1285" class="1005" name="tmp_12_reg_1285">
<pin_list>
<pin id="1286" dir="0" index="0" bw="10" slack="1"/>
<pin id="1287" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="1290" class="1005" name="tmp_hist_V_2_addr_1_reg_1290">
<pin_list>
<pin id="1291" dir="0" index="0" bw="10" slack="1"/>
<pin id="1292" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_hist_V_2_addr_1 "/>
</bind>
</comp>

<comp id="1295" class="1005" name="icmp_ln554_2_reg_1295">
<pin_list>
<pin id="1296" dir="0" index="0" bw="1" slack="1"/>
<pin id="1297" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln554_2 "/>
</bind>
</comp>

<comp id="1299" class="1005" name="tmp_hist1_V_addr_1_reg_1299">
<pin_list>
<pin id="1300" dir="0" index="0" bw="10" slack="1"/>
<pin id="1301" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_hist1_V_addr_1 "/>
</bind>
</comp>

<comp id="1304" class="1005" name="tmp_hist1_V_1_addr_1_reg_1304">
<pin_list>
<pin id="1305" dir="0" index="0" bw="10" slack="1"/>
<pin id="1306" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_hist1_V_1_addr_1 "/>
</bind>
</comp>

<comp id="1309" class="1005" name="tmp_hist1_V_2_addr_1_reg_1309">
<pin_list>
<pin id="1310" dir="0" index="0" bw="10" slack="1"/>
<pin id="1311" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_hist1_V_2_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="139"><net_src comp="66" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="66" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="66" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="66" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="66" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="66" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="66" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="66" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="66" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="66" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="66" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="66" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="66" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="192"><net_src comp="68" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="24" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="70" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="22" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="70" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="20" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="70" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="18" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="70" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="16" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="70" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="14" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="70" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="12" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="70" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="10" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="70" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="8" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="70" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="6" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="70" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="4" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="70" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="2" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="70" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="0" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="92" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="26" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="277"><net_src comp="94" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="28" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="266" pin="2"/><net_sink comp="272" pin=2"/></net>

<net id="285"><net_src comp="134" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="42" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="292"><net_src comp="134" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="44" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="299"><net_src comp="134" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="300"><net_src comp="46" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="306"><net_src comp="134" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="48" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="313"><net_src comp="134" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="50" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="320"><net_src comp="134" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="52" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="327"><net_src comp="134" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="54" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="334"><net_src comp="134" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="56" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="341"><net_src comp="134" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="58" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="348"><net_src comp="134" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="60" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="355"><net_src comp="134" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="62" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="362"><net_src comp="134" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="64" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="369"><net_src comp="30" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="118" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="376"><net_src comp="364" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="382"><net_src comp="34" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="118" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="389"><net_src comp="377" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="395"><net_src comp="38" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="118" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="402"><net_src comp="390" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="408"><net_src comp="30" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="409"><net_src comp="118" pin="0"/><net_sink comp="403" pin=1"/></net>

<net id="410"><net_src comp="403" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="416"><net_src comp="32" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="118" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="423"><net_src comp="411" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="429"><net_src comp="34" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="118" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="424" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="437"><net_src comp="36" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="118" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="444"><net_src comp="432" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="450"><net_src comp="38" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="118" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="445" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="458"><net_src comp="40" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="118" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="465"><net_src comp="453" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="471"><net_src comp="32" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="472"><net_src comp="118" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="473"><net_src comp="466" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="479"><net_src comp="36" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="118" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="481"><net_src comp="474" pin="3"/><net_sink comp="439" pin=0"/></net>

<net id="487"><net_src comp="40" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="118" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="482" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="496"><net_src comp="96" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="266" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="498"><net_src comp="98" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="499"><net_src comp="100" pin="0"/><net_sink comp="490" pin=3"/></net>

<net id="506"><net_src comp="96" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="266" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="508"><net_src comp="102" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="509"><net_src comp="104" pin="0"/><net_sink comp="500" pin=3"/></net>

<net id="513"><net_src comp="490" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="500" pin="4"/><net_sink comp="514" pin=0"/></net>

<net id="521"><net_src comp="188" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="526"><net_src comp="260" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="531"><net_src comp="254" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="536"><net_src comp="236" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="541"><net_src comp="230" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="546"><net_src comp="212" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="551"><net_src comp="206" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="556"><net_src comp="248" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="561"><net_src comp="242" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="566"><net_src comp="224" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="571"><net_src comp="218" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="576"><net_src comp="200" pin="2"/><net_sink comp="572" pin=0"/></net>

<net id="581"><net_src comp="194" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="586"><net_src comp="84" pin="0"/><net_sink comp="582" pin=0"/></net>

<net id="594"><net_src comp="587" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="518" pin="1"/><net_sink comp="590" pin=1"/></net>

<net id="600"><net_src comp="587" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="601"><net_src comp="90" pin="0"/><net_sink comp="596" pin=1"/></net>

<net id="606"><net_src comp="596" pin="2"/><net_sink comp="602" pin=0"/></net>

<net id="610"><net_src comp="266" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="619"><net_src comp="106" pin="0"/><net_sink comp="614" pin=0"/></net>

<net id="620"><net_src comp="108" pin="0"/><net_sink comp="614" pin=2"/></net>

<net id="625"><net_src comp="614" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="626"><net_src comp="110" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="633"><net_src comp="112" pin="0"/><net_sink comp="627" pin=0"/></net>

<net id="634"><net_src comp="621" pin="2"/><net_sink comp="627" pin=1"/></net>

<net id="635"><net_src comp="114" pin="0"/><net_sink comp="627" pin=2"/></net>

<net id="636"><net_src comp="116" pin="0"/><net_sink comp="627" pin=3"/></net>

<net id="640"><net_src comp="627" pin="4"/><net_sink comp="637" pin=0"/></net>

<net id="644"><net_src comp="266" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="650"><net_src comp="106" pin="0"/><net_sink comp="645" pin=0"/></net>

<net id="651"><net_src comp="641" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="652"><net_src comp="108" pin="0"/><net_sink comp="645" pin=2"/></net>

<net id="657"><net_src comp="645" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="658"><net_src comp="110" pin="0"/><net_sink comp="653" pin=1"/></net>

<net id="665"><net_src comp="112" pin="0"/><net_sink comp="659" pin=0"/></net>

<net id="666"><net_src comp="653" pin="2"/><net_sink comp="659" pin=1"/></net>

<net id="667"><net_src comp="114" pin="0"/><net_sink comp="659" pin=2"/></net>

<net id="668"><net_src comp="116" pin="0"/><net_sink comp="659" pin=3"/></net>

<net id="673"><net_src comp="611" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="637" pin="1"/><net_sink comp="669" pin=1"/></net>

<net id="678"><net_src comp="675" pin="1"/><net_sink comp="371" pin=1"/></net>

<net id="682"><net_src comp="611" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="692"><net_src comp="106" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="693"><net_src comp="510" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="694"><net_src comp="108" pin="0"/><net_sink comp="687" pin=2"/></net>

<net id="699"><net_src comp="687" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="110" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="707"><net_src comp="112" pin="0"/><net_sink comp="701" pin=0"/></net>

<net id="708"><net_src comp="695" pin="2"/><net_sink comp="701" pin=1"/></net>

<net id="709"><net_src comp="114" pin="0"/><net_sink comp="701" pin=2"/></net>

<net id="710"><net_src comp="116" pin="0"/><net_sink comp="701" pin=3"/></net>

<net id="714"><net_src comp="701" pin="4"/><net_sink comp="711" pin=0"/></net>

<net id="719"><net_src comp="684" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="711" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="724"><net_src comp="721" pin="1"/><net_sink comp="384" pin=1"/></net>

<net id="728"><net_src comp="684" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="738"><net_src comp="106" pin="0"/><net_sink comp="733" pin=0"/></net>

<net id="739"><net_src comp="514" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="740"><net_src comp="108" pin="0"/><net_sink comp="733" pin=2"/></net>

<net id="745"><net_src comp="733" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="110" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="753"><net_src comp="112" pin="0"/><net_sink comp="747" pin=0"/></net>

<net id="754"><net_src comp="741" pin="2"/><net_sink comp="747" pin=1"/></net>

<net id="755"><net_src comp="114" pin="0"/><net_sink comp="747" pin=2"/></net>

<net id="756"><net_src comp="116" pin="0"/><net_sink comp="747" pin=3"/></net>

<net id="760"><net_src comp="747" pin="4"/><net_sink comp="757" pin=0"/></net>

<net id="765"><net_src comp="730" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="757" pin="1"/><net_sink comp="761" pin=1"/></net>

<net id="770"><net_src comp="767" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="774"><net_src comp="730" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="780"><net_src comp="757" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="785"><net_src comp="711" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="790"><net_src comp="637" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="797"><net_src comp="794" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="805"><net_src comp="798" pin="1"/><net_sink comp="801" pin=0"/></net>

<net id="806"><net_src comp="791" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="810"><net_src comp="807" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="814"><net_src comp="798" pin="1"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="411" pin=2"/></net>

<net id="821"><net_src comp="106" pin="0"/><net_sink comp="816" pin=0"/></net>

<net id="822"><net_src comp="510" pin="1"/><net_sink comp="816" pin=1"/></net>

<net id="823"><net_src comp="108" pin="0"/><net_sink comp="816" pin=2"/></net>

<net id="828"><net_src comp="816" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="829"><net_src comp="110" pin="0"/><net_sink comp="824" pin=1"/></net>

<net id="836"><net_src comp="112" pin="0"/><net_sink comp="830" pin=0"/></net>

<net id="837"><net_src comp="824" pin="2"/><net_sink comp="830" pin=1"/></net>

<net id="838"><net_src comp="114" pin="0"/><net_sink comp="830" pin=2"/></net>

<net id="839"><net_src comp="116" pin="0"/><net_sink comp="830" pin=3"/></net>

<net id="843"><net_src comp="830" pin="4"/><net_sink comp="840" pin=0"/></net>

<net id="847"><net_src comp="844" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="855"><net_src comp="848" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="840" pin="1"/><net_sink comp="851" pin=1"/></net>

<net id="860"><net_src comp="857" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="864"><net_src comp="848" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="871"><net_src comp="106" pin="0"/><net_sink comp="866" pin=0"/></net>

<net id="872"><net_src comp="514" pin="1"/><net_sink comp="866" pin=1"/></net>

<net id="873"><net_src comp="108" pin="0"/><net_sink comp="866" pin=2"/></net>

<net id="878"><net_src comp="866" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="879"><net_src comp="110" pin="0"/><net_sink comp="874" pin=1"/></net>

<net id="886"><net_src comp="112" pin="0"/><net_sink comp="880" pin=0"/></net>

<net id="887"><net_src comp="874" pin="2"/><net_sink comp="880" pin=1"/></net>

<net id="888"><net_src comp="114" pin="0"/><net_sink comp="880" pin=2"/></net>

<net id="889"><net_src comp="116" pin="0"/><net_sink comp="880" pin=3"/></net>

<net id="893"><net_src comp="880" pin="4"/><net_sink comp="890" pin=0"/></net>

<net id="897"><net_src comp="894" pin="1"/><net_sink comp="445" pin=2"/></net>

<net id="905"><net_src comp="898" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="906"><net_src comp="890" pin="1"/><net_sink comp="901" pin=1"/></net>

<net id="910"><net_src comp="907" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="914"><net_src comp="898" pin="1"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="920"><net_src comp="890" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="925"><net_src comp="840" pin="1"/><net_sink comp="921" pin=0"/></net>

<net id="930"><net_src comp="791" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="935"><net_src comp="371" pin="3"/><net_sink comp="931" pin=0"/></net>

<net id="943"><net_src comp="936" pin="1"/><net_sink comp="939" pin=0"/></net>

<net id="944"><net_src comp="66" pin="0"/><net_sink comp="939" pin=1"/></net>

<net id="948"><net_src comp="945" pin="1"/><net_sink comp="466" pin=2"/></net>

<net id="953"><net_src comp="384" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="961"><net_src comp="954" pin="1"/><net_sink comp="957" pin=0"/></net>

<net id="962"><net_src comp="66" pin="0"/><net_sink comp="957" pin=1"/></net>

<net id="966"><net_src comp="963" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="971"><net_src comp="397" pin="3"/><net_sink comp="967" pin=0"/></net>

<net id="979"><net_src comp="972" pin="1"/><net_sink comp="975" pin=0"/></net>

<net id="980"><net_src comp="66" pin="0"/><net_sink comp="975" pin=1"/></net>

<net id="984"><net_src comp="981" pin="1"/><net_sink comp="482" pin=2"/></net>

<net id="989"><net_src comp="975" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="994"><net_src comp="957" pin="2"/><net_sink comp="990" pin=0"/></net>

<net id="999"><net_src comp="939" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="1004"><net_src comp="418" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1012"><net_src comp="1005" pin="1"/><net_sink comp="1008" pin=0"/></net>

<net id="1013"><net_src comp="66" pin="0"/><net_sink comp="1008" pin=1"/></net>

<net id="1018"><net_src comp="439" pin="3"/><net_sink comp="1014" pin=0"/></net>

<net id="1026"><net_src comp="1019" pin="1"/><net_sink comp="1022" pin=0"/></net>

<net id="1027"><net_src comp="66" pin="0"/><net_sink comp="1022" pin=1"/></net>

<net id="1032"><net_src comp="460" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1040"><net_src comp="1033" pin="1"/><net_sink comp="1036" pin=0"/></net>

<net id="1041"><net_src comp="66" pin="0"/><net_sink comp="1036" pin=1"/></net>

<net id="1046"><net_src comp="1036" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1051"><net_src comp="1022" pin="2"/><net_sink comp="1047" pin=0"/></net>

<net id="1056"><net_src comp="1008" pin="2"/><net_sink comp="1052" pin=0"/></net>

<net id="1060"><net_src comp="1057" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="1064"><net_src comp="1061" pin="1"/><net_sink comp="350" pin=2"/></net>

<net id="1068"><net_src comp="1065" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="1072"><net_src comp="1069" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="1076"><net_src comp="1073" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="1080"><net_src comp="1077" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="1084"><net_src comp="1081" pin="1"/><net_sink comp="343" pin=2"/></net>

<net id="1088"><net_src comp="1085" pin="1"/><net_sink comp="336" pin=2"/></net>

<net id="1092"><net_src comp="1089" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="1096"><net_src comp="1093" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="1100"><net_src comp="1097" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="1104"><net_src comp="1101" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="1108"><net_src comp="136" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="1110"><net_src comp="1105" pin="1"/><net_sink comp="587" pin=0"/></net>

<net id="1111"><net_src comp="1105" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="1115"><net_src comp="140" pin="1"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="577" pin=1"/></net>

<net id="1117"><net_src comp="1112" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="1118"><net_src comp="1112" pin="1"/><net_sink comp="786" pin=1"/></net>

<net id="1119"><net_src comp="1112" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1123"><net_src comp="144" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="1125"><net_src comp="1120" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="1126"><net_src comp="1120" pin="1"/><net_sink comp="926" pin=1"/></net>

<net id="1127"><net_src comp="1120" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1131"><net_src comp="148" pin="1"/><net_sink comp="1128" pin=0"/></net>

<net id="1132"><net_src comp="1128" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="1133"><net_src comp="1128" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="1134"><net_src comp="1128" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="1135"><net_src comp="1128" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1139"><net_src comp="152" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1140"><net_src comp="1136" pin="1"/><net_sink comp="562" pin=1"/></net>

<net id="1141"><net_src comp="1136" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="1142"><net_src comp="1136" pin="1"/><net_sink comp="921" pin=1"/></net>

<net id="1143"><net_src comp="1136" pin="1"/><net_sink comp="1069" pin=0"/></net>

<net id="1147"><net_src comp="156" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="557" pin=1"/></net>

<net id="1149"><net_src comp="1144" pin="1"/><net_sink comp="730" pin=0"/></net>

<net id="1150"><net_src comp="1144" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="1151"><net_src comp="1144" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1155"><net_src comp="160" pin="1"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="1157"><net_src comp="1152" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="1158"><net_src comp="1152" pin="1"/><net_sink comp="916" pin=1"/></net>

<net id="1159"><net_src comp="1152" pin="1"/><net_sink comp="1077" pin=0"/></net>

<net id="1163"><net_src comp="164" pin="1"/><net_sink comp="1160" pin=0"/></net>

<net id="1164"><net_src comp="1160" pin="1"/><net_sink comp="547" pin=1"/></net>

<net id="1165"><net_src comp="1160" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="1166"><net_src comp="1160" pin="1"/><net_sink comp="931" pin=1"/></net>

<net id="1167"><net_src comp="1160" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="1168"><net_src comp="1160" pin="1"/><net_sink comp="995" pin=1"/></net>

<net id="1169"><net_src comp="1160" pin="1"/><net_sink comp="1081" pin=0"/></net>

<net id="1173"><net_src comp="168" pin="1"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="1175"><net_src comp="1170" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="1176"><net_src comp="1170" pin="1"/><net_sink comp="1000" pin=1"/></net>

<net id="1177"><net_src comp="1170" pin="1"/><net_sink comp="1005" pin=0"/></net>

<net id="1178"><net_src comp="1170" pin="1"/><net_sink comp="1052" pin=1"/></net>

<net id="1179"><net_src comp="1170" pin="1"/><net_sink comp="1085" pin=0"/></net>

<net id="1183"><net_src comp="172" pin="1"/><net_sink comp="1180" pin=0"/></net>

<net id="1184"><net_src comp="1180" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="1185"><net_src comp="1180" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="1186"><net_src comp="1180" pin="1"/><net_sink comp="949" pin=1"/></net>

<net id="1187"><net_src comp="1180" pin="1"/><net_sink comp="954" pin=0"/></net>

<net id="1188"><net_src comp="1180" pin="1"/><net_sink comp="990" pin=1"/></net>

<net id="1189"><net_src comp="1180" pin="1"/><net_sink comp="1089" pin=0"/></net>

<net id="1193"><net_src comp="176" pin="1"/><net_sink comp="1190" pin=0"/></net>

<net id="1194"><net_src comp="1190" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="1195"><net_src comp="1190" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="1196"><net_src comp="1190" pin="1"/><net_sink comp="1014" pin=1"/></net>

<net id="1197"><net_src comp="1190" pin="1"/><net_sink comp="1019" pin=0"/></net>

<net id="1198"><net_src comp="1190" pin="1"/><net_sink comp="1047" pin=1"/></net>

<net id="1199"><net_src comp="1190" pin="1"/><net_sink comp="1093" pin=0"/></net>

<net id="1203"><net_src comp="180" pin="1"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="1205"><net_src comp="1200" pin="1"/><net_sink comp="767" pin=0"/></net>

<net id="1206"><net_src comp="1200" pin="1"/><net_sink comp="967" pin=1"/></net>

<net id="1207"><net_src comp="1200" pin="1"/><net_sink comp="972" pin=0"/></net>

<net id="1208"><net_src comp="1200" pin="1"/><net_sink comp="985" pin=1"/></net>

<net id="1209"><net_src comp="1200" pin="1"/><net_sink comp="1097" pin=0"/></net>

<net id="1213"><net_src comp="184" pin="1"/><net_sink comp="1210" pin=0"/></net>

<net id="1214"><net_src comp="1210" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="1215"><net_src comp="1210" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="1216"><net_src comp="1210" pin="1"/><net_sink comp="1028" pin=1"/></net>

<net id="1217"><net_src comp="1210" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="1218"><net_src comp="1210" pin="1"/><net_sink comp="1042" pin=1"/></net>

<net id="1219"><net_src comp="1210" pin="1"/><net_sink comp="1101" pin=0"/></net>

<net id="1223"><net_src comp="590" pin="2"/><net_sink comp="1220" pin=0"/></net>

<net id="1227"><net_src comp="607" pin="1"/><net_sink comp="1224" pin=0"/></net>

<net id="1228"><net_src comp="1224" pin="1"/><net_sink comp="614" pin=1"/></net>

<net id="1232"><net_src comp="627" pin="4"/><net_sink comp="1229" pin=0"/></net>

<net id="1233"><net_src comp="1229" pin="1"/><net_sink comp="794" pin=0"/></net>

<net id="1237"><net_src comp="659" pin="4"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="1239"><net_src comp="1234" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="1243"><net_src comp="669" pin="2"/><net_sink comp="1240" pin=0"/></net>

<net id="1247"><net_src comp="701" pin="4"/><net_sink comp="1244" pin=0"/></net>

<net id="1248"><net_src comp="1244" pin="1"/><net_sink comp="844" pin=0"/></net>

<net id="1252"><net_src comp="715" pin="2"/><net_sink comp="1249" pin=0"/></net>

<net id="1256"><net_src comp="747" pin="4"/><net_sink comp="1253" pin=0"/></net>

<net id="1257"><net_src comp="1253" pin="1"/><net_sink comp="894" pin=0"/></net>

<net id="1261"><net_src comp="761" pin="2"/><net_sink comp="1258" pin=0"/></net>

<net id="1265"><net_src comp="403" pin="3"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="1270"><net_src comp="801" pin="2"/><net_sink comp="1267" pin=0"/></net>

<net id="1274"><net_src comp="830" pin="4"/><net_sink comp="1271" pin=0"/></net>

<net id="1275"><net_src comp="1271" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="1279"><net_src comp="424" pin="3"/><net_sink comp="1276" pin=0"/></net>

<net id="1280"><net_src comp="1276" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="1284"><net_src comp="851" pin="2"/><net_sink comp="1281" pin=0"/></net>

<net id="1288"><net_src comp="880" pin="4"/><net_sink comp="1285" pin=0"/></net>

<net id="1289"><net_src comp="1285" pin="1"/><net_sink comp="981" pin=0"/></net>

<net id="1293"><net_src comp="445" pin="3"/><net_sink comp="1290" pin=0"/></net>

<net id="1294"><net_src comp="1290" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="1298"><net_src comp="901" pin="2"/><net_sink comp="1295" pin=0"/></net>

<net id="1302"><net_src comp="466" pin="3"/><net_sink comp="1299" pin=0"/></net>

<net id="1303"><net_src comp="1299" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="1307"><net_src comp="474" pin="3"/><net_sink comp="1304" pin=0"/></net>

<net id="1308"><net_src comp="1304" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="1312"><net_src comp="482" pin="3"/><net_sink comp="1309" pin=0"/></net>

<net id="1313"><net_src comp="1309" pin="1"/><net_sink comp="460" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: demosaic_out_data241 | {}
	Port: impop_data1 | {2 3 }
	Port: tmp_hist_V | {3 }
	Port: tmp_hist1_V | {4 }
	Port: tmp_hist_V_1 | {3 }
	Port: tmp_hist1_V_1 | {4 }
	Port: tmp_hist_V_2 | {3 }
	Port: tmp_hist1_V_2 | {4 }
	Port: tmp_acc1_4_out | {4 }
	Port: tmp_acc_4_out | {4 }
	Port: tmp1_5_out | {4 }
	Port: tmp_5_out | {4 }
	Port: tmp_acc1_2_out | {4 }
	Port: tmp_acc_2_out | {4 }
	Port: tmp1_4_out | {4 }
	Port: tmp_4_out | {4 }
	Port: tmp_acc1_out | {4 }
	Port: tmp_acc_out | {4 }
	Port: tmp1_3_out | {4 }
	Port: tmp_3_out | {4 }
 - Input state : 
	Port: AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_23 | {1 }
	Port: AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_22 | {1 }
	Port: AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_21 | {1 }
	Port: AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_20 | {1 }
	Port: AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_19 | {1 }
	Port: AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_18 | {1 }
	Port: AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_17 | {1 }
	Port: AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_16 | {1 }
	Port: AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_15 | {1 }
	Port: AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_14 | {1 }
	Port: AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_13 | {1 }
	Port: AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP : void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_12 | {1 }
	Port: AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP : empty | {1 }
	Port: AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP : demosaic_out_data241 | {2 3 }
	Port: AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP : impop_data1 | {}
	Port: AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP : tmp_hist_V | {4 5 }
	Port: AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP : tmp_hist1_V | {5 6 }
	Port: AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP : tmp_hist_V_1 | {4 5 }
	Port: AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP : tmp_hist1_V_1 | {5 6 }
	Port: AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP : tmp_hist_V_2 | {4 5 }
	Port: AWBhistogramkernel<17, 17, 1080, 1920, 1, 21, 1, 1024>_Pipeline_COL_LOOP : tmp_hist1_V_2 | {5 6 }
  - Chain level:
	State 1
		store_ln0 : 1
		col_2 : 1
		icmp_ln515 : 1
		br_ln515 : 2
		col_3 : 2
		store_ln515 : 3
	State 2
	State 3
		ret_V : 1
		tmp_s : 1
		zext_ln598 : 2
		lhs_V_8 : 1
		ret_V_46 : 2
		tmp_1 : 2
		icmp_ln548 : 3
		br_ln548 : 4
		zext_ln551 : 1
		tmp_hist_V_addr : 2
		store_ln551 : 3
		ret_V_47 : 1
		tmp_6 : 1
		zext_ln598_2 : 2
		icmp_ln548_1 : 3
		br_ln548 : 4
		zext_ln551_1 : 1
		tmp_hist_V_1_addr : 2
		store_ln551 : 3
		ret_V_49 : 1
		tmp_10 : 1
		zext_ln598_4 : 2
		icmp_ln548_2 : 3
		br_ln548 : 4
		zext_ln551_2 : 1
		tmp_hist_V_2_addr : 2
		store_ln551 : 3
		store_ln515 : 3
		store_ln515 : 3
		store_ln515 : 3
	State 4
		tmp_hist_V_addr_1 : 1
		tmp_hist_V_load : 2
		icmp_ln554 : 1
		br_ln554 : 2
		zext_ln557 : 1
		tmp_hist1_V_addr : 2
		store_ln557 : 3
		ret_V_48 : 1
		tmp_8 : 1
		zext_ln598_3 : 2
		tmp_hist_V_1_addr_1 : 1
		tmp_hist_V_1_load : 2
		icmp_ln554_1 : 3
		br_ln554 : 4
		zext_ln557_1 : 1
		tmp_hist1_V_1_addr : 2
		store_ln557 : 3
		ret_V_50 : 1
		tmp_12 : 1
		zext_ln598_5 : 2
		tmp_hist_V_2_addr_1 : 1
		tmp_hist_V_2_load : 2
		icmp_ln554_2 : 3
		br_ln554 : 4
		zext_ln557_2 : 1
		tmp_hist1_V_2_addr : 2
		store_ln557 : 3
		store_ln515 : 3
		store_ln515 : 3
		store_ln515 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
	State 5
		store_ln232 : 1
		tmp_acc_6 : 1
		tmp_hist1_V_addr_1 : 1
		tmp_hist1_V_load : 2
		store_ln232 : 1
		tmp_acc_7 : 1
		tmp_hist1_V_1_addr_1 : 1
		tmp_hist1_V_1_load : 2
		store_ln232 : 1
		tmp_acc_8 : 1
		tmp_hist1_V_2_addr_1 : 1
		tmp_hist1_V_2_load : 2
		store_ln515 : 2
		store_ln515 : 2
		store_ln515 : 2
	State 6
		store_ln232 : 1
		tmp_acc1_6 : 1
		store_ln232 : 1
		tmp_acc1_7 : 1
		store_ln232 : 1
		tmp_acc1_8 : 1
		store_ln515 : 2
		store_ln515 : 2
		store_ln515 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------------------------------|---------|---------|
| Operation|                                      Functional Unit                                     |    FF   |   LUT   |
|----------|------------------------------------------------------------------------------------------|---------|---------|
|          |                                       col_3_fu_596                                       |    0    |    39   |
|          |                                     tmp_acc_6_fu_939                                     |    0    |    39   |
|          |                                     tmp_acc_7_fu_957                                     |    0    |    39   |
|    add   |                                     tmp_acc_8_fu_975                                     |    0    |    39   |
|          |                                    tmp_acc1_6_fu_1008                                    |    0    |    39   |
|          |                                    tmp_acc1_7_fu_1022                                    |    0    |    39   |
|          |                                    tmp_acc1_8_fu_1036                                    |    0    |    39   |
|----------|------------------------------------------------------------------------------------------|---------|---------|
|          |                                     icmp_ln515_fu_590                                    |    0    |    20   |
|          |                                     icmp_ln548_fu_669                                    |    0    |    20   |
|          |                                    icmp_ln548_1_fu_715                                   |    0    |    20   |
|   icmp   |                                    icmp_ln548_2_fu_761                                   |    0    |    20   |
|          |                                     icmp_ln554_fu_801                                    |    0    |    20   |
|          |                                    icmp_ln554_1_fu_851                                   |    0    |    20   |
|          |                                    icmp_ln554_2_fu_901                                   |    0    |    20   |
|----------|------------------------------------------------------------------------------------------|---------|---------|
|          |                                      tmp_read_fu_188                                     |    0    |    0    |
|          | void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_24_read_fu_194 |    0    |    0    |
|          | void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_25_read_fu_200 |    0    |    0    |
|          | void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_26_read_fu_206 |    0    |    0    |
|          | void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_27_read_fu_212 |    0    |    0    |
|          | void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_28_read_fu_218 |    0    |    0    |
|   read   | void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_29_read_fu_224 |    0    |    0    |
|          | void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_30_read_fu_230 |    0    |    0    |
|          | void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_31_read_fu_236 |    0    |    0    |
|          | void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_32_read_fu_242 |    0    |    0    |
|          | void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_33_read_fu_248 |    0    |    0    |
|          | void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_34_read_fu_254 |    0    |    0    |
|          | void_AWBhistogramkernel_Mat_Mat_unsigned_int_1024_float_float_float_float_35_read_fu_260 |    0    |    0    |
|          |                                      grp_read_fu_266                                     |    0    |    0    |
|----------|------------------------------------------------------------------------------------------|---------|---------|
|          |                                     grp_write_fu_272                                     |    0    |    0    |
|          |                                  write_ln0_write_fu_280                                  |    0    |    0    |
|          |                                  write_ln0_write_fu_287                                  |    0    |    0    |
|          |                                  write_ln0_write_fu_294                                  |    0    |    0    |
|          |                                  write_ln0_write_fu_301                                  |    0    |    0    |
|          |                                  write_ln0_write_fu_308                                  |    0    |    0    |
|   write  |                                  write_ln0_write_fu_315                                  |    0    |    0    |
|          |                                  write_ln0_write_fu_322                                  |    0    |    0    |
|          |                                  write_ln0_write_fu_329                                  |    0    |    0    |
|          |                                  write_ln0_write_fu_336                                  |    0    |    0    |
|          |                                  write_ln0_write_fu_343                                  |    0    |    0    |
|          |                                  write_ln0_write_fu_350                                  |    0    |    0    |
|          |                                  write_ln0_write_fu_357                                  |    0    |    0    |
|----------|------------------------------------------------------------------------------------------|---------|---------|
|          |                                        grp_fu_490                                        |    0    |    0    |
|          |                                        grp_fu_500                                        |    0    |    0    |
|          |                                       tmp_s_fu_627                                       |    0    |    0    |
|partselect|                                       tmp_1_fu_659                                       |    0    |    0    |
|          |                                       tmp_6_fu_701                                       |    0    |    0    |
|          |                                       tmp_10_fu_747                                      |    0    |    0    |
|          |                                       tmp_8_fu_830                                       |    0    |    0    |
|          |                                       tmp_12_fu_880                                      |    0    |    0    |
|----------|------------------------------------------------------------------------------------------|---------|---------|
|          |                                       p_cast_fu_518                                      |    0    |    0    |
|          |                                     zext_ln598_fu_637                                    |    0    |    0    |
|          |                                     zext_ln551_fu_679                                    |    0    |    0    |
|          |                                    zext_ln598_2_fu_711                                   |    0    |    0    |
|          |                                    zext_ln551_1_fu_725                                   |    0    |    0    |
|          |                                    zext_ln598_4_fu_757                                   |    0    |    0    |
|          |                                    zext_ln551_2_fu_771                                   |    0    |    0    |
|          |                                    zext_ln598_1_fu_791                                   |    0    |    0    |
|          |                                     zext_ln552_fu_794                                    |    0    |    0    |
|   zext   |                                     zext_ln557_fu_811                                    |    0    |    0    |
|          |                                    zext_ln598_3_fu_840                                   |    0    |    0    |
|          |                                    zext_ln552_1_fu_844                                   |    0    |    0    |
|          |                                    zext_ln557_1_fu_861                                   |    0    |    0    |
|          |                                    zext_ln598_5_fu_890                                   |    0    |    0    |
|          |                                    zext_ln552_2_fu_894                                   |    0    |    0    |
|          |                                    zext_ln557_2_fu_911                                   |    0    |    0    |
|          |                                     zext_ln558_fu_945                                    |    0    |    0    |
|          |                                    zext_ln558_1_fu_963                                   |    0    |    0    |
|          |                                    zext_ln558_2_fu_981                                   |    0    |    0    |
|----------|------------------------------------------------------------------------------------------|---------|---------|
|   trunc  |                                    trunc_ln884_fu_607                                    |    0    |    0    |
|          |                                   trunc_ln884_1_fu_641                                   |    0    |    0    |
|----------|------------------------------------------------------------------------------------------|---------|---------|
|          |                                       lhs_V_fu_614                                       |    0    |    0    |
|          |                                      lhs_V_8_fu_645                                      |    0    |    0    |
|bitconcatenate|                                      lhs_V_9_fu_687                                      |    0    |    0    |
|          |                                      lhs_V_11_fu_733                                     |    0    |    0    |
|          |                                      lhs_V_10_fu_816                                     |    0    |    0    |
|          |                                      lhs_V_12_fu_866                                     |    0    |    0    |
|----------|------------------------------------------------------------------------------------------|---------|---------|
|          |                                       ret_V_fu_621                                       |    0    |    0    |
|          |                                      ret_V_46_fu_653                                     |    0    |    0    |
|    or    |                                      ret_V_47_fu_695                                     |    0    |    0    |
|          |                                      ret_V_49_fu_741                                     |    0    |    0    |
|          |                                      ret_V_48_fu_824                                     |    0    |    0    |
|          |                                      ret_V_50_fu_874                                     |    0    |    0    |
|----------|------------------------------------------------------------------------------------------|---------|---------|
|   Total  |                                                                                          |    0    |   413   |
|----------|------------------------------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|         col_reg_1105        |   32   |
|     icmp_ln515_reg_1220     |    1   |
|    icmp_ln548_1_reg_1249    |    1   |
|    icmp_ln548_2_reg_1258    |    1   |
|     icmp_ln548_reg_1240     |    1   |
|    icmp_ln554_1_reg_1281    |    1   |
|    icmp_ln554_2_reg_1295    |    1   |
|     icmp_ln554_reg_1267     |    1   |
|           reg_510           |   10   |
|           reg_514           |   10   |
|       tmp1_1_reg_1136       |   32   |
|       tmp1_2_reg_1152       |   32   |
|        tmp1_reg_1120        |   32   |
|       tmp_10_reg_1253       |   10   |
|       tmp_12_reg_1285       |   10   |
|        tmp_1_reg_1234       |   10   |
|        tmp_3_reg_1112       |   32   |
|        tmp_4_reg_1128       |   32   |
|        tmp_5_reg_1144       |   32   |
|        tmp_6_reg_1244       |   10   |
|        tmp_8_reg_1271       |   10   |
|     tmp_acc1_2_reg_1190     |   32   |
|     tmp_acc1_4_reg_1210     |   32   |
|      tmp_acc1_reg_1170      |   32   |
|      tmp_acc_2_reg_1180     |   32   |
|      tmp_acc_4_reg_1200     |   32   |
|       tmp_acc_reg_1160      |   32   |
|tmp_hist1_V_1_addr_1_reg_1304|   10   |
|tmp_hist1_V_2_addr_1_reg_1309|   10   |
| tmp_hist1_V_addr_1_reg_1299 |   10   |
| tmp_hist_V_1_addr_1_reg_1276|   10   |
| tmp_hist_V_2_addr_1_reg_1290|   10   |
|  tmp_hist_V_addr_1_reg_1262 |   10   |
|        tmp_s_reg_1229       |   10   |
|     trunc_ln884_reg_1224    |   10   |
+-----------------------------+--------+
|            Total            |   573  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_371 |  p0  |   3  |  10  |   30   ||    14   |
| grp_access_fu_384 |  p0  |   3  |  10  |   30   ||    14   |
| grp_access_fu_397 |  p0  |   3  |  10  |   30   ||    14   |
| grp_access_fu_418 |  p0  |   3  |  10  |   30   ||    14   |
| grp_access_fu_439 |  p0  |   3  |  10  |   30   ||    14   |
| grp_access_fu_460 |  p0  |   3  |  10  |   30   ||    14   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   180  ||  2.856  ||    84   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   413  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   84   |
|  Register |    -   |   573  |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   573  |   497  |
+-----------+--------+--------+--------+
