
M0_Motor_Test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000016a8  00000000  00000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     00000000  20000000  20000000  000116a8  2**0
                  CONTENTS
  2 .bss          0000007c  20000000  20000000  00020000  2**2
                  ALLOC
  3 .stack        00000404  2000007c  2000007c  00020000  2**0
                  ALLOC
  4 .ARM.attributes 00000028  00000000  00000000  000116a8  2**0
                  CONTENTS, READONLY
  5 .comment      00000059  00000000  00000000  000116d0  2**0
                  CONTENTS, READONLY
  6 .debug_info   00022f16  00000000  00000000  00011729  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00002983  00000000  00000000  0003463f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000c17a  00000000  00000000  00036fc2  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_aranges 000009c8  00000000  00000000  0004313c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_ranges 00000ed0  00000000  00000000  00043b04  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_macro  000174bf  00000000  00000000  000449d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   0000cf33  00000000  00000000  0005be93  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    0007e20f  00000000  00000000  00068dc6  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  000018d8  00000000  00000000  000e6fd8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	80 04 00 20 25 01 00 00 21 01 00 00 21 01 00 00     ... %...!...!...
	...
      2c:	21 01 00 00 00 00 00 00 00 00 00 00 21 01 00 00     !...........!...
      3c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
      4c:	39 09 00 00 21 01 00 00 21 01 00 00 21 01 00 00     9...!...!...!...
      5c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
      6c:	21 01 00 00 21 01 00 00 00 00 00 00 00 00 00 00     !...!...........
      7c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
      8c:	21 01 00 00 21 01 00 00 00 00 00 00 00 00 00 00     !...!...........
      9c:	21 01 00 00 21 01 00 00 21 01 00 00 21 01 00 00     !...!...!...!...
      ac:	21 01 00 00 00 00 00 00                             !.......

000000b4 <__do_global_dtors_aux>:
      b4:	b510      	push	{r4, lr}
      b6:	4c06      	ldr	r4, [pc, #24]	; (d0 <__do_global_dtors_aux+0x1c>)
      b8:	7823      	ldrb	r3, [r4, #0]
      ba:	2b00      	cmp	r3, #0
      bc:	d107      	bne.n	ce <__do_global_dtors_aux+0x1a>
      be:	4b05      	ldr	r3, [pc, #20]	; (d4 <__do_global_dtors_aux+0x20>)
      c0:	2b00      	cmp	r3, #0
      c2:	d002      	beq.n	ca <__do_global_dtors_aux+0x16>
      c4:	4804      	ldr	r0, [pc, #16]	; (d8 <__do_global_dtors_aux+0x24>)
      c6:	e000      	b.n	ca <__do_global_dtors_aux+0x16>
      c8:	bf00      	nop
      ca:	2301      	movs	r3, #1
      cc:	7023      	strb	r3, [r4, #0]
      ce:	bd10      	pop	{r4, pc}
      d0:	20000000 	.word	0x20000000
      d4:	00000000 	.word	0x00000000
      d8:	000016a8 	.word	0x000016a8

000000dc <frame_dummy>:
      dc:	4b08      	ldr	r3, [pc, #32]	; (100 <frame_dummy+0x24>)
      de:	b510      	push	{r4, lr}
      e0:	2b00      	cmp	r3, #0
      e2:	d003      	beq.n	ec <frame_dummy+0x10>
      e4:	4907      	ldr	r1, [pc, #28]	; (104 <frame_dummy+0x28>)
      e6:	4808      	ldr	r0, [pc, #32]	; (108 <frame_dummy+0x2c>)
      e8:	e000      	b.n	ec <frame_dummy+0x10>
      ea:	bf00      	nop
      ec:	4807      	ldr	r0, [pc, #28]	; (10c <frame_dummy+0x30>)
      ee:	6803      	ldr	r3, [r0, #0]
      f0:	2b00      	cmp	r3, #0
      f2:	d100      	bne.n	f6 <frame_dummy+0x1a>
      f4:	bd10      	pop	{r4, pc}
      f6:	4b06      	ldr	r3, [pc, #24]	; (110 <frame_dummy+0x34>)
      f8:	2b00      	cmp	r3, #0
      fa:	d0fb      	beq.n	f4 <frame_dummy+0x18>
      fc:	4798      	blx	r3
      fe:	e7f9      	b.n	f4 <frame_dummy+0x18>
     100:	00000000 	.word	0x00000000
     104:	20000004 	.word	0x20000004
     108:	000016a8 	.word	0x000016a8
     10c:	000016a8 	.word	0x000016a8
     110:	00000000 	.word	0x00000000

00000114 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
     114:	b510      	push	{r4, lr}
	system_init();
     116:	4b01      	ldr	r3, [pc, #4]	; (11c <atmel_start_init+0x8>)
     118:	4798      	blx	r3
}
     11a:	bd10      	pop	{r4, pc}
     11c:	000003b9 	.word	0x000003b9

00000120 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     120:	e7fe      	b.n	120 <Dummy_Handler>
	...

00000124 <Reset_Handler>:
{
     124:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
        if (pSrc != pDest) {
     126:	4a2a      	ldr	r2, [pc, #168]	; (1d0 <Reset_Handler+0xac>)
     128:	4b2a      	ldr	r3, [pc, #168]	; (1d4 <Reset_Handler+0xb0>)
     12a:	429a      	cmp	r2, r3
     12c:	d011      	beq.n	152 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
     12e:	001a      	movs	r2, r3
     130:	4b29      	ldr	r3, [pc, #164]	; (1d8 <Reset_Handler+0xb4>)
     132:	429a      	cmp	r2, r3
     134:	d20d      	bcs.n	152 <Reset_Handler+0x2e>
     136:	4a29      	ldr	r2, [pc, #164]	; (1dc <Reset_Handler+0xb8>)
     138:	3303      	adds	r3, #3
     13a:	1a9b      	subs	r3, r3, r2
     13c:	089b      	lsrs	r3, r3, #2
     13e:	3301      	adds	r3, #1
     140:	009b      	lsls	r3, r3, #2
     142:	2200      	movs	r2, #0
                        *pDest++ = *pSrc++;
     144:	4823      	ldr	r0, [pc, #140]	; (1d4 <Reset_Handler+0xb0>)
     146:	4922      	ldr	r1, [pc, #136]	; (1d0 <Reset_Handler+0xac>)
     148:	588c      	ldr	r4, [r1, r2]
     14a:	5084      	str	r4, [r0, r2]
     14c:	3204      	adds	r2, #4
                for (; pDest < &_erelocate;) {
     14e:	429a      	cmp	r2, r3
     150:	d1fa      	bne.n	148 <Reset_Handler+0x24>
        for (pDest = &_szero; pDest < &_ezero;) {
     152:	4a23      	ldr	r2, [pc, #140]	; (1e0 <Reset_Handler+0xbc>)
     154:	4b23      	ldr	r3, [pc, #140]	; (1e4 <Reset_Handler+0xc0>)
     156:	429a      	cmp	r2, r3
     158:	d20a      	bcs.n	170 <Reset_Handler+0x4c>
     15a:	43d3      	mvns	r3, r2
     15c:	4921      	ldr	r1, [pc, #132]	; (1e4 <Reset_Handler+0xc0>)
     15e:	185b      	adds	r3, r3, r1
     160:	2103      	movs	r1, #3
     162:	438b      	bics	r3, r1
     164:	3304      	adds	r3, #4
     166:	189b      	adds	r3, r3, r2
                *pDest++ = 0;
     168:	2100      	movs	r1, #0
     16a:	c202      	stmia	r2!, {r1}
        for (pDest = &_szero; pDest < &_ezero;) {
     16c:	4293      	cmp	r3, r2
     16e:	d1fc      	bne.n	16a <Reset_Handler+0x46>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     170:	4a1d      	ldr	r2, [pc, #116]	; (1e8 <Reset_Handler+0xc4>)
     172:	21ff      	movs	r1, #255	; 0xff
     174:	4b1d      	ldr	r3, [pc, #116]	; (1ec <Reset_Handler+0xc8>)
     176:	438b      	bics	r3, r1
     178:	6093      	str	r3, [r2, #8]
        SBMATRIX->SFR[SBMATRIX_SLAVE_HMCRAMC0].reg = 2;
     17a:	39fd      	subs	r1, #253	; 0xfd
     17c:	2390      	movs	r3, #144	; 0x90
     17e:	005b      	lsls	r3, r3, #1
     180:	4a1b      	ldr	r2, [pc, #108]	; (1f0 <Reset_Handler+0xcc>)
     182:	50d1      	str	r1, [r2, r3]
        USB->DEVICE.QOSCTRL.bit.CQOS = 2;
     184:	4a1b      	ldr	r2, [pc, #108]	; (1f4 <Reset_Handler+0xd0>)
     186:	78d3      	ldrb	r3, [r2, #3]
     188:	2503      	movs	r5, #3
     18a:	43ab      	bics	r3, r5
     18c:	2402      	movs	r4, #2
     18e:	4323      	orrs	r3, r4
     190:	70d3      	strb	r3, [r2, #3]
        USB->DEVICE.QOSCTRL.bit.DQOS = 2;
     192:	78d3      	ldrb	r3, [r2, #3]
     194:	270c      	movs	r7, #12
     196:	43bb      	bics	r3, r7
     198:	2608      	movs	r6, #8
     19a:	4333      	orrs	r3, r6
     19c:	70d3      	strb	r3, [r2, #3]
        DMAC->QOSCTRL.bit.DQOS = 2;
     19e:	4b16      	ldr	r3, [pc, #88]	; (1f8 <Reset_Handler+0xd4>)
     1a0:	7b98      	ldrb	r0, [r3, #14]
     1a2:	2230      	movs	r2, #48	; 0x30
     1a4:	4390      	bics	r0, r2
     1a6:	2220      	movs	r2, #32
     1a8:	4310      	orrs	r0, r2
     1aa:	7398      	strb	r0, [r3, #14]
        DMAC->QOSCTRL.bit.FQOS = 2;
     1ac:	7b99      	ldrb	r1, [r3, #14]
     1ae:	43b9      	bics	r1, r7
     1b0:	4331      	orrs	r1, r6
     1b2:	7399      	strb	r1, [r3, #14]
        DMAC->QOSCTRL.bit.WRBQOS = 2;
     1b4:	7b9a      	ldrb	r2, [r3, #14]
     1b6:	43aa      	bics	r2, r5
     1b8:	4322      	orrs	r2, r4
     1ba:	739a      	strb	r2, [r3, #14]
        NVMCTRL->CTRLB.bit.MANW = 1;
     1bc:	4a0f      	ldr	r2, [pc, #60]	; (1fc <Reset_Handler+0xd8>)
     1be:	6853      	ldr	r3, [r2, #4]
     1c0:	2180      	movs	r1, #128	; 0x80
     1c2:	430b      	orrs	r3, r1
     1c4:	6053      	str	r3, [r2, #4]
        __libc_init_array();
     1c6:	4b0e      	ldr	r3, [pc, #56]	; (200 <Reset_Handler+0xdc>)
     1c8:	4798      	blx	r3
        main();
     1ca:	4b0e      	ldr	r3, [pc, #56]	; (204 <Reset_Handler+0xe0>)
     1cc:	4798      	blx	r3
     1ce:	e7fe      	b.n	1ce <Reset_Handler+0xaa>
     1d0:	000016a8 	.word	0x000016a8
     1d4:	20000000 	.word	0x20000000
     1d8:	20000000 	.word	0x20000000
     1dc:	20000004 	.word	0x20000004
     1e0:	20000000 	.word	0x20000000
     1e4:	2000007c 	.word	0x2000007c
     1e8:	e000ed00 	.word	0xe000ed00
     1ec:	00000000 	.word	0x00000000
     1f0:	41007000 	.word	0x41007000
     1f4:	41005000 	.word	0x41005000
     1f8:	41004800 	.word	0x41004800
     1fc:	41004000 	.word	0x41004000
     200:	0000152d 	.word	0x0000152d
     204:	000012e9 	.word	0x000012e9

00000208 <SPI_0_PORT_init>:
struct timer_descriptor      TIMER_0;

struct i2c_m_sync_desc I2C_0;

void SPI_0_PORT_init(void)
{
     208:	b5f0      	push	{r4, r5, r6, r7, lr}
     20a:	46c6      	mov	lr, r8
     20c:	b500      	push	{lr}
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = ~data;
}

static inline void hri_port_clear_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     20e:	24c0      	movs	r4, #192	; 0xc0
     210:	05e4      	lsls	r4, r4, #23
     212:	2380      	movs	r3, #128	; 0x80
     214:	005b      	lsls	r3, r3, #1
     216:	6063      	str	r3, [r4, #4]

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     218:	4b24      	ldr	r3, [pc, #144]	; (2ac <SPI_0_PORT_init+0xa4>)
     21a:	4a25      	ldr	r2, [pc, #148]	; (2b0 <SPI_0_PORT_init+0xa8>)
     21c:	629a      	str	r2, [r3, #40]	; 0x28
     21e:	4a25      	ldr	r2, [pc, #148]	; (2b4 <SPI_0_PORT_init+0xac>)
     220:	629a      	str	r2, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     222:	2148      	movs	r1, #72	; 0x48
     224:	5c5a      	ldrb	r2, [r3, r1]
     226:	2004      	movs	r0, #4
     228:	4382      	bics	r2, r0
     22a:	545a      	strb	r2, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     22c:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PINCFG_PMUXEN;
     22e:	3803      	subs	r0, #3
     230:	4680      	mov	r8, r0
     232:	4382      	bics	r2, r0
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     234:	4684      	mov	ip, r0
     236:	4660      	mov	r0, ip
     238:	4302      	orrs	r2, r0
     23a:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     23c:	545a      	strb	r2, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     23e:	2734      	movs	r7, #52	; 0x34
     240:	5dda      	ldrb	r2, [r3, r7]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     242:	3939      	subs	r1, #57	; 0x39
     244:	438a      	bics	r2, r1
	tmp |= PORT_PMUX_PMUXE(data);
     246:	390d      	subs	r1, #13
     248:	430a      	orrs	r2, r1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     24a:	55da      	strb	r2, [r3, r7]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     24c:	2280      	movs	r2, #128	; 0x80
     24e:	0092      	lsls	r2, r2, #2
     250:	6162      	str	r2, [r4, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     252:	60a2      	str	r2, [r4, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     254:	4a18      	ldr	r2, [pc, #96]	; (2b8 <SPI_0_PORT_init+0xb0>)
     256:	629a      	str	r2, [r3, #40]	; 0x28
     258:	21c0      	movs	r1, #192	; 0xc0
     25a:	0609      	lsls	r1, r1, #24
     25c:	6299      	str	r1, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     25e:	2049      	movs	r0, #73	; 0x49
     260:	5c1a      	ldrb	r2, [r3, r0]
	tmp &= ~PORT_PINCFG_PMUXEN;
     262:	4645      	mov	r5, r8
     264:	43aa      	bics	r2, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     266:	4665      	mov	r5, ip
     268:	432a      	orrs	r2, r5
     26a:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     26c:	541a      	strb	r2, [r3, r0]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     26e:	5dd8      	ldrb	r0, [r3, r7]
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     270:	260f      	movs	r6, #15
     272:	4030      	ands	r0, r6
	tmp |= PORT_PMUX_PMUXO(data);
     274:	2520      	movs	r5, #32
     276:	4328      	orrs	r0, r5
     278:	b2c0      	uxtb	r0, r0
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     27a:	55d8      	strb	r0, [r3, r7]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     27c:	2280      	movs	r2, #128	; 0x80
     27e:	0112      	lsls	r2, r2, #4
     280:	6162      	str	r2, [r4, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     282:	60a2      	str	r2, [r4, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     284:	4a0d      	ldr	r2, [pc, #52]	; (2bc <SPI_0_PORT_init+0xb4>)
     286:	629a      	str	r2, [r3, #40]	; 0x28
     288:	6299      	str	r1, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     28a:	224b      	movs	r2, #75	; 0x4b
     28c:	5c99      	ldrb	r1, [r3, r2]
	tmp &= ~PORT_PINCFG_PMUXEN;
     28e:	4640      	mov	r0, r8
     290:	4381      	bics	r1, r0
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     292:	4660      	mov	r0, ip
     294:	4301      	orrs	r1, r0
     296:	b2c9      	uxtb	r1, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     298:	5499      	strb	r1, [r3, r2]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     29a:	2135      	movs	r1, #53	; 0x35
     29c:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     29e:	4032      	ands	r2, r6
	tmp |= PORT_PMUX_PMUXO(data);
     2a0:	432a      	orrs	r2, r5
     2a2:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     2a4:	545a      	strb	r2, [r3, r1]

	// Set pin direction to output
	gpio_set_pin_direction(PA11, GPIO_DIRECTION_OUT);

	gpio_set_pin_function(PA11, PINMUX_PA11C_SERCOM0_PAD3);
}
     2a6:	bc04      	pop	{r2}
     2a8:	4690      	mov	r8, r2
     2aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
     2ac:	41004400 	.word	0x41004400
     2b0:	40020100 	.word	0x40020100
     2b4:	c0020000 	.word	0xc0020000
     2b8:	40000200 	.word	0x40000200
     2bc:	40000800 	.word	0x40000800

000002c0 <SPI_0_CLOCK_init>:
			peripheral = (uint32_t)_pm_get_apbb_index(module);
			PM->APBBMASK.reg |= 1 << peripheral;
		}
		break;
	case PM_BUS_APBC:
		PM->APBCMASK.reg |= 1 << peripheral;
     2c0:	4a04      	ldr	r2, [pc, #16]	; (2d4 <SPI_0_CLOCK_init+0x14>)
     2c2:	6a13      	ldr	r3, [r2, #32]
     2c4:	2104      	movs	r1, #4
     2c6:	430b      	orrs	r3, r1
     2c8:	6213      	str	r3, [r2, #32]
}

static inline void hri_gclk_write_CLKCTRL_reg(const void *const hw, hri_gclk_clkctrl_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->CLKCTRL.reg = data;
     2ca:	4a03      	ldr	r2, [pc, #12]	; (2d8 <SPI_0_CLOCK_init+0x18>)
     2cc:	4b03      	ldr	r3, [pc, #12]	; (2dc <SPI_0_CLOCK_init+0x1c>)
     2ce:	805a      	strh	r2, [r3, #2]

void SPI_0_CLOCK_init(void)
{
	_pm_enable_bus_clock(PM_BUS_APBC, SERCOM0);
	_gclk_enable_channel(SERCOM0_GCLK_ID_CORE, CONF_GCLK_SERCOM0_CORE_SRC);
}
     2d0:	4770      	bx	lr
     2d2:	46c0      	nop			; (mov r8, r8)
     2d4:	40000400 	.word	0x40000400
     2d8:	00004014 	.word	0x00004014
     2dc:	40000c00 	.word	0x40000c00

000002e0 <SPI_0_init>:

void SPI_0_init(void)
{
     2e0:	b510      	push	{r4, lr}
	SPI_0_CLOCK_init();
     2e2:	4b07      	ldr	r3, [pc, #28]	; (300 <SPI_0_init+0x20>)
     2e4:	4798      	blx	r3
	spi_m_sync_init(&SPI_0, SERCOM0);
     2e6:	4c07      	ldr	r4, [pc, #28]	; (304 <SPI_0_init+0x24>)
     2e8:	4907      	ldr	r1, [pc, #28]	; (308 <SPI_0_init+0x28>)
     2ea:	0020      	movs	r0, r4
     2ec:	4b07      	ldr	r3, [pc, #28]	; (30c <SPI_0_init+0x2c>)
     2ee:	4798      	blx	r3
	spi_m_sync_set_mode(&SPI_0, SPI_MODE_3);
     2f0:	2103      	movs	r1, #3
     2f2:	0020      	movs	r0, r4
     2f4:	4b06      	ldr	r3, [pc, #24]	; (310 <SPI_0_init+0x30>)
     2f6:	4798      	blx	r3
	SPI_0_PORT_init();
     2f8:	4b06      	ldr	r3, [pc, #24]	; (314 <SPI_0_init+0x34>)
     2fa:	4798      	blx	r3
}
     2fc:	bd10      	pop	{r4, pc}
     2fe:	46c0      	nop			; (mov r8, r8)
     300:	000002c1 	.word	0x000002c1
     304:	20000024 	.word	0x20000024
     308:	42000800 	.word	0x42000800
     30c:	00000521 	.word	0x00000521
     310:	00000575 	.word	0x00000575
     314:	00000209 	.word	0x00000209

00000318 <I2C_0_PORT_init>:

void I2C_0_PORT_init(void)
{
     318:	b570      	push	{r4, r5, r6, lr}
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     31a:	4b12      	ldr	r3, [pc, #72]	; (364 <I2C_0_PORT_init+0x4c>)
     31c:	2056      	movs	r0, #86	; 0x56
     31e:	5c19      	ldrb	r1, [r3, r0]
     320:	2204      	movs	r2, #4
     322:	4391      	bics	r1, r2
     324:	5419      	strb	r1, [r3, r0]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     326:	5c19      	ldrb	r1, [r3, r0]
	tmp &= ~PORT_PINCFG_PMUXEN;
     328:	2501      	movs	r5, #1
     32a:	43a9      	bics	r1, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     32c:	2401      	movs	r4, #1
     32e:	4321      	orrs	r1, r4
     330:	b2c9      	uxtb	r1, r1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     332:	5419      	strb	r1, [r3, r0]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     334:	381b      	subs	r0, #27
     336:	5c19      	ldrb	r1, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     338:	260f      	movs	r6, #15
     33a:	43b1      	bics	r1, r6
	tmp |= PORT_PMUX_PMUXE(data);
     33c:	3e0d      	subs	r6, #13
     33e:	4331      	orrs	r1, r6
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     340:	5419      	strb	r1, [r3, r0]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     342:	2157      	movs	r1, #87	; 0x57
     344:	5c5e      	ldrb	r6, [r3, r1]
     346:	4396      	bics	r6, r2
     348:	545e      	strb	r6, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     34a:	5c5a      	ldrb	r2, [r3, r1]
	tmp &= ~PORT_PINCFG_PMUXEN;
     34c:	43aa      	bics	r2, r5
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     34e:	4322      	orrs	r2, r4
     350:	b2d2      	uxtb	r2, r2
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     352:	545a      	strb	r2, [r3, r1]
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     354:	5c1a      	ldrb	r2, [r3, r0]
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     356:	3948      	subs	r1, #72	; 0x48
     358:	400a      	ands	r2, r1
	tmp |= PORT_PMUX_PMUXO(data);
     35a:	3111      	adds	r1, #17
     35c:	430a      	orrs	r2, r1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     35e:	541a      	strb	r2, [r3, r0]
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(PA23, PINMUX_PA23C_SERCOM3_PAD1);
}
     360:	bd70      	pop	{r4, r5, r6, pc}
     362:	46c0      	nop			; (mov r8, r8)
     364:	41004400 	.word	0x41004400

00000368 <I2C_0_CLOCK_init>:
     368:	4a05      	ldr	r2, [pc, #20]	; (380 <I2C_0_CLOCK_init+0x18>)
     36a:	6a13      	ldr	r3, [r2, #32]
     36c:	2120      	movs	r1, #32
     36e:	430b      	orrs	r3, r1
     370:	6213      	str	r3, [r2, #32]
     372:	4b04      	ldr	r3, [pc, #16]	; (384 <I2C_0_CLOCK_init+0x1c>)
     374:	4a04      	ldr	r2, [pc, #16]	; (388 <I2C_0_CLOCK_init+0x20>)
     376:	805a      	strh	r2, [r3, #2]
     378:	4a04      	ldr	r2, [pc, #16]	; (38c <I2C_0_CLOCK_init+0x24>)
     37a:	805a      	strh	r2, [r3, #2]
void I2C_0_CLOCK_init(void)
{
	_pm_enable_bus_clock(PM_BUS_APBC, SERCOM3);
	_gclk_enable_channel(SERCOM3_GCLK_ID_CORE, CONF_GCLK_SERCOM3_CORE_SRC);
	_gclk_enable_channel(SERCOM3_GCLK_ID_SLOW, CONF_GCLK_SERCOM3_SLOW_SRC);
}
     37c:	4770      	bx	lr
     37e:	46c0      	nop			; (mov r8, r8)
     380:	40000400 	.word	0x40000400
     384:	40000c00 	.word	0x40000c00
     388:	00004017 	.word	0x00004017
     38c:	00004313 	.word	0x00004313

00000390 <I2C_0_init>:

void I2C_0_init(void)
{
     390:	b510      	push	{r4, lr}
	I2C_0_CLOCK_init();
     392:	4b04      	ldr	r3, [pc, #16]	; (3a4 <I2C_0_init+0x14>)
     394:	4798      	blx	r3
	i2c_m_sync_init(&I2C_0, SERCOM3);
     396:	4904      	ldr	r1, [pc, #16]	; (3a8 <I2C_0_init+0x18>)
     398:	4804      	ldr	r0, [pc, #16]	; (3ac <I2C_0_init+0x1c>)
     39a:	4b05      	ldr	r3, [pc, #20]	; (3b0 <I2C_0_init+0x20>)
     39c:	4798      	blx	r3
	I2C_0_PORT_init();
     39e:	4b05      	ldr	r3, [pc, #20]	; (3b4 <I2C_0_init+0x24>)
     3a0:	4798      	blx	r3
}
     3a2:	bd10      	pop	{r4, pc}
     3a4:	00000369 	.word	0x00000369
     3a8:	42001400 	.word	0x42001400
     3ac:	2000003c 	.word	0x2000003c
     3b0:	000004ad 	.word	0x000004ad
     3b4:	00000319 	.word	0x00000319

000003b8 <system_init>:
	_gclk_enable_channel(RTC_GCLK_ID, CONF_GCLK_RTC_SRC);
	timer_init(&TIMER_0, RTC, _rtc_get_timer());
}

void system_init(void)
{
     3b8:	b510      	push	{r4, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
     3ba:	4b0b      	ldr	r3, [pc, #44]	; (3e8 <system_init+0x30>)
     3bc:	4798      	blx	r3
	init_mcu();

	SPI_0_init();
     3be:	4b0b      	ldr	r3, [pc, #44]	; (3ec <system_init+0x34>)
     3c0:	4798      	blx	r3

	I2C_0_init();
     3c2:	4b0b      	ldr	r3, [pc, #44]	; (3f0 <system_init+0x38>)
     3c4:	4798      	blx	r3
		PM->APBAMASK.reg |= 1 << peripheral;
     3c6:	4a0b      	ldr	r2, [pc, #44]	; (3f4 <system_init+0x3c>)
     3c8:	6993      	ldr	r3, [r2, #24]
     3ca:	2120      	movs	r1, #32
     3cc:	430b      	orrs	r3, r1
     3ce:	6193      	str	r3, [r2, #24]
     3d0:	4a09      	ldr	r2, [pc, #36]	; (3f8 <system_init+0x40>)
     3d2:	4b0a      	ldr	r3, [pc, #40]	; (3fc <system_init+0x44>)
     3d4:	805a      	strh	r2, [r3, #2]
	timer_init(&TIMER_0, RTC, _rtc_get_timer());
     3d6:	4b0a      	ldr	r3, [pc, #40]	; (400 <STACK_SIZE>)
     3d8:	4798      	blx	r3
     3da:	0002      	movs	r2, r0
     3dc:	4909      	ldr	r1, [pc, #36]	; (404 <STACK_SIZE+0x4>)
     3de:	480a      	ldr	r0, [pc, #40]	; (408 <STACK_SIZE+0x8>)
     3e0:	4b0a      	ldr	r3, [pc, #40]	; (40c <STACK_SIZE+0xc>)
     3e2:	4798      	blx	r3

	TIMER_0_init();
}
     3e4:	bd10      	pop	{r4, pc}
     3e6:	46c0      	nop			; (mov r8, r8)
     3e8:	00000869 	.word	0x00000869
     3ec:	000002e1 	.word	0x000002e1
     3f0:	00000391 	.word	0x00000391
     3f4:	40000400 	.word	0x40000400
     3f8:	00004004 	.word	0x00004004
     3fc:	40000c00 	.word	0x40000c00
     400:	00000935 	.word	0x00000935
     404:	40001400 	.word	0x40001400
     408:	2000005c 	.word	0x2000005c
     40c:	0000078d 	.word	0x0000078d

00000410 <atomic_enter_critical>:
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
     410:	f3ef 8310 	mrs	r3, PRIMASK
/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
	*atomic = __get_PRIMASK();
     414:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
     416:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
     418:	f3bf 8f5f 	dmb	sy
	__disable_irq();
	__DMB();
}
     41c:	4770      	bx	lr

0000041e <atomic_leave_critical>:
     41e:	f3bf 8f5f 	dmb	sy
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
	__DMB();
	__set_PRIMASK(*atomic);
     422:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
     424:	f383 8810 	msr	PRIMASK, r3
}
     428:	4770      	bx	lr
	...

0000042c <delay_ms>:

/**
 * \brief Perform delay in ms
 */
void delay_ms(const uint16_t ms)
{
     42c:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_ms(ms));
     42e:	4b04      	ldr	r3, [pc, #16]	; (440 <delay_ms+0x14>)
     430:	681c      	ldr	r4, [r3, #0]
     432:	4b04      	ldr	r3, [pc, #16]	; (444 <delay_ms+0x18>)
     434:	4798      	blx	r3
     436:	0001      	movs	r1, r0
     438:	0020      	movs	r0, r4
     43a:	4b03      	ldr	r3, [pc, #12]	; (448 <delay_ms+0x1c>)
     43c:	4798      	blx	r3
}
     43e:	bd10      	pop	{r4, pc}
     440:	2000001c 	.word	0x2000001c
     444:	00000841 	.word	0x00000841
     448:	00000861 	.word	0x00000861

0000044c <i2c_m_sync_write>:

/**
 * \brief Sync version of I2C I/O write
 */
static int32_t i2c_m_sync_write(struct io_descriptor *io, const uint8_t *buf, const uint16_t n)
{
     44c:	b510      	push	{r4, lr}
     44e:	b084      	sub	sp, #16
     450:	0014      	movs	r4, r2
	struct i2c_m_sync_desc *i2c = CONTAINER_OF(io, struct i2c_m_sync_desc, io);
	struct _i2c_m_msg       msg;
	int32_t                 ret;

	msg.addr   = i2c->slave_addr;
     452:	ab01      	add	r3, sp, #4
     454:	3814      	subs	r0, #20
     456:	8b82      	ldrh	r2, [r0, #28]
     458:	801a      	strh	r2, [r3, #0]
	msg.len    = n;
     45a:	9402      	str	r4, [sp, #8]
	msg.flags  = I2C_M_STOP;
     45c:	4a05      	ldr	r2, [pc, #20]	; (474 <i2c_m_sync_write+0x28>)
     45e:	805a      	strh	r2, [r3, #2]
	msg.buffer = (uint8_t *)buf;
     460:	9103      	str	r1, [sp, #12]

	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
     462:	0019      	movs	r1, r3
     464:	4b04      	ldr	r3, [pc, #16]	; (478 <i2c_m_sync_write+0x2c>)
     466:	4798      	blx	r3

	if (ret) {
     468:	2800      	cmp	r0, #0
     46a:	d100      	bne.n	46e <i2c_m_sync_write+0x22>
		return ret;
	}

	return n;
     46c:	0020      	movs	r0, r4
}
     46e:	b004      	add	sp, #16
     470:	bd10      	pop	{r4, pc}
     472:	46c0      	nop			; (mov r8, r8)
     474:	ffff8000 	.word	0xffff8000
     478:	00000ad5 	.word	0x00000ad5

0000047c <i2c_m_sync_read>:
{
     47c:	b510      	push	{r4, lr}
     47e:	b084      	sub	sp, #16
     480:	0014      	movs	r4, r2
	msg.addr   = i2c->slave_addr;
     482:	ab01      	add	r3, sp, #4
     484:	3814      	subs	r0, #20
     486:	8b82      	ldrh	r2, [r0, #28]
     488:	801a      	strh	r2, [r3, #0]
	msg.len    = n;
     48a:	9402      	str	r4, [sp, #8]
	msg.flags  = I2C_M_STOP | I2C_M_RD;
     48c:	4a05      	ldr	r2, [pc, #20]	; (4a4 <i2c_m_sync_read+0x28>)
     48e:	805a      	strh	r2, [r3, #2]
	msg.buffer = buf;
     490:	9103      	str	r1, [sp, #12]
	ret = _i2c_m_sync_transfer(&i2c->device, &msg);
     492:	0019      	movs	r1, r3
     494:	4b04      	ldr	r3, [pc, #16]	; (4a8 <i2c_m_sync_read+0x2c>)
     496:	4798      	blx	r3
	if (ret) {
     498:	2800      	cmp	r0, #0
     49a:	d100      	bne.n	49e <i2c_m_sync_read+0x22>
	return n;
     49c:	0020      	movs	r0, r4
}
     49e:	b004      	add	sp, #16
     4a0:	bd10      	pop	{r4, pc}
     4a2:	46c0      	nop			; (mov r8, r8)
     4a4:	ffff8001 	.word	0xffff8001
     4a8:	00000ad5 	.word	0x00000ad5

000004ac <i2c_m_sync_init>:

/**
 * \brief Sync version of i2c initialize
 */
int32_t i2c_m_sync_init(struct i2c_m_sync_desc *i2c, void *hw)
{
     4ac:	b570      	push	{r4, r5, r6, lr}
     4ae:	0004      	movs	r4, r0
     4b0:	000d      	movs	r5, r1
	int32_t init_status;
	ASSERT(i2c);
     4b2:	1e43      	subs	r3, r0, #1
     4b4:	4198      	sbcs	r0, r3
     4b6:	b2c0      	uxtb	r0, r0
     4b8:	225e      	movs	r2, #94	; 0x5e
     4ba:	4907      	ldr	r1, [pc, #28]	; (4d8 <i2c_m_sync_init+0x2c>)
     4bc:	4b07      	ldr	r3, [pc, #28]	; (4dc <i2c_m_sync_init+0x30>)
     4be:	4798      	blx	r3

	init_status = _i2c_m_sync_init(&i2c->device, hw);
     4c0:	0029      	movs	r1, r5
     4c2:	0020      	movs	r0, r4
     4c4:	4b06      	ldr	r3, [pc, #24]	; (4e0 <i2c_m_sync_init+0x34>)
     4c6:	4798      	blx	r3
	if (init_status) {
     4c8:	2800      	cmp	r0, #0
     4ca:	d103      	bne.n	4d4 <i2c_m_sync_init+0x28>
		return init_status;
	}

	/* Init I/O */
	i2c->io.read  = i2c_m_sync_read;
     4cc:	4b05      	ldr	r3, [pc, #20]	; (4e4 <i2c_m_sync_init+0x38>)
     4ce:	61a3      	str	r3, [r4, #24]
	i2c->io.write = i2c_m_sync_write;
     4d0:	4b05      	ldr	r3, [pc, #20]	; (4e8 <i2c_m_sync_init+0x3c>)
     4d2:	6163      	str	r3, [r4, #20]

	return ERR_NONE;
}
     4d4:	bd70      	pop	{r4, r5, r6, pc}
     4d6:	46c0      	nop			; (mov r8, r8)
     4d8:	00001574 	.word	0x00001574
     4dc:	000007d1 	.word	0x000007d1
     4e0:	00000aa5 	.word	0x00000aa5
     4e4:	0000047d 	.word	0x0000047d
     4e8:	0000044d 	.word	0x0000044d

000004ec <io_write>:

/**
 * \brief I/O write interface
 */
int32_t io_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
     4ec:	b570      	push	{r4, r5, r6, lr}
     4ee:	0006      	movs	r6, r0
     4f0:	000c      	movs	r4, r1
     4f2:	0015      	movs	r5, r2
	ASSERT(io_descr && buf);
     4f4:	2800      	cmp	r0, #0
     4f6:	d00d      	beq.n	514 <io_write+0x28>
     4f8:	0008      	movs	r0, r1
     4fa:	1e43      	subs	r3, r0, #1
     4fc:	4198      	sbcs	r0, r3
     4fe:	b2c0      	uxtb	r0, r0
     500:	2234      	movs	r2, #52	; 0x34
     502:	4905      	ldr	r1, [pc, #20]	; (518 <io_write+0x2c>)
     504:	4b05      	ldr	r3, [pc, #20]	; (51c <io_write+0x30>)
     506:	4798      	blx	r3
	return io_descr->write(io_descr, buf, length);
     508:	6833      	ldr	r3, [r6, #0]
     50a:	002a      	movs	r2, r5
     50c:	0021      	movs	r1, r4
     50e:	0030      	movs	r0, r6
     510:	4798      	blx	r3
}
     512:	bd70      	pop	{r4, r5, r6, pc}
     514:	2000      	movs	r0, #0
     516:	e7f3      	b.n	500 <io_write+0x14>
     518:	00001590 	.word	0x00001590
     51c:	000007d1 	.word	0x000007d1

00000520 <spi_m_sync_init>:
	ASSERT(spi);
	spi->func = (struct _spi_m_sync_hpl_interface *)func;
}

int32_t spi_m_sync_init(struct spi_m_sync_descriptor *spi, void *const hw)
{
     520:	b570      	push	{r4, r5, r6, lr}
     522:	0004      	movs	r4, r0
     524:	000d      	movs	r5, r1
	int32_t rc = 0;
	ASSERT(spi && hw);
     526:	2800      	cmp	r0, #0
     528:	d016      	beq.n	558 <spi_m_sync_init+0x38>
     52a:	0008      	movs	r0, r1
     52c:	1e43      	subs	r3, r0, #1
     52e:	4198      	sbcs	r0, r3
     530:	b2c0      	uxtb	r0, r0
     532:	2240      	movs	r2, #64	; 0x40
     534:	4909      	ldr	r1, [pc, #36]	; (55c <spi_m_sync_init+0x3c>)
     536:	4b0a      	ldr	r3, [pc, #40]	; (560 <spi_m_sync_init+0x40>)
     538:	4798      	blx	r3
	spi->dev.prvt = (void *)hw;
     53a:	6065      	str	r5, [r4, #4]
	rc            = _spi_m_sync_init(&spi->dev, hw);
     53c:	1d20      	adds	r0, r4, #4
     53e:	0029      	movs	r1, r5
     540:	4b08      	ldr	r3, [pc, #32]	; (564 <spi_m_sync_init+0x44>)
     542:	4798      	blx	r3

	if (rc < 0) {
     544:	2800      	cmp	r0, #0
     546:	db06      	blt.n	556 <spi_m_sync_init+0x36>
		return rc;
	}

	spi->flags    = SPI_DEACTIVATE_NEXT;
     548:	4b07      	ldr	r3, [pc, #28]	; (568 <spi_m_sync_init+0x48>)
     54a:	82a3      	strh	r3, [r4, #20]
	spi->io.read  = _spi_m_sync_io_read;
     54c:	4b07      	ldr	r3, [pc, #28]	; (56c <spi_m_sync_init+0x4c>)
     54e:	6123      	str	r3, [r4, #16]
	spi->io.write = _spi_m_sync_io_write;
     550:	4b07      	ldr	r3, [pc, #28]	; (570 <spi_m_sync_init+0x50>)
     552:	60e3      	str	r3, [r4, #12]

	return ERR_NONE;
     554:	2000      	movs	r0, #0
}
     556:	bd70      	pop	{r4, r5, r6, pc}
     558:	2000      	movs	r0, #0
     55a:	e7ea      	b.n	532 <spi_m_sync_init+0x12>
     55c:	000015a4 	.word	0x000015a4
     560:	000007d1 	.word	0x000007d1
     564:	0000100d 	.word	0x0000100d
     568:	ffff8000 	.word	0xffff8000
     56c:	00000625 	.word	0x00000625
     570:	000005e9 	.word	0x000005e9

00000574 <spi_m_sync_set_mode>:
	ASSERT(spi);
	return _spi_m_sync_set_baudrate(&spi->dev, baud_val);
}

int32_t spi_m_sync_set_mode(struct spi_m_sync_descriptor *spi, const enum spi_transfer_mode mode)
{
     574:	b570      	push	{r4, r5, r6, lr}
     576:	0004      	movs	r4, r0
     578:	000d      	movs	r5, r1
	ASSERT(spi);
     57a:	1e43      	subs	r3, r0, #1
     57c:	4198      	sbcs	r0, r3
     57e:	b2c0      	uxtb	r0, r0
     580:	2269      	movs	r2, #105	; 0x69
     582:	4904      	ldr	r1, [pc, #16]	; (594 <spi_m_sync_set_mode+0x20>)
     584:	4b04      	ldr	r3, [pc, #16]	; (598 <spi_m_sync_set_mode+0x24>)
     586:	4798      	blx	r3
	return _spi_m_sync_set_mode(&spi->dev, mode);
     588:	1d20      	adds	r0, r4, #4
     58a:	0029      	movs	r1, r5
     58c:	4b03      	ldr	r3, [pc, #12]	; (59c <spi_m_sync_set_mode+0x28>)
     58e:	4798      	blx	r3
}
     590:	bd70      	pop	{r4, r5, r6, pc}
     592:	46c0      	nop			; (mov r8, r8)
     594:	000015a4 	.word	0x000015a4
     598:	000007d1 	.word	0x000007d1
     59c:	00001105 	.word	0x00001105

000005a0 <spi_m_sync_transfer>:

	return spi_m_sync_transfer(spi, &xfer);
}

int32_t spi_m_sync_transfer(struct spi_m_sync_descriptor *spi, const struct spi_xfer *p_xfer)
{
     5a0:	b530      	push	{r4, r5, lr}
     5a2:	b087      	sub	sp, #28
     5a4:	0004      	movs	r4, r0
     5a6:	000d      	movs	r5, r1
	struct spi_msg msg;

	ASSERT(spi && p_xfer);
     5a8:	2800      	cmp	r0, #0
     5aa:	d014      	beq.n	5d6 <spi_m_sync_transfer+0x36>
     5ac:	0008      	movs	r0, r1
     5ae:	1e43      	subs	r3, r0, #1
     5b0:	4198      	sbcs	r0, r3
     5b2:	b2c0      	uxtb	r0, r0
     5b4:	22b3      	movs	r2, #179	; 0xb3
     5b6:	4909      	ldr	r1, [pc, #36]	; (5dc <spi_m_sync_transfer+0x3c>)
     5b8:	4b09      	ldr	r3, [pc, #36]	; (5e0 <spi_m_sync_transfer+0x40>)
     5ba:	4798      	blx	r3

	msg.txbuf = p_xfer->txbuf;
     5bc:	682b      	ldr	r3, [r5, #0]
     5be:	9303      	str	r3, [sp, #12]
	msg.rxbuf = p_xfer->rxbuf;
     5c0:	686b      	ldr	r3, [r5, #4]
     5c2:	9304      	str	r3, [sp, #16]
	msg.size  = p_xfer->size;
     5c4:	68ab      	ldr	r3, [r5, #8]
     5c6:	9301      	str	r3, [sp, #4]
     5c8:	9305      	str	r3, [sp, #20]
	return _spi_m_sync_trans(&spi->dev, &msg);
     5ca:	1d20      	adds	r0, r4, #4
     5cc:	a903      	add	r1, sp, #12
     5ce:	4b05      	ldr	r3, [pc, #20]	; (5e4 <spi_m_sync_transfer+0x44>)
     5d0:	4798      	blx	r3
}
     5d2:	b007      	add	sp, #28
     5d4:	bd30      	pop	{r4, r5, pc}
     5d6:	2000      	movs	r0, #0
     5d8:	e7ec      	b.n	5b4 <spi_m_sync_transfer+0x14>
     5da:	46c0      	nop			; (mov r8, r8)
     5dc:	000015a4 	.word	0x000015a4
     5e0:	000007d1 	.word	0x000007d1
     5e4:	0000113d 	.word	0x0000113d

000005e8 <_spi_m_sync_io_write>:
{
     5e8:	b570      	push	{r4, r5, r6, lr}
     5ea:	b084      	sub	sp, #16
     5ec:	0004      	movs	r4, r0
     5ee:	000e      	movs	r6, r1
     5f0:	0015      	movs	r5, r2
	ASSERT(io);
     5f2:	1e43      	subs	r3, r0, #1
     5f4:	4198      	sbcs	r0, r3
     5f6:	b2c0      	uxtb	r0, r0
     5f8:	22a3      	movs	r2, #163	; 0xa3
     5fa:	4907      	ldr	r1, [pc, #28]	; (618 <_spi_m_sync_io_write+0x30>)
     5fc:	4b07      	ldr	r3, [pc, #28]	; (61c <_spi_m_sync_io_write+0x34>)
     5fe:	4798      	blx	r3
	xfer.rxbuf = 0;
     600:	2300      	movs	r3, #0
     602:	9302      	str	r3, [sp, #8]
	xfer.txbuf = (uint8_t *)buf;
     604:	9601      	str	r6, [sp, #4]
	xfer.size  = length;
     606:	9503      	str	r5, [sp, #12]
	struct spi_m_sync_descriptor *spi = CONTAINER_OF(io, struct spi_m_sync_descriptor, io);
     608:	0020      	movs	r0, r4
     60a:	380c      	subs	r0, #12
	return spi_m_sync_transfer(spi, &xfer);
     60c:	a901      	add	r1, sp, #4
     60e:	4b04      	ldr	r3, [pc, #16]	; (620 <_spi_m_sync_io_write+0x38>)
     610:	4798      	blx	r3
}
     612:	b004      	add	sp, #16
     614:	bd70      	pop	{r4, r5, r6, pc}
     616:	46c0      	nop			; (mov r8, r8)
     618:	000015a4 	.word	0x000015a4
     61c:	000007d1 	.word	0x000007d1
     620:	000005a1 	.word	0x000005a1

00000624 <_spi_m_sync_io_read>:
{
     624:	b570      	push	{r4, r5, r6, lr}
     626:	b084      	sub	sp, #16
     628:	0004      	movs	r4, r0
     62a:	000e      	movs	r6, r1
     62c:	0015      	movs	r5, r2
	ASSERT(io);
     62e:	1e43      	subs	r3, r0, #1
     630:	4198      	sbcs	r0, r3
     632:	b2c0      	uxtb	r0, r0
     634:	2287      	movs	r2, #135	; 0x87
     636:	4907      	ldr	r1, [pc, #28]	; (654 <_spi_m_sync_io_read+0x30>)
     638:	4b07      	ldr	r3, [pc, #28]	; (658 <_spi_m_sync_io_read+0x34>)
     63a:	4798      	blx	r3
	xfer.rxbuf = buf;
     63c:	9602      	str	r6, [sp, #8]
	xfer.txbuf = 0;
     63e:	2300      	movs	r3, #0
     640:	9301      	str	r3, [sp, #4]
	xfer.size  = length;
     642:	9503      	str	r5, [sp, #12]
	struct spi_m_sync_descriptor *spi = CONTAINER_OF(io, struct spi_m_sync_descriptor, io);
     644:	0020      	movs	r0, r4
     646:	380c      	subs	r0, #12
	return spi_m_sync_transfer(spi, &xfer);
     648:	a901      	add	r1, sp, #4
     64a:	4b04      	ldr	r3, [pc, #16]	; (65c <_spi_m_sync_io_read+0x38>)
     64c:	4798      	blx	r3
}
     64e:	b004      	add	sp, #16
     650:	bd70      	pop	{r4, r5, r6, pc}
     652:	46c0      	nop			; (mov r8, r8)
     654:	000015a4 	.word	0x000015a4
     658:	000007d1 	.word	0x000007d1
     65c:	000005a1 	.word	0x000005a1

00000660 <spi_m_sync_get_io_descriptor>:

int32_t spi_m_sync_get_io_descriptor(struct spi_m_sync_descriptor *const spi, struct io_descriptor **io)
{
     660:	b570      	push	{r4, r5, r6, lr}
     662:	0004      	movs	r4, r0
     664:	000d      	movs	r5, r1
	ASSERT(spi && io);
     666:	2800      	cmp	r0, #0
     668:	d00b      	beq.n	682 <spi_m_sync_get_io_descriptor+0x22>
     66a:	0008      	movs	r0, r1
     66c:	1e43      	subs	r3, r0, #1
     66e:	4198      	sbcs	r0, r3
     670:	b2c0      	uxtb	r0, r0
     672:	22bd      	movs	r2, #189	; 0xbd
     674:	4904      	ldr	r1, [pc, #16]	; (688 <spi_m_sync_get_io_descriptor+0x28>)
     676:	4b05      	ldr	r3, [pc, #20]	; (68c <spi_m_sync_get_io_descriptor+0x2c>)
     678:	4798      	blx	r3
	*io = &spi->io;
     67a:	340c      	adds	r4, #12
     67c:	602c      	str	r4, [r5, #0]
	return 0;
}
     67e:	2000      	movs	r0, #0
     680:	bd70      	pop	{r4, r5, r6, pc}
     682:	2000      	movs	r0, #0
     684:	e7f5      	b.n	672 <spi_m_sync_get_io_descriptor+0x12>
     686:	46c0      	nop			; (mov r8, r8)
     688:	000015a4 	.word	0x000015a4
     68c:	000007d1 	.word	0x000007d1

00000690 <timer_add_timer_task>:
 * \param[in] head The pointer to the head of timer task list
 * \param[in] task The pointer to task to add
 * \param[in] time Current timer time
 */
static void timer_add_timer_task(struct list_descriptor *list, struct timer_task *const new_task, const uint32_t time)
{
     690:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
     692:	46ce      	mov	lr, r9
     694:	4647      	mov	r7, r8
     696:	b580      	push	{r7, lr}
     698:	4681      	mov	r9, r0
 * \return A pointer to the head of the given list or NULL if the list is
 * empty
 */
static inline void *list_get_head(const struct list_descriptor *const list)
{
	return (void *)list->head;
     69a:	6803      	ldr	r3, [r0, #0]
     69c:	469c      	mov	ip, r3
	struct timer_task *it, *prev = NULL, *head = (struct timer_task *)list_get_head(list);

	if (!head) {
     69e:	2b00      	cmp	r3, #0
     6a0:	d005      	beq.n	6ae <timer_add_timer_task+0x1e>
		if (it->time_label <= time) {
			time_left = it->interval - (time - it->time_label);
		} else {
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
		}
		if (time_left >= new_task->interval)
     6a2:	688e      	ldr	r6, [r1, #8]
     6a4:	001c      	movs	r4, r3
     6a6:	2500      	movs	r5, #0
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
     6a8:	2701      	movs	r7, #1
     6aa:	1abf      	subs	r7, r7, r2
     6ac:	e00d      	b.n	6ca <timer_add_timer_task+0x3a>
		list_insert_as_head(list, new_task);
     6ae:	4b12      	ldr	r3, [pc, #72]	; (6f8 <timer_add_timer_task+0x68>)
     6b0:	4798      	blx	r3
		return;
     6b2:	e018      	b.n	6e6 <timer_add_timer_task+0x56>
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
     6b4:	18fb      	adds	r3, r7, r3
     6b6:	68a0      	ldr	r0, [r4, #8]
     6b8:	4680      	mov	r8, r0
     6ba:	4443      	add	r3, r8
		if (time_left >= new_task->interval)
     6bc:	42b3      	cmp	r3, r6
     6be:	d20c      	bcs.n	6da <timer_add_timer_task+0x4a>
 * \return A pointer to the next list element or NULL if there is not next
 * element
 */
static inline void *list_get_next_element(const void *const element)
{
	return element ? ((struct list_element *)element)->next : NULL;
     6c0:	6823      	ldr	r3, [r4, #0]
     6c2:	0025      	movs	r5, r4
	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
     6c4:	2b00      	cmp	r3, #0
     6c6:	d00b      	beq.n	6e0 <timer_add_timer_task+0x50>
     6c8:	001c      	movs	r4, r3
		if (it->time_label <= time) {
     6ca:	6863      	ldr	r3, [r4, #4]
     6cc:	4293      	cmp	r3, r2
     6ce:	d8f1      	bhi.n	6b4 <timer_add_timer_task+0x24>
			time_left = it->interval - (time - it->time_label);
     6d0:	68a0      	ldr	r0, [r4, #8]
     6d2:	4680      	mov	r8, r0
     6d4:	4443      	add	r3, r8
     6d6:	1a9b      	subs	r3, r3, r2
     6d8:	e7f0      	b.n	6bc <timer_add_timer_task+0x2c>
			break;
		prev = it;
	}

	if (it == head) {
     6da:	45a4      	cmp	ip, r4
     6dc:	d007      	beq.n	6ee <timer_add_timer_task+0x5e>
     6de:	002c      	movs	r4, r5
		list_insert_as_head(list, new_task);
	} else {
		list_insert_after(prev, new_task);
     6e0:	0020      	movs	r0, r4
     6e2:	4b06      	ldr	r3, [pc, #24]	; (6fc <timer_add_timer_task+0x6c>)
     6e4:	4798      	blx	r3
	}
}
     6e6:	bc0c      	pop	{r2, r3}
     6e8:	4690      	mov	r8, r2
     6ea:	4699      	mov	r9, r3
     6ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		list_insert_as_head(list, new_task);
     6ee:	4648      	mov	r0, r9
     6f0:	4b01      	ldr	r3, [pc, #4]	; (6f8 <timer_add_timer_task+0x68>)
     6f2:	4798      	blx	r3
     6f4:	e7f7      	b.n	6e6 <timer_add_timer_task+0x56>
     6f6:	46c0      	nop			; (mov r8, r8)
     6f8:	000007fd 	.word	0x000007fd
     6fc:	00000829 	.word	0x00000829

00000700 <timer_process_counted>:

/**
 * \internal Process interrupts
 */
static void timer_process_counted(struct _timer_device *device)
{
     700:	b5f0      	push	{r4, r5, r6, r7, lr}
     702:	46c6      	mov	lr, r8
     704:	b500      	push	{lr}
     706:	b082      	sub	sp, #8
     708:	0007      	movs	r7, r0
	return (void *)list->head;
     70a:	6944      	ldr	r4, [r0, #20]
	struct timer_descriptor *timer = CONTAINER_OF(device, struct timer_descriptor, device);
	struct timer_task *      it    = (struct timer_task *)list_get_head(&timer->tasks);
	uint32_t                 time  = ++timer->time;
     70c:	6903      	ldr	r3, [r0, #16]
     70e:	3301      	adds	r3, #1
     710:	4698      	mov	r8, r3
     712:	6103      	str	r3, [r0, #16]

	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
     714:	7e03      	ldrb	r3, [r0, #24]
     716:	07db      	lsls	r3, r3, #31
     718:	d411      	bmi.n	73e <timer_process_counted+0x3e>
     71a:	7e03      	ldrb	r3, [r0, #24]
     71c:	079b      	lsls	r3, r3, #30
     71e:	d40e      	bmi.n	73e <timer_process_counted+0x3e>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
		return;
	}

	while (it && ((time - it->time_label) >= it->interval)) {
     720:	2c00      	cmp	r4, #0
     722:	d010      	beq.n	746 <timer_process_counted+0x46>
     724:	4643      	mov	r3, r8
     726:	6862      	ldr	r2, [r4, #4]
     728:	1a9b      	subs	r3, r3, r2
     72a:	68a2      	ldr	r2, [r4, #8]
     72c:	4293      	cmp	r3, r2
     72e:	d30a      	bcc.n	746 <timer_process_counted+0x46>
		struct timer_task *tmp = it;

		list_remove_head(&timer->tasks);
     730:	2314      	movs	r3, #20
     732:	469c      	mov	ip, r3
     734:	4484      	add	ip, r0
     736:	4663      	mov	r3, ip
     738:	9301      	str	r3, [sp, #4]
     73a:	4e12      	ldr	r6, [pc, #72]	; (784 <timer_process_counted+0x84>)
     73c:	e014      	b.n	768 <timer_process_counted+0x68>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
     73e:	7e3b      	ldrb	r3, [r7, #24]
     740:	2202      	movs	r2, #2
     742:	4313      	orrs	r3, r2
     744:	763b      	strb	r3, [r7, #24]
		}
		it = (struct timer_task *)list_get_head(&timer->tasks);

		tmp->cb(tmp);
	}
}
     746:	b002      	add	sp, #8
     748:	bc04      	pop	{r2}
     74a:	4690      	mov	r8, r2
     74c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     74e:	697d      	ldr	r5, [r7, #20]
		tmp->cb(tmp);
     750:	68e3      	ldr	r3, [r4, #12]
     752:	0020      	movs	r0, r4
     754:	4798      	blx	r3
	while (it && ((time - it->time_label) >= it->interval)) {
     756:	2d00      	cmp	r5, #0
     758:	d0f5      	beq.n	746 <timer_process_counted+0x46>
		it = (struct timer_task *)list_get_head(&timer->tasks);
     75a:	002c      	movs	r4, r5
	while (it && ((time - it->time_label) >= it->interval)) {
     75c:	4643      	mov	r3, r8
     75e:	686a      	ldr	r2, [r5, #4]
     760:	1a9b      	subs	r3, r3, r2
     762:	68aa      	ldr	r2, [r5, #8]
     764:	4293      	cmp	r3, r2
     766:	d3ee      	bcc.n	746 <timer_process_counted+0x46>
		list_remove_head(&timer->tasks);
     768:	9801      	ldr	r0, [sp, #4]
     76a:	47b0      	blx	r6
		if (TIMER_TASK_REPEAT == tmp->mode) {
     76c:	7c23      	ldrb	r3, [r4, #16]
     76e:	2b01      	cmp	r3, #1
     770:	d1ed      	bne.n	74e <timer_process_counted+0x4e>
			tmp->time_label = time;
     772:	4643      	mov	r3, r8
     774:	6063      	str	r3, [r4, #4]
			timer_add_timer_task(&timer->tasks, tmp, time);
     776:	4642      	mov	r2, r8
     778:	0021      	movs	r1, r4
     77a:	9801      	ldr	r0, [sp, #4]
     77c:	4b02      	ldr	r3, [pc, #8]	; (788 <timer_process_counted+0x88>)
     77e:	4798      	blx	r3
     780:	e7e5      	b.n	74e <timer_process_counted+0x4e>
     782:	46c0      	nop			; (mov r8, r8)
     784:	00000831 	.word	0x00000831
     788:	00000691 	.word	0x00000691

0000078c <timer_init>:
{
     78c:	b570      	push	{r4, r5, r6, lr}
     78e:	0005      	movs	r5, r0
     790:	000c      	movs	r4, r1
	ASSERT(descr && hw);
     792:	2800      	cmp	r0, #0
     794:	d011      	beq.n	7ba <timer_init+0x2e>
     796:	0008      	movs	r0, r1
     798:	1e43      	subs	r3, r0, #1
     79a:	4198      	sbcs	r0, r3
     79c:	b2c0      	uxtb	r0, r0
     79e:	223b      	movs	r2, #59	; 0x3b
     7a0:	4907      	ldr	r1, [pc, #28]	; (7c0 <timer_init+0x34>)
     7a2:	4b08      	ldr	r3, [pc, #32]	; (7c4 <timer_init+0x38>)
     7a4:	4798      	blx	r3
	_timer_init(&descr->device, hw);
     7a6:	0021      	movs	r1, r4
     7a8:	0028      	movs	r0, r5
     7aa:	4b07      	ldr	r3, [pc, #28]	; (7c8 <timer_init+0x3c>)
     7ac:	4798      	blx	r3
	descr->time                           = 0;
     7ae:	2300      	movs	r3, #0
     7b0:	612b      	str	r3, [r5, #16]
	descr->device.timer_cb.period_expired = timer_process_counted;
     7b2:	4b06      	ldr	r3, [pc, #24]	; (7cc <timer_init+0x40>)
     7b4:	602b      	str	r3, [r5, #0]
}
     7b6:	2000      	movs	r0, #0
     7b8:	bd70      	pop	{r4, r5, r6, pc}
     7ba:	2000      	movs	r0, #0
     7bc:	e7ef      	b.n	79e <timer_init+0x12>
     7be:	46c0      	nop			; (mov r8, r8)
     7c0:	000015c0 	.word	0x000015c0
     7c4:	000007d1 	.word	0x000007d1
     7c8:	000008d9 	.word	0x000008d9
     7cc:	00000701 	.word	0x00000701

000007d0 <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
     7d0:	2800      	cmp	r0, #0
     7d2:	d100      	bne.n	7d6 <assert+0x6>
		__asm("BKPT #0");
     7d4:	be00      	bkpt	0x0000
	}
	(void)file;
	(void)line;
}
     7d6:	4770      	bx	lr

000007d8 <is_list_element>:
 * \brief Check whether element belongs to list
 */
bool is_list_element(const struct list_descriptor *const list, const void *const element)
{
	struct list_element *it;
	for (it = list->head; it; it = it->next) {
     7d8:	6803      	ldr	r3, [r0, #0]
     7da:	2b00      	cmp	r3, #0
     7dc:	d00a      	beq.n	7f4 <is_list_element+0x1c>
		if (it == element) {
     7de:	428b      	cmp	r3, r1
     7e0:	d00a      	beq.n	7f8 <is_list_element+0x20>
	for (it = list->head; it; it = it->next) {
     7e2:	681b      	ldr	r3, [r3, #0]
     7e4:	2b00      	cmp	r3, #0
     7e6:	d003      	beq.n	7f0 <is_list_element+0x18>
		if (it == element) {
     7e8:	4299      	cmp	r1, r3
     7ea:	d1fa      	bne.n	7e2 <is_list_element+0xa>
			return true;
     7ec:	2001      	movs	r0, #1
     7ee:	e000      	b.n	7f2 <is_list_element+0x1a>
		}
	}

	return false;
     7f0:	2000      	movs	r0, #0
}
     7f2:	4770      	bx	lr
	return false;
     7f4:	2000      	movs	r0, #0
     7f6:	e7fc      	b.n	7f2 <is_list_element+0x1a>
			return true;
     7f8:	2001      	movs	r0, #1
     7fa:	e7fa      	b.n	7f2 <is_list_element+0x1a>

000007fc <list_insert_as_head>:

/**
 * \brief Insert an element as list head
 */
void list_insert_as_head(struct list_descriptor *const list, void *const element)
{
     7fc:	b570      	push	{r4, r5, r6, lr}
     7fe:	0004      	movs	r4, r0
     800:	000d      	movs	r5, r1
	ASSERT(!is_list_element(list, element));
     802:	4b06      	ldr	r3, [pc, #24]	; (81c <list_insert_as_head+0x20>)
     804:	4798      	blx	r3
     806:	2301      	movs	r3, #1
     808:	4058      	eors	r0, r3
     80a:	b2c0      	uxtb	r0, r0
     80c:	2239      	movs	r2, #57	; 0x39
     80e:	4904      	ldr	r1, [pc, #16]	; (820 <list_insert_as_head+0x24>)
     810:	4b04      	ldr	r3, [pc, #16]	; (824 <list_insert_as_head+0x28>)
     812:	4798      	blx	r3

	((struct list_element *)element)->next = list->head;
     814:	6823      	ldr	r3, [r4, #0]
     816:	602b      	str	r3, [r5, #0]
	list->head                             = (struct list_element *)element;
     818:	6025      	str	r5, [r4, #0]
}
     81a:	bd70      	pop	{r4, r5, r6, pc}
     81c:	000007d9 	.word	0x000007d9
     820:	000015d8 	.word	0x000015d8
     824:	000007d1 	.word	0x000007d1

00000828 <list_insert_after>:
/**
 * \brief Insert an element after the given list element
 */
void list_insert_after(void *const after, void *const element)
{
	((struct list_element *)element)->next = ((struct list_element *)after)->next;
     828:	6803      	ldr	r3, [r0, #0]
     82a:	600b      	str	r3, [r1, #0]
	((struct list_element *)after)->next   = (struct list_element *)element;
     82c:	6001      	str	r1, [r0, #0]
}
     82e:	4770      	bx	lr

00000830 <list_remove_head>:
/**
 * \brief Removes list head
 */
void *list_remove_head(struct list_descriptor *const list)
{
	if (list->head) {
     830:	6803      	ldr	r3, [r0, #0]
     832:	2b00      	cmp	r3, #0
     834:	d001      	beq.n	83a <list_remove_head+0xa>
		struct list_element *tmp = list->head;

		list->head = list->head->next;
     836:	681a      	ldr	r2, [r3, #0]
     838:	6002      	str	r2, [r0, #0]
		return (void *)tmp;
	}

	return NULL;
}
     83a:	0018      	movs	r0, r3
     83c:	4770      	bx	lr
	...

00000840 <_get_cycles_for_ms>:

/**
 * \brief Retrieve the amount of cycles to delay for the given amount of ms
 */
uint32_t _get_cycles_for_ms(const uint16_t ms)
{
     840:	b510      	push	{r4, lr}
     842:	0003      	movs	r3, r0
		return (ms * (freq / 10000) + 2) / 3 * 10;
     844:	2064      	movs	r0, #100	; 0x64
     846:	4358      	muls	r0, r3
     848:	3002      	adds	r0, #2
     84a:	2103      	movs	r1, #3
     84c:	4b03      	ldr	r3, [pc, #12]	; (85c <_get_cycles_for_ms+0x1c>)
     84e:	4798      	blx	r3
     850:	0003      	movs	r3, r0
     852:	0080      	lsls	r0, r0, #2
     854:	18c0      	adds	r0, r0, r3
     856:	0040      	lsls	r0, r0, #1
	return _get_cycles_for_ms_internal(ms, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
     858:	bd10      	pop	{r4, pc}
     85a:	46c0      	nop			; (mov r8, r8)
     85c:	00001415 	.word	0x00001415

00000860 <_delay_cycles>:
{
#ifndef _UNIT_TEST_
	(void)hw;
	(void)cycles;
#if defined __GNUC__
	__asm(".syntax unified\n"
     860:	3901      	subs	r1, #1
     862:	d8fd      	bhi.n	860 <_delay_cycles>
	__asm("__delay:\n"
	      "subs r1, r1, #1\n"
	      "bhi __delay\n");
#endif
#endif
}
     864:	4770      	bx	lr
	...

00000868 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
     868:	b510      	push	{r4, lr}
}

static inline void hri_nvmctrl_set_CTRLB_RWS_bf(const void *const hw, hri_nvmctrl_ctrlb_reg_t mask)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLB.reg |= NVMCTRL_CTRLB_RWS(mask);
     86a:	4b06      	ldr	r3, [pc, #24]	; (884 <_init_chip+0x1c>)
     86c:	685a      	ldr	r2, [r3, #4]
     86e:	605a      	str	r2, [r3, #4]
	hri_nvmctrl_set_CTRLB_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);

	_pm_init();
     870:	4b05      	ldr	r3, [pc, #20]	; (888 <_init_chip+0x20>)
     872:	4798      	blx	r3
	_sysctrl_init_sources();
     874:	4b05      	ldr	r3, [pc, #20]	; (88c <_init_chip+0x24>)
     876:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
#endif
	_sysctrl_init_referenced_generators();
     878:	4b05      	ldr	r3, [pc, #20]	; (890 <_init_chip+0x28>)
     87a:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
     87c:	20ff      	movs	r0, #255	; 0xff
     87e:	4b05      	ldr	r3, [pc, #20]	; (894 <_init_chip+0x2c>)
     880:	4798      	blx	r3
#if CONF_DMAC_ENABLE
	_pm_enable_bus_clock(PM_BUS_AHB, DMAC);
	_pm_enable_bus_clock(PM_BUS_APBB, DMAC);
	_dma_init();
#endif
}
     882:	bd10      	pop	{r4, pc}
     884:	41004000 	.word	0x41004000
     888:	000008b9 	.word	0x000008b9
     88c:	0000124d 	.word	0x0000124d
     890:	00001295 	.word	0x00001295
     894:	00000899 	.word	0x00000899

00000898 <_gclk_init_generators_by_fref>:

void _gclk_init_generators_by_fref(uint32_t bm)
{

#if CONF_GCLK_GENERATOR_0_CONFIG == 1
	if (bm & (1ul << 0)) {
     898:	07c3      	lsls	r3, r0, #31
     89a:	d50a      	bpl.n	8b2 <_gclk_init_generators_by_fref+0x1a>
}

static inline void hri_gclk_write_GENDIV_reg(const void *const hw, hri_gclk_gendiv_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->GENDIV.reg = data;
     89c:	4b05      	ldr	r3, [pc, #20]	; (8b4 <_gclk_init_generators_by_fref+0x1c>)
     89e:	2280      	movs	r2, #128	; 0x80
     8a0:	0052      	lsls	r2, r2, #1
     8a2:	609a      	str	r2, [r3, #8]
	((Gclk *)hw)->GENCTRL.reg = data;
     8a4:	2283      	movs	r2, #131	; 0x83
     8a6:	0252      	lsls	r2, r2, #9
     8a8:	605a      	str	r2, [r3, #4]
	while (((const Gclk *)hw)->STATUS.bit.SYNCBUSY)
     8aa:	001a      	movs	r2, r3
     8ac:	7853      	ldrb	r3, [r2, #1]
     8ae:	09db      	lsrs	r3, r3, #7
     8b0:	d1fc      	bne.n	8ac <_gclk_init_generators_by_fref+0x14>
		        | (CONF_GCLK_GEN_8_DIVSEL << GCLK_GENCTRL_DIVSEL_Pos) | (CONF_GCLK_GEN_8_OE << GCLK_GENCTRL_OE_Pos)
		        | (CONF_GCLK_GEN_8_OOV << GCLK_GENCTRL_OOV_Pos) | (CONF_GCLK_GEN_8_IDC << GCLK_GENCTRL_IDC_Pos)
		        | (CONF_GCLK_GENERATOR_8_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_8_SRC | GCLK_GENCTRL_ID(8));
	}
#endif
}
     8b2:	4770      	bx	lr
     8b4:	40000c00 	.word	0x40000c00

000008b8 <_pm_init>:
}

static inline void hri_pm_set_CPUSEL_CPUDIV_bf(const void *const hw, hri_pm_cpusel_reg_t mask)
{
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->CPUSEL.reg |= PM_CPUSEL_CPUDIV(mask);
     8b8:	4b06      	ldr	r3, [pc, #24]	; (8d4 <_pm_init+0x1c>)
     8ba:	7a1a      	ldrb	r2, [r3, #8]
     8bc:	b2d2      	uxtb	r2, r2
     8be:	721a      	strb	r2, [r3, #8]
}

static inline void hri_pm_set_APBASEL_APBADIV_bf(const void *const hw, hri_pm_apbasel_reg_t mask)
{
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->APBASEL.reg |= PM_APBASEL_APBADIV(mask);
     8c0:	7a5a      	ldrb	r2, [r3, #9]
     8c2:	b2d2      	uxtb	r2, r2
     8c4:	725a      	strb	r2, [r3, #9]
}

static inline void hri_pm_set_APBBSEL_APBBDIV_bf(const void *const hw, hri_pm_apbbsel_reg_t mask)
{
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->APBBSEL.reg |= PM_APBBSEL_APBBDIV(mask);
     8c6:	7a9a      	ldrb	r2, [r3, #10]
     8c8:	b2d2      	uxtb	r2, r2
     8ca:	729a      	strb	r2, [r3, #10]
}

static inline void hri_pm_set_APBCSEL_APBCDIV_bf(const void *const hw, hri_pm_apbcsel_reg_t mask)
{
	PM_CRITICAL_SECTION_ENTER();
	((Pm *)hw)->APBCSEL.reg |= PM_APBCSEL_APBCDIV(mask);
     8cc:	7ada      	ldrb	r2, [r3, #11]
     8ce:	b2d2      	uxtb	r2, r2
     8d0:	72da      	strb	r2, [r3, #11]
{
	hri_pm_set_CPUSEL_CPUDIV_bf(PM, CONF_CPU_DIV);
	hri_pm_set_APBASEL_APBADIV_bf(PM, CONF_APBA_DIV);
	hri_pm_set_APBBSEL_APBBDIV_bf(PM, CONF_APBB_DIV);
	hri_pm_set_APBCSEL_APBCDIV_bf(PM, CONF_APBC_DIV);
}
     8d2:	4770      	bx	lr
     8d4:	40000400 	.word	0x40000400

000008d8 <_timer_init>:

/**
 * \brief Initialize Timer
 */
int32_t _timer_init(struct _timer_device *const dev, void *const hw)
{
     8d8:	b570      	push	{r4, r5, r6, lr}
     8da:	0004      	movs	r4, r0
     8dc:	000d      	movs	r5, r1
	ASSERT(dev);
     8de:	1e43      	subs	r3, r0, #1
     8e0:	4198      	sbcs	r0, r3
     8e2:	b2c0      	uxtb	r0, r0
     8e4:	2233      	movs	r2, #51	; 0x33
     8e6:	4910      	ldr	r1, [pc, #64]	; (928 <_timer_init+0x50>)
     8e8:	4b10      	ldr	r3, [pc, #64]	; (92c <_timer_init+0x54>)
     8ea:	4798      	blx	r3

	uint16_t register_value;
	dev->hw = hw;
     8ec:	60e5      	str	r5, [r4, #12]
}

static inline void hri_rtcmode0_write_CTRL_reg(const void *const hw, hri_rtcmode0_ctrl_reg_t data)
{
	RTC_CRITICAL_SECTION_ENTER();
	((Rtc *)hw)->MODE0.CTRL.reg = data;
     8ee:	2301      	movs	r3, #1
     8f0:	802b      	strh	r3, [r5, #0]
	while (((const Rtc *)hw)->MODE0.STATUS.bit.SYNCBUSY)
     8f2:	7aab      	ldrb	r3, [r5, #10]
     8f4:	09db      	lsrs	r3, r3, #7
     8f6:	d1fc      	bne.n	8f2 <_timer_init+0x1a>

	hri_rtcmode0_write_CTRL_reg(dev->hw, RTC_MODE0_CTRL_SWRST);
	hri_rtcmode0_wait_for_sync(dev->hw);
     8f8:	68e2      	ldr	r2, [r4, #12]
     8fa:	7a93      	ldrb	r3, [r2, #10]
     8fc:	09db      	lsrs	r3, r3, #7
     8fe:	d1fc      	bne.n	8fa <_timer_init+0x22>
	((Rtc *)hw)->MODE0.CTRL.reg = data;
     900:	3380      	adds	r3, #128	; 0x80
     902:	8013      	strh	r3, [r2, #0]
	while (((const Rtc *)hw)->MODE0.STATUS.bit.SYNCBUSY)
     904:	7a93      	ldrb	r3, [r2, #10]
     906:	09db      	lsrs	r3, r3, #7
     908:	d1fc      	bne.n	904 <_timer_init+0x2c>
	/* clear counter on compare/timer match */
	register_value |= RTC_MODE0_CTRL_MATCHCLR;

	hri_rtcmode0_write_CTRL_reg(dev->hw, register_value);

	hri_rtcmode0_write_COMP_COMP_bf(dev->hw, 0, CONF_RTC_COMP_VAL);
     90a:	68e2      	ldr	r2, [r4, #12]

static inline void hri_rtcmode0_write_COMP_COMP_bf(const void *const hw, uint8_t index, hri_rtcmode0_comp_reg_t data)
{
	uint32_t tmp;
	RTC_CRITICAL_SECTION_ENTER();
	tmp = ((Rtc *)hw)->MODE0.COMP[index].reg;
     90c:	6993      	ldr	r3, [r2, #24]
	tmp &= ~RTC_MODE0_COMP_COMP_Msk;
	tmp |= RTC_MODE0_COMP_COMP(data);
	((Rtc *)hw)->MODE0.COMP[index].reg = tmp;
     90e:	2380      	movs	r3, #128	; 0x80
     910:	00db      	lsls	r3, r3, #3
     912:	6193      	str	r3, [r2, #24]
	while (((const Rtc *)hw)->MODE0.STATUS.bit.SYNCBUSY)
     914:	7a93      	ldrb	r3, [r2, #10]
     916:	09db      	lsrs	r3, r3, #7
     918:	d1fc      	bne.n	914 <_timer_init+0x3c>
	((Rtc *)hw)->MODE0.INTENSET.reg = RTC_MODE0_INTENSET_CMP0;
     91a:	3301      	adds	r3, #1
     91c:	68e2      	ldr	r2, [r4, #12]
     91e:	71d3      	strb	r3, [r2, #7]
	        | (CONF_RTC_PEREO4 << RTC_MODE0_EVCTRL_PEREO4_Pos) | (CONF_RTC_PEREO5 << RTC_MODE0_EVCTRL_PEREO5_Pos)
	        | (CONF_RTC_PEREO6 << RTC_MODE0_EVCTRL_PEREO6_Pos) | (CONF_RTC_PEREO7 << RTC_MODE0_EVCTRL_PEREO7_Pos)
	        | (CONF_RTC_COMPE0 << RTC_MODE0_EVCTRL_CMPEO_Pos) | (CONF_RTC_OVFEO << RTC_MODE0_EVCTRL_OVFEO_Pos));
#endif

	_rtc_dev = dev;
     920:	4b03      	ldr	r3, [pc, #12]	; (930 <_timer_init+0x58>)
     922:	601c      	str	r4, [r3, #0]

	return ERR_NONE;
}
     924:	2000      	movs	r0, #0
     926:	bd70      	pop	{r4, r5, r6, pc}
     928:	000015f8 	.word	0x000015f8
     92c:	000007d1 	.word	0x000007d1
     930:	20000020 	.word	0x20000020

00000934 <_rtc_get_timer>:
 * \brief Retrieve timer helper functions
 */
struct _timer_hpl_interface *_rtc_get_timer(void)
{
	return NULL;
}
     934:	2000      	movs	r0, #0
     936:	4770      	bx	lr

00000938 <RTC_Handler>:

/**
 * \brief Rtc interrupt handler
 */
void RTC_Handler(void)
{
     938:	b510      	push	{r4, lr}
	_rtc_timer_interrupt_handler(_rtc_dev);
     93a:	4b07      	ldr	r3, [pc, #28]	; (958 <RTC_Handler+0x20>)
     93c:	681c      	ldr	r4, [r3, #0]
	return ((Rtc *)hw)->MODE0.INTFLAG.reg;
     93e:	68e3      	ldr	r3, [r4, #12]
     940:	7a1b      	ldrb	r3, [r3, #8]
	if (flag & RTC_MODE0_INTFLAG_CMP0) {
     942:	07db      	lsls	r3, r3, #31
     944:	d507      	bpl.n	956 <RTC_Handler+0x1e>
		if (dev->timer_cb.period_expired) {
     946:	6823      	ldr	r3, [r4, #0]
     948:	2b00      	cmp	r3, #0
     94a:	d001      	beq.n	950 <RTC_Handler+0x18>
			dev->timer_cb.period_expired(dev);
     94c:	0020      	movs	r0, r4
     94e:	4798      	blx	r3
		hri_rtcmode0_clear_interrupt_CMP0_bit(dev->hw);
     950:	68e3      	ldr	r3, [r4, #12]
	((Rtc *)hw)->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_CMP0;
     952:	2201      	movs	r2, #1
     954:	721a      	strb	r2, [r3, #8]
}
     956:	bd10      	pop	{r4, pc}
     958:	20000020 	.word	0x20000020

0000095c <_spi_set_mode>:
	};
}

static inline bool hri_sercomspi_is_syncing(const void *const hw, hri_sercomspi_syncbusy_reg_t reg)
{
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
     95c:	69c3      	ldr	r3, [r0, #28]
 */
static int32_t _spi_set_mode(void *const hw, const enum spi_transfer_mode mode)
{
	uint32_t ctrla;

	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE)) {
     95e:	079b      	lsls	r3, r3, #30
     960:	d112      	bne.n	988 <_spi_set_mode+0x2c>
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
     962:	2203      	movs	r2, #3
     964:	69c3      	ldr	r3, [r0, #28]
     966:	421a      	tst	r2, r3
     968:	d1fc      	bne.n	964 <_spi_set_mode+0x8>
}

static inline hri_sercomspi_ctrla_reg_t hri_sercomspi_read_CTRLA_reg(const void *const hw)
{
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE);
	return ((Sercom *)hw)->SPI.CTRLA.reg;
     96a:	6803      	ldr	r3, [r0, #0]
		return ERR_BUSY;
	}

	ctrla = hri_sercomspi_read_CTRLA_reg(hw);
	ctrla &= ~(SERCOM_SPI_CTRLA_CPOL | SERCOM_SPI_CTRLA_CPHA);
     96c:	4a08      	ldr	r2, [pc, #32]	; (990 <_spi_set_mode+0x34>)
     96e:	4013      	ands	r3, r2
	ctrla |= (mode & 0x3u) << SERCOM_SPI_CTRLA_CPHA_Pos;
     970:	0709      	lsls	r1, r1, #28
     972:	22c0      	movs	r2, #192	; 0xc0
     974:	0592      	lsls	r2, r2, #22
     976:	4011      	ands	r1, r2
     978:	4319      	orrs	r1, r3
	((Sercom *)hw)->SPI.CTRLA.reg = data;
     97a:	6001      	str	r1, [r0, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
     97c:	2203      	movs	r2, #3
     97e:	69c3      	ldr	r3, [r0, #28]
     980:	421a      	tst	r2, r3
     982:	d1fc      	bne.n	97e <_spi_set_mode+0x22>
	hri_sercomspi_write_CTRLA_reg(hw, ctrla);

	return ERR_NONE;
     984:	2000      	movs	r0, #0
}
     986:	4770      	bx	lr
		return ERR_BUSY;
     988:	2004      	movs	r0, #4
     98a:	4240      	negs	r0, r0
     98c:	e7fb      	b.n	986 <_spi_set_mode+0x2a>
     98e:	46c0      	nop			; (mov r8, r8)
     990:	cfffffff 	.word	0xcfffffff

00000994 <_get_i2cm_index>:
{
     994:	b510      	push	{r4, lr}
	return ((uint32_t)hw - (uint32_t)SERCOM0) >> 10;
     996:	4b09      	ldr	r3, [pc, #36]	; (9bc <_get_i2cm_index+0x28>)
     998:	469c      	mov	ip, r3
     99a:	4460      	add	r0, ip
     99c:	0a80      	lsrs	r0, r0, #10
		if (_i2cms[i].number == sercom_offset) {
     99e:	b2c0      	uxtb	r0, r0
     9a0:	2803      	cmp	r0, #3
     9a2:	d008      	beq.n	9b6 <_get_i2cm_index+0x22>
	ASSERT(false);
     9a4:	22e6      	movs	r2, #230	; 0xe6
     9a6:	0092      	lsls	r2, r2, #2
     9a8:	4905      	ldr	r1, [pc, #20]	; (9c0 <_get_i2cm_index+0x2c>)
     9aa:	2000      	movs	r0, #0
     9ac:	4b05      	ldr	r3, [pc, #20]	; (9c4 <_get_i2cm_index+0x30>)
     9ae:	4798      	blx	r3
	return -1;
     9b0:	2001      	movs	r0, #1
     9b2:	4240      	negs	r0, r0
}
     9b4:	bd10      	pop	{r4, pc}
			return i;
     9b6:	2000      	movs	r0, #0
     9b8:	e7fc      	b.n	9b4 <_get_i2cm_index+0x20>
     9ba:	46c0      	nop			; (mov r8, r8)
     9bc:	bdfff800 	.word	0xbdfff800
     9c0:	00001628 	.word	0x00001628
     9c4:	000007d1 	.word	0x000007d1

000009c8 <_i2c_m_sync_init_impl>:
{
     9c8:	b570      	push	{r4, r5, r6, lr}
     9ca:	0005      	movs	r5, r0
     9cc:	000c      	movs	r4, r1
	uint8_t i = _get_i2cm_index(hw);
     9ce:	0008      	movs	r0, r1
     9d0:	4b31      	ldr	r3, [pc, #196]	; (a98 <_i2c_m_sync_init_impl+0xd0>)
     9d2:	4798      	blx	r3
     9d4:	b2c0      	uxtb	r0, r0
	return ((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg;
     9d6:	69e3      	ldr	r3, [r4, #28]
	if (!hri_sercomi2cm_is_syncing(hw, SERCOM_I2CM_SYNCBUSY_SWRST)) {
     9d8:	07db      	lsls	r3, r3, #31
     9da:	d421      	bmi.n	a20 <_i2c_m_sync_init_impl+0x58>
		uint32_t mode = _i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_MODE_Msk;
     9dc:	0043      	lsls	r3, r0, #1
     9de:	181b      	adds	r3, r3, r0
     9e0:	00db      	lsls	r3, r3, #3
     9e2:	4a2e      	ldr	r2, [pc, #184]	; (a9c <_i2c_m_sync_init_impl+0xd4>)
     9e4:	18d3      	adds	r3, r2, r3
     9e6:	6859      	ldr	r1, [r3, #4]
     9e8:	231c      	movs	r3, #28
     9ea:	4019      	ands	r1, r3
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
     9ec:	2203      	movs	r2, #3
     9ee:	69e3      	ldr	r3, [r4, #28]
     9f0:	421a      	tst	r2, r3
     9f2:	d1fc      	bne.n	9ee <_i2c_m_sync_init_impl+0x26>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
     9f4:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomi2cm_get_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_ENABLE)) {
     9f6:	079b      	lsls	r3, r3, #30
     9f8:	d50b      	bpl.n	a12 <_i2c_m_sync_init_impl+0x4a>
	((Sercom *)hw)->I2CM.CTRLA.reg &= ~SERCOM_I2CM_CTRLA_ENABLE;
     9fa:	6823      	ldr	r3, [r4, #0]
     9fc:	2202      	movs	r2, #2
     9fe:	4393      	bics	r3, r2
     a00:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
     a02:	3201      	adds	r2, #1
     a04:	69e3      	ldr	r3, [r4, #28]
     a06:	421a      	tst	r2, r3
     a08:	d1fc      	bne.n	a04 <_i2c_m_sync_init_impl+0x3c>
     a0a:	2202      	movs	r2, #2
     a0c:	69e3      	ldr	r3, [r4, #28]
     a0e:	421a      	tst	r2, r3
     a10:	d1fc      	bne.n	a0c <_i2c_m_sync_init_impl+0x44>
		hri_sercomi2cm_write_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_SWRST | mode);
     a12:	2301      	movs	r3, #1
     a14:	430b      	orrs	r3, r1
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
     a16:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
     a18:	2203      	movs	r2, #3
     a1a:	69e3      	ldr	r3, [r4, #28]
     a1c:	421a      	tst	r2, r3
     a1e:	d1fc      	bne.n	a1a <_i2c_m_sync_init_impl+0x52>
     a20:	2201      	movs	r2, #1
     a22:	69e3      	ldr	r3, [r4, #28]
     a24:	421a      	tst	r2, r3
     a26:	d1fc      	bne.n	a22 <_i2c_m_sync_init_impl+0x5a>
	hri_sercomi2cm_write_CTRLA_reg(hw, _i2cms[i].ctrl_a);
     a28:	0043      	lsls	r3, r0, #1
     a2a:	181b      	adds	r3, r3, r0
     a2c:	00db      	lsls	r3, r3, #3
     a2e:	4a1b      	ldr	r2, [pc, #108]	; (a9c <_i2c_m_sync_init_impl+0xd4>)
     a30:	18d3      	adds	r3, r2, r3
     a32:	6859      	ldr	r1, [r3, #4]
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
     a34:	6021      	str	r1, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
     a36:	2203      	movs	r2, #3
     a38:	69e3      	ldr	r3, [r4, #28]
     a3a:	421a      	tst	r2, r3
     a3c:	d1fc      	bne.n	a38 <_i2c_m_sync_init_impl+0x70>
	hri_sercomi2cm_write_CTRLB_reg(hw, _i2cms[i].ctrl_b);
     a3e:	0043      	lsls	r3, r0, #1
     a40:	181b      	adds	r3, r3, r0
     a42:	00db      	lsls	r3, r3, #3
     a44:	4a15      	ldr	r2, [pc, #84]	; (a9c <_i2c_m_sync_init_impl+0xd4>)
     a46:	18d3      	adds	r3, r2, r3
     a48:	689b      	ldr	r3, [r3, #8]
}

static inline void hri_sercomi2cm_write_CTRLB_reg(const void *const hw, hri_sercomi2cm_ctrlb_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.CTRLB.reg = data;
     a4a:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
     a4c:	2204      	movs	r2, #4
     a4e:	69e3      	ldr	r3, [r4, #28]
     a50:	421a      	tst	r2, r3
     a52:	d1fc      	bne.n	a4e <_i2c_m_sync_init_impl+0x86>
	hri_sercomi2cm_write_BAUD_reg(hw, _i2cms[i].baud);
     a54:	0043      	lsls	r3, r0, #1
     a56:	181b      	adds	r3, r3, r0
     a58:	00db      	lsls	r3, r3, #3
     a5a:	4a10      	ldr	r2, [pc, #64]	; (a9c <_i2c_m_sync_init_impl+0xd4>)
     a5c:	18d3      	adds	r3, r2, r3
     a5e:	68db      	ldr	r3, [r3, #12]
}

static inline void hri_sercomi2cm_write_BAUD_reg(const void *const hw, hri_sercomi2cm_baud_reg_t data)
{
	SERCOM_CRITICAL_SECTION_ENTER();
	((Sercom *)hw)->I2CM.BAUD.reg = data;
     a60:	60e3      	str	r3, [r4, #12]
	service->mode = (_i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_SPEED_Msk) >> SERCOM_I2CM_CTRLA_SPEED_Pos;
     a62:	0189      	lsls	r1, r1, #6
     a64:	0f89      	lsrs	r1, r1, #30
     a66:	81a9      	strh	r1, [r5, #12]

static inline void hri_sercomi2cm_write_ADDR_HS_bit(const void *const hw, bool value)
{
	uint32_t tmp;
	SERCOM_CRITICAL_SECTION_ENTER();
	tmp = ((Sercom *)hw)->I2CM.ADDR.reg;
     a68:	6a63      	ldr	r3, [r4, #36]	; 0x24
	tmp &= ~SERCOM_I2CM_ADDR_HS;
     a6a:	4e0d      	ldr	r6, [pc, #52]	; (aa0 <_i2c_m_sync_init_impl+0xd8>)
     a6c:	401e      	ands	r6, r3
	hri_sercomi2cm_write_ADDR_HS_bit(hw, service->mode < I2C_HS ? 0 : 1);
     a6e:	2301      	movs	r3, #1
     a70:	428b      	cmp	r3, r1
     a72:	419b      	sbcs	r3, r3
     a74:	425b      	negs	r3, r3
	tmp |= value << SERCOM_I2CM_ADDR_HS_Pos;
     a76:	039b      	lsls	r3, r3, #14
     a78:	4333      	orrs	r3, r6
	((Sercom *)hw)->I2CM.ADDR.reg = tmp;
     a7a:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
     a7c:	2204      	movs	r2, #4
     a7e:	69e3      	ldr	r3, [r4, #28]
     a80:	421a      	tst	r2, r3
     a82:	d1fc      	bne.n	a7e <_i2c_m_sync_init_impl+0xb6>
	service->trise = _i2cms[i].trise;
     a84:	0043      	lsls	r3, r0, #1
     a86:	1818      	adds	r0, r3, r0
     a88:	00c0      	lsls	r0, r0, #3
     a8a:	4b04      	ldr	r3, [pc, #16]	; (a9c <_i2c_m_sync_init_impl+0xd4>)
     a8c:	1818      	adds	r0, r3, r0
     a8e:	8a43      	ldrh	r3, [r0, #18]
     a90:	81eb      	strh	r3, [r5, #14]
}
     a92:	2000      	movs	r0, #0
     a94:	bd70      	pop	{r4, r5, r6, pc}
     a96:	46c0      	nop			; (mov r8, r8)
     a98:	00000995 	.word	0x00000995
     a9c:	00001610 	.word	0x00001610
     aa0:	ffffbfff 	.word	0xffffbfff

00000aa4 <_i2c_m_sync_init>:
{
     aa4:	b570      	push	{r4, r5, r6, lr}
     aa6:	0004      	movs	r4, r0
     aa8:	000d      	movs	r5, r1
	ASSERT(i2c_dev);
     aaa:	1e43      	subs	r3, r0, #1
     aac:	4198      	sbcs	r0, r3
     aae:	b2c0      	uxtb	r0, r0
     ab0:	4a04      	ldr	r2, [pc, #16]	; (ac4 <_i2c_m_sync_init+0x20>)
     ab2:	4905      	ldr	r1, [pc, #20]	; (ac8 <_i2c_m_sync_init+0x24>)
     ab4:	4b05      	ldr	r3, [pc, #20]	; (acc <_i2c_m_sync_init+0x28>)
     ab6:	4798      	blx	r3
	i2c_dev->hw = hw;
     ab8:	6125      	str	r5, [r4, #16]
	return _i2c_m_sync_init_impl(&i2c_dev->service, hw);
     aba:	0029      	movs	r1, r5
     abc:	0020      	movs	r0, r4
     abe:	4b04      	ldr	r3, [pc, #16]	; (ad0 <_i2c_m_sync_init+0x2c>)
     ac0:	4798      	blx	r3
}
     ac2:	bd70      	pop	{r4, r5, r6, pc}
     ac4:	00000507 	.word	0x00000507
     ac8:	00001628 	.word	0x00001628
     acc:	000007d1 	.word	0x000007d1
     ad0:	000009c9 	.word	0x000009c9

00000ad4 <_i2c_m_sync_transfer>:
{
     ad4:	b5f0      	push	{r4, r5, r6, r7, lr}
     ad6:	46de      	mov	lr, fp
     ad8:	4657      	mov	r7, sl
     ada:	464e      	mov	r6, r9
     adc:	4645      	mov	r5, r8
     ade:	b5e0      	push	{r5, r6, r7, lr}
     ae0:	b083      	sub	sp, #12
     ae2:	0005      	movs	r5, r0
     ae4:	4688      	mov	r8, r1
	void *   hw = i2c_dev->hw;
     ae6:	6904      	ldr	r4, [r0, #16]
	ASSERT(i2c_dev);
     ae8:	0006      	movs	r6, r0
     aea:	1e73      	subs	r3, r6, #1
     aec:	419e      	sbcs	r6, r3
     aee:	b2f3      	uxtb	r3, r6
     af0:	9301      	str	r3, [sp, #4]
     af2:	4fb4      	ldr	r7, [pc, #720]	; (dc4 <_i2c_m_sync_transfer+0x2f0>)
     af4:	4ab4      	ldr	r2, [pc, #720]	; (dc8 <_i2c_m_sync_transfer+0x2f4>)
     af6:	0039      	movs	r1, r7
     af8:	0018      	movs	r0, r3
     afa:	4eb4      	ldr	r6, [pc, #720]	; (dcc <_i2c_m_sync_transfer+0x2f8>)
     afc:	47b0      	blx	r6
	ASSERT(i2c_dev->hw);
     afe:	6928      	ldr	r0, [r5, #16]
     b00:	1e43      	subs	r3, r0, #1
     b02:	4198      	sbcs	r0, r3
     b04:	b2c0      	uxtb	r0, r0
     b06:	22b8      	movs	r2, #184	; 0xb8
     b08:	00d2      	lsls	r2, r2, #3
     b0a:	0039      	movs	r1, r7
     b0c:	47b0      	blx	r6
	ASSERT(msg);
     b0e:	4640      	mov	r0, r8
     b10:	1e43      	subs	r3, r0, #1
     b12:	4198      	sbcs	r0, r3
     b14:	b2c0      	uxtb	r0, r0
     b16:	4aae      	ldr	r2, [pc, #696]	; (dd0 <_i2c_m_sync_transfer+0x2fc>)
     b18:	0039      	movs	r1, r7
     b1a:	47b0      	blx	r6
	if (i2c_dev->service.msg.flags & I2C_M_BUSY) {
     b1c:	886b      	ldrh	r3, [r5, #2]
     b1e:	05db      	lsls	r3, r3, #23
     b20:	d500      	bpl.n	b24 <_i2c_m_sync_transfer+0x50>
     b22:	e224      	b.n	f6e <_i2c_m_sync_transfer+0x49a>
	msg->flags |= I2C_M_BUSY;
     b24:	4643      	mov	r3, r8
     b26:	885a      	ldrh	r2, [r3, #2]
     b28:	2380      	movs	r3, #128	; 0x80
     b2a:	005b      	lsls	r3, r3, #1
     b2c:	431a      	orrs	r2, r3
     b2e:	4641      	mov	r1, r8
     b30:	804a      	strh	r2, [r1, #2]
	i2c_dev->service.msg = *msg;
     b32:	002a      	movs	r2, r5
     b34:	c9c1      	ldmia	r1!, {r0, r6, r7}
     b36:	c2c1      	stmia	r2!, {r0, r6, r7}
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_SMEN;
     b38:	6862      	ldr	r2, [r4, #4]
     b3a:	4313      	orrs	r3, r2
     b3c:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
     b3e:	2204      	movs	r2, #4
     b40:	69e3      	ldr	r3, [r4, #28]
     b42:	421a      	tst	r2, r3
     b44:	d1fc      	bne.n	b40 <_i2c_m_sync_transfer+0x6c>
	void *             hw    = i2c_dev->hw;
     b46:	692f      	ldr	r7, [r5, #16]
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
     b48:	683b      	ldr	r3, [r7, #0]
     b4a:	4699      	mov	r9, r3
	ASSERT(i2c_dev);
     b4c:	4aa1      	ldr	r2, [pc, #644]	; (dd4 <_i2c_m_sync_transfer+0x300>)
     b4e:	499d      	ldr	r1, [pc, #628]	; (dc4 <_i2c_m_sync_transfer+0x2f0>)
     b50:	9801      	ldr	r0, [sp, #4]
     b52:	4b9e      	ldr	r3, [pc, #632]	; (dcc <_i2c_m_sync_transfer+0x2f8>)
     b54:	4798      	blx	r3
	if (msg->len == 1 && sclsm) {
     b56:	686b      	ldr	r3, [r5, #4]
     b58:	2b01      	cmp	r3, #1
     b5a:	d05a      	beq.n	c12 <_i2c_m_sync_transfer+0x13e>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
     b5c:	687b      	ldr	r3, [r7, #4]
     b5e:	4a9e      	ldr	r2, [pc, #632]	; (dd8 <_i2c_m_sync_transfer+0x304>)
     b60:	4013      	ands	r3, r2
     b62:	607b      	str	r3, [r7, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
     b64:	2204      	movs	r2, #4
     b66:	69fb      	ldr	r3, [r7, #28]
     b68:	421a      	tst	r2, r3
     b6a:	d1fc      	bne.n	b66 <_i2c_m_sync_transfer+0x92>
	if (msg->addr & I2C_M_TEN) {
     b6c:	882b      	ldrh	r3, [r5, #0]
     b6e:	055a      	lsls	r2, r3, #21
     b70:	d55c      	bpl.n	c2c <_i2c_m_sync_transfer+0x158>
		if (msg->flags & I2C_M_RD) {
     b72:	886a      	ldrh	r2, [r5, #2]
     b74:	07d2      	lsls	r2, r2, #31
     b76:	d504      	bpl.n	b82 <_i2c_m_sync_transfer+0xae>
			msg->flags |= I2C_M_TEN;
     b78:	886a      	ldrh	r2, [r5, #2]
     b7a:	2180      	movs	r1, #128	; 0x80
     b7c:	00c9      	lsls	r1, r1, #3
     b7e:	430a      	orrs	r2, r1
     b80:	806a      	strh	r2, [r5, #2]
		                              ((msg->addr & TEN_ADDR_MASK) << 1) | SERCOM_I2CM_ADDR_TENBITEN
     b82:	005b      	lsls	r3, r3, #1
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
     b84:	4995      	ldr	r1, [pc, #596]	; (ddc <_i2c_m_sync_transfer+0x308>)
     b86:	4019      	ands	r1, r3
     b88:	2204      	movs	r2, #4
     b8a:	69fb      	ldr	r3, [r7, #28]
     b8c:	421a      	tst	r2, r3
     b8e:	d1fc      	bne.n	b8a <_i2c_m_sync_transfer+0xb6>
}

static inline hri_sercomi2cm_addr_reg_t hri_sercomi2cm_read_ADDR_reg(const void *const hw)
{
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
	return ((Sercom *)hw)->I2CM.ADDR.reg;
     b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     b92:	2280      	movs	r2, #128	; 0x80
     b94:	01d2      	lsls	r2, r2, #7
     b96:	401a      	ands	r2, r3
		hri_sercomi2cm_write_ADDR_reg(hw,
     b98:	2380      	movs	r3, #128	; 0x80
     b9a:	021b      	lsls	r3, r3, #8
     b9c:	4313      	orrs	r3, r2
     b9e:	4319      	orrs	r1, r3
	((Sercom *)hw)->I2CM.ADDR.reg = data;
     ba0:	6279      	str	r1, [r7, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
     ba2:	2204      	movs	r2, #4
     ba4:	69fb      	ldr	r3, [r7, #28]
     ba6:	421a      	tst	r2, r3
     ba8:	d1fc      	bne.n	ba4 <_i2c_m_sync_transfer+0xd0>
	void *   hw      = i2c_dev->hw;
     baa:	6929      	ldr	r1, [r5, #16]
	return ((Sercom *)hw)->I2CM.INTFLAG.reg;
     bac:	7e0b      	ldrb	r3, [r1, #24]
     bae:	b2db      	uxtb	r3, r3
     bb0:	4a8b      	ldr	r2, [pc, #556]	; (de0 <_i2c_m_sync_transfer+0x30c>)
	} while (!(*flags & MB_FLAG) && !(*flags & SB_FLAG));
     bb2:	2003      	movs	r0, #3
     bb4:	4218      	tst	r0, r3
     bb6:	d104      	bne.n	bc2 <_i2c_m_sync_transfer+0xee>
     bb8:	7e0b      	ldrb	r3, [r1, #24]
     bba:	b2db      	uxtb	r3, r3
     bbc:	3a01      	subs	r2, #1
		if (timeout-- == 0) {
     bbe:	2a00      	cmp	r2, #0
     bc0:	d1f8      	bne.n	bb4 <_i2c_m_sync_transfer+0xe0>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
     bc2:	683e      	ldr	r6, [r7, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
     bc4:	2104      	movs	r1, #4
     bc6:	69fa      	ldr	r2, [r7, #28]
     bc8:	4211      	tst	r1, r2
     bca:	d1fc      	bne.n	bc6 <_i2c_m_sync_transfer+0xf2>
}

static inline hri_sercomi2cm_status_reg_t hri_sercomi2cm_read_STATUS_reg(const void *const hw)
{
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
	return ((Sercom *)hw)->I2CM.STATUS.reg;
     bcc:	8b7a      	ldrh	r2, [r7, #26]
     bce:	b292      	uxth	r2, r2
	if (flags & MB_FLAG) {
     bd0:	07d9      	lsls	r1, r3, #31
     bd2:	d400      	bmi.n	bd6 <_i2c_m_sync_transfer+0x102>
     bd4:	e0a0      	b.n	d18 <_i2c_m_sync_transfer+0x244>
		if (status & SERCOM_I2CM_STATUS_ARBLOST) {
     bd6:	0793      	lsls	r3, r2, #30
     bd8:	d53e      	bpl.n	c58 <_i2c_m_sync_transfer+0x184>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
     bda:	2301      	movs	r3, #1
     bdc:	763b      	strb	r3, [r7, #24]
			msg->flags |= I2C_M_FAIL;
     bde:	886b      	ldrh	r3, [r5, #2]
     be0:	2180      	movs	r1, #128	; 0x80
     be2:	0149      	lsls	r1, r1, #5
     be4:	430b      	orrs	r3, r1
     be6:	806b      	strh	r3, [r5, #2]
			msg->flags &= ~I2C_M_BUSY;
     be8:	886b      	ldrh	r3, [r5, #2]
     bea:	497e      	ldr	r1, [pc, #504]	; (de4 <_i2c_m_sync_transfer+0x310>)
     bec:	400b      	ands	r3, r1
     bee:	806b      	strh	r3, [r5, #2]
			if (status & SERCOM_I2CM_STATUS_BUSERR) {
     bf0:	2001      	movs	r0, #1
     bf2:	0003      	movs	r3, r0
     bf4:	4013      	ands	r3, r2
			return I2C_ERR_BAD_ADDRESS;
     bf6:	4258      	negs	r0, r3
     bf8:	4158      	adcs	r0, r3
     bfa:	3805      	subs	r0, #5
		i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
     bfc:	886b      	ldrh	r3, [r5, #2]
     bfe:	4a79      	ldr	r2, [pc, #484]	; (de4 <_i2c_m_sync_transfer+0x310>)
     c00:	4013      	ands	r3, r2
     c02:	806b      	strh	r3, [r5, #2]
}
     c04:	b003      	add	sp, #12
     c06:	bc3c      	pop	{r2, r3, r4, r5}
     c08:	4690      	mov	r8, r2
     c0a:	4699      	mov	r9, r3
     c0c:	46a2      	mov	sl, r4
     c0e:	46ab      	mov	fp, r5
     c10:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (msg->len == 1 && sclsm) {
     c12:	464b      	mov	r3, r9
     c14:	011b      	lsls	r3, r3, #4
     c16:	d5a1      	bpl.n	b5c <_i2c_m_sync_transfer+0x88>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     c18:	687a      	ldr	r2, [r7, #4]
     c1a:	2380      	movs	r3, #128	; 0x80
     c1c:	02db      	lsls	r3, r3, #11
     c1e:	4313      	orrs	r3, r2
     c20:	607b      	str	r3, [r7, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
     c22:	2204      	movs	r2, #4
     c24:	69fb      	ldr	r3, [r7, #28]
     c26:	421a      	tst	r2, r3
     c28:	d1fc      	bne.n	c24 <_i2c_m_sync_transfer+0x150>
     c2a:	e79f      	b.n	b6c <_i2c_m_sync_transfer+0x98>
		                              ((msg->addr & SEVEN_ADDR_MASK) << 1) | (msg->flags & I2C_M_RD ? I2C_M_RD : 0x0)
     c2c:	886a      	ldrh	r2, [r5, #2]
     c2e:	005b      	lsls	r3, r3, #1
     c30:	21ff      	movs	r1, #255	; 0xff
     c32:	400b      	ands	r3, r1
     c34:	39fe      	subs	r1, #254	; 0xfe
     c36:	4011      	ands	r1, r2
     c38:	4319      	orrs	r1, r3
     c3a:	2204      	movs	r2, #4
     c3c:	69fb      	ldr	r3, [r7, #28]
     c3e:	421a      	tst	r2, r3
     c40:	d1fc      	bne.n	c3c <_i2c_m_sync_transfer+0x168>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
     c42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
     c44:	2280      	movs	r2, #128	; 0x80
     c46:	01d2      	lsls	r2, r2, #7
     c48:	4013      	ands	r3, r2
		hri_sercomi2cm_write_ADDR_reg(hw,
     c4a:	430b      	orrs	r3, r1
	((Sercom *)hw)->I2CM.ADDR.reg = data;
     c4c:	627b      	str	r3, [r7, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
     c4e:	2204      	movs	r2, #4
     c50:	69fb      	ldr	r3, [r7, #28]
     c52:	421a      	tst	r2, r3
     c54:	d1fc      	bne.n	c50 <_i2c_m_sync_transfer+0x17c>
     c56:	e7a8      	b.n	baa <_i2c_m_sync_transfer+0xd6>
			if (status & SERCOM_I2CM_STATUS_RXNACK) {
     c58:	0753      	lsls	r3, r2, #29
     c5a:	d41b      	bmi.n	c94 <_i2c_m_sync_transfer+0x1c0>
			if (msg->flags & I2C_M_TEN) {
     c5c:	886b      	ldrh	r3, [r5, #2]
     c5e:	055b      	lsls	r3, r3, #21
     c60:	d535      	bpl.n	cce <_i2c_m_sync_transfer+0x1fa>
				                              ((((msg->addr & TEN_ADDR_MASK) >> 8) | TEN_ADDR_FRAME) << 1) | I2C_M_RD
     c62:	882b      	ldrh	r3, [r5, #0]
     c64:	09db      	lsrs	r3, r3, #7
				                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
     c66:	2106      	movs	r1, #6
     c68:	4019      	ands	r1, r3
     c6a:	2204      	movs	r2, #4
     c6c:	69fb      	ldr	r3, [r7, #28]
     c6e:	421a      	tst	r2, r3
     c70:	d1fc      	bne.n	c6c <_i2c_m_sync_transfer+0x198>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
     c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
     c74:	2280      	movs	r2, #128	; 0x80
     c76:	01d2      	lsls	r2, r2, #7
     c78:	4013      	ands	r3, r2
				hri_sercomi2cm_write_ADDR_reg(hw,
     c7a:	22f1      	movs	r2, #241	; 0xf1
     c7c:	4313      	orrs	r3, r2
     c7e:	430b      	orrs	r3, r1
	((Sercom *)hw)->I2CM.ADDR.reg = data;
     c80:	627b      	str	r3, [r7, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
     c82:	3aed      	subs	r2, #237	; 0xed
     c84:	69fb      	ldr	r3, [r7, #28]
     c86:	421a      	tst	r2, r3
     c88:	d1fc      	bne.n	c84 <_i2c_m_sync_transfer+0x1b0>
				msg->flags &= ~I2C_M_TEN;
     c8a:	886b      	ldrh	r3, [r5, #2]
     c8c:	4a56      	ldr	r2, [pc, #344]	; (de8 <_i2c_m_sync_transfer+0x314>)
     c8e:	4013      	ands	r3, r2
     c90:	806b      	strh	r3, [r5, #2]
     c92:	e066      	b.n	d62 <_i2c_m_sync_transfer+0x28e>
				if (msg->len > 0) {
     c94:	686b      	ldr	r3, [r5, #4]
     c96:	2b00      	cmp	r3, #0
     c98:	dd04      	ble.n	ca4 <_i2c_m_sync_transfer+0x1d0>
					msg->flags |= I2C_M_FAIL;
     c9a:	886b      	ldrh	r3, [r5, #2]
     c9c:	2280      	movs	r2, #128	; 0x80
     c9e:	0152      	lsls	r2, r2, #5
     ca0:	4313      	orrs	r3, r2
     ca2:	806b      	strh	r3, [r5, #2]
				if (msg->flags & I2C_M_STOP) {
     ca4:	886b      	ldrh	r3, [r5, #2]
     ca6:	b21b      	sxth	r3, r3
     ca8:	2b00      	cmp	r3, #0
     caa:	db06      	blt.n	cba <_i2c_m_sync_transfer+0x1e6>
				msg->flags &= ~I2C_M_BUSY;
     cac:	886b      	ldrh	r3, [r5, #2]
     cae:	4a4d      	ldr	r2, [pc, #308]	; (de4 <_i2c_m_sync_transfer+0x310>)
     cb0:	4013      	ands	r3, r2
     cb2:	806b      	strh	r3, [r5, #2]
				return I2C_NACK;
     cb4:	2002      	movs	r0, #2
     cb6:	4240      	negs	r0, r0
     cb8:	e7a0      	b.n	bfc <_i2c_m_sync_transfer+0x128>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
     cba:	687a      	ldr	r2, [r7, #4]
     cbc:	23c0      	movs	r3, #192	; 0xc0
     cbe:	029b      	lsls	r3, r3, #10
     cc0:	4313      	orrs	r3, r2
     cc2:	607b      	str	r3, [r7, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
     cc4:	2304      	movs	r3, #4
     cc6:	69fa      	ldr	r2, [r7, #28]
     cc8:	4213      	tst	r3, r2
     cca:	d1fc      	bne.n	cc6 <_i2c_m_sync_transfer+0x1f2>
     ccc:	e7ee      	b.n	cac <_i2c_m_sync_transfer+0x1d8>
			if (msg->len == 0) {
     cce:	686b      	ldr	r3, [r5, #4]
     cd0:	2b00      	cmp	r3, #0
     cd2:	d112      	bne.n	cfa <_i2c_m_sync_transfer+0x226>
				if (msg->flags & I2C_M_STOP) {
     cd4:	886b      	ldrh	r3, [r5, #2]
     cd6:	b21b      	sxth	r3, r3
     cd8:	2b00      	cmp	r3, #0
     cda:	db04      	blt.n	ce6 <_i2c_m_sync_transfer+0x212>
				msg->flags &= ~I2C_M_BUSY;
     cdc:	886b      	ldrh	r3, [r5, #2]
     cde:	4a41      	ldr	r2, [pc, #260]	; (de4 <_i2c_m_sync_transfer+0x310>)
     ce0:	4013      	ands	r3, r2
     ce2:	806b      	strh	r3, [r5, #2]
     ce4:	e03d      	b.n	d62 <_i2c_m_sync_transfer+0x28e>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
     ce6:	687a      	ldr	r2, [r7, #4]
     ce8:	23c0      	movs	r3, #192	; 0xc0
     cea:	029b      	lsls	r3, r3, #10
     cec:	4313      	orrs	r3, r2
     cee:	607b      	str	r3, [r7, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
     cf0:	2204      	movs	r2, #4
     cf2:	69fb      	ldr	r3, [r7, #28]
     cf4:	421a      	tst	r2, r3
     cf6:	d1fc      	bne.n	cf2 <_i2c_m_sync_transfer+0x21e>
     cf8:	e7f0      	b.n	cdc <_i2c_m_sync_transfer+0x208>
				hri_sercomi2cm_write_DATA_reg(hw, *msg->buffer);
     cfa:	68ab      	ldr	r3, [r5, #8]
     cfc:	781a      	ldrb	r2, [r3, #0]
	((Sercom *)hw)->I2CM.DATA.reg = data;
     cfe:	2328      	movs	r3, #40	; 0x28
     d00:	54fa      	strb	r2, [r7, r3]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
     d02:	2204      	movs	r2, #4
     d04:	69fb      	ldr	r3, [r7, #28]
     d06:	421a      	tst	r2, r3
     d08:	d1fc      	bne.n	d04 <_i2c_m_sync_transfer+0x230>
				msg->buffer++;
     d0a:	68ab      	ldr	r3, [r5, #8]
     d0c:	3301      	adds	r3, #1
     d0e:	60ab      	str	r3, [r5, #8]
				msg->len--;
     d10:	686b      	ldr	r3, [r5, #4]
     d12:	3b01      	subs	r3, #1
     d14:	606b      	str	r3, [r5, #4]
     d16:	e024      	b.n	d62 <_i2c_m_sync_transfer+0x28e>
	} else if (flags & SB_FLAG) {
     d18:	079b      	lsls	r3, r3, #30
     d1a:	d522      	bpl.n	d62 <_i2c_m_sync_transfer+0x28e>
		if ((msg->len) && !(status & SERCOM_I2CM_STATUS_RXNACK)) {
     d1c:	686b      	ldr	r3, [r5, #4]
     d1e:	2b00      	cmp	r3, #0
     d20:	d040      	beq.n	da4 <_i2c_m_sync_transfer+0x2d0>
     d22:	0752      	lsls	r2, r2, #29
     d24:	d43e      	bmi.n	da4 <_i2c_m_sync_transfer+0x2d0>
	tmp = (tmp & SERCOM_I2CM_CTRLA_SCLSM) >> SERCOM_I2CM_CTRLA_SCLSM_Pos;
     d26:	0136      	lsls	r6, r6, #4
     d28:	0ff6      	lsrs	r6, r6, #31
			msg->len--;
     d2a:	3b01      	subs	r3, #1
     d2c:	606b      	str	r3, [r5, #4]
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
     d2e:	2b00      	cmp	r3, #0
     d30:	d000      	beq.n	d34 <_i2c_m_sync_transfer+0x260>
     d32:	e11f      	b.n	f74 <_i2c_m_sync_transfer+0x4a0>
     d34:	2e00      	cmp	r6, #0
     d36:	d100      	bne.n	d3a <_i2c_m_sync_transfer+0x266>
     d38:	e122      	b.n	f80 <_i2c_m_sync_transfer+0x4ac>
				if (msg->flags & I2C_M_STOP) {
     d3a:	886b      	ldrh	r3, [r5, #2]
     d3c:	b21b      	sxth	r3, r3
     d3e:	2b00      	cmp	r3, #0
     d40:	db1d      	blt.n	d7e <_i2c_m_sync_transfer+0x2aa>
				msg->flags &= ~I2C_M_BUSY;
     d42:	886b      	ldrh	r3, [r5, #2]
     d44:	4a27      	ldr	r2, [pc, #156]	; (de4 <_i2c_m_sync_transfer+0x310>)
     d46:	4013      	ands	r3, r2
     d48:	806b      	strh	r3, [r5, #2]
			*msg->buffer++ = hri_sercomi2cm_read_DATA_reg(hw);
     d4a:	68a9      	ldr	r1, [r5, #8]
     d4c:	1c4b      	adds	r3, r1, #1
     d4e:	60ab      	str	r3, [r5, #8]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
     d50:	2204      	movs	r2, #4
     d52:	69fb      	ldr	r3, [r7, #28]
     d54:	421a      	tst	r2, r3
     d56:	d1fc      	bne.n	d52 <_i2c_m_sync_transfer+0x27e>
	return ((Sercom *)hw)->I2CM.DATA.reg;
     d58:	2328      	movs	r3, #40	; 0x28
     d5a:	5cfb      	ldrb	r3, [r7, r3]
     d5c:	700b      	strb	r3, [r1, #0]
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
     d5e:	2302      	movs	r3, #2
     d60:	763b      	strb	r3, [r7, #24]
			return I2C_NACK;
     d62:	2600      	movs	r6, #0
	while (i2c_dev->service.msg.flags & I2C_M_BUSY) {
     d64:	2380      	movs	r3, #128	; 0x80
     d66:	005b      	lsls	r3, r3, #1
     d68:	469a      	mov	sl, r3
	} while (!(*flags & MB_FLAG) && !(*flags & SB_FLAG));
     d6a:	2103      	movs	r1, #3
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
     d6c:	2204      	movs	r2, #4
	if (flags & MB_FLAG) {
     d6e:	3bff      	subs	r3, #255	; 0xff
     d70:	469c      	mov	ip, r3
	} else if (flags & SB_FLAG) {
     d72:	3301      	adds	r3, #1
     d74:	4699      	mov	r9, r3
	return ((Sercom *)hw)->I2CM.DATA.reg;
     d76:	3326      	adds	r3, #38	; 0x26
     d78:	469b      	mov	fp, r3
     d7a:	9601      	str	r6, [sp, #4]
     d7c:	e0c2      	b.n	f04 <_i2c_m_sync_transfer+0x430>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_SMEN;
     d7e:	687b      	ldr	r3, [r7, #4]
     d80:	4a18      	ldr	r2, [pc, #96]	; (de4 <_i2c_m_sync_transfer+0x310>)
     d82:	4013      	ands	r3, r2
     d84:	607b      	str	r3, [r7, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
     d86:	3206      	adds	r2, #6
     d88:	32ff      	adds	r2, #255	; 0xff
     d8a:	69fb      	ldr	r3, [r7, #28]
     d8c:	421a      	tst	r2, r3
     d8e:	d1fc      	bne.n	d8a <_i2c_m_sync_transfer+0x2b6>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
     d90:	687a      	ldr	r2, [r7, #4]
     d92:	23c0      	movs	r3, #192	; 0xc0
     d94:	029b      	lsls	r3, r3, #10
     d96:	4313      	orrs	r3, r2
     d98:	607b      	str	r3, [r7, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
     d9a:	2204      	movs	r2, #4
     d9c:	69fb      	ldr	r3, [r7, #28]
     d9e:	421a      	tst	r2, r3
     da0:	d1fc      	bne.n	d9c <_i2c_m_sync_transfer+0x2c8>
     da2:	e7ce      	b.n	d42 <_i2c_m_sync_transfer+0x26e>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
     da4:	2302      	movs	r3, #2
     da6:	763b      	strb	r3, [r7, #24]
			return I2C_NACK;
     da8:	2002      	movs	r0, #2
     daa:	4240      	negs	r0, r0
     dac:	e726      	b.n	bfc <_i2c_m_sync_transfer+0x128>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
     dae:	6862      	ldr	r2, [r4, #4]
     db0:	23c0      	movs	r3, #192	; 0xc0
     db2:	029b      	lsls	r3, r3, #10
     db4:	4313      	orrs	r3, r2
     db6:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
     db8:	2204      	movs	r2, #4
     dba:	69e3      	ldr	r3, [r4, #28]
     dbc:	421a      	tst	r2, r3
     dbe:	d1fc      	bne.n	dba <_i2c_m_sync_transfer+0x2e6>
     dc0:	e0b5      	b.n	f2e <_i2c_m_sync_transfer+0x45a>
     dc2:	46c0      	nop			; (mov r8, r8)
     dc4:	00001628 	.word	0x00001628
     dc8:	000005bf 	.word	0x000005bf
     dcc:	000007d1 	.word	0x000007d1
     dd0:	000005c1 	.word	0x000005c1
     dd4:	00000594 	.word	0x00000594
     dd8:	fffbffff 	.word	0xfffbffff
     ddc:	000007fe 	.word	0x000007fe
     de0:	0000ffff 	.word	0x0000ffff
     de4:	fffffeff 	.word	0xfffffeff
     de8:	fffffbff 	.word	0xfffffbff
			if (status & SERCOM_I2CM_STATUS_RXNACK) {
     dec:	4202      	tst	r2, r0
     dee:	d11b      	bne.n	e28 <_i2c_m_sync_transfer+0x354>
			if (msg->flags & I2C_M_TEN) {
     df0:	886b      	ldrh	r3, [r5, #2]
     df2:	055b      	lsls	r3, r3, #21
     df4:	d535      	bpl.n	e62 <_i2c_m_sync_transfer+0x38e>
				                              ((((msg->addr & TEN_ADDR_MASK) >> 8) | TEN_ADDR_FRAME) << 1) | I2C_M_RD
     df6:	882b      	ldrh	r3, [r5, #0]
     df8:	09db      	lsrs	r3, r3, #7
				                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
     dfa:	2006      	movs	r0, #6
     dfc:	4018      	ands	r0, r3
     dfe:	69e3      	ldr	r3, [r4, #28]
     e00:	421a      	tst	r2, r3
     e02:	d1fc      	bne.n	dfe <_i2c_m_sync_transfer+0x32a>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
     e04:	6a63      	ldr	r3, [r4, #36]	; 0x24
     e06:	2680      	movs	r6, #128	; 0x80
     e08:	01f6      	lsls	r6, r6, #7
     e0a:	4033      	ands	r3, r6
				hri_sercomi2cm_write_ADDR_reg(hw,
     e0c:	26f1      	movs	r6, #241	; 0xf1
     e0e:	4333      	orrs	r3, r6
     e10:	4303      	orrs	r3, r0
	((Sercom *)hw)->I2CM.ADDR.reg = data;
     e12:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
     e14:	69e3      	ldr	r3, [r4, #28]
     e16:	421a      	tst	r2, r3
     e18:	d1fc      	bne.n	e14 <_i2c_m_sync_transfer+0x340>
				msg->flags &= ~I2C_M_TEN;
     e1a:	886b      	ldrh	r3, [r5, #2]
     e1c:	4878      	ldr	r0, [pc, #480]	; (1000 <_i2c_m_sync_transfer+0x52c>)
     e1e:	4003      	ands	r3, r0
     e20:	806b      	strh	r3, [r5, #2]
				return I2C_OK;
     e22:	2300      	movs	r3, #0
     e24:	9301      	str	r3, [sp, #4]
     e26:	e06d      	b.n	f04 <_i2c_m_sync_transfer+0x430>
				if (msg->len > 0) {
     e28:	686b      	ldr	r3, [r5, #4]
     e2a:	2b00      	cmp	r3, #0
     e2c:	dd04      	ble.n	e38 <_i2c_m_sync_transfer+0x364>
					msg->flags |= I2C_M_FAIL;
     e2e:	886b      	ldrh	r3, [r5, #2]
     e30:	2080      	movs	r0, #128	; 0x80
     e32:	0140      	lsls	r0, r0, #5
     e34:	4303      	orrs	r3, r0
     e36:	806b      	strh	r3, [r5, #2]
				if (msg->flags & I2C_M_STOP) {
     e38:	886b      	ldrh	r3, [r5, #2]
     e3a:	b21b      	sxth	r3, r3
     e3c:	2b00      	cmp	r3, #0
     e3e:	db07      	blt.n	e50 <_i2c_m_sync_transfer+0x37c>
				msg->flags &= ~I2C_M_BUSY;
     e40:	886b      	ldrh	r3, [r5, #2]
     e42:	4870      	ldr	r0, [pc, #448]	; (1004 <_i2c_m_sync_transfer+0x530>)
     e44:	4003      	ands	r3, r0
     e46:	806b      	strh	r3, [r5, #2]
				return I2C_NACK;
     e48:	2302      	movs	r3, #2
     e4a:	425b      	negs	r3, r3
     e4c:	9301      	str	r3, [sp, #4]
     e4e:	e059      	b.n	f04 <_i2c_m_sync_transfer+0x430>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
     e50:	6860      	ldr	r0, [r4, #4]
     e52:	23c0      	movs	r3, #192	; 0xc0
     e54:	029b      	lsls	r3, r3, #10
     e56:	4303      	orrs	r3, r0
     e58:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
     e5a:	69e3      	ldr	r3, [r4, #28]
     e5c:	421a      	tst	r2, r3
     e5e:	d1fc      	bne.n	e5a <_i2c_m_sync_transfer+0x386>
     e60:	e7ee      	b.n	e40 <_i2c_m_sync_transfer+0x36c>
			if (msg->len == 0) {
     e62:	686b      	ldr	r3, [r5, #4]
     e64:	2b00      	cmp	r3, #0
     e66:	d113      	bne.n	e90 <_i2c_m_sync_transfer+0x3bc>
				if (msg->flags & I2C_M_STOP) {
     e68:	886b      	ldrh	r3, [r5, #2]
     e6a:	b21b      	sxth	r3, r3
     e6c:	2b00      	cmp	r3, #0
     e6e:	db06      	blt.n	e7e <_i2c_m_sync_transfer+0x3aa>
				msg->flags &= ~I2C_M_BUSY;
     e70:	886b      	ldrh	r3, [r5, #2]
     e72:	4864      	ldr	r0, [pc, #400]	; (1004 <_i2c_m_sync_transfer+0x530>)
     e74:	4003      	ands	r3, r0
     e76:	806b      	strh	r3, [r5, #2]
			return I2C_OK;
     e78:	2300      	movs	r3, #0
     e7a:	9301      	str	r3, [sp, #4]
     e7c:	e042      	b.n	f04 <_i2c_m_sync_transfer+0x430>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
     e7e:	6860      	ldr	r0, [r4, #4]
     e80:	23c0      	movs	r3, #192	; 0xc0
     e82:	029b      	lsls	r3, r3, #10
     e84:	4303      	orrs	r3, r0
     e86:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
     e88:	69e3      	ldr	r3, [r4, #28]
     e8a:	421a      	tst	r2, r3
     e8c:	d1fc      	bne.n	e88 <_i2c_m_sync_transfer+0x3b4>
     e8e:	e7ef      	b.n	e70 <_i2c_m_sync_transfer+0x39c>
				hri_sercomi2cm_write_DATA_reg(hw, *msg->buffer);
     e90:	68ab      	ldr	r3, [r5, #8]
     e92:	781b      	ldrb	r3, [r3, #0]
	((Sercom *)hw)->I2CM.DATA.reg = data;
     e94:	4658      	mov	r0, fp
     e96:	5423      	strb	r3, [r4, r0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
     e98:	69e3      	ldr	r3, [r4, #28]
     e9a:	421a      	tst	r2, r3
     e9c:	d1fc      	bne.n	e98 <_i2c_m_sync_transfer+0x3c4>
				msg->buffer++;
     e9e:	68ab      	ldr	r3, [r5, #8]
     ea0:	3301      	adds	r3, #1
     ea2:	60ab      	str	r3, [r5, #8]
				msg->len--;
     ea4:	686b      	ldr	r3, [r5, #4]
     ea6:	3b01      	subs	r3, #1
     ea8:	606b      	str	r3, [r5, #4]
			return I2C_OK;
     eaa:	2300      	movs	r3, #0
     eac:	9301      	str	r3, [sp, #4]
     eae:	e029      	b.n	f04 <_i2c_m_sync_transfer+0x430>
	return I2C_OK;
     eb0:	2600      	movs	r6, #0
     eb2:	9601      	str	r6, [sp, #4]
	} else if (flags & SB_FLAG) {
     eb4:	464e      	mov	r6, r9
     eb6:	421e      	tst	r6, r3
     eb8:	d024      	beq.n	f04 <_i2c_m_sync_transfer+0x430>
		if ((msg->len) && !(status & SERCOM_I2CM_STATUS_RXNACK)) {
     eba:	686b      	ldr	r3, [r5, #4]
     ebc:	2b00      	cmp	r3, #0
     ebe:	d04d      	beq.n	f5c <_i2c_m_sync_transfer+0x488>
     ec0:	4202      	tst	r2, r0
     ec2:	d14b      	bne.n	f5c <_i2c_m_sync_transfer+0x488>
	tmp = (tmp & SERCOM_I2CM_CTRLA_SCLSM) >> SERCOM_I2CM_CTRLA_SCLSM_Pos;
     ec4:	0eff      	lsrs	r7, r7, #27
     ec6:	4660      	mov	r0, ip
     ec8:	4007      	ands	r7, r0
			msg->len--;
     eca:	3b01      	subs	r3, #1
     ecc:	606b      	str	r3, [r5, #4]
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
     ece:	2b00      	cmp	r3, #0
     ed0:	d000      	beq.n	ed4 <_i2c_m_sync_transfer+0x400>
     ed2:	e082      	b.n	fda <_i2c_m_sync_transfer+0x506>
     ed4:	2f00      	cmp	r7, #0
     ed6:	d100      	bne.n	eda <_i2c_m_sync_transfer+0x406>
     ed8:	e085      	b.n	fe6 <_i2c_m_sync_transfer+0x512>
				if (msg->flags & I2C_M_STOP) {
     eda:	886b      	ldrh	r3, [r5, #2]
     edc:	b21b      	sxth	r3, r3
     ede:	2b00      	cmp	r3, #0
     ee0:	db2c      	blt.n	f3c <_i2c_m_sync_transfer+0x468>
				msg->flags &= ~I2C_M_BUSY;
     ee2:	886b      	ldrh	r3, [r5, #2]
     ee4:	4847      	ldr	r0, [pc, #284]	; (1004 <_i2c_m_sync_transfer+0x530>)
     ee6:	4003      	ands	r3, r0
     ee8:	806b      	strh	r3, [r5, #2]
			*msg->buffer++ = hri_sercomi2cm_read_DATA_reg(hw);
     eea:	68a8      	ldr	r0, [r5, #8]
     eec:	1c43      	adds	r3, r0, #1
     eee:	60ab      	str	r3, [r5, #8]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
     ef0:	69e3      	ldr	r3, [r4, #28]
     ef2:	421a      	tst	r2, r3
     ef4:	d1fc      	bne.n	ef0 <_i2c_m_sync_transfer+0x41c>
	return ((Sercom *)hw)->I2CM.DATA.reg;
     ef6:	465b      	mov	r3, fp
     ef8:	5ce3      	ldrb	r3, [r4, r3]
     efa:	7003      	strb	r3, [r0, #0]
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
     efc:	464b      	mov	r3, r9
     efe:	7623      	strb	r3, [r4, #24]
	return I2C_OK;
     f00:	2300      	movs	r3, #0
     f02:	9301      	str	r3, [sp, #4]
	while (i2c_dev->service.msg.flags & I2C_M_BUSY) {
     f04:	886b      	ldrh	r3, [r5, #2]
     f06:	4650      	mov	r0, sl
     f08:	4203      	tst	r3, r0
     f0a:	d02d      	beq.n	f68 <_i2c_m_sync_transfer+0x494>
	void *   hw      = i2c_dev->hw;
     f0c:	692e      	ldr	r6, [r5, #16]
	return ((Sercom *)hw)->I2CM.INTFLAG.reg;
     f0e:	7e33      	ldrb	r3, [r6, #24]
     f10:	b2db      	uxtb	r3, r3
     f12:	483d      	ldr	r0, [pc, #244]	; (1008 <_i2c_m_sync_transfer+0x534>)
	} while (!(*flags & MB_FLAG) && !(*flags & SB_FLAG));
     f14:	4219      	tst	r1, r3
     f16:	d141      	bne.n	f9c <_i2c_m_sync_transfer+0x4c8>
     f18:	7e33      	ldrb	r3, [r6, #24]
     f1a:	b2db      	uxtb	r3, r3
     f1c:	3801      	subs	r0, #1
		if (timeout-- == 0) {
     f1e:	2800      	cmp	r0, #0
     f20:	d1f8      	bne.n	f14 <_i2c_m_sync_transfer+0x440>
			if (msg->flags & I2C_M_STOP) {
     f22:	4643      	mov	r3, r8
     f24:	885b      	ldrh	r3, [r3, #2]
     f26:	b21b      	sxth	r3, r3
     f28:	2b00      	cmp	r3, #0
     f2a:	da00      	bge.n	f2e <_i2c_m_sync_transfer+0x45a>
     f2c:	e73f      	b.n	dae <_i2c_m_sync_transfer+0x2da>
			i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
     f2e:	886b      	ldrh	r3, [r5, #2]
     f30:	4a34      	ldr	r2, [pc, #208]	; (1004 <_i2c_m_sync_transfer+0x530>)
     f32:	4013      	ands	r3, r2
     f34:	806b      	strh	r3, [r5, #2]
			return I2C_ERR_BUS;
     f36:	2005      	movs	r0, #5
     f38:	4240      	negs	r0, r0
			return ret;
     f3a:	e663      	b.n	c04 <_i2c_m_sync_transfer+0x130>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_SMEN;
     f3c:	6863      	ldr	r3, [r4, #4]
     f3e:	4831      	ldr	r0, [pc, #196]	; (1004 <_i2c_m_sync_transfer+0x530>)
     f40:	4003      	ands	r3, r0
     f42:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
     f44:	69e3      	ldr	r3, [r4, #28]
     f46:	421a      	tst	r2, r3
     f48:	d1fc      	bne.n	f44 <_i2c_m_sync_transfer+0x470>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
     f4a:	6860      	ldr	r0, [r4, #4]
     f4c:	23c0      	movs	r3, #192	; 0xc0
     f4e:	029b      	lsls	r3, r3, #10
     f50:	4303      	orrs	r3, r0
     f52:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
     f54:	69e3      	ldr	r3, [r4, #28]
     f56:	421a      	tst	r2, r3
     f58:	d1fc      	bne.n	f54 <_i2c_m_sync_transfer+0x480>
     f5a:	e7c2      	b.n	ee2 <_i2c_m_sync_transfer+0x40e>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
     f5c:	464b      	mov	r3, r9
     f5e:	7623      	strb	r3, [r4, #24]
			return I2C_NACK;
     f60:	2302      	movs	r3, #2
     f62:	425b      	negs	r3, r3
     f64:	9301      	str	r3, [sp, #4]
     f66:	e7cd      	b.n	f04 <_i2c_m_sync_transfer+0x430>
     f68:	9e01      	ldr	r6, [sp, #4]
     f6a:	0030      	movs	r0, r6
     f6c:	e64a      	b.n	c04 <_i2c_m_sync_transfer+0x130>
		return I2C_ERR_BUSY;
     f6e:	2006      	movs	r0, #6
     f70:	4240      	negs	r0, r0
     f72:	e647      	b.n	c04 <_i2c_m_sync_transfer+0x130>
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
     f74:	2b01      	cmp	r3, #1
     f76:	d000      	beq.n	f7a <_i2c_m_sync_transfer+0x4a6>
     f78:	e6e7      	b.n	d4a <_i2c_m_sync_transfer+0x276>
     f7a:	2e00      	cmp	r6, #0
     f7c:	d100      	bne.n	f80 <_i2c_m_sync_transfer+0x4ac>
     f7e:	e6e4      	b.n	d4a <_i2c_m_sync_transfer+0x276>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     f80:	687a      	ldr	r2, [r7, #4]
     f82:	2380      	movs	r3, #128	; 0x80
     f84:	02db      	lsls	r3, r3, #11
     f86:	4313      	orrs	r3, r2
     f88:	607b      	str	r3, [r7, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
     f8a:	2204      	movs	r2, #4
     f8c:	69fb      	ldr	r3, [r7, #28]
     f8e:	421a      	tst	r2, r3
     f90:	d1fc      	bne.n	f8c <_i2c_m_sync_transfer+0x4b8>
			if (msg->len == 0) {
     f92:	686b      	ldr	r3, [r5, #4]
     f94:	2b00      	cmp	r3, #0
     f96:	d100      	bne.n	f9a <_i2c_m_sync_transfer+0x4c6>
     f98:	e6cf      	b.n	d3a <_i2c_m_sync_transfer+0x266>
     f9a:	e6d6      	b.n	d4a <_i2c_m_sync_transfer+0x276>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
     f9c:	6827      	ldr	r7, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
     f9e:	69e0      	ldr	r0, [r4, #28]
     fa0:	4202      	tst	r2, r0
     fa2:	d1fc      	bne.n	f9e <_i2c_m_sync_transfer+0x4ca>
	return ((Sercom *)hw)->I2CM.STATUS.reg;
     fa4:	8b60      	ldrh	r0, [r4, #26]
     fa6:	b280      	uxth	r0, r0
	if (flags & MB_FLAG) {
     fa8:	4666      	mov	r6, ip
     faa:	421e      	tst	r6, r3
     fac:	d100      	bne.n	fb0 <_i2c_m_sync_transfer+0x4dc>
     fae:	e77f      	b.n	eb0 <_i2c_m_sync_transfer+0x3dc>
		if (status & SERCOM_I2CM_STATUS_ARBLOST) {
     fb0:	464b      	mov	r3, r9
     fb2:	4203      	tst	r3, r0
     fb4:	d100      	bne.n	fb8 <_i2c_m_sync_transfer+0x4e4>
     fb6:	e719      	b.n	dec <_i2c_m_sync_transfer+0x318>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
     fb8:	7626      	strb	r6, [r4, #24]
			msg->flags |= I2C_M_FAIL;
     fba:	886b      	ldrh	r3, [r5, #2]
     fbc:	2680      	movs	r6, #128	; 0x80
     fbe:	0176      	lsls	r6, r6, #5
     fc0:	4333      	orrs	r3, r6
     fc2:	806b      	strh	r3, [r5, #2]
			msg->flags &= ~I2C_M_BUSY;
     fc4:	886b      	ldrh	r3, [r5, #2]
     fc6:	4e0f      	ldr	r6, [pc, #60]	; (1004 <_i2c_m_sync_transfer+0x530>)
     fc8:	4033      	ands	r3, r6
     fca:	806b      	strh	r3, [r5, #2]
			if (status & SERCOM_I2CM_STATUS_BUSERR) {
     fcc:	4663      	mov	r3, ip
     fce:	4018      	ands	r0, r3
			return I2C_ERR_BAD_ADDRESS;
     fd0:	4246      	negs	r6, r0
     fd2:	4146      	adcs	r6, r0
     fd4:	1f73      	subs	r3, r6, #5
     fd6:	9301      	str	r3, [sp, #4]
     fd8:	e794      	b.n	f04 <_i2c_m_sync_transfer+0x430>
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
     fda:	2b01      	cmp	r3, #1
     fdc:	d000      	beq.n	fe0 <_i2c_m_sync_transfer+0x50c>
     fde:	e784      	b.n	eea <_i2c_m_sync_transfer+0x416>
     fe0:	2f00      	cmp	r7, #0
     fe2:	d100      	bne.n	fe6 <_i2c_m_sync_transfer+0x512>
     fe4:	e781      	b.n	eea <_i2c_m_sync_transfer+0x416>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
     fe6:	6860      	ldr	r0, [r4, #4]
     fe8:	2380      	movs	r3, #128	; 0x80
     fea:	02db      	lsls	r3, r3, #11
     fec:	4303      	orrs	r3, r0
     fee:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
     ff0:	69e3      	ldr	r3, [r4, #28]
     ff2:	421a      	tst	r2, r3
     ff4:	d1fc      	bne.n	ff0 <_i2c_m_sync_transfer+0x51c>
			if (msg->len == 0) {
     ff6:	686b      	ldr	r3, [r5, #4]
     ff8:	2b00      	cmp	r3, #0
     ffa:	d100      	bne.n	ffe <_i2c_m_sync_transfer+0x52a>
     ffc:	e76d      	b.n	eda <_i2c_m_sync_transfer+0x406>
     ffe:	e774      	b.n	eea <_i2c_m_sync_transfer+0x416>
    1000:	fffffbff 	.word	0xfffffbff
    1004:	fffffeff 	.word	0xfffffeff
    1008:	0000ffff 	.word	0x0000ffff

0000100c <_spi_m_sync_init>:

	return NULL;
}

int32_t _spi_m_sync_init(struct _spi_m_sync_dev *dev, void *const hw)
{
    100c:	b570      	push	{r4, r5, r6, lr}
    100e:	0005      	movs	r5, r0
    1010:	000c      	movs	r4, r1
	return ((uint32_t)hw - (uint32_t)SERCOM0) >> 10;
    1012:	4b35      	ldr	r3, [pc, #212]	; (10e8 <_spi_m_sync_init+0xdc>)
    1014:	18cb      	adds	r3, r1, r3
    1016:	0a9b      	lsrs	r3, r3, #10
		if (sercomspi_regs[i].n == n) {
    1018:	b2db      	uxtb	r3, r3
    101a:	2b00      	cmp	r3, #0
    101c:	d00b      	beq.n	1036 <_spi_m_sync_init+0x2a>
	const struct sercomspi_regs_cfg *regs = _spi_get_regs((uint32_t)hw);

	ASSERT(dev && hw);
    101e:	2800      	cmp	r0, #0
    1020:	d051      	beq.n	10c6 <_spi_m_sync_init+0xba>
    1022:	1e60      	subs	r0, r4, #1
    1024:	4184      	sbcs	r4, r0
    1026:	b2e0      	uxtb	r0, r4
    1028:	4a30      	ldr	r2, [pc, #192]	; (10ec <_spi_m_sync_init+0xe0>)
    102a:	4931      	ldr	r1, [pc, #196]	; (10f0 <_spi_m_sync_init+0xe4>)
    102c:	4b31      	ldr	r3, [pc, #196]	; (10f4 <_spi_m_sync_init+0xe8>)
    102e:	4798      	blx	r3

	if (regs == NULL) {
		return ERR_INVALID_ARG;
    1030:	200d      	movs	r0, #13
    1032:	4240      	negs	r0, r0
    1034:	e046      	b.n	10c4 <_spi_m_sync_init+0xb8>
	ASSERT(dev && hw);
    1036:	2800      	cmp	r0, #0
    1038:	d14d      	bne.n	10d6 <_spi_m_sync_init+0xca>
    103a:	4a2c      	ldr	r2, [pc, #176]	; (10ec <_spi_m_sync_init+0xe0>)
    103c:	492c      	ldr	r1, [pc, #176]	; (10f0 <_spi_m_sync_init+0xe4>)
    103e:	2000      	movs	r0, #0
    1040:	4b2c      	ldr	r3, [pc, #176]	; (10f4 <_spi_m_sync_init+0xe8>)
    1042:	4798      	blx	r3
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    1044:	69e3      	ldr	r3, [r4, #28]
	}

	if (!hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    1046:	07db      	lsls	r3, r3, #31
    1048:	d418      	bmi.n	107c <_spi_m_sync_init+0x70>
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    104a:	2203      	movs	r2, #3
    104c:	69e3      	ldr	r3, [r4, #28]
    104e:	421a      	tst	r2, r3
    1050:	d1fc      	bne.n	104c <_spi_m_sync_init+0x40>
	tmp = ((Sercom *)hw)->SPI.CTRLA.reg;
    1052:	6823      	ldr	r3, [r4, #0]
		uint32_t mode = regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk;
		if (hri_sercomspi_get_CTRLA_reg(hw, SERCOM_SPI_CTRLA_ENABLE)) {
    1054:	079b      	lsls	r3, r3, #30
    1056:	d50b      	bpl.n	1070 <_spi_m_sync_init+0x64>
	((Sercom *)hw)->SPI.CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    1058:	6823      	ldr	r3, [r4, #0]
    105a:	2202      	movs	r2, #2
    105c:	4393      	bics	r3, r2
    105e:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    1060:	3201      	adds	r2, #1
    1062:	69e3      	ldr	r3, [r4, #28]
    1064:	421a      	tst	r2, r3
    1066:	d1fc      	bne.n	1062 <_spi_m_sync_init+0x56>
    1068:	2202      	movs	r2, #2
    106a:	69e3      	ldr	r3, [r4, #28]
    106c:	421a      	tst	r2, r3
    106e:	d1fc      	bne.n	106a <_spi_m_sync_init+0x5e>
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    1070:	230d      	movs	r3, #13
    1072:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    1074:	2203      	movs	r2, #3
    1076:	69e3      	ldr	r3, [r4, #28]
    1078:	421a      	tst	r2, r3
    107a:	d1fc      	bne.n	1076 <_spi_m_sync_init+0x6a>
    107c:	2201      	movs	r2, #1
    107e:	69e3      	ldr	r3, [r4, #28]
    1080:	421a      	tst	r2, r3
    1082:	d1fc      	bne.n	107e <_spi_m_sync_init+0x72>
		}
		hri_sercomspi_write_CTRLA_reg(hw, SERCOM_SPI_CTRLA_SWRST | mode);
	}
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST);

	dev->prvt = hw;
    1084:	602c      	str	r4, [r5, #0]
	ASSERT(hw && regs);
    1086:	0020      	movs	r0, r4
    1088:	1e43      	subs	r3, r0, #1
    108a:	4198      	sbcs	r0, r3
    108c:	b2c0      	uxtb	r0, r0
    108e:	4a1a      	ldr	r2, [pc, #104]	; (10f8 <_spi_m_sync_init+0xec>)
    1090:	4917      	ldr	r1, [pc, #92]	; (10f0 <_spi_m_sync_init+0xe4>)
    1092:	4b18      	ldr	r3, [pc, #96]	; (10f4 <_spi_m_sync_init+0xe8>)
    1094:	4798      	blx	r3
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    1096:	4b19      	ldr	r3, [pc, #100]	; (10fc <_spi_m_sync_init+0xf0>)
    1098:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    109a:	2203      	movs	r2, #3
    109c:	69e3      	ldr	r3, [r4, #28]
    109e:	421a      	tst	r2, r3
    10a0:	d1fc      	bne.n	109c <_spi_m_sync_init+0x90>
	((Sercom *)hw)->SPI.CTRLB.reg = data;
    10a2:	2380      	movs	r3, #128	; 0x80
    10a4:	029b      	lsls	r3, r3, #10
    10a6:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    10a8:	2207      	movs	r2, #7
    10aa:	69e3      	ldr	r3, [r4, #28]
    10ac:	421a      	tst	r2, r3
    10ae:	d1fc      	bne.n	10aa <_spi_m_sync_init+0x9e>
	((Sercom *)hw)->SPI.BAUD.reg = data;
    10b0:	2309      	movs	r3, #9
    10b2:	7323      	strb	r3, [r4, #12]
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
    10b4:	2200      	movs	r2, #0
    10b6:	3327      	adds	r3, #39	; 0x27
    10b8:	54e2      	strb	r2, [r4, r3]
	} else {
		_spi_load_regs_master(hw, regs);
	}

	/* Load character size from default hardware configuration */
	dev->char_size = ((regs->ctrlb & SERCOM_SPI_CTRLB_CHSIZE_Msk) == 0) ? 1 : 2;
    10ba:	3b2f      	subs	r3, #47	; 0x2f
    10bc:	712b      	strb	r3, [r5, #4]

	dev->dummy_byte = regs->dummy_byte;
    10be:	4b10      	ldr	r3, [pc, #64]	; (1100 <_spi_m_sync_init+0xf4>)
    10c0:	80eb      	strh	r3, [r5, #6]

	return ERR_NONE;
    10c2:	2000      	movs	r0, #0
}
    10c4:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(dev && hw);
    10c6:	4a09      	ldr	r2, [pc, #36]	; (10ec <_spi_m_sync_init+0xe0>)
    10c8:	4909      	ldr	r1, [pc, #36]	; (10f0 <_spi_m_sync_init+0xe4>)
    10ca:	2000      	movs	r0, #0
    10cc:	4b09      	ldr	r3, [pc, #36]	; (10f4 <_spi_m_sync_init+0xe8>)
    10ce:	4798      	blx	r3
		return ERR_INVALID_ARG;
    10d0:	200d      	movs	r0, #13
    10d2:	4240      	negs	r0, r0
    10d4:	e7f6      	b.n	10c4 <_spi_m_sync_init+0xb8>
	ASSERT(dev && hw);
    10d6:	0008      	movs	r0, r1
    10d8:	1e43      	subs	r3, r0, #1
    10da:	4198      	sbcs	r0, r3
    10dc:	b2c0      	uxtb	r0, r0
    10de:	4a03      	ldr	r2, [pc, #12]	; (10ec <_spi_m_sync_init+0xe0>)
    10e0:	4903      	ldr	r1, [pc, #12]	; (10f0 <_spi_m_sync_init+0xe4>)
    10e2:	4b04      	ldr	r3, [pc, #16]	; (10f4 <_spi_m_sync_init+0xe8>)
    10e4:	4798      	blx	r3
    10e6:	e7ad      	b.n	1044 <_spi_m_sync_init+0x38>
    10e8:	bdfff800 	.word	0xbdfff800
    10ec:	00000925 	.word	0x00000925
    10f0:	00001628 	.word	0x00001628
    10f4:	000007d1 	.word	0x000007d1
    10f8:	000008ef 	.word	0x000008ef
    10fc:	0002000c 	.word	0x0002000c
    1100:	000001ff 	.word	0x000001ff

00001104 <_spi_m_sync_set_mode>:

	return _spi_async_disable(dev->prvt);
}

int32_t _spi_m_sync_set_mode(struct _spi_m_sync_dev *dev, const enum spi_transfer_mode mode)
{
    1104:	b570      	push	{r4, r5, r6, lr}
    1106:	0005      	movs	r5, r0
    1108:	000c      	movs	r4, r1
	ASSERT(dev && dev->prvt);
    110a:	2800      	cmp	r0, #0
    110c:	d00c      	beq.n	1128 <_spi_m_sync_set_mode+0x24>
    110e:	6800      	ldr	r0, [r0, #0]
    1110:	1e43      	subs	r3, r0, #1
    1112:	4198      	sbcs	r0, r3
    1114:	b2c0      	uxtb	r0, r0
    1116:	4a05      	ldr	r2, [pc, #20]	; (112c <_spi_m_sync_set_mode+0x28>)
    1118:	4905      	ldr	r1, [pc, #20]	; (1130 <_spi_m_sync_set_mode+0x2c>)
    111a:	4b06      	ldr	r3, [pc, #24]	; (1134 <_spi_m_sync_set_mode+0x30>)
    111c:	4798      	blx	r3

	return _spi_set_mode(dev->prvt, mode);
    111e:	6828      	ldr	r0, [r5, #0]
    1120:	0021      	movs	r1, r4
    1122:	4b05      	ldr	r3, [pc, #20]	; (1138 <_spi_m_sync_set_mode+0x34>)
    1124:	4798      	blx	r3
}
    1126:	bd70      	pop	{r4, r5, r6, pc}
    1128:	2000      	movs	r0, #0
    112a:	e7f4      	b.n	1116 <_spi_m_sync_set_mode+0x12>
    112c:	000009b8 	.word	0x000009b8
    1130:	00001628 	.word	0x00001628
    1134:	000007d1 	.word	0x000007d1
    1138:	0000095d 	.word	0x0000095d

0000113c <_spi_m_sync_trans>:

	return ERR_NONE;
}

int32_t _spi_m_sync_trans(struct _spi_m_sync_dev *dev, const struct spi_msg *msg)
{
    113c:	b5f0      	push	{r4, r5, r6, r7, lr}
    113e:	46de      	mov	lr, fp
    1140:	4657      	mov	r7, sl
    1142:	464e      	mov	r6, r9
    1144:	4645      	mov	r5, r8
    1146:	b5e0      	push	{r5, r6, r7, lr}
    1148:	b083      	sub	sp, #12
    114a:	4681      	mov	r9, r0
    114c:	000e      	movs	r6, r1
	void *                 hw   = dev->prvt;
    114e:	6804      	ldr	r4, [r0, #0]
	int32_t                rc   = 0;
	struct _spi_trans_ctrl ctrl = {msg->txbuf, msg->rxbuf, 0, 0, dev->char_size};
    1150:	680b      	ldr	r3, [r1, #0]
    1152:	4698      	mov	r8, r3
    1154:	684d      	ldr	r5, [r1, #4]
    1156:	7903      	ldrb	r3, [r0, #4]
    1158:	9301      	str	r3, [sp, #4]

	ASSERT(dev && hw);
    115a:	2800      	cmp	r0, #0
    115c:	d015      	beq.n	118a <_spi_m_sync_trans+0x4e>
    115e:	0020      	movs	r0, r4
    1160:	1e43      	subs	r3, r0, #1
    1162:	4198      	sbcs	r0, r3
    1164:	b2c0      	uxtb	r0, r0
    1166:	4a36      	ldr	r2, [pc, #216]	; (1240 <_spi_m_sync_trans+0x104>)
    1168:	4936      	ldr	r1, [pc, #216]	; (1244 <_spi_m_sync_trans+0x108>)
    116a:	4b37      	ldr	r3, [pc, #220]	; (1248 <_spi_m_sync_trans+0x10c>)
    116c:	4798      	blx	r3
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    116e:	69e3      	ldr	r3, [r4, #28]

	/* If settings are not applied (pending), we can not go on */
	if (hri_sercomspi_is_syncing(
    1170:	075b      	lsls	r3, r3, #29
    1172:	d13f      	bne.n	11f4 <_spi_m_sync_trans+0xb8>
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    1174:	2303      	movs	r3, #3
    1176:	69e0      	ldr	r0, [r4, #28]
    1178:	4018      	ands	r0, r3
    117a:	d1fc      	bne.n	1176 <_spi_m_sync_trans+0x3a>
	tmp = ((Sercom *)hw)->SPI.CTRLA.reg;
    117c:	6823      	ldr	r3, [r4, #0]
	        hw, (SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE | SERCOM_SPI_SYNCBUSY_CTRLB))) {
		return ERR_BUSY;
	}

	/* SPI must be enabled to start synchronous transfer */
	if (!hri_sercomspi_get_CTRLA_ENABLE_bit(hw)) {
    117e:	079b      	lsls	r3, r3, #30
    1180:	d53b      	bpl.n	11fa <_spi_m_sync_trans+0xbe>
    1182:	0002      	movs	r2, r0
	if (!(SERCOM_SPI_INTFLAG_DRE & iflag)) {
    1184:	2301      	movs	r3, #1
    1186:	469c      	mov	ip, r3
    1188:	e009      	b.n	119e <_spi_m_sync_trans+0x62>
    118a:	2000      	movs	r0, #0
    118c:	e7eb      	b.n	1166 <_spi_m_sync_trans+0x2a>
		*ctrl->rxbuf++ = (uint8_t)data;
    118e:	3501      	adds	r5, #1
	ctrl->rxcnt++;
    1190:	3201      	adds	r2, #1
	if (SERCOM_SPI_INTFLAG_ERROR & iflag) {
    1192:	b25b      	sxtb	r3, r3
    1194:	2b00      	cmp	r3, #0
    1196:	db16      	blt.n	11c6 <_spi_m_sync_trans+0x8a>
		rc = _spi_err_check(iflag, hw);

		if (rc < 0) {
			break;
		}
		if (ctrl.txcnt >= msg->size && ctrl.rxcnt >= msg->size) {
    1198:	68b3      	ldr	r3, [r6, #8]
    119a:	4283      	cmp	r3, r0
    119c:	d927      	bls.n	11ee <_spi_m_sync_trans+0xb2>
	return ((Sercom *)hw)->SPI.INTFLAG.reg;
    119e:	7e23      	ldrb	r3, [r4, #24]
    11a0:	b2db      	uxtb	r3, r3
	if (!(iflag & SERCOM_SPI_INTFLAG_RXC)) {
    11a2:	2104      	movs	r1, #4
    11a4:	4219      	tst	r1, r3
    11a6:	d02b      	beq.n	1200 <_spi_m_sync_trans+0xc4>
	return ((Sercom *)hw)->SPI.DATA.reg;
    11a8:	6aa7      	ldr	r7, [r4, #40]	; 0x28
	if (ctrl->rxbuf) {
    11aa:	2d00      	cmp	r5, #0
    11ac:	d0f0      	beq.n	1190 <_spi_m_sync_trans+0x54>
		*ctrl->rxbuf++ = (uint8_t)data;
    11ae:	702f      	strb	r7, [r5, #0]
		if (ctrl->char_size > 1) {
    11b0:	9901      	ldr	r1, [sp, #4]
    11b2:	2901      	cmp	r1, #1
    11b4:	d9eb      	bls.n	118e <_spi_m_sync_trans+0x52>
			*ctrl->rxbuf++ = (uint8_t)(data >> 8);
    11b6:	0a3f      	lsrs	r7, r7, #8
    11b8:	706f      	strb	r7, [r5, #1]
    11ba:	3502      	adds	r5, #2
    11bc:	e7e8      	b.n	1190 <_spi_m_sync_trans+0x54>
		data = *ctrl->txbuf++;
    11be:	2101      	movs	r1, #1
    11c0:	468b      	mov	fp, r1
    11c2:	44d8      	add	r8, fp
    11c4:	e037      	b.n	1236 <_spi_m_sync_trans+0xfa>
	((Sercom *)hw)->SPI.STATUS.reg = mask;
    11c6:	2301      	movs	r3, #1
    11c8:	425b      	negs	r3, r3
    11ca:	8363      	strh	r3, [r4, #26]
	((Sercom *)hw)->SPI.INTFLAG.reg = mask;
    11cc:	3381      	adds	r3, #129	; 0x81
    11ce:	7623      	strb	r3, [r4, #24]
		return ERR_OVERFLOW;
    11d0:	2013      	movs	r0, #19
    11d2:	4240      	negs	r0, r0
	tmp &= mask;
    11d4:	2203      	movs	r2, #3
	tmp = ((Sercom *)hw)->SPI.INTFLAG.reg;
    11d6:	7e23      	ldrb	r3, [r4, #24]
	while (!(hri_sercomspi_get_INTFLAG_reg(hw, SERCOM_SPI_INTFLAG_TXC | SERCOM_SPI_INTFLAG_DRE))) {
    11d8:	4213      	tst	r3, r2
    11da:	d0fc      	beq.n	11d6 <_spi_m_sync_trans+0x9a>
	((Sercom *)hw)->SPI.INTFLAG.reg = mask;
    11dc:	2303      	movs	r3, #3
    11de:	7623      	strb	r3, [r4, #24]
	}
	/* Wait until SPI bus idle */
	_spi_wait_bus_idle(hw);

	return rc;
}
    11e0:	b003      	add	sp, #12
    11e2:	bc3c      	pop	{r2, r3, r4, r5}
    11e4:	4690      	mov	r8, r2
    11e6:	4699      	mov	r9, r3
    11e8:	46a2      	mov	sl, r4
    11ea:	46ab      	mov	fp, r5
    11ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (ctrl.txcnt >= msg->size && ctrl.rxcnt >= msg->size) {
    11ee:	4293      	cmp	r3, r2
    11f0:	d8d5      	bhi.n	119e <_spi_m_sync_trans+0x62>
    11f2:	e7ef      	b.n	11d4 <_spi_m_sync_trans+0x98>
		return ERR_BUSY;
    11f4:	2004      	movs	r0, #4
    11f6:	4240      	negs	r0, r0
    11f8:	e7f2      	b.n	11e0 <_spi_m_sync_trans+0xa4>
		return ERR_NOT_INITIALIZED;
    11fa:	2014      	movs	r0, #20
    11fc:	4240      	negs	r0, r0
    11fe:	e7ef      	b.n	11e0 <_spi_m_sync_trans+0xa4>
			if (ctrl.rxcnt >= ctrl.txcnt) {
    1200:	4290      	cmp	r0, r2
    1202:	d8c6      	bhi.n	1192 <_spi_m_sync_trans+0x56>
	if (!(SERCOM_SPI_INTFLAG_DRE & iflag)) {
    1204:	4667      	mov	r7, ip
    1206:	421f      	tst	r7, r3
    1208:	d0c3      	beq.n	1192 <_spi_m_sync_trans+0x56>
				_spi_tx_check_and_send(hw, iflag, &ctrl, dev->dummy_byte);
    120a:	464f      	mov	r7, r9
    120c:	88ff      	ldrh	r7, [r7, #6]
    120e:	46ba      	mov	sl, r7
	if (ctrl->txbuf) {
    1210:	4647      	mov	r7, r8
    1212:	2f00      	cmp	r7, #0
    1214:	d00f      	beq.n	1236 <_spi_m_sync_trans+0xfa>
		data = *ctrl->txbuf++;
    1216:	783f      	ldrb	r7, [r7, #0]
    1218:	46ba      	mov	sl, r7
		if (ctrl->char_size > 1) {
    121a:	9901      	ldr	r1, [sp, #4]
    121c:	2901      	cmp	r1, #1
    121e:	d9ce      	bls.n	11be <_spi_m_sync_trans+0x82>
			data |= (*ctrl->txbuf) << 8;
    1220:	4647      	mov	r7, r8
    1222:	787f      	ldrb	r7, [r7, #1]
    1224:	023f      	lsls	r7, r7, #8
    1226:	46bb      	mov	fp, r7
    1228:	4657      	mov	r7, sl
    122a:	4659      	mov	r1, fp
    122c:	430f      	orrs	r7, r1
    122e:	46ba      	mov	sl, r7
			ctrl->txbuf++;
    1230:	2102      	movs	r1, #2
    1232:	468b      	mov	fp, r1
    1234:	44d8      	add	r8, fp
	ctrl->txcnt++;
    1236:	3001      	adds	r0, #1
	((Sercom *)hw)->SPI.DATA.reg = data;
    1238:	4657      	mov	r7, sl
    123a:	62a7      	str	r7, [r4, #40]	; 0x28
    123c:	e7a9      	b.n	1192 <_spi_m_sync_trans+0x56>
    123e:	46c0      	nop			; (mov r8, r8)
    1240:	00000a85 	.word	0x00000a85
    1244:	00001628 	.word	0x00001628
    1248:	000007d1 	.word	0x000007d1

0000124c <_sysctrl_init_sources>:
}

static inline hri_sysctrl_osc8m_reg_t hri_sysctrl_read_OSC8M_CALIB_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Sysctrl *)hw)->OSC8M.reg;
    124c:	4b0e      	ldr	r3, [pc, #56]	; (1288 <_sysctrl_init_sources+0x3c>)
    124e:	6a1a      	ldr	r2, [r3, #32]
}

static inline hri_sysctrl_osc8m_reg_t hri_sysctrl_read_OSC8M_FRANGE_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Sysctrl *)hw)->OSC8M.reg;
    1250:	6a19      	ldr	r1, [r3, #32]
	hri_sysctrl_write_OSC8M_reg(hw,
	                            SYSCTRL_OSC8M_FRANGE(hri_sysctrl_read_OSC8M_FRANGE_bf(hw)) |
#if CONF_OSC8M_OVERWRITE_CALIBRATION == 1
	                                SYSCTRL_OSC8M_CALIB(CONF_OSC8M_CALIB) |
#else
	                                SYSCTRL_OSC8M_CALIB(calib) |
    1252:	480e      	ldr	r0, [pc, #56]	; (128c <_sysctrl_init_sources+0x40>)
    1254:	4002      	ands	r2, r0
	                            SYSCTRL_OSC8M_FRANGE(hri_sysctrl_read_OSC8M_FRANGE_bf(hw)) |
    1256:	0f89      	lsrs	r1, r1, #30
    1258:	0789      	lsls	r1, r1, #30
	hri_sysctrl_write_OSC8M_reg(hw,
    125a:	480d      	ldr	r0, [pc, #52]	; (1290 <_sysctrl_init_sources+0x44>)
    125c:	4301      	orrs	r1, r0
    125e:	430a      	orrs	r2, r1
}

static inline void hri_sysctrl_write_OSC8M_reg(const void *const hw, hri_sysctrl_osc8m_reg_t data)
{
	SYSCTRL_CRITICAL_SECTION_ENTER();
	((Sysctrl *)hw)->OSC8M.reg = data;
    1260:	621a      	str	r2, [r3, #32]
	((Sysctrl *)hw)->OSC32K.reg |= SYSCTRL_OSC32K_ENABLE;
    1262:	699a      	ldr	r2, [r3, #24]
    1264:	2102      	movs	r1, #2
    1266:	430a      	orrs	r2, r1
    1268:	619a      	str	r2, [r3, #24]
	tmp = ((Sysctrl *)hw)->OSCULP32K.reg;
    126a:	7f1a      	ldrb	r2, [r3, #28]
	tmp = (tmp & SYSCTRL_OSCULP32K_CALIB_Msk) >> SYSCTRL_OSCULP32K_CALIB_Pos;
    126c:	311d      	adds	r1, #29
    126e:	400a      	ands	r2, r1
	((Sysctrl *)hw)->OSCULP32K.reg = data;
    1270:	771a      	strb	r2, [r3, #28]
	return (((Sysctrl *)hw)->PCLKSR.reg & SYSCTRL_PCLKSR_OSC8MRDY) >> SYSCTRL_PCLKSR_OSC8MRDY_Pos;
    1272:	0019      	movs	r1, r3
#endif
#endif

#if CONF_OSC8M_CONFIG == 1
#if CONF_OSC8M_ENABLE == 1
	while (!hri_sysctrl_get_PCLKSR_OSC8MRDY_bit(hw))
    1274:	2208      	movs	r2, #8
    1276:	68cb      	ldr	r3, [r1, #12]
    1278:	421a      	tst	r2, r3
    127a:	d0fc      	beq.n	1276 <_sysctrl_init_sources+0x2a>
	((Sysctrl *)hw)->OSC8M.reg |= SYSCTRL_OSC8M_ONDEMAND;
    127c:	4a02      	ldr	r2, [pc, #8]	; (1288 <_sysctrl_init_sources+0x3c>)
    127e:	6a13      	ldr	r3, [r2, #32]
    1280:	2180      	movs	r1, #128	; 0x80
    1282:	430b      	orrs	r3, r1
    1284:	6213      	str	r3, [r2, #32]
	hri_sysctrl_set_OSC8M_ONDEMAND_bit(hw);
#endif
#endif

	(void)calib, (void)hw;
}
    1286:	4770      	bx	lr
    1288:	40000800 	.word	0x40000800
    128c:	0fff0000 	.word	0x0fff0000
    1290:	00000302 	.word	0x00000302

00001294 <_sysctrl_init_referenced_generators>:
	((Sysctrl *)hw)->OSC32K.reg &= ~SYSCTRL_OSC32K_ENABLE;
    1294:	4a02      	ldr	r2, [pc, #8]	; (12a0 <_sysctrl_init_referenced_generators+0xc>)
    1296:	6993      	ldr	r3, [r2, #24]
    1298:	2102      	movs	r1, #2
    129a:	438b      	bics	r3, r1
    129c:	6193      	str	r3, [r2, #24]
	/* Disable after all possible configurations needs sync written. */
	hri_sysctrl_clear_OSC32K_ENABLE_bit(hw);
#endif

	(void)hw;
}
    129e:	4770      	bx	lr
    12a0:	40000800 	.word	0x40000800

000012a4 <_gpio_get_level>:

/**
 * \brief Get input levels on all port pins
 */
static inline uint32_t _gpio_get_level(const enum gpio_port port)
{
    12a4:	b510      	push	{r4, lr}
    12a6:	b082      	sub	sp, #8
    12a8:	0004      	movs	r4, r0
	uint32_t tmp;

	CRITICAL_SECTION_ENTER();
    12aa:	a801      	add	r0, sp, #4
    12ac:	4b0b      	ldr	r3, [pc, #44]	; (12dc <_gpio_get_level+0x38>)
    12ae:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    12b0:	01e3      	lsls	r3, r4, #7
    12b2:	22c0      	movs	r2, #192	; 0xc0
    12b4:	05d2      	lsls	r2, r2, #23
    12b6:	589c      	ldr	r4, [r3, r2]
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    12b8:	4a09      	ldr	r2, [pc, #36]	; (12e0 <_gpio_get_level+0x3c>)
    12ba:	189a      	adds	r2, r3, r2
    12bc:	6a12      	ldr	r2, [r2, #32]
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    12be:	21c0      	movs	r1, #192	; 0xc0
    12c0:	05c9      	lsls	r1, r1, #23
    12c2:	468c      	mov	ip, r1
    12c4:	4463      	add	r3, ip
    12c6:	691b      	ldr	r3, [r3, #16]

	uint32_t dir_tmp = hri_port_read_DIR_reg(PORT_IOBUS, port);

	tmp = hri_port_read_IN_reg(PORT, port) & ~dir_tmp;
	tmp |= hri_port_read_OUT_reg(PORT_IOBUS, port) & dir_tmp;
    12c8:	4053      	eors	r3, r2
    12ca:	401c      	ands	r4, r3
    12cc:	4054      	eors	r4, r2

	CRITICAL_SECTION_LEAVE();
    12ce:	a801      	add	r0, sp, #4
    12d0:	4b04      	ldr	r3, [pc, #16]	; (12e4 <_gpio_get_level+0x40>)
    12d2:	4798      	blx	r3

	return tmp;
}
    12d4:	0020      	movs	r0, r4
    12d6:	b002      	add	sp, #8
    12d8:	bd10      	pop	{r4, pc}
    12da:	46c0      	nop			; (mov r8, r8)
    12dc:	00000411 	.word	0x00000411
    12e0:	41004400 	.word	0x41004400
    12e4:	0000041f 	.word	0x0000041f

000012e8 <main>:
bool is_stepping=true;
int QEM[16] = {0,-1,1,0,1,0,0,-1,-1,0,0,1,0,1,-1,0};
//This Code is in the process of being re-written for trinamic driver use rather than the MDR motor driver we used.

int main(void)
{
    12e8:	b5f0      	push	{r4, r5, r6, r7, lr}
    12ea:	46c6      	mov	lr, r8
    12ec:	b500      	push	{lr}
    12ee:	b084      	sub	sp, #16
	/* Initializes MCU, drivers and middleware */
	atmel_start_init();
    12f0:	4b34      	ldr	r3, [pc, #208]	; (13c4 <main+0xdc>)
    12f2:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    12f4:	25c0      	movs	r5, #192	; 0xc0
    12f6:	05ed      	lsls	r5, r5, #23
    12f8:	2380      	movs	r3, #128	; 0x80
    12fa:	02db      	lsls	r3, r3, #11
    12fc:	60ab      	str	r3, [r5, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    12fe:	4c32      	ldr	r4, [pc, #200]	; (13c8 <main+0xe0>)
    1300:	2380      	movs	r3, #128	; 0x80
    1302:	05db      	lsls	r3, r3, #23
    1304:	62a3      	str	r3, [r4, #40]	; 0x28
    1306:	4a31      	ldr	r2, [pc, #196]	; (13cc <main+0xe4>)
    1308:	62a2      	str	r2, [r4, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    130a:	2280      	movs	r2, #128	; 0x80
    130c:	0312      	lsls	r2, r2, #12
    130e:	60aa      	str	r2, [r5, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    1310:	62a3      	str	r3, [r4, #40]	; 0x28
    1312:	4a2f      	ldr	r2, [pc, #188]	; (13d0 <main+0xe8>)
    1314:	62a2      	str	r2, [r4, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    1316:	2280      	movs	r2, #128	; 0x80
    1318:	0252      	lsls	r2, r2, #9
    131a:	60aa      	str	r2, [r5, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    131c:	62a3      	str	r3, [r4, #40]	; 0x28
    131e:	4a2d      	ldr	r2, [pc, #180]	; (13d4 <main+0xec>)
    1320:	62a2      	str	r2, [r4, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    1322:	2280      	movs	r2, #128	; 0x80
    1324:	0212      	lsls	r2, r2, #8
    1326:	60aa      	str	r2, [r5, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    1328:	4a2b      	ldr	r2, [pc, #172]	; (13d8 <main+0xf0>)
    132a:	62a2      	str	r2, [r4, #40]	; 0x28
    132c:	27c0      	movs	r7, #192	; 0xc0
    132e:	063f      	lsls	r7, r7, #24
    1330:	62a7      	str	r7, [r4, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    1332:	2280      	movs	r2, #128	; 0x80
    1334:	01d2      	lsls	r2, r2, #7
    1336:	60aa      	str	r2, [r5, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    1338:	4a28      	ldr	r2, [pc, #160]	; (13dc <main+0xf4>)
    133a:	62a2      	str	r2, [r4, #40]	; 0x28
    133c:	62a7      	str	r7, [r4, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    133e:	2280      	movs	r2, #128	; 0x80
    1340:	0292      	lsls	r2, r2, #10
    1342:	60aa      	str	r2, [r5, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    1344:	62a3      	str	r3, [r4, #40]	; 0x28
    1346:	4b26      	ldr	r3, [pc, #152]	; (13e0 <main+0xf8>)
    1348:	62a3      	str	r3, [r4, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    134a:	2310      	movs	r3, #16
    134c:	606b      	str	r3, [r5, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    134e:	4b25      	ldr	r3, [pc, #148]	; (13e4 <main+0xfc>)
    1350:	62a3      	str	r3, [r4, #40]	; 0x28
    1352:	4b25      	ldr	r3, [pc, #148]	; (13e8 <main+0x100>)
    1354:	62a3      	str	r3, [r4, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    1356:	2220      	movs	r2, #32
    1358:	606a      	str	r2, [r5, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    135a:	4a24      	ldr	r2, [pc, #144]	; (13ec <main+0x104>)
    135c:	62a2      	str	r2, [r4, #40]	; 0x28
    135e:	62a3      	str	r3, [r4, #40]	; 0x28
	gpio_set_pin_direction(stepPin,GPIO_DIRECTION_OUT);
	gpio_set_pin_direction(SPI_MODE,GPIO_DIRECTION_OUT);
	gpio_set_pin_direction(IFA, GPIO_DIRECTION_IN);
	gpio_set_pin_direction(IFB, GPIO_DIRECTION_IN);
	struct io_descriptor *io;
	spi_m_sync_get_io_descriptor(&SPI_0, &io);
    1360:	a903      	add	r1, sp, #12
    1362:	4823      	ldr	r0, [pc, #140]	; (13f0 <main+0x108>)
    1364:	4b23      	ldr	r3, [pc, #140]	; (13f4 <main+0x10c>)
    1366:	4798      	blx	r3
 *
 * \param[in] pin       The pin number for device
 */
static inline bool gpio_get_pin_level(const uint8_t pin)
{
	return (bool)(_gpio_get_level((enum gpio_port)GPIO_PORT(pin)) & (0x01U << GPIO_PIN(pin)));
    1368:	2000      	movs	r0, #0
    136a:	4e23      	ldr	r6, [pc, #140]	; (13f8 <main+0x110>)
    136c:	47b0      	blx	r6
    136e:	4680      	mov	r8, r0
    1370:	2000      	movs	r0, #0
    1372:	47b0      	blx	r6
    1374:	4643      	mov	r3, r8
    1376:	091b      	lsrs	r3, r3, #4
    1378:	2201      	movs	r2, #1
    137a:	4013      	ands	r3, r2
	previous = gpio_get_pin_level(IFA)*2 + gpio_get_pin_level(IFB);//encoder stuff
    137c:	005b      	lsls	r3, r3, #1
    137e:	0940      	lsrs	r0, r0, #5
    1380:	4002      	ands	r2, r0
    1382:	189b      	adds	r3, r3, r2
    1384:	4a1d      	ldr	r2, [pc, #116]	; (13fc <main+0x114>)
    1386:	7013      	strb	r3, [r2, #0]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    1388:	2340      	movs	r3, #64	; 0x40
    138a:	60ab      	str	r3, [r5, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    138c:	4a1c      	ldr	r2, [pc, #112]	; (1400 <main+0x118>)
    138e:	62a2      	str	r2, [r4, #40]	; 0x28
    1390:	62a7      	str	r7, [r4, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    1392:	61ab      	str	r3, [r5, #24]
	while(1){
		/*struct spi_xfer new;
		new.txbuf = "Hi\n";
		new.size=sizeof(new.txbuf);
		*/
		uint8_t data[6] = {0b01001000, 0b01100101, 0b01101100, 0b01101100, 0b01101111, 0b00100001};
    1394:	4f1b      	ldr	r7, [pc, #108]	; (1404 <main+0x11c>)
		gpio_set_pin_level(CFG3,false);
		io_write(io,data,6);
    1396:	4b1c      	ldr	r3, [pc, #112]	; (1408 <main+0x120>)
    1398:	4698      	mov	r8, r3
		delay_ms(1);
    139a:	4e1c      	ldr	r6, [pc, #112]	; (140c <main+0x124>)
		uint8_t data[6] = {0b01001000, 0b01100101, 0b01101100, 0b01101100, 0b01101111, 0b00100001};
    139c:	a901      	add	r1, sp, #4
    139e:	683b      	ldr	r3, [r7, #0]
    13a0:	9301      	str	r3, [sp, #4]
    13a2:	88bb      	ldrh	r3, [r7, #4]
    13a4:	808b      	strh	r3, [r1, #4]
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    13a6:	24c0      	movs	r4, #192	; 0xc0
    13a8:	05e4      	lsls	r4, r4, #23
    13aa:	2580      	movs	r5, #128	; 0x80
    13ac:	00ed      	lsls	r5, r5, #3
    13ae:	6165      	str	r5, [r4, #20]
		io_write(io,data,6);
    13b0:	2206      	movs	r2, #6
    13b2:	9803      	ldr	r0, [sp, #12]
    13b4:	47c0      	blx	r8
		delay_ms(1);
    13b6:	2001      	movs	r0, #1
    13b8:	47b0      	blx	r6
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    13ba:	61a5      	str	r5, [r4, #24]
		gpio_set_pin_level(CFG3,true);
		delay_ms(10000);
    13bc:	4814      	ldr	r0, [pc, #80]	; (1410 <main+0x128>)
    13be:	47b0      	blx	r6
    13c0:	e7ec      	b.n	139c <main+0xb4>
    13c2:	46c0      	nop			; (mov r8, r8)
    13c4:	00000115 	.word	0x00000115
    13c8:	41004400 	.word	0x41004400
    13cc:	c0000004 	.word	0xc0000004
    13d0:	c0000008 	.word	0xc0000008
    13d4:	c0000001 	.word	0xc0000001
    13d8:	40008000 	.word	0x40008000
    13dc:	40004000 	.word	0x40004000
    13e0:	c0000002 	.word	0xc0000002
    13e4:	40020010 	.word	0x40020010
    13e8:	c0020000 	.word	0xc0020000
    13ec:	40020020 	.word	0x40020020
    13f0:	20000024 	.word	0x20000024
    13f4:	00000661 	.word	0x00000661
    13f8:	000012a5 	.word	0x000012a5
    13fc:	20000079 	.word	0x20000079
    1400:	40000040 	.word	0x40000040
    1404:	00001644 	.word	0x00001644
    1408:	000004ed 	.word	0x000004ed
    140c:	0000042d 	.word	0x0000042d
    1410:	00002710 	.word	0x00002710

00001414 <__udivsi3>:
    1414:	2200      	movs	r2, #0
    1416:	0843      	lsrs	r3, r0, #1
    1418:	428b      	cmp	r3, r1
    141a:	d374      	bcc.n	1506 <__udivsi3+0xf2>
    141c:	0903      	lsrs	r3, r0, #4
    141e:	428b      	cmp	r3, r1
    1420:	d35f      	bcc.n	14e2 <__udivsi3+0xce>
    1422:	0a03      	lsrs	r3, r0, #8
    1424:	428b      	cmp	r3, r1
    1426:	d344      	bcc.n	14b2 <__udivsi3+0x9e>
    1428:	0b03      	lsrs	r3, r0, #12
    142a:	428b      	cmp	r3, r1
    142c:	d328      	bcc.n	1480 <__udivsi3+0x6c>
    142e:	0c03      	lsrs	r3, r0, #16
    1430:	428b      	cmp	r3, r1
    1432:	d30d      	bcc.n	1450 <__udivsi3+0x3c>
    1434:	22ff      	movs	r2, #255	; 0xff
    1436:	0209      	lsls	r1, r1, #8
    1438:	ba12      	rev	r2, r2
    143a:	0c03      	lsrs	r3, r0, #16
    143c:	428b      	cmp	r3, r1
    143e:	d302      	bcc.n	1446 <__udivsi3+0x32>
    1440:	1212      	asrs	r2, r2, #8
    1442:	0209      	lsls	r1, r1, #8
    1444:	d065      	beq.n	1512 <__udivsi3+0xfe>
    1446:	0b03      	lsrs	r3, r0, #12
    1448:	428b      	cmp	r3, r1
    144a:	d319      	bcc.n	1480 <__udivsi3+0x6c>
    144c:	e000      	b.n	1450 <__udivsi3+0x3c>
    144e:	0a09      	lsrs	r1, r1, #8
    1450:	0bc3      	lsrs	r3, r0, #15
    1452:	428b      	cmp	r3, r1
    1454:	d301      	bcc.n	145a <__udivsi3+0x46>
    1456:	03cb      	lsls	r3, r1, #15
    1458:	1ac0      	subs	r0, r0, r3
    145a:	4152      	adcs	r2, r2
    145c:	0b83      	lsrs	r3, r0, #14
    145e:	428b      	cmp	r3, r1
    1460:	d301      	bcc.n	1466 <__udivsi3+0x52>
    1462:	038b      	lsls	r3, r1, #14
    1464:	1ac0      	subs	r0, r0, r3
    1466:	4152      	adcs	r2, r2
    1468:	0b43      	lsrs	r3, r0, #13
    146a:	428b      	cmp	r3, r1
    146c:	d301      	bcc.n	1472 <__udivsi3+0x5e>
    146e:	034b      	lsls	r3, r1, #13
    1470:	1ac0      	subs	r0, r0, r3
    1472:	4152      	adcs	r2, r2
    1474:	0b03      	lsrs	r3, r0, #12
    1476:	428b      	cmp	r3, r1
    1478:	d301      	bcc.n	147e <__udivsi3+0x6a>
    147a:	030b      	lsls	r3, r1, #12
    147c:	1ac0      	subs	r0, r0, r3
    147e:	4152      	adcs	r2, r2
    1480:	0ac3      	lsrs	r3, r0, #11
    1482:	428b      	cmp	r3, r1
    1484:	d301      	bcc.n	148a <__udivsi3+0x76>
    1486:	02cb      	lsls	r3, r1, #11
    1488:	1ac0      	subs	r0, r0, r3
    148a:	4152      	adcs	r2, r2
    148c:	0a83      	lsrs	r3, r0, #10
    148e:	428b      	cmp	r3, r1
    1490:	d301      	bcc.n	1496 <__udivsi3+0x82>
    1492:	028b      	lsls	r3, r1, #10
    1494:	1ac0      	subs	r0, r0, r3
    1496:	4152      	adcs	r2, r2
    1498:	0a43      	lsrs	r3, r0, #9
    149a:	428b      	cmp	r3, r1
    149c:	d301      	bcc.n	14a2 <__udivsi3+0x8e>
    149e:	024b      	lsls	r3, r1, #9
    14a0:	1ac0      	subs	r0, r0, r3
    14a2:	4152      	adcs	r2, r2
    14a4:	0a03      	lsrs	r3, r0, #8
    14a6:	428b      	cmp	r3, r1
    14a8:	d301      	bcc.n	14ae <__udivsi3+0x9a>
    14aa:	020b      	lsls	r3, r1, #8
    14ac:	1ac0      	subs	r0, r0, r3
    14ae:	4152      	adcs	r2, r2
    14b0:	d2cd      	bcs.n	144e <__udivsi3+0x3a>
    14b2:	09c3      	lsrs	r3, r0, #7
    14b4:	428b      	cmp	r3, r1
    14b6:	d301      	bcc.n	14bc <__udivsi3+0xa8>
    14b8:	01cb      	lsls	r3, r1, #7
    14ba:	1ac0      	subs	r0, r0, r3
    14bc:	4152      	adcs	r2, r2
    14be:	0983      	lsrs	r3, r0, #6
    14c0:	428b      	cmp	r3, r1
    14c2:	d301      	bcc.n	14c8 <__udivsi3+0xb4>
    14c4:	018b      	lsls	r3, r1, #6
    14c6:	1ac0      	subs	r0, r0, r3
    14c8:	4152      	adcs	r2, r2
    14ca:	0943      	lsrs	r3, r0, #5
    14cc:	428b      	cmp	r3, r1
    14ce:	d301      	bcc.n	14d4 <__udivsi3+0xc0>
    14d0:	014b      	lsls	r3, r1, #5
    14d2:	1ac0      	subs	r0, r0, r3
    14d4:	4152      	adcs	r2, r2
    14d6:	0903      	lsrs	r3, r0, #4
    14d8:	428b      	cmp	r3, r1
    14da:	d301      	bcc.n	14e0 <__udivsi3+0xcc>
    14dc:	010b      	lsls	r3, r1, #4
    14de:	1ac0      	subs	r0, r0, r3
    14e0:	4152      	adcs	r2, r2
    14e2:	08c3      	lsrs	r3, r0, #3
    14e4:	428b      	cmp	r3, r1
    14e6:	d301      	bcc.n	14ec <__udivsi3+0xd8>
    14e8:	00cb      	lsls	r3, r1, #3
    14ea:	1ac0      	subs	r0, r0, r3
    14ec:	4152      	adcs	r2, r2
    14ee:	0883      	lsrs	r3, r0, #2
    14f0:	428b      	cmp	r3, r1
    14f2:	d301      	bcc.n	14f8 <__udivsi3+0xe4>
    14f4:	008b      	lsls	r3, r1, #2
    14f6:	1ac0      	subs	r0, r0, r3
    14f8:	4152      	adcs	r2, r2
    14fa:	0843      	lsrs	r3, r0, #1
    14fc:	428b      	cmp	r3, r1
    14fe:	d301      	bcc.n	1504 <__udivsi3+0xf0>
    1500:	004b      	lsls	r3, r1, #1
    1502:	1ac0      	subs	r0, r0, r3
    1504:	4152      	adcs	r2, r2
    1506:	1a41      	subs	r1, r0, r1
    1508:	d200      	bcs.n	150c <__udivsi3+0xf8>
    150a:	4601      	mov	r1, r0
    150c:	4152      	adcs	r2, r2
    150e:	4610      	mov	r0, r2
    1510:	4770      	bx	lr
    1512:	e7ff      	b.n	1514 <__udivsi3+0x100>
    1514:	b501      	push	{r0, lr}
    1516:	2000      	movs	r0, #0
    1518:	f000 f806 	bl	1528 <__aeabi_idiv0>
    151c:	bd02      	pop	{r1, pc}
    151e:	46c0      	nop			; (mov r8, r8)

00001520 <__aeabi_uidivmod>:
    1520:	2900      	cmp	r1, #0
    1522:	d0f7      	beq.n	1514 <__udivsi3+0x100>
    1524:	e776      	b.n	1414 <__udivsi3>
    1526:	4770      	bx	lr

00001528 <__aeabi_idiv0>:
    1528:	4770      	bx	lr
    152a:	46c0      	nop			; (mov r8, r8)

0000152c <__libc_init_array>:
    152c:	b570      	push	{r4, r5, r6, lr}
    152e:	2600      	movs	r6, #0
    1530:	4d0c      	ldr	r5, [pc, #48]	; (1564 <__libc_init_array+0x38>)
    1532:	4c0d      	ldr	r4, [pc, #52]	; (1568 <__libc_init_array+0x3c>)
    1534:	1b64      	subs	r4, r4, r5
    1536:	10a4      	asrs	r4, r4, #2
    1538:	42a6      	cmp	r6, r4
    153a:	d109      	bne.n	1550 <__libc_init_array+0x24>
    153c:	2600      	movs	r6, #0
    153e:	f000 f8a3 	bl	1688 <_init>
    1542:	4d0a      	ldr	r5, [pc, #40]	; (156c <__libc_init_array+0x40>)
    1544:	4c0a      	ldr	r4, [pc, #40]	; (1570 <__libc_init_array+0x44>)
    1546:	1b64      	subs	r4, r4, r5
    1548:	10a4      	asrs	r4, r4, #2
    154a:	42a6      	cmp	r6, r4
    154c:	d105      	bne.n	155a <__libc_init_array+0x2e>
    154e:	bd70      	pop	{r4, r5, r6, pc}
    1550:	00b3      	lsls	r3, r6, #2
    1552:	58eb      	ldr	r3, [r5, r3]
    1554:	4798      	blx	r3
    1556:	3601      	adds	r6, #1
    1558:	e7ee      	b.n	1538 <__libc_init_array+0xc>
    155a:	00b3      	lsls	r3, r6, #2
    155c:	58eb      	ldr	r3, [r5, r3]
    155e:	4798      	blx	r3
    1560:	3601      	adds	r6, #1
    1562:	e7f2      	b.n	154a <__libc_init_array+0x1e>
    1564:	00001694 	.word	0x00001694
    1568:	00001694 	.word	0x00001694
    156c:	00001694 	.word	0x00001694
    1570:	00001698 	.word	0x00001698
    1574:	682f2e2e 	.word	0x682f2e2e
    1578:	732f6c61 	.word	0x732f6c61
    157c:	682f6372 	.word	0x682f6372
    1580:	695f6c61 	.word	0x695f6c61
    1584:	6d5f6332 	.word	0x6d5f6332
    1588:	6e79735f 	.word	0x6e79735f
    158c:	00632e63 	.word	0x00632e63
    1590:	682f2e2e 	.word	0x682f2e2e
    1594:	732f6c61 	.word	0x732f6c61
    1598:	682f6372 	.word	0x682f6372
    159c:	695f6c61 	.word	0x695f6c61
    15a0:	00632e6f 	.word	0x00632e6f
    15a4:	682f2e2e 	.word	0x682f2e2e
    15a8:	732f6c61 	.word	0x732f6c61
    15ac:	682f6372 	.word	0x682f6372
    15b0:	735f6c61 	.word	0x735f6c61
    15b4:	6d5f6970 	.word	0x6d5f6970
    15b8:	6e79735f 	.word	0x6e79735f
    15bc:	00632e63 	.word	0x00632e63
    15c0:	682f2e2e 	.word	0x682f2e2e
    15c4:	732f6c61 	.word	0x732f6c61
    15c8:	682f6372 	.word	0x682f6372
    15cc:	745f6c61 	.word	0x745f6c61
    15d0:	72656d69 	.word	0x72656d69
    15d4:	0000632e 	.word	0x0000632e
    15d8:	682f2e2e 	.word	0x682f2e2e
    15dc:	752f6c61 	.word	0x752f6c61
    15e0:	736c6974 	.word	0x736c6974
    15e4:	6372732f 	.word	0x6372732f
    15e8:	6974752f 	.word	0x6974752f
    15ec:	6c5f736c 	.word	0x6c5f736c
    15f0:	2e747369 	.word	0x2e747369
    15f4:	00000063 	.word	0x00000063
    15f8:	682f2e2e 	.word	0x682f2e2e
    15fc:	722f6c70 	.word	0x722f6c70
    1600:	682f6374 	.word	0x682f6374
    1604:	725f6c70 	.word	0x725f6c70
    1608:	632e6374 	.word	0x632e6374
    160c:	00000000 	.word	0x00000000

00001610 <_i2cms>:
    1610:	00000003 00200014 00000100 000000ff     ...... .........
    1620:	00d70000 000f4240 682f2e2e 732f6c70     ....@B..../hpl/s
    1630:	6f637265 70682f6d 65735f6c 6d6f6372     ercom/hpl_sercom
    1640:	0000632e 6c6c6548 0000216f              .c..Hello!..

0000164c <required>:
    164c:	000101ec 060090c2 00910a1f 800a0000     ................
    165c:	03000000 00000093 00000000 00000000     ................
	...

0000167c <threshold>:
    167c:	000000c8                                ....

00001680 <delay>:
    1680:	000007d0                                ....

00001684 <target>:
    1684:	00000000                                ....

00001688 <_init>:
    1688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    168a:	46c0      	nop			; (mov r8, r8)
    168c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    168e:	bc08      	pop	{r3}
    1690:	469e      	mov	lr, r3
    1692:	4770      	bx	lr

00001694 <__init_array_start>:
    1694:	000000dd 	.word	0x000000dd

00001698 <_fini>:
    1698:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    169a:	46c0      	nop			; (mov r8, r8)
    169c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    169e:	bc08      	pop	{r3}
    16a0:	469e      	mov	lr, r3
    16a2:	4770      	bx	lr

000016a4 <__fini_array_start>:
    16a4:	000000b5 	.word	0x000000b5
