

================================================================
== Vitis HLS Report for 'conv1'
================================================================
* Date:           Thu Nov  2 03:20:18 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
    |  1087800030|  1087809822|  10.878 sec|  10.878 sec|  1087800030|  1087809822|       no|
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                            |                                 |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |                  Instance                  |              Module             |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |grp_conv1_Pipeline_LOAD_WEIGHTS_K_L_fu_406  |conv1_Pipeline_LOAD_WEIGHTS_K_L  |      651|      651|  6.510 us|  6.510 us|     651|     651|       no|
        |grp_export_output_buffer_c1_fu_415          |export_output_buffer_c1          |   131394|   131466|  1.314 ms|  1.315 ms|  131394|  131466|       no|
        |grp_conv1_Pipeline_KR_KC_fu_428             |conv1_Pipeline_KR_KC             |      253|      253|  2.530 us|  2.530 us|     253|     253|       no|
        +--------------------------------------------+---------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        +------------------+------------+------------+---------------------+-----------+-----------+-------+----------+
        |                  |     Latency (cycles)    |      Iteration      |  Initiation Interval  |  Trip |          |
        |     Loop Name    |     min    |     max    |       Latency       |  achieved |   target  | Count | Pipelined|
        +------------------+------------+------------+---------------------+-----------+-----------+-------+----------+
        |- TILE_ROW        |  1087800029|  1087809821|  63988237 ~ 63988813|          -|          -|     17|        no|
        | + BH             |       18170|       18170|                  790|          -|          -|     23|        no|
        |  ++ PAD          |           4|           4|                    1|          -|          -|      4|        no|
        |  ++ BH.2         |         765|         765|                    3|          -|          -|    255|        no|
        | + TILE_OUT       |    63970064|    63970640|    7996258 ~ 7996330|          -|          -|      8|        no|
        |  ++ OUT_ROW_COL  |     7864200|     7864200|                  257|          -|          -|  30600|        no|
        +------------------+------------+------------+---------------------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    792|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|    1217|   3050|    -|
|Memory           |       72|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    709|    -|
|Register         |        -|    -|     591|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       72|    2|    1808|   4551|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       16|   ~0|       1|      6|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------+---------------------------------+---------+----+-----+------+-----+
    |                  Instance                  |              Module             | BRAM_18K| DSP|  FF |  LUT | URAM|
    +--------------------------------------------+---------------------------------+---------+----+-----+------+-----+
    |grp_conv1_Pipeline_KR_KC_fu_428             |conv1_Pipeline_KR_KC             |        0|   1|  234|   292|    0|
    |grp_conv1_Pipeline_LOAD_WEIGHTS_K_L_fu_406  |conv1_Pipeline_LOAD_WEIGHTS_K_L  |        0|   0|   68|   303|    0|
    |grp_export_output_buffer_c1_fu_415          |export_output_buffer_c1          |        0|   1|  915|  2393|    0|
    |mul_7ns_10ns_15_1_1_U49                     |mul_7ns_10ns_15_1_1              |        0|   0|    0|    62|    0|
    +--------------------------------------------+---------------------------------+---------+----+-----+------+-----+
    |Total                                       |                                 |        0|   2| 1217|  3050|    0|
    +--------------------------------------------+---------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------+-----------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |         Memory        |                  Module                 | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------------------+-----------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |input_fm_buffer_2_0_U  |conv1_input_fm_buffer_2_0_RAM_AUTO_1R1W  |       14|  0|   0|    0|   6049|   32|     1|       193568|
    |output_fm_buffer_1_U   |conv1_output_fm_buffer_1_RAM_AUTO_1R1W   |       56|  0|   0|    0|  30600|   32|     1|       979200|
    |weight_buffer_2_0_U    |conv1_weight_buffer_2_0_RAM_AUTO_1R1W    |        2|  0|   0|    0|    648|   32|     1|        20736|
    +-----------------------+-----------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                  |                                         |       72|  0|   0|    0|  37297|   96|     3|      1193504|
    +-----------------------+-----------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |add_ln114_fu_749_p2            |         +|   0|  0|  71|          64|          64|
    |add_ln31_fu_764_p2             |         +|   0|  0|  15|           8|           4|
    |add_ln35_fu_968_p2             |         +|   0|  0|  14|           7|           4|
    |add_ln39_1_fu_790_p2           |         +|   0|  0|  22|          15|           1|
    |add_ln39_fu_796_p2             |         +|   0|  0|  12|           4|           1|
    |add_ln42_2_fu_949_p2           |         +|   0|  0|  19|          12|           1|
    |add_ln42_fu_868_p2             |         +|   0|  0|  12|           4|           1|
    |add_ln43_fu_943_p2             |         +|   0|  0|  15|           8|           1|
    |add_ln53_fu_988_p2             |         +|   0|  0|  15|           8|           8|
    |add_ln85_1_fu_464_p2           |         +|   0|  0|  20|          13|           9|
    |add_ln85_fu_480_p2             |         +|   0|  0|  12|           5|           1|
    |add_ln88_1_fu_496_p2           |         +|   0|  0|  17|          10|          10|
    |add_ln88_fu_486_p2             |         +|   0|  0|  13|           6|           4|
    |add_ln90_fu_575_p2             |         +|   0|  0|  71|          64|          64|
    |add_ln91_fu_600_p2             |         +|   0|  0|  71|          64|          10|
    |add_ln94_fu_659_p2             |         +|   0|  0|  10|           3|           1|
    |add_ln96_fu_638_p2             |         +|   0|  0|  20|          13|          13|
    |add_ln97_1_fu_675_p2           |         +|   0|  0|  20|          13|          13|
    |add_ln97_fu_665_p2             |         +|   0|  0|  16|           9|           9|
    |arrayidx36612_sum_i_fu_702_p2  |         +|   0|  0|  16|           9|           3|
    |empty_100_fu_696_p2            |         +|   0|  0|  15|           8|           1|
    |empty_102_fu_712_p2            |         +|   0|  0|  20|          13|          13|
    |empty_105_fu_900_p2            |         +|   0|  0|  17|          10|          10|
    |empty_108_fu_932_p2            |         +|   0|  0|  16|          15|          15|
    |empty_104_fu_840_p2            |         -|   0|  0|  16|           9|           9|
    |empty_107_fu_922_p2            |         -|   0|  0|  16|          15|          15|
    |sub_ln90_fu_565_p2             |         -|   0|  0|  27|          20|          20|
    |and_ln39_fu_862_p2             |       and|   0|  0|   2|           1|           1|
    |exitcond255_fu_690_p2          |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln31_fu_454_p2            |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln39_fu_784_p2            |      icmp|   0|  0|  22|          15|          13|
    |icmp_ln42_fu_802_p2            |      icmp|   0|  0|  19|          12|          10|
    |icmp_ln43_fu_856_p2            |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln56_fu_509_p2            |      icmp|   0|  0|  17|          10|           8|
    |icmp_ln85_fu_474_p2            |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln94_fu_653_p2            |      icmp|   0|  0|  12|           3|           4|
    |or_ln42_fu_874_p2              |        or|   0|  0|   2|           1|           1|
    |or_ln55_fu_531_p2              |        or|   0|  0|   2|           1|           1|
    |hclamp_fu_537_p3               |    select|   0|  0|  10|           1|          10|
    |select_ln39_1_fu_816_p3        |    select|   0|  0|   4|           1|           4|
    |select_ln39_fu_808_p3          |    select|   0|  0|   4|           1|           1|
    |select_ln42_3_fu_888_p3        |    select|   0|  0|   4|           1|           4|
    |select_ln42_4_fu_955_p3        |    select|   0|  0|  11|           1|           1|
    |select_ln42_fu_880_p3          |    select|   0|  0|   8|           1|           1|
    |select_ln55_fu_523_p3          |    select|   0|  0|   8|           1|           1|
    |xor_ln39_fu_850_p2             |       xor|   0|  0|   2|           1|           2|
    +-------------------------------+----------+----+---+----+------------+------------+
    |Total                          |          |   0|  0| 792|         509|         378|
    +-------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  189|         42|    1|         42|
    |bh_reg_294                    |    9|          2|    5|         10|
    |c_reg_395                     |    9|          2|    8|         16|
    |grp_fu_1171_ce                |   14|          3|    1|          3|
    |grp_fu_1171_p0                |   14|          3|   32|         96|
    |grp_fu_1171_p1                |   14|          3|   32|         96|
    |grp_fu_1175_ce                |    9|          2|    1|          2|
    |grp_fu_1179_ce                |    9|          2|    1|          2|
    |h_fu_188                      |    9|          2|    8|         16|
    |i1_blk_n_AR                   |    9|          2|    1|          2|
    |i1_blk_n_R                    |    9|          2|    1|          2|
    |indvar_flatten27_reg_373      |    9|          2|   12|         24|
    |indvar_flatten42_reg_351      |    9|          2|   15|         30|
    |input_fm_buffer_2_0_address0  |   20|          4|   13|         52|
    |input_fm_buffer_2_0_ce0       |   14|          3|    1|          3|
    |input_fm_buffer_2_0_d0        |   14|          3|   32|         96|
    |loop_index_i_reg_328          |    9|          2|    8|         16|
    |m_axi_i1_ARADDR               |   14|          3|   64|        192|
    |m_axi_i1_ARLEN                |   14|          3|   32|         96|
    |m_axi_i2_AWVALID              |    9|          2|    1|          2|
    |m_axi_i2_BREADY               |    9|          2|    1|          2|
    |m_axi_i2_WVALID               |    9|          2|    1|          2|
    |m_axi_w1_ARADDR               |   14|          3|   64|        192|
    |m_axi_w1_ARBURST              |    9|          2|    2|          4|
    |m_axi_w1_ARCACHE              |    9|          2|    4|          8|
    |m_axi_w1_ARID                 |    9|          2|    1|          2|
    |m_axi_w1_ARLEN                |   14|          3|   32|         96|
    |m_axi_w1_ARLOCK               |    9|          2|    2|          4|
    |m_axi_w1_ARPROT               |    9|          2|    3|          6|
    |m_axi_w1_ARQOS                |    9|          2|    4|          8|
    |m_axi_w1_ARREGION             |    9|          2|    4|          8|
    |m_axi_w1_ARSIZE               |    9|          2|    3|          6|
    |m_axi_w1_ARUSER               |    9|          2|    1|          2|
    |m_axi_w1_ARVALID              |   14|          3|    1|          3|
    |m_axi_w1_RREADY               |    9|          2|    1|          2|
    |o_reg_362                     |    9|          2|    4|          8|
    |out_reg_339                   |    9|          2|    7|         14|
    |output_fm_buffer_1_address0   |   20|          4|   15|         60|
    |output_fm_buffer_1_ce0        |   14|          3|    1|          3|
    |output_fm_buffer_1_d0         |   14|          3|   32|         96|
    |output_fm_buffer_1_we0        |   14|          3|    1|          3|
    |p_reg_317                     |    9|          2|    3|          6|
    |phi_mul_reg_305               |    9|          2|   13|         26|
    |r_reg_384                     |    9|          2|    4|          8|
    |w1_blk_n_AR                   |    9|          2|    1|          2|
    |weight_buffer_2_0_address0    |   14|          3|   10|         30|
    |weight_buffer_2_0_ce0         |   14|          3|    1|          3|
    |weight_buffer_2_0_we0         |    9|          2|    1|          2|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  709|        155|  486|       1404|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------+----+----+-----+-----------+
    |                           Name                          | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------+----+----+-----+-----------+
    |add_ln35_reg_1156                                        |   7|   0|    7|          0|
    |add_ln39_1_reg_1113                                      |  15|   0|   15|          0|
    |add_ln43_reg_1141                                        |   8|   0|    8|          0|
    |add_ln53_reg_1161                                        |   8|   0|    8|          0|
    |add_ln85_1_reg_1040                                      |  13|   0|   13|          0|
    |add_ln85_reg_1048                                        |   5|   0|    5|          0|
    |ap_CS_fsm                                                |  41|   0|   41|          0|
    |bh_reg_294                                               |   5|   0|    5|          0|
    |c_reg_395                                                |   8|   0|    8|          0|
    |empty_100_reg_1086                                       |   8|   0|    8|          0|
    |empty_102_reg_1091                                       |  13|   0|   13|          0|
    |grp_conv1_Pipeline_KR_KC_fu_428_ap_start_reg             |   1|   0|    1|          0|
    |grp_conv1_Pipeline_LOAD_WEIGHTS_K_L_fu_406_ap_start_reg  |   1|   0|    1|          0|
    |grp_export_output_buffer_c1_fu_415_ap_start_reg          |   1|   0|    1|          0|
    |h_5_reg_1027                                             |   8|   0|    8|          0|
    |h_fu_188                                                 |   8|   0|    8|          0|
    |i1_addr_1_reg_1059                                       |  64|   0|   64|          0|
    |i1_addr_reg_1053                                         |  64|   0|   64|          0|
    |indvar_flatten27_reg_373                                 |  12|   0|   12|          0|
    |indvar_flatten42_reg_351                                 |  15|   0|   15|          0|
    |left_reg_1065                                            |  32|   0|   32|          0|
    |loop_index_i_reg_328                                     |   8|   0|    8|          0|
    |o_reg_362                                                |   4|   0|    4|          0|
    |out_reg_339                                              |   7|   0|    7|          0|
    |output_fm_buffer_1_addr_reg_1136                         |  15|   0|   15|          0|
    |output_fm_buffer_1_load_reg_1166                         |  32|   0|   32|          0|
    |p_reg_317                                                |   3|   0|    3|          0|
    |phi_mul_reg_305                                          |  13|   0|   13|          0|
    |r_reg_384                                                |   4|   0|    4|          0|
    |reg_442                                                  |  32|   0|   32|          0|
    |right_reg_1070                                           |  32|   0|   32|          0|
    |select_ln39_1_reg_1118                                   |   4|   0|    4|          0|
    |select_ln42_3_reg_1130                                   |   4|   0|    4|          0|
    |select_ln42_4_reg_1146                                   |  12|   0|   12|          0|
    |select_ln42_reg_1125                                     |   8|   0|    8|          0|
    |trunc_ln3_reg_1099                                       |  62|   0|   62|          0|
    |trunc_ln61_reg_1151                                      |   6|   0|    6|          0|
    |zext_ln31_reg_1035                                       |   8|   0|   10|          2|
    +---------------------------------------------------------+----+----+-----+-----------+
    |Total                                                    | 591|   0|  593|          2|
    +---------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_284_p_din0      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_284_p_din1      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_284_p_opcode    |  out|    2|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_284_p_dout0     |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_284_p_ce        |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_288_p_din0      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_288_p_din1      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_288_p_dout0     |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_288_p_ce        |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_292_p_din0      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_292_p_din1      |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_292_p_opcode    |  out|    5|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_292_p_dout0     |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_292_p_ce        |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|m_axi_i1_AWVALID       |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_AWREADY       |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_AWADDR        |  out|   64|       m_axi|             i1|       pointer|
|m_axi_i1_AWID          |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_AWLEN         |  out|   32|       m_axi|             i1|       pointer|
|m_axi_i1_AWSIZE        |  out|    3|       m_axi|             i1|       pointer|
|m_axi_i1_AWBURST       |  out|    2|       m_axi|             i1|       pointer|
|m_axi_i1_AWLOCK        |  out|    2|       m_axi|             i1|       pointer|
|m_axi_i1_AWCACHE       |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_AWPROT        |  out|    3|       m_axi|             i1|       pointer|
|m_axi_i1_AWQOS         |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_AWREGION      |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_AWUSER        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WVALID        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WREADY        |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WDATA         |  out|   32|       m_axi|             i1|       pointer|
|m_axi_i1_WSTRB         |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_WLAST         |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WID           |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_WUSER         |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_ARVALID       |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_ARREADY       |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_ARADDR        |  out|   64|       m_axi|             i1|       pointer|
|m_axi_i1_ARID          |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_ARLEN         |  out|   32|       m_axi|             i1|       pointer|
|m_axi_i1_ARSIZE        |  out|    3|       m_axi|             i1|       pointer|
|m_axi_i1_ARBURST       |  out|    2|       m_axi|             i1|       pointer|
|m_axi_i1_ARLOCK        |  out|    2|       m_axi|             i1|       pointer|
|m_axi_i1_ARCACHE       |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_ARPROT        |  out|    3|       m_axi|             i1|       pointer|
|m_axi_i1_ARQOS         |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_ARREGION      |  out|    4|       m_axi|             i1|       pointer|
|m_axi_i1_ARUSER        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RVALID        |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RREADY        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RDATA         |   in|   32|       m_axi|             i1|       pointer|
|m_axi_i1_RLAST         |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RID           |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RFIFONUM      |   in|   13|       m_axi|             i1|       pointer|
|m_axi_i1_RUSER         |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_RRESP         |   in|    2|       m_axi|             i1|       pointer|
|m_axi_i1_BVALID        |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_BREADY        |  out|    1|       m_axi|             i1|       pointer|
|m_axi_i1_BRESP         |   in|    2|       m_axi|             i1|       pointer|
|m_axi_i1_BID           |   in|    1|       m_axi|             i1|       pointer|
|m_axi_i1_BUSER         |   in|    1|       m_axi|             i1|       pointer|
|input_ftmap            |   in|   64|     ap_none|    input_ftmap|        scalar|
|m_axi_w1_AWVALID       |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_AWREADY       |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_AWADDR        |  out|   64|       m_axi|             w1|       pointer|
|m_axi_w1_AWID          |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_AWLEN         |  out|   32|       m_axi|             w1|       pointer|
|m_axi_w1_AWSIZE        |  out|    3|       m_axi|             w1|       pointer|
|m_axi_w1_AWBURST       |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_AWLOCK        |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_AWCACHE       |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_AWPROT        |  out|    3|       m_axi|             w1|       pointer|
|m_axi_w1_AWQOS         |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_AWREGION      |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_AWUSER        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WVALID        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WREADY        |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WDATA         |  out|   32|       m_axi|             w1|       pointer|
|m_axi_w1_WSTRB         |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_WLAST         |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WID           |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_WUSER         |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_ARVALID       |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_ARREADY       |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_ARADDR        |  out|   64|       m_axi|             w1|       pointer|
|m_axi_w1_ARID          |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_ARLEN         |  out|   32|       m_axi|             w1|       pointer|
|m_axi_w1_ARSIZE        |  out|    3|       m_axi|             w1|       pointer|
|m_axi_w1_ARBURST       |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_ARLOCK        |  out|    2|       m_axi|             w1|       pointer|
|m_axi_w1_ARCACHE       |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_ARPROT        |  out|    3|       m_axi|             w1|       pointer|
|m_axi_w1_ARQOS         |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_ARREGION      |  out|    4|       m_axi|             w1|       pointer|
|m_axi_w1_ARUSER        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RVALID        |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RREADY        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RDATA         |   in|   32|       m_axi|             w1|       pointer|
|m_axi_w1_RLAST         |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RID           |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RFIFONUM      |   in|   13|       m_axi|             w1|       pointer|
|m_axi_w1_RUSER         |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_RRESP         |   in|    2|       m_axi|             w1|       pointer|
|m_axi_w1_BVALID        |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_BREADY        |  out|    1|       m_axi|             w1|       pointer|
|m_axi_w1_BRESP         |   in|    2|       m_axi|             w1|       pointer|
|m_axi_w1_BID           |   in|    1|       m_axi|             w1|       pointer|
|m_axi_w1_BUSER         |   in|    1|       m_axi|             w1|       pointer|
|conv1_weights          |   in|   64|     ap_none|  conv1_weights|        scalar|
|conv1_biases_address0  |  out|    6|   ap_memory|   conv1_biases|         array|
|conv1_biases_ce0       |  out|    1|   ap_memory|   conv1_biases|         array|
|conv1_biases_q0        |   in|   32|   ap_memory|   conv1_biases|         array|
|m_axi_i2_AWVALID       |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWREADY       |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWADDR        |  out|   64|       m_axi|             i2|       pointer|
|m_axi_i2_AWID          |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_AWLEN         |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_AWSIZE        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_AWBURST       |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_AWLOCK        |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_AWCACHE       |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWPROT        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_AWQOS         |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWREGION      |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_AWUSER        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WVALID        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WREADY        |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WDATA         |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_WSTRB         |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_WLAST         |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WID           |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_WUSER         |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARVALID       |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARREADY       |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARADDR        |  out|   64|       m_axi|             i2|       pointer|
|m_axi_i2_ARID          |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_ARLEN         |  out|   32|       m_axi|             i2|       pointer|
|m_axi_i2_ARSIZE        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_ARBURST       |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_ARLOCK        |  out|    2|       m_axi|             i2|       pointer|
|m_axi_i2_ARCACHE       |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARPROT        |  out|    3|       m_axi|             i2|       pointer|
|m_axi_i2_ARQOS         |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARREGION      |  out|    4|       m_axi|             i2|       pointer|
|m_axi_i2_ARUSER        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RVALID        |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RREADY        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RDATA         |   in|   32|       m_axi|             i2|       pointer|
|m_axi_i2_RLAST         |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RID           |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RFIFONUM      |   in|   13|       m_axi|             i2|       pointer|
|m_axi_i2_RUSER         |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_RRESP         |   in|    2|       m_axi|             i2|       pointer|
|m_axi_i2_BVALID        |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BREADY        |  out|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BRESP         |   in|    2|       m_axi|             i2|       pointer|
|m_axi_i2_BID           |   in|    1|       m_axi|             i2|       pointer|
|m_axi_i2_BUSER         |   in|    1|       m_axi|             i2|       pointer|
|output_ftmap           |   in|   64|     ap_none|   output_ftmap|        scalar|
+-----------------------+-----+-----+------------+---------------+--------------+

