<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p572" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_572{left:555px;bottom:68px;letter-spacing:0.1px;}
#t2_572{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_572{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_572{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_572{left:69px;bottom:710px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t6_572{left:69px;bottom:694px;letter-spacing:-0.16px;word-spacing:-1.29px;}
#t7_572{left:69px;bottom:677px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t8_572{left:69px;bottom:652px;letter-spacing:-0.15px;word-spacing:-0.97px;}
#t9_572{left:69px;bottom:635px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#ta_572{left:69px;bottom:619px;letter-spacing:-0.13px;}
#tb_572{left:69px;bottom:594px;letter-spacing:-0.22px;word-spacing:-0.37px;}
#tc_572{left:402px;bottom:1039px;letter-spacing:-0.14px;}
#td_572{left:809px;bottom:1039px;letter-spacing:-0.18px;}
#te_572{left:402px;bottom:1014px;letter-spacing:-0.14px;}
#tf_572{left:809px;bottom:1014px;letter-spacing:-0.18px;}
#tg_572{left:402px;bottom:990px;letter-spacing:-0.14px;}
#th_572{left:809px;bottom:990px;letter-spacing:-0.18px;}
#ti_572{left:402px;bottom:965px;letter-spacing:-0.14px;}
#tj_572{left:809px;bottom:965px;letter-spacing:-0.18px;}
#tk_572{left:402px;bottom:941px;letter-spacing:-0.14px;}
#tl_572{left:809px;bottom:941px;letter-spacing:-0.18px;}
#tm_572{left:402px;bottom:917px;letter-spacing:-0.14px;}
#tn_572{left:809px;bottom:917px;letter-spacing:-0.18px;}
#to_572{left:402px;bottom:892px;letter-spacing:-0.14px;}
#tp_572{left:809px;bottom:892px;letter-spacing:-0.18px;}
#tq_572{left:402px;bottom:868px;letter-spacing:-0.14px;}
#tr_572{left:809px;bottom:868px;letter-spacing:-0.18px;}
#ts_572{left:402px;bottom:843px;letter-spacing:-0.14px;}
#tt_572{left:809px;bottom:843px;letter-spacing:-0.18px;}
#tu_572{left:402px;bottom:819px;letter-spacing:-0.14px;}
#tv_572{left:809px;bottom:819px;letter-spacing:-0.18px;}
#tw_572{left:403px;bottom:794px;letter-spacing:-0.13px;}
#tx_572{left:809px;bottom:794px;letter-spacing:-0.18px;}
#ty_572{left:403px;bottom:770px;letter-spacing:-0.13px;}
#tz_572{left:809px;bottom:770px;letter-spacing:-0.18px;}
#t10_572{left:403px;bottom:745px;letter-spacing:-0.13px;}
#t11_572{left:809px;bottom:745px;letter-spacing:-0.18px;}
#t12_572{left:358px;bottom:550px;letter-spacing:0.12px;word-spacing:0.02px;}
#t13_572{left:443px;bottom:550px;letter-spacing:0.1px;word-spacing:0.03px;}
#t14_572{left:79px;bottom:522px;letter-spacing:-0.12px;}
#t15_572{left:249px;bottom:522px;letter-spacing:-0.13px;}
#t16_572{left:79px;bottom:501px;letter-spacing:-0.18px;}
#t17_572{left:249px;bottom:501px;letter-spacing:-0.11px;}
#t18_572{left:588px;bottom:508px;}
#t19_572{left:603px;bottom:501px;letter-spacing:-0.11px;}
#t1a_572{left:249px;bottom:484px;letter-spacing:-0.12px;}
#t1b_572{left:79px;bottom:463px;letter-spacing:-0.17px;}
#t1c_572{left:249px;bottom:463px;letter-spacing:-0.11px;}
#t1d_572{left:584px;bottom:470px;}
#t1e_572{left:599px;bottom:463px;letter-spacing:-0.12px;}
#t1f_572{left:249px;bottom:446px;letter-spacing:-0.12px;}
#t1g_572{left:79px;bottom:425px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t1h_572{left:249px;bottom:425px;letter-spacing:-0.11px;}
#t1i_572{left:249px;bottom:408px;letter-spacing:-0.12px;}
#t1j_572{left:79px;bottom:386px;letter-spacing:-0.16px;}
#t1k_572{left:249px;bottom:386px;letter-spacing:-0.11px;word-spacing:-0.42px;}
#t1l_572{left:249px;bottom:370px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t1m_572{left:401px;bottom:376px;}
#t1n_572{left:415px;bottom:370px;letter-spacing:-0.12px;}
#t1o_572{left:249px;bottom:353px;letter-spacing:-0.11px;}
#t1p_572{left:79px;bottom:331px;letter-spacing:-0.15px;}
#t1q_572{left:249px;bottom:331px;letter-spacing:-0.11px;word-spacing:-0.27px;}
#t1r_572{left:249px;bottom:315px;letter-spacing:-0.11px;}
#t1s_572{left:249px;bottom:298px;letter-spacing:-0.13px;}
#t1t_572{left:249px;bottom:276px;letter-spacing:-0.11px;}
#t1u_572{left:249px;bottom:255px;letter-spacing:-0.11px;}
#t1v_572{left:249px;bottom:234px;letter-spacing:-0.12px;}
#t1w_572{left:249px;bottom:212px;letter-spacing:-0.12px;}
#t1x_572{left:249px;bottom:191px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t1y_572{left:710px;bottom:198px;}
#t1z_572{left:724px;bottom:191px;letter-spacing:-0.11px;}
#t20_572{left:249px;bottom:174px;letter-spacing:-0.11px;}
#t21_572{left:249px;bottom:157px;letter-spacing:-0.11px;}
#t22_572{left:79px;bottom:136px;letter-spacing:-0.14px;}
#t23_572{left:249px;bottom:136px;letter-spacing:-0.11px;}
#t24_572{left:249px;bottom:119px;letter-spacing:-0.11px;}
#t25_572{left:160px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t26_572{left:246px;bottom:1086px;letter-spacing:0.14px;word-spacing:-0.03px;}
#t27_572{left:87px;bottom:1063px;letter-spacing:-0.18px;}
#t28_572{left:125px;bottom:1063px;letter-spacing:-0.18px;}
#t29_572{left:176px;bottom:1063px;letter-spacing:-0.18px;}
#t2a_572{left:214px;bottom:1063px;letter-spacing:-0.18px;}
#t2b_572{left:268px;bottom:1063px;letter-spacing:-0.18px;}
#t2c_572{left:299px;bottom:1063px;letter-spacing:-0.18px;}
#t2d_572{left:360px;bottom:1063px;}
#t2e_572{left:393px;bottom:1063px;}
#t2f_572{left:447px;bottom:1063px;}
#t2g_572{left:483px;bottom:1063px;}
#t2h_572{left:532px;bottom:1063px;}
#t2i_572{left:582px;bottom:1063px;}
#t2j_572{left:635px;bottom:1063px;}
#t2k_572{left:674px;bottom:1063px;}
#t2l_572{left:729px;bottom:1063px;}
#t2m_572{left:758px;bottom:1063px;}

.s1_572{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_572{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_572{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s4_572{font-size:14px;font-family:Arial_5kf;color:#000;}
.s5_572{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s6_572{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s7_572{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s8_572{font-size:11px;font-family:Verdana_5k9;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts572" type="text/css" >

@font-face {
	font-family: Arial_5kf;
	src: url("fonts/Arial_5kf.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg572Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg572" style="-webkit-user-select: none;"><object width="935" height="1210" data="572/572.svg" type="image/svg+xml" id="pdf572" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_572" class="t s1_572">FXSAVE—Save x87 FPU, MMX Technology, and SSE State </span>
<span id="t2_572" class="t s2_572">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_572" class="t s1_572">3-462 </span><span id="t4_572" class="t s1_572">Vol. 2A </span>
<span id="t5_572" class="t s3_572">The destination operand contains the first byte of the memory image, and it must be aligned on a 16-byte </span>
<span id="t6_572" class="t s3_572">boundary. A misaligned destination operand will result in a general-protection (#GP) exception being generated (or </span>
<span id="t7_572" class="t s3_572">in some cases, an alignment check exception [#AC]). </span>
<span id="t8_572" class="t s3_572">The FXSAVE instruction is used when an operating system needs to perform a context switch or when an exception </span>
<span id="t9_572" class="t s3_572">handler needs to save and examine the current state of the x87 FPU, MMX technology, and/or XMM and MXCSR </span>
<span id="ta_572" class="t s3_572">registers. </span>
<span id="tb_572" class="t s3_572">The fields in Table 3-43 are defined in Table 3-44. </span>
<span id="tc_572" class="t s4_572">Reserved </span><span id="td_572" class="t s5_572">304 </span>
<span id="te_572" class="t s4_572">Reserved </span><span id="tf_572" class="t s5_572">320 </span>
<span id="tg_572" class="t s4_572">Reserved </span><span id="th_572" class="t s5_572">336 </span>
<span id="ti_572" class="t s4_572">Reserved </span><span id="tj_572" class="t s5_572">352 </span>
<span id="tk_572" class="t s4_572">Reserved </span><span id="tl_572" class="t s5_572">368 </span>
<span id="tm_572" class="t s4_572">Reserved </span><span id="tn_572" class="t s5_572">384 </span>
<span id="to_572" class="t s4_572">Reserved </span><span id="tp_572" class="t s5_572">400 </span>
<span id="tq_572" class="t s4_572">Reserved </span><span id="tr_572" class="t s5_572">416 </span>
<span id="ts_572" class="t s4_572">Reserved </span><span id="tt_572" class="t s5_572">432 </span>
<span id="tu_572" class="t s4_572">Reserved </span><span id="tv_572" class="t s5_572">448 </span>
<span id="tw_572" class="t s4_572">Available </span><span id="tx_572" class="t s5_572">464 </span>
<span id="ty_572" class="t s4_572">Available </span><span id="tz_572" class="t s5_572">480 </span>
<span id="t10_572" class="t s4_572">Available </span><span id="t11_572" class="t s5_572">496 </span>
<span id="t12_572" class="t s6_572">Table 3-44. </span><span id="t13_572" class="t s6_572">Field Definitions </span>
<span id="t14_572" class="t s5_572">Field </span><span id="t15_572" class="t s5_572">Definition </span>
<span id="t16_572" class="t s7_572">FCW </span><span id="t17_572" class="t s7_572">x87 FPU Control Word (16 bits). See Figure 8-6 in the Intel </span>
<span id="t18_572" class="t s8_572">® </span>
<span id="t19_572" class="t s7_572">64 and IA-32 Architectures Software </span>
<span id="t1a_572" class="t s7_572">Developer’s Manual, Volume 1, for the layout of the x87 FPU control word. </span>
<span id="t1b_572" class="t s7_572">FSW </span><span id="t1c_572" class="t s7_572">x87 FPU Status Word (16 bits). See Figure 8-4 in the Intel </span>
<span id="t1d_572" class="t s8_572">® </span>
<span id="t1e_572" class="t s7_572">64 and IA-32 Architectures Software </span>
<span id="t1f_572" class="t s7_572">Developer’s Manual, Volume 1, for the layout of the x87 FPU status word. </span>
<span id="t1g_572" class="t s7_572">Abridged FTW </span><span id="t1h_572" class="t s7_572">x87 FPU Tag Word (8 bits). The tag information saved here is abridged, as described in the following </span>
<span id="t1i_572" class="t s7_572">paragraphs. </span>
<span id="t1j_572" class="t s7_572">FOP </span><span id="t1k_572" class="t s7_572">x87 FPU Opcode (16 bits). The lower 11 bits of this field contain the opcode, upper 5 bits are reserved. </span>
<span id="t1l_572" class="t s7_572">See Figure 8-8 in the Intel </span>
<span id="t1m_572" class="t s8_572">® </span>
<span id="t1n_572" class="t s7_572">64 and IA-32 Architectures Software Developer’s Manual, Volume 1, for </span>
<span id="t1o_572" class="t s7_572">the layout of the x87 FPU opcode field. </span>
<span id="t1p_572" class="t s7_572">FIP </span><span id="t1q_572" class="t s7_572">x87 FPU Instruction Pointer Offset (64 bits). The contents of this field differ depending on the current </span>
<span id="t1r_572" class="t s7_572">addressing mode (32-bit, 16-bit, or 64-bit) of the processor when the FXSAVE instruction was </span>
<span id="t1s_572" class="t s7_572">executed: </span>
<span id="t1t_572" class="t s7_572">32-bit mode — 32-bit IP offset. </span>
<span id="t1u_572" class="t s7_572">16-bit mode — low 16 bits are IP offset; high 16 bits are reserved. </span>
<span id="t1v_572" class="t s7_572">64-bit mode with REX.W — 64-bit IP offset. </span>
<span id="t1w_572" class="t s7_572">64-bit mode without REX.W — 32-bit IP offset. </span>
<span id="t1x_572" class="t s7_572">See “x87 FPU Instruction and Operand (Data) Pointers” in Chapter 8 of the Intel </span>
<span id="t1y_572" class="t s8_572">® </span>
<span id="t1z_572" class="t s7_572">64 and IA-32 </span>
<span id="t20_572" class="t s7_572">Architectures Software Developer’s Manual, Volume 1, for a description of the x87 FPU instruction </span>
<span id="t21_572" class="t s7_572">pointer. </span>
<span id="t22_572" class="t s7_572">FCS </span><span id="t23_572" class="t s7_572">x87 FPU Instruction Pointer Selector (16 bits). If CPUID.(EAX=07H,ECX=0H):EBX[bit 13] = 1, the </span>
<span id="t24_572" class="t s7_572">processor deprecates FCS and FDS, and this field is saved as 0000H. </span>
<span id="t25_572" class="t s6_572">Table 3-43. </span><span id="t26_572" class="t s6_572">Non-64-Bit-Mode Layout of FXSAVE and FXRSTOR Memory Region (Contd.) </span>
<span id="t27_572" class="t s5_572">15 </span><span id="t28_572" class="t s5_572">14 </span><span id="t29_572" class="t s5_572">13 </span><span id="t2a_572" class="t s5_572">12 </span><span id="t2b_572" class="t s5_572">11 </span><span id="t2c_572" class="t s5_572">10 </span><span id="t2d_572" class="t s5_572">9 </span><span id="t2e_572" class="t s5_572">8 </span><span id="t2f_572" class="t s5_572">7 </span><span id="t2g_572" class="t s5_572">6 </span><span id="t2h_572" class="t s5_572">5 </span><span id="t2i_572" class="t s5_572">4 </span><span id="t2j_572" class="t s5_572">3 </span><span id="t2k_572" class="t s5_572">2 </span><span id="t2l_572" class="t s5_572">1 </span><span id="t2m_572" class="t s5_572">0 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
