{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701107066157 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701107066163 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 17:44:26 2023 " "Processing started: Mon Nov 27 17:44:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701107066163 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701107066163 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EncoderCRC8 -c EncoderCRC8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off EncoderCRC8 -c EncoderCRC8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701107066163 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701107066560 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701107066561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encodercrc8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encodercrc8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EncoderCRC8-structure " "Found design unit 1: EncoderCRC8-structure" {  } { { "EncoderCRC8.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/EncoderCRC8.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107078087 ""} { "Info" "ISGN_ENTITY_NAME" "1 EncoderCRC8 " "Found entity 1: EncoderCRC8" {  } { { "EncoderCRC8.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/EncoderCRC8.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107078087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701107078087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "storedev.vhd 14 7 " "Found 14 design units, including 7 entities, in source file storedev.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipFlopDPET-behavior " "Found design unit 1: flipFlopDPET-behavior" {  } { { "storeDev.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/storeDev.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107078090 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 binCounter_6bit-structure " "Found design unit 2: binCounter_6bit-structure" {  } { { "storeDev.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/storeDev.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107078090 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 parReg_5bit-structure " "Found design unit 3: parReg_5bit-structure" {  } { { "storeDev.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/storeDev.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107078090 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 parReg_6bit-structure " "Found design unit 4: parReg_6bit-structure" {  } { { "storeDev.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/storeDev.vhd" 116 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107078090 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 parReg_24bit-structure " "Found design unit 5: parReg_24bit-structure" {  } { { "storeDev.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/storeDev.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107078090 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 parReg_9bit-structure " "Found design unit 6: parReg_9bit-structure" {  } { { "storeDev.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/storeDev.vhd" 188 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107078090 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 shiftRegist_24bit-structure " "Found design unit 7: shiftRegist_24bit-structure" {  } { { "storeDev.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/storeDev.vhd" 221 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107078090 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipFlopDPET " "Found entity 1: flipFlopDPET" {  } { { "storeDev.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/storeDev.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107078090 ""} { "Info" "ISGN_ENTITY_NAME" "2 binCounter_6bit " "Found entity 2: binCounter_6bit" {  } { { "storeDev.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/storeDev.vhd" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107078090 ""} { "Info" "ISGN_ENTITY_NAME" "3 parReg_5bit " "Found entity 3: parReg_5bit" {  } { { "storeDev.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/storeDev.vhd" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107078090 ""} { "Info" "ISGN_ENTITY_NAME" "4 parReg_6bit " "Found entity 4: parReg_6bit" {  } { { "storeDev.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/storeDev.vhd" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107078090 ""} { "Info" "ISGN_ENTITY_NAME" "5 parReg_24bit " "Found entity 5: parReg_24bit" {  } { { "storeDev.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/storeDev.vhd" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107078090 ""} { "Info" "ISGN_ENTITY_NAME" "6 parReg_9bit " "Found entity 6: parReg_9bit" {  } { { "storeDev.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/storeDev.vhd" 180 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107078090 ""} { "Info" "ISGN_ENTITY_NAME" "7 shiftRegist_24bit " "Found entity 7: shiftRegist_24bit" {  } { { "storeDev.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/storeDev.vhd" 212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107078090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701107078090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplelogic.vhd 12 6 " "Found 12 design units, including 6 entities, in source file simplelogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateAnd2-logicFunction " "Found design unit 1: gateAnd2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/simpleLogic.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107078092 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 gateNand2-logicFunction " "Found design unit 2: gateNand2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/simpleLogic.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107078092 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 gateNor2-logicFunction " "Found design unit 3: gateNor2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/simpleLogic.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107078092 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 gateOr2-logicFunction " "Found design unit 4: gateOr2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/simpleLogic.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107078092 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 gateXor2-logicFunction " "Found design unit 5: gateXor2-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/simpleLogic.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107078092 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 gateXOR4-logicFunction " "Found design unit 6: gateXOR4-logicFunction" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/simpleLogic.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107078092 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateAnd2 " "Found entity 1: gateAnd2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/simpleLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107078092 ""} { "Info" "ISGN_ENTITY_NAME" "2 gateNand2 " "Found entity 2: gateNand2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/simpleLogic.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107078092 ""} { "Info" "ISGN_ENTITY_NAME" "3 gateNor2 " "Found entity 3: gateNor2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/simpleLogic.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107078092 ""} { "Info" "ISGN_ENTITY_NAME" "4 gateOr2 " "Found entity 4: gateOr2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/simpleLogic.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107078092 ""} { "Info" "ISGN_ENTITY_NAME" "5 gateXor2 " "Found entity 5: gateXor2" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/simpleLogic.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107078092 ""} { "Info" "ISGN_ENTITY_NAME" "6 gateXOR4 " "Found entity 6: gateXOR4" {  } { { "simpleLogic.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/simpleLogic.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107078092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701107078092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.vhd 4 2 " "Found 4 design units, including 2 entities, in source file control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contMem-behavior " "Found design unit 1: contMem-behavior" {  } { { "control.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/control.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107078096 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 control-structure " "Found design unit 2: control-structure" {  } { { "control.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/control.vhd" 101 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107078096 ""} { "Info" "ISGN_ENTITY_NAME" "1 contMem " "Found entity 1: contMem" {  } { { "control.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/control.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107078096 ""} { "Info" "ISGN_ENTITY_NAME" "2 control " "Found entity 2: control" {  } { { "control.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/control.vhd" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107078096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701107078096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arithmetic.vhd 8 4 " "Found 8 design units, including 4 entities, in source file arithmetic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 block_of_type_1-structure " "Found design unit 1: block_of_type_1-structure" {  } { { "arithmetic.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/arithmetic.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107078098 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 block_of_type_2-structure " "Found design unit 2: block_of_type_2-structure" {  } { { "arithmetic.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/arithmetic.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107078098 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 halfAdder_1bit-structure " "Found design unit 3: halfAdder_1bit-structure" {  } { { "arithmetic.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/arithmetic.vhd" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107078098 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 halfAdder_5bit-structure " "Found design unit 4: halfAdder_5bit-structure" {  } { { "arithmetic.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/arithmetic.vhd" 97 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107078098 ""} { "Info" "ISGN_ENTITY_NAME" "1 block_of_type_1 " "Found entity 1: block_of_type_1" {  } { { "arithmetic.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/arithmetic.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107078098 ""} { "Info" "ISGN_ENTITY_NAME" "2 block_of_type_2 " "Found entity 2: block_of_type_2" {  } { { "arithmetic.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/arithmetic.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107078098 ""} { "Info" "ISGN_ENTITY_NAME" "3 halfAdder_1bit " "Found entity 3: halfAdder_1bit" {  } { { "arithmetic.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/arithmetic.vhd" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107078098 ""} { "Info" "ISGN_ENTITY_NAME" "4 halfAdder_5bit " "Found entity 4: halfAdder_5bit" {  } { { "arithmetic.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/arithmetic.vhd" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701107078098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701107078098 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EncoderCRC8 " "Elaborating entity \"EncoderCRC8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701107078195 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iNSet EncoderCRC8.vhd(33) " "Verilog HDL or VHDL warning at EncoderCRC8.vhd(33): object \"iNSet\" assigned a value but never read" {  } { { "EncoderCRC8.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/EncoderCRC8.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701107078203 "|EncoderCRC8"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clkO EncoderCRC8.vhd(33) " "Verilog HDL or VHDL warning at EncoderCRC8.vhd(33): object \"clkO\" assigned a value but never read" {  } { { "EncoderCRC8.vhd" "" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/EncoderCRC8.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701107078203 "|EncoderCRC8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlopDPET flipFlopDPET:ff " "Elaborating entity \"flipFlopDPET\" for hierarchy \"flipFlopDPET:ff\"" {  } { { "EncoderCRC8.vhd" "ff" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/EncoderCRC8.vhd" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701107078231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parReg_9bit parReg_9bit:par9 " "Elaborating entity \"parReg_9bit\" for hierarchy \"parReg_9bit:par9\"" {  } { { "EncoderCRC8.vhd" "par9" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/EncoderCRC8.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701107078245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "block_of_type_1 block_of_type_1:div " "Elaborating entity \"block_of_type_1\" for hierarchy \"block_of_type_1:div\"" {  } { { "EncoderCRC8.vhd" "div" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/EncoderCRC8.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701107078257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateXor2 block_of_type_1:div\|gateXor2:ri7 " "Elaborating entity \"gateXor2\" for hierarchy \"block_of_type_1:div\|gateXor2:ri7\"" {  } { { "arithmetic.vhd" "ri7" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/arithmetic.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701107078269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfAdder_5bit halfAdder_5bit:hd " "Elaborating entity \"halfAdder_5bit\" for hierarchy \"halfAdder_5bit:hd\"" {  } { { "EncoderCRC8.vhd" "hd" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/EncoderCRC8.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701107078281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfAdder_1bit halfAdder_5bit:hd\|halfAdder_1bit:hA10 " "Elaborating entity \"halfAdder_1bit\" for hierarchy \"halfAdder_5bit:hd\|halfAdder_1bit:hA10\"" {  } { { "arithmetic.vhd" "hA10" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/arithmetic.vhd" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701107078300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateAnd2 halfAdder_5bit:hd\|halfAdder_1bit:hA10\|gateAnd2:and20 " "Elaborating entity \"gateAnd2\" for hierarchy \"halfAdder_5bit:hd\|halfAdder_1bit:hA10\|gateAnd2:and20\"" {  } { { "arithmetic.vhd" "and20" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/arithmetic.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701107078311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "parReg_5bit parReg_5bit:pr5 " "Elaborating entity \"parReg_5bit\" for hierarchy \"parReg_5bit:pr5\"" {  } { { "EncoderCRC8.vhd" "pr5" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/EncoderCRC8.vhd" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701107078323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binCounter_6bit binCounter_6bit:bc " "Elaborating entity \"binCounter_6bit\" for hierarchy \"binCounter_6bit:bc\"" {  } { { "EncoderCRC8.vhd" "bc" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/EncoderCRC8.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701107078345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:con " "Elaborating entity \"control\" for hierarchy \"control:con\"" {  } { { "EncoderCRC8.vhd" "con" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/EncoderCRC8.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701107078357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contMem control:con\|contMem:cMem " "Elaborating entity \"contMem\" for hierarchy \"control:con\|contMem:cMem\"" {  } { { "control.vhd" "cMem" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/control.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701107078363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateNand2 control:con\|gateNand2:nad1 " "Elaborating entity \"gateNand2\" for hierarchy \"control:con\|gateNand2:nad1\"" {  } { { "control.vhd" "nad1" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/control.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701107078379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateNor2 control:con\|gateNor2:nord " "Elaborating entity \"gateNor2\" for hierarchy \"control:con\|gateNor2:nord\"" {  } { { "control.vhd" "nord" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/control.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701107078393 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701107079053 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701107079623 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701107079623 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701107079840 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701107079840 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701107079840 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701107079840 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4852 " "Peak virtual memory: 4852 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701107079855 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 17:44:39 2023 " "Processing ended: Mon Nov 27 17:44:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701107079855 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701107079855 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701107079855 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701107079855 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1701107081638 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701107081642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 17:44:40 2023 " "Processing started: Mon Nov 27 17:44:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701107081642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701107081642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off EncoderCRC8 -c EncoderCRC8 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off EncoderCRC8 -c EncoderCRC8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701107081643 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701107083000 ""}
{ "Info" "0" "" "Project  = EncoderCRC8" {  } {  } 0 0 "Project  = EncoderCRC8" 0 0 "Fitter" 0 0 1701107083002 ""}
{ "Info" "0" "" "Revision = EncoderCRC8" {  } {  } 0 0 "Revision = EncoderCRC8" 0 0 "Fitter" 0 0 1701107083002 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701107083135 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701107083136 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "EncoderCRC8 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"EncoderCRC8\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701107083147 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701107083206 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701107083206 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701107083748 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701107083828 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701107084018 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "4 4 " "No exact pin location assignment(s) for 4 pins of 4 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1701107084239 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1701107093913 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 2 global CLKCTRL_G10 " "clk~inputCLKENA0 with 2 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1701107094138 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1701107094138 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701107094139 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701107094184 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701107094186 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701107094186 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701107094186 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701107094188 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701107094188 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "EncoderCRC8.sdc " "Synopsys Design Constraints File file not found: 'EncoderCRC8.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701107095555 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701107095556 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1701107095558 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1701107095559 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1701107095560 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701107095571 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1701107095573 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701107095573 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701107095779 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701107104536 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1701107104760 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701107106039 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701107107062 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701107109958 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701107109958 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701107111350 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X67_Y0 X77_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10" {  } { { "loc" "" { Generic "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X67_Y0 to location X77_Y10"} { { 12 { 0 ""} 67 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701107117451 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701107117451 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1701107117936 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1701107117936 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701107117936 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701107117940 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.30 " "Total time spent on timing analysis during the Fitter is 0.30 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701107120626 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701107120664 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701107120953 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701107120954 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701107121510 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701107123938 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/output_files/EncoderCRC8.fit.smsg " "Generated suppressed messages file C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/output_files/EncoderCRC8.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701107124235 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6726 " "Peak virtual memory: 6726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701107124838 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 17:45:24 2023 " "Processing ended: Mon Nov 27 17:45:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701107124838 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701107124838 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701107124838 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701107124838 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1701107126255 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701107126259 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 17:45:26 2023 " "Processing started: Mon Nov 27 17:45:26 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701107126259 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1701107126259 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off EncoderCRC8 -c EncoderCRC8 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off EncoderCRC8 -c EncoderCRC8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1701107126259 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1701107126985 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1701107136202 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4825 " "Peak virtual memory: 4825 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701107136680 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 17:45:36 2023 " "Processing ended: Mon Nov 27 17:45:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701107136680 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701107136680 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701107136680 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1701107136680 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1701107137465 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1701107138244 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701107138250 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 17:45:37 2023 " "Processing started: Mon Nov 27 17:45:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701107138250 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107138250 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta EncoderCRC8 -c EncoderCRC8 " "Command: quartus_sta EncoderCRC8 -c EncoderCRC8" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107138250 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1701107138381 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107138906 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107138906 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107138947 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107138947 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "EncoderCRC8.sdc " "Synopsys Design Constraints File file not found: 'EncoderCRC8.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107139501 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107139503 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701107139503 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107139503 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107139503 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107139504 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1701107139505 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1701107139522 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1701107139535 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107139535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.045 " "Worst-case setup slack is -0.045" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701107139537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701107139537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.045              -0.045 clk  " "   -0.045              -0.045 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701107139537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107139537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.373 " "Worst-case hold slack is 0.373" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701107139540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701107139540 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 clk  " "    0.373               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701107139540 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107139540 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107139543 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107139547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701107139550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701107139550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -2.217 clk  " "   -0.724              -2.217 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701107139550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107139550 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701107139561 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107139561 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1701107139566 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107139605 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107140472 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107140540 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1701107140542 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107140542 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.011 " "Worst-case setup slack is -0.011" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701107140546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701107140546 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.011              -0.011 clk  " "   -0.011              -0.011 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701107140546 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107140546 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.365 " "Worst-case hold slack is 0.365" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701107140550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701107140550 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 clk  " "    0.365               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701107140550 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107140550 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107140552 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107140556 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.724 " "Worst-case minimum pulse width slack is -0.724" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701107140559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701107140559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -2.216 clk  " "   -0.724              -2.216 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701107140559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107140559 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701107140566 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107140566 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1701107140570 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107140832 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107141307 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107141343 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.532 " "Worst-case setup slack is 0.532" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701107141347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701107141347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.532               0.000 clk  " "    0.532               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701107141347 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107141347 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.163 " "Worst-case hold slack is 0.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701107141351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701107141351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 clk  " "    0.163               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701107141351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107141351 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107141357 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107141359 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1701107141359 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107141359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.085 " "Worst-case minimum pulse width slack is -0.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701107141362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701107141362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.085              -0.169 clk  " "   -0.085              -0.169 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701107141362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107141362 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701107141370 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701107141370 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701107141370 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701107141370 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.532 ns " "Worst Case Available Settling Time: 0.532 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701107141370 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701107141370 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107141370 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1701107141373 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107141506 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.557 " "Worst-case setup slack is 0.557" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701107141508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701107141508 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.557               0.000 clk  " "    0.557               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701107141508 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107141508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.148 " "Worst-case hold slack is 0.148" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701107141510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701107141510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 clk  " "    0.148               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701107141510 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107141510 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107141515 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107141518 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1701107141519 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107141519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.088 " "Worst-case minimum pulse width slack is -0.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701107141522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701107141522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.088              -0.176 clk  " "   -0.088              -0.176 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701107141522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107141522 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701107141528 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701107141528 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701107141528 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701107141528 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 0.557 ns " "Worst Case Available Settling Time: 0.557 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701107141528 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1701107141528 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107141528 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107143072 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107143073 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5141 " "Peak virtual memory: 5141 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701107143144 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 17:45:43 2023 " "Processing ended: Mon Nov 27 17:45:43 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701107143144 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701107143144 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701107143144 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107143144 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1701107144706 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701107144714 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 17:45:44 2023 " "Processing started: Mon Nov 27 17:45:44 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701107144714 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701107144714 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off EncoderCRC8 -c EncoderCRC8 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off EncoderCRC8 -c EncoderCRC8" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701107144714 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1701107146095 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1701107146135 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "EncoderCRC8.vho C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/simulation/modelsim/ simulation " "Generated file EncoderCRC8.vho in folder \"C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1701107146322 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4730 " "Peak virtual memory: 4730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701107146395 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 17:45:46 2023 " "Processing ended: Mon Nov 27 17:45:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701107146395 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701107146395 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701107146395 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701107146395 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1701107148115 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701107148123 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 17:45:47 2023 " "Processing started: Mon Nov 27 17:45:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701107148123 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1701107148123 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/17.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui EncoderCRC8 EncoderCRC8 " "Command: quartus_sh -t c:/intelfpga_lite/17.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui EncoderCRC8 EncoderCRC8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1701107148123 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui EncoderCRC8 EncoderCRC8 " "Quartus(args): --block_on_gui EncoderCRC8 EncoderCRC8" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1701107148123 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1701107148374 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1701107148565 ""}
{ "Warning" "0" "" "Warning: File EncoderCRC8_run_msim_gate_vhdl.do already exists - backing up current file as EncoderCRC8_run_msim_gate_vhdl.do.bak11" {  } {  } 0 0 "Warning: File EncoderCRC8_run_msim_gate_vhdl.do already exists - backing up current file as EncoderCRC8_run_msim_gate_vhdl.do.bak11" 0 0 "Shell" 0 0 1701107149680 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/simulation/modelsim/EncoderCRC8_run_msim_gate_vhdl.do" {  } { { "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/simulation/modelsim/EncoderCRC8_run_msim_gate_vhdl.do" "0" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/simulation/modelsim/EncoderCRC8_run_msim_gate_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/simulation/modelsim/EncoderCRC8_run_msim_gate_vhdl.do" 0 0 "Shell" 0 0 1701107149687 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Shell" 0 0 1701107165127 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl" {  } {  } 0 0 "ModelSim-Altera Info: # Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl" 0 0 "Shell" 0 0 1701107165127 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # do EncoderCRC8_run_msim_gate_vhdl.do" {  } {  } 0 0 "ModelSim-Altera Info: # do EncoderCRC8_run_msim_gate_vhdl.do" 0 0 "Shell" 0 0 1701107165127 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Shell" 0 0 1701107165127 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim-Altera Info: #     vdel -lib gate_work -all" 0 0 "Shell" 0 0 1701107165127 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \}" {  } {  } 0 0 "ModelSim-Altera Info: # \}" 0 0 "Shell" 0 0 1701107165127 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlib gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vlib gate_work" 0 0 "Shell" 0 0 1701107165127 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work" 0 0 "Shell" 0 0 1701107165127 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016" 0 0 "Shell" 0 0 1701107165127 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work " {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work " 0 0 "Shell" 0 0 1701107165127 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" 0 0 "Shell" 0 0 1701107165127 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1701107165127 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1701107165127 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vcom -93 -work work \{EncoderCRC8.vho\}" {  } {  } 0 0 "ModelSim-Altera Info: # vcom -93 -work work \{EncoderCRC8.vho\}" 0 0 "Shell" 0 0 1701107165127 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016" 0 0 "Shell" 0 0 1701107165128 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 17:46:00 on Nov 27,2023" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 17:46:00 on Nov 27,2023" 0 0 "Shell" 0 0 1701107165128 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vcom -reportprogress 300 -93 -work work EncoderCRC8.vho " {  } {  } 0 0 "ModelSim-Altera Info: # vcom -reportprogress 300 -93 -work work EncoderCRC8.vho " 0 0 "Shell" 0 0 1701107165128 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package STANDARD" 0 0 "Shell" 0 0 1701107165128 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package TEXTIO" 0 0 "Shell" 0 0 1701107165128 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package std_logic_1164" 0 0 "Shell" 0 0 1701107165128 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package VITAL_Timing" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Timing" 0 0 "Shell" 0 0 1701107165128 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package VITAL_Primitives" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Primitives" 0 0 "Shell" 0 0 1701107165128 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package dffeas_pack" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package dffeas_pack" 0 0 "Shell" 0 0 1701107165128 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package altera_primitives_components" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package altera_primitives_components" 0 0 "Shell" 0 0 1701107165128 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package altera_lnsim_components" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package altera_lnsim_components" 0 0 "Shell" 0 0 1701107165128 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package cyclonev_atom_pack" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package cyclonev_atom_pack" 0 0 "Shell" 0 0 1701107165128 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package cyclonev_components" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package cyclonev_components" 0 0 "Shell" 0 0 1701107165128 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling entity EncoderCRC8" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling entity EncoderCRC8" 0 0 "Shell" 0 0 1701107165128 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling architecture structure of EncoderCRC8" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling architecture structure of EncoderCRC8" 0 0 "Shell" 0 0 1701107165128 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 17:46:00 on Nov 27,2023, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 17:46:00 on Nov 27,2023, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1701107165128 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1701107165128 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1701107165128 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1701107165243 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/EncoderCRC8_nativelink_simulation.rpt" {  } { { "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/EncoderCRC8_nativelink_simulation.rpt" "0" { Text "C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/EncoderCRC8_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/Adalb/Desktop/QuartoAno/AAD/Pratico/Arquitetura/Enco/EncoderCRC8_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1701107165243 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/17.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/17.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1701107165243 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4771 " "Peak virtual memory: 4771 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701107165244 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 17:46:05 2023 " "Processing ended: Mon Nov 27 17:46:05 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701107165244 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701107165244 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701107165244 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1701107165244 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 18 s " "Quartus Prime Full Compilation was successful. 0 errors, 18 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1701107165810 ""}
