# Multi-cycle pipeline MIPS cpu
Verilog code for a multi-cycle pipeline MIPS cpu

Datapath:

<img width="461" alt="image" src="https://user-images.githubusercontent.com/57092984/172033596-c484b864-ecb9-47e2-88be-e99b0f433436.png">

Five stages of the pipeline:

![image](https://user-images.githubusercontent.com/57092984/172033609-e9adc823-81d7-421a-8654-7ca6ccc215cf.png)
![image](https://user-images.githubusercontent.com/57092984/172033620-ee9987bf-5797-4285-a24d-2bd9856a9a29.png)
