// Seed: 3621200307
module module_0;
  assign id_1 = 1 > 1;
  assign id_1 = 1;
  assign module_2.id_7 = 0;
  assign module_1.type_13 = 0;
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_4, id_5;
  wor id_6 = id_4, id_7;
  assign id_5 = 1;
  wire id_8;
  module_0 modCall_1 ();
  assign id_8 = id_1;
  wire id_9, id_10, id_11;
endmodule
module module_2 (
    input tri0 id_0,
    input logic id_1,
    output tri1 id_2,
    output logic id_3,
    output logic id_4,
    input uwire id_5,
    output tri1 id_6,
    input logic id_7,
    input supply0 id_8,
    input tri id_9,
    input logic id_10,
    output wand id_11
);
  task id_13;
    begin : LABEL_0
      @(1 or 1 or posedge id_7 or posedge 1'b0) begin : LABEL_0
        if (1) begin : LABEL_0
          begin : LABEL_0
            begin : LABEL_0
              id_3 <= 1;
            end
          end
        end
      end
      id_13 = id_10;
      id_3  <= (1'b0);
      id_13 <= id_1;
    end
  endtask
  assign id_11 = 1;
  module_0 modCall_1 ();
  always id_4 <= id_1;
  assign id_13 = 1;
endmodule
