// Seed: 1937057924
module module_0 (
    output wand id_0,
    output tri0 id_1,
    input wand id_2,
    input tri0 id_3,
    input wire id_4,
    input supply0 id_5
);
  id_7 :
  assert property (@(negedge 1'h0) id_7)
  else $display(1 && 1, 1, id_5, id_3);
  uwire id_8;
  assign id_8 = 1;
endmodule
module module_1 (
    output wand id_0
    , id_11,
    input supply0 id_1,
    input wor id_2
    , id_12,
    input wire id_3,
    output supply1 id_4,
    output supply1 id_5,
    input supply0 id_6,
    input supply1 id_7,
    output tri id_8,
    output wor id_9
);
  assign id_11 = id_3;
  wire id_13;
  id_14(
      .id_0(id_13),
      .id_1(1'b0),
      .id_2(1),
      .id_3(id_11),
      .id_4(1'b0 - 1),
      .id_5(id_6),
      .id_6(1 ^ 1),
      .id_7(id_12)
  ); module_0(
      id_8, id_11, id_6, id_7, id_3, id_12
  );
endmodule
