Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Mon Nov 28 12:02:08 2016
| Host         : zoidberg running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_control_sets -verbose -file Counter_Wrapper_control_sets_placed.rpt
| Design       : Counter_Wrapper
| Device       : xc7a35t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    45 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              32 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              66 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------------+-----------------------------------------------+------------------+----------------+
|  Clock Signal  |                 Enable Signal                 |                Set/Reset Signal               | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------------------+-----------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                               |                                               |                1 |              1 |
|  clk_IBUF_BUFG | BCD_Converter/thousands_tmp0                  | BCD_Converter/ones_tmp[1]_i_1_n_0             |                1 |              4 |
|  clk_IBUF_BUFG | BCD_Converter/ones_tmp                        |                                               |                2 |              4 |
|  clk_IBUF_BUFG | SSEG_Output/bin_in[3]_i_1_n_0                 |                                               |                1 |              4 |
|  clk_IBUF_BUFG | SSEG_Output/FSM_onehot_SSEG_AN_tmp[4]_i_2_n_0 | SSEG_Output/FSM_onehot_SSEG_AN_tmp[4]_i_1_n_0 |                2 |              5 |
|  clk_IBUF_BUFG | binary_counter[0]_i_1_n_0                     |                                               |                3 |             12 |
|  clk_IBUF_BUFG | BCD_Converter/ones_tmp                        | BCD_Converter/ones_tmp[1]_i_1_n_0             |                4 |             12 |
|  clk_IBUF_BUFG | BCD_Converter/clear                           |                                               |                2 |             12 |
|  clk_IBUF_BUFG | BCD_Converter/sseg_enable                     | SSEG_Output/count[17]_i_1_n_0                 |                6 |             18 |
|  clk_IBUF_BUFG | countdown[26]_i_2_n_0                         | countdown[26]_i_1_n_0                         |                8 |             27 |
+----------------+-----------------------------------------------+-----------------------------------------------+------------------+----------------+


