

================================================================
== Vitis HLS Report for 'mm'
================================================================
* Date:           Thu Nov 30 16:20:07 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        3_gemm_zcu104
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      170|      170|  1.700 us|  1.700 us|  171|  171|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 20 [1/1] (1.00ns)   --->   "%AB_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %AB"   --->   Operation 20 'read' 'AB_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 21 [1/1] (1.00ns)   --->   "%B_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %B"   --->   Operation 21 'read' 'B_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 22 [1/1] (1.00ns)   --->   "%A_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A"   --->   Operation 22 'read' 'A_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%B_buff_loc = alloca i64 1"   --->   Operation 23 'alloca' 'B_buff_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%B_buff_1_loc = alloca i64 1"   --->   Operation 24 'alloca' 'B_buff_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%B_buff_2_loc = alloca i64 1"   --->   Operation 25 'alloca' 'B_buff_2_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%B_buff_3_loc = alloca i64 1"   --->   Operation 26 'alloca' 'B_buff_3_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%B_buff_4_loc = alloca i64 1"   --->   Operation 27 'alloca' 'B_buff_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%B_buff_5_loc = alloca i64 1"   --->   Operation 28 'alloca' 'B_buff_5_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%B_buff_6_loc = alloca i64 1"   --->   Operation 29 'alloca' 'B_buff_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%B_buff_7_loc = alloca i64 1"   --->   Operation 30 'alloca' 'B_buff_7_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%B_buff_8_loc = alloca i64 1"   --->   Operation 31 'alloca' 'B_buff_8_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%B_buff_9_loc = alloca i64 1"   --->   Operation 32 'alloca' 'B_buff_9_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%B_buff_10_loc = alloca i64 1"   --->   Operation 33 'alloca' 'B_buff_10_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%B_buff_11_loc = alloca i64 1"   --->   Operation 34 'alloca' 'B_buff_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%B_buff_12_loc = alloca i64 1"   --->   Operation 35 'alloca' 'B_buff_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%B_buff_13_loc = alloca i64 1"   --->   Operation 36 'alloca' 'B_buff_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%B_buff_14_loc = alloca i64 1"   --->   Operation 37 'alloca' 'B_buff_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%B_buff_15_loc = alloca i64 1"   --->   Operation 38 'alloca' 'B_buff_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%B_buff_16_loc = alloca i64 1"   --->   Operation 39 'alloca' 'B_buff_16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%B_buff_17_loc = alloca i64 1"   --->   Operation 40 'alloca' 'B_buff_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%B_buff_18_loc = alloca i64 1"   --->   Operation 41 'alloca' 'B_buff_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%B_buff_19_loc = alloca i64 1"   --->   Operation 42 'alloca' 'B_buff_19_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%B_buff_20_loc = alloca i64 1"   --->   Operation 43 'alloca' 'B_buff_20_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%B_buff_21_loc = alloca i64 1"   --->   Operation 44 'alloca' 'B_buff_21_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%B_buff_22_loc = alloca i64 1"   --->   Operation 45 'alloca' 'B_buff_22_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%B_buff_23_loc = alloca i64 1"   --->   Operation 46 'alloca' 'B_buff_23_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%B_buff_24_loc = alloca i64 1"   --->   Operation 47 'alloca' 'B_buff_24_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%B_buff_25_loc = alloca i64 1"   --->   Operation 48 'alloca' 'B_buff_25_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%B_buff_26_loc = alloca i64 1"   --->   Operation 49 'alloca' 'B_buff_26_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%B_buff_27_loc = alloca i64 1"   --->   Operation 50 'alloca' 'B_buff_27_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%B_buff_28_loc = alloca i64 1"   --->   Operation 51 'alloca' 'B_buff_28_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%B_buff_29_loc = alloca i64 1"   --->   Operation 52 'alloca' 'B_buff_29_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%B_buff_30_loc = alloca i64 1"   --->   Operation 53 'alloca' 'B_buff_30_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%B_buff_31_loc = alloca i64 1"   --->   Operation 54 'alloca' 'B_buff_31_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%B_buff_32_loc = alloca i64 1"   --->   Operation 55 'alloca' 'B_buff_32_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%B_buff_33_loc = alloca i64 1"   --->   Operation 56 'alloca' 'B_buff_33_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%B_buff_34_loc = alloca i64 1"   --->   Operation 57 'alloca' 'B_buff_34_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%B_buff_35_loc = alloca i64 1"   --->   Operation 58 'alloca' 'B_buff_35_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%B_buff_36_loc = alloca i64 1"   --->   Operation 59 'alloca' 'B_buff_36_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%B_buff_37_loc = alloca i64 1"   --->   Operation 60 'alloca' 'B_buff_37_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%B_buff_38_loc = alloca i64 1"   --->   Operation 61 'alloca' 'B_buff_38_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%B_buff_39_loc = alloca i64 1"   --->   Operation 62 'alloca' 'B_buff_39_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%B_buff_40_loc = alloca i64 1"   --->   Operation 63 'alloca' 'B_buff_40_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%B_buff_41_loc = alloca i64 1"   --->   Operation 64 'alloca' 'B_buff_41_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%B_buff_42_loc = alloca i64 1"   --->   Operation 65 'alloca' 'B_buff_42_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%B_buff_43_loc = alloca i64 1"   --->   Operation 66 'alloca' 'B_buff_43_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%B_buff_44_loc = alloca i64 1"   --->   Operation 67 'alloca' 'B_buff_44_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%B_buff_45_loc = alloca i64 1"   --->   Operation 68 'alloca' 'B_buff_45_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%B_buff_46_loc = alloca i64 1"   --->   Operation 69 'alloca' 'B_buff_46_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%B_buff_47_loc = alloca i64 1"   --->   Operation 70 'alloca' 'B_buff_47_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%B_buff_48_loc = alloca i64 1"   --->   Operation 71 'alloca' 'B_buff_48_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%B_buff_49_loc = alloca i64 1"   --->   Operation 72 'alloca' 'B_buff_49_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%B_buff_50_loc = alloca i64 1"   --->   Operation 73 'alloca' 'B_buff_50_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%B_buff_51_loc = alloca i64 1"   --->   Operation 74 'alloca' 'B_buff_51_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%B_buff_52_loc = alloca i64 1"   --->   Operation 75 'alloca' 'B_buff_52_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%B_buff_53_loc = alloca i64 1"   --->   Operation 76 'alloca' 'B_buff_53_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%B_buff_54_loc = alloca i64 1"   --->   Operation 77 'alloca' 'B_buff_54_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%B_buff_55_loc = alloca i64 1"   --->   Operation 78 'alloca' 'B_buff_55_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%B_buff_56_loc = alloca i64 1"   --->   Operation 79 'alloca' 'B_buff_56_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%B_buff_57_loc = alloca i64 1"   --->   Operation 80 'alloca' 'B_buff_57_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%B_buff_58_loc = alloca i64 1"   --->   Operation 81 'alloca' 'B_buff_58_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%B_buff_59_loc = alloca i64 1"   --->   Operation 82 'alloca' 'B_buff_59_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%B_buff_60_loc = alloca i64 1"   --->   Operation 83 'alloca' 'B_buff_60_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%B_buff_61_loc = alloca i64 1"   --->   Operation 84 'alloca' 'B_buff_61_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%B_buff_62_loc = alloca i64 1"   --->   Operation 85 'alloca' 'B_buff_62_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%B_buff_63_loc = alloca i64 1"   --->   Operation 86 'alloca' 'B_buff_63_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%A_buff = alloca i64 1" [gemm.cc:25]   --->   Operation 87 'alloca' 'A_buff' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%A_buff_1 = alloca i64 1" [gemm.cc:25]   --->   Operation 88 'alloca' 'A_buff_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%A_buff_2 = alloca i64 1" [gemm.cc:25]   --->   Operation 89 'alloca' 'A_buff_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%A_buff_3 = alloca i64 1" [gemm.cc:25]   --->   Operation 90 'alloca' 'A_buff_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%A_buff_4 = alloca i64 1" [gemm.cc:25]   --->   Operation 91 'alloca' 'A_buff_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%A_buff_5 = alloca i64 1" [gemm.cc:25]   --->   Operation 92 'alloca' 'A_buff_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%A_buff_6 = alloca i64 1" [gemm.cc:25]   --->   Operation 93 'alloca' 'A_buff_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%A_buff_7 = alloca i64 1" [gemm.cc:25]   --->   Operation 94 'alloca' 'A_buff_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%AB_buff = alloca i64 1" [gemm.cc:27]   --->   Operation 95 'alloca' 'AB_buff' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%AB_buff_1 = alloca i64 1" [gemm.cc:27]   --->   Operation 96 'alloca' 'AB_buff_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%AB_buff_2 = alloca i64 1" [gemm.cc:27]   --->   Operation 97 'alloca' 'AB_buff_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%AB_buff_3 = alloca i64 1" [gemm.cc:27]   --->   Operation 98 'alloca' 'AB_buff_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%AB_buff_4 = alloca i64 1" [gemm.cc:27]   --->   Operation 99 'alloca' 'AB_buff_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%AB_buff_5 = alloca i64 1" [gemm.cc:27]   --->   Operation 100 'alloca' 'AB_buff_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%AB_buff_6 = alloca i64 1" [gemm.cc:27]   --->   Operation 101 'alloca' 'AB_buff_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%AB_buff_7 = alloca i64 1" [gemm.cc:27]   --->   Operation 102 'alloca' 'AB_buff_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %A_read, i32 2, i32 63" [gemm.cc:34]   --->   Operation 103 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %B_read, i32 2, i32 63" [gemm.cc:35]   --->   Operation 104 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %AB_read, i32 2, i32 63" [gemm.cc:53]   --->   Operation 105 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln34 = sext i62 %trunc_ln" [gemm.cc:34]   --->   Operation 106 'sext' 'sext_ln34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%A_port_addr = getelementptr i32 %A_port, i64 %sext_ln34" [gemm.cc:34]   --->   Operation 107 'getelementptr' 'A_port_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_port_addr, i32 64" [gemm.cc:34]   --->   Operation 108 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i62 %trunc_ln1" [gemm.cc:35]   --->   Operation 109 'sext' 'sext_ln35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%B_port_addr = getelementptr i32 %B_port, i64 %sext_ln35" [gemm.cc:35]   --->   Operation 110 'getelementptr' 'B_port_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [7/7] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %B_port_addr, i32 64" [gemm.cc:35]   --->   Operation 111 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 112 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_port_addr, i32 64" [gemm.cc:34]   --->   Operation 112 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 113 [6/7] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %B_port_addr, i32 64" [gemm.cc:35]   --->   Operation 113 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 114 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_port_addr, i32 64" [gemm.cc:34]   --->   Operation 114 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 115 [5/7] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %B_port_addr, i32 64" [gemm.cc:35]   --->   Operation 115 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 116 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_port_addr, i32 64" [gemm.cc:34]   --->   Operation 116 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 117 [4/7] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %B_port_addr, i32 64" [gemm.cc:35]   --->   Operation 117 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 118 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_port_addr, i32 64" [gemm.cc:34]   --->   Operation 118 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 119 [3/7] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %B_port_addr, i32 64" [gemm.cc:35]   --->   Operation 119 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 120 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_port_addr, i32 64" [gemm.cc:34]   --->   Operation 120 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 121 [2/7] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %B_port_addr, i32 64" [gemm.cc:35]   --->   Operation 121 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 122 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %A_port_addr, i32 64" [gemm.cc:34]   --->   Operation 122 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 123 [1/7] (7.30ns)   --->   "%empty_27 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %B_port_addr, i32 64" [gemm.cc:35]   --->   Operation 123 'readreq' 'empty_27' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 124 [2/2] (0.00ns)   --->   "%call_ln34 = call void @mm_Pipeline_1, i32 %A_port, i62 %trunc_ln, i32 %A_buff, i32 %A_buff_1, i32 %A_buff_2, i32 %A_buff_3, i32 %A_buff_4, i32 %A_buff_5, i32 %A_buff_6, i32 %A_buff_7" [gemm.cc:34]   --->   Operation 124 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 125 [2/2] (0.00ns)   --->   "%call_ln35 = call void @mm_Pipeline_2, i32 %B_port, i62 %trunc_ln1, i32 %B_buff_63_loc, i32 %B_buff_62_loc, i32 %B_buff_61_loc, i32 %B_buff_60_loc, i32 %B_buff_59_loc, i32 %B_buff_58_loc, i32 %B_buff_57_loc, i32 %B_buff_56_loc, i32 %B_buff_55_loc, i32 %B_buff_54_loc, i32 %B_buff_53_loc, i32 %B_buff_52_loc, i32 %B_buff_51_loc, i32 %B_buff_50_loc, i32 %B_buff_49_loc, i32 %B_buff_48_loc, i32 %B_buff_47_loc, i32 %B_buff_46_loc, i32 %B_buff_45_loc, i32 %B_buff_44_loc, i32 %B_buff_43_loc, i32 %B_buff_42_loc, i32 %B_buff_41_loc, i32 %B_buff_40_loc, i32 %B_buff_39_loc, i32 %B_buff_38_loc, i32 %B_buff_37_loc, i32 %B_buff_36_loc, i32 %B_buff_35_loc, i32 %B_buff_34_loc, i32 %B_buff_33_loc, i32 %B_buff_32_loc, i32 %B_buff_31_loc, i32 %B_buff_30_loc, i32 %B_buff_29_loc, i32 %B_buff_28_loc, i32 %B_buff_27_loc, i32 %B_buff_26_loc, i32 %B_buff_25_loc, i32 %B_buff_24_loc, i32 %B_buff_23_loc, i32 %B_buff_22_loc, i32 %B_buff_21_loc, i32 %B_buff_20_loc, i32 %B_buff_19_loc, i32 %B_buff_18_loc, i32 %B_buff_17_loc, i32 %B_buff_16_loc, i32 %B_buff_15_loc, i32 %B_buff_14_loc, i32 %B_buff_13_loc, i32 %B_buff_12_loc, i32 %B_buff_11_loc, i32 %B_buff_10_loc, i32 %B_buff_9_loc, i32 %B_buff_8_loc, i32 %B_buff_7_loc, i32 %B_buff_6_loc, i32 %B_buff_5_loc, i32 %B_buff_4_loc, i32 %B_buff_3_loc, i32 %B_buff_2_loc, i32 %B_buff_1_loc, i32 %B_buff_loc" [gemm.cc:35]   --->   Operation 125 'call' 'call_ln35' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 1.24>
ST_10 : Operation 126 [1/2] (0.00ns)   --->   "%call_ln34 = call void @mm_Pipeline_1, i32 %A_port, i62 %trunc_ln, i32 %A_buff, i32 %A_buff_1, i32 %A_buff_2, i32 %A_buff_3, i32 %A_buff_4, i32 %A_buff_5, i32 %A_buff_6, i32 %A_buff_7" [gemm.cc:34]   --->   Operation 126 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 127 [1/2] (1.24ns)   --->   "%call_ln35 = call void @mm_Pipeline_2, i32 %B_port, i62 %trunc_ln1, i32 %B_buff_63_loc, i32 %B_buff_62_loc, i32 %B_buff_61_loc, i32 %B_buff_60_loc, i32 %B_buff_59_loc, i32 %B_buff_58_loc, i32 %B_buff_57_loc, i32 %B_buff_56_loc, i32 %B_buff_55_loc, i32 %B_buff_54_loc, i32 %B_buff_53_loc, i32 %B_buff_52_loc, i32 %B_buff_51_loc, i32 %B_buff_50_loc, i32 %B_buff_49_loc, i32 %B_buff_48_loc, i32 %B_buff_47_loc, i32 %B_buff_46_loc, i32 %B_buff_45_loc, i32 %B_buff_44_loc, i32 %B_buff_43_loc, i32 %B_buff_42_loc, i32 %B_buff_41_loc, i32 %B_buff_40_loc, i32 %B_buff_39_loc, i32 %B_buff_38_loc, i32 %B_buff_37_loc, i32 %B_buff_36_loc, i32 %B_buff_35_loc, i32 %B_buff_34_loc, i32 %B_buff_33_loc, i32 %B_buff_32_loc, i32 %B_buff_31_loc, i32 %B_buff_30_loc, i32 %B_buff_29_loc, i32 %B_buff_28_loc, i32 %B_buff_27_loc, i32 %B_buff_26_loc, i32 %B_buff_25_loc, i32 %B_buff_24_loc, i32 %B_buff_23_loc, i32 %B_buff_22_loc, i32 %B_buff_21_loc, i32 %B_buff_20_loc, i32 %B_buff_19_loc, i32 %B_buff_18_loc, i32 %B_buff_17_loc, i32 %B_buff_16_loc, i32 %B_buff_15_loc, i32 %B_buff_14_loc, i32 %B_buff_13_loc, i32 %B_buff_12_loc, i32 %B_buff_11_loc, i32 %B_buff_10_loc, i32 %B_buff_9_loc, i32 %B_buff_8_loc, i32 %B_buff_7_loc, i32 %B_buff_6_loc, i32 %B_buff_5_loc, i32 %B_buff_4_loc, i32 %B_buff_3_loc, i32 %B_buff_2_loc, i32 %B_buff_1_loc, i32 %B_buff_loc" [gemm.cc:35]   --->   Operation 127 'call' 'call_ln35' <Predicate = true> <Delay = 1.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%B_buff_63_loc_load = load i32 %B_buff_63_loc"   --->   Operation 128 'load' 'B_buff_63_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%B_buff_62_loc_load = load i32 %B_buff_62_loc"   --->   Operation 129 'load' 'B_buff_62_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%B_buff_61_loc_load = load i32 %B_buff_61_loc"   --->   Operation 130 'load' 'B_buff_61_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%B_buff_60_loc_load = load i32 %B_buff_60_loc"   --->   Operation 131 'load' 'B_buff_60_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%B_buff_59_loc_load = load i32 %B_buff_59_loc"   --->   Operation 132 'load' 'B_buff_59_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%B_buff_58_loc_load = load i32 %B_buff_58_loc"   --->   Operation 133 'load' 'B_buff_58_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%B_buff_57_loc_load = load i32 %B_buff_57_loc"   --->   Operation 134 'load' 'B_buff_57_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%B_buff_56_loc_load = load i32 %B_buff_56_loc"   --->   Operation 135 'load' 'B_buff_56_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%B_buff_55_loc_load = load i32 %B_buff_55_loc"   --->   Operation 136 'load' 'B_buff_55_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%B_buff_54_loc_load = load i32 %B_buff_54_loc"   --->   Operation 137 'load' 'B_buff_54_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%B_buff_53_loc_load = load i32 %B_buff_53_loc"   --->   Operation 138 'load' 'B_buff_53_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%B_buff_52_loc_load = load i32 %B_buff_52_loc"   --->   Operation 139 'load' 'B_buff_52_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%B_buff_51_loc_load = load i32 %B_buff_51_loc"   --->   Operation 140 'load' 'B_buff_51_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%B_buff_50_loc_load = load i32 %B_buff_50_loc"   --->   Operation 141 'load' 'B_buff_50_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%B_buff_49_loc_load = load i32 %B_buff_49_loc"   --->   Operation 142 'load' 'B_buff_49_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%B_buff_48_loc_load = load i32 %B_buff_48_loc"   --->   Operation 143 'load' 'B_buff_48_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%B_buff_47_loc_load = load i32 %B_buff_47_loc"   --->   Operation 144 'load' 'B_buff_47_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%B_buff_46_loc_load = load i32 %B_buff_46_loc"   --->   Operation 145 'load' 'B_buff_46_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%B_buff_45_loc_load = load i32 %B_buff_45_loc"   --->   Operation 146 'load' 'B_buff_45_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%B_buff_44_loc_load = load i32 %B_buff_44_loc"   --->   Operation 147 'load' 'B_buff_44_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%B_buff_43_loc_load = load i32 %B_buff_43_loc"   --->   Operation 148 'load' 'B_buff_43_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%B_buff_42_loc_load = load i32 %B_buff_42_loc"   --->   Operation 149 'load' 'B_buff_42_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%B_buff_41_loc_load = load i32 %B_buff_41_loc"   --->   Operation 150 'load' 'B_buff_41_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 151 [1/1] (0.00ns)   --->   "%B_buff_40_loc_load = load i32 %B_buff_40_loc"   --->   Operation 151 'load' 'B_buff_40_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 152 [1/1] (0.00ns)   --->   "%B_buff_39_loc_load = load i32 %B_buff_39_loc"   --->   Operation 152 'load' 'B_buff_39_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 153 [1/1] (0.00ns)   --->   "%B_buff_38_loc_load = load i32 %B_buff_38_loc"   --->   Operation 153 'load' 'B_buff_38_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 154 [1/1] (0.00ns)   --->   "%B_buff_37_loc_load = load i32 %B_buff_37_loc"   --->   Operation 154 'load' 'B_buff_37_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 155 [1/1] (0.00ns)   --->   "%B_buff_36_loc_load = load i32 %B_buff_36_loc"   --->   Operation 155 'load' 'B_buff_36_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 156 [1/1] (0.00ns)   --->   "%B_buff_35_loc_load = load i32 %B_buff_35_loc"   --->   Operation 156 'load' 'B_buff_35_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 157 [1/1] (0.00ns)   --->   "%B_buff_34_loc_load = load i32 %B_buff_34_loc"   --->   Operation 157 'load' 'B_buff_34_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 158 [1/1] (0.00ns)   --->   "%B_buff_33_loc_load = load i32 %B_buff_33_loc"   --->   Operation 158 'load' 'B_buff_33_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 159 [1/1] (0.00ns)   --->   "%B_buff_32_loc_load = load i32 %B_buff_32_loc"   --->   Operation 159 'load' 'B_buff_32_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 160 [1/1] (0.00ns)   --->   "%B_buff_31_loc_load = load i32 %B_buff_31_loc"   --->   Operation 160 'load' 'B_buff_31_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 161 [1/1] (0.00ns)   --->   "%B_buff_30_loc_load = load i32 %B_buff_30_loc"   --->   Operation 161 'load' 'B_buff_30_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%B_buff_29_loc_load = load i32 %B_buff_29_loc"   --->   Operation 162 'load' 'B_buff_29_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "%B_buff_28_loc_load = load i32 %B_buff_28_loc"   --->   Operation 163 'load' 'B_buff_28_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%B_buff_27_loc_load = load i32 %B_buff_27_loc"   --->   Operation 164 'load' 'B_buff_27_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%B_buff_26_loc_load = load i32 %B_buff_26_loc"   --->   Operation 165 'load' 'B_buff_26_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (0.00ns)   --->   "%B_buff_25_loc_load = load i32 %B_buff_25_loc"   --->   Operation 166 'load' 'B_buff_25_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 167 [1/1] (0.00ns)   --->   "%B_buff_24_loc_load = load i32 %B_buff_24_loc"   --->   Operation 167 'load' 'B_buff_24_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%B_buff_23_loc_load = load i32 %B_buff_23_loc"   --->   Operation 168 'load' 'B_buff_23_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 169 [1/1] (0.00ns)   --->   "%B_buff_22_loc_load = load i32 %B_buff_22_loc"   --->   Operation 169 'load' 'B_buff_22_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 170 [1/1] (0.00ns)   --->   "%B_buff_21_loc_load = load i32 %B_buff_21_loc"   --->   Operation 170 'load' 'B_buff_21_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 171 [1/1] (0.00ns)   --->   "%B_buff_20_loc_load = load i32 %B_buff_20_loc"   --->   Operation 171 'load' 'B_buff_20_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 172 [1/1] (0.00ns)   --->   "%B_buff_19_loc_load = load i32 %B_buff_19_loc"   --->   Operation 172 'load' 'B_buff_19_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 173 [1/1] (0.00ns)   --->   "%B_buff_18_loc_load = load i32 %B_buff_18_loc"   --->   Operation 173 'load' 'B_buff_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 174 [1/1] (0.00ns)   --->   "%B_buff_17_loc_load = load i32 %B_buff_17_loc"   --->   Operation 174 'load' 'B_buff_17_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 175 [1/1] (0.00ns)   --->   "%B_buff_16_loc_load = load i32 %B_buff_16_loc"   --->   Operation 175 'load' 'B_buff_16_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 176 [1/1] (0.00ns)   --->   "%B_buff_15_loc_load = load i32 %B_buff_15_loc"   --->   Operation 176 'load' 'B_buff_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 177 [1/1] (0.00ns)   --->   "%B_buff_14_loc_load = load i32 %B_buff_14_loc"   --->   Operation 177 'load' 'B_buff_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 178 [1/1] (0.00ns)   --->   "%B_buff_13_loc_load = load i32 %B_buff_13_loc"   --->   Operation 178 'load' 'B_buff_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 179 [1/1] (0.00ns)   --->   "%B_buff_12_loc_load = load i32 %B_buff_12_loc"   --->   Operation 179 'load' 'B_buff_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%B_buff_11_loc_load = load i32 %B_buff_11_loc"   --->   Operation 180 'load' 'B_buff_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 181 [1/1] (0.00ns)   --->   "%B_buff_10_loc_load = load i32 %B_buff_10_loc"   --->   Operation 181 'load' 'B_buff_10_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 182 [1/1] (0.00ns)   --->   "%B_buff_9_loc_load = load i32 %B_buff_9_loc"   --->   Operation 182 'load' 'B_buff_9_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 183 [1/1] (0.00ns)   --->   "%B_buff_8_loc_load = load i32 %B_buff_8_loc"   --->   Operation 183 'load' 'B_buff_8_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 184 [1/1] (0.00ns)   --->   "%B_buff_7_loc_load = load i32 %B_buff_7_loc"   --->   Operation 184 'load' 'B_buff_7_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 185 [1/1] (0.00ns)   --->   "%B_buff_6_loc_load = load i32 %B_buff_6_loc"   --->   Operation 185 'load' 'B_buff_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 186 [1/1] (0.00ns)   --->   "%B_buff_5_loc_load = load i32 %B_buff_5_loc"   --->   Operation 186 'load' 'B_buff_5_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 187 [1/1] (0.00ns)   --->   "%B_buff_4_loc_load = load i32 %B_buff_4_loc"   --->   Operation 187 'load' 'B_buff_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 188 [1/1] (0.00ns)   --->   "%B_buff_3_loc_load = load i32 %B_buff_3_loc"   --->   Operation 188 'load' 'B_buff_3_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 189 [1/1] (0.00ns)   --->   "%B_buff_2_loc_load = load i32 %B_buff_2_loc"   --->   Operation 189 'load' 'B_buff_2_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 190 [1/1] (0.00ns)   --->   "%B_buff_1_loc_load = load i32 %B_buff_1_loc"   --->   Operation 190 'load' 'B_buff_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 191 [1/1] (0.00ns)   --->   "%B_buff_loc_load = load i32 %B_buff_loc"   --->   Operation 191 'load' 'B_buff_loc_load' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 192 [2/2] (0.00ns)   --->   "%call_ln0 = call void @mm_Pipeline_row, i32 %AB_buff_7, i32 %AB_buff_6, i32 %AB_buff_5, i32 %AB_buff_4, i32 %AB_buff_3, i32 %AB_buff_2, i32 %AB_buff_1, i32 %AB_buff, i32 %A_buff, i32 %B_buff_loc_load, i32 %A_buff_1, i32 %B_buff_8_loc_load, i32 %A_buff_2, i32 %B_buff_16_loc_load, i32 %A_buff_3, i32 %B_buff_24_loc_load, i32 %A_buff_4, i32 %B_buff_32_loc_load, i32 %A_buff_5, i32 %B_buff_40_loc_load, i32 %A_buff_6, i32 %B_buff_48_loc_load, i32 %A_buff_7, i32 %B_buff_56_loc_load, i32 %B_buff_1_loc_load, i32 %B_buff_9_loc_load, i32 %B_buff_17_loc_load, i32 %B_buff_25_loc_load, i32 %B_buff_33_loc_load, i32 %B_buff_41_loc_load, i32 %B_buff_49_loc_load, i32 %B_buff_57_loc_load, i32 %B_buff_2_loc_load, i32 %B_buff_10_loc_load, i32 %B_buff_18_loc_load, i32 %B_buff_26_loc_load, i32 %B_buff_34_loc_load, i32 %B_buff_42_loc_load, i32 %B_buff_50_loc_load, i32 %B_buff_58_loc_load, i32 %B_buff_3_loc_load, i32 %B_buff_11_loc_load, i32 %B_buff_19_loc_load, i32 %B_buff_27_loc_load, i32 %B_buff_35_loc_load, i32 %B_buff_43_loc_load, i32 %B_buff_51_loc_load, i32 %B_buff_59_loc_load, i32 %B_buff_4_loc_load, i32 %B_buff_12_loc_load, i32 %B_buff_20_loc_load, i32 %B_buff_28_loc_load, i32 %B_buff_36_loc_load, i32 %B_buff_44_loc_load, i32 %B_buff_52_loc_load, i32 %B_buff_60_loc_load, i32 %B_buff_5_loc_load, i32 %B_buff_13_loc_load, i32 %B_buff_21_loc_load, i32 %B_buff_29_loc_load, i32 %B_buff_37_loc_load, i32 %B_buff_45_loc_load, i32 %B_buff_53_loc_load, i32 %B_buff_61_loc_load, i32 %B_buff_6_loc_load, i32 %B_buff_14_loc_load, i32 %B_buff_22_loc_load, i32 %B_buff_30_loc_load, i32 %B_buff_38_loc_load, i32 %B_buff_46_loc_load, i32 %B_buff_54_loc_load, i32 %B_buff_62_loc_load, i32 %B_buff_7_loc_load, i32 %B_buff_15_loc_load, i32 %B_buff_23_loc_load, i32 %B_buff_31_loc_load, i32 %B_buff_39_loc_load, i32 %B_buff_47_loc_load, i32 %B_buff_55_loc_load, i32 %B_buff_63_loc_load"   --->   Operation 192 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 193 [1/2] (0.00ns)   --->   "%call_ln0 = call void @mm_Pipeline_row, i32 %AB_buff_7, i32 %AB_buff_6, i32 %AB_buff_5, i32 %AB_buff_4, i32 %AB_buff_3, i32 %AB_buff_2, i32 %AB_buff_1, i32 %AB_buff, i32 %A_buff, i32 %B_buff_loc_load, i32 %A_buff_1, i32 %B_buff_8_loc_load, i32 %A_buff_2, i32 %B_buff_16_loc_load, i32 %A_buff_3, i32 %B_buff_24_loc_load, i32 %A_buff_4, i32 %B_buff_32_loc_load, i32 %A_buff_5, i32 %B_buff_40_loc_load, i32 %A_buff_6, i32 %B_buff_48_loc_load, i32 %A_buff_7, i32 %B_buff_56_loc_load, i32 %B_buff_1_loc_load, i32 %B_buff_9_loc_load, i32 %B_buff_17_loc_load, i32 %B_buff_25_loc_load, i32 %B_buff_33_loc_load, i32 %B_buff_41_loc_load, i32 %B_buff_49_loc_load, i32 %B_buff_57_loc_load, i32 %B_buff_2_loc_load, i32 %B_buff_10_loc_load, i32 %B_buff_18_loc_load, i32 %B_buff_26_loc_load, i32 %B_buff_34_loc_load, i32 %B_buff_42_loc_load, i32 %B_buff_50_loc_load, i32 %B_buff_58_loc_load, i32 %B_buff_3_loc_load, i32 %B_buff_11_loc_load, i32 %B_buff_19_loc_load, i32 %B_buff_27_loc_load, i32 %B_buff_35_loc_load, i32 %B_buff_43_loc_load, i32 %B_buff_51_loc_load, i32 %B_buff_59_loc_load, i32 %B_buff_4_loc_load, i32 %B_buff_12_loc_load, i32 %B_buff_20_loc_load, i32 %B_buff_28_loc_load, i32 %B_buff_36_loc_load, i32 %B_buff_44_loc_load, i32 %B_buff_52_loc_load, i32 %B_buff_60_loc_load, i32 %B_buff_5_loc_load, i32 %B_buff_13_loc_load, i32 %B_buff_21_loc_load, i32 %B_buff_29_loc_load, i32 %B_buff_37_loc_load, i32 %B_buff_45_loc_load, i32 %B_buff_53_loc_load, i32 %B_buff_61_loc_load, i32 %B_buff_6_loc_load, i32 %B_buff_14_loc_load, i32 %B_buff_22_loc_load, i32 %B_buff_30_loc_load, i32 %B_buff_38_loc_load, i32 %B_buff_46_loc_load, i32 %B_buff_54_loc_load, i32 %B_buff_62_loc_load, i32 %B_buff_7_loc_load, i32 %B_buff_15_loc_load, i32 %B_buff_23_loc_load, i32 %B_buff_31_loc_load, i32 %B_buff_39_loc_load, i32 %B_buff_47_loc_load, i32 %B_buff_55_loc_load, i32 %B_buff_63_loc_load"   --->   Operation 193 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 194 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i62 %trunc_ln2" [gemm.cc:53]   --->   Operation 194 'sext' 'sext_ln53' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 195 [1/1] (0.00ns)   --->   "%AB_port_addr = getelementptr i32 %AB_port, i64 %sext_ln53" [gemm.cc:53]   --->   Operation 195 'getelementptr' 'AB_port_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 196 [1/1] (7.30ns)   --->   "%empty_28 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %AB_port_addr, i32 64" [gemm.cc:53]   --->   Operation 196 'writereq' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 197 [2/2] (0.00ns)   --->   "%call_ln53 = call void @mm_Pipeline_4, i32 %AB_port, i62 %trunc_ln2, i32 %AB_buff, i32 %AB_buff_1, i32 %AB_buff_2, i32 %AB_buff_3, i32 %AB_buff_4, i32 %AB_buff_5, i32 %AB_buff_6, i32 %AB_buff_7" [gemm.cc:53]   --->   Operation 197 'call' 'call_ln53' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 198 [1/2] (0.00ns)   --->   "%call_ln53 = call void @mm_Pipeline_4, i32 %AB_port, i62 %trunc_ln2, i32 %AB_buff, i32 %AB_buff_1, i32 %AB_buff_2, i32 %AB_buff_3, i32 %AB_buff_4, i32 %AB_buff_5, i32 %AB_buff_6, i32 %AB_buff_7" [gemm.cc:53]   --->   Operation 198 'call' 'call_ln53' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 199 [5/5] (7.30ns)   --->   "%empty_29 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %AB_port_addr" [gemm.cc:56]   --->   Operation 199 'writeresp' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 200 [4/5] (7.30ns)   --->   "%empty_29 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %AB_port_addr" [gemm.cc:56]   --->   Operation 200 'writeresp' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 201 [3/5] (7.30ns)   --->   "%empty_29 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %AB_port_addr" [gemm.cc:56]   --->   Operation 201 'writeresp' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 202 [2/5] (7.30ns)   --->   "%empty_29 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %AB_port_addr" [gemm.cc:56]   --->   Operation 202 'writeresp' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 203 [1/1] (0.00ns)   --->   "%spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_12" [gemm.cc:12]   --->   Operation 203 'spectopmodule' 'spectopmodule_ln12' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 204 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_port, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 64, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 204 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 205 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_port"   --->   Operation 205 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 206 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_port, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 64, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 206 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 207 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_port"   --->   Operation 207 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 208 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %AB_port, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 64, void @empty_4, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 208 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 209 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %AB_port"   --->   Operation 209 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 210 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_7, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 210 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 211 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 211 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 212 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_10, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 212 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 213 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 213 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 214 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %AB, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_11, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 214 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 215 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %AB, void @empty_9, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_8, i32 4294967295, i32 0"   --->   Operation 215 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 216 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_5, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_6, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 216 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 217 [1/5] (7.30ns)   --->   "%empty_29 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %AB_port_addr" [gemm.cc:56]   --->   Operation 217 'writeresp' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 218 [1/1] (0.00ns)   --->   "%ret_ln56 = ret" [gemm.cc:56]   --->   Operation 218 'ret' 'ret_ln56' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read operation ('AB') on port 'AB' [7]  (1 ns)

 <State 2>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('A_port_addr', gemm.cc:34) [106]  (0 ns)
	bus request operation ('empty', gemm.cc:34) on port 'A_port' (gemm.cc:34) [107]  (7.3 ns)

 <State 3>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', gemm.cc:34) on port 'A_port' (gemm.cc:34) [107]  (7.3 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', gemm.cc:34) on port 'A_port' (gemm.cc:34) [107]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', gemm.cc:34) on port 'A_port' (gemm.cc:34) [107]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', gemm.cc:34) on port 'A_port' (gemm.cc:34) [107]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', gemm.cc:34) on port 'A_port' (gemm.cc:34) [107]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	bus request operation ('empty', gemm.cc:34) on port 'A_port' (gemm.cc:34) [107]  (7.3 ns)

 <State 9>: 0ns
The critical path consists of the following:

 <State 10>: 1.24ns
The critical path consists of the following:
	'call' operation ('call_ln35', gemm.cc:35) to 'mm_Pipeline_2' [113]  (1.24 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 7.3ns
The critical path consists of the following:
	'getelementptr' operation ('AB_port_addr', gemm.cc:53) [181]  (0 ns)
	bus request operation ('empty_28', gemm.cc:53) on port 'AB_port' (gemm.cc:53) [182]  (7.3 ns)

 <State 13>: 0ns
The critical path consists of the following:

 <State 14>: 0ns
The critical path consists of the following:

 <State 15>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_29', gemm.cc:56) on port 'AB_port' (gemm.cc:56) [184]  (7.3 ns)

 <State 16>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_29', gemm.cc:56) on port 'AB_port' (gemm.cc:56) [184]  (7.3 ns)

 <State 17>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_29', gemm.cc:56) on port 'AB_port' (gemm.cc:56) [184]  (7.3 ns)

 <State 18>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_29', gemm.cc:56) on port 'AB_port' (gemm.cc:56) [184]  (7.3 ns)

 <State 19>: 7.3ns
The critical path consists of the following:
	bus response operation ('empty_29', gemm.cc:56) on port 'AB_port' (gemm.cc:56) [184]  (7.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
