INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 01:28:20 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.474ns  (required time - arrival time)
  Source:                 buffer30/control/outputValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            buffer10/dataReg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.700ns  (clk rise@4.700ns - clk rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 0.647ns (16.291%)  route 3.324ns (83.709%))
  Logic Levels:           7  (LUT3=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.183 - 4.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=669, unset)          0.508     0.508    buffer30/control/clk
    SLICE_X6Y145         FDRE                                         r  buffer30/control/outputValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y145         FDRE (Prop_fdre_C_Q)         0.254     0.762 f  buffer30/control/outputValid_reg/Q
                         net (fo=54, routed)          0.524     1.286    init16/control/buffer30_outs_valid
    SLICE_X13Y139        LUT3 (Prop_lut3_I2_O)        0.049     1.335 r  init16/control/fullReg_i_2__15/O
                         net (fo=20, routed)          0.529     1.864    init16/control/fullReg_reg_1
    SLICE_X13Y138        LUT5 (Prop_lut5_I1_O)        0.129     1.993 f  init16/control/transmitValue_i_3__14/O
                         net (fo=2, routed)           0.282     2.275    init16/control/transmitValue_i_3__14_n_0
    SLICE_X10Y140        LUT6 (Prop_lut6_I0_O)        0.043     2.318 r  init16/control/transmitValue_i_2__25/O
                         net (fo=3, routed)           0.540     2.858    init16/control/transmitValue_i_2__25_n_0
    SLICE_X9Y139         LUT6 (Prop_lut6_I0_O)        0.043     2.901 r  init16/control/transmitValue_i_7__0/O
                         net (fo=2, routed)           0.612     3.513    fork13/control/generateBlocks[0].regblock/transmitValue_reg_6
    SLICE_X5Y140         LUT6 (Prop_lut6_I2_O)        0.043     3.556 f  fork13/control/generateBlocks[0].regblock/transmitValue_i_3__3/O
                         net (fo=17, routed)          0.193     3.749    fork3/control/generateBlocks[0].regblock/transmitValue_reg_6
    SLICE_X4Y142         LUT6 (Prop_lut6_I4_O)        0.043     3.792 r  fork3/control/generateBlocks[0].regblock/fullReg_i_3__1/O
                         net (fo=5, routed)           0.234     4.026    fork3/control/generateBlocks[1].regblock/fullReg_reg_2
    SLICE_X3Y141         LUT5 (Prop_lut5_I3_O)        0.043     4.069 r  fork3/control/generateBlocks[1].regblock/dataReg[7]_i_1__0/O
                         net (fo=8, routed)           0.411     4.479    buffer10/E[0]
    SLICE_X3Y135         FDRE                                         r  buffer10/dataReg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.700     4.700 r  
                                                      0.000     4.700 r  clk (IN)
                         net (fo=669, unset)          0.483     5.183    buffer10/clk
    SLICE_X3Y135         FDRE                                         r  buffer10/dataReg_reg[1]/C
                         clock pessimism              0.000     5.183    
                         clock uncertainty           -0.035     5.147    
    SLICE_X3Y135         FDRE (Setup_fdre_C_CE)      -0.194     4.953    buffer10/dataReg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.953    
                         arrival time                          -4.479    
  -------------------------------------------------------------------
                         slack                                  0.474    




