

================================================================
== Vivado HLS Report for 'deconvolution'
================================================================
* Date:           Mon Aug 27 22:16:36 2018

* Version:        2017.1 (Build 1846317 on Thu Jun 22 18:17:09 MDT 2017)
* Project:        deconvo-algo
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.42|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  1151249|  1151249|  1151250|  1151250|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                     |  1151248|  1151248|    143906|          -|          -|     8|    no    |
        | + Loop 1.1                  |   143904|   143904|      8994|          -|          -|    16|    no    |
        |  ++ Loop 1.1.1              |     8992|     8992|       562|          -|          -|    16|    no    |
        |   +++ Loop 1.1.1.1          |      560|      560|        35|          -|          -|    16|    no    |
        |    ++++ Loop 1.1.1.1.1      |       33|       33|        11|          -|          -|     3|    no    |
        |     +++++ Loop 1.1.1.1.1.1  |        9|        9|         3|          -|          -|     3|    no    |
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|       0|    453|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    101|
|Register         |        -|      -|     171|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     171|    554|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------+----------+-------+---+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+----+------------+------------+
    |tmp_s_fu_462_p2   |     *    |      0|  0|  41|           8|           8|
    |ic_1_fu_242_p2    |     +    |      0|  0|  15|           5|           1|
    |id_1_fu_187_p2    |     +    |      0|  0|  13|           4|           1|
    |ir_1_fu_216_p2    |     +    |      0|  0|  15|           5|           1|
    |kc_1_fu_441_p2    |     +    |      0|  0|  10|           2|           1|
    |kr_1_fu_370_p2    |     +    |      0|  0|  10|           1|           2|
    |oc_1_fu_323_p2    |     +    |      0|  0|  15|           5|           1|
    |p_oc_fu_447_p2    |     +    |      0|  0|  15|           5|           5|
    |p_or_fu_376_p2    |     +    |      0|  0|  15|           5|           5|
    |tmp_10_fu_260_p2  |     +    |      0|  0|  16|           9|           9|
    |tmp_15_fu_311_p2  |     +    |      0|  0|  17|          10|          10|
    |tmp_16_fu_337_p2  |     +    |      0|  0|  39|          32|          32|
    |tmp_20_fu_386_p2  |     +    |      0|  0|  17|          10|          10|
    |tmp_22_fu_411_p2  |     +    |      0|  0|  21|          14|          14|
    |tmp_23_fu_425_p2  |     +    |      0|  0|  19|          12|          12|
    |tmp_24_fu_457_p2  |     +    |      0|  0|  21|          14|          14|
    |tmp_4_fu_226_p2   |     +    |      0|  0|  20|          13|          13|
    |tmp_6_fu_197_p2   |     +    |      0|  0|  16|           9|           9|
    |tmp_12_fu_281_p2  |     -    |      0|  0|  39|          32|          32|
    |tmp_19_fu_358_p2  |     -    |      0|  0|  19|          12|          12|
    |tmp_1_fu_210_p2   |   icmp   |      0|  0|  11|           5|           6|
    |tmp_3_fu_236_p2   |   icmp   |      0|  0|  11|           5|           6|
    |tmp_5_fu_317_p2   |   icmp   |      0|  0|  11|           5|           6|
    |tmp_7_fu_364_p2   |   icmp   |      0|  0|   8|           2|           2|
    |tmp_9_fu_435_p2   |   icmp   |      0|  0|   8|           2|           2|
    |tmp_fu_181_p2     |   icmp   |      0|  0|  11|           4|           5|
    +------------------+----------+-------+---+----+------------+------------+
    |Total             |          |      0|  0| 453|         230|         219|
    +------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  47|         10|    1|         10|
    |ic_reg_120  |   9|          2|    5|         10|
    |id_reg_97   |   9|          2|    4|          8|
    |ir_reg_108  |   9|          2|    5|         10|
    |kc_reg_154  |   9|          2|    2|          4|
    |kr_reg_143  |   9|          2|    2|          4|
    |oc_reg_132  |   9|          2|    5|         10|
    +------------+----+-----------+-----+-----------+
    |Total       | 101|         22|   24|         56|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |ap_CS_fsm              |   9|   0|    9|          0|
    |ic_1_reg_511           |   5|   0|    5|          0|
    |ic_reg_120             |   5|   0|    5|          0|
    |id_1_reg_485           |   4|   0|    4|          0|
    |id_cast8_cast_reg_472  |   4|   0|    9|          5|
    |id_reg_97              |   4|   0|    4|          0|
    |ifeat_V_addr_reg_503   |  11|   0|   11|          0|
    |ir_1_reg_498           |   5|   0|    5|          0|
    |ir_reg_108             |   5|   0|    5|          0|
    |kc_1_reg_560           |   2|   0|    2|          0|
    |kc_reg_154             |   2|   0|    2|          0|
    |kr_1_reg_542           |   2|   0|    2|          0|
    |kr_reg_143             |   2|   0|    2|          0|
    |oc_1_reg_529           |   5|   0|    5|          0|
    |oc_reg_132             |   5|   0|    5|          0|
    |tmp_10_cast_reg_490    |   9|   0|   13|          4|
    |tmp_12_reg_516         |  32|   0|   32|          0|
    |tmp_15_reg_521         |   9|   0|   10|          1|
    |tmp_19_reg_534         |  12|   0|   12|          0|
    |tmp_22_reg_547         |  13|   0|   14|          1|
    |tmp_24_reg_565         |  14|   0|   14|          0|
    |tmp_4_cast_reg_477     |   4|   0|    9|          5|
    |tmp_s_reg_570          |   8|   0|    8|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 171|   0|  187|         16|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object |    C Type    |
+-------------------+-----+-----+------------+---------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | deconvolution | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | deconvolution | return value |
|ap_start           |  in |    1| ap_ctrl_hs | deconvolution | return value |
|ap_done            | out |    1| ap_ctrl_hs | deconvolution | return value |
|ap_idle            | out |    1| ap_ctrl_hs | deconvolution | return value |
|ap_ready           | out |    1| ap_ctrl_hs | deconvolution | return value |
|kernel_V_address0  | out |   11|  ap_memory |    kernel_V   |     array    |
|kernel_V_ce0       | out |    1|  ap_memory |    kernel_V   |     array    |
|kernel_V_q0        |  in |    8|  ap_memory |    kernel_V   |     array    |
|ifeat_V_address0   | out |   11|  ap_memory |    ifeat_V    |     array    |
|ifeat_V_ce0        | out |    1|  ap_memory |    ifeat_V    |     array    |
|ifeat_V_q0         |  in |    8|  ap_memory |    ifeat_V    |     array    |
|ofeat_V_address0   | out |   13|  ap_memory |    ofeat_V    |     array    |
|ofeat_V_ce0        | out |    1|  ap_memory |    ofeat_V    |     array    |
|ofeat_V_we0        | out |    1|  ap_memory |    ofeat_V    |     array    |
|ofeat_V_d0         | out |    8|  ap_memory |    ofeat_V    |     array    |
+-------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 9
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / (!tmp_1)
	2  / (tmp_1)
4 --> 
	5  / (!tmp_3)
	3  / (tmp_3)
5 --> 
	6  / (!tmp_5)
	4  / (tmp_5)
6 --> 
	7  / (!tmp_7)
	5  / (tmp_7)
7 --> 
	8  / (!tmp_9)
	6  / (tmp_9)
8 --> 
	9  / true
9 --> 
	7  / true
* FSM state operations: 

 <State 1>: 1.77ns
ST_1: StgValue_10 (4)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([1152 x i8]* %kernel_V), !map !37

ST_1: StgValue_11 (5)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([2048 x i8]* %ifeat_V), !map !45

ST_1: StgValue_12 (6)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([5184 x i8]* %ofeat_V), !map !50

ST_1: StgValue_13 (7)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @deconvolution_str) nounwind

ST_1: StgValue_14 (8)  [1/1] 1.77ns  loc: deconvo-algo/deconv-algo.cpp:15
:4  br label %.loopexit


 <State 2>: 1.77ns
ST_2: id (10)  [1/1] 0.00ns
.loopexit:0  %id = phi i4 [ 0, %0 ], [ %id_1, %.loopexit.loopexit ]

ST_2: id_cast8_cast (11)  [1/1] 0.00ns  loc: deconvo-algo/deconv-algo.cpp:15
.loopexit:1  %id_cast8_cast = zext i4 %id to i9

ST_2: tmp_2 (12)  [1/1] 0.00ns  loc: deconvo-algo/deconv-algo.cpp:15
.loopexit:2  %tmp_2 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i4(i4 %id, i4 0)

ST_2: tmp_4_cast (13)  [1/1] 0.00ns  loc: deconvo-algo/deconv-algo.cpp:15
.loopexit:3  %tmp_4_cast = zext i8 %tmp_2 to i9

ST_2: tmp (14)  [1/1] 1.30ns  loc: deconvo-algo/deconv-algo.cpp:15
.loopexit:4  %tmp = icmp eq i4 %id, -8

ST_2: empty (15)  [1/1] 0.00ns
.loopexit:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_2: id_1 (16)  [1/1] 1.74ns  loc: deconvo-algo/deconv-algo.cpp:15
.loopexit:6  %id_1 = add i4 %id, 1

ST_2: StgValue_22 (17)  [1/1] 0.00ns  loc: deconvo-algo/deconv-algo.cpp:15
.loopexit:7  br i1 %tmp, label %2, label %.preheader32.preheader

ST_2: StgValue_23 (19)  [1/1] 1.77ns  loc: deconvo-algo/deconv-algo.cpp:23
.preheader32.preheader:0  br label %.preheader32

ST_2: StgValue_24 (118)  [1/1] 0.00ns  loc: deconvo-algo/deconv-algo.cpp:30
:0  ret void


 <State 3>: 1.92ns
ST_3: ir (21)  [1/1] 0.00ns
.preheader32:0  %ir = phi i5 [ %ir_1, %.preheader32.loopexit ], [ 0, %.preheader32.preheader ]

ST_3: ir_cast7_cast (22)  [1/1] 0.00ns  loc: deconvo-algo/deconv-algo.cpp:23
.preheader32:1  %ir_cast7_cast = zext i5 %ir to i9

ST_3: tmp_6 (23)  [1/1] 1.92ns  loc: deconvo-algo/deconv-algo.cpp:23
.preheader32:2  %tmp_6 = add i9 %ir_cast7_cast, %tmp_4_cast

ST_3: tmp_10_cast (24)  [1/1] 0.00ns  loc: deconvo-algo/deconv-algo.cpp:16
.preheader32:3  %tmp_10_cast = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %tmp_6, i4 0)

ST_3: tmp_1 (25)  [1/1] 1.36ns  loc: deconvo-algo/deconv-algo.cpp:16
.preheader32:4  %tmp_1 = icmp eq i5 %ir, -16

ST_3: empty_2 (26)  [1/1] 0.00ns
.preheader32:5  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_3: ir_1 (27)  [1/1] 1.78ns  loc: deconvo-algo/deconv-algo.cpp:16
.preheader32:6  %ir_1 = add i5 %ir, 1

ST_3: StgValue_32 (28)  [1/1] 0.00ns  loc: deconvo-algo/deconv-algo.cpp:16
.preheader32:7  br i1 %tmp_1, label %.loopexit.loopexit, label %.preheader31.preheader

ST_3: StgValue_33 (30)  [1/1] 1.77ns  loc: deconvo-algo/deconv-algo.cpp:23
.preheader31.preheader:0  br label %.preheader31

ST_3: StgValue_34 (116)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 2.02ns
ST_4: ic (32)  [1/1] 0.00ns
.preheader31:0  %ic = phi i5 [ %ic_1, %.preheader31.loopexit ], [ 0, %.preheader31.preheader ]

ST_4: ic_cast6_cast (33)  [1/1] 0.00ns  loc: deconvo-algo/deconv-algo.cpp:23
.preheader31:1  %ic_cast6_cast = zext i5 %ic to i13

ST_4: tmp_4 (34)  [1/1] 2.02ns  loc: deconvo-algo/deconv-algo.cpp:23
.preheader31:2  %tmp_4 = add i13 %tmp_10_cast, %ic_cast6_cast

ST_4: tmp_11_cast (35)  [1/1] 0.00ns  loc: deconvo-algo/deconv-algo.cpp:23
.preheader31:3  %tmp_11_cast = zext i13 %tmp_4 to i32

ST_4: ifeat_V_addr (36)  [1/1] 0.00ns  loc: deconvo-algo/deconv-algo.cpp:23
.preheader31:4  %ifeat_V_addr = getelementptr [2048 x i8]* %ifeat_V, i32 0, i32 %tmp_11_cast

ST_4: tmp_3 (37)  [1/1] 1.36ns  loc: deconvo-algo/deconv-algo.cpp:17
.preheader31:5  %tmp_3 = icmp eq i5 %ic, -16

ST_4: empty_3 (38)  [1/1] 0.00ns
.preheader31:6  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_4: ic_1 (39)  [1/1] 1.78ns  loc: deconvo-algo/deconv-algo.cpp:17
.preheader31:7  %ic_1 = add i5 %ic, 1

ST_4: StgValue_43 (40)  [1/1] 0.00ns  loc: deconvo-algo/deconv-algo.cpp:17
.preheader31:8  br i1 %tmp_3, label %.preheader32.loopexit, label %.preheader30.preheader

ST_4: StgValue_44 (42)  [1/1] 1.77ns
.preheader30.preheader:0  br label %.preheader30

ST_4: StgValue_45 (114)  [1/1] 0.00ns
.preheader32.loopexit:0  br label %.preheader32


 <State 5>: 3.89ns
ST_5: oc (44)  [1/1] 0.00ns
.preheader30:0  %oc = phi i5 [ %oc_1, %.preheader30.loopexit ], [ 0, %.preheader30.preheader ]

ST_5: tmp_8 (45)  [1/1] 0.00ns  loc: deconvo-algo/deconv-algo.cpp:18
.preheader30:1  %tmp_8 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %oc, i3 0)

ST_5: tmp_13_cast (46)  [1/1] 0.00ns  loc: deconvo-algo/deconv-algo.cpp:23
.preheader30:2  %tmp_13_cast = zext i8 %tmp_8 to i9

ST_5: tmp_10 (47)  [1/1] 1.92ns  loc: deconvo-algo/deconv-algo.cpp:23
.preheader30:3  %tmp_10 = add i9 %tmp_13_cast, %id_cast8_cast

ST_5: tmp_14_cast (48)  [1/1] 0.00ns  loc: deconvo-algo/deconv-algo.cpp:23
.preheader30:4  %tmp_14_cast = zext i9 %tmp_10 to i32

ST_5: tmp_11 (49)  [1/1] 0.00ns  loc: deconvo-algo/deconv-algo.cpp:23
.preheader30:5  %tmp_11 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_10, i2 0)

ST_5: p_shl2 (50)  [1/1] 0.00ns  loc: deconvo-algo/deconv-algo.cpp:23
.preheader30:6  %p_shl2 = zext i11 %tmp_11 to i32

ST_5: tmp_12 (51)  [1/1] 1.98ns  loc: deconvo-algo/deconv-algo.cpp:23
.preheader30:7  %tmp_12 = sub i32 %p_shl2, %tmp_14_cast

ST_5: tmp_13 (52)  [1/1] 0.00ns  loc: deconvo-algo/deconv-algo.cpp:18
.preheader30:8  %tmp_13 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %oc, i4 0)

ST_5: p_shl_cast (53)  [1/1] 0.00ns  loc: deconvo-algo/deconv-algo.cpp:18
.preheader30:9  %p_shl_cast = zext i9 %tmp_13 to i10

ST_5: tmp_14 (54)  [1/1] 0.00ns  loc: deconvo-algo/deconv-algo.cpp:18
.preheader30:10  %tmp_14 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %oc, i1 false)

ST_5: p_shl1_cast (55)  [1/1] 0.00ns  loc: deconvo-algo/deconv-algo.cpp:23
.preheader30:11  %p_shl1_cast = zext i6 %tmp_14 to i10

ST_5: tmp_15 (56)  [1/1] 1.94ns  loc: deconvo-algo/deconv-algo.cpp:23
.preheader30:12  %tmp_15 = add i10 %p_shl1_cast, %p_shl_cast

ST_5: tmp_5 (57)  [1/1] 1.36ns  loc: deconvo-algo/deconv-algo.cpp:18
.preheader30:13  %tmp_5 = icmp eq i5 %oc, -16

ST_5: empty_4 (58)  [1/1] 0.00ns
.preheader30:14  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

ST_5: oc_1 (59)  [1/1] 1.78ns  loc: deconvo-algo/deconv-algo.cpp:18
.preheader30:15  %oc_1 = add i5 %oc, 1

ST_5: StgValue_62 (60)  [1/1] 0.00ns  loc: deconvo-algo/deconv-algo.cpp:18
.preheader30:16  br i1 %tmp_5, label %.preheader31.loopexit, label %.preheader29.preheader

ST_5: StgValue_63 (62)  [1/1] 1.77ns  loc: deconvo-algo/deconv-algo.cpp:19
.preheader29.preheader:0  br label %.preheader29

ST_5: StgValue_64 (112)  [1/1] 0.00ns
.preheader31.loopexit:0  br label %.preheader31


 <State 6>: 5.77ns
ST_6: kr (64)  [1/1] 0.00ns
.preheader29:0  %kr = phi i2 [ %kr_1, %.preheader29.loopexit ], [ 0, %.preheader29.preheader ]

ST_6: kr_cast4 (65)  [1/1] 0.00ns  loc: deconvo-algo/deconv-algo.cpp:19
.preheader29:1  %kr_cast4 = zext i2 %kr to i5

ST_6: kr_cast3 (66)  [1/1] 0.00ns  loc: deconvo-algo/deconv-algo.cpp:19
.preheader29:2  %kr_cast3 = zext i2 %kr to i32

ST_6: tmp_16 (67)  [1/1] 2.00ns  loc: deconvo-algo/deconv-algo.cpp:23
.preheader29:3  %tmp_16 = add i32 %tmp_12, %kr_cast3

ST_6: tmp_17 (68)  [1/1] 0.00ns  loc: deconvo-algo/deconv-algo.cpp:23
.preheader29:4  %tmp_17 = trunc i32 %tmp_16 to i12

ST_6: tmp_18 (69)  [1/1] 0.00ns  loc: deconvo-algo/deconv-algo.cpp:23
.preheader29:5  %tmp_18 = trunc i32 %tmp_16 to i10

ST_6: p_shl3_cast (70)  [1/1] 0.00ns  loc: deconvo-algo/deconv-algo.cpp:23
.preheader29:6  %p_shl3_cast = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %tmp_18, i2 0)

ST_6: tmp_19 (71)  [1/1] 2.00ns  loc: deconvo-algo/deconv-algo.cpp:23
.preheader29:7  %tmp_19 = sub i12 %p_shl3_cast, %tmp_17

ST_6: tmp_7 (72)  [1/1] 0.96ns  loc: deconvo-algo/deconv-algo.cpp:19
.preheader29:8  %tmp_7 = icmp eq i2 %kr, -1

ST_6: empty_5 (73)  [1/1] 0.00ns
.preheader29:9  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_6: kr_1 (74)  [1/1] 1.56ns  loc: deconvo-algo/deconv-algo.cpp:19
.preheader29:10  %kr_1 = add i2 1, %kr

ST_6: StgValue_76 (75)  [1/1] 0.00ns  loc: deconvo-algo/deconv-algo.cpp:19
.preheader29:11  br i1 %tmp_7, label %.preheader30.loopexit, label %.preheader.preheader

ST_6: p_or (77)  [1/1] 1.78ns  loc: deconvo-algo/deconv-algo.cpp:21
.preheader.preheader:0  %p_or = add i5 %kr_cast4, %ir

ST_6: p_or_cast_cast (78)  [1/1] 0.00ns  loc: deconvo-algo/deconv-algo.cpp:23
.preheader.preheader:1  %p_or_cast_cast = zext i5 %p_or to i10

ST_6: tmp_20 (79)  [1/1] 1.96ns  loc: deconvo-algo/deconv-algo.cpp:23
.preheader.preheader:2  %tmp_20 = add i10 %p_or_cast_cast, %tmp_15

ST_6: p_shl4_cast (80)  [1/1] 0.00ns  loc: deconvo-algo/deconv-algo.cpp:23
.preheader.preheader:3  %p_shl4_cast = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %tmp_20, i4 0)

ST_6: tmp_21 (81)  [1/1] 0.00ns  loc: deconvo-algo/deconv-algo.cpp:23
.preheader.preheader:4  %tmp_21 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %tmp_20, i1 false)

ST_6: p_shl5_cast (82)  [1/1] 0.00ns  loc: deconvo-algo/deconv-algo.cpp:23
.preheader.preheader:5  %p_shl5_cast = zext i11 %tmp_21 to i14

ST_6: tmp_22 (83)  [1/1] 2.04ns  loc: deconvo-algo/deconv-algo.cpp:23
.preheader.preheader:6  %tmp_22 = add i14 %p_shl4_cast, %p_shl5_cast

ST_6: StgValue_84 (84)  [1/1] 1.77ns  loc: deconvo-algo/deconv-algo.cpp:20
.preheader.preheader:7  br label %.preheader

ST_6: StgValue_85 (110)  [1/1] 0.00ns
.preheader30.loopexit:0  br label %.preheader30


 <State 7>: 5.25ns
ST_7: kc (86)  [1/1] 0.00ns
.preheader:0  %kc = phi i2 [ %kc_1, %1 ], [ 0, %.preheader.preheader ]

ST_7: kc_cast2 (87)  [1/1] 0.00ns  loc: deconvo-algo/deconv-algo.cpp:20
.preheader:1  %kc_cast2 = zext i2 %kc to i5

ST_7: kc_cast1_cast (88)  [1/1] 0.00ns  loc: deconvo-algo/deconv-algo.cpp:23
.preheader:2  %kc_cast1_cast = zext i2 %kc to i12

ST_7: tmp_23 (89)  [1/1] 2.00ns  loc: deconvo-algo/deconv-algo.cpp:23
.preheader:3  %tmp_23 = add i12 %tmp_19, %kc_cast1_cast

ST_7: tmp_27_cast (90)  [1/1] 0.00ns  loc: deconvo-algo/deconv-algo.cpp:23
.preheader:4  %tmp_27_cast = zext i12 %tmp_23 to i32

ST_7: kernel_V_addr (91)  [1/1] 0.00ns  loc: deconvo-algo/deconv-algo.cpp:23
.preheader:5  %kernel_V_addr = getelementptr [1152 x i8]* %kernel_V, i32 0, i32 %tmp_27_cast

ST_7: tmp_9 (92)  [1/1] 0.96ns  loc: deconvo-algo/deconv-algo.cpp:20
.preheader:6  %tmp_9 = icmp eq i2 %kc, -1

ST_7: empty_6 (93)  [1/1] 0.00ns
.preheader:7  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_7: kc_1 (94)  [1/1] 1.56ns  loc: deconvo-algo/deconv-algo.cpp:20
.preheader:8  %kc_1 = add i2 %kc, 1

ST_7: StgValue_95 (95)  [1/1] 0.00ns  loc: deconvo-algo/deconv-algo.cpp:20
.preheader:9  br i1 %tmp_9, label %.preheader29.loopexit, label %1

ST_7: p_oc (97)  [1/1] 1.78ns  loc: deconvo-algo/deconv-algo.cpp:22
:0  %p_oc = add i5 %ic, %kc_cast2

ST_7: p_oc_cast_cast (98)  [1/1] 0.00ns  loc: deconvo-algo/deconv-algo.cpp:23
:1  %p_oc_cast_cast = zext i5 %p_oc to i14

ST_7: tmp_24 (99)  [1/1] 2.04ns  loc: deconvo-algo/deconv-algo.cpp:23
:2  %tmp_24 = add i14 %tmp_22, %p_oc_cast_cast

ST_7: ifeat_V_load (102)  [2/2] 3.25ns  loc: deconvo-algo/deconv-algo.cpp:23
:5  %ifeat_V_load = load i8* %ifeat_V_addr, align 1

ST_7: kernel_V_load (103)  [2/2] 3.25ns  loc: deconvo-algo/deconv-algo.cpp:23
:6  %kernel_V_load = load i8* %kernel_V_addr, align 1

ST_7: StgValue_101 (108)  [1/1] 0.00ns
.preheader29.loopexit:0  br label %.preheader29


 <State 8>: 7.42ns
ST_8: ifeat_V_load (102)  [1/2] 3.25ns  loc: deconvo-algo/deconv-algo.cpp:23
:5  %ifeat_V_load = load i8* %ifeat_V_addr, align 1

ST_8: kernel_V_load (103)  [1/2] 3.25ns  loc: deconvo-algo/deconv-algo.cpp:23
:6  %kernel_V_load = load i8* %kernel_V_addr, align 1

ST_8: tmp_s (104)  [1/1] 4.17ns  loc: deconvo-algo/deconv-algo.cpp:23
:7  %tmp_s = mul i8 %ifeat_V_load, %kernel_V_load


 <State 9>: 3.25ns
ST_9: tmp_28_cast (100)  [1/1] 0.00ns  loc: deconvo-algo/deconv-algo.cpp:23
:3  %tmp_28_cast = zext i14 %tmp_24 to i32

ST_9: ofeat_V_addr (101)  [1/1] 0.00ns  loc: deconvo-algo/deconv-algo.cpp:23
:4  %ofeat_V_addr = getelementptr [5184 x i8]* %ofeat_V, i32 0, i32 %tmp_28_cast

ST_9: StgValue_107 (105)  [1/1] 3.25ns  loc: deconvo-algo/deconv-algo.cpp:23
:8  store i8 %tmp_s, i8* %ofeat_V_addr, align 1

ST_9: StgValue_108 (106)  [1/1] 0.00ns  loc: deconvo-algo/deconv-algo.cpp:20
:9  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ kernel_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ifeat_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ ofeat_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_10    (specbitsmap      ) [ 0000000000]
StgValue_11    (specbitsmap      ) [ 0000000000]
StgValue_12    (specbitsmap      ) [ 0000000000]
StgValue_13    (spectopmodule    ) [ 0000000000]
StgValue_14    (br               ) [ 0111111111]
id             (phi              ) [ 0010000000]
id_cast8_cast  (zext             ) [ 0001111111]
tmp_2          (bitconcatenate   ) [ 0000000000]
tmp_4_cast     (zext             ) [ 0001111111]
tmp            (icmp             ) [ 0011111111]
empty          (speclooptripcount) [ 0000000000]
id_1           (add              ) [ 0111111111]
StgValue_22    (br               ) [ 0000000000]
StgValue_23    (br               ) [ 0011111111]
StgValue_24    (ret              ) [ 0000000000]
ir             (phi              ) [ 0001011111]
ir_cast7_cast  (zext             ) [ 0000000000]
tmp_6          (add              ) [ 0000000000]
tmp_10_cast    (bitconcatenate   ) [ 0000111111]
tmp_1          (icmp             ) [ 0011111111]
empty_2        (speclooptripcount) [ 0000000000]
ir_1           (add              ) [ 0011111111]
StgValue_32    (br               ) [ 0000000000]
StgValue_33    (br               ) [ 0011111111]
StgValue_34    (br               ) [ 0111111111]
ic             (phi              ) [ 0000101111]
ic_cast6_cast  (zext             ) [ 0000000000]
tmp_4          (add              ) [ 0000000000]
tmp_11_cast    (zext             ) [ 0000000000]
ifeat_V_addr   (getelementptr    ) [ 0000011111]
tmp_3          (icmp             ) [ 0011111111]
empty_3        (speclooptripcount) [ 0000000000]
ic_1           (add              ) [ 0011111111]
StgValue_43    (br               ) [ 0000000000]
StgValue_44    (br               ) [ 0011111111]
StgValue_45    (br               ) [ 0011111111]
oc             (phi              ) [ 0000010000]
tmp_8          (bitconcatenate   ) [ 0000000000]
tmp_13_cast    (zext             ) [ 0000000000]
tmp_10         (add              ) [ 0000000000]
tmp_14_cast    (zext             ) [ 0000000000]
tmp_11         (bitconcatenate   ) [ 0000000000]
p_shl2         (zext             ) [ 0000000000]
tmp_12         (sub              ) [ 0000001111]
tmp_13         (bitconcatenate   ) [ 0000000000]
p_shl_cast     (zext             ) [ 0000000000]
tmp_14         (bitconcatenate   ) [ 0000000000]
p_shl1_cast    (zext             ) [ 0000000000]
tmp_15         (add              ) [ 0000001111]
tmp_5          (icmp             ) [ 0011111111]
empty_4        (speclooptripcount) [ 0000000000]
oc_1           (add              ) [ 0011111111]
StgValue_62    (br               ) [ 0000000000]
StgValue_63    (br               ) [ 0011111111]
StgValue_64    (br               ) [ 0011111111]
kr             (phi              ) [ 0000001000]
kr_cast4       (zext             ) [ 0000000000]
kr_cast3       (zext             ) [ 0000000000]
tmp_16         (add              ) [ 0000000000]
tmp_17         (trunc            ) [ 0000000000]
tmp_18         (trunc            ) [ 0000000000]
p_shl3_cast    (bitconcatenate   ) [ 0000000000]
tmp_19         (sub              ) [ 0000000111]
tmp_7          (icmp             ) [ 0011111111]
empty_5        (speclooptripcount) [ 0000000000]
kr_1           (add              ) [ 0011111111]
StgValue_76    (br               ) [ 0000000000]
p_or           (add              ) [ 0000000000]
p_or_cast_cast (zext             ) [ 0000000000]
tmp_20         (add              ) [ 0000000000]
p_shl4_cast    (bitconcatenate   ) [ 0000000000]
tmp_21         (bitconcatenate   ) [ 0000000000]
p_shl5_cast    (zext             ) [ 0000000000]
tmp_22         (add              ) [ 0000000111]
StgValue_84    (br               ) [ 0011111111]
StgValue_85    (br               ) [ 0011111111]
kc             (phi              ) [ 0000000100]
kc_cast2       (zext             ) [ 0000000000]
kc_cast1_cast  (zext             ) [ 0000000000]
tmp_23         (add              ) [ 0000000000]
tmp_27_cast    (zext             ) [ 0000000000]
kernel_V_addr  (getelementptr    ) [ 0000000010]
tmp_9          (icmp             ) [ 0011111111]
empty_6        (speclooptripcount) [ 0000000000]
kc_1           (add              ) [ 0011111111]
StgValue_95    (br               ) [ 0000000000]
p_oc           (add              ) [ 0000000000]
p_oc_cast_cast (zext             ) [ 0000000000]
tmp_24         (add              ) [ 0000000011]
StgValue_101   (br               ) [ 0011111111]
ifeat_V_load   (load             ) [ 0000000000]
kernel_V_load  (load             ) [ 0000000000]
tmp_s          (mul              ) [ 0000000001]
tmp_28_cast    (zext             ) [ 0000000000]
ofeat_V_addr   (getelementptr    ) [ 0000000000]
StgValue_107   (store            ) [ 0000000000]
StgValue_108   (br               ) [ 0011111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="kernel_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="ifeat_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ifeat_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="ofeat_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ofeat_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="deconvolution_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i9.i4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i5.i4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="ifeat_V_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="8" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="13" slack="0"/>
<pin id="66" dir="1" index="3" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ifeat_V_addr/4 "/>
</bind>
</comp>

<comp id="69" class="1004" name="kernel_V_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="8" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="12" slack="0"/>
<pin id="73" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="kernel_V_addr/7 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="11" slack="3"/>
<pin id="78" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="79" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ifeat_V_load/7 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="11" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="83" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_V_load/7 "/>
</bind>
</comp>

<comp id="85" class="1004" name="ofeat_V_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="8" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="14" slack="0"/>
<pin id="89" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ofeat_V_addr/9 "/>
</bind>
</comp>

<comp id="92" class="1004" name="StgValue_107_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="13" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="1"/>
<pin id="95" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_107/9 "/>
</bind>
</comp>

<comp id="97" class="1005" name="id_reg_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="4" slack="1"/>
<pin id="99" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="id (phireg) "/>
</bind>
</comp>

<comp id="101" class="1004" name="id_phi_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="1" slack="1"/>
<pin id="103" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="4" slack="0"/>
<pin id="105" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="id/2 "/>
</bind>
</comp>

<comp id="108" class="1005" name="ir_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="5" slack="1"/>
<pin id="110" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ir (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="ir_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="5" slack="0"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="1" slack="1"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ir/3 "/>
</bind>
</comp>

<comp id="120" class="1005" name="ic_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="5" slack="1"/>
<pin id="122" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ic (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="ic_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="5" slack="0"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="1" slack="1"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ic/4 "/>
</bind>
</comp>

<comp id="132" class="1005" name="oc_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="5" slack="1"/>
<pin id="134" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="oc (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="oc_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="5" slack="0"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="1" slack="1"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="oc/5 "/>
</bind>
</comp>

<comp id="143" class="1005" name="kr_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="2" slack="1"/>
<pin id="145" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="kr (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="kr_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="2" slack="0"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="1" slack="1"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kr/6 "/>
</bind>
</comp>

<comp id="154" class="1005" name="kc_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="2" slack="1"/>
<pin id="156" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="kc (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="kc_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="2" slack="0"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="1" slack="1"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kc/7 "/>
</bind>
</comp>

<comp id="165" class="1004" name="id_cast8_cast_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="0"/>
<pin id="167" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="id_cast8_cast/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_2_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="4" slack="0"/>
<pin id="172" dir="0" index="2" bw="1" slack="0"/>
<pin id="173" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_4_cast_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_4_cast/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="4" slack="0"/>
<pin id="183" dir="0" index="1" bw="4" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="id_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="4" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="id_1/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="ir_cast7_cast_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="5" slack="0"/>
<pin id="195" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ir_cast7_cast/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_6_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="5" slack="0"/>
<pin id="199" dir="0" index="1" bw="8" slack="1"/>
<pin id="200" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="tmp_10_cast_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="13" slack="0"/>
<pin id="204" dir="0" index="1" bw="9" slack="0"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="1" index="3" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10_cast/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="5" slack="0"/>
<pin id="212" dir="0" index="1" bw="5" slack="0"/>
<pin id="213" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="ir_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="5" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ir_1/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="ic_cast6_cast_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="5" slack="0"/>
<pin id="224" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="ic_cast6_cast/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_4_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="13" slack="1"/>
<pin id="228" dir="0" index="1" bw="5" slack="0"/>
<pin id="229" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="tmp_11_cast_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="13" slack="0"/>
<pin id="233" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_11_cast/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="tmp_3_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="5" slack="0"/>
<pin id="238" dir="0" index="1" bw="5" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="ic_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="5" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ic_1/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_8_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="8" slack="0"/>
<pin id="250" dir="0" index="1" bw="5" slack="0"/>
<pin id="251" dir="0" index="2" bw="1" slack="0"/>
<pin id="252" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="tmp_13_cast_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_cast/5 "/>
</bind>
</comp>

<comp id="260" class="1004" name="tmp_10_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="0" index="1" bw="4" slack="3"/>
<pin id="263" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_14_cast_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="9" slack="0"/>
<pin id="267" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_14_cast/5 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_11_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="11" slack="0"/>
<pin id="271" dir="0" index="1" bw="9" slack="0"/>
<pin id="272" dir="0" index="2" bw="1" slack="0"/>
<pin id="273" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="p_shl2_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="11" slack="0"/>
<pin id="279" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_12_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="11" slack="0"/>
<pin id="283" dir="0" index="1" bw="9" slack="0"/>
<pin id="284" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="287" class="1004" name="tmp_13_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="9" slack="0"/>
<pin id="289" dir="0" index="1" bw="5" slack="0"/>
<pin id="290" dir="0" index="2" bw="1" slack="0"/>
<pin id="291" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_13/5 "/>
</bind>
</comp>

<comp id="295" class="1004" name="p_shl_cast_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="9" slack="0"/>
<pin id="297" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_14_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="6" slack="0"/>
<pin id="301" dir="0" index="1" bw="5" slack="0"/>
<pin id="302" dir="0" index="2" bw="1" slack="0"/>
<pin id="303" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="307" class="1004" name="p_shl1_cast_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="6" slack="0"/>
<pin id="309" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/5 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_15_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="6" slack="0"/>
<pin id="313" dir="0" index="1" bw="9" slack="0"/>
<pin id="314" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_5_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="5" slack="0"/>
<pin id="319" dir="0" index="1" bw="5" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="oc_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="5" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="oc_1/5 "/>
</bind>
</comp>

<comp id="329" class="1004" name="kr_cast4_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="2" slack="0"/>
<pin id="331" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="kr_cast4/6 "/>
</bind>
</comp>

<comp id="333" class="1004" name="kr_cast3_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="2" slack="0"/>
<pin id="335" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="kr_cast3/6 "/>
</bind>
</comp>

<comp id="337" class="1004" name="tmp_16_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="12" slack="1"/>
<pin id="339" dir="0" index="1" bw="2" slack="0"/>
<pin id="340" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/6 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_17_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="14" slack="0"/>
<pin id="344" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_17/6 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_18_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="14" slack="0"/>
<pin id="348" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_18/6 "/>
</bind>
</comp>

<comp id="350" class="1004" name="p_shl3_cast_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="12" slack="0"/>
<pin id="352" dir="0" index="1" bw="10" slack="0"/>
<pin id="353" dir="0" index="2" bw="1" slack="0"/>
<pin id="354" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/6 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_19_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="12" slack="0"/>
<pin id="360" dir="0" index="1" bw="12" slack="0"/>
<pin id="361" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_19/6 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_7_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="2" slack="0"/>
<pin id="366" dir="0" index="1" bw="2" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="370" class="1004" name="kr_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="2" slack="0"/>
<pin id="373" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kr_1/6 "/>
</bind>
</comp>

<comp id="376" class="1004" name="p_or_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="2" slack="0"/>
<pin id="378" dir="0" index="1" bw="5" slack="3"/>
<pin id="379" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_or/6 "/>
</bind>
</comp>

<comp id="382" class="1004" name="p_or_cast_cast_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="5" slack="0"/>
<pin id="384" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_or_cast_cast/6 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_20_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="5" slack="0"/>
<pin id="388" dir="0" index="1" bw="10" slack="1"/>
<pin id="389" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_20/6 "/>
</bind>
</comp>

<comp id="391" class="1004" name="p_shl4_cast_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="14" slack="0"/>
<pin id="393" dir="0" index="1" bw="10" slack="0"/>
<pin id="394" dir="0" index="2" bw="1" slack="0"/>
<pin id="395" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl4_cast/6 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_21_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="11" slack="0"/>
<pin id="401" dir="0" index="1" bw="10" slack="0"/>
<pin id="402" dir="0" index="2" bw="1" slack="0"/>
<pin id="403" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/6 "/>
</bind>
</comp>

<comp id="407" class="1004" name="p_shl5_cast_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="11" slack="0"/>
<pin id="409" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl5_cast/6 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_22_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="14" slack="0"/>
<pin id="413" dir="0" index="1" bw="11" slack="0"/>
<pin id="414" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_22/6 "/>
</bind>
</comp>

<comp id="417" class="1004" name="kc_cast2_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="2" slack="0"/>
<pin id="419" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="kc_cast2/7 "/>
</bind>
</comp>

<comp id="421" class="1004" name="kc_cast1_cast_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="2" slack="0"/>
<pin id="423" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="kc_cast1_cast/7 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_23_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="12" slack="1"/>
<pin id="427" dir="0" index="1" bw="2" slack="0"/>
<pin id="428" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_23/7 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_27_cast_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="12" slack="0"/>
<pin id="432" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27_cast/7 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_9_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="2" slack="0"/>
<pin id="437" dir="0" index="1" bw="2" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/7 "/>
</bind>
</comp>

<comp id="441" class="1004" name="kc_1_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="2" slack="0"/>
<pin id="443" dir="0" index="1" bw="1" slack="0"/>
<pin id="444" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="kc_1/7 "/>
</bind>
</comp>

<comp id="447" class="1004" name="p_oc_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="5" slack="3"/>
<pin id="449" dir="0" index="1" bw="2" slack="0"/>
<pin id="450" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_oc/7 "/>
</bind>
</comp>

<comp id="453" class="1004" name="p_oc_cast_cast_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="5" slack="0"/>
<pin id="455" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_oc_cast_cast/7 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_24_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="14" slack="1"/>
<pin id="459" dir="0" index="1" bw="5" slack="0"/>
<pin id="460" dir="1" index="2" bw="14" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_24/7 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_s_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="0"/>
<pin id="464" dir="0" index="1" bw="8" slack="0"/>
<pin id="465" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_28_cast_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="14" slack="2"/>
<pin id="470" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_28_cast/9 "/>
</bind>
</comp>

<comp id="472" class="1005" name="id_cast8_cast_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="9" slack="3"/>
<pin id="474" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="id_cast8_cast "/>
</bind>
</comp>

<comp id="477" class="1005" name="tmp_4_cast_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="9" slack="1"/>
<pin id="479" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4_cast "/>
</bind>
</comp>

<comp id="485" class="1005" name="id_1_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="4" slack="0"/>
<pin id="487" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="id_1 "/>
</bind>
</comp>

<comp id="490" class="1005" name="tmp_10_cast_reg_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="13" slack="1"/>
<pin id="492" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10_cast "/>
</bind>
</comp>

<comp id="498" class="1005" name="ir_1_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="5" slack="0"/>
<pin id="500" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="ir_1 "/>
</bind>
</comp>

<comp id="503" class="1005" name="ifeat_V_addr_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="11" slack="3"/>
<pin id="505" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="ifeat_V_addr "/>
</bind>
</comp>

<comp id="511" class="1005" name="ic_1_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="5" slack="0"/>
<pin id="513" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="ic_1 "/>
</bind>
</comp>

<comp id="516" class="1005" name="tmp_12_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="1"/>
<pin id="518" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="521" class="1005" name="tmp_15_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="10" slack="1"/>
<pin id="523" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_15 "/>
</bind>
</comp>

<comp id="529" class="1005" name="oc_1_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="5" slack="0"/>
<pin id="531" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="oc_1 "/>
</bind>
</comp>

<comp id="534" class="1005" name="tmp_19_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="12" slack="1"/>
<pin id="536" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

<comp id="542" class="1005" name="kr_1_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="2" slack="0"/>
<pin id="544" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="kr_1 "/>
</bind>
</comp>

<comp id="547" class="1005" name="tmp_22_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="14" slack="1"/>
<pin id="549" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="552" class="1005" name="kernel_V_addr_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="11" slack="1"/>
<pin id="554" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="kernel_V_addr "/>
</bind>
</comp>

<comp id="560" class="1005" name="kc_1_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="2" slack="0"/>
<pin id="562" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="kc_1 "/>
</bind>
</comp>

<comp id="565" class="1005" name="tmp_24_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="14" slack="2"/>
<pin id="567" dir="1" index="1" bw="14" slack="2"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="570" class="1005" name="tmp_s_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="8" slack="1"/>
<pin id="572" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="2" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="34" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="0" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="34" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="84"><net_src comp="69" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="90"><net_src comp="4" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="34" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="96"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="97" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="119"><net_src comp="112" pin="4"/><net_sink comp="108" pin=0"/></net>

<net id="123"><net_src comp="24" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="131"><net_src comp="124" pin="4"/><net_sink comp="120" pin=0"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="146"><net_src comp="42" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="157"><net_src comp="42" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="168"><net_src comp="101" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="14" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="101" pin="4"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="12" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="180"><net_src comp="169" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="101" pin="4"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="16" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="101" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="22" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="196"><net_src comp="112" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="201"><net_src comp="193" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="26" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="197" pin="2"/><net_sink comp="202" pin=1"/></net>

<net id="209"><net_src comp="12" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="214"><net_src comp="112" pin="4"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="28" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="112" pin="4"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="32" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="225"><net_src comp="124" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="222" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="234"><net_src comp="226" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="240"><net_src comp="124" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="28" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="124" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="32" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="253"><net_src comp="36" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="136" pin="4"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="38" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="259"><net_src comp="248" pin="3"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="256" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="260" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="40" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="260" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="42" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="280"><net_src comp="269" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="285"><net_src comp="277" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="265" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="292"><net_src comp="44" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="293"><net_src comp="136" pin="4"/><net_sink comp="287" pin=1"/></net>

<net id="294"><net_src comp="12" pin="0"/><net_sink comp="287" pin=2"/></net>

<net id="298"><net_src comp="287" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="46" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="136" pin="4"/><net_sink comp="299" pin=1"/></net>

<net id="306"><net_src comp="48" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="310"><net_src comp="299" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="315"><net_src comp="307" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="295" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="136" pin="4"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="28" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="136" pin="4"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="32" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="147" pin="4"/><net_sink comp="329" pin=0"/></net>

<net id="336"><net_src comp="147" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="333" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="345"><net_src comp="337" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="337" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="355"><net_src comp="50" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="346" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="42" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="362"><net_src comp="350" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="342" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="147" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="52" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="56" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="375"><net_src comp="147" pin="4"/><net_sink comp="370" pin=1"/></net>

<net id="380"><net_src comp="329" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="108" pin="1"/><net_sink comp="376" pin=1"/></net>

<net id="385"><net_src comp="376" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="382" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="396"><net_src comp="58" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="386" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="12" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="404"><net_src comp="60" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="386" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="48" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="410"><net_src comp="399" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="391" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="407" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="158" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="158" pin="4"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="421" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="433"><net_src comp="425" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="439"><net_src comp="158" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="52" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="445"><net_src comp="158" pin="4"/><net_sink comp="441" pin=0"/></net>

<net id="446"><net_src comp="56" pin="0"/><net_sink comp="441" pin=1"/></net>

<net id="451"><net_src comp="120" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="417" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="456"><net_src comp="447" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="453" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="76" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="80" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="471"><net_src comp="468" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="475"><net_src comp="165" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="480"><net_src comp="177" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="488"><net_src comp="187" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="493"><net_src comp="202" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="494"><net_src comp="490" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="501"><net_src comp="216" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="506"><net_src comp="62" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="514"><net_src comp="242" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="519"><net_src comp="281" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="524"><net_src comp="311" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="532"><net_src comp="323" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="537"><net_src comp="358" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="545"><net_src comp="370" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="550"><net_src comp="411" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="555"><net_src comp="69" pin="3"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="563"><net_src comp="441" pin="2"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="568"><net_src comp="457" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="573"><net_src comp="462" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="92" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ofeat_V | {9 }
 - Input state : 
	Port: deconvolution : kernel_V | {7 8 }
	Port: deconvolution : ifeat_V | {7 8 }
  - Chain level:
	State 1
	State 2
		id_cast8_cast : 1
		tmp_2 : 1
		tmp_4_cast : 2
		tmp : 1
		id_1 : 1
		StgValue_22 : 2
	State 3
		ir_cast7_cast : 1
		tmp_6 : 2
		tmp_10_cast : 3
		tmp_1 : 1
		ir_1 : 1
		StgValue_32 : 2
	State 4
		ic_cast6_cast : 1
		tmp_4 : 2
		tmp_11_cast : 3
		ifeat_V_addr : 4
		tmp_3 : 1
		ic_1 : 1
		StgValue_43 : 2
	State 5
		tmp_8 : 1
		tmp_13_cast : 2
		tmp_10 : 3
		tmp_14_cast : 4
		tmp_11 : 4
		p_shl2 : 5
		tmp_12 : 6
		tmp_13 : 1
		p_shl_cast : 2
		tmp_14 : 1
		p_shl1_cast : 2
		tmp_15 : 3
		tmp_5 : 1
		oc_1 : 1
		StgValue_62 : 2
	State 6
		kr_cast4 : 1
		kr_cast3 : 1
		tmp_16 : 2
		tmp_17 : 3
		tmp_18 : 3
		p_shl3_cast : 4
		tmp_19 : 5
		tmp_7 : 1
		kr_1 : 1
		StgValue_76 : 2
		p_or : 2
		p_or_cast_cast : 3
		tmp_20 : 4
		p_shl4_cast : 5
		tmp_21 : 5
		p_shl5_cast : 6
		tmp_22 : 7
	State 7
		kc_cast2 : 1
		kc_cast1_cast : 1
		tmp_23 : 2
		tmp_27_cast : 3
		kernel_V_addr : 4
		tmp_9 : 1
		kc_1 : 1
		StgValue_95 : 2
		p_oc : 2
		p_oc_cast_cast : 3
		tmp_24 : 4
		kernel_V_load : 5
	State 8
		tmp_s : 1
	State 9
		ofeat_V_addr : 1
		StgValue_107 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|          |      id_1_fu_187      |    0    |    0    |    13   |
|          |      tmp_6_fu_197     |    0    |    0    |    15   |
|          |      ir_1_fu_216      |    0    |    0    |    15   |
|          |      tmp_4_fu_226     |    0    |    0    |    20   |
|          |      ic_1_fu_242      |    0    |    0    |    15   |
|          |     tmp_10_fu_260     |    0    |    0    |    15   |
|          |     tmp_15_fu_311     |    0    |    0    |    16   |
|          |      oc_1_fu_323      |    0    |    0    |    15   |
|    add   |     tmp_16_fu_337     |    0    |    0    |    19   |
|          |      kr_1_fu_370      |    0    |    0    |    10   |
|          |      p_or_fu_376      |    0    |    0    |    15   |
|          |     tmp_20_fu_386     |    0    |    0    |    17   |
|          |     tmp_22_fu_411     |    0    |    0    |    21   |
|          |     tmp_23_fu_425     |    0    |    0    |    19   |
|          |      kc_1_fu_441      |    0    |    0    |    10   |
|          |      p_oc_fu_447      |    0    |    0    |    15   |
|          |     tmp_24_fu_457     |    0    |    0    |    21   |
|----------|-----------------------|---------|---------|---------|
|          |       tmp_fu_181      |    0    |    0    |    9    |
|          |      tmp_1_fu_210     |    0    |    0    |    11   |
|   icmp   |      tmp_3_fu_236     |    0    |    0    |    11   |
|          |      tmp_5_fu_317     |    0    |    0    |    11   |
|          |      tmp_7_fu_364     |    0    |    0    |    8    |
|          |      tmp_9_fu_435     |    0    |    0    |    8    |
|----------|-----------------------|---------|---------|---------|
|    mul   |      tmp_s_fu_462     |    0    |    0    |    41   |
|----------|-----------------------|---------|---------|---------|
|    sub   |     tmp_12_fu_281     |    0    |    0    |    18   |
|          |     tmp_19_fu_358     |    0    |    0    |    19   |
|----------|-----------------------|---------|---------|---------|
|          |  id_cast8_cast_fu_165 |    0    |    0    |    0    |
|          |   tmp_4_cast_fu_177   |    0    |    0    |    0    |
|          |  ir_cast7_cast_fu_193 |    0    |    0    |    0    |
|          |  ic_cast6_cast_fu_222 |    0    |    0    |    0    |
|          |   tmp_11_cast_fu_231  |    0    |    0    |    0    |
|          |   tmp_13_cast_fu_256  |    0    |    0    |    0    |
|          |   tmp_14_cast_fu_265  |    0    |    0    |    0    |
|          |     p_shl2_fu_277     |    0    |    0    |    0    |
|          |   p_shl_cast_fu_295   |    0    |    0    |    0    |
|   zext   |   p_shl1_cast_fu_307  |    0    |    0    |    0    |
|          |    kr_cast4_fu_329    |    0    |    0    |    0    |
|          |    kr_cast3_fu_333    |    0    |    0    |    0    |
|          | p_or_cast_cast_fu_382 |    0    |    0    |    0    |
|          |   p_shl5_cast_fu_407  |    0    |    0    |    0    |
|          |    kc_cast2_fu_417    |    0    |    0    |    0    |
|          |  kc_cast1_cast_fu_421 |    0    |    0    |    0    |
|          |   tmp_27_cast_fu_430  |    0    |    0    |    0    |
|          | p_oc_cast_cast_fu_453 |    0    |    0    |    0    |
|          |   tmp_28_cast_fu_468  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|          |      tmp_2_fu_169     |    0    |    0    |    0    |
|          |   tmp_10_cast_fu_202  |    0    |    0    |    0    |
|          |      tmp_8_fu_248     |    0    |    0    |    0    |
|          |     tmp_11_fu_269     |    0    |    0    |    0    |
|bitconcatenate|     tmp_13_fu_287     |    0    |    0    |    0    |
|          |     tmp_14_fu_299     |    0    |    0    |    0    |
|          |   p_shl3_cast_fu_350  |    0    |    0    |    0    |
|          |   p_shl4_cast_fu_391  |    0    |    0    |    0    |
|          |     tmp_21_fu_399     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |     tmp_17_fu_342     |    0    |    0    |    0    |
|          |     tmp_18_fu_346     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    0    |    0    |   407   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     ic_1_reg_511    |    5   |
|      ic_reg_120     |    5   |
|     id_1_reg_485    |    4   |
|id_cast8_cast_reg_472|    9   |
|      id_reg_97      |    4   |
| ifeat_V_addr_reg_503|   11   |
|     ir_1_reg_498    |    5   |
|      ir_reg_108     |    5   |
|     kc_1_reg_560    |    2   |
|      kc_reg_154     |    2   |
|kernel_V_addr_reg_552|   11   |
|     kr_1_reg_542    |    2   |
|      kr_reg_143     |    2   |
|     oc_1_reg_529    |    5   |
|      oc_reg_132     |    5   |
| tmp_10_cast_reg_490 |   13   |
|    tmp_12_reg_516   |   32   |
|    tmp_15_reg_521   |   10   |
|    tmp_19_reg_534   |   12   |
|    tmp_22_reg_547   |   14   |
|    tmp_24_reg_565   |   14   |
|  tmp_4_cast_reg_477 |    9   |
|    tmp_s_reg_570    |    8   |
+---------------------+--------+
|        Total        |   189  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_80 |  p0  |   2  |  11  |   22   ||    9    |
|    ir_reg_108    |  p0  |   2  |   5  |   10   ||    9    |
|    ic_reg_120    |  p0  |   2  |   5  |   10   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   42   ||  5.307  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   407  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   189  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   189  |   434  |
+-----------+--------+--------+--------+--------+
