#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000f6b8b0 .scope module, "and_main" "and_main" 2 1;
 .timescale 0 0;
v0000000000f67360_0 .var "a", 0 0;
v0000000000f67400_0 .var "b", 0 0;
v0000000000ffb600_0 .net "x", 0 0, L_0000000000f83410;  1 drivers
E_0000000000f69850 .event edge, v0000000000f67400_0, v0000000000f6ba40_0;
S_0000000000f67090 .scope module, "a1" "NOT_Gate" 2 10, 3 1 0, S_0000000000f6b8b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "x";
L_0000000000f83410 .functor NOT 1, v0000000000f67360_0, C4<0>, C4<0>, C4<0>;
v0000000000f6ba40_0 .net "a", 0 0, v0000000000f67360_0;  1 drivers
o0000000000fa3528 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000f67220_0 .net "b", 0 0, o0000000000fa3528;  0 drivers
v0000000000f672c0_0 .net "x", 0 0, L_0000000000f83410;  alias, 1 drivers
    .scope S_0000000000f6b8b0;
T_0 ;
    %vpi_call 2 6 "$dumpfile", "And.vcd" {0 0 0};
    %vpi_call 2 7 "$dumpvars", 32'sb00000000000000000000000000000001, S_0000000000f6b8b0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0000000000f6b8b0;
T_1 ;
    %wait E_0000000000f69850;
    %vpi_call 2 13 "$monitor", "time = %d A = %d B = %d X = %d \012", $time, v0000000000f67360_0, v0000000000f67400_0, v0000000000ffb600_0 {0 0 0};
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000000f6b8b0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f67360_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f67360_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 22 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test_bench.vl";
    "not_structural_model.vl";
