library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity tb_Temporizador is
end tb_Temporizador;

architecture arch of tb_Temporizador is
    signal TEMP_Clock   : std_logic := '0';
    signal TEMP_Start   : std_logic := '0';
    signal TEMP_Reset   : std_logic := '0';
    signal TEMP_SigOUT  : std_logic;

    constant CLK_PERIOD : time := 20 ns; -- Adjust to match the clock period of the target hardware (e.g., 50 MHz clock)

    component Temporizador
        port (
            TEMP_Clock   : in std_logic;
            TEMP_Start   : in std_logic;
            TEMP_Reset   : in std_logic;
            TEMP_SigOUT  : out std_logic
        );
    end component;

begin

    instancia_Temporizador: Temporizador
        port map (
            TEMP_Clock   => TEMP_Clock,
            TEMP_Start   => TEMP_Start,
            TEMP_Reset   => TEMP_Reset,
            TEMP_SigOUT  => TEMP_SigOUT
        );

    -- Clock generation
    clk_process : process
    begin
        while true loop
            TEMP_Clock <= '0';
            wait for CLK_PERIOD / 2;
            TEMP_Clock <= '1';
            wait for CLK_PERIOD / 2;
        end loop;
    end process;

    -- Stimulus process
    stim_proc: process
    begin
        -- Initialize Inputs
        TEMP_Reset <= '1';
        TEMP_Start <= '0';
        wait for 100 ns;
        
        TEMP_Reset <= '0';
        wait for 100 ns;

        -- Start the timer
        TEMP_Start <= '1';
        wait for 500 ms; -- Adjust to allow sufficient time for the timer to complete

        -- Stop the timer
        TEMP_Start <= '0';

        -- Stop simulation
        wait;
    end process;

end arch;
