xmverilog(64): 18.09-s011: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	xmverilog	18.09-s011: Started on Nov 25, 2019 at 21:58:25 JST
xmverilog
	+access+rw
	-y
	/home/cad/xilinx-vivado-2018.3/Vivado/2018.3/data/verilog/src/unisims
	+libext+.v
	-y
	/home/cad/xilinx-vivado-2018.3/Vivado/2018.3/verilog/src/unimacro
	+libext+.v
	/home/cad/xilinx-vivado-2018.3/Vivado/2018.3/data/verilog/src/glbl.v
	sim_testset.sv
	../../hdl/motor/testset.sv
	../../hdl/motor/pbsbf4_Top.v
	../../hdl/motor/pbsbf4_renew.v
	../../hdl/motor/pbsbf4.v
	../../hdl/motor/clock_gen.v
	../../hdl/motor/apamod.sv
	../../hdl/motor/fbmod_v1.1.v
	../../hdl/motor/hoge.sv
	../../hdl/motor/pwm14.sv
Recompiling... reason: file '/home/users/matsuda/project/Autonomous_Vehicle_Driving/top/src/hdl/motor/fbmod_v1.1.v' is newer than expected.
	expected: Mon Nov 25 21:50:54 2019
	actual:   Mon Nov 25 21:58:23 2019
xmvlog: *W,LIBNOF: Library file or directory "/home/cad/xilinx-vivado-2018.3/Vivado/2018.3/verilog/src/unimacro" does not exist.
file: ../../hdl/motor/fbmod_v1.1.v
	module worklib.fbmod:v
		errors: 0, warnings: 0
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 1
		Caching library 'unisims' ....... Done
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.fbmod:v <0x3a787422>
			streams:   9, words:  2812
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                16      12
		Primitives:              1       1
		Registers:              79      60
		Scalar wires:           33       -
		Vectored wires:         44       -
		Always blocks:          20      12
		Initial blocks:         16      16
		Cont. assignments:      38      40
		Pseudo assignments:      9       9
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.glbl:v
Loading snapshot worklib.glbl:v .................... Done
xmsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
xcelium> source /home/cad/cadence-xcelium-18.09.001/tools/xcelium/files/xmsimrc
xcelium> run
Simulation interrupted at 1111982828 NS + 0
xcelium> 
xcelium> quit
TOOL:	xmverilog	18.09-s011: Exiting on Nov 25, 2019 at 22:02:17 JST  (total: 00:03:52)
