Warning (10268): Verilog HDL information at OutputWrapper.v(8): always construct contains both blocking and non-blocking assignments File: C:/Users/saeed/Desktop/LogicCircuitDesign/Projects/Project6/OutputWrapper.v Line: 8
