<?xml version="1.0"?>
<block name="top.net" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:60aefd9cb425d7afe6e742e5af6b2d95d4f715adc67d84b034c4914ac3ce42ab" atom_netlist_id="SHA256:59e3a8008740709876a991e0c0f8eb3b553182fbabda177a603176f5046891fa">
	<inputs>clk led_pr1[0] led_pr1[1] led_pr1[2] led_pr1[3] led_pr1[4] led_pr1[5] led_pr1[6] led_pr1[7] sw[0] sw[1] sw[2] sw[3] sw[4] sw[5] sw[6] sw[7]</inputs>
	<outputs>out:clk_pr1 out:led[0] out:led[1] out:led[2] out:led[3] out:led[4] out:led[5] out:led[6] out:led[7] out:sw_pr1[0] out:sw_pr1[1] out:sw_pr1[2] out:sw_pr1[3] out:sw_pr1[4] out:sw_pr1[5] out:sw_pr1[6] out:sw_pr1[7]</outputs>
	<clocks></clocks>
	<block name="$auto$iopadmap.cc:321:execute$80" instance="BLK-TL-IOPAD[0]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">$abc$177$auto$iopadmap.cc:361:execute$117</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">open</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">open</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" />
		<block name="$auto$iopadmap.cc:321:execute$80" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">OLOGICE3[0].OQ[0]-&gt;OLOGICE3.OQ_to_IOB33.O</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">open</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">open</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="$auto$iopadmap.cc:321:execute$80" instance="IOB33_MODES[0]" mode="OBUF">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">IOB33.O[0]-&gt;O</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">open</port>
				</inputs>
				<outputs>
					<port name="I">open</port>
				</outputs>
				<clocks />
				<block name="$auto$iopadmap.cc:321:execute$80" instance="OBUF_VPR[0]">
					<attributes>
						<attribute name="src">"/scratch/safe/butta/symbiflow-arch-defs.overlay/xc/xc7/techmap/cells_map.v:1992"</attribute>
						<attribute name="keep">00000000000000000000000000000001</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_SLEW_FAST">0</parameter>
						<parameter name="SSTL135_DRIVE_I_FIXED">0</parameter>
						<parameter name="SLEW">"SLOW"</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="LVCMOS15_DRIVE_I8">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS12_DRIVE_I12">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS12_DRIVE_I4">0</parameter>
						<parameter name="DRIVE">00000000000000000000000000001100</parameter>
						<parameter name="LVCMOS15_SSTL15_DRIVE_I16_I_FIXED">0</parameter>
						<parameter name="IO_LOC_PAIRS">"NONE"</parameter>
						<parameter name="LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS33_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS12_LVCMOS25_DRIVE_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS15_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS25_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I16">1</parameter>
						<parameter name="LVCMOS25_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW">1</parameter>
						<parameter name="LVTTL_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I4">0</parameter>
					</parameters>
					<inputs>
						<port name="I">IOB33_MODES.O[0]-&gt;IOB33_MODES.O_to_OBUF_VPR.I</port>
					</inputs>
					<outputs>
						<port name="O">clk_pr1</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:clk_pr1" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">OBUF_VPR[0].O[0]-&gt;OBUF_VPR.O_to_outpad.outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="OLOGICE3[0]" mode="PASS_THROUGH" pb_type_num_modes="2">
			<inputs>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVB">open</port>
				<port name="CLKDIVF">open</port>
				<port name="CLKDIVFB">open</port>
				<port name="D1">BLK-TL-IOPAD.OLOGICE3_D1[0]-&gt;BLK-TL-IOPAD.OLOGICE3_D1_to_OLOGICE3.D1</port>
				<port name="D2">open</port>
				<port name="D3">open</port>
				<port name="D4">open</port>
				<port name="D5">open</port>
				<port name="D6">open</port>
				<port name="D7">open</port>
				<port name="D8">open</port>
				<port name="OCE">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="T1">open</port>
				<port name="T2">open</port>
				<port name="T3">open</port>
				<port name="T4">open</port>
				<port name="TBYTEIN">open</port>
				<port name="TCE">open</port>
			</inputs>
			<outputs>
				<port name="IOCLKGLITCH">open</port>
				<port name="OFB">open</port>
				<port name="OQ">OLOGICE3[0].D1[0]-&gt;D1_OQ</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
				<port name="TBYTEOUT">open</port>
				<port name="TFB">open</port>
				<port name="TQ">open</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="$auto$iopadmap.cc:321:execute$81" instance="BLK-TL-IOPAD[1]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">$abc$177$auto$iopadmap.cc:361:execute$115[0]</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">open</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">open</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" />
		<block name="$auto$iopadmap.cc:321:execute$81" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">OLOGICE3[0].OQ[0]-&gt;OLOGICE3.OQ_to_IOB33.O</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">open</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">open</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="$auto$iopadmap.cc:321:execute$81" instance="IOB33_MODES[0]" mode="OBUF">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">IOB33.O[0]-&gt;O</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">open</port>
				</inputs>
				<outputs>
					<port name="I">open</port>
				</outputs>
				<clocks />
				<block name="$auto$iopadmap.cc:321:execute$81" instance="OBUF_VPR[0]">
					<attributes>
						<attribute name="src">"/scratch/safe/butta/symbiflow-arch-defs.overlay/xc/xc7/techmap/cells_map.v:1992"</attribute>
						<attribute name="keep">00000000000000000000000000000001</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_SLEW_FAST">0</parameter>
						<parameter name="SSTL135_DRIVE_I_FIXED">0</parameter>
						<parameter name="SLEW">"SLOW"</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="LVCMOS15_DRIVE_I8">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS12_DRIVE_I12">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS12_DRIVE_I4">0</parameter>
						<parameter name="DRIVE">00000000000000000000000000001100</parameter>
						<parameter name="LVCMOS15_SSTL15_DRIVE_I16_I_FIXED">0</parameter>
						<parameter name="IO_LOC_PAIRS">"NONE"</parameter>
						<parameter name="LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS33_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS12_LVCMOS25_DRIVE_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS15_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS25_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I16">1</parameter>
						<parameter name="LVCMOS25_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW">1</parameter>
						<parameter name="LVTTL_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I4">0</parameter>
					</parameters>
					<inputs>
						<port name="I">IOB33_MODES.O[0]-&gt;IOB33_MODES.O_to_OBUF_VPR.I</port>
					</inputs>
					<outputs>
						<port name="O">led[0]</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:led[0]" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">OBUF_VPR[0].O[0]-&gt;OBUF_VPR.O_to_outpad.outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="OLOGICE3[0]" mode="PASS_THROUGH" pb_type_num_modes="2">
			<inputs>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVB">open</port>
				<port name="CLKDIVF">open</port>
				<port name="CLKDIVFB">open</port>
				<port name="D1">BLK-TL-IOPAD.OLOGICE3_D1[0]-&gt;BLK-TL-IOPAD.OLOGICE3_D1_to_OLOGICE3.D1</port>
				<port name="D2">open</port>
				<port name="D3">open</port>
				<port name="D4">open</port>
				<port name="D5">open</port>
				<port name="D6">open</port>
				<port name="D7">open</port>
				<port name="D8">open</port>
				<port name="OCE">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="T1">open</port>
				<port name="T2">open</port>
				<port name="T3">open</port>
				<port name="T4">open</port>
				<port name="TBYTEIN">open</port>
				<port name="TCE">open</port>
			</inputs>
			<outputs>
				<port name="IOCLKGLITCH">open</port>
				<port name="OFB">open</port>
				<port name="OQ">OLOGICE3[0].D1[0]-&gt;D1_OQ</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
				<port name="TBYTEOUT">open</port>
				<port name="TFB">open</port>
				<port name="TQ">open</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="$auto$iopadmap.cc:321:execute$82" instance="BLK-TL-IOPAD[2]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">$abc$177$auto$iopadmap.cc:361:execute$115[1]</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">open</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">open</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" />
		<block name="$auto$iopadmap.cc:321:execute$82" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">OLOGICE3[0].OQ[0]-&gt;OLOGICE3.OQ_to_IOB33.O</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">open</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">open</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="$auto$iopadmap.cc:321:execute$82" instance="IOB33_MODES[0]" mode="OBUF">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">IOB33.O[0]-&gt;O</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">open</port>
				</inputs>
				<outputs>
					<port name="I">open</port>
				</outputs>
				<clocks />
				<block name="$auto$iopadmap.cc:321:execute$82" instance="OBUF_VPR[0]">
					<attributes>
						<attribute name="src">"/scratch/safe/butta/symbiflow-arch-defs.overlay/xc/xc7/techmap/cells_map.v:1992"</attribute>
						<attribute name="keep">00000000000000000000000000000001</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_SLEW_FAST">0</parameter>
						<parameter name="SSTL135_DRIVE_I_FIXED">0</parameter>
						<parameter name="SLEW">"SLOW"</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="LVCMOS15_DRIVE_I8">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS12_DRIVE_I12">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS12_DRIVE_I4">0</parameter>
						<parameter name="DRIVE">00000000000000000000000000001100</parameter>
						<parameter name="LVCMOS15_SSTL15_DRIVE_I16_I_FIXED">0</parameter>
						<parameter name="IO_LOC_PAIRS">"NONE"</parameter>
						<parameter name="LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS33_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS12_LVCMOS25_DRIVE_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS15_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS25_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I16">1</parameter>
						<parameter name="LVCMOS25_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW">1</parameter>
						<parameter name="LVTTL_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I4">0</parameter>
					</parameters>
					<inputs>
						<port name="I">IOB33_MODES.O[0]-&gt;IOB33_MODES.O_to_OBUF_VPR.I</port>
					</inputs>
					<outputs>
						<port name="O">led[1]</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:led[1]" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">OBUF_VPR[0].O[0]-&gt;OBUF_VPR.O_to_outpad.outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="OLOGICE3[0]" mode="PASS_THROUGH" pb_type_num_modes="2">
			<inputs>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVB">open</port>
				<port name="CLKDIVF">open</port>
				<port name="CLKDIVFB">open</port>
				<port name="D1">BLK-TL-IOPAD.OLOGICE3_D1[0]-&gt;BLK-TL-IOPAD.OLOGICE3_D1_to_OLOGICE3.D1</port>
				<port name="D2">open</port>
				<port name="D3">open</port>
				<port name="D4">open</port>
				<port name="D5">open</port>
				<port name="D6">open</port>
				<port name="D7">open</port>
				<port name="D8">open</port>
				<port name="OCE">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="T1">open</port>
				<port name="T2">open</port>
				<port name="T3">open</port>
				<port name="T4">open</port>
				<port name="TBYTEIN">open</port>
				<port name="TCE">open</port>
			</inputs>
			<outputs>
				<port name="IOCLKGLITCH">open</port>
				<port name="OFB">open</port>
				<port name="OQ">OLOGICE3[0].D1[0]-&gt;D1_OQ</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
				<port name="TBYTEOUT">open</port>
				<port name="TFB">open</port>
				<port name="TQ">open</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="$auto$iopadmap.cc:321:execute$83" instance="BLK-TL-IOPAD[3]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">$abc$177$auto$iopadmap.cc:361:execute$115[2]</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">open</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">open</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" />
		<block name="$auto$iopadmap.cc:321:execute$83" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">OLOGICE3[0].OQ[0]-&gt;OLOGICE3.OQ_to_IOB33.O</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">open</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">open</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="$auto$iopadmap.cc:321:execute$83" instance="IOB33_MODES[0]" mode="OBUF">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">IOB33.O[0]-&gt;O</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">open</port>
				</inputs>
				<outputs>
					<port name="I">open</port>
				</outputs>
				<clocks />
				<block name="$auto$iopadmap.cc:321:execute$83" instance="OBUF_VPR[0]">
					<attributes>
						<attribute name="src">"/scratch/safe/butta/symbiflow-arch-defs.overlay/xc/xc7/techmap/cells_map.v:1992"</attribute>
						<attribute name="keep">00000000000000000000000000000001</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_SLEW_FAST">0</parameter>
						<parameter name="SSTL135_DRIVE_I_FIXED">0</parameter>
						<parameter name="SLEW">"SLOW"</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="LVCMOS15_DRIVE_I8">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS12_DRIVE_I12">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS12_DRIVE_I4">0</parameter>
						<parameter name="DRIVE">00000000000000000000000000001100</parameter>
						<parameter name="LVCMOS15_SSTL15_DRIVE_I16_I_FIXED">0</parameter>
						<parameter name="IO_LOC_PAIRS">"NONE"</parameter>
						<parameter name="LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS33_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS12_LVCMOS25_DRIVE_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS15_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS25_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I16">1</parameter>
						<parameter name="LVCMOS25_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW">1</parameter>
						<parameter name="LVTTL_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I4">0</parameter>
					</parameters>
					<inputs>
						<port name="I">IOB33_MODES.O[0]-&gt;IOB33_MODES.O_to_OBUF_VPR.I</port>
					</inputs>
					<outputs>
						<port name="O">led[2]</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:led[2]" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">OBUF_VPR[0].O[0]-&gt;OBUF_VPR.O_to_outpad.outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="OLOGICE3[0]" mode="PASS_THROUGH" pb_type_num_modes="2">
			<inputs>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVB">open</port>
				<port name="CLKDIVF">open</port>
				<port name="CLKDIVFB">open</port>
				<port name="D1">BLK-TL-IOPAD.OLOGICE3_D1[0]-&gt;BLK-TL-IOPAD.OLOGICE3_D1_to_OLOGICE3.D1</port>
				<port name="D2">open</port>
				<port name="D3">open</port>
				<port name="D4">open</port>
				<port name="D5">open</port>
				<port name="D6">open</port>
				<port name="D7">open</port>
				<port name="D8">open</port>
				<port name="OCE">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="T1">open</port>
				<port name="T2">open</port>
				<port name="T3">open</port>
				<port name="T4">open</port>
				<port name="TBYTEIN">open</port>
				<port name="TCE">open</port>
			</inputs>
			<outputs>
				<port name="IOCLKGLITCH">open</port>
				<port name="OFB">open</port>
				<port name="OQ">OLOGICE3[0].D1[0]-&gt;D1_OQ</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
				<port name="TBYTEOUT">open</port>
				<port name="TFB">open</port>
				<port name="TQ">open</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="$auto$iopadmap.cc:321:execute$84" instance="BLK-TL-IOPAD[4]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">$abc$177$auto$iopadmap.cc:361:execute$115[3]</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">open</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">open</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" />
		<block name="$auto$iopadmap.cc:321:execute$84" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">OLOGICE3[0].OQ[0]-&gt;OLOGICE3.OQ_to_IOB33.O</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">open</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">open</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="$auto$iopadmap.cc:321:execute$84" instance="IOB33_MODES[0]" mode="OBUF">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">IOB33.O[0]-&gt;O</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">open</port>
				</inputs>
				<outputs>
					<port name="I">open</port>
				</outputs>
				<clocks />
				<block name="$auto$iopadmap.cc:321:execute$84" instance="OBUF_VPR[0]">
					<attributes>
						<attribute name="src">"/scratch/safe/butta/symbiflow-arch-defs.overlay/xc/xc7/techmap/cells_map.v:1992"</attribute>
						<attribute name="keep">00000000000000000000000000000001</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_SLEW_FAST">0</parameter>
						<parameter name="SSTL135_DRIVE_I_FIXED">0</parameter>
						<parameter name="SLEW">"SLOW"</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="LVCMOS15_DRIVE_I8">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS12_DRIVE_I12">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS12_DRIVE_I4">0</parameter>
						<parameter name="DRIVE">00000000000000000000000000001100</parameter>
						<parameter name="LVCMOS15_SSTL15_DRIVE_I16_I_FIXED">0</parameter>
						<parameter name="IO_LOC_PAIRS">"NONE"</parameter>
						<parameter name="LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS33_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS12_LVCMOS25_DRIVE_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS15_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS25_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I16">1</parameter>
						<parameter name="LVCMOS25_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW">1</parameter>
						<parameter name="LVTTL_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I4">0</parameter>
					</parameters>
					<inputs>
						<port name="I">IOB33_MODES.O[0]-&gt;IOB33_MODES.O_to_OBUF_VPR.I</port>
					</inputs>
					<outputs>
						<port name="O">led[3]</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:led[3]" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">OBUF_VPR[0].O[0]-&gt;OBUF_VPR.O_to_outpad.outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="OLOGICE3[0]" mode="PASS_THROUGH" pb_type_num_modes="2">
			<inputs>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVB">open</port>
				<port name="CLKDIVF">open</port>
				<port name="CLKDIVFB">open</port>
				<port name="D1">BLK-TL-IOPAD.OLOGICE3_D1[0]-&gt;BLK-TL-IOPAD.OLOGICE3_D1_to_OLOGICE3.D1</port>
				<port name="D2">open</port>
				<port name="D3">open</port>
				<port name="D4">open</port>
				<port name="D5">open</port>
				<port name="D6">open</port>
				<port name="D7">open</port>
				<port name="D8">open</port>
				<port name="OCE">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="T1">open</port>
				<port name="T2">open</port>
				<port name="T3">open</port>
				<port name="T4">open</port>
				<port name="TBYTEIN">open</port>
				<port name="TCE">open</port>
			</inputs>
			<outputs>
				<port name="IOCLKGLITCH">open</port>
				<port name="OFB">open</port>
				<port name="OQ">OLOGICE3[0].D1[0]-&gt;D1_OQ</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
				<port name="TBYTEOUT">open</port>
				<port name="TFB">open</port>
				<port name="TQ">open</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="$auto$iopadmap.cc:321:execute$85" instance="BLK-TL-IOPAD[5]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">$abc$177$auto$iopadmap.cc:361:execute$115[4]</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">open</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">open</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" />
		<block name="$auto$iopadmap.cc:321:execute$85" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">OLOGICE3[0].OQ[0]-&gt;OLOGICE3.OQ_to_IOB33.O</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">open</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">open</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="$auto$iopadmap.cc:321:execute$85" instance="IOB33_MODES[0]" mode="OBUF">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">IOB33.O[0]-&gt;O</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">open</port>
				</inputs>
				<outputs>
					<port name="I">open</port>
				</outputs>
				<clocks />
				<block name="$auto$iopadmap.cc:321:execute$85" instance="OBUF_VPR[0]">
					<attributes>
						<attribute name="src">"/scratch/safe/butta/symbiflow-arch-defs.overlay/xc/xc7/techmap/cells_map.v:1992"</attribute>
						<attribute name="keep">00000000000000000000000000000001</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_SLEW_FAST">0</parameter>
						<parameter name="SSTL135_DRIVE_I_FIXED">0</parameter>
						<parameter name="SLEW">"SLOW"</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="LVCMOS15_DRIVE_I8">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS12_DRIVE_I12">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS12_DRIVE_I4">0</parameter>
						<parameter name="DRIVE">00000000000000000000000000001100</parameter>
						<parameter name="LVCMOS15_SSTL15_DRIVE_I16_I_FIXED">0</parameter>
						<parameter name="IO_LOC_PAIRS">"NONE"</parameter>
						<parameter name="LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS33_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS12_LVCMOS25_DRIVE_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS15_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS25_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I16">1</parameter>
						<parameter name="LVCMOS25_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW">1</parameter>
						<parameter name="LVTTL_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I4">0</parameter>
					</parameters>
					<inputs>
						<port name="I">IOB33_MODES.O[0]-&gt;IOB33_MODES.O_to_OBUF_VPR.I</port>
					</inputs>
					<outputs>
						<port name="O">led[4]</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:led[4]" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">OBUF_VPR[0].O[0]-&gt;OBUF_VPR.O_to_outpad.outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="OLOGICE3[0]" mode="PASS_THROUGH" pb_type_num_modes="2">
			<inputs>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVB">open</port>
				<port name="CLKDIVF">open</port>
				<port name="CLKDIVFB">open</port>
				<port name="D1">BLK-TL-IOPAD.OLOGICE3_D1[0]-&gt;BLK-TL-IOPAD.OLOGICE3_D1_to_OLOGICE3.D1</port>
				<port name="D2">open</port>
				<port name="D3">open</port>
				<port name="D4">open</port>
				<port name="D5">open</port>
				<port name="D6">open</port>
				<port name="D7">open</port>
				<port name="D8">open</port>
				<port name="OCE">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="T1">open</port>
				<port name="T2">open</port>
				<port name="T3">open</port>
				<port name="T4">open</port>
				<port name="TBYTEIN">open</port>
				<port name="TCE">open</port>
			</inputs>
			<outputs>
				<port name="IOCLKGLITCH">open</port>
				<port name="OFB">open</port>
				<port name="OQ">OLOGICE3[0].D1[0]-&gt;D1_OQ</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
				<port name="TBYTEOUT">open</port>
				<port name="TFB">open</port>
				<port name="TQ">open</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="$auto$iopadmap.cc:321:execute$86" instance="BLK-TL-IOPAD[6]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">$abc$177$auto$iopadmap.cc:361:execute$115[5]</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">open</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">open</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" />
		<block name="$auto$iopadmap.cc:321:execute$86" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">OLOGICE3[0].OQ[0]-&gt;OLOGICE3.OQ_to_IOB33.O</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">open</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">open</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="$auto$iopadmap.cc:321:execute$86" instance="IOB33_MODES[0]" mode="OBUF">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">IOB33.O[0]-&gt;O</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">open</port>
				</inputs>
				<outputs>
					<port name="I">open</port>
				</outputs>
				<clocks />
				<block name="$auto$iopadmap.cc:321:execute$86" instance="OBUF_VPR[0]">
					<attributes>
						<attribute name="src">"/scratch/safe/butta/symbiflow-arch-defs.overlay/xc/xc7/techmap/cells_map.v:1992"</attribute>
						<attribute name="keep">00000000000000000000000000000001</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_SLEW_FAST">0</parameter>
						<parameter name="SSTL135_DRIVE_I_FIXED">0</parameter>
						<parameter name="SLEW">"SLOW"</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="LVCMOS15_DRIVE_I8">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS12_DRIVE_I12">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS12_DRIVE_I4">0</parameter>
						<parameter name="DRIVE">00000000000000000000000000001100</parameter>
						<parameter name="LVCMOS15_SSTL15_DRIVE_I16_I_FIXED">0</parameter>
						<parameter name="IO_LOC_PAIRS">"NONE"</parameter>
						<parameter name="LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS33_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS12_LVCMOS25_DRIVE_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS15_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS25_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I16">1</parameter>
						<parameter name="LVCMOS25_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW">1</parameter>
						<parameter name="LVTTL_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I4">0</parameter>
					</parameters>
					<inputs>
						<port name="I">IOB33_MODES.O[0]-&gt;IOB33_MODES.O_to_OBUF_VPR.I</port>
					</inputs>
					<outputs>
						<port name="O">led[5]</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:led[5]" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">OBUF_VPR[0].O[0]-&gt;OBUF_VPR.O_to_outpad.outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="OLOGICE3[0]" mode="PASS_THROUGH" pb_type_num_modes="2">
			<inputs>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVB">open</port>
				<port name="CLKDIVF">open</port>
				<port name="CLKDIVFB">open</port>
				<port name="D1">BLK-TL-IOPAD.OLOGICE3_D1[0]-&gt;BLK-TL-IOPAD.OLOGICE3_D1_to_OLOGICE3.D1</port>
				<port name="D2">open</port>
				<port name="D3">open</port>
				<port name="D4">open</port>
				<port name="D5">open</port>
				<port name="D6">open</port>
				<port name="D7">open</port>
				<port name="D8">open</port>
				<port name="OCE">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="T1">open</port>
				<port name="T2">open</port>
				<port name="T3">open</port>
				<port name="T4">open</port>
				<port name="TBYTEIN">open</port>
				<port name="TCE">open</port>
			</inputs>
			<outputs>
				<port name="IOCLKGLITCH">open</port>
				<port name="OFB">open</port>
				<port name="OQ">OLOGICE3[0].D1[0]-&gt;D1_OQ</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
				<port name="TBYTEOUT">open</port>
				<port name="TFB">open</port>
				<port name="TQ">open</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="$auto$iopadmap.cc:321:execute$87" instance="BLK-TL-IOPAD[7]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">$abc$177$auto$iopadmap.cc:361:execute$115[6]</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">open</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">open</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" />
		<block name="$auto$iopadmap.cc:321:execute$87" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">OLOGICE3[0].OQ[0]-&gt;OLOGICE3.OQ_to_IOB33.O</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">open</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">open</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="$auto$iopadmap.cc:321:execute$87" instance="IOB33_MODES[0]" mode="OBUF">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">IOB33.O[0]-&gt;O</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">open</port>
				</inputs>
				<outputs>
					<port name="I">open</port>
				</outputs>
				<clocks />
				<block name="$auto$iopadmap.cc:321:execute$87" instance="OBUF_VPR[0]">
					<attributes>
						<attribute name="src">"/scratch/safe/butta/symbiflow-arch-defs.overlay/xc/xc7/techmap/cells_map.v:1992"</attribute>
						<attribute name="keep">00000000000000000000000000000001</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_SLEW_FAST">0</parameter>
						<parameter name="SSTL135_DRIVE_I_FIXED">0</parameter>
						<parameter name="SLEW">"SLOW"</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="LVCMOS15_DRIVE_I8">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS12_DRIVE_I12">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS12_DRIVE_I4">0</parameter>
						<parameter name="DRIVE">00000000000000000000000000001100</parameter>
						<parameter name="LVCMOS15_SSTL15_DRIVE_I16_I_FIXED">0</parameter>
						<parameter name="IO_LOC_PAIRS">"NONE"</parameter>
						<parameter name="LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS33_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS12_LVCMOS25_DRIVE_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS15_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS25_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I16">1</parameter>
						<parameter name="LVCMOS25_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW">1</parameter>
						<parameter name="LVTTL_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I4">0</parameter>
					</parameters>
					<inputs>
						<port name="I">IOB33_MODES.O[0]-&gt;IOB33_MODES.O_to_OBUF_VPR.I</port>
					</inputs>
					<outputs>
						<port name="O">led[6]</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:led[6]" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">OBUF_VPR[0].O[0]-&gt;OBUF_VPR.O_to_outpad.outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="OLOGICE3[0]" mode="PASS_THROUGH" pb_type_num_modes="2">
			<inputs>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVB">open</port>
				<port name="CLKDIVF">open</port>
				<port name="CLKDIVFB">open</port>
				<port name="D1">BLK-TL-IOPAD.OLOGICE3_D1[0]-&gt;BLK-TL-IOPAD.OLOGICE3_D1_to_OLOGICE3.D1</port>
				<port name="D2">open</port>
				<port name="D3">open</port>
				<port name="D4">open</port>
				<port name="D5">open</port>
				<port name="D6">open</port>
				<port name="D7">open</port>
				<port name="D8">open</port>
				<port name="OCE">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="T1">open</port>
				<port name="T2">open</port>
				<port name="T3">open</port>
				<port name="T4">open</port>
				<port name="TBYTEIN">open</port>
				<port name="TCE">open</port>
			</inputs>
			<outputs>
				<port name="IOCLKGLITCH">open</port>
				<port name="OFB">open</port>
				<port name="OQ">OLOGICE3[0].D1[0]-&gt;D1_OQ</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
				<port name="TBYTEOUT">open</port>
				<port name="TFB">open</port>
				<port name="TQ">open</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="$auto$iopadmap.cc:321:execute$88" instance="BLK-TL-IOPAD[8]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">$abc$177$auto$iopadmap.cc:361:execute$115[7]</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">open</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">open</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" />
		<block name="$auto$iopadmap.cc:321:execute$88" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">OLOGICE3[0].OQ[0]-&gt;OLOGICE3.OQ_to_IOB33.O</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">open</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">open</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="$auto$iopadmap.cc:321:execute$88" instance="IOB33_MODES[0]" mode="OBUF">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">IOB33.O[0]-&gt;O</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">open</port>
				</inputs>
				<outputs>
					<port name="I">open</port>
				</outputs>
				<clocks />
				<block name="$auto$iopadmap.cc:321:execute$88" instance="OBUF_VPR[0]">
					<attributes>
						<attribute name="src">"/scratch/safe/butta/symbiflow-arch-defs.overlay/xc/xc7/techmap/cells_map.v:1992"</attribute>
						<attribute name="keep">00000000000000000000000000000001</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_SLEW_FAST">0</parameter>
						<parameter name="SSTL135_DRIVE_I_FIXED">0</parameter>
						<parameter name="SLEW">"SLOW"</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="LVCMOS15_DRIVE_I8">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS12_DRIVE_I12">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS12_DRIVE_I4">0</parameter>
						<parameter name="DRIVE">00000000000000000000000000001100</parameter>
						<parameter name="LVCMOS15_SSTL15_DRIVE_I16_I_FIXED">0</parameter>
						<parameter name="IO_LOC_PAIRS">"NONE"</parameter>
						<parameter name="LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS33_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS12_LVCMOS25_DRIVE_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS15_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS25_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I16">1</parameter>
						<parameter name="LVCMOS25_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW">1</parameter>
						<parameter name="LVTTL_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I4">0</parameter>
					</parameters>
					<inputs>
						<port name="I">IOB33_MODES.O[0]-&gt;IOB33_MODES.O_to_OBUF_VPR.I</port>
					</inputs>
					<outputs>
						<port name="O">led[7]</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:led[7]" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">OBUF_VPR[0].O[0]-&gt;OBUF_VPR.O_to_outpad.outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="OLOGICE3[0]" mode="PASS_THROUGH" pb_type_num_modes="2">
			<inputs>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVB">open</port>
				<port name="CLKDIVF">open</port>
				<port name="CLKDIVFB">open</port>
				<port name="D1">BLK-TL-IOPAD.OLOGICE3_D1[0]-&gt;BLK-TL-IOPAD.OLOGICE3_D1_to_OLOGICE3.D1</port>
				<port name="D2">open</port>
				<port name="D3">open</port>
				<port name="D4">open</port>
				<port name="D5">open</port>
				<port name="D6">open</port>
				<port name="D7">open</port>
				<port name="D8">open</port>
				<port name="OCE">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="T1">open</port>
				<port name="T2">open</port>
				<port name="T3">open</port>
				<port name="T4">open</port>
				<port name="TBYTEIN">open</port>
				<port name="TCE">open</port>
			</inputs>
			<outputs>
				<port name="IOCLKGLITCH">open</port>
				<port name="OFB">open</port>
				<port name="OQ">OLOGICE3[0].D1[0]-&gt;D1_OQ</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
				<port name="TBYTEOUT">open</port>
				<port name="TFB">open</port>
				<port name="TQ">open</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="$auto$iopadmap.cc:321:execute$105" instance="BLK-TL-IOPAD[9]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">$abc$177$auto$iopadmap.cc:361:execute$113[0]</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">open</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">open</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" />
		<block name="$auto$iopadmap.cc:321:execute$105" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">OLOGICE3[0].OQ[0]-&gt;OLOGICE3.OQ_to_IOB33.O</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">open</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">open</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="$auto$iopadmap.cc:321:execute$105" instance="IOB33_MODES[0]" mode="OBUF">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">IOB33.O[0]-&gt;O</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">open</port>
				</inputs>
				<outputs>
					<port name="I">open</port>
				</outputs>
				<clocks />
				<block name="$auto$iopadmap.cc:321:execute$105" instance="OBUF_VPR[0]">
					<attributes>
						<attribute name="src">"/scratch/safe/butta/symbiflow-arch-defs.overlay/xc/xc7/techmap/cells_map.v:1992"</attribute>
						<attribute name="keep">00000000000000000000000000000001</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_SLEW_FAST">0</parameter>
						<parameter name="SSTL135_DRIVE_I_FIXED">0</parameter>
						<parameter name="SLEW">"SLOW"</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="LVCMOS15_DRIVE_I8">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS12_DRIVE_I12">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS12_DRIVE_I4">0</parameter>
						<parameter name="DRIVE">00000000000000000000000000001100</parameter>
						<parameter name="LVCMOS15_SSTL15_DRIVE_I16_I_FIXED">0</parameter>
						<parameter name="IO_LOC_PAIRS">"NONE"</parameter>
						<parameter name="LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS33_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS12_LVCMOS25_DRIVE_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS15_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS25_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I16">1</parameter>
						<parameter name="LVCMOS25_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW">1</parameter>
						<parameter name="LVTTL_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I4">0</parameter>
					</parameters>
					<inputs>
						<port name="I">IOB33_MODES.O[0]-&gt;IOB33_MODES.O_to_OBUF_VPR.I</port>
					</inputs>
					<outputs>
						<port name="O">sw_pr1[0]</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:sw_pr1[0]" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">OBUF_VPR[0].O[0]-&gt;OBUF_VPR.O_to_outpad.outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="OLOGICE3[0]" mode="PASS_THROUGH" pb_type_num_modes="2">
			<inputs>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVB">open</port>
				<port name="CLKDIVF">open</port>
				<port name="CLKDIVFB">open</port>
				<port name="D1">BLK-TL-IOPAD.OLOGICE3_D1[0]-&gt;BLK-TL-IOPAD.OLOGICE3_D1_to_OLOGICE3.D1</port>
				<port name="D2">open</port>
				<port name="D3">open</port>
				<port name="D4">open</port>
				<port name="D5">open</port>
				<port name="D6">open</port>
				<port name="D7">open</port>
				<port name="D8">open</port>
				<port name="OCE">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="T1">open</port>
				<port name="T2">open</port>
				<port name="T3">open</port>
				<port name="T4">open</port>
				<port name="TBYTEIN">open</port>
				<port name="TCE">open</port>
			</inputs>
			<outputs>
				<port name="IOCLKGLITCH">open</port>
				<port name="OFB">open</port>
				<port name="OQ">OLOGICE3[0].D1[0]-&gt;D1_OQ</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
				<port name="TBYTEOUT">open</port>
				<port name="TFB">open</port>
				<port name="TQ">open</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="$auto$iopadmap.cc:321:execute$106" instance="BLK-TL-IOPAD[10]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">$abc$177$auto$iopadmap.cc:361:execute$113[1]</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">open</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">open</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" />
		<block name="$auto$iopadmap.cc:321:execute$106" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">OLOGICE3[0].OQ[0]-&gt;OLOGICE3.OQ_to_IOB33.O</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">open</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">open</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="$auto$iopadmap.cc:321:execute$106" instance="IOB33_MODES[0]" mode="OBUF">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">IOB33.O[0]-&gt;O</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">open</port>
				</inputs>
				<outputs>
					<port name="I">open</port>
				</outputs>
				<clocks />
				<block name="$auto$iopadmap.cc:321:execute$106" instance="OBUF_VPR[0]">
					<attributes>
						<attribute name="src">"/scratch/safe/butta/symbiflow-arch-defs.overlay/xc/xc7/techmap/cells_map.v:1992"</attribute>
						<attribute name="keep">00000000000000000000000000000001</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_SLEW_FAST">0</parameter>
						<parameter name="SSTL135_DRIVE_I_FIXED">0</parameter>
						<parameter name="SLEW">"SLOW"</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="LVCMOS15_DRIVE_I8">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS12_DRIVE_I12">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS12_DRIVE_I4">0</parameter>
						<parameter name="DRIVE">00000000000000000000000000001100</parameter>
						<parameter name="LVCMOS15_SSTL15_DRIVE_I16_I_FIXED">0</parameter>
						<parameter name="IO_LOC_PAIRS">"NONE"</parameter>
						<parameter name="LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS33_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS12_LVCMOS25_DRIVE_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS15_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS25_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I16">1</parameter>
						<parameter name="LVCMOS25_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW">1</parameter>
						<parameter name="LVTTL_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I4">0</parameter>
					</parameters>
					<inputs>
						<port name="I">IOB33_MODES.O[0]-&gt;IOB33_MODES.O_to_OBUF_VPR.I</port>
					</inputs>
					<outputs>
						<port name="O">sw_pr1[1]</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:sw_pr1[1]" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">OBUF_VPR[0].O[0]-&gt;OBUF_VPR.O_to_outpad.outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="OLOGICE3[0]" mode="PASS_THROUGH" pb_type_num_modes="2">
			<inputs>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVB">open</port>
				<port name="CLKDIVF">open</port>
				<port name="CLKDIVFB">open</port>
				<port name="D1">BLK-TL-IOPAD.OLOGICE3_D1[0]-&gt;BLK-TL-IOPAD.OLOGICE3_D1_to_OLOGICE3.D1</port>
				<port name="D2">open</port>
				<port name="D3">open</port>
				<port name="D4">open</port>
				<port name="D5">open</port>
				<port name="D6">open</port>
				<port name="D7">open</port>
				<port name="D8">open</port>
				<port name="OCE">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="T1">open</port>
				<port name="T2">open</port>
				<port name="T3">open</port>
				<port name="T4">open</port>
				<port name="TBYTEIN">open</port>
				<port name="TCE">open</port>
			</inputs>
			<outputs>
				<port name="IOCLKGLITCH">open</port>
				<port name="OFB">open</port>
				<port name="OQ">OLOGICE3[0].D1[0]-&gt;D1_OQ</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
				<port name="TBYTEOUT">open</port>
				<port name="TFB">open</port>
				<port name="TQ">open</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="$auto$iopadmap.cc:321:execute$107" instance="BLK-TL-IOPAD[11]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">$abc$177$auto$iopadmap.cc:361:execute$113[2]</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">open</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">open</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" />
		<block name="$auto$iopadmap.cc:321:execute$107" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">OLOGICE3[0].OQ[0]-&gt;OLOGICE3.OQ_to_IOB33.O</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">open</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">open</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="$auto$iopadmap.cc:321:execute$107" instance="IOB33_MODES[0]" mode="OBUF">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">IOB33.O[0]-&gt;O</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">open</port>
				</inputs>
				<outputs>
					<port name="I">open</port>
				</outputs>
				<clocks />
				<block name="$auto$iopadmap.cc:321:execute$107" instance="OBUF_VPR[0]">
					<attributes>
						<attribute name="src">"/scratch/safe/butta/symbiflow-arch-defs.overlay/xc/xc7/techmap/cells_map.v:1992"</attribute>
						<attribute name="keep">00000000000000000000000000000001</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_SLEW_FAST">0</parameter>
						<parameter name="SSTL135_DRIVE_I_FIXED">0</parameter>
						<parameter name="SLEW">"SLOW"</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="LVCMOS15_DRIVE_I8">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS12_DRIVE_I12">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS12_DRIVE_I4">0</parameter>
						<parameter name="DRIVE">00000000000000000000000000001100</parameter>
						<parameter name="LVCMOS15_SSTL15_DRIVE_I16_I_FIXED">0</parameter>
						<parameter name="IO_LOC_PAIRS">"NONE"</parameter>
						<parameter name="LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS33_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS12_LVCMOS25_DRIVE_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS15_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS25_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I16">1</parameter>
						<parameter name="LVCMOS25_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW">1</parameter>
						<parameter name="LVTTL_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I4">0</parameter>
					</parameters>
					<inputs>
						<port name="I">IOB33_MODES.O[0]-&gt;IOB33_MODES.O_to_OBUF_VPR.I</port>
					</inputs>
					<outputs>
						<port name="O">sw_pr1[2]</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:sw_pr1[2]" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">OBUF_VPR[0].O[0]-&gt;OBUF_VPR.O_to_outpad.outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="OLOGICE3[0]" mode="PASS_THROUGH" pb_type_num_modes="2">
			<inputs>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVB">open</port>
				<port name="CLKDIVF">open</port>
				<port name="CLKDIVFB">open</port>
				<port name="D1">BLK-TL-IOPAD.OLOGICE3_D1[0]-&gt;BLK-TL-IOPAD.OLOGICE3_D1_to_OLOGICE3.D1</port>
				<port name="D2">open</port>
				<port name="D3">open</port>
				<port name="D4">open</port>
				<port name="D5">open</port>
				<port name="D6">open</port>
				<port name="D7">open</port>
				<port name="D8">open</port>
				<port name="OCE">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="T1">open</port>
				<port name="T2">open</port>
				<port name="T3">open</port>
				<port name="T4">open</port>
				<port name="TBYTEIN">open</port>
				<port name="TCE">open</port>
			</inputs>
			<outputs>
				<port name="IOCLKGLITCH">open</port>
				<port name="OFB">open</port>
				<port name="OQ">OLOGICE3[0].D1[0]-&gt;D1_OQ</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
				<port name="TBYTEOUT">open</port>
				<port name="TFB">open</port>
				<port name="TQ">open</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="$auto$iopadmap.cc:321:execute$108" instance="BLK-TL-IOPAD[12]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">$abc$177$auto$iopadmap.cc:361:execute$113[3]</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">open</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">open</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" />
		<block name="$auto$iopadmap.cc:321:execute$108" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">OLOGICE3[0].OQ[0]-&gt;OLOGICE3.OQ_to_IOB33.O</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">open</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">open</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="$auto$iopadmap.cc:321:execute$108" instance="IOB33_MODES[0]" mode="OBUF">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">IOB33.O[0]-&gt;O</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">open</port>
				</inputs>
				<outputs>
					<port name="I">open</port>
				</outputs>
				<clocks />
				<block name="$auto$iopadmap.cc:321:execute$108" instance="OBUF_VPR[0]">
					<attributes>
						<attribute name="src">"/scratch/safe/butta/symbiflow-arch-defs.overlay/xc/xc7/techmap/cells_map.v:1992"</attribute>
						<attribute name="keep">00000000000000000000000000000001</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_SLEW_FAST">0</parameter>
						<parameter name="SSTL135_DRIVE_I_FIXED">0</parameter>
						<parameter name="SLEW">"SLOW"</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="LVCMOS15_DRIVE_I8">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS12_DRIVE_I12">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS12_DRIVE_I4">0</parameter>
						<parameter name="DRIVE">00000000000000000000000000001100</parameter>
						<parameter name="LVCMOS15_SSTL15_DRIVE_I16_I_FIXED">0</parameter>
						<parameter name="IO_LOC_PAIRS">"NONE"</parameter>
						<parameter name="LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS33_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS12_LVCMOS25_DRIVE_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS15_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS25_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I16">1</parameter>
						<parameter name="LVCMOS25_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW">1</parameter>
						<parameter name="LVTTL_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I4">0</parameter>
					</parameters>
					<inputs>
						<port name="I">IOB33_MODES.O[0]-&gt;IOB33_MODES.O_to_OBUF_VPR.I</port>
					</inputs>
					<outputs>
						<port name="O">sw_pr1[3]</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:sw_pr1[3]" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">OBUF_VPR[0].O[0]-&gt;OBUF_VPR.O_to_outpad.outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="OLOGICE3[0]" mode="PASS_THROUGH" pb_type_num_modes="2">
			<inputs>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVB">open</port>
				<port name="CLKDIVF">open</port>
				<port name="CLKDIVFB">open</port>
				<port name="D1">BLK-TL-IOPAD.OLOGICE3_D1[0]-&gt;BLK-TL-IOPAD.OLOGICE3_D1_to_OLOGICE3.D1</port>
				<port name="D2">open</port>
				<port name="D3">open</port>
				<port name="D4">open</port>
				<port name="D5">open</port>
				<port name="D6">open</port>
				<port name="D7">open</port>
				<port name="D8">open</port>
				<port name="OCE">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="T1">open</port>
				<port name="T2">open</port>
				<port name="T3">open</port>
				<port name="T4">open</port>
				<port name="TBYTEIN">open</port>
				<port name="TCE">open</port>
			</inputs>
			<outputs>
				<port name="IOCLKGLITCH">open</port>
				<port name="OFB">open</port>
				<port name="OQ">OLOGICE3[0].D1[0]-&gt;D1_OQ</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
				<port name="TBYTEOUT">open</port>
				<port name="TFB">open</port>
				<port name="TQ">open</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="$auto$iopadmap.cc:321:execute$109" instance="BLK-TL-IOPAD[13]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">$abc$177$auto$iopadmap.cc:361:execute$113[4]</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">open</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">open</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" />
		<block name="$auto$iopadmap.cc:321:execute$109" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">OLOGICE3[0].OQ[0]-&gt;OLOGICE3.OQ_to_IOB33.O</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">open</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">open</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="$auto$iopadmap.cc:321:execute$109" instance="IOB33_MODES[0]" mode="OBUF">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">IOB33.O[0]-&gt;O</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">open</port>
				</inputs>
				<outputs>
					<port name="I">open</port>
				</outputs>
				<clocks />
				<block name="$auto$iopadmap.cc:321:execute$109" instance="OBUF_VPR[0]">
					<attributes>
						<attribute name="src">"/scratch/safe/butta/symbiflow-arch-defs.overlay/xc/xc7/techmap/cells_map.v:1992"</attribute>
						<attribute name="keep">00000000000000000000000000000001</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_SLEW_FAST">0</parameter>
						<parameter name="SSTL135_DRIVE_I_FIXED">0</parameter>
						<parameter name="SLEW">"SLOW"</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="LVCMOS15_DRIVE_I8">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS12_DRIVE_I12">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS12_DRIVE_I4">0</parameter>
						<parameter name="DRIVE">00000000000000000000000000001100</parameter>
						<parameter name="LVCMOS15_SSTL15_DRIVE_I16_I_FIXED">0</parameter>
						<parameter name="IO_LOC_PAIRS">"NONE"</parameter>
						<parameter name="LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS33_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS12_LVCMOS25_DRIVE_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS15_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS25_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I16">1</parameter>
						<parameter name="LVCMOS25_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW">1</parameter>
						<parameter name="LVTTL_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I4">0</parameter>
					</parameters>
					<inputs>
						<port name="I">IOB33_MODES.O[0]-&gt;IOB33_MODES.O_to_OBUF_VPR.I</port>
					</inputs>
					<outputs>
						<port name="O">sw_pr1[4]</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:sw_pr1[4]" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">OBUF_VPR[0].O[0]-&gt;OBUF_VPR.O_to_outpad.outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="OLOGICE3[0]" mode="PASS_THROUGH" pb_type_num_modes="2">
			<inputs>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVB">open</port>
				<port name="CLKDIVF">open</port>
				<port name="CLKDIVFB">open</port>
				<port name="D1">BLK-TL-IOPAD.OLOGICE3_D1[0]-&gt;BLK-TL-IOPAD.OLOGICE3_D1_to_OLOGICE3.D1</port>
				<port name="D2">open</port>
				<port name="D3">open</port>
				<port name="D4">open</port>
				<port name="D5">open</port>
				<port name="D6">open</port>
				<port name="D7">open</port>
				<port name="D8">open</port>
				<port name="OCE">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="T1">open</port>
				<port name="T2">open</port>
				<port name="T3">open</port>
				<port name="T4">open</port>
				<port name="TBYTEIN">open</port>
				<port name="TCE">open</port>
			</inputs>
			<outputs>
				<port name="IOCLKGLITCH">open</port>
				<port name="OFB">open</port>
				<port name="OQ">OLOGICE3[0].D1[0]-&gt;D1_OQ</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
				<port name="TBYTEOUT">open</port>
				<port name="TFB">open</port>
				<port name="TQ">open</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="$auto$iopadmap.cc:321:execute$110" instance="BLK-TL-IOPAD[14]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">$abc$177$auto$iopadmap.cc:361:execute$113[5]</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">open</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">open</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" />
		<block name="$auto$iopadmap.cc:321:execute$110" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">OLOGICE3[0].OQ[0]-&gt;OLOGICE3.OQ_to_IOB33.O</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">open</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">open</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="$auto$iopadmap.cc:321:execute$110" instance="IOB33_MODES[0]" mode="OBUF">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">IOB33.O[0]-&gt;O</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">open</port>
				</inputs>
				<outputs>
					<port name="I">open</port>
				</outputs>
				<clocks />
				<block name="$auto$iopadmap.cc:321:execute$110" instance="OBUF_VPR[0]">
					<attributes>
						<attribute name="src">"/scratch/safe/butta/symbiflow-arch-defs.overlay/xc/xc7/techmap/cells_map.v:1992"</attribute>
						<attribute name="keep">00000000000000000000000000000001</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_SLEW_FAST">0</parameter>
						<parameter name="SSTL135_DRIVE_I_FIXED">0</parameter>
						<parameter name="SLEW">"SLOW"</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="LVCMOS15_DRIVE_I8">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS12_DRIVE_I12">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS12_DRIVE_I4">0</parameter>
						<parameter name="DRIVE">00000000000000000000000000001100</parameter>
						<parameter name="LVCMOS15_SSTL15_DRIVE_I16_I_FIXED">0</parameter>
						<parameter name="IO_LOC_PAIRS">"NONE"</parameter>
						<parameter name="LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS33_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS12_LVCMOS25_DRIVE_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS15_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS25_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I16">1</parameter>
						<parameter name="LVCMOS25_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW">1</parameter>
						<parameter name="LVTTL_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I4">0</parameter>
					</parameters>
					<inputs>
						<port name="I">IOB33_MODES.O[0]-&gt;IOB33_MODES.O_to_OBUF_VPR.I</port>
					</inputs>
					<outputs>
						<port name="O">sw_pr1[5]</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:sw_pr1[5]" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">OBUF_VPR[0].O[0]-&gt;OBUF_VPR.O_to_outpad.outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="OLOGICE3[0]" mode="PASS_THROUGH" pb_type_num_modes="2">
			<inputs>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVB">open</port>
				<port name="CLKDIVF">open</port>
				<port name="CLKDIVFB">open</port>
				<port name="D1">BLK-TL-IOPAD.OLOGICE3_D1[0]-&gt;BLK-TL-IOPAD.OLOGICE3_D1_to_OLOGICE3.D1</port>
				<port name="D2">open</port>
				<port name="D3">open</port>
				<port name="D4">open</port>
				<port name="D5">open</port>
				<port name="D6">open</port>
				<port name="D7">open</port>
				<port name="D8">open</port>
				<port name="OCE">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="T1">open</port>
				<port name="T2">open</port>
				<port name="T3">open</port>
				<port name="T4">open</port>
				<port name="TBYTEIN">open</port>
				<port name="TCE">open</port>
			</inputs>
			<outputs>
				<port name="IOCLKGLITCH">open</port>
				<port name="OFB">open</port>
				<port name="OQ">OLOGICE3[0].D1[0]-&gt;D1_OQ</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
				<port name="TBYTEOUT">open</port>
				<port name="TFB">open</port>
				<port name="TQ">open</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="$auto$iopadmap.cc:321:execute$111" instance="BLK-TL-IOPAD[15]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">$abc$177$auto$iopadmap.cc:361:execute$113[6]</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">open</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">open</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" />
		<block name="$auto$iopadmap.cc:321:execute$111" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">OLOGICE3[0].OQ[0]-&gt;OLOGICE3.OQ_to_IOB33.O</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">open</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">open</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="$auto$iopadmap.cc:321:execute$111" instance="IOB33_MODES[0]" mode="OBUF">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">IOB33.O[0]-&gt;O</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">open</port>
				</inputs>
				<outputs>
					<port name="I">open</port>
				</outputs>
				<clocks />
				<block name="$auto$iopadmap.cc:321:execute$111" instance="OBUF_VPR[0]">
					<attributes>
						<attribute name="src">"/scratch/safe/butta/symbiflow-arch-defs.overlay/xc/xc7/techmap/cells_map.v:1992"</attribute>
						<attribute name="keep">00000000000000000000000000000001</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_SLEW_FAST">0</parameter>
						<parameter name="SSTL135_DRIVE_I_FIXED">0</parameter>
						<parameter name="SLEW">"SLOW"</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="LVCMOS15_DRIVE_I8">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS12_DRIVE_I12">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS12_DRIVE_I4">0</parameter>
						<parameter name="DRIVE">00000000000000000000000000001100</parameter>
						<parameter name="LVCMOS15_SSTL15_DRIVE_I16_I_FIXED">0</parameter>
						<parameter name="IO_LOC_PAIRS">"NONE"</parameter>
						<parameter name="LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS33_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS12_LVCMOS25_DRIVE_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS15_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS25_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I16">1</parameter>
						<parameter name="LVCMOS25_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW">1</parameter>
						<parameter name="LVTTL_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I4">0</parameter>
					</parameters>
					<inputs>
						<port name="I">IOB33_MODES.O[0]-&gt;IOB33_MODES.O_to_OBUF_VPR.I</port>
					</inputs>
					<outputs>
						<port name="O">sw_pr1[6]</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:sw_pr1[6]" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">OBUF_VPR[0].O[0]-&gt;OBUF_VPR.O_to_outpad.outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="OLOGICE3[0]" mode="PASS_THROUGH" pb_type_num_modes="2">
			<inputs>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVB">open</port>
				<port name="CLKDIVF">open</port>
				<port name="CLKDIVFB">open</port>
				<port name="D1">BLK-TL-IOPAD.OLOGICE3_D1[0]-&gt;BLK-TL-IOPAD.OLOGICE3_D1_to_OLOGICE3.D1</port>
				<port name="D2">open</port>
				<port name="D3">open</port>
				<port name="D4">open</port>
				<port name="D5">open</port>
				<port name="D6">open</port>
				<port name="D7">open</port>
				<port name="D8">open</port>
				<port name="OCE">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="T1">open</port>
				<port name="T2">open</port>
				<port name="T3">open</port>
				<port name="T4">open</port>
				<port name="TBYTEIN">open</port>
				<port name="TCE">open</port>
			</inputs>
			<outputs>
				<port name="IOCLKGLITCH">open</port>
				<port name="OFB">open</port>
				<port name="OQ">OLOGICE3[0].D1[0]-&gt;D1_OQ</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
				<port name="TBYTEOUT">open</port>
				<port name="TFB">open</port>
				<port name="TQ">open</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="$auto$iopadmap.cc:321:execute$112" instance="BLK-TL-IOPAD[16]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">$abc$177$auto$iopadmap.cc:361:execute$113[7]</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">open</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">open</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" />
		<block name="$auto$iopadmap.cc:321:execute$112" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">OLOGICE3[0].OQ[0]-&gt;OLOGICE3.OQ_to_IOB33.O</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">open</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">open</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="$auto$iopadmap.cc:321:execute$112" instance="IOB33_MODES[0]" mode="OBUF">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">IOB33.O[0]-&gt;O</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">open</port>
				</inputs>
				<outputs>
					<port name="I">open</port>
				</outputs>
				<clocks />
				<block name="$auto$iopadmap.cc:321:execute$112" instance="OBUF_VPR[0]">
					<attributes>
						<attribute name="src">"/scratch/safe/butta/symbiflow-arch-defs.overlay/xc/xc7/techmap/cells_map.v:1992"</attribute>
						<attribute name="keep">00000000000000000000000000000001</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_SLEW_FAST">0</parameter>
						<parameter name="SSTL135_DRIVE_I_FIXED">0</parameter>
						<parameter name="SLEW">"SLOW"</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="LVCMOS15_DRIVE_I8">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS12_DRIVE_I12">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS12_DRIVE_I4">0</parameter>
						<parameter name="DRIVE">00000000000000000000000000001100</parameter>
						<parameter name="LVCMOS15_SSTL15_DRIVE_I16_I_FIXED">0</parameter>
						<parameter name="IO_LOC_PAIRS">"NONE"</parameter>
						<parameter name="LVCMOS15_LVCMOS18_LVCMOS25_DRIVE_I4">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS33_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS12_LVCMOS25_DRIVE_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I12_I8">0</parameter>
						<parameter name="LVCMOS18_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS15_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS25_DRIVE_I12">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I12_I16">1</parameter>
						<parameter name="LVCMOS25_DRIVE_I16">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_SLEW_SLOW">1</parameter>
						<parameter name="LVTTL_DRIVE_I24">0</parameter>
						<parameter name="LVCMOS33_LVTTL_DRIVE_I4">0</parameter>
					</parameters>
					<inputs>
						<port name="I">IOB33_MODES.O[0]-&gt;IOB33_MODES.O_to_OBUF_VPR.I</port>
					</inputs>
					<outputs>
						<port name="O">sw_pr1[7]</port>
					</outputs>
					<clocks />
				</block>
				<block name="out:sw_pr1[7]" instance="outpad[0]">
					<attributes />
					<parameters />
					<inputs>
						<port name="outpad">OBUF_VPR[0].O[0]-&gt;OBUF_VPR.O_to_outpad.outpad</port>
					</inputs>
					<outputs />
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="OLOGICE3[0]" mode="PASS_THROUGH" pb_type_num_modes="2">
			<inputs>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVB">open</port>
				<port name="CLKDIVF">open</port>
				<port name="CLKDIVFB">open</port>
				<port name="D1">BLK-TL-IOPAD.OLOGICE3_D1[0]-&gt;BLK-TL-IOPAD.OLOGICE3_D1_to_OLOGICE3.D1</port>
				<port name="D2">open</port>
				<port name="D3">open</port>
				<port name="D4">open</port>
				<port name="D5">open</port>
				<port name="D6">open</port>
				<port name="D7">open</port>
				<port name="D8">open</port>
				<port name="OCE">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="T1">open</port>
				<port name="T2">open</port>
				<port name="T3">open</port>
				<port name="T4">open</port>
				<port name="TBYTEIN">open</port>
				<port name="TCE">open</port>
			</inputs>
			<outputs>
				<port name="IOCLKGLITCH">open</port>
				<port name="OFB">open</port>
				<port name="OQ">OLOGICE3[0].D1[0]-&gt;D1_OQ</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
				<port name="TBYTEOUT">open</port>
				<port name="TFB">open</port>
				<port name="TQ">open</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="sw[3]" instance="BLK-TL-IOPAD[17]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">open</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">open</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">ILOGICE3[0].O[0]-&gt;ILOGICE3.O_to_BLK-TL-IOPAD.ILOGICE3_O</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" mode="PASS_THROUGH" pb_type_num_modes="3">
			<inputs>
				<port name="BITSLIP">open</port>
				<port name="CE1">open</port>
				<port name="CE2">open</port>
				<port name="D">IOB33[0].I[0]-&gt;IOB33.I_to_ILOGICE3.D</port>
				<port name="DDLY">open</port>
				<port name="DYNCLKDIVPSEL">open</port>
				<port name="DYNCLKDIVSEL">open</port>
				<port name="DYNCLKSEL">open</port>
				<port name="OFB">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="TFB">open</port>
			</inputs>
			<outputs>
				<port name="O">ILOGICE3[0].D[0]-&gt;D_O</port>
				<port name="Q1">open</port>
				<port name="Q2">open</port>
				<port name="Q3">open</port>
				<port name="Q4">open</port>
				<port name="Q5">open</port>
				<port name="Q6">open</port>
				<port name="Q7">open</port>
				<port name="Q8">open</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
			</outputs>
			<clocks>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVP">open</port>
				<port name="OCLK">open</port>
				<port name="OCLKB">open</port>
			</clocks>
		</block>
		<block name="sw[3]" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">open</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">open</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">IOB33_MODES[0].I[0]-&gt;I</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="sw[3]" instance="IOB33_MODES[0]" mode="IBUF">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">open</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">open</port>
				</inputs>
				<outputs>
					<port name="I">IBUF_VPR[0].O[0]-&gt;IBUF_VPR.O_to_IOB33_MODES.I</port>
				</outputs>
				<clocks />
				<block name="$auto$iopadmap.cc:321:execute$100" instance="IBUF_VPR[0]">
					<attributes>
						<attribute name="src">"/scratch/safe/butta/symbiflow-arch-defs.overlay/xc/xc7/techmap/cells_map.v:1917"</attribute>
						<attribute name="keep">00000000000000000000000000000001</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_IN">0</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS25_LVCMOS33_LVTTL_IN">1</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_50">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_60">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">1</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_IN_ONLY">1</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="IBUF_LOW_PWR">00000000000000000000000000000000</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_40">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="IO_LOC_PAIRS">"NONE"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_IN">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
					</parameters>
					<inputs>
						<port name="I">inpad[0].inpad[0]-&gt;inpat.inpad_to_IBUF_VPR.I</port>
					</inputs>
					<outputs>
						<port name="O">$abc$177$auto$iopadmap.cc:361:execute$113[3]</port>
					</outputs>
					<clocks />
				</block>
				<block name="sw[3]" instance="inpad[0]">
					<attributes />
					<parameters />
					<inputs />
					<outputs>
						<port name="inpad">sw[3]</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="OLOGICE3[0]" />
	</block>
	<block name="sw[4]" instance="BLK-TL-IOPAD[18]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">open</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">open</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">ILOGICE3[0].O[0]-&gt;ILOGICE3.O_to_BLK-TL-IOPAD.ILOGICE3_O</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" mode="PASS_THROUGH" pb_type_num_modes="3">
			<inputs>
				<port name="BITSLIP">open</port>
				<port name="CE1">open</port>
				<port name="CE2">open</port>
				<port name="D">IOB33[0].I[0]-&gt;IOB33.I_to_ILOGICE3.D</port>
				<port name="DDLY">open</port>
				<port name="DYNCLKDIVPSEL">open</port>
				<port name="DYNCLKDIVSEL">open</port>
				<port name="DYNCLKSEL">open</port>
				<port name="OFB">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="TFB">open</port>
			</inputs>
			<outputs>
				<port name="O">ILOGICE3[0].D[0]-&gt;D_O</port>
				<port name="Q1">open</port>
				<port name="Q2">open</port>
				<port name="Q3">open</port>
				<port name="Q4">open</port>
				<port name="Q5">open</port>
				<port name="Q6">open</port>
				<port name="Q7">open</port>
				<port name="Q8">open</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
			</outputs>
			<clocks>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVP">open</port>
				<port name="OCLK">open</port>
				<port name="OCLKB">open</port>
			</clocks>
		</block>
		<block name="sw[4]" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">open</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">open</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">IOB33_MODES[0].I[0]-&gt;I</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="sw[4]" instance="IOB33_MODES[0]" mode="IBUF">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">open</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">open</port>
				</inputs>
				<outputs>
					<port name="I">IBUF_VPR[0].O[0]-&gt;IBUF_VPR.O_to_IOB33_MODES.I</port>
				</outputs>
				<clocks />
				<block name="$auto$iopadmap.cc:321:execute$101" instance="IBUF_VPR[0]">
					<attributes>
						<attribute name="src">"/scratch/safe/butta/symbiflow-arch-defs.overlay/xc/xc7/techmap/cells_map.v:1917"</attribute>
						<attribute name="keep">00000000000000000000000000000001</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_IN">0</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS25_LVCMOS33_LVTTL_IN">1</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_50">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_60">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">1</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_IN_ONLY">1</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="IBUF_LOW_PWR">00000000000000000000000000000000</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_40">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="IO_LOC_PAIRS">"NONE"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_IN">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
					</parameters>
					<inputs>
						<port name="I">inpad[0].inpad[0]-&gt;inpat.inpad_to_IBUF_VPR.I</port>
					</inputs>
					<outputs>
						<port name="O">$abc$177$auto$iopadmap.cc:361:execute$113[4]</port>
					</outputs>
					<clocks />
				</block>
				<block name="sw[4]" instance="inpad[0]">
					<attributes />
					<parameters />
					<inputs />
					<outputs>
						<port name="inpad">sw[4]</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="OLOGICE3[0]" />
	</block>
	<block name="sw[5]" instance="BLK-TL-IOPAD[19]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">open</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">open</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">ILOGICE3[0].O[0]-&gt;ILOGICE3.O_to_BLK-TL-IOPAD.ILOGICE3_O</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" mode="PASS_THROUGH" pb_type_num_modes="3">
			<inputs>
				<port name="BITSLIP">open</port>
				<port name="CE1">open</port>
				<port name="CE2">open</port>
				<port name="D">IOB33[0].I[0]-&gt;IOB33.I_to_ILOGICE3.D</port>
				<port name="DDLY">open</port>
				<port name="DYNCLKDIVPSEL">open</port>
				<port name="DYNCLKDIVSEL">open</port>
				<port name="DYNCLKSEL">open</port>
				<port name="OFB">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="TFB">open</port>
			</inputs>
			<outputs>
				<port name="O">ILOGICE3[0].D[0]-&gt;D_O</port>
				<port name="Q1">open</port>
				<port name="Q2">open</port>
				<port name="Q3">open</port>
				<port name="Q4">open</port>
				<port name="Q5">open</port>
				<port name="Q6">open</port>
				<port name="Q7">open</port>
				<port name="Q8">open</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
			</outputs>
			<clocks>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVP">open</port>
				<port name="OCLK">open</port>
				<port name="OCLKB">open</port>
			</clocks>
		</block>
		<block name="sw[5]" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">open</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">open</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">IOB33_MODES[0].I[0]-&gt;I</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="sw[5]" instance="IOB33_MODES[0]" mode="IBUF">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">open</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">open</port>
				</inputs>
				<outputs>
					<port name="I">IBUF_VPR[0].O[0]-&gt;IBUF_VPR.O_to_IOB33_MODES.I</port>
				</outputs>
				<clocks />
				<block name="$auto$iopadmap.cc:321:execute$102" instance="IBUF_VPR[0]">
					<attributes>
						<attribute name="src">"/scratch/safe/butta/symbiflow-arch-defs.overlay/xc/xc7/techmap/cells_map.v:1917"</attribute>
						<attribute name="keep">00000000000000000000000000000001</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_IN">0</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS25_LVCMOS33_LVTTL_IN">1</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_50">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_60">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">1</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_IN_ONLY">1</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="IBUF_LOW_PWR">00000000000000000000000000000000</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_40">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="IO_LOC_PAIRS">"NONE"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_IN">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
					</parameters>
					<inputs>
						<port name="I">inpad[0].inpad[0]-&gt;inpat.inpad_to_IBUF_VPR.I</port>
					</inputs>
					<outputs>
						<port name="O">$abc$177$auto$iopadmap.cc:361:execute$113[5]</port>
					</outputs>
					<clocks />
				</block>
				<block name="sw[5]" instance="inpad[0]">
					<attributes />
					<parameters />
					<inputs />
					<outputs>
						<port name="inpad">sw[5]</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="OLOGICE3[0]" />
	</block>
	<block name="sw[6]" instance="BLK-TL-IOPAD[20]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">open</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">open</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">ILOGICE3[0].O[0]-&gt;ILOGICE3.O_to_BLK-TL-IOPAD.ILOGICE3_O</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" mode="PASS_THROUGH" pb_type_num_modes="3">
			<inputs>
				<port name="BITSLIP">open</port>
				<port name="CE1">open</port>
				<port name="CE2">open</port>
				<port name="D">IOB33[0].I[0]-&gt;IOB33.I_to_ILOGICE3.D</port>
				<port name="DDLY">open</port>
				<port name="DYNCLKDIVPSEL">open</port>
				<port name="DYNCLKDIVSEL">open</port>
				<port name="DYNCLKSEL">open</port>
				<port name="OFB">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="TFB">open</port>
			</inputs>
			<outputs>
				<port name="O">ILOGICE3[0].D[0]-&gt;D_O</port>
				<port name="Q1">open</port>
				<port name="Q2">open</port>
				<port name="Q3">open</port>
				<port name="Q4">open</port>
				<port name="Q5">open</port>
				<port name="Q6">open</port>
				<port name="Q7">open</port>
				<port name="Q8">open</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
			</outputs>
			<clocks>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVP">open</port>
				<port name="OCLK">open</port>
				<port name="OCLKB">open</port>
			</clocks>
		</block>
		<block name="sw[6]" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">open</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">open</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">IOB33_MODES[0].I[0]-&gt;I</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="sw[6]" instance="IOB33_MODES[0]" mode="IBUF">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">open</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">open</port>
				</inputs>
				<outputs>
					<port name="I">IBUF_VPR[0].O[0]-&gt;IBUF_VPR.O_to_IOB33_MODES.I</port>
				</outputs>
				<clocks />
				<block name="$auto$iopadmap.cc:321:execute$103" instance="IBUF_VPR[0]">
					<attributes>
						<attribute name="src">"/scratch/safe/butta/symbiflow-arch-defs.overlay/xc/xc7/techmap/cells_map.v:1917"</attribute>
						<attribute name="keep">00000000000000000000000000000001</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_IN">0</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS25_LVCMOS33_LVTTL_IN">1</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_50">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_60">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">1</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_IN_ONLY">1</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="IBUF_LOW_PWR">00000000000000000000000000000000</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_40">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="IO_LOC_PAIRS">"NONE"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_IN">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
					</parameters>
					<inputs>
						<port name="I">inpad[0].inpad[0]-&gt;inpat.inpad_to_IBUF_VPR.I</port>
					</inputs>
					<outputs>
						<port name="O">$abc$177$auto$iopadmap.cc:361:execute$113[6]</port>
					</outputs>
					<clocks />
				</block>
				<block name="sw[6]" instance="inpad[0]">
					<attributes />
					<parameters />
					<inputs />
					<outputs>
						<port name="inpad">sw[6]</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="OLOGICE3[0]" />
	</block>
	<block name="sw[7]" instance="BLK-TL-IOPAD[21]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">open</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">open</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">ILOGICE3[0].O[0]-&gt;ILOGICE3.O_to_BLK-TL-IOPAD.ILOGICE3_O</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" mode="PASS_THROUGH" pb_type_num_modes="3">
			<inputs>
				<port name="BITSLIP">open</port>
				<port name="CE1">open</port>
				<port name="CE2">open</port>
				<port name="D">IOB33[0].I[0]-&gt;IOB33.I_to_ILOGICE3.D</port>
				<port name="DDLY">open</port>
				<port name="DYNCLKDIVPSEL">open</port>
				<port name="DYNCLKDIVSEL">open</port>
				<port name="DYNCLKSEL">open</port>
				<port name="OFB">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="TFB">open</port>
			</inputs>
			<outputs>
				<port name="O">ILOGICE3[0].D[0]-&gt;D_O</port>
				<port name="Q1">open</port>
				<port name="Q2">open</port>
				<port name="Q3">open</port>
				<port name="Q4">open</port>
				<port name="Q5">open</port>
				<port name="Q6">open</port>
				<port name="Q7">open</port>
				<port name="Q8">open</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
			</outputs>
			<clocks>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVP">open</port>
				<port name="OCLK">open</port>
				<port name="OCLKB">open</port>
			</clocks>
		</block>
		<block name="sw[7]" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">open</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">open</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">IOB33_MODES[0].I[0]-&gt;I</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="sw[7]" instance="IOB33_MODES[0]" mode="IBUF">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">open</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">open</port>
				</inputs>
				<outputs>
					<port name="I">IBUF_VPR[0].O[0]-&gt;IBUF_VPR.O_to_IOB33_MODES.I</port>
				</outputs>
				<clocks />
				<block name="$auto$iopadmap.cc:321:execute$104" instance="IBUF_VPR[0]">
					<attributes>
						<attribute name="src">"/scratch/safe/butta/symbiflow-arch-defs.overlay/xc/xc7/techmap/cells_map.v:1917"</attribute>
						<attribute name="keep">00000000000000000000000000000001</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_IN">0</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS25_LVCMOS33_LVTTL_IN">1</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_50">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_60">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">1</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_IN_ONLY">1</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="IBUF_LOW_PWR">00000000000000000000000000000000</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_40">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="IO_LOC_PAIRS">"NONE"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_IN">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
					</parameters>
					<inputs>
						<port name="I">inpad[0].inpad[0]-&gt;inpat.inpad_to_IBUF_VPR.I</port>
					</inputs>
					<outputs>
						<port name="O">$abc$177$auto$iopadmap.cc:361:execute$113[7]</port>
					</outputs>
					<clocks />
				</block>
				<block name="sw[7]" instance="inpad[0]">
					<attributes />
					<parameters />
					<inputs />
					<outputs>
						<port name="inpad">sw[7]</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="OLOGICE3[0]" />
	</block>
	<block name="clk" instance="BLK-TL-IOPAD[22]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">open</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">open</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">ILOGICE3[0].O[0]-&gt;ILOGICE3.O_to_BLK-TL-IOPAD.ILOGICE3_O</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" mode="PASS_THROUGH" pb_type_num_modes="3">
			<inputs>
				<port name="BITSLIP">open</port>
				<port name="CE1">open</port>
				<port name="CE2">open</port>
				<port name="D">IOB33[0].I[0]-&gt;IOB33.I_to_ILOGICE3.D</port>
				<port name="DDLY">open</port>
				<port name="DYNCLKDIVPSEL">open</port>
				<port name="DYNCLKDIVSEL">open</port>
				<port name="DYNCLKSEL">open</port>
				<port name="OFB">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="TFB">open</port>
			</inputs>
			<outputs>
				<port name="O">ILOGICE3[0].D[0]-&gt;D_O</port>
				<port name="Q1">open</port>
				<port name="Q2">open</port>
				<port name="Q3">open</port>
				<port name="Q4">open</port>
				<port name="Q5">open</port>
				<port name="Q6">open</port>
				<port name="Q7">open</port>
				<port name="Q8">open</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
			</outputs>
			<clocks>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVP">open</port>
				<port name="OCLK">open</port>
				<port name="OCLKB">open</port>
			</clocks>
		</block>
		<block name="clk" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">open</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">open</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">IOB33_MODES[0].I[0]-&gt;I</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="clk" instance="IOB33_MODES[0]" mode="IBUF">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">open</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">open</port>
				</inputs>
				<outputs>
					<port name="I">IBUF_VPR[0].O[0]-&gt;IBUF_VPR.O_to_IOB33_MODES.I</port>
				</outputs>
				<clocks />
				<block name="$auto$iopadmap.cc:321:execute$79" instance="IBUF_VPR[0]">
					<attributes>
						<attribute name="src">"/scratch/safe/butta/symbiflow-arch-defs.overlay/xc/xc7/techmap/cells_map.v:1917"</attribute>
						<attribute name="keep">00000000000000000000000000000001</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_IN">0</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS25_LVCMOS33_LVTTL_IN">1</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_50">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_60">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">1</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_IN_ONLY">1</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="IBUF_LOW_PWR">00000000000000000000000000000000</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_40">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="IO_LOC_PAIRS">"NONE"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_IN">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
					</parameters>
					<inputs>
						<port name="I">inpad[0].inpad[0]-&gt;inpat.inpad_to_IBUF_VPR.I</port>
					</inputs>
					<outputs>
						<port name="O">$abc$177$auto$iopadmap.cc:361:execute$117</port>
					</outputs>
					<clocks />
				</block>
				<block name="clk" instance="inpad[0]">
					<attributes />
					<parameters />
					<inputs />
					<outputs>
						<port name="inpad">clk</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="OLOGICE3[0]" />
	</block>
	<block name="led_pr1[0]" instance="BLK-TL-IOPAD[23]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">open</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">open</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">ILOGICE3[0].O[0]-&gt;ILOGICE3.O_to_BLK-TL-IOPAD.ILOGICE3_O</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" mode="PASS_THROUGH" pb_type_num_modes="3">
			<inputs>
				<port name="BITSLIP">open</port>
				<port name="CE1">open</port>
				<port name="CE2">open</port>
				<port name="D">IOB33[0].I[0]-&gt;IOB33.I_to_ILOGICE3.D</port>
				<port name="DDLY">open</port>
				<port name="DYNCLKDIVPSEL">open</port>
				<port name="DYNCLKDIVSEL">open</port>
				<port name="DYNCLKSEL">open</port>
				<port name="OFB">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="TFB">open</port>
			</inputs>
			<outputs>
				<port name="O">ILOGICE3[0].D[0]-&gt;D_O</port>
				<port name="Q1">open</port>
				<port name="Q2">open</port>
				<port name="Q3">open</port>
				<port name="Q4">open</port>
				<port name="Q5">open</port>
				<port name="Q6">open</port>
				<port name="Q7">open</port>
				<port name="Q8">open</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
			</outputs>
			<clocks>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVP">open</port>
				<port name="OCLK">open</port>
				<port name="OCLKB">open</port>
			</clocks>
		</block>
		<block name="led_pr1[0]" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">open</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">open</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">IOB33_MODES[0].I[0]-&gt;I</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="led_pr1[0]" instance="IOB33_MODES[0]" mode="IBUF">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">open</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">open</port>
				</inputs>
				<outputs>
					<port name="I">IBUF_VPR[0].O[0]-&gt;IBUF_VPR.O_to_IOB33_MODES.I</port>
				</outputs>
				<clocks />
				<block name="$auto$iopadmap.cc:321:execute$89" instance="IBUF_VPR[0]">
					<attributes>
						<attribute name="src">"/scratch/safe/butta/symbiflow-arch-defs.overlay/xc/xc7/techmap/cells_map.v:1917"</attribute>
						<attribute name="keep">00000000000000000000000000000001</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_IN">0</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS25_LVCMOS33_LVTTL_IN">1</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_50">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_60">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">1</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_IN_ONLY">1</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="IBUF_LOW_PWR">00000000000000000000000000000000</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_40">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="IO_LOC_PAIRS">"NONE"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_IN">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
					</parameters>
					<inputs>
						<port name="I">inpad[0].inpad[0]-&gt;inpat.inpad_to_IBUF_VPR.I</port>
					</inputs>
					<outputs>
						<port name="O">$abc$177$auto$iopadmap.cc:361:execute$115[0]</port>
					</outputs>
					<clocks />
				</block>
				<block name="led_pr1[0]" instance="inpad[0]">
					<attributes />
					<parameters />
					<inputs />
					<outputs>
						<port name="inpad">led_pr1[0]</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="OLOGICE3[0]" />
	</block>
	<block name="led_pr1[1]" instance="BLK-TL-IOPAD[24]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">open</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">open</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">ILOGICE3[0].O[0]-&gt;ILOGICE3.O_to_BLK-TL-IOPAD.ILOGICE3_O</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" mode="PASS_THROUGH" pb_type_num_modes="3">
			<inputs>
				<port name="BITSLIP">open</port>
				<port name="CE1">open</port>
				<port name="CE2">open</port>
				<port name="D">IOB33[0].I[0]-&gt;IOB33.I_to_ILOGICE3.D</port>
				<port name="DDLY">open</port>
				<port name="DYNCLKDIVPSEL">open</port>
				<port name="DYNCLKDIVSEL">open</port>
				<port name="DYNCLKSEL">open</port>
				<port name="OFB">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="TFB">open</port>
			</inputs>
			<outputs>
				<port name="O">ILOGICE3[0].D[0]-&gt;D_O</port>
				<port name="Q1">open</port>
				<port name="Q2">open</port>
				<port name="Q3">open</port>
				<port name="Q4">open</port>
				<port name="Q5">open</port>
				<port name="Q6">open</port>
				<port name="Q7">open</port>
				<port name="Q8">open</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
			</outputs>
			<clocks>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVP">open</port>
				<port name="OCLK">open</port>
				<port name="OCLKB">open</port>
			</clocks>
		</block>
		<block name="led_pr1[1]" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">open</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">open</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">IOB33_MODES[0].I[0]-&gt;I</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="led_pr1[1]" instance="IOB33_MODES[0]" mode="IBUF">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">open</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">open</port>
				</inputs>
				<outputs>
					<port name="I">IBUF_VPR[0].O[0]-&gt;IBUF_VPR.O_to_IOB33_MODES.I</port>
				</outputs>
				<clocks />
				<block name="$auto$iopadmap.cc:321:execute$90" instance="IBUF_VPR[0]">
					<attributes>
						<attribute name="src">"/scratch/safe/butta/symbiflow-arch-defs.overlay/xc/xc7/techmap/cells_map.v:1917"</attribute>
						<attribute name="keep">00000000000000000000000000000001</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_IN">0</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS25_LVCMOS33_LVTTL_IN">1</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_50">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_60">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">1</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_IN_ONLY">1</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="IBUF_LOW_PWR">00000000000000000000000000000000</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_40">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="IO_LOC_PAIRS">"NONE"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_IN">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
					</parameters>
					<inputs>
						<port name="I">inpad[0].inpad[0]-&gt;inpat.inpad_to_IBUF_VPR.I</port>
					</inputs>
					<outputs>
						<port name="O">$abc$177$auto$iopadmap.cc:361:execute$115[1]</port>
					</outputs>
					<clocks />
				</block>
				<block name="led_pr1[1]" instance="inpad[0]">
					<attributes />
					<parameters />
					<inputs />
					<outputs>
						<port name="inpad">led_pr1[1]</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="OLOGICE3[0]" />
	</block>
	<block name="led_pr1[2]" instance="BLK-TL-IOPAD[25]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">open</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">open</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">ILOGICE3[0].O[0]-&gt;ILOGICE3.O_to_BLK-TL-IOPAD.ILOGICE3_O</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" mode="PASS_THROUGH" pb_type_num_modes="3">
			<inputs>
				<port name="BITSLIP">open</port>
				<port name="CE1">open</port>
				<port name="CE2">open</port>
				<port name="D">IOB33[0].I[0]-&gt;IOB33.I_to_ILOGICE3.D</port>
				<port name="DDLY">open</port>
				<port name="DYNCLKDIVPSEL">open</port>
				<port name="DYNCLKDIVSEL">open</port>
				<port name="DYNCLKSEL">open</port>
				<port name="OFB">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="TFB">open</port>
			</inputs>
			<outputs>
				<port name="O">ILOGICE3[0].D[0]-&gt;D_O</port>
				<port name="Q1">open</port>
				<port name="Q2">open</port>
				<port name="Q3">open</port>
				<port name="Q4">open</port>
				<port name="Q5">open</port>
				<port name="Q6">open</port>
				<port name="Q7">open</port>
				<port name="Q8">open</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
			</outputs>
			<clocks>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVP">open</port>
				<port name="OCLK">open</port>
				<port name="OCLKB">open</port>
			</clocks>
		</block>
		<block name="led_pr1[2]" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">open</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">open</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">IOB33_MODES[0].I[0]-&gt;I</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="led_pr1[2]" instance="IOB33_MODES[0]" mode="IBUF">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">open</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">open</port>
				</inputs>
				<outputs>
					<port name="I">IBUF_VPR[0].O[0]-&gt;IBUF_VPR.O_to_IOB33_MODES.I</port>
				</outputs>
				<clocks />
				<block name="$auto$iopadmap.cc:321:execute$91" instance="IBUF_VPR[0]">
					<attributes>
						<attribute name="src">"/scratch/safe/butta/symbiflow-arch-defs.overlay/xc/xc7/techmap/cells_map.v:1917"</attribute>
						<attribute name="keep">00000000000000000000000000000001</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_IN">0</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS25_LVCMOS33_LVTTL_IN">1</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_50">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_60">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">1</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_IN_ONLY">1</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="IBUF_LOW_PWR">00000000000000000000000000000000</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_40">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="IO_LOC_PAIRS">"NONE"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_IN">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
					</parameters>
					<inputs>
						<port name="I">inpad[0].inpad[0]-&gt;inpat.inpad_to_IBUF_VPR.I</port>
					</inputs>
					<outputs>
						<port name="O">$abc$177$auto$iopadmap.cc:361:execute$115[2]</port>
					</outputs>
					<clocks />
				</block>
				<block name="led_pr1[2]" instance="inpad[0]">
					<attributes />
					<parameters />
					<inputs />
					<outputs>
						<port name="inpad">led_pr1[2]</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="OLOGICE3[0]" />
	</block>
	<block name="led_pr1[3]" instance="BLK-TL-IOPAD[26]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">open</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">open</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">ILOGICE3[0].O[0]-&gt;ILOGICE3.O_to_BLK-TL-IOPAD.ILOGICE3_O</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" mode="PASS_THROUGH" pb_type_num_modes="3">
			<inputs>
				<port name="BITSLIP">open</port>
				<port name="CE1">open</port>
				<port name="CE2">open</port>
				<port name="D">IOB33[0].I[0]-&gt;IOB33.I_to_ILOGICE3.D</port>
				<port name="DDLY">open</port>
				<port name="DYNCLKDIVPSEL">open</port>
				<port name="DYNCLKDIVSEL">open</port>
				<port name="DYNCLKSEL">open</port>
				<port name="OFB">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="TFB">open</port>
			</inputs>
			<outputs>
				<port name="O">ILOGICE3[0].D[0]-&gt;D_O</port>
				<port name="Q1">open</port>
				<port name="Q2">open</port>
				<port name="Q3">open</port>
				<port name="Q4">open</port>
				<port name="Q5">open</port>
				<port name="Q6">open</port>
				<port name="Q7">open</port>
				<port name="Q8">open</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
			</outputs>
			<clocks>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVP">open</port>
				<port name="OCLK">open</port>
				<port name="OCLKB">open</port>
			</clocks>
		</block>
		<block name="led_pr1[3]" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">open</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">open</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">IOB33_MODES[0].I[0]-&gt;I</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="led_pr1[3]" instance="IOB33_MODES[0]" mode="IBUF">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">open</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">open</port>
				</inputs>
				<outputs>
					<port name="I">IBUF_VPR[0].O[0]-&gt;IBUF_VPR.O_to_IOB33_MODES.I</port>
				</outputs>
				<clocks />
				<block name="$auto$iopadmap.cc:321:execute$92" instance="IBUF_VPR[0]">
					<attributes>
						<attribute name="src">"/scratch/safe/butta/symbiflow-arch-defs.overlay/xc/xc7/techmap/cells_map.v:1917"</attribute>
						<attribute name="keep">00000000000000000000000000000001</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_IN">0</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS25_LVCMOS33_LVTTL_IN">1</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_50">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_60">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">1</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_IN_ONLY">1</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="IBUF_LOW_PWR">00000000000000000000000000000000</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_40">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="IO_LOC_PAIRS">"NONE"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_IN">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
					</parameters>
					<inputs>
						<port name="I">inpad[0].inpad[0]-&gt;inpat.inpad_to_IBUF_VPR.I</port>
					</inputs>
					<outputs>
						<port name="O">$abc$177$auto$iopadmap.cc:361:execute$115[3]</port>
					</outputs>
					<clocks />
				</block>
				<block name="led_pr1[3]" instance="inpad[0]">
					<attributes />
					<parameters />
					<inputs />
					<outputs>
						<port name="inpad">led_pr1[3]</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="OLOGICE3[0]" />
	</block>
	<block name="led_pr1[4]" instance="BLK-TL-IOPAD[27]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">open</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">open</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">ILOGICE3[0].O[0]-&gt;ILOGICE3.O_to_BLK-TL-IOPAD.ILOGICE3_O</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" mode="PASS_THROUGH" pb_type_num_modes="3">
			<inputs>
				<port name="BITSLIP">open</port>
				<port name="CE1">open</port>
				<port name="CE2">open</port>
				<port name="D">IOB33[0].I[0]-&gt;IOB33.I_to_ILOGICE3.D</port>
				<port name="DDLY">open</port>
				<port name="DYNCLKDIVPSEL">open</port>
				<port name="DYNCLKDIVSEL">open</port>
				<port name="DYNCLKSEL">open</port>
				<port name="OFB">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="TFB">open</port>
			</inputs>
			<outputs>
				<port name="O">ILOGICE3[0].D[0]-&gt;D_O</port>
				<port name="Q1">open</port>
				<port name="Q2">open</port>
				<port name="Q3">open</port>
				<port name="Q4">open</port>
				<port name="Q5">open</port>
				<port name="Q6">open</port>
				<port name="Q7">open</port>
				<port name="Q8">open</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
			</outputs>
			<clocks>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVP">open</port>
				<port name="OCLK">open</port>
				<port name="OCLKB">open</port>
			</clocks>
		</block>
		<block name="led_pr1[4]" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">open</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">open</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">IOB33_MODES[0].I[0]-&gt;I</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="led_pr1[4]" instance="IOB33_MODES[0]" mode="IBUF">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">open</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">open</port>
				</inputs>
				<outputs>
					<port name="I">IBUF_VPR[0].O[0]-&gt;IBUF_VPR.O_to_IOB33_MODES.I</port>
				</outputs>
				<clocks />
				<block name="$auto$iopadmap.cc:321:execute$93" instance="IBUF_VPR[0]">
					<attributes>
						<attribute name="src">"/scratch/safe/butta/symbiflow-arch-defs.overlay/xc/xc7/techmap/cells_map.v:1917"</attribute>
						<attribute name="keep">00000000000000000000000000000001</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_IN">0</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS25_LVCMOS33_LVTTL_IN">1</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_50">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_60">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">1</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_IN_ONLY">1</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="IBUF_LOW_PWR">00000000000000000000000000000000</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_40">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="IO_LOC_PAIRS">"NONE"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_IN">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
					</parameters>
					<inputs>
						<port name="I">inpad[0].inpad[0]-&gt;inpat.inpad_to_IBUF_VPR.I</port>
					</inputs>
					<outputs>
						<port name="O">$abc$177$auto$iopadmap.cc:361:execute$115[4]</port>
					</outputs>
					<clocks />
				</block>
				<block name="led_pr1[4]" instance="inpad[0]">
					<attributes />
					<parameters />
					<inputs />
					<outputs>
						<port name="inpad">led_pr1[4]</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="OLOGICE3[0]" />
	</block>
	<block name="led_pr1[5]" instance="BLK-TL-IOPAD[28]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">open</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">open</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">ILOGICE3[0].O[0]-&gt;ILOGICE3.O_to_BLK-TL-IOPAD.ILOGICE3_O</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" mode="PASS_THROUGH" pb_type_num_modes="3">
			<inputs>
				<port name="BITSLIP">open</port>
				<port name="CE1">open</port>
				<port name="CE2">open</port>
				<port name="D">IOB33[0].I[0]-&gt;IOB33.I_to_ILOGICE3.D</port>
				<port name="DDLY">open</port>
				<port name="DYNCLKDIVPSEL">open</port>
				<port name="DYNCLKDIVSEL">open</port>
				<port name="DYNCLKSEL">open</port>
				<port name="OFB">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="TFB">open</port>
			</inputs>
			<outputs>
				<port name="O">ILOGICE3[0].D[0]-&gt;D_O</port>
				<port name="Q1">open</port>
				<port name="Q2">open</port>
				<port name="Q3">open</port>
				<port name="Q4">open</port>
				<port name="Q5">open</port>
				<port name="Q6">open</port>
				<port name="Q7">open</port>
				<port name="Q8">open</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
			</outputs>
			<clocks>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVP">open</port>
				<port name="OCLK">open</port>
				<port name="OCLKB">open</port>
			</clocks>
		</block>
		<block name="led_pr1[5]" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">open</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">open</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">IOB33_MODES[0].I[0]-&gt;I</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="led_pr1[5]" instance="IOB33_MODES[0]" mode="IBUF">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">open</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">open</port>
				</inputs>
				<outputs>
					<port name="I">IBUF_VPR[0].O[0]-&gt;IBUF_VPR.O_to_IOB33_MODES.I</port>
				</outputs>
				<clocks />
				<block name="$auto$iopadmap.cc:321:execute$94" instance="IBUF_VPR[0]">
					<attributes>
						<attribute name="src">"/scratch/safe/butta/symbiflow-arch-defs.overlay/xc/xc7/techmap/cells_map.v:1917"</attribute>
						<attribute name="keep">00000000000000000000000000000001</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_IN">0</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS25_LVCMOS33_LVTTL_IN">1</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_50">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_60">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">1</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_IN_ONLY">1</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="IBUF_LOW_PWR">00000000000000000000000000000000</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_40">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="IO_LOC_PAIRS">"NONE"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_IN">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
					</parameters>
					<inputs>
						<port name="I">inpad[0].inpad[0]-&gt;inpat.inpad_to_IBUF_VPR.I</port>
					</inputs>
					<outputs>
						<port name="O">$abc$177$auto$iopadmap.cc:361:execute$115[5]</port>
					</outputs>
					<clocks />
				</block>
				<block name="led_pr1[5]" instance="inpad[0]">
					<attributes />
					<parameters />
					<inputs />
					<outputs>
						<port name="inpad">led_pr1[5]</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="OLOGICE3[0]" />
	</block>
	<block name="led_pr1[6]" instance="BLK-TL-IOPAD[29]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">open</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">open</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">ILOGICE3[0].O[0]-&gt;ILOGICE3.O_to_BLK-TL-IOPAD.ILOGICE3_O</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" mode="PASS_THROUGH" pb_type_num_modes="3">
			<inputs>
				<port name="BITSLIP">open</port>
				<port name="CE1">open</port>
				<port name="CE2">open</port>
				<port name="D">IOB33[0].I[0]-&gt;IOB33.I_to_ILOGICE3.D</port>
				<port name="DDLY">open</port>
				<port name="DYNCLKDIVPSEL">open</port>
				<port name="DYNCLKDIVSEL">open</port>
				<port name="DYNCLKSEL">open</port>
				<port name="OFB">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="TFB">open</port>
			</inputs>
			<outputs>
				<port name="O">ILOGICE3[0].D[0]-&gt;D_O</port>
				<port name="Q1">open</port>
				<port name="Q2">open</port>
				<port name="Q3">open</port>
				<port name="Q4">open</port>
				<port name="Q5">open</port>
				<port name="Q6">open</port>
				<port name="Q7">open</port>
				<port name="Q8">open</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
			</outputs>
			<clocks>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVP">open</port>
				<port name="OCLK">open</port>
				<port name="OCLKB">open</port>
			</clocks>
		</block>
		<block name="led_pr1[6]" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">open</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">open</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">IOB33_MODES[0].I[0]-&gt;I</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="led_pr1[6]" instance="IOB33_MODES[0]" mode="IBUF">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">open</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">open</port>
				</inputs>
				<outputs>
					<port name="I">IBUF_VPR[0].O[0]-&gt;IBUF_VPR.O_to_IOB33_MODES.I</port>
				</outputs>
				<clocks />
				<block name="$auto$iopadmap.cc:321:execute$95" instance="IBUF_VPR[0]">
					<attributes>
						<attribute name="src">"/scratch/safe/butta/symbiflow-arch-defs.overlay/xc/xc7/techmap/cells_map.v:1917"</attribute>
						<attribute name="keep">00000000000000000000000000000001</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_IN">0</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS25_LVCMOS33_LVTTL_IN">1</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_50">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_60">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">1</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_IN_ONLY">1</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="IBUF_LOW_PWR">00000000000000000000000000000000</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_40">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="IO_LOC_PAIRS">"NONE"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_IN">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
					</parameters>
					<inputs>
						<port name="I">inpad[0].inpad[0]-&gt;inpat.inpad_to_IBUF_VPR.I</port>
					</inputs>
					<outputs>
						<port name="O">$abc$177$auto$iopadmap.cc:361:execute$115[6]</port>
					</outputs>
					<clocks />
				</block>
				<block name="led_pr1[6]" instance="inpad[0]">
					<attributes />
					<parameters />
					<inputs />
					<outputs>
						<port name="inpad">led_pr1[6]</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="OLOGICE3[0]" />
	</block>
	<block name="led_pr1[7]" instance="BLK-TL-IOPAD[30]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">open</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">open</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">ILOGICE3[0].O[0]-&gt;ILOGICE3.O_to_BLK-TL-IOPAD.ILOGICE3_O</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" mode="PASS_THROUGH" pb_type_num_modes="3">
			<inputs>
				<port name="BITSLIP">open</port>
				<port name="CE1">open</port>
				<port name="CE2">open</port>
				<port name="D">IOB33[0].I[0]-&gt;IOB33.I_to_ILOGICE3.D</port>
				<port name="DDLY">open</port>
				<port name="DYNCLKDIVPSEL">open</port>
				<port name="DYNCLKDIVSEL">open</port>
				<port name="DYNCLKSEL">open</port>
				<port name="OFB">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="TFB">open</port>
			</inputs>
			<outputs>
				<port name="O">ILOGICE3[0].D[0]-&gt;D_O</port>
				<port name="Q1">open</port>
				<port name="Q2">open</port>
				<port name="Q3">open</port>
				<port name="Q4">open</port>
				<port name="Q5">open</port>
				<port name="Q6">open</port>
				<port name="Q7">open</port>
				<port name="Q8">open</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
			</outputs>
			<clocks>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVP">open</port>
				<port name="OCLK">open</port>
				<port name="OCLKB">open</port>
			</clocks>
		</block>
		<block name="led_pr1[7]" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">open</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">open</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">IOB33_MODES[0].I[0]-&gt;I</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="led_pr1[7]" instance="IOB33_MODES[0]" mode="IBUF">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">open</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">open</port>
				</inputs>
				<outputs>
					<port name="I">IBUF_VPR[0].O[0]-&gt;IBUF_VPR.O_to_IOB33_MODES.I</port>
				</outputs>
				<clocks />
				<block name="$auto$iopadmap.cc:321:execute$96" instance="IBUF_VPR[0]">
					<attributes>
						<attribute name="src">"/scratch/safe/butta/symbiflow-arch-defs.overlay/xc/xc7/techmap/cells_map.v:1917"</attribute>
						<attribute name="keep">00000000000000000000000000000001</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_IN">0</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS25_LVCMOS33_LVTTL_IN">1</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_50">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_60">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">1</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_IN_ONLY">1</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="IBUF_LOW_PWR">00000000000000000000000000000000</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_40">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="IO_LOC_PAIRS">"NONE"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_IN">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
					</parameters>
					<inputs>
						<port name="I">inpad[0].inpad[0]-&gt;inpat.inpad_to_IBUF_VPR.I</port>
					</inputs>
					<outputs>
						<port name="O">$abc$177$auto$iopadmap.cc:361:execute$115[7]</port>
					</outputs>
					<clocks />
				</block>
				<block name="led_pr1[7]" instance="inpad[0]">
					<attributes />
					<parameters />
					<inputs />
					<outputs>
						<port name="inpad">led_pr1[7]</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="OLOGICE3[0]" />
	</block>
	<block name="sw[0]" instance="BLK-TL-IOPAD[31]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">open</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">open</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">ILOGICE3[0].O[0]-&gt;ILOGICE3.O_to_BLK-TL-IOPAD.ILOGICE3_O</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" mode="PASS_THROUGH" pb_type_num_modes="3">
			<inputs>
				<port name="BITSLIP">open</port>
				<port name="CE1">open</port>
				<port name="CE2">open</port>
				<port name="D">IOB33[0].I[0]-&gt;IOB33.I_to_ILOGICE3.D</port>
				<port name="DDLY">open</port>
				<port name="DYNCLKDIVPSEL">open</port>
				<port name="DYNCLKDIVSEL">open</port>
				<port name="DYNCLKSEL">open</port>
				<port name="OFB">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="TFB">open</port>
			</inputs>
			<outputs>
				<port name="O">ILOGICE3[0].D[0]-&gt;D_O</port>
				<port name="Q1">open</port>
				<port name="Q2">open</port>
				<port name="Q3">open</port>
				<port name="Q4">open</port>
				<port name="Q5">open</port>
				<port name="Q6">open</port>
				<port name="Q7">open</port>
				<port name="Q8">open</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
			</outputs>
			<clocks>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVP">open</port>
				<port name="OCLK">open</port>
				<port name="OCLKB">open</port>
			</clocks>
		</block>
		<block name="sw[0]" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">open</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">open</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">IOB33_MODES[0].I[0]-&gt;I</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="sw[0]" instance="IOB33_MODES[0]" mode="IBUF">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">open</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">open</port>
				</inputs>
				<outputs>
					<port name="I">IBUF_VPR[0].O[0]-&gt;IBUF_VPR.O_to_IOB33_MODES.I</port>
				</outputs>
				<clocks />
				<block name="$auto$iopadmap.cc:321:execute$97" instance="IBUF_VPR[0]">
					<attributes>
						<attribute name="src">"/scratch/safe/butta/symbiflow-arch-defs.overlay/xc/xc7/techmap/cells_map.v:1917"</attribute>
						<attribute name="keep">00000000000000000000000000000001</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_IN">0</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS25_LVCMOS33_LVTTL_IN">1</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_50">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_60">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">1</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_IN_ONLY">1</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="IBUF_LOW_PWR">00000000000000000000000000000000</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_40">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="IO_LOC_PAIRS">"NONE"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_IN">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
					</parameters>
					<inputs>
						<port name="I">inpad[0].inpad[0]-&gt;inpat.inpad_to_IBUF_VPR.I</port>
					</inputs>
					<outputs>
						<port name="O">$abc$177$auto$iopadmap.cc:361:execute$113[0]</port>
					</outputs>
					<clocks />
				</block>
				<block name="sw[0]" instance="inpad[0]">
					<attributes />
					<parameters />
					<inputs />
					<outputs>
						<port name="inpad">sw[0]</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="OLOGICE3[0]" />
	</block>
	<block name="sw[1]" instance="BLK-TL-IOPAD[32]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">open</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">open</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">ILOGICE3[0].O[0]-&gt;ILOGICE3.O_to_BLK-TL-IOPAD.ILOGICE3_O</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" mode="PASS_THROUGH" pb_type_num_modes="3">
			<inputs>
				<port name="BITSLIP">open</port>
				<port name="CE1">open</port>
				<port name="CE2">open</port>
				<port name="D">IOB33[0].I[0]-&gt;IOB33.I_to_ILOGICE3.D</port>
				<port name="DDLY">open</port>
				<port name="DYNCLKDIVPSEL">open</port>
				<port name="DYNCLKDIVSEL">open</port>
				<port name="DYNCLKSEL">open</port>
				<port name="OFB">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="TFB">open</port>
			</inputs>
			<outputs>
				<port name="O">ILOGICE3[0].D[0]-&gt;D_O</port>
				<port name="Q1">open</port>
				<port name="Q2">open</port>
				<port name="Q3">open</port>
				<port name="Q4">open</port>
				<port name="Q5">open</port>
				<port name="Q6">open</port>
				<port name="Q7">open</port>
				<port name="Q8">open</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
			</outputs>
			<clocks>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVP">open</port>
				<port name="OCLK">open</port>
				<port name="OCLKB">open</port>
			</clocks>
		</block>
		<block name="sw[1]" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">open</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">open</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">IOB33_MODES[0].I[0]-&gt;I</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="sw[1]" instance="IOB33_MODES[0]" mode="IBUF">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">open</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">open</port>
				</inputs>
				<outputs>
					<port name="I">IBUF_VPR[0].O[0]-&gt;IBUF_VPR.O_to_IOB33_MODES.I</port>
				</outputs>
				<clocks />
				<block name="$auto$iopadmap.cc:321:execute$98" instance="IBUF_VPR[0]">
					<attributes>
						<attribute name="src">"/scratch/safe/butta/symbiflow-arch-defs.overlay/xc/xc7/techmap/cells_map.v:1917"</attribute>
						<attribute name="keep">00000000000000000000000000000001</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_IN">0</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS25_LVCMOS33_LVTTL_IN">1</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_50">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_60">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">1</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_IN_ONLY">1</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="IBUF_LOW_PWR">00000000000000000000000000000000</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_40">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="IO_LOC_PAIRS">"NONE"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_IN">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
					</parameters>
					<inputs>
						<port name="I">inpad[0].inpad[0]-&gt;inpat.inpad_to_IBUF_VPR.I</port>
					</inputs>
					<outputs>
						<port name="O">$abc$177$auto$iopadmap.cc:361:execute$113[1]</port>
					</outputs>
					<clocks />
				</block>
				<block name="sw[1]" instance="inpad[0]">
					<attributes />
					<parameters />
					<inputs />
					<outputs>
						<port name="inpad">sw[1]</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="OLOGICE3[0]" />
	</block>
	<block name="sw[2]" instance="BLK-TL-IOPAD[33]" mode="default">
		<inputs>
			<port name="IDELAYE2_C">open</port>
			<port name="IDELAYE2_CE">open</port>
			<port name="IDELAYE2_CINVCTRL">open</port>
			<port name="IDELAYE2_CNTVALUEIN0">open</port>
			<port name="IDELAYE2_CNTVALUEIN1">open</port>
			<port name="IDELAYE2_CNTVALUEIN2">open</port>
			<port name="IDELAYE2_CNTVALUEIN3">open</port>
			<port name="IDELAYE2_CNTVALUEIN4">open</port>
			<port name="IDELAYE2_DATAIN">open</port>
			<port name="IDELAYE2_IFDLY0">open</port>
			<port name="IDELAYE2_IFDLY1">open</port>
			<port name="IDELAYE2_IFDLY2">open</port>
			<port name="IDELAYE2_INC">open</port>
			<port name="IDELAYE2_LD">open</port>
			<port name="IDELAYE2_LDPIPEEN">open</port>
			<port name="IDELAYE2_REGRST">open</port>
			<port name="ILOGICE3_BITSLIP">open</port>
			<port name="ILOGICE3_CE1">open</port>
			<port name="ILOGICE3_CE2">open</port>
			<port name="ILOGICE3_SR">open</port>
			<port name="IOB33_IBUFDISABLE">open</port>
			<port name="IOB33_INTERMDISABLE">open</port>
			<port name="IOB33_KEEPER_INT_EN">open</port>
			<port name="IOB33_PD_INT_EN">open</port>
			<port name="IOB33_PU_INT_EN">open</port>
			<port name="OLOGICE3_D1">open</port>
			<port name="OLOGICE3_D2">open</port>
			<port name="OLOGICE3_D3">open</port>
			<port name="OLOGICE3_D4">open</port>
			<port name="OLOGICE3_D5">open</port>
			<port name="OLOGICE3_D6">open</port>
			<port name="OLOGICE3_D7">open</port>
			<port name="OLOGICE3_D8">open</port>
			<port name="OLOGICE3_OCE">open</port>
			<port name="OLOGICE3_SR">open</port>
			<port name="OLOGICE3_T1">open</port>
			<port name="OLOGICE3_T2">open</port>
			<port name="OLOGICE3_T3">open</port>
			<port name="OLOGICE3_T4">open</port>
			<port name="OLOGICE3_TBYTEIN">open</port>
			<port name="OLOGICE3_TCE">open</port>
		</inputs>
		<outputs>
			<port name="IDELAYE2_CNTVALUEOUT0">open</port>
			<port name="IDELAYE2_CNTVALUEOUT1">open</port>
			<port name="IDELAYE2_CNTVALUEOUT2">open</port>
			<port name="IDELAYE2_CNTVALUEOUT3">open</port>
			<port name="IDELAYE2_CNTVALUEOUT4">open</port>
			<port name="ILOGICE3_O">ILOGICE3[0].O[0]-&gt;ILOGICE3.O_to_BLK-TL-IOPAD.ILOGICE3_O</port>
			<port name="ILOGICE3_Q1">open</port>
			<port name="ILOGICE3_Q2">open</port>
			<port name="ILOGICE3_Q3">open</port>
			<port name="ILOGICE3_Q4">open</port>
			<port name="ILOGICE3_Q5">open</port>
			<port name="ILOGICE3_Q6">open</port>
			<port name="ILOGICE3_Q7">open</port>
			<port name="ILOGICE3_Q8">open</port>
			<port name="ILOGICE3_SHIFTOUT1">open</port>
			<port name="ILOGICE3_SHIFTOUT2">open</port>
			<port name="IOB33_DIFFO_OUT">open</port>
			<port name="IOB33_O_OUT">open</port>
			<port name="IOB33_PADOUT">open</port>
			<port name="IOB33_T_OUT">open</port>
			<port name="OLOGICE3_IOCLKGLITCH">open</port>
			<port name="OLOGICE3_SHIFTOUT1">open</port>
			<port name="OLOGICE3_SHIFTOUT2">open</port>
			<port name="OLOGICE3_TBYTEOUT">open</port>
		</outputs>
		<clocks>
			<port name="ILOGICE3_CLK">open</port>
			<port name="ILOGICE3_CLKB">open</port>
			<port name="ILOGICE3_CLKDIV">open</port>
			<port name="ILOGICE3_CLKDIVP">open</port>
			<port name="ILOGICE3_DYNCLKDIVPSEL">open</port>
			<port name="ILOGICE3_DYNCLKDIVSEL">open</port>
			<port name="ILOGICE3_DYNCLKSEL">open</port>
			<port name="ILOGICE3_OCLK">open</port>
			<port name="ILOGICE3_OCLKB">open</port>
			<port name="OLOGICE3_CLK">open</port>
			<port name="OLOGICE3_CLKB">open</port>
			<port name="OLOGICE3_CLKDIV">open</port>
			<port name="OLOGICE3_CLKDIVB">open</port>
			<port name="OLOGICE3_CLKDIVF">open</port>
			<port name="OLOGICE3_CLKDIVFB">open</port>
		</clocks>
		<block name="open" instance="IDELAYE2[0]" />
		<block name="open" instance="ILOGICE3[0]" mode="PASS_THROUGH" pb_type_num_modes="3">
			<inputs>
				<port name="BITSLIP">open</port>
				<port name="CE1">open</port>
				<port name="CE2">open</port>
				<port name="D">IOB33[0].I[0]-&gt;IOB33.I_to_ILOGICE3.D</port>
				<port name="DDLY">open</port>
				<port name="DYNCLKDIVPSEL">open</port>
				<port name="DYNCLKDIVSEL">open</port>
				<port name="DYNCLKSEL">open</port>
				<port name="OFB">open</port>
				<port name="SHIFTIN1">open</port>
				<port name="SHIFTIN2">open</port>
				<port name="SR">open</port>
				<port name="TFB">open</port>
			</inputs>
			<outputs>
				<port name="O">ILOGICE3[0].D[0]-&gt;D_O</port>
				<port name="Q1">open</port>
				<port name="Q2">open</port>
				<port name="Q3">open</port>
				<port name="Q4">open</port>
				<port name="Q5">open</port>
				<port name="Q6">open</port>
				<port name="Q7">open</port>
				<port name="Q8">open</port>
				<port name="SHIFTOUT1">open</port>
				<port name="SHIFTOUT2">open</port>
			</outputs>
			<clocks>
				<port name="CLK">open</port>
				<port name="CLKB">open</port>
				<port name="CLKDIV">open</port>
				<port name="CLKDIVP">open</port>
				<port name="OCLK">open</port>
				<port name="OCLKB">open</port>
			</clocks>
		</block>
		<block name="sw[2]" instance="IOB33[0]" mode="default">
			<inputs>
				<port name="DIFFI_IN">open</port>
				<port name="DIFFO_IN">open</port>
				<port name="IBUFDISABLE">open</port>
				<port name="INTERMDISABLE">open</port>
				<port name="KEEPER_INT_EN">open</port>
				<port name="O">open</port>
				<port name="PD_INT_EN">open</port>
				<port name="PU_INT_EN">open</port>
				<port name="T">open</port>
			</inputs>
			<outputs>
				<port name="DIFFO_OUT">open</port>
				<port name="I">IOB33_MODES[0].I[0]-&gt;I</port>
				<port name="O_OUT">open</port>
				<port name="PADOUT">open</port>
				<port name="T_OUT">open</port>
			</outputs>
			<clocks />
			<block name="sw[2]" instance="IOB33_MODES[0]" mode="IBUF">
				<inputs>
					<port name="IBUFDISABLE">open</port>
					<port name="INTERMDISABLE">open</port>
					<port name="KEEPER_INT_EN">open</port>
					<port name="O">open</port>
					<port name="PD_INT_EN">open</port>
					<port name="PU_INT_EN">open</port>
					<port name="T">open</port>
				</inputs>
				<outputs>
					<port name="I">IBUF_VPR[0].O[0]-&gt;IBUF_VPR.O_to_IOB33_MODES.I</port>
				</outputs>
				<clocks />
				<block name="$auto$iopadmap.cc:321:execute$99" instance="IBUF_VPR[0]">
					<attributes>
						<attribute name="src">"/scratch/safe/butta/symbiflow-arch-defs.overlay/xc/xc7/techmap/cells_map.v:1917"</attribute>
						<attribute name="keep">00000000000000000000000000000001</attribute>
						<attribute name="module_not_derived">00000000000000000000000000000001</attribute>
					</attributes>
					<parameters>
						<parameter name="SSTL135_SSTL15_IN">0</parameter>
						<parameter name="PULLTYPE_KEEPER">0</parameter>
						<parameter name="PULLTYPE">"NONE"</parameter>
						<parameter name="LVCMOS25_LVCMOS33_LVTTL_IN">1</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_50">0</parameter>
						<parameter name="PULLTYPE_PULLUP">0</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_60">0</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SLEW_FAST">1</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_LVCMOS25_LVCMOS33_LVTTL_SSTL135_SSTL15_IN_ONLY">1</parameter>
						<parameter name="PULLTYPE_PULLDOWN">0</parameter>
						<parameter name="IBUF_LOW_PWR">00000000000000000000000000000000</parameter>
						<parameter name="IN_TERM_UNTUNED_SPLIT_40">0</parameter>
						<parameter name="PULLTYPE_NONE">1</parameter>
						<parameter name="IO_LOC_PAIRS">"NONE"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_IN">0</parameter>
						<parameter name="IOSTANDARD">"LVCMOS33"</parameter>
						<parameter name="LVCMOS12_LVCMOS15_LVCMOS18_SSTL135_SSTL15_STEPDOWN">0</parameter>
					</parameters>
					<inputs>
						<port name="I">inpad[0].inpad[0]-&gt;inpat.inpad_to_IBUF_VPR.I</port>
					</inputs>
					<outputs>
						<port name="O">$abc$177$auto$iopadmap.cc:361:execute$113[2]</port>
					</outputs>
					<clocks />
				</block>
				<block name="sw[2]" instance="inpad[0]">
					<attributes />
					<parameters />
					<inputs />
					<outputs>
						<port name="inpad">sw[2]</port>
					</outputs>
					<clocks />
				</block>
			</block>
		</block>
		<block name="open" instance="OLOGICE3[0]" />
	</block>
</block>
