{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 04 17:37:01 2015 " "Info: Processing started: Fri Dec 04 17:37:01 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off count_1sec -c count_1sec --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off count_1sec -c count_1sec --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "count_1sec.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 8 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register count:count\|cnt_500hz\[5\] register count:count\|cnt_500hz\[16\] 213.17 MHz 4.691 ns Internal " "Info: Clock \"clk\" has Internal fmax of 213.17 MHz between source register \"count:count\|cnt_500hz\[5\]\" and destination register \"count:count\|cnt_500hz\[16\]\" (period= 4.691 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.427 ns + Longest register register " "Info: + Longest register to register delay is 4.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count:count\|cnt_500hz\[5\] 1 REG LCFF_X18_Y13_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y13_N1; Fanout = 3; REG Node = 'count:count\|cnt_500hz\[5\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { count:count|cnt_500hz[5] } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.110 ns) + CELL(0.596 ns) 1.706 ns count:count\|Add0~215 2 COMB LCCOMB_X19_Y14_N26 2 " "Info: 2: + IC(1.110 ns) + CELL(0.596 ns) = 1.706 ns; Loc. = LCCOMB_X19_Y14_N26; Fanout = 2; COMB Node = 'count:count\|Add0~215'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.706 ns" { count:count|cnt_500hz[5] count:count|Add0~215 } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.792 ns count:count\|Add0~217 3 COMB LCCOMB_X19_Y14_N28 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.792 ns; Loc. = LCCOMB_X19_Y14_N28; Fanout = 2; COMB Node = 'count:count\|Add0~217'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count:count|Add0~215 count:count|Add0~217 } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 1.967 ns count:count\|Add0~219 4 COMB LCCOMB_X19_Y14_N30 2 " "Info: 4: + IC(0.000 ns) + CELL(0.175 ns) = 1.967 ns; Loc. = LCCOMB_X19_Y14_N30; Fanout = 2; COMB Node = 'count:count\|Add0~219'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { count:count|Add0~217 count:count|Add0~219 } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.053 ns count:count\|Add0~221 5 COMB LCCOMB_X19_Y13_N0 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.053 ns; Loc. = LCCOMB_X19_Y13_N0; Fanout = 2; COMB Node = 'count:count\|Add0~221'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count:count|Add0~219 count:count|Add0~221 } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.139 ns count:count\|Add0~223 6 COMB LCCOMB_X19_Y13_N2 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.139 ns; Loc. = LCCOMB_X19_Y13_N2; Fanout = 2; COMB Node = 'count:count\|Add0~223'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count:count|Add0~221 count:count|Add0~223 } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.225 ns count:count\|Add0~225 7 COMB LCCOMB_X19_Y13_N4 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.225 ns; Loc. = LCCOMB_X19_Y13_N4; Fanout = 2; COMB Node = 'count:count\|Add0~225'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count:count|Add0~223 count:count|Add0~225 } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.311 ns count:count\|Add0~227 8 COMB LCCOMB_X19_Y13_N6 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.311 ns; Loc. = LCCOMB_X19_Y13_N6; Fanout = 2; COMB Node = 'count:count\|Add0~227'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count:count|Add0~225 count:count|Add0~227 } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.397 ns count:count\|Add0~229 9 COMB LCCOMB_X19_Y13_N8 2 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 2.397 ns; Loc. = LCCOMB_X19_Y13_N8; Fanout = 2; COMB Node = 'count:count\|Add0~229'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count:count|Add0~227 count:count|Add0~229 } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.483 ns count:count\|Add0~231 10 COMB LCCOMB_X19_Y13_N10 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.483 ns; Loc. = LCCOMB_X19_Y13_N10; Fanout = 2; COMB Node = 'count:count\|Add0~231'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count:count|Add0~229 count:count|Add0~231 } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.569 ns count:count\|Add0~233 11 COMB LCCOMB_X19_Y13_N12 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.569 ns; Loc. = LCCOMB_X19_Y13_N12; Fanout = 2; COMB Node = 'count:count\|Add0~233'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { count:count|Add0~231 count:count|Add0~233 } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 2.759 ns count:count\|Add0~235 12 COMB LCCOMB_X19_Y13_N14 1 " "Info: 12: + IC(0.000 ns) + CELL(0.190 ns) = 2.759 ns; Loc. = LCCOMB_X19_Y13_N14; Fanout = 1; COMB Node = 'count:count\|Add0~235'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { count:count|Add0~233 count:count|Add0~235 } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.265 ns count:count\|Add0~236 13 COMB LCCOMB_X19_Y13_N16 1 " "Info: 13: + IC(0.000 ns) + CELL(0.506 ns) = 3.265 ns; Loc. = LCCOMB_X19_Y13_N16; Fanout = 1; COMB Node = 'count:count\|Add0~236'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { count:count|Add0~235 count:count|Add0~236 } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.684 ns) + CELL(0.370 ns) 4.319 ns count:count\|cnt_500hz~399 14 COMB LCCOMB_X18_Y13_N10 1 " "Info: 14: + IC(0.684 ns) + CELL(0.370 ns) = 4.319 ns; Loc. = LCCOMB_X18_Y13_N10; Fanout = 1; COMB Node = 'count:count\|cnt_500hz~399'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.054 ns" { count:count|Add0~236 count:count|cnt_500hz~399 } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.427 ns count:count\|cnt_500hz\[16\] 15 REG LCFF_X18_Y13_N11 2 " "Info: 15: + IC(0.000 ns) + CELL(0.108 ns) = 4.427 ns; Loc. = LCFF_X18_Y13_N11; Fanout = 2; REG Node = 'count:count\|cnt_500hz\[16\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { count:count|cnt_500hz~399 count:count|cnt_500hz[16] } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.633 ns ( 59.48 % ) " "Info: Total cell delay = 2.633 ns ( 59.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.794 ns ( 40.52 % ) " "Info: Total interconnect delay = 1.794 ns ( 40.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.427 ns" { count:count|cnt_500hz[5] count:count|Add0~215 count:count|Add0~217 count:count|Add0~219 count:count|Add0~221 count:count|Add0~223 count:count|Add0~225 count:count|Add0~227 count:count|Add0~229 count:count|Add0~231 count:count|Add0~233 count:count|Add0~235 count:count|Add0~236 count:count|cnt_500hz~399 count:count|cnt_500hz[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.427 ns" { count:count|cnt_500hz[5] count:count|Add0~215 count:count|Add0~217 count:count|Add0~219 count:count|Add0~221 count:count|Add0~223 count:count|Add0~225 count:count|Add0~227 count:count|Add0~229 count:count|Add0~231 count:count|Add0~233 count:count|Add0~235 count:count|Add0~236 count:count|cnt_500hz~399 count:count|cnt_500hz[16] } { 0.000ns 1.110ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.684ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.836 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "count_1sec.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 49 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 49; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "count_1sec.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.666 ns) 2.836 ns count:count\|cnt_500hz\[16\] 3 REG LCFF_X18_Y13_N11 2 " "Info: 3: + IC(0.891 ns) + CELL(0.666 ns) = 2.836 ns; Loc. = LCFF_X18_Y13_N11; Fanout = 2; REG Node = 'count:count\|cnt_500hz\[16\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { clk~clkctrl count:count|cnt_500hz[16] } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.68 % ) " "Info: Total cell delay = 1.806 ns ( 63.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.030 ns ( 36.32 % ) " "Info: Total interconnect delay = 1.030 ns ( 36.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clk clk~clkctrl count:count|cnt_500hz[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clk clk~combout clk~clkctrl count:count|cnt_500hz[16] } { 0.000ns 0.000ns 0.139ns 0.891ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.836 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.836 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "count_1sec.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 49 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 49; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "count_1sec.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.666 ns) 2.836 ns count:count\|cnt_500hz\[5\] 3 REG LCFF_X18_Y13_N1 3 " "Info: 3: + IC(0.891 ns) + CELL(0.666 ns) = 2.836 ns; Loc. = LCFF_X18_Y13_N1; Fanout = 3; REG Node = 'count:count\|cnt_500hz\[5\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { clk~clkctrl count:count|cnt_500hz[5] } "NODE_NAME" } } { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.68 % ) " "Info: Total cell delay = 1.806 ns ( 63.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.030 ns ( 36.32 % ) " "Info: Total interconnect delay = 1.030 ns ( 36.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clk clk~clkctrl count:count|cnt_500hz[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clk clk~combout clk~clkctrl count:count|cnt_500hz[5] } { 0.000ns 0.000ns 0.139ns 0.891ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clk clk~clkctrl count:count|cnt_500hz[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clk clk~combout clk~clkctrl count:count|cnt_500hz[16] } { 0.000ns 0.000ns 0.139ns 0.891ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clk clk~clkctrl count:count|cnt_500hz[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clk clk~combout clk~clkctrl count:count|cnt_500hz[5] } { 0.000ns 0.000ns 0.139ns 0.891ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "count.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count.v" 36 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "4.427 ns" { count:count|cnt_500hz[5] count:count|Add0~215 count:count|Add0~217 count:count|Add0~219 count:count|Add0~221 count:count|Add0~223 count:count|Add0~225 count:count|Add0~227 count:count|Add0~229 count:count|Add0~231 count:count|Add0~233 count:count|Add0~235 count:count|Add0~236 count:count|cnt_500hz~399 count:count|cnt_500hz[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "4.427 ns" { count:count|cnt_500hz[5] count:count|Add0~215 count:count|Add0~217 count:count|Add0~219 count:count|Add0~221 count:count|Add0~223 count:count|Add0~225 count:count|Add0~227 count:count|Add0~229 count:count|Add0~231 count:count|Add0~233 count:count|Add0~235 count:count|Add0~236 count:count|cnt_500hz~399 count:count|cnt_500hz[16] } { 0.000ns 1.110ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.684ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.506ns 0.370ns 0.108ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clk clk~clkctrl count:count|cnt_500hz[16] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clk clk~combout clk~clkctrl count:count|cnt_500hz[16] } { 0.000ns 0.000ns 0.139ns 0.891ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.836 ns" { clk clk~clkctrl count:count|cnt_500hz[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.836 ns" { clk clk~combout clk~clkctrl count:count|cnt_500hz[5] } { 0.000ns 0.000ns 0.139ns 0.891ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk seg_a timer:timer\|cnt_d0_reg\[0\] 14.713 ns register " "Info: tco from clock \"clk\" to destination pin \"seg_a\" through register \"timer:timer\|cnt_d0_reg\[0\]\" is 14.713 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.859 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns clk 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "count_1sec.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns clk~clkctrl 2 COMB CLKCTRL_G2 49 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 49; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { clk clk~clkctrl } "NODE_NAME" } } { "count_1sec.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.914 ns) + CELL(0.666 ns) 2.859 ns timer:timer\|cnt_d0_reg\[0\] 3 REG LCFF_X30_Y13_N29 6 " "Info: 3: + IC(0.914 ns) + CELL(0.666 ns) = 2.859 ns; Loc. = LCFF_X30_Y13_N29; Fanout = 6; REG Node = 'timer:timer\|cnt_d0_reg\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { clk~clkctrl timer:timer|cnt_d0_reg[0] } "NODE_NAME" } } { "timer.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/timer.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.17 % ) " "Info: Total cell delay = 1.806 ns ( 63.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.053 ns ( 36.83 % ) " "Info: Total interconnect delay = 1.053 ns ( 36.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { clk clk~clkctrl timer:timer|cnt_d0_reg[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { clk clk~combout clk~clkctrl timer:timer|cnt_d0_reg[0] } { 0.000ns 0.000ns 0.139ns 0.914ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "timer.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/timer.v" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.550 ns + Longest register pin " "Info: + Longest register to pin delay is 11.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns timer:timer\|cnt_d0_reg\[0\] 1 REG LCFF_X30_Y13_N29 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y13_N29; Fanout = 6; REG Node = 'timer:timer\|cnt_d0_reg\[0\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer:timer|cnt_d0_reg[0] } "NODE_NAME" } } { "timer.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/timer.v" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.295 ns) + CELL(0.650 ns) 2.945 ns seven_seg:seven_seg\|Mux3~13 2 COMB LCCOMB_X17_Y13_N2 1 " "Info: 2: + IC(2.295 ns) + CELL(0.650 ns) = 2.945 ns; Loc. = LCCOMB_X17_Y13_N2; Fanout = 1; COMB Node = 'seven_seg:seven_seg\|Mux3~13'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.945 ns" { timer:timer|cnt_d0_reg[0] seven_seg:seven_seg|Mux3~13 } "NODE_NAME" } } { "seven_seg.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/seven_seg.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.457 ns) + CELL(0.370 ns) 4.772 ns seven_seg:seven_seg\|Mux3~14 3 COMB LCCOMB_X22_Y13_N14 7 " "Info: 3: + IC(1.457 ns) + CELL(0.370 ns) = 4.772 ns; Loc. = LCCOMB_X22_Y13_N14; Fanout = 7; COMB Node = 'seven_seg:seven_seg\|Mux3~14'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.827 ns" { seven_seg:seven_seg|Mux3~13 seven_seg:seven_seg|Mux3~14 } "NODE_NAME" } } { "seven_seg.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/seven_seg.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.785 ns) + CELL(0.650 ns) 6.207 ns seven_seg:seven_seg\|WideOr0~15 4 COMB LCCOMB_X23_Y13_N18 1 " "Info: 4: + IC(0.785 ns) + CELL(0.650 ns) = 6.207 ns; Loc. = LCCOMB_X23_Y13_N18; Fanout = 1; COMB Node = 'seven_seg:seven_seg\|WideOr0~15'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.435 ns" { seven_seg:seven_seg|Mux3~14 seven_seg:seven_seg|WideOr0~15 } "NODE_NAME" } } { "seven_seg.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/seven_seg.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.067 ns) + CELL(3.276 ns) 11.550 ns seg_a 5 PIN PIN_170 0 " "Info: 5: + IC(2.067 ns) + CELL(3.276 ns) = 11.550 ns; Loc. = PIN_170; Fanout = 0; PIN Node = 'seg_a'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.343 ns" { seven_seg:seven_seg|WideOr0~15 seg_a } "NODE_NAME" } } { "count_1sec.v" "" { Text "D:/FPGA/3_兌全_0504_2014/RZRD_1205_2015/EX_01_count_1sec/qts/count_1sec.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.946 ns ( 42.82 % ) " "Info: Total cell delay = 4.946 ns ( 42.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.604 ns ( 57.18 % ) " "Info: Total interconnect delay = 6.604 ns ( 57.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "11.550 ns" { timer:timer|cnt_d0_reg[0] seven_seg:seven_seg|Mux3~13 seven_seg:seven_seg|Mux3~14 seven_seg:seven_seg|WideOr0~15 seg_a } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "11.550 ns" { timer:timer|cnt_d0_reg[0] seven_seg:seven_seg|Mux3~13 seven_seg:seven_seg|Mux3~14 seven_seg:seven_seg|WideOr0~15 seg_a } { 0.000ns 2.295ns 1.457ns 0.785ns 2.067ns } { 0.000ns 0.650ns 0.370ns 0.650ns 3.276ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { clk clk~clkctrl timer:timer|cnt_d0_reg[0] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { clk clk~combout clk~clkctrl timer:timer|cnt_d0_reg[0] } { 0.000ns 0.000ns 0.139ns 0.914ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "11.550 ns" { timer:timer|cnt_d0_reg[0] seven_seg:seven_seg|Mux3~13 seven_seg:seven_seg|Mux3~14 seven_seg:seven_seg|WideOr0~15 seg_a } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "11.550 ns" { timer:timer|cnt_d0_reg[0] seven_seg:seven_seg|Mux3~13 seven_seg:seven_seg|Mux3~14 seven_seg:seven_seg|WideOr0~15 seg_a } { 0.000ns 2.295ns 1.457ns 0.785ns 2.067ns } { 0.000ns 0.650ns 0.370ns 0.650ns 3.276ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "158 " "Info: Allocated 158 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 04 17:37:02 2015 " "Info: Processing ended: Fri Dec 04 17:37:02 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
