<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/13.4/ISE_DS/ISE/xbr/data/xmlReportxbr.dtd">
<document><ascFile>SevenSegDriver.rpt</ascFile><devFile>C:/Xilinx/13.4/ISE_DS/ISE/xbr/data/xc2c64a.chp</devFile><mfdFile>SevenSegDriver.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="coolrunnerII_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 2- 7-2022" design="SevenSegDriver" device="XC2C64A" eqnType="1" pkg="VQ44" speed="-5" status="1" statusStr="Successful" swVersion="O.87xd" time=" 11:37AM" version="1.0"/><inputs id="BCD0_SPECSIG"/><inputs id="BCD1_SPECSIG"/><inputs id="BCD2_SPECSIG"/><inputs id="BCD3_SPECSIG"/><pin id="FB1_MC1_PIN38" iostd="LVCMOS18" pinnum="38" signal="sevenSeg5_SPECSIG" use="O"/><pin id="FB1_MC2_PIN37" iostd="LVCMOS18" pinnum="37" signal="sevenSeg1_SPECSIG" use="O"/><pin id="FB1_MC3_PIN36" iostd="LVCMOS18" pinnum="36" signal="sevenSeg3_SPECSIG" use="O"/><pin id="FB1_MC9_PIN34" iostd="LVCMOS18" pinnum="34" signal="sevenSeg7_SPECSIG" use="O"/><pin id="FB1_MC10_PIN33" iostd="LVCMOS18" pinnum="33" signal="sevenSeg6_SPECSIG" use="O"/><pin id="FB1_MC11_PIN32" iostd="LVCMOS18" pinnum="32" signal="sevenSeg2_SPECSIG" use="O"/><pin id="FB1_MC12_PIN31" iostd="LVCMOS18" pinnum="31" signal="sevenSeg4_SPECSIG" use="O"/><pin id="FB1_MC13_PIN30" iostd="LVCMOS18" pinnum="30" signal="sevenSeg0_SPECSIG" use="O"/><pin id="FB2_MC1_PIN39" iostd="LVCMOS18" iostyle="KPR" pinnum="39" signal="BCD0_SPECSIG" use="I"/><pin id="FB2_MC2_PIN40" iostd="LVCMOS18" iostyle="KPR" pinnum="40" signal="BCD1_SPECSIG" use="I"/><pin id="FB2_MC5_PIN41" iostd="LVCMOS18" iostyle="KPR" pinnum="41" signal="BCD2_SPECSIG" use="I"/><pin id="FB2_MC6_PIN42" iostd="LVCMOS18" iostyle="KPR" pinnum="42" signal="BCD3_SPECSIG" use="I"/><pin id="FB2_MC7_PIN43" pinnum="43"/><pin id="FB2_MC8_PIN44" pinnum="44"/><pin id="FB2_MC10_PIN1" pinnum="1"/><pin id="FB2_MC12_PIN2" pinnum="2"/><pin id="FB2_MC13_PIN3" pinnum="3"/><pin id="FB3_MC1_PIN29" pinnum="29"/><pin id="FB3_MC2_PIN28" pinnum="28"/><pin id="FB3_MC3_PIN27" pinnum="27"/><pin id="FB3_MC6_PIN23" pinnum="23"/><pin id="FB3_MC10_PIN22" pinnum="22"/><pin id="FB3_MC11_PIN21" pinnum="21"/><pin id="FB3_MC12_PIN20" pinnum="20"/><pin id="FB3_MC14_PIN19" pinnum="19"/><pin id="FB3_MC15_PIN18" pinnum="18"/><pin id="FB4_MC1_PIN5" pinnum="5"/><pin id="FB4_MC2_PIN6" pinnum="6"/><pin id="FB4_MC7_PIN8" pinnum="8"/><pin id="FB4_MC11_PIN12" pinnum="12"/><pin id="FB4_MC13_PIN13" pinnum="13"/><pin id="FB4_MC14_PIN14" pinnum="14"/><pin id="FB4_MC15_PIN16" pinnum="16"/><pin id="FB_PIN35" pinnum="35" use="VCCAUX"/><pin id="FB_PIN7" pinnum="7" use="VCCIO-1.8"/><pin id="FB_PIN15" pinnum="15" use="VCC"/><pin id="FB_PIN26" pinnum="26" use="VCCIO-1.8"/><fblock id="FB1" pinUse="8"><macrocell id="FB1_MC1" pin="FB1_MC1_PIN38" sigUse="4" signal="sevenSeg5_SPECSIG"><eq_pterm ptindx="FB1_11"/><eq_pterm ptindx="FB1_3"/><eq_pterm ptindx="FB1_12"/><eq_pterm ptindx="FB1_13"/></macrocell><macrocell id="FB1_MC2" pin="FB1_MC2_PIN37" sigUse="4" signal="sevenSeg1_SPECSIG"><eq_pterm ptindx="FB1_2"/><eq_pterm ptindx="FB1_4"/><eq_pterm ptindx="FB1_3"/></macrocell><macrocell id="FB1_MC3" pin="FB1_MC3_PIN36" sigUse="4" signal="sevenSeg3_SPECSIG"><eq_pterm ptindx="FB1_4"/><eq_pterm ptindx="FB1_8"/><eq_pterm ptindx="FB1_9"/></macrocell><macrocell id="FB1_MC4"/><macrocell id="FB1_MC5"/><macrocell id="FB1_MC6"/><macrocell id="FB1_MC7"/><macrocell id="FB1_MC8"/><macrocell id="FB1_MC9" pin="FB1_MC9_PIN34" sigUse="4" signal="sevenSeg7_SPECSIG"><eq_pterm ptindx="FB1_12"/><eq_pterm ptindx="FB1_14"/><eq_pterm ptindx="FB1_6"/></macrocell><macrocell id="FB1_MC10" pin="FB1_MC10_PIN33" sigUse="4" signal="sevenSeg6_SPECSIG"><eq_pterm ptindx="FB1_7"/><eq_pterm ptindx="FB1_6"/></macrocell><macrocell id="FB1_MC11" pin="FB1_MC11_PIN32" sigUse="4" signal="sevenSeg2_SPECSIG"><eq_pterm ptindx="FB1_5"/><eq_pterm ptindx="FB1_7"/><eq_pterm ptindx="FB1_6"/></macrocell><macrocell id="FB1_MC12" pin="FB1_MC12_PIN31" sigUse="4" signal="sevenSeg4_SPECSIG"><eq_pterm ptindx="FB1_10"/><eq_pterm ptindx="FB1_5"/></macrocell><macrocell id="FB1_MC13" pin="FB1_MC13_PIN30" sigUse="3" signal="sevenSeg0_SPECSIG"><eq_pterm ptindx="FB1_0"/><eq_pterm ptindx="FB1_1"/></macrocell><macrocell id="FB1_MC14"/><macrocell id="FB1_MC15"/><macrocell id="FB1_MC16"/><fbinput id="FB1_I1" signal="BCD0_SPECSIG"/><fbinput id="FB1_I2" signal="BCD1_SPECSIG"/><fbinput id="FB1_I3" signal="BCD2_SPECSIG"/><fbinput id="FB1_I4" signal="BCD3_SPECSIG"/><PAL><pterm id="FB1_0"><signal id="BCD3_SPECSIG"/><signal id="BCD2_SPECSIG"/></pterm><pterm id="FB1_1"><signal id="BCD3_SPECSIG"/><signal id="BCD1_SPECSIG"/></pterm><pterm id="FB1_2"><signal id="BCD3_SPECSIG" negated="ON"/><signal id="BCD2_SPECSIG"/></pterm><pterm id="FB1_3"><signal id="BCD2_SPECSIG" negated="ON"/><signal id="BCD1_SPECSIG" negated="ON"/></pterm><pterm id="FB1_4"><signal id="BCD3_SPECSIG" negated="ON"/><signal id="BCD0_SPECSIG"/></pterm><pterm id="FB1_5"><signal id="BCD3_SPECSIG" negated="ON"/><signal id="BCD2_SPECSIG"/><signal id="BCD1_SPECSIG"/><signal id="BCD0_SPECSIG"/></pterm><pterm id="FB1_6"><signal id="BCD3_SPECSIG" negated="ON"/><signal id="BCD2_SPECSIG" negated="ON"/><signal id="BCD1_SPECSIG" negated="ON"/><signal id="BCD0_SPECSIG"/></pterm><pterm id="FB1_7"><signal id="BCD3_SPECSIG" negated="ON"/><signal id="BCD2_SPECSIG"/><signal id="BCD1_SPECSIG" negated="ON"/><signal id="BCD0_SPECSIG" negated="ON"/></pterm><pterm id="FB1_8"><signal id="BCD3_SPECSIG" negated="ON"/><signal id="BCD2_SPECSIG"/><signal id="BCD1_SPECSIG" negated="ON"/></pterm><pterm id="FB1_9"><signal id="BCD2_SPECSIG" negated="ON"/><signal id="BCD1_SPECSIG" negated="ON"/><signal id="BCD0_SPECSIG"/></pterm><pterm id="FB1_10"><signal id="BCD3_SPECSIG" negated="ON"/><signal id="BCD2_SPECSIG" negated="ON"/><signal id="BCD1_SPECSIG" negated="ON"/></pterm><pterm id="FB1_11"><signal id="BCD3_SPECSIG" negated="ON"/><signal id="BCD2_SPECSIG" negated="ON"/></pterm><pterm id="FB1_12"><signal id="BCD3_SPECSIG" negated="ON"/><signal id="BCD1_SPECSIG"/><signal id="BCD0_SPECSIG"/></pterm><pterm id="FB1_13"><signal id="BCD3_SPECSIG" negated="ON"/><signal id="BCD1_SPECSIG" negated="ON"/><signal id="BCD0_SPECSIG" negated="ON"/></pterm><pterm id="FB1_14"><signal id="BCD3_SPECSIG" negated="ON"/><signal id="BCD2_SPECSIG" negated="ON"/><signal id="BCD1_SPECSIG"/><signal id="BCD0_SPECSIG" negated="ON"/></pterm></PAL><equation id="sevenSeg5_SPECSIG" negated="ON"><d2><eq_pterm ptindx="FB1_11"/><eq_pterm ptindx="FB1_3"/><eq_pterm ptindx="FB1_12"/><eq_pterm ptindx="FB1_13"/></d2></equation><equation id="sevenSeg1_SPECSIG" negated="ON"><d2><eq_pterm ptindx="FB1_2"/><eq_pterm ptindx="FB1_4"/><eq_pterm ptindx="FB1_3"/></d2></equation><equation id="sevenSeg3_SPECSIG"><d2><eq_pterm ptindx="FB1_4"/><eq_pterm ptindx="FB1_8"/><eq_pterm ptindx="FB1_9"/></d2></equation><equation id="sevenSeg7_SPECSIG"><d2><eq_pterm ptindx="FB1_12"/><eq_pterm ptindx="FB1_14"/><eq_pterm ptindx="FB1_6"/></d2></equation><equation id="sevenSeg6_SPECSIG"><d2><eq_pterm ptindx="FB1_7"/><eq_pterm ptindx="FB1_6"/></d2></equation><equation id="sevenSeg2_SPECSIG"><d2><eq_pterm ptindx="FB1_5"/><eq_pterm ptindx="FB1_7"/><eq_pterm ptindx="FB1_6"/></d2></equation><equation id="sevenSeg4_SPECSIG"><d2><eq_pterm ptindx="FB1_10"/><eq_pterm ptindx="FB1_5"/></d2></equation><equation id="sevenSeg0_SPECSIG" negated="ON"><d2><eq_pterm ptindx="FB1_0"/><eq_pterm ptindx="FB1_1"/></d2></equation></fblock><fblock id="FB2" pinUse="4"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN39"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN40"/><macrocell id="FB2_MC3"/><macrocell id="FB2_MC4"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN41"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN42"/><macrocell id="FB2_MC7" pin="FB2_MC7_PIN43"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN44"/><macrocell id="FB2_MC9"/><macrocell id="FB2_MC10" pin="FB2_MC10_PIN1"/><macrocell id="FB2_MC11"/><macrocell id="FB2_MC12" pin="FB2_MC12_PIN2"/><macrocell id="FB2_MC13" pin="FB2_MC13_PIN3"/><macrocell id="FB2_MC14"/><macrocell id="FB2_MC15"/><macrocell id="FB2_MC16"/><PAL/></fblock><fblock id="FB3" pinUse="0"><macrocell id="FB3_MC1" pin="FB3_MC1_PIN29"/><macrocell id="FB3_MC2" pin="FB3_MC2_PIN28"/><macrocell id="FB3_MC3" pin="FB3_MC3_PIN27"/><macrocell id="FB3_MC4"/><macrocell id="FB3_MC5"/><macrocell id="FB3_MC6" pin="FB3_MC6_PIN23"/><macrocell id="FB3_MC7"/><macrocell id="FB3_MC8"/><macrocell id="FB3_MC9"/><macrocell id="FB3_MC10" pin="FB3_MC10_PIN22"/><macrocell id="FB3_MC11" pin="FB3_MC11_PIN21"/><macrocell id="FB3_MC12" pin="FB3_MC12_PIN20"/><macrocell id="FB3_MC13"/><macrocell id="FB3_MC14" pin="FB3_MC14_PIN19"/><macrocell id="FB3_MC15" pin="FB3_MC15_PIN18"/><macrocell id="FB3_MC16"/><PAL/></fblock><fblock id="FB4" pinUse="0"><macrocell id="FB4_MC1" pin="FB4_MC1_PIN5"/><macrocell id="FB4_MC2" pin="FB4_MC2_PIN6"/><macrocell id="FB4_MC3"/><macrocell id="FB4_MC4"/><macrocell id="FB4_MC5"/><macrocell id="FB4_MC6"/><macrocell id="FB4_MC7" pin="FB4_MC7_PIN8"/><macrocell id="FB4_MC8"/><macrocell id="FB4_MC9"/><macrocell id="FB4_MC10"/><macrocell id="FB4_MC11" pin="FB4_MC11_PIN12"/><macrocell id="FB4_MC12"/><macrocell id="FB4_MC13" pin="FB4_MC13_PIN13"/><macrocell id="FB4_MC14" pin="FB4_MC14_PIN14"/><macrocell id="FB4_MC15" pin="FB4_MC15_PIN16"/><macrocell id="FB4_MC16"/><PAL/></fblock><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'SevenSegDriver.ise'.</warning></messages><compOpts blkfanin="38" datagate="ON" exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignoredg="OFF" ignorets="OFF" inputs="32" inreg="ON" iostd="LVCMOS18" keepio="OFF" loc="ON" mlopt="ON" optimize="DENSITY" part="xc2c64a-5-VQ44" prld="LOW" pterms="28" slew="FAST" terminate="KEEPER" unused="KEEPER" wysiwyg="OFF"/><specSig signal="BCD0_SPECSIG" value="BCD&lt;0&gt;"/><specSig signal="BCD1_SPECSIG" value="BCD&lt;1&gt;"/><specSig signal="BCD2_SPECSIG" value="BCD&lt;2&gt;"/><specSig signal="BCD3_SPECSIG" value="BCD&lt;3&gt;"/><specSig signal="sevenSeg5_SPECSIG" value="sevenSeg&lt;5&gt;"/><specSig signal="sevenSeg1_SPECSIG" value="sevenSeg&lt;1&gt;"/><specSig signal="sevenSeg3_SPECSIG" value="sevenSeg&lt;3&gt;"/><specSig signal="sevenSeg7_SPECSIG" value="sevenSeg&lt;7&gt;"/><specSig signal="sevenSeg6_SPECSIG" value="sevenSeg&lt;6&gt;"/><specSig signal="sevenSeg2_SPECSIG" value="sevenSeg&lt;2&gt;"/><specSig signal="sevenSeg4_SPECSIG" value="sevenSeg&lt;4&gt;"/><specSig signal="sevenSeg0_SPECSIG" value="sevenSeg&lt;0&gt;"/></document>
