/******************************************************************************
 *   COPYRIGHT (C) 2011 PMC-SIERRA, INC. ALL RIGHTS RESERVED.
 * --------------------------------------------------------------------------
 *  This software embodies materials and concepts which are proprietary and
 *  confidential to PMC-Sierra, Inc.
 *  PMC-Sierra distributes this software to its customers pursuant to the
 *  terms and conditions of the Software License Agreement
 *  contained in the text file software.lic that is distributed along with
 *  the software. This software can only be utilized if all
 *  terms and conditions of the Software License Agreement are
 *  accepted. If there are any questions, concerns, or if the
 *  Software License Agreement text file, software.lic, is missing please
 *  contact PMC-Sierra for assistance.
 * -------------------------------------------------------------------------
 *   DESCRIPTION:
 *     Contains base address definitions for the lineotn_ss_mtsb block
 * 
 *   NOTES:
 *     This file is generated by the script codegen.pm, version 1.1
 *     Do not modify this file.
 * 
 *     The input file is ../src/ioxml-filtered/pm55_82_10_map.xml
 *     block_uri "file:../docs/rda/pm55_82_10_map.xml"
 *     block_part_number "PM55_82_10"
 *     block_mnemonic "LINEOTN_SS"
 * 
 *****************************************************************************/
#ifndef _LINEOTN_SS_MTSB_MAP_H
#define _LINEOTN_SS_MTSB_MAP_H


/*
 * ==================================================================================
 *                       LINEOTN_SS_MTSB RDA XML Version Info
 * ==================================================================================
 */
#define LINEOTN_SS_MTSB_MAP_FILE_NAME    "../src/ioxml-filtered/pm55_82_10_map.xml"
#define LINEOTN_SS_MTSB_MAP_FILE_VERSION "../src/ioxml-filtered/pm55_82_10_map.xml"
/*
 * ==================================================================================
 *                       LINEOTN_SS_MTSB Block Base Addresses
 * ==================================================================================
 */
#ifndef LINEOTN_SS_MTSB_TSB_BASE_ADDR_DEFS_H
#define LINEOTN_SS_MTSB_TSB_BASE_ADDR_DEFS_H

#define BASE_ADDR_LINEOTN_SS_MTSB                                          0x00000000
#define BASE_ADDR_LINEOTN_SS_LINEOTN_TOP_MTSB                              0x00000000
#define BASE_ADDR_LINEOTN_SS_LINEOTN_TOP_LINEOTN                           0x00000000
#define BASE_ADDR_LINEOTN_SS_LINEOTN_TOP_SHARED_RAM(A)                     (0x00001000 + (A) * 0x1000)
#define MAX_LINEOTN_SS_LINEOTN_TOP_SHARED_RAM                              2
#define BASE_ADDR_LINEOTN_SS_LINEOTN_TOP_MFEC_GLUE_MFEC                    0x00004000
#define BASE_ADDR_LINEOTN_SS_LINEOTN_TOP_FEC_STAT_FECSTAT                  0x00006000
#define BASE_ADDR_LINEOTN_SS_OTU_FRM_PM55_82_20_OTU_FRM_MTSB               0x00008000
#define BASE_ADDR_LINEOTN_SS_OTU_FRM_PM55_82_20_OTU_FRM_OTU_FRM            0x00008000
#define BASE_ADDR_LINEOTN_SS_OTU_FRM_PM55_82_20_OTU_FRM_OTUDG              0x00008400
#define BASE_ADDR_LINEOTN_SS_OTU_FRM_PM55_82_20_OTU_FRM_OTUK_SK_OTU_FRM_RX 0x0000a000
#define BASE_ADDR_LINEOTN_SS_OTU_FRM_PM55_82_20_OTU_FRM_OTUK_SO_OTU_FRM_TX 0x0000b000
#define BASE_ADDR_LINEOTN_SS_OTU_FRM_PM55_82_20_OTU_FRM_ODUKSC_MTSB        0x0000c000
#define BASE_ADDR_LINEOTN_SS_OTU_FRM_PM55_82_20_OTU_FRM_ODUKSC_ODUKSC_CORE 0x0000c000
#define BASE_ADDR_LINEOTN_SS_OTU_FRM_PM55_82_20_OTU_FRM_ODUKSC_SCBS3       0x0000f000
#define BASE_ADDR_LINEOTN_SS_OTN_MLD_MTSB                                  0x00010000
#define BASE_ADDR_LINEOTN_SS_OTN_MLD_TOP_OTN_MLD                           0x00010000
#define BASE_ADDR_LINEOTN_SS_OTN_MLD_OPSM23(A)                             (0x00011000 + (A) * 0x1000)
#define MAX_LINEOTN_SS_OTN_MLD_OPSM23                                      2
#define BASE_ADDR_LINEOTN_SS_OTN_MLD_OPSM4                                 0x00014000
#define BASE_ADDR_LINEOTN_SS_OTN_MLD_SFIS_MTSB(A)                          (0x00016000 + (A) * 0x1000)
#define MAX_LINEOTN_SS_OTN_MLD_SFIS_MTSB                                   3
#define BASE_ADDR_LINEOTN_SS_OTN_MLD_SFIS_SFIS_RX(A)                       (0x00016000 + (A) * 0x1000)
#define MAX_LINEOTN_SS_OTN_MLD_SFIS_SFIS_RX                                3
#define BASE_ADDR_LINEOTN_SS_OTN_MLD_SFIS_SFIS_TX(A)                       (0x00016080 + (A) * 0x1000)
#define MAX_LINEOTN_SS_OTN_MLD_SFIS_SFIS_TX                                3
#define BASE_ADDR_LINEOTN_SS_OTN_MLD_SFI51(A)                              (0x0001a000 + (A) * 0x1000)
#define MAX_LINEOTN_SS_OTN_MLD_SFI51                                       1
#define BASE_ADDR_LINEOTN_SS_SWIZZLE7_40G(A)                               (0x00020000 + (A) * 0x2000)
#define MAX_LINEOTN_SS_SWIZZLE7_40G                                        2
#define BASE_ADDR_LINEOTN_SS_GFEC_234_GFEC                                 0x00026000
#define BASE_ADDR_LINEOTN_SS_I4_FEC(A)                                     (0x00028000 + (A) * 0x2000)
#define MAX_LINEOTN_SS_I4_FEC                                              2
#define BASE_ADDR_LINEOTN_SS_I7_FEC(A)                                     (0x0002e000 + (A) * 0x2000)
#define MAX_LINEOTN_SS_I7_FEC                                              2

#endif /* LINEOTN_SS_MTSB_TSB_BASE_ADDR_DEFS_H */
#endif /* _LINEOTN_SS_MTSB_MAP_H */
