Analysis & Synthesis report for Final
Sun May 07 16:36:12 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |final_project|gps_toplevel:gps|GPS_UART:data_processor|next_state
 12. State Machine - |final_project|gps_toplevel:gps|GPS_UART:data_processor|curr_state
 13. State Machine - |final_project|gps_toplevel:gps|RX_UART:uart_rx_unit|next_state
 14. State Machine - |final_project|gps_toplevel:gps|RX_UART:uart_rx_unit|curr_state
 15. Registers Removed During Synthesis
 16. General Register Statistics
 17. Inverted Register Statistics
 18. Registers Packed Into Inferred Megafunctions
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for loc_rom:time_rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated
 21. Source assignments for location_rom:location_rom_inst|altsyncram:altsyncram_component|altsyncram_jcb1:auto_generated
 22. Source assignments for sld_signaltap:auto_signaltap_0
 23. Source assignments for img_example:img|img_rom:img_rom|altsyncram:memory_rtl_0|altsyncram_v741:auto_generated
 24. Parameter Settings for User Entity Instance: gps_toplevel:gps|RX_UART:uart_rx_unit
 25. Parameter Settings for User Entity Instance: vga_controller:vga
 26. Parameter Settings for User Entity Instance: loc_rom:time_rom_inst|altsyncram:altsyncram_component
 27. Parameter Settings for User Entity Instance: location_rom:location_rom_inst|altsyncram:altsyncram_component
 28. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 29. Parameter Settings for Inferred Entity Instance: img_example:img|img_rom:img_rom|altsyncram:memory_rtl_0
 30. Parameter Settings for Inferred Entity Instance: hex_mux:hex_m|lpm_divide:Mod0
 31. Parameter Settings for Inferred Entity Instance: hex_mux:hex_m|lpm_divide:Div0
 32. Parameter Settings for Inferred Entity Instance: hex_mux:hex_m|lpm_divide:Mod1
 33. Parameter Settings for Inferred Entity Instance: hex_mux:hex_m|lpm_divide:Div1
 34. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult2
 35. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult3
 36. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0
 37. Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1
 38. altsyncram Parameter Settings by Entity Instance
 39. lpm_mult Parameter Settings by Entity Instance
 40. Port Connectivity Checks: "HexDriver:CHex2"
 41. Port Connectivity Checks: "HexDriver:CHex1"
 42. Port Connectivity Checks: "HexDriver:BHex1"
 43. Port Connectivity Checks: "HexDriver:BHex0"
 44. Port Connectivity Checks: "HexDriver:AHex1"
 45. Port Connectivity Checks: "HexDriver:AHex0"
 46. Port Connectivity Checks: "vga_controller:vga"
 47. Signal Tap Logic Analyzer Settings
 48. Post-Synthesis Netlist Statistics for Top Partition
 49. Elapsed Time Per Partition
 50. Connections to In-System Debugging Instance "auto_signaltap_0"
 51. Analysis & Synthesis Messages
 52. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun May 07 16:36:12 2023       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Final                                       ;
; Top-level Entity Name              ; final_project                               ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 1,382                                       ;
;     Total combinational functions  ; 1,174                                       ;
;     Dedicated logic registers      ; 570                                         ;
; Total registers                    ; 570                                         ;
; Total pins                         ; 149                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 469,120                                     ;
; Embedded Multiplier 9-bit elements ; 4                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; final_project      ; Final              ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                    ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                       ; Library     ;
+-----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; Files/img.mif                                                                                       ; yes             ; User Memory Initialization File              ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/img.mif                                                                                       ;             ;
; Files/final_project.sv                                                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv                                                                              ;             ;
; Files/VGA_controller.sv                                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/VGA_controller.sv                                                                             ;             ;
; Files/HexDriver.sv                                                                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/HexDriver.sv                                                                                  ;             ;
; UART/RX_UART.sv                                                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/UART/RX_UART.sv                                                                                     ;             ;
; UART/GPS_UART.sv                                                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/UART/GPS_UART.sv                                                                                    ;             ;
; UART/gps_toplevel.sv                                                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/UART/gps_toplevel.sv                                                                                ;             ;
; Files/img_rom.sv                                                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/img_rom.sv                                                                                    ;             ;
; Files/img_palette.sv                                                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/img_palette.sv                                                                                ;             ;
; Files/img_example.sv                                                                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/img_example.sv                                                                                ;             ;
; Files/hex_mux.sv                                                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/hex_mux.sv                                                                                    ;             ;
; Files/Memory/loc_rom.v                                                                              ; yes             ; User Wizard-Generated File                   ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/Memory/loc_rom.v                                                                              ;             ;
; Files/Memory/location_rom.v                                                                         ; yes             ; User Wizard-Generated File                   ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/Memory/location_rom.v                                                                         ;             ;
; altsyncram.tdf                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                                              ;             ;
; stratix_ram_block.inc                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                       ;             ;
; lpm_mux.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                 ;             ;
; lpm_decode.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                                              ;             ;
; aglobal181.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                                                              ;             ;
; a_rdenreg.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                               ;             ;
; altrom.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                                                                                                  ;             ;
; altram.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                                                                                                  ;             ;
; altdpram.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                                                                                                ;             ;
; db/altsyncram_9va1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/altsyncram_9va1.tdf                                                                              ;             ;
; ./Files/Memory/time_data.mif                                                                        ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/Memory/time_data.mif                                                                          ;             ;
; db/altsyncram_jcb1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/altsyncram_jcb1.tdf                                                                              ;             ;
; ./Files/Memory/location_data.mif                                                                    ; yes             ; Auto-Found Memory Initialization File        ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/Memory/location_data.mif                                                                      ;             ;
; sld_signaltap.vhd                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                           ;             ;
; sld_signaltap_impl.vhd                                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                      ;             ;
; sld_ela_control.vhd                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                         ;             ;
; lpm_shiftreg.tdf                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                            ;             ;
; lpm_constant.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_constant.inc                                                                                            ;             ;
; dffeea.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffeea.inc                                                                                                  ;             ;
; sld_mbpmg.vhd                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                               ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                ;             ;
; sld_buffer_manager.vhd                                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                      ;             ;
; db/altsyncram_ec14.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/altsyncram_ec14.tdf                                                                              ;             ;
; altdpram.tdf                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.tdf                                                                                                ;             ;
; memmodes.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/others/maxplus2/memmodes.inc                                                                                              ;             ;
; a_hdffe.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                 ;             ;
; alt_le_rden_reg.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                         ;             ;
; altsyncram.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.inc                                                                                              ;             ;
; lpm_mux.tdf                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                 ;             ;
; muxlut.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muxlut.inc                                                                                                  ;             ;
; bypassff.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/bypassff.inc                                                                                                ;             ;
; altshift.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.inc                                                                                                ;             ;
; db/mux_i7c.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/mux_i7c.tdf                                                                                      ;             ;
; lpm_decode.tdf                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                              ;             ;
; declut.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/declut.inc                                                                                                  ;             ;
; lpm_compare.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.inc                                                                                             ;             ;
; db/decode_3af.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/decode_3af.tdf                                                                                   ;             ;
; lpm_counter.tdf                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                             ;             ;
; lpm_add_sub.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                             ;             ;
; cmpconst.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cmpconst.inc                                                                                                ;             ;
; lpm_counter.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.inc                                                                                             ;             ;
; alt_counter_stratix.inc                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                     ;             ;
; db/cntr_8hi.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/cntr_8hi.tdf                                                                                     ;             ;
; db/cntr_4rh.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/cntr_4rh.tdf                                                                                     ;             ;
; db/cmpr_grb.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/cmpr_grb.tdf                                                                                     ;             ;
; db/cntr_odi.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/cntr_odi.tdf                                                                                     ;             ;
; db/cmpr_drb.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/cmpr_drb.tdf                                                                                     ;             ;
; sld_rom_sr.vhd                                                                                      ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                              ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                               ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                   ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                           ;             ;
; sld_hub.vhd                                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                 ; altera_sld  ;
; db/ip/sld67a43976/alt_sld_fab.v                                                                     ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/ip/sld67a43976/alt_sld_fab.v                                                                     ; alt_sld_fab ;
; db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab.v                                              ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab.v                                              ; alt_sld_fab ;
; db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                       ; alt_sld_fab ;
; db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                    ; alt_sld_fab ;
; db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                  ; yes             ; Encrypted Auto-Found VHDL File               ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                  ; alt_sld_fab ;
; db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                    ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                    ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                            ;             ;
; db/altsyncram_v741.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/altsyncram_v741.tdf                                                                              ;             ;
; db/decode_uk9.tdf                                                                                   ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/decode_uk9.tdf                                                                                   ;             ;
; db/mux_g3b.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/mux_g3b.tdf                                                                                      ;             ;
; lpm_divide.tdf                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                              ;             ;
; abs_divider.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc                                                                                             ;             ;
; sign_div_unsign.inc                                                                                 ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                                         ;             ;
; db/lpm_divide_ckl.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/lpm_divide_ckl.tdf                                                                               ;             ;
; db/sign_div_unsign_bkh.tdf                                                                          ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/sign_div_unsign_bkh.tdf                                                                          ;             ;
; db/alt_u_div_0fe.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/alt_u_div_0fe.tdf                                                                                ;             ;
; db/add_sub_t3c.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/add_sub_t3c.tdf                                                                                  ;             ;
; db/add_sub_u3c.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/add_sub_u3c.tdf                                                                                  ;             ;
; db/lpm_divide_9sl.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/lpm_divide_9sl.tdf                                                                               ;             ;
; lpm_mult.tdf                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                                ;             ;
; multcore.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.inc                                                                                                ;             ;
; db/mult_lns.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/mult_lns.tdf                                                                                     ;             ;
; multcore.tdf                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf                                                                                                ;             ;
; csa_add.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/csa_add.inc                                                                                                 ;             ;
; mpar_add.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.inc                                                                                                ;             ;
; muleabz.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/muleabz.inc                                                                                                 ;             ;
; mul_lfrg.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_lfrg.inc                                                                                                ;             ;
; mul_boothc.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mul_boothc.inc                                                                                              ;             ;
; alt_ded_mult.inc                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult.inc                                                                                            ;             ;
; alt_ded_mult_y.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                                                          ;             ;
; dffpipe.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dffpipe.inc                                                                                                 ;             ;
; mpar_add.tdf                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf                                                                                                ;             ;
; lpm_add_sub.tdf                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                                             ;             ;
; addcore.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/addcore.inc                                                                                                 ;             ;
; look_add.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/look_add.inc                                                                                                ;             ;
; alt_stratix_add_sub.inc                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                                                     ;             ;
; db/add_sub_8kg.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/add_sub_8kg.tdf                                                                                  ;             ;
; db/add_sub_6vg.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/add_sub_6vg.tdf                                                                                  ;             ;
; altshift.tdf                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altshift.tdf                                                                                                ;             ;
; db/add_sub_7kg.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/add_sub_7kg.tdf                                                                                  ;             ;
; db/add_sub_5vg.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/add_sub_5vg.tdf                                                                                  ;             ;
; db/altsyncram_uch2.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/altsyncram_uch2.tdf                                                                              ;             ;
; db/mult_pgs.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/mult_pgs.tdf                                                                                     ;             ;
; db/add_sub_arg.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/add_sub_arg.tdf                                                                                  ;             ;
; db/mult_lgs.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/mult_lgs.tdf                                                                                     ;             ;
; final_soc/synthesis/final_soc.v                                                                     ; yes             ; User Verilog HDL File                        ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/final_soc.v                                                                     ; final_soc   ;
; final_soc/synthesis/submodules/altera_reset_controller.v                                            ; yes             ; User Verilog HDL File                        ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_reset_controller.v                                            ; final_soc   ;
; final_soc/synthesis/submodules/altera_reset_synchronizer.v                                          ; yes             ; User Verilog HDL File                        ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_reset_synchronizer.v                                          ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_irq_mapper.sv                                              ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_irq_mapper.sv                                              ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v                                        ; yes             ; User Verilog HDL File                        ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0.v                                        ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_004.v                  ; yes             ; User Verilog HDL File                        ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_004.v                  ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter.v                      ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; final_soc   ;
; final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                           ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                           ; final_soc   ;
; final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                     ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_avalon_st_clock_crosser.v                                     ; final_soc   ;
; final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                      ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_std_synchronizer_nocut.v                                      ; final_soc   ;
; final_soc/synthesis/submodules/altera_merlin_width_adapter.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_merlin_width_adapter.sv                                       ; final_soc   ;
; final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                  ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                  ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_mux.sv                               ; final_soc   ;
; final_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_merlin_arbitrator.sv                                          ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_rsp_demux.sv                             ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_mux.sv                               ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv                             ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_cmd_demux.sv                             ; final_soc   ;
; final_soc/synthesis/submodules/altera_merlin_burst_adapter.sv                                       ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_merlin_burst_adapter.sv                                       ; final_soc   ;
; final_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv                                ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_006.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_006.sv                            ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router_002.sv                            ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_mm_interconnect_0_router.sv                                ; final_soc   ;
; final_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_avalon_sc_fifo.v                                              ; final_soc   ;
; final_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                         ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_merlin_slave_agent.sv                                         ; final_soc   ;
; final_soc/synthesis/submodules/altera_merlin_master_agent.sv                                        ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_merlin_master_agent.sv                                        ; final_soc   ;
; final_soc/synthesis/submodules/altera_merlin_slave_translator.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_merlin_slave_translator.sv                                    ; final_soc   ;
; final_soc/synthesis/submodules/altera_merlin_master_translator.sv                                   ; yes             ; User SystemVerilog HDL File                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/altera_merlin_master_translator.sv                                   ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_usb_rst.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_usb_rst.v                                                  ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_timer_0.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_timer_0.v                                                  ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_sysid_qsys_0.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_sysid_qsys_0.v                                             ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_spi_0.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_spi_0.v                                                    ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_sdram_pll.v                                                ; yes             ; User Verilog HDL File                        ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_sdram_pll.v                                                ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_sdram.v                                                    ; yes             ; User Verilog HDL File                        ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_sdram.v                                                    ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v                                             ; yes             ; User Verilog HDL File                        ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0.v                                             ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v                                         ; yes             ; User Verilog HDL File                        ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu.v                                         ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; yes             ; User Verilog HDL File                        ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_sysclk.v                      ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_tck.v                         ; yes             ; User Verilog HDL File                        ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_tck.v                         ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; yes             ; User Verilog HDL File                        ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_debug_slave_wrapper.v                     ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_test_bench.v                              ; yes             ; User Verilog HDL File                        ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_nios2_gen2_0_cpu_test_bench.v                              ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_leds_pio.v                                                 ; yes             ; User Verilog HDL File                        ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_leds_pio.v                                                 ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_keycode.v                                                  ; yes             ; User Verilog HDL File                        ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_keycode.v                                                  ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_key_external_connection.v                                  ; yes             ; User Verilog HDL File                        ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_key_external_connection.v                                  ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_jtag_uart_0.v                                              ; yes             ; User Verilog HDL File                        ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_jtag_uart_0.v                                              ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_hex_digits_pio.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_hex_digits_pio.v                                           ; final_soc   ;
; final_soc/synthesis/submodules/final_soc_add_accumulate.v                                           ; yes             ; User Verilog HDL File                        ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/final_soc/synthesis/submodules/final_soc_add_accumulate.v                                           ; final_soc   ;
; scfifo.tdf                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                                                                  ;             ;
; a_regfifo.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                                                               ;             ;
; a_dpfifo.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                ;             ;
; a_i2fifo.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                ;             ;
; a_fffifo.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                ;             ;
; a_f2fifo.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                ;             ;
; db/scfifo_9621.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/scfifo_9621.tdf                                                                                  ;             ;
; db/a_dpfifo_bb01.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/a_dpfifo_bb01.tdf                                                                                ;             ;
; db/a_fefifo_7cf.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/a_fefifo_7cf.tdf                                                                                 ;             ;
; db/cntr_337.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/cntr_337.tdf                                                                                     ;             ;
; db/altsyncram_dtn1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/altsyncram_dtn1.tdf                                                                              ;             ;
; db/cntr_n2b.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/cntr_n2b.tdf                                                                                     ;             ;
; alt_jtag_atlantic.v                                                                                 ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                         ;             ;
; db/altsyncram_s0c1.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/altsyncram_s0c1.tdf                                                                              ;             ;
; altera_std_synchronizer.v                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                   ;             ;
; db/altsyncram_0n61.tdf                                                                              ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/altsyncram_0n61.tdf                                                                              ;             ;
; sld_virtual_jtag_basic.v                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                    ;             ;
; db/mult_jgs.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/mult_jgs.tdf                                                                                     ;             ;
; db/mult_fgs.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/mult_fgs.tdf                                                                                     ;             ;
+-----------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                       ;
+---------------------------------------------+---------------------+
; Resource                                    ; Usage               ;
+---------------------------------------------+---------------------+
; Estimated Total logic elements              ; 1,382               ;
;                                             ;                     ;
; Total combinational functions               ; 1174                ;
; Logic element usage by number of LUT inputs ;                     ;
;     -- 4 input functions                    ; 447                 ;
;     -- 3 input functions                    ; 327                 ;
;     -- <=2 input functions                  ; 400                 ;
;                                             ;                     ;
; Logic elements by mode                      ;                     ;
;     -- normal mode                          ; 871                 ;
;     -- arithmetic mode                      ; 303                 ;
;                                             ;                     ;
; Total registers                             ; 570                 ;
;     -- Dedicated logic registers            ; 570                 ;
;     -- I/O registers                        ; 0                   ;
;                                             ;                     ;
; I/O pins                                    ; 149                 ;
; Total memory bits                           ; 469120              ;
;                                             ;                     ;
; Embedded Multiplier 9-bit elements          ; 4                   ;
;                                             ;                     ;
; Maximum fan-out node                        ; MAX10_CLK1_50~input ;
; Maximum fan-out                             ; 295                 ;
; Total fan-out                               ; 6787                ;
; Average fan-out                             ; 3.16                ;
+---------------------------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                       ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |final_project                                                                                                                          ; 1174 (94)           ; 570 (8)                   ; 469120      ; 0          ; 4            ; 0       ; 2         ; 149  ; 0            ; 0          ; |final_project                                                                                                                                                                                                                                                                                                                                            ; final_project                     ; work         ;
;    |HexDriver:AHex0|                                                                                                                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|HexDriver:AHex0                                                                                                                                                                                                                                                                                                                            ; HexDriver                         ; work         ;
;    |HexDriver:AHex1|                                                                                                                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|HexDriver:AHex1                                                                                                                                                                                                                                                                                                                            ; HexDriver                         ; work         ;
;    |HexDriver:BHex0|                                                                                                                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|HexDriver:BHex0                                                                                                                                                                                                                                                                                                                            ; HexDriver                         ; work         ;
;    |HexDriver:BHex1|                                                                                                                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|HexDriver:BHex1                                                                                                                                                                                                                                                                                                                            ; HexDriver                         ; work         ;
;    |HexDriver:CHex1|                                                                                                                    ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|HexDriver:CHex1                                                                                                                                                                                                                                                                                                                            ; HexDriver                         ; work         ;
;    |gps_toplevel:gps|                                                                                                                   ; 194 (0)             ; 153 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|gps_toplevel:gps                                                                                                                                                                                                                                                                                                                           ; gps_toplevel                      ; work         ;
;       |GPS_UART:data_processor|                                                                                                         ; 119 (119)           ; 114 (114)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|gps_toplevel:gps|GPS_UART:data_processor                                                                                                                                                                                                                                                                                                   ; GPS_UART                          ; work         ;
;       |RX_UART:uart_rx_unit|                                                                                                            ; 75 (75)             ; 39 (39)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|gps_toplevel:gps|RX_UART:uart_rx_unit                                                                                                                                                                                                                                                                                                      ; RX_UART                           ; work         ;
;    |hex_mux:hex_m|                                                                                                                      ; 252 (28)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|hex_mux:hex_m                                                                                                                                                                                                                                                                                                                              ; hex_mux                           ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 56 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|hex_mux:hex_m|lpm_divide:Div0                                                                                                                                                                                                                                                                                                              ; lpm_divide                        ; work         ;
;          |lpm_divide_9sl:auto_generated|                                                                                                ; 56 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|hex_mux:hex_m|lpm_divide:Div0|lpm_divide_9sl:auto_generated                                                                                                                                                                                                                                                                                ; lpm_divide_9sl                    ; work         ;
;             |sign_div_unsign_bkh:divider|                                                                                               ; 56 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|hex_mux:hex_m|lpm_divide:Div0|lpm_divide_9sl:auto_generated|sign_div_unsign_bkh:divider                                                                                                                                                                                                                                                    ; sign_div_unsign_bkh               ; work         ;
;                |alt_u_div_0fe:divider|                                                                                                  ; 56 (56)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|hex_mux:hex_m|lpm_divide:Div0|lpm_divide_9sl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_0fe:divider                                                                                                                                                                                                                              ; alt_u_div_0fe                     ; work         ;
;       |lpm_divide:Div1|                                                                                                                 ; 56 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|hex_mux:hex_m|lpm_divide:Div1                                                                                                                                                                                                                                                                                                              ; lpm_divide                        ; work         ;
;          |lpm_divide_9sl:auto_generated|                                                                                                ; 56 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|hex_mux:hex_m|lpm_divide:Div1|lpm_divide_9sl:auto_generated                                                                                                                                                                                                                                                                                ; lpm_divide_9sl                    ; work         ;
;             |sign_div_unsign_bkh:divider|                                                                                               ; 56 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|hex_mux:hex_m|lpm_divide:Div1|lpm_divide_9sl:auto_generated|sign_div_unsign_bkh:divider                                                                                                                                                                                                                                                    ; sign_div_unsign_bkh               ; work         ;
;                |alt_u_div_0fe:divider|                                                                                                  ; 56 (56)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|hex_mux:hex_m|lpm_divide:Div1|lpm_divide_9sl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_0fe:divider                                                                                                                                                                                                                              ; alt_u_div_0fe                     ; work         ;
;       |lpm_divide:Mod0|                                                                                                                 ; 56 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|hex_mux:hex_m|lpm_divide:Mod0                                                                                                                                                                                                                                                                                                              ; lpm_divide                        ; work         ;
;          |lpm_divide_ckl:auto_generated|                                                                                                ; 56 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|hex_mux:hex_m|lpm_divide:Mod0|lpm_divide_ckl:auto_generated                                                                                                                                                                                                                                                                                ; lpm_divide_ckl                    ; work         ;
;             |sign_div_unsign_bkh:divider|                                                                                               ; 56 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|hex_mux:hex_m|lpm_divide:Mod0|lpm_divide_ckl:auto_generated|sign_div_unsign_bkh:divider                                                                                                                                                                                                                                                    ; sign_div_unsign_bkh               ; work         ;
;                |alt_u_div_0fe:divider|                                                                                                  ; 56 (56)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|hex_mux:hex_m|lpm_divide:Mod0|lpm_divide_ckl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_0fe:divider                                                                                                                                                                                                                              ; alt_u_div_0fe                     ; work         ;
;       |lpm_divide:Mod1|                                                                                                                 ; 56 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|hex_mux:hex_m|lpm_divide:Mod1                                                                                                                                                                                                                                                                                                              ; lpm_divide                        ; work         ;
;          |lpm_divide_ckl:auto_generated|                                                                                                ; 56 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|hex_mux:hex_m|lpm_divide:Mod1|lpm_divide_ckl:auto_generated                                                                                                                                                                                                                                                                                ; lpm_divide_ckl                    ; work         ;
;             |sign_div_unsign_bkh:divider|                                                                                               ; 56 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|hex_mux:hex_m|lpm_divide:Mod1|lpm_divide_ckl:auto_generated|sign_div_unsign_bkh:divider                                                                                                                                                                                                                                                    ; sign_div_unsign_bkh               ; work         ;
;                |alt_u_div_0fe:divider|                                                                                                  ; 56 (56)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|hex_mux:hex_m|lpm_divide:Mod1|lpm_divide_ckl:auto_generated|sign_div_unsign_bkh:divider|alt_u_div_0fe:divider                                                                                                                                                                                                                              ; alt_u_div_0fe                     ; work         ;
;    |img_example:img|                                                                                                                    ; 104 (33)            ; 16 (11)                   ; 460800      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|img_example:img                                                                                                                                                                                                                                                                                                                            ; img_example                       ; work         ;
;       |img_rom:img_rom|                                                                                                                 ; 71 (0)              ; 5 (0)                     ; 460800      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|img_example:img|img_rom:img_rom                                                                                                                                                                                                                                                                                                            ; img_rom                           ; work         ;
;          |altsyncram:memory_rtl_0|                                                                                                      ; 71 (0)              ; 5 (0)                     ; 460800      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|img_example:img|img_rom:img_rom|altsyncram:memory_rtl_0                                                                                                                                                                                                                                                                                    ; altsyncram                        ; work         ;
;             |altsyncram_v741:auto_generated|                                                                                            ; 71 (0)              ; 5 (5)                     ; 460800      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|img_example:img|img_rom:img_rom|altsyncram:memory_rtl_0|altsyncram_v741:auto_generated                                                                                                                                                                                                                                                     ; altsyncram_v741                   ; work         ;
;                |decode_uk9:rden_decode|                                                                                                 ; 24 (24)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|img_example:img|img_rom:img_rom|altsyncram:memory_rtl_0|altsyncram_v741:auto_generated|decode_uk9:rden_decode                                                                                                                                                                                                                              ; decode_uk9                        ; work         ;
;                |mux_g3b:mux2|                                                                                                           ; 47 (47)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|img_example:img|img_rom:img_rom|altsyncram:memory_rtl_0|altsyncram_v741:auto_generated|mux_g3b:mux2                                                                                                                                                                                                                                        ; mux_g3b                           ; work         ;
;    |loc_rom:time_rom_inst|                                                                                                              ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|loc_rom:time_rom_inst                                                                                                                                                                                                                                                                                                                      ; loc_rom                           ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|loc_rom:time_rom_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                      ; altsyncram                        ; work         ;
;          |altsyncram_9va1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|loc_rom:time_rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated                                                                                                                                                                                                                                                       ; altsyncram_9va1                   ; work         ;
;    |location_rom:location_rom_inst|                                                                                                     ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|location_rom:location_rom_inst                                                                                                                                                                                                                                                                                                             ; location_rom                      ; work         ;
;       |altsyncram:altsyncram_component|                                                                                                 ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|location_rom:location_rom_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                             ; altsyncram                        ; work         ;
;          |altsyncram_jcb1:auto_generated|                                                                                               ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|location_rom:location_rom_inst|altsyncram:altsyncram_component|altsyncram_jcb1:auto_generated                                                                                                                                                                                                                                              ; altsyncram_jcb1                   ; work         ;
;    |lpm_mult:Mult0|                                                                                                                     ; 26 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;       |multcore:mult_core|                                                                                                              ; 26 (14)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                                          ; multcore                          ; work         ;
;          |mpar_add:padder|                                                                                                              ; 12 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;             |lpm_add_sub:adder[0]|                                                                                                      ; 8 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                |add_sub_8kg:auto_generated|                                                                                             ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_8kg:auto_generated                                                                                                                                                                                                                                          ; add_sub_8kg                       ; work         ;
;             |mpar_add:sub_par_add|                                                                                                      ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                                     ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 4 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                ; lpm_add_sub                       ; work         ;
;                   |add_sub_6vg:auto_generated|                                                                                          ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_6vg:auto_generated                                                                                                                                                                                                                     ; add_sub_6vg                       ; work         ;
;    |lpm_mult:Mult1|                                                                                                                     ; 17 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;       |multcore:mult_core|                                                                                                              ; 17 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                                                                                                                                                                          ; multcore                          ; work         ;
;          |mpar_add:padder|                                                                                                              ; 6 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                          ; mpar_add                          ; work         ;
;             |lpm_add_sub:adder[0]|                                                                                                      ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                     ; lpm_add_sub                       ; work         ;
;                |add_sub_7kg:auto_generated|                                                                                             ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_7kg:auto_generated                                                                                                                                                                                                                                          ; add_sub_7kg                       ; work         ;
;             |mpar_add:sub_par_add|                                                                                                      ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                                     ; mpar_add                          ; work         ;
;                |lpm_add_sub:adder[0]|                                                                                                   ; 1 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                ; lpm_add_sub                       ; work         ;
;                   |add_sub_5vg:auto_generated|                                                                                          ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_5vg:auto_generated                                                                                                                                                                                                                     ; add_sub_5vg                       ; work         ;
;    |lpm_mult:Mult2|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |final_project|lpm_mult:Mult2                                                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;       |mult_lns:auto_generated|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |final_project|lpm_mult:Mult2|mult_lns:auto_generated                                                                                                                                                                                                                                                                                                     ; mult_lns                          ; work         ;
;    |lpm_mult:Mult3|                                                                                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |final_project|lpm_mult:Mult3                                                                                                                                                                                                                                                                                                                             ; lpm_mult                          ; work         ;
;       |mult_lns:auto_generated|                                                                                                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |final_project|lpm_mult:Mult3|mult_lns:auto_generated                                                                                                                                                                                                                                                                                                     ; mult_lns                          ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 126 (1)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 125 (0)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 125 (0)             ; 91 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 125 (1)             ; 91 (5)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 124 (0)             ; 86 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 124 (85)            ; 86 (58)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 21 (21)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
;    |sld_signaltap:auto_signaltap_0|                                                                                                     ; 282 (2)             ; 279 (2)                   ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                             ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 280 (0)             ; 277 (0)                   ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                       ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 280 (88)            ; 277 (78)                  ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 17 (0)              ; 46 (46)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                 ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                             ; lpm_decode                        ; work         ;
;                   |decode_3af:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_3af:auto_generated                                                                                                                   ; decode_3af                        ; work         ;
;                |lpm_mux:mux|                                                                                                            ; 15 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                                     ; lpm_mux                           ; work         ;
;                   |mux_i7c:auto_generated|                                                                                              ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_i7c:auto_generated                                                                                                                              ; mux_i7c                           ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                ; altsyncram                        ; work         ;
;                |altsyncram_ec14:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 128         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ec14:auto_generated                                                                                                                                                 ; altsyncram_ec14                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                 ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                   ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 14 (14)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                        ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 59 (59)             ; 44 (44)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                     ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 4 (1)               ; 21 (1)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                    ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|                                 ; 2 (0)               ; 5 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                             ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                                                          ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                  ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                                                      ; 2 (0)               ; 2 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                              ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                            ; 2 (2)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1        ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                      ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                              ; lpm_shiftreg                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 51 (4)              ; 43 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                               ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 7 (0)               ; 7 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                              ; lpm_counter                       ; work         ;
;                   |cntr_8hi:auto_generated|                                                                                             ; 7 (7)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_8hi:auto_generated                                                                                      ; cntr_8hi                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 6 (0)               ; 4 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                    ; lpm_counter                       ; work         ;
;                   |cntr_4rh:auto_generated|                                                                                             ; 6 (6)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_4rh:auto_generated                                                                            ; cntr_4rh                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 4 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_odi:auto_generated|                                                                                             ; 4 (4)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_odi:auto_generated                                                                               ; cntr_odi                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                              ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                               ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 15 (15)             ; 15 (15)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 30 (30)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                          ; sld_rom_sr                        ; work         ;
;    |vga_controller:vga|                                                                                                                 ; 44 (44)             ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |final_project|vga_controller:vga                                                                                                                                                                                                                                                                                                                         ; vga_controller                    ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------+
; img_example:img|img_rom:img_rom|altsyncram:memory_rtl_0|altsyncram_v741:auto_generated|ALTSYNCRAM                                                                                                     ; AUTO ; ROM              ; 153600       ; 3            ; --           ; --           ; 460800 ; ./Files/img.mif                  ;
; loc_rom:time_rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated|ALTSYNCRAM                                                                                                       ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096   ; ./Files/Memory/time_data.mif     ;
; location_rom:location_rom_inst|altsyncram:altsyncram_component|altsyncram_jcb1:auto_generated|ALTSYNCRAM                                                                                              ; AUTO ; ROM              ; 256          ; 16           ; --           ; --           ; 4096   ; ./Files/Memory/location_data.mif ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_ec14:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 1            ; 128          ; 1            ; 128    ; None                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                    ; IP Include File             ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |final_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                             ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |final_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                             ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |final_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                             ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |final_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                             ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |final_project|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                             ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |final_project|location_rom:location_rom_inst                                                                                                                                                                                                                                      ; Files/Memory/location_rom.v ;
; Altera ; ROM: 1-PORT  ; 18.1    ; N/A          ; N/A          ; |final_project|loc_rom:time_rom_inst                                                                                                                                                                                                                                               ; Files/Memory/loc_rom.v      ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------+
; State Machine - |final_project|gps_toplevel:gps|GPS_UART:data_processor|next_state                                  ;
+--------------------------+---------------------+-----------------+--------------------------+-----------------------+
; Name                     ; next_state.CHECKSUM ; next_state.DONE ; next_state.READ_SENTENCE ; next_state.WAIT_START ;
+--------------------------+---------------------+-----------------+--------------------------+-----------------------+
; next_state.WAIT_START    ; 0                   ; 0               ; 0                        ; 0                     ;
; next_state.READ_SENTENCE ; 0                   ; 0               ; 1                        ; 1                     ;
; next_state.DONE          ; 0                   ; 1               ; 0                        ; 1                     ;
; next_state.CHECKSUM      ; 1                   ; 0               ; 0                        ; 1                     ;
+--------------------------+---------------------+-----------------+--------------------------+-----------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------+
; State Machine - |final_project|gps_toplevel:gps|GPS_UART:data_processor|curr_state                                  ;
+--------------------------+---------------------+-----------------+--------------------------+-----------------------+
; Name                     ; curr_state.CHECKSUM ; curr_state.DONE ; curr_state.READ_SENTENCE ; curr_state.WAIT_START ;
+--------------------------+---------------------+-----------------+--------------------------+-----------------------+
; curr_state.WAIT_START    ; 0                   ; 0               ; 0                        ; 0                     ;
; curr_state.READ_SENTENCE ; 0                   ; 0               ; 1                        ; 1                     ;
; curr_state.DONE          ; 0                   ; 1               ; 0                        ; 1                     ;
; curr_state.CHECKSUM      ; 1                   ; 0               ; 0                        ; 1                     ;
+--------------------------+---------------------+-----------------+--------------------------+-----------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |final_project|gps_toplevel:gps|RX_UART:uart_rx_unit|next_state                            ;
+----------------------+---------------------+----------------------+----------------------+-----------------+
; Name                 ; next_state.STOP_BIT ; next_state.DATA_BITS ; next_state.START_BIT ; next_state.IDLE ;
+----------------------+---------------------+----------------------+----------------------+-----------------+
; next_state.IDLE      ; 0                   ; 0                    ; 0                    ; 0               ;
; next_state.START_BIT ; 0                   ; 0                    ; 1                    ; 1               ;
; next_state.DATA_BITS ; 0                   ; 1                    ; 0                    ; 1               ;
; next_state.STOP_BIT  ; 1                   ; 0                    ; 0                    ; 1               ;
+----------------------+---------------------+----------------------+----------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------+
; State Machine - |final_project|gps_toplevel:gps|RX_UART:uart_rx_unit|curr_state                            ;
+----------------------+---------------------+----------------------+----------------------+-----------------+
; Name                 ; curr_state.STOP_BIT ; curr_state.DATA_BITS ; curr_state.START_BIT ; curr_state.IDLE ;
+----------------------+---------------------+----------------------+----------------------+-----------------+
; curr_state.IDLE      ; 0                   ; 0                    ; 0                    ; 0               ;
; curr_state.START_BIT ; 0                   ; 0                    ; 1                    ; 1               ;
; curr_state.DATA_BITS ; 0                   ; 1                    ; 0                    ; 1               ;
; curr_state.STOP_BIT  ; 1                   ; 0                    ; 0                    ; 1               ;
+----------------------+---------------------+----------------------+----------------------+-----------------+


+----------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                       ;
+-------------------------------------------------------------------+--------------------------------------+
; Register name                                                     ; Reason for Removal                   ;
+-------------------------------------------------------------------+--------------------------------------+
; gps_toplevel:gps|GPS_UART:data_processor|sentence[12][7]          ; Lost fanout                          ;
; gps_toplevel:gps|GPS_UART:data_processor|sentence[26][7]          ; Lost fanout                          ;
; img_example:img|red[1]                                            ; Merged with img_example:img|green[3] ;
; gps_toplevel:gps|GPS_UART:data_processor|curr_state.WAIT_START    ; Lost fanout                          ;
; gps_toplevel:gps|GPS_UART:data_processor|curr_state.READ_SENTENCE ; Lost fanout                          ;
; gps_toplevel:gps|GPS_UART:data_processor|curr_state.DONE          ; Lost fanout                          ;
; gps_toplevel:gps|GPS_UART:data_processor|curr_state.CHECKSUM      ; Lost fanout                          ;
; gps_toplevel:gps|RX_UART:uart_rx_unit|curr_state.IDLE             ; Lost fanout                          ;
; gps_toplevel:gps|RX_UART:uart_rx_unit|curr_state.START_BIT        ; Lost fanout                          ;
; gps_toplevel:gps|RX_UART:uart_rx_unit|curr_state.DATA_BITS        ; Lost fanout                          ;
; gps_toplevel:gps|RX_UART:uart_rx_unit|curr_state.STOP_BIT         ; Lost fanout                          ;
; gps_toplevel:gps|GPS_UART:data_processor|next_state~6             ; Lost fanout                          ;
; gps_toplevel:gps|GPS_UART:data_processor|next_state~7             ; Lost fanout                          ;
; gps_toplevel:gps|GPS_UART:data_processor|curr_state~2             ; Lost fanout                          ;
; gps_toplevel:gps|GPS_UART:data_processor|curr_state~3             ; Lost fanout                          ;
; gps_toplevel:gps|RX_UART:uart_rx_unit|next_state~2                ; Lost fanout                          ;
; gps_toplevel:gps|RX_UART:uart_rx_unit|next_state~3                ; Lost fanout                          ;
; gps_toplevel:gps|RX_UART:uart_rx_unit|next_state~4                ; Lost fanout                          ;
; gps_toplevel:gps|RX_UART:uart_rx_unit|curr_state~2                ; Lost fanout                          ;
; gps_toplevel:gps|RX_UART:uart_rx_unit|curr_state~3                ; Lost fanout                          ;
; gps_toplevel:gps|RX_UART:uart_rx_unit|curr_state~4                ; Lost fanout                          ;
; Total Number of Removed Registers = 21                            ;                                      ;
+-------------------------------------------------------------------+--------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 570   ;
; Number of registers using Synchronous Clear  ; 70    ;
; Number of registers using Synchronous Load   ; 58    ;
; Number of registers using Asynchronous Clear ; 156   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 398   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                   ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                   ; 1       ;
; Total number of inverted registers = 10                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                  ;
+-----------------------------------------+----------------------------------------------+------+
; Register Name                           ; Megafunction                                 ; Type ;
+-----------------------------------------+----------------------------------------------+------+
; img_example:img|img_rom:img_rom|q[0..2] ; img_example:img|img_rom:img_rom|memory_rtl_0 ; RAM  ;
+-----------------------------------------+----------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |final_project|gps_toplevel:gps|GPS_UART:data_processor|message[0]        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |final_project|addr_r[7]                                                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; Yes        ; |final_project|gps_toplevel:gps|GPS_UART:data_processor|checksum_count[0] ;
; 6:1                ; 14 bits   ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; Yes        ; |final_project|gps_toplevel:gps|RX_UART:uart_rx_unit|r_Clock_Count[1]     ;
; 8:1                ; 7 bits    ; 35 LEs        ; 7 LEs                ; 28 LEs                 ; Yes        ; |final_project|gps_toplevel:gps|GPS_UART:data_processor|data_index[0]     ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |final_project|gps_toplevel:gps|GPS_UART:data_processor|sentence[37][3]   ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |final_project|gps_toplevel:gps|GPS_UART:data_processor|sentence[36][2]   ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |final_project|gps_toplevel:gps|GPS_UART:data_processor|sentence[35][2]   ;
; 8:1                ; 4 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |final_project|gps_toplevel:gps|GPS_UART:data_processor|sentence[34][2]   ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |final_project|gps_toplevel:gps|GPS_UART:data_processor|sentence[27][6]   ;
; 8:1                ; 7 bits    ; 35 LEs        ; 7 LEs                ; 28 LEs                 ; Yes        ; |final_project|gps_toplevel:gps|GPS_UART:data_processor|sentence[26][0]   ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |final_project|gps_toplevel:gps|GPS_UART:data_processor|sentence[13][0]   ;
; 8:1                ; 7 bits    ; 35 LEs        ; 7 LEs                ; 28 LEs                 ; Yes        ; |final_project|gps_toplevel:gps|GPS_UART:data_processor|sentence[12][0]   ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |final_project|gps_toplevel:gps|GPS_UART:data_processor|sentence[8][7]    ;
; 8:1                ; 8 bits    ; 40 LEs        ; 8 LEs                ; 32 LEs                 ; Yes        ; |final_project|gps_toplevel:gps|GPS_UART:data_processor|sentence[5][6]    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |final_project|gps_toplevel:gps|GPS_UART:data_processor|next_state        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |final_project|gps_toplevel:gps|RX_UART:uart_rx_unit|r_Bit_Index          ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |final_project|VGA_B                                                      ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |final_project|hex_mux:hex_m|hex_data[1][2]                               ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |final_project|gps_toplevel:gps|GPS_UART:data_processor|next_state        ;
; 11:1               ; 2 bits    ; 14 LEs        ; 10 LEs               ; 4 LEs                  ; No         ; |final_project|gps_toplevel:gps|GPS_UART:data_processor|next_state        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for loc_rom:time_rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Source assignments for location_rom:location_rom_inst|altsyncram:altsyncram_component|altsyncram_jcb1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                     ;
+---------------------------------+--------------------+------+--------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                      ;
+---------------------------------+--------------------+------+--------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for img_example:img|img_rom:img_rom|altsyncram:memory_rtl_0|altsyncram_v741:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gps_toplevel:gps|RX_UART:uart_rx_unit ;
+----------------+-------+-----------------------------------------------------------+
; Parameter Name ; Value ; Type                                                      ;
+----------------+-------+-----------------------------------------------------------+
; n              ; 13    ; Signed Integer                                            ;
; baud           ; 5208  ; Signed Integer                                            ;
+----------------+-------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga ;
+----------------+------------+-----------------------------------+
; Parameter Name ; Value      ; Type                              ;
+----------------+------------+-----------------------------------+
; hpixels        ; 1100011111 ; Unsigned Binary                   ;
; vlines         ; 1000001100 ; Unsigned Binary                   ;
+----------------+------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: loc_rom:time_rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+------------------------------+--------------------------------+
; Parameter Name                     ; Value                        ; Type                           ;
+------------------------------------+------------------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                        ;
; OPERATION_MODE                     ; ROM                          ; Untyped                        ;
; WIDTH_A                            ; 16                           ; Signed Integer                 ;
; WIDTHAD_A                          ; 8                            ; Signed Integer                 ;
; NUMWORDS_A                         ; 256                          ; Signed Integer                 ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                        ;
; WIDTH_B                            ; 1                            ; Untyped                        ;
; WIDTHAD_B                          ; 1                            ; Untyped                        ;
; NUMWORDS_B                         ; 1                            ; Untyped                        ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                        ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                            ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                        ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                        ;
; BYTE_SIZE                          ; 8                            ; Untyped                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                        ;
; INIT_FILE                          ; ./Files/Memory/time_data.mif ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                            ; Untyped                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                       ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                       ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                        ;
; DEVICE_FAMILY                      ; MAX 10                       ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_9va1              ; Untyped                        ;
+------------------------------------+------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: location_rom:location_rom_inst|altsyncram:altsyncram_component ;
+------------------------------------+----------------------------------+-------------------------------------+
; Parameter Name                     ; Value                            ; Type                                ;
+------------------------------------+----------------------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                               ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                              ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                               ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                              ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                                ; Untyped                             ;
; OPERATION_MODE                     ; ROM                              ; Untyped                             ;
; WIDTH_A                            ; 16                               ; Signed Integer                      ;
; WIDTHAD_A                          ; 8                                ; Signed Integer                      ;
; NUMWORDS_A                         ; 256                              ; Signed Integer                      ;
; OUTDATA_REG_A                      ; UNREGISTERED                     ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                             ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                             ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                             ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                             ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                             ; Untyped                             ;
; WIDTH_B                            ; 1                                ; Untyped                             ;
; WIDTHAD_B                          ; 1                                ; Untyped                             ;
; NUMWORDS_B                         ; 1                                ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1                           ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                           ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1                           ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1                           ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED                     ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1                           ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                             ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                             ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                             ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                             ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                             ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                             ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                                ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                                ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                             ; Untyped                             ;
; BYTE_SIZE                          ; 8                                ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                        ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ             ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ             ; Untyped                             ;
; INIT_FILE                          ; ./Files/Memory/location_data.mif ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                           ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                                ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                           ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                           ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                           ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                           ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                  ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                  ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                            ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                            ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                                ; Untyped                             ;
; DEVICE_FAMILY                      ; MAX 10                           ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_jcb1                  ; Untyped                             ;
+------------------------------------+----------------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0              ;
+-------------------------------------------------+---------------------------+----------------+
; Parameter Name                                  ; Value                     ; Type           ;
+-------------------------------------------------+---------------------------+----------------+
; lpm_type                                        ; sld_signaltap             ; String         ;
; sld_node_info                                   ; 805334528                 ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0           ; String         ;
; SLD_IP_VERSION                                  ; 6                         ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                         ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                         ; Signed Integer ;
; sld_data_bits                                   ; 1                         ; Untyped        ;
; sld_trigger_bits                                ; 1                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                        ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                     ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                     ; Signed Integer ;
; sld_incremental_routing                         ; 1                         ; Untyped        ;
; sld_sample_depth                                ; 128                       ; Untyped        ;
; sld_segment_size                                ; 128                       ; Untyped        ;
; sld_ram_block_type                              ; AUTO                      ; Untyped        ;
; sld_state_bits                                  ; 11                        ; Untyped        ;
; sld_buffer_full_stop                            ; 1                         ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                         ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                         ; Signed Integer ;
; sld_trigger_level                               ; 1                         ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                         ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                         ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                         ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                         ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                         ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                  ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                         ; Untyped        ;
; sld_trigger_pipeline                            ; 0                         ; Untyped        ;
; sld_ram_pipeline                                ; 0                         ; Untyped        ;
; sld_counter_pipeline                            ; 0                         ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                         ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                      ; String         ;
; sld_inversion_mask_length                       ; 24                        ; Untyped        ;
; sld_inversion_mask                              ; 000000000000000000000000  ; Untyped        ;
; sld_power_up_trigger                            ; 0                         ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd ; String         ;
; sld_state_flow_use_generated                    ; 0                         ; Untyped        ;
; sld_current_resource_width                      ; 1                         ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                       ; Untyped        ;
; sld_storage_qualifier_bits                      ; 1                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                       ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                         ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                     ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                         ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                         ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                         ; Signed Integer ;
+-------------------------------------------------+---------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: img_example:img|img_rom:img_rom|altsyncram:memory_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                      ;
; WIDTH_A                            ; 3                    ; Untyped                                      ;
; WIDTHAD_A                          ; 18                   ; Untyped                                      ;
; NUMWORDS_A                         ; 153600               ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; ./Files/img.mif      ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_v741      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hex_mux:hex_m|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                              ;
; LPM_WIDTHD             ; 4              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_ckl ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hex_mux:hex_m|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                              ;
; LPM_WIDTHD             ; 4              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_9sl ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hex_mux:hex_m|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                              ;
; LPM_WIDTHD             ; 4              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_ckl ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hex_mux:hex_m|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------------+
; Parameter Name         ; Value          ; Type                                 ;
+------------------------+----------------+--------------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                              ;
; LPM_WIDTHD             ; 4              ; Untyped                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                              ;
; LPM_PIPELINE           ; 0              ; Untyped                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                              ;
; CBXI_PARAMETER         ; lpm_divide_9sl ; Untyped                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                       ;
+------------------------+----------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult2                 ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12       ; Untyped             ;
; LPM_WIDTHB                                     ; 12       ; Untyped             ;
; LPM_WIDTHP                                     ; 24       ; Untyped             ;
; LPM_WIDTHR                                     ; 24       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_lns ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult3                 ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 12       ; Untyped             ;
; LPM_WIDTHB                                     ; 12       ; Untyped             ;
; LPM_WIDTHP                                     ; 24       ; Untyped             ;
; LPM_WIDTHR                                     ; 24       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_lns ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult0                ;
+------------------------------------------------+---------+---------------------+
; Parameter Name                                 ; Value   ; Type                ;
+------------------------------------------------+---------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON      ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF     ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON      ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF     ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 9       ; Untyped             ;
; LPM_WIDTHB                                     ; 8       ; Untyped             ;
; LPM_WIDTHP                                     ; 17      ; Untyped             ;
; LPM_WIDTHR                                     ; 17      ; Untyped             ;
; LPM_WIDTHS                                     ; 1       ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED  ; Untyped             ;
; LPM_PIPELINE                                   ; 0       ; Untyped             ;
; LATENCY                                        ; 0       ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO      ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES     ; Untyped             ;
; USE_EAB                                        ; OFF     ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5       ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10  ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL  ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT     ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO    ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0       ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx      ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx      ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF     ; Untyped             ;
+------------------------------------------------+---------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: lpm_mult:Mult1                ;
+------------------------------------------------+---------+---------------------+
; Parameter Name                                 ; Value   ; Type                ;
+------------------------------------------------+---------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON      ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF     ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON      ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF     ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 9       ; Untyped             ;
; LPM_WIDTHB                                     ; 7       ; Untyped             ;
; LPM_WIDTHP                                     ; 16      ; Untyped             ;
; LPM_WIDTHR                                     ; 16      ; Untyped             ;
; LPM_WIDTHS                                     ; 1       ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED  ; Untyped             ;
; LPM_PIPELINE                                   ; 0       ; Untyped             ;
; LATENCY                                        ; 0       ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO      ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; YES     ; Untyped             ;
; USE_EAB                                        ; OFF     ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5       ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10  ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL  ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT     ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO    ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0       ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx      ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx      ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF     ; Untyped             ;
+------------------------------------------------+---------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                           ;
+-------------------------------------------+----------------------------------------------------------------+
; Name                                      ; Value                                                          ;
+-------------------------------------------+----------------------------------------------------------------+
; Number of entity instances                ; 3                                                              ;
; Entity Instance                           ; loc_rom:time_rom_inst|altsyncram:altsyncram_component          ;
;     -- OPERATION_MODE                     ; ROM                                                            ;
;     -- WIDTH_A                            ; 16                                                             ;
;     -- NUMWORDS_A                         ; 256                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 1                                                              ;
;     -- NUMWORDS_B                         ; 1                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
; Entity Instance                           ; location_rom:location_rom_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                            ;
;     -- WIDTH_A                            ; 16                                                             ;
;     -- NUMWORDS_A                         ; 256                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 1                                                              ;
;     -- NUMWORDS_B                         ; 1                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
; Entity Instance                           ; img_example:img|img_rom:img_rom|altsyncram:memory_rtl_0        ;
;     -- OPERATION_MODE                     ; ROM                                                            ;
;     -- WIDTH_A                            ; 3                                                              ;
;     -- NUMWORDS_A                         ; 153600                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                   ;
;     -- WIDTH_B                            ; 1                                                              ;
;     -- NUMWORDS_B                         ; 1                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                      ;
+-------------------------------------------+----------------------------------------------------------------+


+--------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance         ;
+---------------------------------------+----------------+
; Name                                  ; Value          ;
+---------------------------------------+----------------+
; Number of entity instances            ; 4              ;
; Entity Instance                       ; lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 12             ;
;     -- LPM_WIDTHB                     ; 12             ;
;     -- LPM_WIDTHP                     ; 24             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 12             ;
;     -- LPM_WIDTHB                     ; 12             ;
;     -- LPM_WIDTHP                     ; 24             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED       ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; NO             ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 9              ;
;     -- LPM_WIDTHB                     ; 8              ;
;     -- LPM_WIDTHP                     ; 17             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; YES            ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
; Entity Instance                       ; lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 9              ;
;     -- LPM_WIDTHB                     ; 7              ;
;     -- LPM_WIDTHP                     ; 16             ;
;     -- LPM_REPRESENTATION             ; SIGNED         ;
;     -- INPUT_A_IS_CONSTANT            ; NO             ;
;     -- INPUT_B_IS_CONSTANT            ; YES            ;
;     -- USE_EAB                        ; OFF            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx             ;
+---------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HexDriver:CHex2"                                                                                                                                                           ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                                               ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In0[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                          ;
; Out0      ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HexDriver:CHex1"                                                                                                                                                      ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Out0 ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HexDriver:BHex1"                                                                                                                                                      ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Out0 ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HexDriver:BHex0"                                                                                                                                                      ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Out0 ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HexDriver:AHex1"                                                                                                                                                      ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Out0 ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "HexDriver:AHex0"                                                                                                                                                      ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Out0 ; Output ; Warning  ; Output or bidir port (7 bits) is smaller than the port expression (8 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "vga_controller:vga"    ;
+------+--------+----------+------------------------+
; Port ; Type   ; Severity ; Details                ;
+------+--------+----------+------------------------+
; sync ; Output ; Info     ; Explicitly unconnected ;
+------+--------+----------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                      ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 1                   ; 1                ; 128          ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 149                         ;
; cycloneiii_ff         ; 200                         ;
;     CLR               ; 13                          ;
;     ENA               ; 106                         ;
;     ENA CLR           ; 10                          ;
;     ENA SCLR          ; 18                          ;
;     SCLR              ; 4                           ;
;     plain             ; 49                          ;
; cycloneiii_lcell_comb ; 774                         ;
;     arith             ; 234                         ;
;         2 data inputs ; 85                          ;
;         3 data inputs ; 149                         ;
;     normal            ; 540                         ;
;         0 data inputs ; 27                          ;
;         1 data inputs ; 15                          ;
;         2 data inputs ; 158                         ;
;         3 data inputs ; 59                          ;
;         4 data inputs ; 281                         ;
; cycloneiii_mac_mult   ; 2                           ;
; cycloneiii_mac_out    ; 2                           ;
; cycloneiii_ram_block  ; 89                          ;
;                       ;                             ;
; Max LUT depth         ; 14.90                       ;
; Average LUT depth     ; 6.44                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                        ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; Name                 ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                   ; Details ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+
; serial_data_in       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; serial_data_in                      ; N/A     ;
; serial_data_in       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; serial_data_in                      ; N/A     ;
; MAX10_CLK1_50        ; post-fitting  ; connected ; Top                            ; post-synthesis    ; MAX10_CLK1_50                       ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|gnd ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
; auto_signaltap_0|vcc ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC ; N/A     ;
+----------------------+---------------+-----------+--------------------------------+-------------------+-------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sun May 07 16:35:46 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Final -c Final
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file files/testbench.sv
    Info (12023): Found entity 1: testbench File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/testbench.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file files/final_project.sv
    Info (12023): Found entity 1: final_project File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file files/vga_controller.sv
    Info (12023): Found entity 1: vga_controller File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/VGA_controller.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file files/hexdriver.sv
    Info (12023): Found entity 1: HexDriver File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/HexDriver.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file uart/rx_uart.sv
    Info (12023): Found entity 1: RX_UART File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/UART/RX_UART.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file uart/gps_uart.sv
    Info (12023): Found entity 1: GPS_UART File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/UART/GPS_UART.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file uart/gps_toplevel.sv
    Info (12023): Found entity 1: gps_toplevel File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/UART/gps_toplevel.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file files/img_rom.sv
    Info (12023): Found entity 1: img_rom File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/img_rom.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file files/img_palette.sv
    Info (12023): Found entity 1: img_palette File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/img_palette.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file files/img_example.sv
    Info (12023): Found entity 1: img_example File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/img_example.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file files/memory/loc_ram.v
    Info (12023): Found entity 1: loc_ram File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/Memory/loc_ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file files/hex_mux.sv
    Info (12023): Found entity 1: hex_mux File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/hex_mux.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file files/memory/time_ram.v
    Info (12023): Found entity 1: time_ram File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/Memory/time_ram.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file files/memory/loc_rom.v
    Info (12023): Found entity 1: loc_rom File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/Memory/loc_rom.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file files/memory/location_rom.v
    Info (12023): Found entity 1: location_rom File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/Memory/location_rom.v Line: 39
Info (12127): Elaborating entity "final_project" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at final_project.sv(140): truncated value with size 32 to match size of target (12) File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 140
Warning (10230): Verilog HDL assignment warning at final_project.sv(141): truncated value with size 32 to match size of target (12) File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 141
Warning (10034): Output port "LEDR[7..4]" at final_project.sv(20) has no driver File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 20
Info (12128): Elaborating entity "gps_toplevel" for hierarchy "gps_toplevel:gps" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 186
Info (12128): Elaborating entity "RX_UART" for hierarchy "gps_toplevel:gps|RX_UART:uart_rx_unit" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/UART/gps_toplevel.sv Line: 17
Info (12128): Elaborating entity "GPS_UART" for hierarchy "gps_toplevel:gps|GPS_UART:data_processor" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/UART/gps_toplevel.sv Line: 18
Warning (10230): Verilog HDL assignment warning at GPS_UART.sv(40): truncated value with size 5 to match size of target (4) File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/UART/GPS_UART.sv Line: 40
Warning (10230): Verilog HDL assignment warning at GPS_UART.sv(114): truncated value with size 32 to match size of target (8) File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/UART/GPS_UART.sv Line: 114
Warning (10230): Verilog HDL assignment warning at GPS_UART.sv(115): truncated value with size 32 to match size of target (8) File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/UART/GPS_UART.sv Line: 115
Warning (10230): Verilog HDL assignment warning at GPS_UART.sv(116): truncated value with size 32 to match size of target (4) File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/UART/GPS_UART.sv Line: 116
Warning (10230): Verilog HDL assignment warning at GPS_UART.sv(117): truncated value with size 32 to match size of target (4) File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/UART/GPS_UART.sv Line: 117
Warning (10230): Verilog HDL assignment warning at GPS_UART.sv(118): truncated value with size 32 to match size of target (4) File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/UART/GPS_UART.sv Line: 118
Warning (10230): Verilog HDL assignment warning at GPS_UART.sv(119): truncated value with size 32 to match size of target (4) File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/UART/GPS_UART.sv Line: 119
Info (12128): Elaborating entity "hex_mux" for hierarchy "hex_mux:hex_m" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 194
Warning (10230): Verilog HDL assignment warning at hex_mux.sv(15): truncated value with size 32 to match size of target (4) File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/hex_mux.sv Line: 15
Warning (10230): Verilog HDL assignment warning at hex_mux.sv(16): truncated value with size 32 to match size of target (4) File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/hex_mux.sv Line: 16
Warning (10230): Verilog HDL assignment warning at hex_mux.sv(17): truncated value with size 32 to match size of target (4) File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/hex_mux.sv Line: 17
Warning (10230): Verilog HDL assignment warning at hex_mux.sv(18): truncated value with size 32 to match size of target (4) File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/hex_mux.sv Line: 18
Info (12128): Elaborating entity "img_example" for hierarchy "img_example:img" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 201
Warning (10230): Verilog HDL assignment warning at img_example.sv(20): truncated value with size 32 to match size of target (18) File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/img_example.sv Line: 20
Info (12128): Elaborating entity "img_rom" for hierarchy "img_example:img|img_rom:img_rom" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/img_example.sv Line: 38
Warning (10858): Verilog HDL warning at img_rom.sv(7): object memory used but never assigned File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/img_rom.sv Line: 7
Info (12128): Elaborating entity "img_palette" for hierarchy "img_example:img|img_palette:img_palette" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/img_example.sv Line: 45
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vga" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 211
Warning (10230): Verilog HDL assignment warning at VGA_controller.sv(76): truncated value with size 32 to match size of target (10) File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/VGA_controller.sv Line: 76
Warning (10230): Verilog HDL assignment warning at VGA_controller.sv(79): truncated value with size 32 to match size of target (10) File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/VGA_controller.sv Line: 79
Info (12128): Elaborating entity "HexDriver" for hierarchy "HexDriver:AHex0" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 216
Info (12128): Elaborating entity "loc_rom" for hierarchy "loc_rom:time_rom_inst" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 279
Info (12128): Elaborating entity "altsyncram" for hierarchy "loc_rom:time_rom_inst|altsyncram:altsyncram_component" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/Memory/loc_rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "loc_rom:time_rom_inst|altsyncram:altsyncram_component" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/Memory/loc_rom.v Line: 81
Info (12133): Instantiated megafunction "loc_rom:time_rom_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/Memory/loc_rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./Files/Memory/time_data.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9va1.tdf
    Info (12023): Found entity 1: altsyncram_9va1 File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/altsyncram_9va1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_9va1" for hierarchy "loc_rom:time_rom_inst|altsyncram:altsyncram_component|altsyncram_9va1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (30) in the Memory Initialization File "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/Memory/time_data.mif" -- setting initial value for remaining addresses to 0 File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/Memory/loc_rom.v Line: 81
Info (12128): Elaborating entity "location_rom" for hierarchy "location_rom:location_rom_inst" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 285
Info (12128): Elaborating entity "altsyncram" for hierarchy "location_rom:location_rom_inst|altsyncram:altsyncram_component" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/Memory/location_rom.v Line: 81
Info (12130): Elaborated megafunction instantiation "location_rom:location_rom_inst|altsyncram:altsyncram_component" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/Memory/location_rom.v Line: 81
Info (12133): Instantiated megafunction "location_rom:location_rom_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/Memory/location_rom.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "./Files/Memory/location_data.mif"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jcb1.tdf
    Info (12023): Found entity 1: altsyncram_jcb1 File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/altsyncram_jcb1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_jcb1" for hierarchy "location_rom:location_rom_inst|altsyncram:altsyncram_component|altsyncram_jcb1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Critical Warning (127005): Memory depth (256) in the design file differs from memory depth (30) in the Memory Initialization File "C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/Memory/location_data.mif" -- setting initial value for remaining addresses to 0 File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/Memory/location_rom.v Line: 81
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ec14.tdf
    Info (12023): Found entity 1: altsyncram_ec14 File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/altsyncram_ec14.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_i7c.tdf
    Info (12023): Found entity 1: mux_i7c File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/mux_i7c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_3af.tdf
    Info (12023): Found entity 1: decode_3af File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/decode_3af.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_8hi.tdf
    Info (12023): Found entity 1: cntr_8hi File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/cntr_8hi.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_4rh.tdf
    Info (12023): Found entity 1: cntr_4rh File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/cntr_4rh.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf
    Info (12023): Found entity 1: cmpr_grb File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/cmpr_grb.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf
    Info (12023): Found entity 1: cntr_odi File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/cntr_odi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf
    Info (12023): Found entity 1: cmpr_drb File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/cmpr_drb.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.05.07.16:36:01 Progress: Loading sld67a43976/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld67a43976/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/ip/sld67a43976/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/ip/sld67a43976/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "img_example:img|img_rom:img_rom|memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 3
        Info (286033): Parameter WIDTHAD_A set to 18
        Info (286033): Parameter NUMWORDS_A set to 153600
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_ACLR_A set to NONE
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to ./Files/img.mif
Info (278001): Inferred 8 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hex_mux:hex_m|Mod0" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/hex_mux.sv Line: 15
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hex_mux:hex_m|Div0" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/hex_mux.sv Line: 16
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hex_mux:hex_m|Mod1" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/hex_mux.sv Line: 17
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hex_mux:hex_m|Div1" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/hex_mux.sv Line: 18
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult2" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 143
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult3" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 143
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult0" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 140
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Mult1" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 141
Info (12130): Elaborated megafunction instantiation "img_example:img|img_rom:img_rom|altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "img_example:img|img_rom:img_rom|altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTHAD_A" = "18"
    Info (12134): Parameter "NUMWORDS_A" = "153600"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "./Files/img.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_v741.tdf
    Info (12023): Found entity 1: altsyncram_v741 File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/altsyncram_v741.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_uk9.tdf
    Info (12023): Found entity 1: decode_uk9 File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/decode_uk9.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_g3b.tdf
    Info (12023): Found entity 1: mux_g3b File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/mux_g3b.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "hex_mux:hex_m|lpm_divide:Mod0" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/hex_mux.sv Line: 15
Info (12133): Instantiated megafunction "hex_mux:hex_m|lpm_divide:Mod0" with the following parameter: File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/hex_mux.sv Line: 15
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ckl.tdf
    Info (12023): Found entity 1: lpm_divide_ckl File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/lpm_divide_ckl.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_bkh File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/sign_div_unsign_bkh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_0fe.tdf
    Info (12023): Found entity 1: alt_u_div_0fe File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/alt_u_div_0fe.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/add_sub_t3c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/add_sub_u3c.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "hex_mux:hex_m|lpm_divide:Div0" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/hex_mux.sv Line: 16
Info (12133): Instantiated megafunction "hex_mux:hex_m|lpm_divide:Div0" with the following parameter: File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/hex_mux.sv Line: 16
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_9sl.tdf
    Info (12023): Found entity 1: lpm_divide_9sl File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/lpm_divide_9sl.tdf Line: 24
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult2" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 143
Info (12133): Instantiated megafunction "lpm_mult:Mult2" with the following parameter: File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 143
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "24"
    Info (12134): Parameter "LPM_WIDTHR" = "24"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_lns.tdf
    Info (12023): Found entity 1: mult_lns File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/mult_lns.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult3" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 143
Info (12133): Instantiated megafunction "lpm_mult:Mult3" with the following parameter: File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 143
    Info (12134): Parameter "LPM_WIDTHA" = "12"
    Info (12134): Parameter "LPM_WIDTHB" = "12"
    Info (12134): Parameter "LPM_WIDTHP" = "24"
    Info (12134): Parameter "LPM_WIDTHR" = "24"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult0" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 140
Info (12133): Instantiated megafunction "lpm_mult:Mult0" with the following parameter: File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 140
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8kg.tdf
    Info (12023): Found entity 1: add_sub_8kg File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/add_sub_8kg.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_6vg.tdf
    Info (12023): Found entity 1: add_sub_6vg File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/add_sub_6vg.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Info (12130): Elaborated megafunction instantiation "lpm_mult:Mult1" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 141
Info (12133): Instantiated megafunction "lpm_mult:Mult1" with the following parameter: File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 141
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "7"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "lpm_mult:Mult1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 308
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "lpm_mult:Mult1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf Line: 228
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7kg.tdf
    Info (12023): Found entity 1: add_sub_7kg File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/add_sub_7kg.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "lpm_mult:Mult1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "lpm_mult:Mult1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_5vg.tdf
    Info (12023): Found entity 1: add_sub_5vg File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/db/add_sub_5vg.tdf Line: 22
Info (12131): Elaborated megafunction instantiation "lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "lpm_mult:Mult1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 351
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 20
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 20
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 20
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 20
    Warning (13410): Pin "HEX0[7]" is stuck at GND File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 23
    Warning (13410): Pin "HEX1[7]" is stuck at GND File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 24
    Warning (13410): Pin "HEX2[7]" is stuck at GND File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 25
    Warning (13410): Pin "HEX3[7]" is stuck at GND File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 26
    Warning (13410): Pin "HEX4[7]" is stuck at GND File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 27
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 28
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 28
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 28
    Warning (13410): Pin "HEX5[7]" is stuck at GND File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 28
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 20 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 24 assignments for entity "DE10_LITE_Default" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE10_LITE_Default -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE10_LITE_Default -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "lab62" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity lab62 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity lab62 -section_id Top was ignored
Info (144001): Generated suppressed messages file C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/output_files/Final.map.smsg
Info (35024): Successfully connected in-system debug instance "auto_signaltap_0" to all 35 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 24 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 17
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 17
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 17
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 17
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 17
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 17
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 17
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 17
    Warning (15610): No output dependent on input pin "ARDUINO_IO[0]" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 52
    Warning (15610): No output dependent on input pin "ARDUINO_IO[1]" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 52
    Warning (15610): No output dependent on input pin "ARDUINO_IO[2]" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 52
    Warning (15610): No output dependent on input pin "ARDUINO_IO[3]" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 52
    Warning (15610): No output dependent on input pin "ARDUINO_IO[4]" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 52
    Warning (15610): No output dependent on input pin "ARDUINO_IO[5]" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 52
    Warning (15610): No output dependent on input pin "ARDUINO_IO[6]" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 52
    Warning (15610): No output dependent on input pin "ARDUINO_IO[7]" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 52
    Warning (15610): No output dependent on input pin "ARDUINO_IO[8]" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 52
    Warning (15610): No output dependent on input pin "ARDUINO_IO[9]" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 52
    Warning (15610): No output dependent on input pin "ARDUINO_IO[10]" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 52
    Warning (15610): No output dependent on input pin "ARDUINO_IO[11]" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 52
    Warning (15610): No output dependent on input pin "ARDUINO_IO[12]" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 52
    Warning (15610): No output dependent on input pin "ARDUINO_IO[13]" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 52
    Warning (15610): No output dependent on input pin "ARDUINO_IO[14]" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 52
    Warning (15610): No output dependent on input pin "ARDUINO_IO[15]" File: C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/Files/final_project.sv Line: 52
Info (21057): Implemented 1666 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 33 input pins
    Info (21059): Implemented 120 output pins
    Info (21061): Implemented 1418 logic cells
    Info (21064): Implemented 90 RAM segments
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 111 warnings
    Info: Peak virtual memory: 4897 megabytes
    Info: Processing ended: Sun May 07 16:36:12 2023
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:15


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/mggam/Documents/Sophomore/Sem 2/ECE 385/Final Project/output_files/Final.map.smsg.


