git clone --depth 1 --no-tags https://github.com/kieranross02/verilog-projects.git f:/verilog_sva_gh_scraper/data/full_repos/471268271
git clone --depth 1 --no-tags https://github.com/mamuneeb/RISC-V-Semi-Core.git f:/verilog_sva_gh_scraper/data/full_repos/472699914
git clone --depth 1 --no-tags https://github.com/brandon9838/MIPS_project.git f:/verilog_sva_gh_scraper/data/full_repos/472043866
git clone --depth 1 --no-tags https://github.com/jogeshsingh/Timer-Unit-Down-counting-operation-.git f:/verilog_sva_gh_scraper/data/full_repos/474014178
git clone --depth 1 --no-tags https://github.com/nippur72/CreatiVision_MiST.git f:/verilog_sva_gh_scraper/data/full_repos/473111807
git clone --depth 1 --no-tags https://github.com/ChiaYi-LIN/RISCV-pipelined-CPU-with-cache.git f:/verilog_sva_gh_scraper/data/full_repos/473027989
git clone --depth 1 --no-tags https://github.com/Wonderchild10/Wonderchild10.git f:/verilog_sva_gh_scraper/data/full_repos/474676748
git clone --depth 1 --no-tags https://github.com/xunthi2710/Advanced-Digital-Techniques.git f:/verilog_sva_gh_scraper/data/full_repos/471575812
git clone --depth 1 --no-tags https://github.com/Tsai-Cheng-Hong/Verilog-Basic.git f:/verilog_sva_gh_scraper/data/full_repos/473263157
git clone --depth 1 --no-tags https://github.com/KonXiong/DET-Experiment.git f:/verilog_sva_gh_scraper/data/full_repos/473874190
git clone --depth 1 --no-tags https://github.com/Christy-lau/FPGA-16-bit-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/470204141
git clone --depth 1 --no-tags https://github.com/SaiVardhan3/Half-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/473977631
git clone --depth 1 --no-tags https://github.com/SaiVardhan3/Sequence-Detector.git f:/verilog_sva_gh_scraper/data/full_repos/473961833
git clone --depth 1 --no-tags https://github.com/catvw/ece251-computer.git f:/verilog_sva_gh_scraper/data/full_repos/474721296
git clone --depth 1 --no-tags https://github.com/Tsai-Cheng-Hong/FPGA-Based-System-Design.git f:/verilog_sva_gh_scraper/data/full_repos/473278755
git clone --depth 1 --no-tags https://github.com/AlPrime2k1/Combinational-Logic-Circuits.git f:/verilog_sva_gh_scraper/data/full_repos/472406701
git clone --depth 1 --no-tags https://github.com/dgutierrezATC/neumoco.git f:/verilog_sva_gh_scraper/data/full_repos/472393790
git clone --depth 1 --no-tags https://github.com/Tsai-Cheng-Hong/Transmission-System-Circuit-Design-and-Simulation.git f:/verilog_sva_gh_scraper/data/full_repos/473291287
git clone --depth 1 --no-tags https://github.com/SR-Madsen/HWSWCoDesign.git f:/verilog_sva_gh_scraper/data/full_repos/472766636
git clone --depth 1 --no-tags https://github.com/xvnyv/Beat-City.git f:/verilog_sva_gh_scraper/data/full_repos/472084937
git clone --depth 1 --no-tags https://github.com/KyleLiuSi5/CIC_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/471029974
git clone --depth 1 --no-tags https://github.com/Hemant2001-hsy/Half_Adder.git f:/verilog_sva_gh_scraper/data/full_repos/472041843
git clone --depth 1 --no-tags https://github.com/Hemant2001-hsy/GCD-using-datapath-and-controller-unit.git f:/verilog_sva_gh_scraper/data/full_repos/472047587
git clone --depth 1 --no-tags https://github.com/TomSawyer2/Digital_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/473255455
git clone --depth 1 --no-tags https://github.com/holyuming/Computer-Organization-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/473067344
git clone --depth 1 --no-tags https://github.com/yuichirou-tanaka/Tutorial_VideoGameHardware_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/472987296
git clone --depth 1 --no-tags https://github.com/proppy/wrapped_hls_mixer.git f:/verilog_sva_gh_scraper/data/full_repos/471105089
git clone --depth 1 --no-tags https://github.com/mattvenn/caravel_rgb_mixer.git f:/verilog_sva_gh_scraper/data/full_repos/469131800
git clone --depth 1 --no-tags https://github.com/phong2372/Huffman-Coding-VerilogHDL.git f:/verilog_sva_gh_scraper/data/full_repos/470582467
git clone --depth 1 --no-tags https://github.com/bat52/cryptech_ecdsa256.git f:/verilog_sva_gh_scraper/data/full_repos/469149147
git clone --depth 1 --no-tags https://github.com/chuchunchi/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/474349275
git clone --depth 1 --no-tags https://github.com/djmorvay/FPGA-Breakout-Game.git f:/verilog_sva_gh_scraper/data/full_repos/469238986
git clone --depth 1 --no-tags https://github.com/bat52/cryptech_ecdsalib.git f:/verilog_sva_gh_scraper/data/full_repos/469160612
git clone --depth 1 --no-tags https://github.com/komalkrishna5/dynamic-comparator.git f:/verilog_sva_gh_scraper/data/full_repos/471677942
git clone --depth 1 --no-tags https://github.com/leonardocattarin/Mock8080.git f:/verilog_sva_gh_scraper/data/full_repos/471923698
git clone --depth 1 --no-tags https://github.com/mananmehta02/Floating-Point-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/471973166
git clone --depth 1 --no-tags https://github.com/KonXiong/DET-Creator.git f:/verilog_sva_gh_scraper/data/full_repos/473875069
git clone --depth 1 --no-tags https://github.com/mattvenn/wrapped_rgb_mixer_walkthrough.git f:/verilog_sva_gh_scraper/data/full_repos/470541864
git clone --depth 1 --no-tags https://github.com/Kshreenath/FPGAROBOT_SankatMochanBot.git f:/verilog_sva_gh_scraper/data/full_repos/473579234
git clone --depth 1 --no-tags https://github.com/SM2A/Computer_Architecture_Lab_Course_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/468667148
git clone --depth 1 --no-tags https://github.com/windgod31202/Decoder3_8.git f:/verilog_sva_gh_scraper/data/full_repos/474626198
git clone --depth 1 --no-tags https://github.com/MIKEHHQ/sm4_flow.git f:/verilog_sva_gh_scraper/data/full_repos/470143141
git clone --depth 1 --no-tags https://github.com/Tsai-Cheng-Hong/Communication-Network-Integrated-Circuit-Design.git f:/verilog_sva_gh_scraper/data/full_repos/473289074
git clone --depth 1 --no-tags https://github.com/mjalvar/ucr-verif-public.git f:/verilog_sva_gh_scraper/data/full_repos/474834075
git clone --depth 1 --no-tags https://github.com/gzzyyxh/riscv-core_temp.git f:/verilog_sva_gh_scraper/data/full_repos/475031893
git clone --depth 1 --no-tags https://github.com/mehmetsakiraslan/Branch-Predictor.git f:/verilog_sva_gh_scraper/data/full_repos/469093675
git clone --depth 1 --no-tags https://github.com/yuanpeihuang/FastFourierTransform-chip-design.git f:/verilog_sva_gh_scraper/data/full_repos/469676422
git clone --depth 1 --no-tags https://github.com/mattvenn/project5-walkthrough.git f:/verilog_sva_gh_scraper/data/full_repos/470133755
git clone --depth 1 --no-tags https://github.com/ali-mehrabi/Neuromorphic-Electronic-Class.git f:/verilog_sva_gh_scraper/data/full_repos/472591489
git clone --depth 1 --no-tags https://github.com/MasterPu2020/Coast_ISC_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/471928356
git clone --depth 1 --no-tags https://github.com/hoanglong2000tc/ZF_Detector_for_2x2MIMO.git f:/verilog_sva_gh_scraper/data/full_repos/473523060
git clone --depth 1 --no-tags https://github.com/onurkrts/RNG.git f:/verilog_sva_gh_scraper/data/full_repos/470113990
git clone --depth 1 --no-tags https://github.com/mattvenn/rgb_mixer_walkthrough.git f:/verilog_sva_gh_scraper/data/full_repos/470589025
git clone --depth 1 --no-tags https://github.com/Binvention/BinventionProcessor1.0.git f:/verilog_sva_gh_scraper/data/full_repos/471242277
git clone --depth 1 --no-tags https://github.com/SaiVardhan3/SR-flipflop.git f:/verilog_sva_gh_scraper/data/full_repos/473980321
git clone --depth 1 --no-tags https://github.com/01FE19BEC294/ADLD.git f:/verilog_sva_gh_scraper/data/full_repos/474342563
git clone --depth 1 --no-tags https://github.com/GJigar/FPGA_learning.git f:/verilog_sva_gh_scraper/data/full_repos/473633775
git clone --depth 1 --no-tags https://github.com/acmachado14/tp2-isl.git f:/verilog_sva_gh_scraper/data/full_repos/470369434
git clone --depth 1 --no-tags https://github.com/Ahmed-nour1/Single-Cycle-MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/468733981
git clone --depth 1 --no-tags https://github.com/KarthikeyaSharma16/VERILOG-CODES.git f:/verilog_sva_gh_scraper/data/full_repos/471973459
git clone --depth 1 --no-tags https://github.com/Tsai-Cheng-Hong/Undergraduate-senior-project_PWM-power-Regulator-smart-air-purifier.git f:/verilog_sva_gh_scraper/data/full_repos/473750413
git clone --depth 1 --no-tags https://github.com/COMPUBRODY/DDS.git f:/verilog_sva_gh_scraper/data/full_repos/474468447
git clone --depth 1 --no-tags https://github.com/SaiVardhan3/Decoder.git f:/verilog_sva_gh_scraper/data/full_repos/473979383
git clone --depth 1 --no-tags https://github.com/efabless/sram_macro_16KB.git f:/verilog_sva_gh_scraper/data/full_repos/473787826
git clone --depth 1 --no-tags https://github.com/WorkkoutHW/HDL_Before_the_foramt.git f:/verilog_sva_gh_scraper/data/full_repos/470590016
git clone --depth 1 --no-tags https://github.com/01FE20BEC414/Ripple-Adder.git f:/verilog_sva_gh_scraper/data/full_repos/472444440
git clone --depth 1 --no-tags https://github.com/hhj1107/junga_soc_mpw5.git f:/verilog_sva_gh_scraper/data/full_repos/471792996
git clone --depth 1 --no-tags https://github.com/01fe19bec085/Assignments.git f:/verilog_sva_gh_scraper/data/full_repos/471974196
git clone --depth 1 --no-tags https://github.com/VigneshKPoojari/sequence-detector-using-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/472386358
git clone --depth 1 --no-tags https://github.com/santoshmudenur/Multiplexer-verilog-code.git f:/verilog_sva_gh_scraper/data/full_repos/472079382
git clone --depth 1 --no-tags https://github.com/01fe20bec403/Sequence-Detector.git f:/verilog_sva_gh_scraper/data/full_repos/473699256
git clone --depth 1 --no-tags https://github.com/qqo60710/hw.git f:/verilog_sva_gh_scraper/data/full_repos/473499675
git clone --depth 1 --no-tags https://github.com/HanaYuki399/ADSP_Labs.git f:/verilog_sva_gh_scraper/data/full_repos/473721043
git clone --depth 1 --no-tags https://github.com/SaiVardhan3/JK_Flipflop.git f:/verilog_sva_gh_scraper/data/full_repos/474102859
git clone --depth 1 --no-tags https://github.com/01fe20bec413/MUL_DATAPATH.git f:/verilog_sva_gh_scraper/data/full_repos/473964242
git clone --depth 1 --no-tags https://github.com/tejsudarshan/Rams.git f:/verilog_sva_gh_scraper/data/full_repos/474091483
git clone --depth 1 --no-tags https://github.com/01fe20bec426/pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/475013098
git clone --depth 1 --no-tags https://github.com/PriyanshJaiswal/Booth-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/468848941
git clone --depth 1 --no-tags https://github.com/AdrianValentin04/RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/468756000
git clone --depth 1 --no-tags https://github.com/sturzucosmin/Baggage-Drop.git f:/verilog_sva_gh_scraper/data/full_repos/468910654
git clone --depth 1 --no-tags https://github.com/RuiZhangHIT/HIT_Digital_Logic_Design_lab.git f:/verilog_sva_gh_scraper/data/full_repos/469345270
git clone --depth 1 --no-tags https://github.com/qaz159qaz159/NTUEE_Digital_System_Design.git f:/verilog_sva_gh_scraper/data/full_repos/470748001
git clone --depth 1 --no-tags https://github.com/joebaarath/T4_CS_1D_ALU.git f:/verilog_sva_gh_scraper/data/full_repos/470262436
git clone --depth 1 --no-tags https://github.com/GumGun-misc/riscv.git f:/verilog_sva_gh_scraper/data/full_repos/471749377
git clone --depth 1 --no-tags https://github.com/zhouliang-yu/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/474815838
git clone --depth 1 --no-tags https://github.com/Khaled-Swilam/Single_Cycle_32_MIPS_Processor_Harvard_Archeticture.git f:/verilog_sva_gh_scraper/data/full_repos/474976218
git clone --depth 1 --no-tags https://github.com/lsn42/bf-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/470069646
git clone --depth 1 --no-tags https://github.com/Palacios1337/Lab5Attempt2.git f:/verilog_sva_gh_scraper/data/full_repos/473770867
git clone --depth 1 --no-tags https://github.com/01fe20bec408/repmul.git f:/verilog_sva_gh_scraper/data/full_repos/473987997
git clone --depth 1 --no-tags https://github.com/ShinChoon/VHDLExercise2.git f:/verilog_sva_gh_scraper/data/full_repos/474181532
git clone --depth 1 --no-tags https://github.com/Prajwalsn17/RAM.git f:/verilog_sva_gh_scraper/data/full_repos/474031118
git clone --depth 1 --no-tags https://github.com/shenttt123/FPGA_RLE.git f:/verilog_sva_gh_scraper/data/full_repos/474729082
git clone --depth 1 --no-tags https://github.com/Bynaryman/teras.git f:/verilog_sva_gh_scraper/data/full_repos/471089853
git clone --depth 1 --no-tags https://github.com/gustavoSo3/ac_risc_c_single_cycle.git f:/verilog_sva_gh_scraper/data/full_repos/472469504
git clone --depth 1 --no-tags https://github.com/537Cheese/LAB5.git f:/verilog_sva_gh_scraper/data/full_repos/472999744
git clone --depth 1 --no-tags https://github.com/01FE20BEC420/sequence_detection.git f:/verilog_sva_gh_scraper/data/full_repos/472811972
git clone --depth 1 --no-tags https://github.com/diegonagai/SAP-1.git f:/verilog_sva_gh_scraper/data/full_repos/470803657
git clone --depth 1 --no-tags https://github.com/Oliverz1206/UG_Y3_LAB_Verilog-HDL_Code.git f:/verilog_sva_gh_scraper/data/full_repos/472733184
git clone --depth 1 --no-tags https://github.com/preston-1/8-Bit-ALU.git f:/verilog_sva_gh_scraper/data/full_repos/470555336
git clone --depth 1 --no-tags https://github.com/jwredhead/Matrix-Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/471533249
