///100 days of RTL///

///Abilash P///

///3-bit Even parity Generator in gate flow modeling///

module bit_3_even_parity_gen (A, Y);

input  [2:0]A;
output Y;

xor x1 (Y, A[2], A[1], A[0]);

endmodule
