#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri May 16 20:52:05 2025
# Process ID: 18652
# Current directory: E:/Main/main 2/nano_processor_project/nano_processor.runs/synth_1
# Command line: vivado.exe -log processor.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source processor.tcl
# Log file: E:/Main/main 2/nano_processor_project/nano_processor.runs/synth_1/processor.vds
# Journal file: E:/Main/main 2/nano_processor_project/nano_processor.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source processor.tcl -notrace
Command: synth_design -top processor -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13580 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 436.539 ; gain = 94.395
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'processor' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/processor.vhd:45]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/imports/new/Slow_Clk.vhd:34' bound to instance 'Clock' of component 'Slow_Clk' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/processor.vhd:164]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/imports/new/Slow_Clk.vhd:39]
INFO: [Synth 8-3491] module 'PC_System' declared at 'E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/PC_System.vhd:34' bound to instance 'PC' of component 'PC_System' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/processor.vhd:170]
INFO: [Synth 8-638] synthesizing module 'PC_System' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/PC_System.vhd:42]
INFO: [Synth 8-3491] module 'Program_counter' declared at 'E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/Program_counter.vhd:34' bound to instance 'PC' of component 'program_counter' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/PC_System.vhd:76]
INFO: [Synth 8-638] synthesizing module 'Program_counter' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/Program_counter.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Program_counter' (2#1) [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/Program_counter.vhd:41]
INFO: [Synth 8-3491] module 'Adder_3' declared at 'E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/Adder_3.vhd:34' bound to instance 'Incrementer' of component 'Adder_3' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/PC_System.vhd:84]
INFO: [Synth 8-638] synthesizing module 'Adder_3' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/Adder_3.vhd:40]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA0' of component 'FA' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/Adder_3.vhd:55]
INFO: [Synth 8-638] synthesizing module 'FA' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_0' of component 'HA' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/imports/new/FA.vhd:54]
INFO: [Synth 8-638] synthesizing module 'HA' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/imports/new/HA.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'HA' (3#1) [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/imports/new/HA.vhd:41]
INFO: [Synth 8-3491] module 'HA' declared at 'E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/imports/new/HA.vhd:34' bound to instance 'HA_1' of component 'HA' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/imports/new/FA.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'FA' (4#1) [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/imports/new/FA.vhd:42]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA1' of component 'FA' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/Adder_3.vhd:64]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA2' of component 'FA' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/Adder_3.vhd:73]
INFO: [Synth 8-256] done synthesizing module 'Adder_3' (5#1) [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/Adder_3.vhd:40]
INFO: [Synth 8-3491] module 'MUX_2_way_3_Bit' declared at 'E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/MUX_2_Way_3_Bit.vhd:34' bound to instance 'MUX' of component 'MUX_2_Way_3_Bit' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/PC_System.vhd:91]
INFO: [Synth 8-638] synthesizing module 'MUX_2_way_3_Bit' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/MUX_2_Way_3_Bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_way_3_Bit' (6#1) [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/MUX_2_Way_3_Bit.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'PC_System' (7#1) [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/PC_System.vhd:42]
INFO: [Synth 8-3491] module 'Program_ROM' declared at 'E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/Program_ROM.vhd:31' bound to instance 'P_ROM' of component 'Program_ROM' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/processor.vhd:178]
INFO: [Synth 8-638] synthesizing module 'Program_ROM' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/Program_ROM.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'Program_ROM' (8#1) [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/Program_ROM.vhd:36]
INFO: [Synth 8-3491] module 'Instruction_decoder' declared at 'E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/Instruction_decoder.vhd:34' bound to instance 'Instruction_Decoder_0' of component 'Instruction_decoder' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/processor.vhd:184]
INFO: [Synth 8-638] synthesizing module 'Instruction_decoder' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/Instruction_decoder.vhd:47]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder' of component 'Decoder_2_to_4' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/Instruction_decoder.vhd:63]
INFO: [Synth 8-638] synthesizing module 'Decoder_2_to_4' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Decoder_2_to_4' (9#1) [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'Instruction_decoder' (10#1) [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/Instruction_decoder.vhd:47]
INFO: [Synth 8-3491] module 'Reg_Bank' declared at 'E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/Reg_Bank.vhd:33' bound to instance 'Register_Bank' of component 'Reg_Bank' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/processor.vhd:199]
INFO: [Synth 8-638] synthesizing module 'Reg_Bank' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/Reg_Bank.vhd:48]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:34' bound to instance 'Decoder_0' of component 'Decoder_3_to_8' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/Reg_Bank.vhd:72]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_0' of component 'Decoder_2_to_4' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:51]
INFO: [Synth 8-3491] module 'Decoder_2_to_4' declared at 'E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/imports/new/Decoder_2_to_4.vhd:34' bound to instance 'Decoder_2_to_4_1' of component 'Decoder_2_to_4' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (11#1) [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/imports/new/Decoder_3_to_8.vhd:40]
INFO: [Synth 8-3491] module 'Reg' declared at 'E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_0' of component 'Reg' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/Reg_Bank.vhd:79]
INFO: [Synth 8-638] synthesizing module 'Reg' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'Reg' (12#1) [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/Reg.vhd:42]
INFO: [Synth 8-3491] module 'Reg' declared at 'E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_1' of component 'Reg' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/Reg_Bank.vhd:88]
INFO: [Synth 8-3491] module 'Reg' declared at 'E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_2' of component 'Reg' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/Reg_Bank.vhd:97]
INFO: [Synth 8-3491] module 'Reg' declared at 'E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_3' of component 'Reg' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/Reg_Bank.vhd:106]
INFO: [Synth 8-3491] module 'Reg' declared at 'E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_4' of component 'Reg' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/Reg_Bank.vhd:115]
INFO: [Synth 8-3491] module 'Reg' declared at 'E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_5' of component 'Reg' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/Reg_Bank.vhd:124]
INFO: [Synth 8-3491] module 'Reg' declared at 'E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_6' of component 'Reg' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/Reg_Bank.vhd:133]
INFO: [Synth 8-3491] module 'Reg' declared at 'E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/Reg.vhd:34' bound to instance 'Reg_7' of component 'Reg' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/Reg_Bank.vhd:142]
INFO: [Synth 8-256] done synthesizing module 'Reg_Bank' (13#1) [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/Reg_Bank.vhd:48]
INFO: [Synth 8-3491] module 'MUX_8_way_4_Bit' declared at 'E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/MUX_8_Way_4_Bit.vhd:34' bound to instance 'MUX_A' of component 'MUX_8_way_4_Bit' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/processor.vhd:215]
INFO: [Synth 8-638] synthesizing module 'MUX_8_way_4_Bit' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/MUX_8_Way_4_Bit.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'MUX_8_way_4_Bit' (14#1) [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/MUX_8_Way_4_Bit.vhd:48]
INFO: [Synth 8-3491] module 'MUX_8_way_4_Bit' declared at 'E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/MUX_8_Way_4_Bit.vhd:34' bound to instance 'MUX_B' of component 'MUX_8_way_4_Bit' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/processor.vhd:229]
INFO: [Synth 8-3491] module 'RCA_4' declared at 'E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/RCA_4.vhd:34' bound to instance 'Adder_subtractor' of component 'RCA_4' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/processor.vhd:243]
INFO: [Synth 8-638] synthesizing module 'RCA_4' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/RCA_4.vhd:43]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA0_0' of component 'FA' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/RCA_4.vhd:66]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA0_1' of component 'FA' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/RCA_4.vhd:74]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA0_2' of component 'FA' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/RCA_4.vhd:82]
INFO: [Synth 8-3491] module 'FA' declared at 'E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/imports/new/FA.vhd:34' bound to instance 'FA0_3' of component 'FA' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/RCA_4.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'RCA_4' (15#1) [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/RCA_4.vhd:43]
INFO: [Synth 8-3491] module 'MUX_2_4' declared at 'E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/MUX_2_4.vhd:34' bound to instance 'MUX_2_way_4_bit' of component 'MUX_2_4' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/processor.vhd:254]
INFO: [Synth 8-638] synthesizing module 'MUX_2_4' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/MUX_2_4.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'MUX_2_4' (16#1) [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/MUX_2_4.vhd:41]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/imports/new/LUT_16_7.vhd:30' bound to instance 'LUT' of component 'LUT_16_7' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/processor.vhd:263]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/imports/new/LUT_16_7.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (17#1) [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/imports/new/LUT_16_7.vhd:35]
WARNING: [Synth 8-3848] Net jmp_flags in module/entity processor does not have driver. [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/processor.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'processor' (18#1) [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/processor.vhd:45]
WARNING: [Synth 8-3917] design processor has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design processor has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design processor has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design processor has port Anode[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 491.613 ; gain = 149.469
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin Instruction_Decoder_0:Jmp_check_flags[3] to constant 0 [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/processor.vhd:184]
WARNING: [Synth 8-3295] tying undriven pin Instruction_Decoder_0:Jmp_check_flags[2] to constant 0 [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/processor.vhd:184]
WARNING: [Synth 8-3295] tying undriven pin Instruction_Decoder_0:Jmp_check_flags[1] to constant 0 [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/processor.vhd:184]
WARNING: [Synth 8-3295] tying undriven pin Instruction_Decoder_0:Jmp_check_flags[0] to constant 0 [E:/Main/main 2/nano_processor_project/nano_processor.srcs/sources_1/new/processor.vhd:184]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 491.613 ; gain = 149.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 491.613 ; gain = 149.469
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Main/main 2/nano_processor_project/nano_processor.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]
Finished Parsing XDC File [E:/Main/main 2/nano_processor_project/nano_processor.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Main/main 2/nano_processor_project/nano_processor.srcs/constrs_1/imports/Downloads/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/processor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/processor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 812.141 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 812.141 ; gain = 469.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 812.141 ; gain = 469.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:11 . Memory (MB): peak = 812.141 ; gain = 469.996
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "default_rom" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sevenSegment_ROM" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 812.141 ; gain = 469.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 18    
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   9 Input     12 Bit        Muxes := 1     
	  17 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Slow_Clk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Program_counter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module HA 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module MUX_2_way_3_Bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module Program_ROM 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module Reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module MUX_8_way_4_Bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module RCA_4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
Module MUX_2_4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module LUT_16_7 
Detailed RTL Component Info : 
+---Muxes : 
	  17 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "Clock/count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Clock/clk_status" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design processor has port Anode[3] driven by constant 1
WARNING: [Synth 8-3917] design processor has port Anode[2] driven by constant 1
WARNING: [Synth 8-3917] design processor has port Anode[1] driven by constant 1
WARNING: [Synth 8-3917] design processor has port Anode[0] driven by constant 0
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 812.141 ; gain = 469.996
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 814.969 ; gain = 472.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 836.164 ; gain = 494.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'Register_Bank/Reg_4/Q_reg[1]' (FDCE) to 'Register_Bank/Reg_6/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Register_Bank/Reg_5/Q_reg[1]' (FDCE) to 'Register_Bank/Reg_6/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Register_Bank/Reg_6/Q_reg[1]' (FDCE) to 'Register_Bank/Reg_0/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Register_Bank/Reg_4/Q_reg[0]' (FDCE) to 'Register_Bank/Reg_6/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Register_Bank/Reg_5/Q_reg[0]' (FDCE) to 'Register_Bank/Reg_6/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Register_Bank/Reg_6/Q_reg[0]' (FDCE) to 'Register_Bank/Reg_0/Q_reg[0]'
INFO: [Synth 8-3886] merging instance 'Register_Bank/Reg_4/Q_reg[3]' (FDCE) to 'Register_Bank/Reg_0/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Register_Bank/Reg_5/Q_reg[3]' (FDCE) to 'Register_Bank/Reg_0/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Register_Bank/Reg_6/Q_reg[3]' (FDCE) to 'Register_Bank/Reg_0/Q_reg[3]'
INFO: [Synth 8-3886] merging instance 'Register_Bank/Reg_4/Q_reg[2]' (FDCE) to 'Register_Bank/Reg_0/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Register_Bank/Reg_5/Q_reg[2]' (FDCE) to 'Register_Bank/Reg_0/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Register_Bank/Reg_6/Q_reg[2]' (FDCE) to 'Register_Bank/Reg_0/Q_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_Bank/Reg_0/Q_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_Bank/Reg_0/Q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_Bank/Reg_0/Q_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_Bank/Reg_0/Q_reg[2] )
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Reg_0/Q_reg[1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Reg_0/Q_reg[0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Reg_0/Q_reg[3]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank/Reg_0/Q_reg[2]) is unused and will be removed from module processor.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 836.945 ; gain = 494.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 836.945 ; gain = 494.801
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 836.945 ; gain = 494.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 836.945 ; gain = 494.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 836.945 ; gain = 494.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 836.945 ; gain = 494.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 836.945 ; gain = 494.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     2|
|4     |LUT2   |     1|
|5     |LUT3   |    14|
|6     |LUT4   |    19|
|7     |LUT5   |    20|
|8     |LUT6   |    11|
|9     |FDCE   |    19|
|10    |FDRE   |    34|
|11    |IBUF   |     2|
|12    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+----------------+----------------+------+
|      |Instance        |Module          |Cells |
+------+----------------+----------------+------+
|1     |top             |                |   148|
|2     |  Clock         |Slow_Clk        |    54|
|3     |  PC            |PC_System       |    47|
|4     |    PC          |Program_counter |    47|
|5     |  Register_Bank |Reg_Bank        |    27|
|6     |    Reg_1       |Reg             |     4|
|7     |    Reg_2       |Reg_0           |     4|
|8     |    Reg_3       |Reg_1           |     8|
|9     |    Reg_7       |Reg_2           |    11|
+------+----------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 836.945 ; gain = 494.801
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 836.945 ; gain = 174.273
Synthesis Optimization Complete : Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 836.945 ; gain = 494.801
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
104 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 839.664 ; gain = 509.660
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/Main/main 2/nano_processor_project/nano_processor.runs/synth_1/processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file processor_utilization_synth.rpt -pb processor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 839.664 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri May 16 20:52:32 2025...
