Running in restricted mode: identify_job

Starting:    C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin64\mbin\identify_instrumentor_shell.exe
Install:     C:\Microsemi\Libero_SoC_v11.8\SynplifyPro
Hostname:    GCALLSEN
Date:        Mon Oct 23 14:25:22 2017
Version:     L-2016.09M-2

Arguments:   -product identify_instrumentor -srs_gen_hw C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\instr_sources\syn_dics.v -prj C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\m2s010_som_syn.prj -idb C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\identify.db -curimpl rev_11_debugColl -write_sdc -log C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\identify.log -tsl IfjWMsfd -idc C:\Users\gcallsen\Documents\GitHubBF\PPI.SOC.FPGAv1.6\synthesis\rev_11_debugColl\identify.idc
ProductType: identify_instrumentor




*** Integrated Instrumentor ***
Added instrumentation 'rev_10' to the project
"design_flow" is unrecognized option for current device
Added instrumentation 'rev_11_debugColl' to the project
"design_flow" is unrecognized option for current device
Warning: CommsFPGA_top.vhd(275): Process `bit_clock_gen' contains an inner conditional statement which is sensitive to a clock edge
Warning: No breakpoints will be detected in this process
Warning: CommsFPGA_top.vhd(289): Process `clock_gen' contains an inner conditional statement which is sensitive to a clock edge
Warning: No breakpoints will be detected in this process
Warning: uP_if.vhd(318): Process `ready_delay_proc' contains an inner conditional statement which is sensitive to a clock edge
Warning: No breakpoints will be detected in this process
Warning: coreresetp.vhd(1368): Process `process_1368' is sensitive to a clock edge, but contains multiple top-level conditional statements
Warning: No breakpoints will be detected in this process
Current design is m2s010_som
Loading instrumentation 'rev_11_debugColl'
Source IDC file C:/Users/gcallsen/Documents/GitHubBF/PPI.SOC.FPGAv1.6/synthesis/rev_11_debugColl/identify.idc
Setting IICE sampler (sampledepth) to 2048 for IICE named 'IICE'(previous value: 128)
Setting IICE sampler (set IICE clock) to '/rtl/CommsFPGA_top_0/behavioral/PROCESSOR_INTERFACE_INST/behavioral/bw_debug_clk' for IICE named 'IICE' (previous value: '')
Generating SRS instrumentation file: C:UsersgcallsenDocumentsGitHubBFPPI.SOC.FPGAv1.6synthesisev_11_debugCollinstr_sourcessyn_dics.v
Current instrumentation information:      	IICE=IICE 
		Total instrumentation in bits: Sample Only 0, Trigger Only 0, Sample and trigger 451
		Group wise instrumentation in bits: 
					Groupdefault:Sample Only 0, Sample and trigger 451
The target device family is 'SmartFusion2' (and considered a ProAsic3-based family; hence we do care about UJTAG / UJTAG_WRAPPER instances).
The design does not contain a UJTAG_WRAPPER instance.
OK, the design does not contain a UJTAG instance.
 Generating IICE for the following settings:
      Design settings:
          Device family          SmartFusion2
          Communication port     builtin
          Skew-resistant logic   off
          Export Trigger         no
          Import Trigger         0
          Language               verilog
      Sample Buffer:
          Type                   behavioral
          Depth                  2048
          Width                  451 bits
          Qualified sampling     off
          Always armed sampling  off
          Data compression       off
      Trigger controller:
          Preconfigured          no
          Type                   Simple Triggering
 
Current instrumentation information: 	IICE=IICE 
		Total instrumentation in bits: Sample Only 0, Trigger Only 0, Sample and trigger 451
		Group wise instrumentation in bits: 
					Groupdefault:Sample Only 0, Sample and trigger 451

exit status=0
