

================================================================
== Vivado HLS Report for 'Loop_1_proc226'
================================================================
* Date:           Mon Aug 22 00:16:06 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        axi_ii_1
* Solution:       example_par_1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.127 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    29789|    29789| 0.149 ms | 0.149 ms |  29789|  29789|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |    29788|    29788|      2708|          -|          -|    11|    no    |
        | + Loop 1.1      |     2706|     2706|       902|          -|          -|     3|    no    |
        |  ++ Loop 1.1.1  |      900|      900|        15|          -|          -|    60|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 18
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %node_attr_mat_s_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %node_attr_mat_s_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %node_attr_mat_s_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %node_attr_mat_s_3_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %node_attr_mat_s_4_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %node_attr_mat_s_5_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %node_attr_mat_s_6_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %node_attr_mat_s_7_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %node_attr_mat_s_8_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %node_attr_mat_s_9_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i14* %node_attr_mat_s_10_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.60ns)   --->   "br label %.loopexit"   --->   Operation 30 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.65>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ 0, %newFuncRoot ], [ %j, %.loopexit.loopexit ]"   --->   Operation 31 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.65ns)   --->   "%icmp_ln131 = icmp eq i4 %j_0, -5" [example.cpp:131]   --->   Operation 32 'icmp' 'icmp_ln131' <Predicate = true> <Delay = 0.65> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11)"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.33ns)   --->   "%j = add i4 %j_0, 1" [example.cpp:131]   --->   Operation 34 'add' 'j' <Predicate = true> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln131, label %.preheader89.exitStub, label %.preheader91.preheader" [example.cpp:131]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node sub_ln134)   --->   "%shl_ln134 = shl i4 %j_0, 2" [example.cpp:134]   --->   Operation 36 'shl' 'shl_ln134' <Predicate = (!icmp_ln131)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.33ns) (out node of the LUT)   --->   "%sub_ln134 = sub i4 %shl_ln134, %j_0" [example.cpp:134]   --->   Operation 37 'sub' 'sub_ln134' <Predicate = (!icmp_ln131)> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.60ns)   --->   "br label %.preheader91" [example.cpp:132]   --->   Operation 38 'br' <Predicate = (!icmp_ln131)> <Delay = 0.60>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 39 'ret' <Predicate = (icmp_ln131)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.60>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%k_0 = phi i2 [ 0, %.preheader91.preheader ], [ %k, %.preheader91.loopexit ]"   --->   Operation 40 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i2 %k_0 to i11" [example.cpp:132]   --->   Operation 41 'zext' 'zext_ln132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.34ns)   --->   "%icmp_ln132 = icmp eq i2 %k_0, -1" [example.cpp:132]   --->   Operation 42 'icmp' 'icmp_ln132' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%empty_262 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 43 'speclooptripcount' 'empty_262' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.23ns)   --->   "%k = add i2 %k_0, 1" [example.cpp:132]   --->   Operation 44 'add' 'k' <Predicate = true> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln132, label %.loopexit.loopexit, label %.preheader90.preheader" [example.cpp:132]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i2 %k_0 to i4" [example.cpp:134]   --->   Operation 46 'zext' 'zext_ln134' <Predicate = (!icmp_ln132)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.33ns)   --->   "%add_ln154 = add i4 %sub_ln134, %zext_ln134" [example.cpp:134]   --->   Operation 47 'add' 'add_ln154' <Predicate = (!icmp_ln132)> <Delay = 0.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.60ns)   --->   "br label %.preheader90" [example.cpp:133]   --->   Operation 48 'br' <Predicate = (!icmp_ln132)> <Delay = 0.60>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 49 'br' <Predicate = (icmp_ln132)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.03>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ %i, %0 ], [ 0, %.preheader90.preheader ]"   --->   Operation 50 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i6 %i_0 to i9" [example.cpp:133]   --->   Operation 51 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.61ns)   --->   "%icmp_ln133 = icmp eq i6 %i_0, -4" [example.cpp:133]   --->   Operation 52 'icmp' 'icmp_ln133' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%empty_263 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 60, i64 60, i64 60)"   --->   Operation 53 'speclooptripcount' 'empty_263' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.43ns)   --->   "%i = add i6 %i_0, 1" [example.cpp:133]   --->   Operation 54 'add' 'i' <Predicate = true> <Delay = 0.43> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln133, label %.preheader91.loopexit, label %2" [example.cpp:133]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln134_1 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %i_0, i2 0)" [example.cpp:134]   --->   Operation 56 'bitconcatenate' 'shl_ln134_1' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln134_1 = zext i8 %shl_ln134_1 to i9" [example.cpp:134]   --->   Operation 57 'zext' 'zext_ln134_1' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.48ns)   --->   "%sub_ln134_1 = sub i9 %zext_ln134_1, %zext_ln133" [example.cpp:134]   --->   Operation 58 'sub' 'sub_ln134_1' <Predicate = (!icmp_ln133)> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln134 = sext i9 %sub_ln134_1 to i11" [example.cpp:134]   --->   Operation 59 'sext' 'sext_ln134' <Predicate = (!icmp_ln133)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.51ns)   --->   "%add_ln134 = add i11 %zext_ln132, %sext_ln134" [example.cpp:134]   --->   Operation 60 'add' 'add_ln134' <Predicate = (!icmp_ln133)> <Delay = 0.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.63ns)   --->   "switch i4 %add_ln154, label %branch1022 [
    i4 0, label %branch012
    i4 1, label %branch113
    i4 2, label %branch214
    i4 3, label %branch315
    i4 4, label %branch416
    i4 5, label %branch517
    i4 6, label %branch618
    i4 7, label %branch719
    i4 -8, label %branch820
    i4 -7, label %branch921
  ]" [example.cpp:134]   --->   Operation 61 'switch' <Predicate = (!icmp_ln133)> <Delay = 0.63>
ST_4 : Operation 62 [1/1] (1.45ns)   --->   "%tmp_V_86 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %node_attr_mat_s_9_V_V)" [example.cpp:134]   --->   Operation 62 'read' 'tmp_V_86' <Predicate = (!icmp_ln133 & add_ln154 == 9)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_4 : Operation 63 [1/1] (0.78ns)   --->   "br label %1" [example.cpp:134]   --->   Operation 63 'br' <Predicate = (!icmp_ln133 & add_ln154 == 9)> <Delay = 0.78>
ST_4 : Operation 64 [1/1] (1.45ns)   --->   "%tmp_V_85 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %node_attr_mat_s_8_V_V)" [example.cpp:134]   --->   Operation 64 'read' 'tmp_V_85' <Predicate = (!icmp_ln133 & add_ln154 == 8)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_4 : Operation 65 [1/1] (0.78ns)   --->   "br label %1" [example.cpp:134]   --->   Operation 65 'br' <Predicate = (!icmp_ln133 & add_ln154 == 8)> <Delay = 0.78>
ST_4 : Operation 66 [1/1] (1.45ns)   --->   "%tmp_V_84 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %node_attr_mat_s_7_V_V)" [example.cpp:134]   --->   Operation 66 'read' 'tmp_V_84' <Predicate = (!icmp_ln133 & add_ln154 == 7)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_4 : Operation 67 [1/1] (0.78ns)   --->   "br label %1" [example.cpp:134]   --->   Operation 67 'br' <Predicate = (!icmp_ln133 & add_ln154 == 7)> <Delay = 0.78>
ST_4 : Operation 68 [1/1] (1.45ns)   --->   "%tmp_V_83 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %node_attr_mat_s_6_V_V)" [example.cpp:134]   --->   Operation 68 'read' 'tmp_V_83' <Predicate = (!icmp_ln133 & add_ln154 == 6)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_4 : Operation 69 [1/1] (0.78ns)   --->   "br label %1" [example.cpp:134]   --->   Operation 69 'br' <Predicate = (!icmp_ln133 & add_ln154 == 6)> <Delay = 0.78>
ST_4 : Operation 70 [1/1] (1.45ns)   --->   "%tmp_V_82 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %node_attr_mat_s_5_V_V)" [example.cpp:134]   --->   Operation 70 'read' 'tmp_V_82' <Predicate = (!icmp_ln133 & add_ln154 == 5)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_4 : Operation 71 [1/1] (0.78ns)   --->   "br label %1" [example.cpp:134]   --->   Operation 71 'br' <Predicate = (!icmp_ln133 & add_ln154 == 5)> <Delay = 0.78>
ST_4 : Operation 72 [1/1] (1.45ns)   --->   "%tmp_V_81 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %node_attr_mat_s_4_V_V)" [example.cpp:134]   --->   Operation 72 'read' 'tmp_V_81' <Predicate = (!icmp_ln133 & add_ln154 == 4)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_4 : Operation 73 [1/1] (0.78ns)   --->   "br label %1" [example.cpp:134]   --->   Operation 73 'br' <Predicate = (!icmp_ln133 & add_ln154 == 4)> <Delay = 0.78>
ST_4 : Operation 74 [1/1] (1.45ns)   --->   "%tmp_V_80 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %node_attr_mat_s_3_V_V)" [example.cpp:134]   --->   Operation 74 'read' 'tmp_V_80' <Predicate = (!icmp_ln133 & add_ln154 == 3)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_4 : Operation 75 [1/1] (0.78ns)   --->   "br label %1" [example.cpp:134]   --->   Operation 75 'br' <Predicate = (!icmp_ln133 & add_ln154 == 3)> <Delay = 0.78>
ST_4 : Operation 76 [1/1] (1.45ns)   --->   "%tmp_V_79 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %node_attr_mat_s_2_V_V)" [example.cpp:134]   --->   Operation 76 'read' 'tmp_V_79' <Predicate = (!icmp_ln133 & add_ln154 == 2)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_4 : Operation 77 [1/1] (0.78ns)   --->   "br label %1" [example.cpp:134]   --->   Operation 77 'br' <Predicate = (!icmp_ln133 & add_ln154 == 2)> <Delay = 0.78>
ST_4 : Operation 78 [1/1] (1.45ns)   --->   "%tmp_V_78 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %node_attr_mat_s_1_V_V)" [example.cpp:134]   --->   Operation 78 'read' 'tmp_V_78' <Predicate = (!icmp_ln133 & add_ln154 == 1)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_4 : Operation 79 [1/1] (0.78ns)   --->   "br label %1" [example.cpp:134]   --->   Operation 79 'br' <Predicate = (!icmp_ln133 & add_ln154 == 1)> <Delay = 0.78>
ST_4 : Operation 80 [1/1] (1.45ns)   --->   "%tmp_V_77 = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %node_attr_mat_s_0_V_V)" [example.cpp:134]   --->   Operation 80 'read' 'tmp_V_77' <Predicate = (!icmp_ln133 & add_ln154 == 0)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_4 : Operation 81 [1/1] (0.78ns)   --->   "br label %1" [example.cpp:134]   --->   Operation 81 'br' <Predicate = (!icmp_ln133 & add_ln154 == 0)> <Delay = 0.78>
ST_4 : Operation 82 [1/1] (1.45ns)   --->   "%tmp_V = call i14 @_ssdm_op_Read.ap_fifo.volatile.i14P(i14* %node_attr_mat_s_10_V_V)" [example.cpp:134]   --->   Operation 82 'read' 'tmp_V' <Predicate = (!icmp_ln133 & add_ln154 != 0 & add_ln154 != 1 & add_ln154 != 2 & add_ln154 != 3 & add_ln154 != 4 & add_ln154 != 5 & add_ln154 != 6 & add_ln154 != 7 & add_ln154 != 8 & add_ln154 != 9)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 14> <Depth = 0> <FIFO>
ST_4 : Operation 83 [1/1] (0.78ns)   --->   "br label %1" [example.cpp:134]   --->   Operation 83 'br' <Predicate = (!icmp_ln133 & add_ln154 != 0 & add_ln154 != 1 & add_ln154 != 2 & add_ln154 != 3 & add_ln154 != 4 & add_ln154 != 5 & add_ln154 != 6 & add_ln154 != 7 & add_ln154 != 8 & add_ln154 != 9)> <Delay = 0.78>
ST_4 : Operation 84 [15/15] (1.04ns)   --->   "%urem_ln203 = urem i11 %add_ln134, 3" [example.cpp:134]   --->   Operation 84 'urem' 'urem_ln203' <Predicate = (!icmp_ln133)> <Delay = 1.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 3> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "br label %.preheader91"   --->   Operation 85 'br' <Predicate = (icmp_ln133)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.04>
ST_5 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_V_0 = phi i14 [ %tmp_V, %branch1022 ], [ %tmp_V_86, %branch921 ], [ %tmp_V_85, %branch820 ], [ %tmp_V_84, %branch719 ], [ %tmp_V_83, %branch618 ], [ %tmp_V_82, %branch517 ], [ %tmp_V_81, %branch416 ], [ %tmp_V_80, %branch315 ], [ %tmp_V_79, %branch214 ], [ %tmp_V_78, %branch113 ], [ %tmp_V_77, %branch012 ]"   --->   Operation 86 'phi' 'tmp_V_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [14/15] (1.04ns)   --->   "%urem_ln203 = urem i11 %add_ln134, 3" [example.cpp:134]   --->   Operation 87 'urem' 'urem_ln203' <Predicate = true> <Delay = 1.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 3> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.04>
ST_6 : Operation 88 [13/15] (1.04ns)   --->   "%urem_ln203 = urem i11 %add_ln134, 3" [example.cpp:134]   --->   Operation 88 'urem' 'urem_ln203' <Predicate = true> <Delay = 1.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 3> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.04>
ST_7 : Operation 89 [12/15] (1.04ns)   --->   "%urem_ln203 = urem i11 %add_ln134, 3" [example.cpp:134]   --->   Operation 89 'urem' 'urem_ln203' <Predicate = true> <Delay = 1.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 3> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.04>
ST_8 : Operation 90 [11/15] (1.04ns)   --->   "%urem_ln203 = urem i11 %add_ln134, 3" [example.cpp:134]   --->   Operation 90 'urem' 'urem_ln203' <Predicate = true> <Delay = 1.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 3> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.04>
ST_9 : Operation 91 [10/15] (1.04ns)   --->   "%urem_ln203 = urem i11 %add_ln134, 3" [example.cpp:134]   --->   Operation 91 'urem' 'urem_ln203' <Predicate = true> <Delay = 1.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 3> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.04>
ST_10 : Operation 92 [9/15] (1.04ns)   --->   "%urem_ln203 = urem i11 %add_ln134, 3" [example.cpp:134]   --->   Operation 92 'urem' 'urem_ln203' <Predicate = true> <Delay = 1.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 3> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.04>
ST_11 : Operation 93 [8/15] (1.04ns)   --->   "%urem_ln203 = urem i11 %add_ln134, 3" [example.cpp:134]   --->   Operation 93 'urem' 'urem_ln203' <Predicate = true> <Delay = 1.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 3> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.04>
ST_12 : Operation 94 [7/15] (1.04ns)   --->   "%urem_ln203 = urem i11 %add_ln134, 3" [example.cpp:134]   --->   Operation 94 'urem' 'urem_ln203' <Predicate = true> <Delay = 1.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 3> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.04>
ST_13 : Operation 95 [6/15] (1.04ns)   --->   "%urem_ln203 = urem i11 %add_ln134, 3" [example.cpp:134]   --->   Operation 95 'urem' 'urem_ln203' <Predicate = true> <Delay = 1.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 3> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.04>
ST_14 : Operation 96 [5/15] (1.04ns)   --->   "%urem_ln203 = urem i11 %add_ln134, 3" [example.cpp:134]   --->   Operation 96 'urem' 'urem_ln203' <Predicate = true> <Delay = 1.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 3> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.04>
ST_15 : Operation 97 [4/15] (1.04ns)   --->   "%urem_ln203 = urem i11 %add_ln134, 3" [example.cpp:134]   --->   Operation 97 'urem' 'urem_ln203' <Predicate = true> <Delay = 1.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 3> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.04>
ST_16 : Operation 98 [3/15] (1.04ns)   --->   "%urem_ln203 = urem i11 %add_ln134, 3" [example.cpp:134]   --->   Operation 98 'urem' 'urem_ln203' <Predicate = true> <Delay = 1.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 3> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.04>
ST_17 : Operation 99 [2/15] (1.04ns)   --->   "%urem_ln203 = urem i11 %add_ln134, 3" [example.cpp:134]   --->   Operation 99 'urem' 'urem_ln203' <Predicate = true> <Delay = 1.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 3> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.12>
ST_18 : Operation 100 [1/15] (1.04ns)   --->   "%urem_ln203 = urem i11 %add_ln134, 3" [example.cpp:134]   --->   Operation 100 'urem' 'urem_ln203' <Predicate = true> <Delay = 1.04> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 14> <II = 3> <Delay = 1.04> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i11 %urem_ln203 to i3" [example.cpp:134]   --->   Operation 101 'trunc' 'trunc_ln203' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln203_3 = zext i11 %add_ln134 to i24" [example.cpp:134]   --->   Operation 102 'zext' 'zext_ln203_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 103 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln203 = mul i24 2731, %zext_ln203_3" [example.cpp:134]   --->   Operation 103 'mul' 'mul_ln203' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 104 [1/1] (0.00ns)   --->   "%udiv_ln203_6 = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %mul_ln203, i32 13, i32 23)" [example.cpp:134]   --->   Operation 104 'partselect' 'udiv_ln203_6' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i11 %udiv_ln203_6 to i64" [example.cpp:134]   --->   Operation 105 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 106 [1/1] (0.00ns)   --->   "%node_attr_0_0_V_ad = getelementptr [60 x i14]* %node_attr_0_0_V, i64 0, i64 %zext_ln203" [example.cpp:134]   --->   Operation 106 'getelementptr' 'node_attr_0_0_V_ad' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 107 [1/1] (0.00ns)   --->   "%node_attr_0_1_V_ad = getelementptr [60 x i14]* %node_attr_0_1_V, i64 0, i64 %zext_ln203" [example.cpp:134]   --->   Operation 107 'getelementptr' 'node_attr_0_1_V_ad' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 108 [1/1] (0.00ns)   --->   "%node_attr_0_2_V_ad = getelementptr [60 x i14]* %node_attr_0_2_V, i64 0, i64 %zext_ln203" [example.cpp:134]   --->   Operation 108 'getelementptr' 'node_attr_0_2_V_ad' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 109 [1/1] (0.00ns)   --->   "%node_attr_1_0_V_ad = getelementptr [60 x i14]* %node_attr_1_0_V, i64 0, i64 %zext_ln203" [example.cpp:134]   --->   Operation 109 'getelementptr' 'node_attr_1_0_V_ad' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 110 [1/1] (0.00ns)   --->   "%node_attr_1_1_V_ad = getelementptr [60 x i14]* %node_attr_1_1_V, i64 0, i64 %zext_ln203" [example.cpp:134]   --->   Operation 110 'getelementptr' 'node_attr_1_1_V_ad' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 111 [1/1] (0.00ns)   --->   "%node_attr_1_2_V_ad = getelementptr [60 x i14]* %node_attr_1_2_V, i64 0, i64 %zext_ln203" [example.cpp:134]   --->   Operation 111 'getelementptr' 'node_attr_1_2_V_ad' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 112 [1/1] (0.00ns)   --->   "%node_attr_2_0_V_ad = getelementptr [60 x i14]* %node_attr_2_0_V, i64 0, i64 %zext_ln203" [example.cpp:134]   --->   Operation 112 'getelementptr' 'node_attr_2_0_V_ad' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 113 [1/1] (0.00ns)   --->   "%node_attr_2_1_V_ad = getelementptr [60 x i14]* %node_attr_2_1_V, i64 0, i64 %zext_ln203" [example.cpp:134]   --->   Operation 113 'getelementptr' 'node_attr_2_1_V_ad' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 114 [1/1] (0.00ns)   --->   "%node_attr_2_2_V_ad = getelementptr [60 x i14]* %node_attr_2_2_V, i64 0, i64 %zext_ln203" [example.cpp:134]   --->   Operation 114 'getelementptr' 'node_attr_2_2_V_ad' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 115 [1/1] (0.00ns)   --->   "%node_attr_3_0_V_ad = getelementptr [60 x i14]* %node_attr_3_0_V, i64 0, i64 %zext_ln203" [example.cpp:134]   --->   Operation 115 'getelementptr' 'node_attr_3_0_V_ad' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 116 [1/1] (0.00ns)   --->   "%node_attr_3_1_V_ad = getelementptr [60 x i14]* %node_attr_3_1_V, i64 0, i64 %zext_ln203" [example.cpp:134]   --->   Operation 116 'getelementptr' 'node_attr_3_1_V_ad' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 117 [1/1] (0.00ns)   --->   "%node_attr_3_2_V_ad = getelementptr [60 x i14]* %node_attr_3_2_V, i64 0, i64 %zext_ln203" [example.cpp:134]   --->   Operation 117 'getelementptr' 'node_attr_3_2_V_ad' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 118 [1/1] (0.00ns)   --->   "%node_attr_4_0_V_ad = getelementptr [60 x i14]* %node_attr_4_0_V, i64 0, i64 %zext_ln203" [example.cpp:134]   --->   Operation 118 'getelementptr' 'node_attr_4_0_V_ad' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 119 [1/1] (0.00ns)   --->   "%node_attr_4_1_V_ad = getelementptr [60 x i14]* %node_attr_4_1_V, i64 0, i64 %zext_ln203" [example.cpp:134]   --->   Operation 119 'getelementptr' 'node_attr_4_1_V_ad' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 120 [1/1] (0.00ns)   --->   "%node_attr_4_2_V_ad = getelementptr [60 x i14]* %node_attr_4_2_V, i64 0, i64 %zext_ln203" [example.cpp:134]   --->   Operation 120 'getelementptr' 'node_attr_4_2_V_ad' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 121 [1/1] (0.00ns)   --->   "%node_attr_5_0_V_ad = getelementptr [60 x i14]* %node_attr_5_0_V, i64 0, i64 %zext_ln203" [example.cpp:134]   --->   Operation 121 'getelementptr' 'node_attr_5_0_V_ad' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 122 [1/1] (0.00ns)   --->   "%node_attr_5_1_V_ad = getelementptr [60 x i14]* %node_attr_5_1_V, i64 0, i64 %zext_ln203" [example.cpp:134]   --->   Operation 122 'getelementptr' 'node_attr_5_1_V_ad' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 123 [1/1] (0.00ns)   --->   "%node_attr_5_2_V_ad = getelementptr [60 x i14]* %node_attr_5_2_V, i64 0, i64 %zext_ln203" [example.cpp:134]   --->   Operation 123 'getelementptr' 'node_attr_5_2_V_ad' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 124 [1/1] (0.00ns)   --->   "%node_attr_6_0_V_ad = getelementptr [60 x i14]* %node_attr_6_0_V, i64 0, i64 %zext_ln203" [example.cpp:134]   --->   Operation 124 'getelementptr' 'node_attr_6_0_V_ad' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 125 [1/1] (0.00ns)   --->   "%node_attr_6_1_V_ad = getelementptr [60 x i14]* %node_attr_6_1_V, i64 0, i64 %zext_ln203" [example.cpp:134]   --->   Operation 125 'getelementptr' 'node_attr_6_1_V_ad' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 126 [1/1] (0.00ns)   --->   "%node_attr_6_2_V_ad = getelementptr [60 x i14]* %node_attr_6_2_V, i64 0, i64 %zext_ln203" [example.cpp:134]   --->   Operation 126 'getelementptr' 'node_attr_6_2_V_ad' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 127 [1/1] (0.00ns)   --->   "%node_attr_7_0_V_ad = getelementptr [60 x i14]* %node_attr_7_0_V, i64 0, i64 %zext_ln203" [example.cpp:134]   --->   Operation 127 'getelementptr' 'node_attr_7_0_V_ad' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 128 [1/1] (0.00ns)   --->   "%node_attr_7_1_V_ad = getelementptr [60 x i14]* %node_attr_7_1_V, i64 0, i64 %zext_ln203" [example.cpp:134]   --->   Operation 128 'getelementptr' 'node_attr_7_1_V_ad' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 129 [1/1] (0.00ns)   --->   "%node_attr_7_2_V_ad = getelementptr [60 x i14]* %node_attr_7_2_V, i64 0, i64 %zext_ln203" [example.cpp:134]   --->   Operation 129 'getelementptr' 'node_attr_7_2_V_ad' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 130 [1/1] (0.00ns)   --->   "%node_attr_8_0_V_ad = getelementptr [60 x i14]* %node_attr_8_0_V, i64 0, i64 %zext_ln203" [example.cpp:134]   --->   Operation 130 'getelementptr' 'node_attr_8_0_V_ad' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 131 [1/1] (0.00ns)   --->   "%node_attr_8_1_V_ad = getelementptr [60 x i14]* %node_attr_8_1_V, i64 0, i64 %zext_ln203" [example.cpp:134]   --->   Operation 131 'getelementptr' 'node_attr_8_1_V_ad' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 132 [1/1] (0.00ns)   --->   "%node_attr_8_2_V_ad = getelementptr [60 x i14]* %node_attr_8_2_V, i64 0, i64 %zext_ln203" [example.cpp:134]   --->   Operation 132 'getelementptr' 'node_attr_8_2_V_ad' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 133 [1/1] (0.00ns)   --->   "%node_attr_9_0_V_ad = getelementptr [60 x i14]* %node_attr_9_0_V, i64 0, i64 %zext_ln203" [example.cpp:134]   --->   Operation 133 'getelementptr' 'node_attr_9_0_V_ad' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 134 [1/1] (0.00ns)   --->   "%node_attr_9_1_V_ad = getelementptr [60 x i14]* %node_attr_9_1_V, i64 0, i64 %zext_ln203" [example.cpp:134]   --->   Operation 134 'getelementptr' 'node_attr_9_1_V_ad' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 135 [1/1] (0.00ns)   --->   "%node_attr_9_2_V_ad = getelementptr [60 x i14]* %node_attr_9_2_V, i64 0, i64 %zext_ln203" [example.cpp:134]   --->   Operation 135 'getelementptr' 'node_attr_9_2_V_ad' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 136 [1/1] (0.00ns)   --->   "%node_attr_10_0_V_a = getelementptr [60 x i14]* %node_attr_10_0_V, i64 0, i64 %zext_ln203" [example.cpp:134]   --->   Operation 136 'getelementptr' 'node_attr_10_0_V_a' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 137 [1/1] (0.00ns)   --->   "%node_attr_10_1_V_a = getelementptr [60 x i14]* %node_attr_10_1_V, i64 0, i64 %zext_ln203" [example.cpp:134]   --->   Operation 137 'getelementptr' 'node_attr_10_1_V_a' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 138 [1/1] (0.00ns)   --->   "%node_attr_10_2_V_a = getelementptr [60 x i14]* %node_attr_10_2_V, i64 0, i64 %zext_ln203" [example.cpp:134]   --->   Operation 138 'getelementptr' 'node_attr_10_2_V_a' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 139 [1/1] (0.63ns)   --->   "switch i4 %j_0, label %branch10 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
  ]" [example.cpp:134]   --->   Operation 139 'switch' <Predicate = true> <Delay = 0.63>
ST_18 : Operation 140 [1/1] (0.49ns)   --->   "switch i3 %trunc_ln203, label %branch42212 [
    i3 0, label %branch40210
    i3 1, label %branch41211
  ]" [example.cpp:134]   --->   Operation 140 'switch' <Predicate = (j_0 == 9)> <Delay = 0.49>
ST_18 : Operation 141 [1/1] (0.59ns)   --->   "store i14 %tmp_V_0, i14* %node_attr_9_1_V_ad, align 2" [example.cpp:134]   --->   Operation 141 'store' <Predicate = (j_0 == 9 & trunc_ln203 == 1)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 60> <RAM>
ST_18 : Operation 142 [1/1] (0.00ns)   --->   "br label %branch9209" [example.cpp:134]   --->   Operation 142 'br' <Predicate = (j_0 == 9 & trunc_ln203 == 1)> <Delay = 0.00>
ST_18 : Operation 143 [1/1] (0.59ns)   --->   "store i14 %tmp_V_0, i14* %node_attr_9_0_V_ad, align 2" [example.cpp:134]   --->   Operation 143 'store' <Predicate = (j_0 == 9 & trunc_ln203 == 0)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 60> <RAM>
ST_18 : Operation 144 [1/1] (0.00ns)   --->   "br label %branch9209" [example.cpp:134]   --->   Operation 144 'br' <Predicate = (j_0 == 9 & trunc_ln203 == 0)> <Delay = 0.00>
ST_18 : Operation 145 [1/1] (0.59ns)   --->   "store i14 %tmp_V_0, i14* %node_attr_9_2_V_ad, align 2" [example.cpp:134]   --->   Operation 145 'store' <Predicate = (j_0 == 9 & trunc_ln203 != 0 & trunc_ln203 != 1)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 60> <RAM>
ST_18 : Operation 146 [1/1] (0.00ns)   --->   "br label %branch9209" [example.cpp:134]   --->   Operation 146 'br' <Predicate = (j_0 == 9 & trunc_ln203 != 0 & trunc_ln203 != 1)> <Delay = 0.00>
ST_18 : Operation 147 [1/1] (0.00ns)   --->   "br label %0" [example.cpp:134]   --->   Operation 147 'br' <Predicate = (j_0 == 9)> <Delay = 0.00>
ST_18 : Operation 148 [1/1] (0.49ns)   --->   "switch i3 %trunc_ln203, label %branch39202 [
    i3 0, label %branch37200
    i3 1, label %branch38201
  ]" [example.cpp:134]   --->   Operation 148 'switch' <Predicate = (j_0 == 8)> <Delay = 0.49>
ST_18 : Operation 149 [1/1] (0.59ns)   --->   "store i14 %tmp_V_0, i14* %node_attr_8_1_V_ad, align 2" [example.cpp:134]   --->   Operation 149 'store' <Predicate = (j_0 == 8 & trunc_ln203 == 1)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 60> <RAM>
ST_18 : Operation 150 [1/1] (0.00ns)   --->   "br label %branch8199" [example.cpp:134]   --->   Operation 150 'br' <Predicate = (j_0 == 8 & trunc_ln203 == 1)> <Delay = 0.00>
ST_18 : Operation 151 [1/1] (0.59ns)   --->   "store i14 %tmp_V_0, i14* %node_attr_8_0_V_ad, align 2" [example.cpp:134]   --->   Operation 151 'store' <Predicate = (j_0 == 8 & trunc_ln203 == 0)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 60> <RAM>
ST_18 : Operation 152 [1/1] (0.00ns)   --->   "br label %branch8199" [example.cpp:134]   --->   Operation 152 'br' <Predicate = (j_0 == 8 & trunc_ln203 == 0)> <Delay = 0.00>
ST_18 : Operation 153 [1/1] (0.59ns)   --->   "store i14 %tmp_V_0, i14* %node_attr_8_2_V_ad, align 2" [example.cpp:134]   --->   Operation 153 'store' <Predicate = (j_0 == 8 & trunc_ln203 != 0 & trunc_ln203 != 1)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 60> <RAM>
ST_18 : Operation 154 [1/1] (0.00ns)   --->   "br label %branch8199" [example.cpp:134]   --->   Operation 154 'br' <Predicate = (j_0 == 8 & trunc_ln203 != 0 & trunc_ln203 != 1)> <Delay = 0.00>
ST_18 : Operation 155 [1/1] (0.00ns)   --->   "br label %0" [example.cpp:134]   --->   Operation 155 'br' <Predicate = (j_0 == 8)> <Delay = 0.00>
ST_18 : Operation 156 [1/1] (0.49ns)   --->   "switch i3 %trunc_ln203, label %branch36192 [
    i3 0, label %branch34190
    i3 1, label %branch35191
  ]" [example.cpp:134]   --->   Operation 156 'switch' <Predicate = (j_0 == 7)> <Delay = 0.49>
ST_18 : Operation 157 [1/1] (0.59ns)   --->   "store i14 %tmp_V_0, i14* %node_attr_7_1_V_ad, align 2" [example.cpp:134]   --->   Operation 157 'store' <Predicate = (j_0 == 7 & trunc_ln203 == 1)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 60> <RAM>
ST_18 : Operation 158 [1/1] (0.00ns)   --->   "br label %branch7189" [example.cpp:134]   --->   Operation 158 'br' <Predicate = (j_0 == 7 & trunc_ln203 == 1)> <Delay = 0.00>
ST_18 : Operation 159 [1/1] (0.59ns)   --->   "store i14 %tmp_V_0, i14* %node_attr_7_0_V_ad, align 2" [example.cpp:134]   --->   Operation 159 'store' <Predicate = (j_0 == 7 & trunc_ln203 == 0)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 60> <RAM>
ST_18 : Operation 160 [1/1] (0.00ns)   --->   "br label %branch7189" [example.cpp:134]   --->   Operation 160 'br' <Predicate = (j_0 == 7 & trunc_ln203 == 0)> <Delay = 0.00>
ST_18 : Operation 161 [1/1] (0.59ns)   --->   "store i14 %tmp_V_0, i14* %node_attr_7_2_V_ad, align 2" [example.cpp:134]   --->   Operation 161 'store' <Predicate = (j_0 == 7 & trunc_ln203 != 0 & trunc_ln203 != 1)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 60> <RAM>
ST_18 : Operation 162 [1/1] (0.00ns)   --->   "br label %branch7189" [example.cpp:134]   --->   Operation 162 'br' <Predicate = (j_0 == 7 & trunc_ln203 != 0 & trunc_ln203 != 1)> <Delay = 0.00>
ST_18 : Operation 163 [1/1] (0.00ns)   --->   "br label %0" [example.cpp:134]   --->   Operation 163 'br' <Predicate = (j_0 == 7)> <Delay = 0.00>
ST_18 : Operation 164 [1/1] (0.49ns)   --->   "switch i3 %trunc_ln203, label %branch33182 [
    i3 0, label %branch31180
    i3 1, label %branch32181
  ]" [example.cpp:134]   --->   Operation 164 'switch' <Predicate = (j_0 == 6)> <Delay = 0.49>
ST_18 : Operation 165 [1/1] (0.59ns)   --->   "store i14 %tmp_V_0, i14* %node_attr_6_1_V_ad, align 2" [example.cpp:134]   --->   Operation 165 'store' <Predicate = (j_0 == 6 & trunc_ln203 == 1)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 60> <RAM>
ST_18 : Operation 166 [1/1] (0.00ns)   --->   "br label %branch6179" [example.cpp:134]   --->   Operation 166 'br' <Predicate = (j_0 == 6 & trunc_ln203 == 1)> <Delay = 0.00>
ST_18 : Operation 167 [1/1] (0.59ns)   --->   "store i14 %tmp_V_0, i14* %node_attr_6_0_V_ad, align 2" [example.cpp:134]   --->   Operation 167 'store' <Predicate = (j_0 == 6 & trunc_ln203 == 0)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 60> <RAM>
ST_18 : Operation 168 [1/1] (0.00ns)   --->   "br label %branch6179" [example.cpp:134]   --->   Operation 168 'br' <Predicate = (j_0 == 6 & trunc_ln203 == 0)> <Delay = 0.00>
ST_18 : Operation 169 [1/1] (0.59ns)   --->   "store i14 %tmp_V_0, i14* %node_attr_6_2_V_ad, align 2" [example.cpp:134]   --->   Operation 169 'store' <Predicate = (j_0 == 6 & trunc_ln203 != 0 & trunc_ln203 != 1)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 60> <RAM>
ST_18 : Operation 170 [1/1] (0.00ns)   --->   "br label %branch6179" [example.cpp:134]   --->   Operation 170 'br' <Predicate = (j_0 == 6 & trunc_ln203 != 0 & trunc_ln203 != 1)> <Delay = 0.00>
ST_18 : Operation 171 [1/1] (0.00ns)   --->   "br label %0" [example.cpp:134]   --->   Operation 171 'br' <Predicate = (j_0 == 6)> <Delay = 0.00>
ST_18 : Operation 172 [1/1] (0.49ns)   --->   "switch i3 %trunc_ln203, label %branch30172 [
    i3 0, label %branch28170
    i3 1, label %branch29171
  ]" [example.cpp:134]   --->   Operation 172 'switch' <Predicate = (j_0 == 5)> <Delay = 0.49>
ST_18 : Operation 173 [1/1] (0.59ns)   --->   "store i14 %tmp_V_0, i14* %node_attr_5_1_V_ad, align 2" [example.cpp:134]   --->   Operation 173 'store' <Predicate = (j_0 == 5 & trunc_ln203 == 1)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 60> <RAM>
ST_18 : Operation 174 [1/1] (0.00ns)   --->   "br label %branch5169" [example.cpp:134]   --->   Operation 174 'br' <Predicate = (j_0 == 5 & trunc_ln203 == 1)> <Delay = 0.00>
ST_18 : Operation 175 [1/1] (0.59ns)   --->   "store i14 %tmp_V_0, i14* %node_attr_5_0_V_ad, align 2" [example.cpp:134]   --->   Operation 175 'store' <Predicate = (j_0 == 5 & trunc_ln203 == 0)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 60> <RAM>
ST_18 : Operation 176 [1/1] (0.00ns)   --->   "br label %branch5169" [example.cpp:134]   --->   Operation 176 'br' <Predicate = (j_0 == 5 & trunc_ln203 == 0)> <Delay = 0.00>
ST_18 : Operation 177 [1/1] (0.59ns)   --->   "store i14 %tmp_V_0, i14* %node_attr_5_2_V_ad, align 2" [example.cpp:134]   --->   Operation 177 'store' <Predicate = (j_0 == 5 & trunc_ln203 != 0 & trunc_ln203 != 1)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 60> <RAM>
ST_18 : Operation 178 [1/1] (0.00ns)   --->   "br label %branch5169" [example.cpp:134]   --->   Operation 178 'br' <Predicate = (j_0 == 5 & trunc_ln203 != 0 & trunc_ln203 != 1)> <Delay = 0.00>
ST_18 : Operation 179 [1/1] (0.00ns)   --->   "br label %0" [example.cpp:134]   --->   Operation 179 'br' <Predicate = (j_0 == 5)> <Delay = 0.00>
ST_18 : Operation 180 [1/1] (0.49ns)   --->   "switch i3 %trunc_ln203, label %branch27162 [
    i3 0, label %branch25160
    i3 1, label %branch26161
  ]" [example.cpp:134]   --->   Operation 180 'switch' <Predicate = (j_0 == 4)> <Delay = 0.49>
ST_18 : Operation 181 [1/1] (0.59ns)   --->   "store i14 %tmp_V_0, i14* %node_attr_4_1_V_ad, align 2" [example.cpp:134]   --->   Operation 181 'store' <Predicate = (j_0 == 4 & trunc_ln203 == 1)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 60> <RAM>
ST_18 : Operation 182 [1/1] (0.00ns)   --->   "br label %branch4159" [example.cpp:134]   --->   Operation 182 'br' <Predicate = (j_0 == 4 & trunc_ln203 == 1)> <Delay = 0.00>
ST_18 : Operation 183 [1/1] (0.59ns)   --->   "store i14 %tmp_V_0, i14* %node_attr_4_0_V_ad, align 2" [example.cpp:134]   --->   Operation 183 'store' <Predicate = (j_0 == 4 & trunc_ln203 == 0)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 60> <RAM>
ST_18 : Operation 184 [1/1] (0.00ns)   --->   "br label %branch4159" [example.cpp:134]   --->   Operation 184 'br' <Predicate = (j_0 == 4 & trunc_ln203 == 0)> <Delay = 0.00>
ST_18 : Operation 185 [1/1] (0.59ns)   --->   "store i14 %tmp_V_0, i14* %node_attr_4_2_V_ad, align 2" [example.cpp:134]   --->   Operation 185 'store' <Predicate = (j_0 == 4 & trunc_ln203 != 0 & trunc_ln203 != 1)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 60> <RAM>
ST_18 : Operation 186 [1/1] (0.00ns)   --->   "br label %branch4159" [example.cpp:134]   --->   Operation 186 'br' <Predicate = (j_0 == 4 & trunc_ln203 != 0 & trunc_ln203 != 1)> <Delay = 0.00>
ST_18 : Operation 187 [1/1] (0.00ns)   --->   "br label %0" [example.cpp:134]   --->   Operation 187 'br' <Predicate = (j_0 == 4)> <Delay = 0.00>
ST_18 : Operation 188 [1/1] (0.49ns)   --->   "switch i3 %trunc_ln203, label %branch24152 [
    i3 0, label %branch22150
    i3 1, label %branch23151
  ]" [example.cpp:134]   --->   Operation 188 'switch' <Predicate = (j_0 == 3)> <Delay = 0.49>
ST_18 : Operation 189 [1/1] (0.59ns)   --->   "store i14 %tmp_V_0, i14* %node_attr_3_1_V_ad, align 2" [example.cpp:134]   --->   Operation 189 'store' <Predicate = (j_0 == 3 & trunc_ln203 == 1)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 60> <RAM>
ST_18 : Operation 190 [1/1] (0.00ns)   --->   "br label %branch3149" [example.cpp:134]   --->   Operation 190 'br' <Predicate = (j_0 == 3 & trunc_ln203 == 1)> <Delay = 0.00>
ST_18 : Operation 191 [1/1] (0.59ns)   --->   "store i14 %tmp_V_0, i14* %node_attr_3_0_V_ad, align 2" [example.cpp:134]   --->   Operation 191 'store' <Predicate = (j_0 == 3 & trunc_ln203 == 0)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 60> <RAM>
ST_18 : Operation 192 [1/1] (0.00ns)   --->   "br label %branch3149" [example.cpp:134]   --->   Operation 192 'br' <Predicate = (j_0 == 3 & trunc_ln203 == 0)> <Delay = 0.00>
ST_18 : Operation 193 [1/1] (0.59ns)   --->   "store i14 %tmp_V_0, i14* %node_attr_3_2_V_ad, align 2" [example.cpp:134]   --->   Operation 193 'store' <Predicate = (j_0 == 3 & trunc_ln203 != 0 & trunc_ln203 != 1)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 60> <RAM>
ST_18 : Operation 194 [1/1] (0.00ns)   --->   "br label %branch3149" [example.cpp:134]   --->   Operation 194 'br' <Predicate = (j_0 == 3 & trunc_ln203 != 0 & trunc_ln203 != 1)> <Delay = 0.00>
ST_18 : Operation 195 [1/1] (0.00ns)   --->   "br label %0" [example.cpp:134]   --->   Operation 195 'br' <Predicate = (j_0 == 3)> <Delay = 0.00>
ST_18 : Operation 196 [1/1] (0.49ns)   --->   "switch i3 %trunc_ln203, label %branch21142 [
    i3 0, label %branch19140
    i3 1, label %branch20141
  ]" [example.cpp:134]   --->   Operation 196 'switch' <Predicate = (j_0 == 2)> <Delay = 0.49>
ST_18 : Operation 197 [1/1] (0.59ns)   --->   "store i14 %tmp_V_0, i14* %node_attr_2_1_V_ad, align 2" [example.cpp:134]   --->   Operation 197 'store' <Predicate = (j_0 == 2 & trunc_ln203 == 1)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 60> <RAM>
ST_18 : Operation 198 [1/1] (0.00ns)   --->   "br label %branch2139" [example.cpp:134]   --->   Operation 198 'br' <Predicate = (j_0 == 2 & trunc_ln203 == 1)> <Delay = 0.00>
ST_18 : Operation 199 [1/1] (0.59ns)   --->   "store i14 %tmp_V_0, i14* %node_attr_2_0_V_ad, align 2" [example.cpp:134]   --->   Operation 199 'store' <Predicate = (j_0 == 2 & trunc_ln203 == 0)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 60> <RAM>
ST_18 : Operation 200 [1/1] (0.00ns)   --->   "br label %branch2139" [example.cpp:134]   --->   Operation 200 'br' <Predicate = (j_0 == 2 & trunc_ln203 == 0)> <Delay = 0.00>
ST_18 : Operation 201 [1/1] (0.59ns)   --->   "store i14 %tmp_V_0, i14* %node_attr_2_2_V_ad, align 2" [example.cpp:134]   --->   Operation 201 'store' <Predicate = (j_0 == 2 & trunc_ln203 != 0 & trunc_ln203 != 1)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 60> <RAM>
ST_18 : Operation 202 [1/1] (0.00ns)   --->   "br label %branch2139" [example.cpp:134]   --->   Operation 202 'br' <Predicate = (j_0 == 2 & trunc_ln203 != 0 & trunc_ln203 != 1)> <Delay = 0.00>
ST_18 : Operation 203 [1/1] (0.00ns)   --->   "br label %0" [example.cpp:134]   --->   Operation 203 'br' <Predicate = (j_0 == 2)> <Delay = 0.00>
ST_18 : Operation 204 [1/1] (0.49ns)   --->   "switch i3 %trunc_ln203, label %branch18132 [
    i3 0, label %branch16130
    i3 1, label %branch17131
  ]" [example.cpp:134]   --->   Operation 204 'switch' <Predicate = (j_0 == 1)> <Delay = 0.49>
ST_18 : Operation 205 [1/1] (0.59ns)   --->   "store i14 %tmp_V_0, i14* %node_attr_1_1_V_ad, align 2" [example.cpp:134]   --->   Operation 205 'store' <Predicate = (j_0 == 1 & trunc_ln203 == 1)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 60> <RAM>
ST_18 : Operation 206 [1/1] (0.00ns)   --->   "br label %branch1129" [example.cpp:134]   --->   Operation 206 'br' <Predicate = (j_0 == 1 & trunc_ln203 == 1)> <Delay = 0.00>
ST_18 : Operation 207 [1/1] (0.59ns)   --->   "store i14 %tmp_V_0, i14* %node_attr_1_0_V_ad, align 2" [example.cpp:134]   --->   Operation 207 'store' <Predicate = (j_0 == 1 & trunc_ln203 == 0)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 60> <RAM>
ST_18 : Operation 208 [1/1] (0.00ns)   --->   "br label %branch1129" [example.cpp:134]   --->   Operation 208 'br' <Predicate = (j_0 == 1 & trunc_ln203 == 0)> <Delay = 0.00>
ST_18 : Operation 209 [1/1] (0.59ns)   --->   "store i14 %tmp_V_0, i14* %node_attr_1_2_V_ad, align 2" [example.cpp:134]   --->   Operation 209 'store' <Predicate = (j_0 == 1 & trunc_ln203 != 0 & trunc_ln203 != 1)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 60> <RAM>
ST_18 : Operation 210 [1/1] (0.00ns)   --->   "br label %branch1129" [example.cpp:134]   --->   Operation 210 'br' <Predicate = (j_0 == 1 & trunc_ln203 != 0 & trunc_ln203 != 1)> <Delay = 0.00>
ST_18 : Operation 211 [1/1] (0.00ns)   --->   "br label %0" [example.cpp:134]   --->   Operation 211 'br' <Predicate = (j_0 == 1)> <Delay = 0.00>
ST_18 : Operation 212 [1/1] (0.49ns)   --->   "switch i3 %trunc_ln203, label %branch15123 [
    i3 0, label %branch13121
    i3 1, label %branch14122
  ]" [example.cpp:134]   --->   Operation 212 'switch' <Predicate = (j_0 == 0)> <Delay = 0.49>
ST_18 : Operation 213 [1/1] (0.59ns)   --->   "store i14 %tmp_V_0, i14* %node_attr_0_1_V_ad, align 2" [example.cpp:134]   --->   Operation 213 'store' <Predicate = (j_0 == 0 & trunc_ln203 == 1)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 60> <RAM>
ST_18 : Operation 214 [1/1] (0.00ns)   --->   "br label %branch0120" [example.cpp:134]   --->   Operation 214 'br' <Predicate = (j_0 == 0 & trunc_ln203 == 1)> <Delay = 0.00>
ST_18 : Operation 215 [1/1] (0.59ns)   --->   "store i14 %tmp_V_0, i14* %node_attr_0_0_V_ad, align 2" [example.cpp:134]   --->   Operation 215 'store' <Predicate = (j_0 == 0 & trunc_ln203 == 0)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 60> <RAM>
ST_18 : Operation 216 [1/1] (0.00ns)   --->   "br label %branch0120" [example.cpp:134]   --->   Operation 216 'br' <Predicate = (j_0 == 0 & trunc_ln203 == 0)> <Delay = 0.00>
ST_18 : Operation 217 [1/1] (0.59ns)   --->   "store i14 %tmp_V_0, i14* %node_attr_0_2_V_ad, align 2" [example.cpp:134]   --->   Operation 217 'store' <Predicate = (j_0 == 0 & trunc_ln203 != 0 & trunc_ln203 != 1)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 60> <RAM>
ST_18 : Operation 218 [1/1] (0.00ns)   --->   "br label %branch0120" [example.cpp:134]   --->   Operation 218 'br' <Predicate = (j_0 == 0 & trunc_ln203 != 0 & trunc_ln203 != 1)> <Delay = 0.00>
ST_18 : Operation 219 [1/1] (0.00ns)   --->   "br label %0" [example.cpp:134]   --->   Operation 219 'br' <Predicate = (j_0 == 0)> <Delay = 0.00>
ST_18 : Operation 220 [1/1] (0.49ns)   --->   "switch i3 %trunc_ln203, label %branch45222 [
    i3 0, label %branch43220
    i3 1, label %branch44221
  ]" [example.cpp:134]   --->   Operation 220 'switch' <Predicate = (j_0 == 15) | (j_0 == 14) | (j_0 == 13) | (j_0 == 12) | (j_0 == 11) | (j_0 == 10)> <Delay = 0.49>
ST_18 : Operation 221 [1/1] (0.59ns)   --->   "store i14 %tmp_V_0, i14* %node_attr_10_1_V_a, align 2" [example.cpp:134]   --->   Operation 221 'store' <Predicate = (j_0 != 0 & j_0 != 1 & j_0 != 2 & j_0 != 3 & j_0 != 4 & j_0 != 5 & j_0 != 6 & j_0 != 7 & j_0 != 8 & j_0 != 9 & trunc_ln203 == 1)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 60> <RAM>
ST_18 : Operation 222 [1/1] (0.00ns)   --->   "br label %branch10219" [example.cpp:134]   --->   Operation 222 'br' <Predicate = (j_0 != 0 & j_0 != 1 & j_0 != 2 & j_0 != 3 & j_0 != 4 & j_0 != 5 & j_0 != 6 & j_0 != 7 & j_0 != 8 & j_0 != 9 & trunc_ln203 == 1)> <Delay = 0.00>
ST_18 : Operation 223 [1/1] (0.59ns)   --->   "store i14 %tmp_V_0, i14* %node_attr_10_0_V_a, align 2" [example.cpp:134]   --->   Operation 223 'store' <Predicate = (j_0 != 0 & j_0 != 1 & j_0 != 2 & j_0 != 3 & j_0 != 4 & j_0 != 5 & j_0 != 6 & j_0 != 7 & j_0 != 8 & j_0 != 9 & trunc_ln203 == 0)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 60> <RAM>
ST_18 : Operation 224 [1/1] (0.00ns)   --->   "br label %branch10219" [example.cpp:134]   --->   Operation 224 'br' <Predicate = (j_0 != 0 & j_0 != 1 & j_0 != 2 & j_0 != 3 & j_0 != 4 & j_0 != 5 & j_0 != 6 & j_0 != 7 & j_0 != 8 & j_0 != 9 & trunc_ln203 == 0)> <Delay = 0.00>
ST_18 : Operation 225 [1/1] (0.59ns)   --->   "store i14 %tmp_V_0, i14* %node_attr_10_2_V_a, align 2" [example.cpp:134]   --->   Operation 225 'store' <Predicate = (j_0 != 0 & j_0 != 1 & j_0 != 2 & j_0 != 3 & j_0 != 4 & j_0 != 5 & j_0 != 6 & j_0 != 7 & j_0 != 8 & j_0 != 9 & trunc_ln203 != 0 & trunc_ln203 != 1)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 60> <RAM>
ST_18 : Operation 226 [1/1] (0.00ns)   --->   "br label %branch10219" [example.cpp:134]   --->   Operation 226 'br' <Predicate = (j_0 != 0 & j_0 != 1 & j_0 != 2 & j_0 != 3 & j_0 != 4 & j_0 != 5 & j_0 != 6 & j_0 != 7 & j_0 != 8 & j_0 != 9 & trunc_ln203 != 0 & trunc_ln203 != 1)> <Delay = 0.00>
ST_18 : Operation 227 [1/1] (0.00ns)   --->   "br label %0" [example.cpp:134]   --->   Operation 227 'br' <Predicate = (j_0 == 15) | (j_0 == 14) | (j_0 == 13) | (j_0 == 12) | (j_0 == 11) | (j_0 == 10)> <Delay = 0.00>
ST_18 : Operation 228 [1/1] (0.00ns)   --->   "br label %.preheader90" [example.cpp:133]   --->   Operation 228 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', example.cpp:131) [58]  (0.603 ns)

 <State 2>: 0.656ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', example.cpp:131) [58]  (0 ns)
	'icmp' operation ('icmp_ln131', example.cpp:131) [59]  (0.656 ns)

 <State 3>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', example.cpp:133) [79]  (0.603 ns)

 <State 4>: 2.04ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', example.cpp:133) [79]  (0 ns)
	'sub' operation ('sub_ln134_1', example.cpp:134) [88]  (0.481 ns)
	'add' operation ('add_ln134', example.cpp:134) [90]  (0.512 ns)
	'urem' operation ('urem_ln203', example.cpp:134) [127]  (1.05 ns)

 <State 5>: 1.05ns
The critical path consists of the following:
	'urem' operation ('urem_ln203', example.cpp:134) [127]  (1.05 ns)

 <State 6>: 1.05ns
The critical path consists of the following:
	'urem' operation ('urem_ln203', example.cpp:134) [127]  (1.05 ns)

 <State 7>: 1.05ns
The critical path consists of the following:
	'urem' operation ('urem_ln203', example.cpp:134) [127]  (1.05 ns)

 <State 8>: 1.05ns
The critical path consists of the following:
	'urem' operation ('urem_ln203', example.cpp:134) [127]  (1.05 ns)

 <State 9>: 1.05ns
The critical path consists of the following:
	'urem' operation ('urem_ln203', example.cpp:134) [127]  (1.05 ns)

 <State 10>: 1.05ns
The critical path consists of the following:
	'urem' operation ('urem_ln203', example.cpp:134) [127]  (1.05 ns)

 <State 11>: 1.05ns
The critical path consists of the following:
	'urem' operation ('urem_ln203', example.cpp:134) [127]  (1.05 ns)

 <State 12>: 1.05ns
The critical path consists of the following:
	'urem' operation ('urem_ln203', example.cpp:134) [127]  (1.05 ns)

 <State 13>: 1.05ns
The critical path consists of the following:
	'urem' operation ('urem_ln203', example.cpp:134) [127]  (1.05 ns)

 <State 14>: 1.05ns
The critical path consists of the following:
	'urem' operation ('urem_ln203', example.cpp:134) [127]  (1.05 ns)

 <State 15>: 1.05ns
The critical path consists of the following:
	'urem' operation ('urem_ln203', example.cpp:134) [127]  (1.05 ns)

 <State 16>: 1.05ns
The critical path consists of the following:
	'urem' operation ('urem_ln203', example.cpp:134) [127]  (1.05 ns)

 <State 17>: 1.05ns
The critical path consists of the following:
	'urem' operation ('urem_ln203', example.cpp:134) [127]  (1.05 ns)

 <State 18>: 3.13ns
The critical path consists of the following:
	'mul' operation of DSP[130] ('mul_ln203', example.cpp:134) [130]  (2.53 ns)
	'getelementptr' operation ('node_attr_9_1_V_ad', example.cpp:134) [161]  (0 ns)
	'store' operation ('store_ln134', example.cpp:134) of variable 'tmp.V' on array 'node_attr_9_1_V' [170]  (0.594 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
