{"design__instance__count": 7509, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 91, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 1, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 2, "power__internal__total": 0.0017802927177399397, "power__switching__total": 0.00022010644897818565, "power__leakage__total": 3.810422640526667e-05, "power__total": 0.002038503298535943, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.427249, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -0.427249, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.386486, "timing__setup__ws__corner:nom_tt_025C_1v80": 3.687639, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 690, "design__max_fanout_violation__count": 9, "design__max_cap_violation__count": 21, "clock__skew__worst_hold": -0.266845, "clock__skew__worst_setup": -0.266845, "timing__hold__ws": 0.13019, "timing__setup__ws": 1.020164, "timing__hold__tns": 0.0, "timing__setup__tns": 0.0, "timing__hold__wns": 0.0, "timing__setup__wns": 0.0, "timing__hold_vio__count": 0, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 750.0 1250.0", "design__core__bbox": "5.52 10.88 744.28 1237.6", "design__io": 150, "design__die__area": 937500, "design__core__area": 906252, "design__instance__area": 395875, "design__instance__count__stdcell": 7507, "design__instance__area__stdcell": 14450.1, "design__instance__count__macros": 2, "design__instance__area__macros": 381425, "design__instance__utilization": 0.436827, "design__instance__utilization__stdcell": 0.0275331, "floorplan__design__io": 148, "design__io__hpwl": 40119580, "timing__drv__floating__nets": "0", "timing__drv__floating__pins": "0", "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 76612.4, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 38, "antenna__violating__nets": 39, "antenna__violating__pins": 40, "route__antenna_violations__count": 39, "route__net": 876, "route__net__special": 2, "route__drc_errors__iter:1": 252, "route__wirelength__iter:1": 97088, "route__drc_errors__iter:2": 121, "route__wirelength__iter:2": 96917, "route__drc_errors__iter:3": 86, "route__wirelength__iter:3": 96953, "route__drc_errors__iter:4": 18, "route__wirelength__iter:4": 96924, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 96913, "route__drc_errors": 0, "route__wirelength": 96913, "route__vias": 4258, "route__vias__singlecut": 4258, "route__vias__multicut": 0, "design__disconnected_pins__count": 0, "route__wirelength__max": 1557.54, "timing__unannotated_nets__count__corner:nom_tt_025C_1v80": 84, "timing__unannotated_nets_filtered__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 118, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 1, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 3, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.665845, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -0.665845, "timing__hold__ws__corner:nom_ss_100C_1v60": 1.0393, "timing__setup__ws__corner:nom_ss_100C_1v60": 1.226102, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0.0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:nom_ss_100C_1v60": 84, "timing__unannotated_nets_filtered__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 26, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 1, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 2, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.288855, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.288855, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.137029, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.413426, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:nom_ff_n40C_1v95": 84, "timing__unannotated_nets_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 63, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 1, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 2, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.387878, "clock__skew__worst_setup__corner:min_tt_025C_1v80": -0.387878, "timing__hold__ws__corner:min_tt_025C_1v80": 0.375998, "timing__setup__ws__corner:min_tt_025C_1v80": 3.873719, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_nets__count__corner:min_tt_025C_1v80": 84, "timing__unannotated_nets_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 113, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 1, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 3, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.608936, "clock__skew__worst_setup__corner:min_ss_100C_1v60": -0.608936, "timing__hold__ws__corner:min_ss_100C_1v60": 1.021461, "timing__setup__ws__corner:min_ss_100C_1v60": 1.547781, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": 0.0, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:min_ss_100C_1v60": 84, "timing__unannotated_nets_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 26, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 1, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 2, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.266845, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.266845, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.13019, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.567873, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:min_ff_n40C_1v95": 84, "timing__unannotated_nets_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 97, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 1, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 2, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.46219, "clock__skew__worst_setup__corner:max_tt_025C_1v80": -0.46219, "timing__hold__ws__corner:max_tt_025C_1v80": 0.393254, "timing__setup__ws__corner:max_tt_025C_1v80": 3.549953, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_nets__count__corner:max_tt_025C_1v80": 84, "timing__unannotated_nets_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 125, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 1, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 3, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.715443, "clock__skew__worst_setup__corner:max_ss_100C_1v60": -0.715443, "timing__hold__ws__corner:max_ss_100C_1v60": 1.051323, "timing__setup__ws__corner:max_ss_100C_1v60": 1.020164, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": 0.0, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:max_ss_100C_1v60": 84, "timing__unannotated_nets_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 31, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 1, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 2, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.304744, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.304744, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.141392, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.296542, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:max_ff_n40C_1v95": 84, "timing__unannotated_nets_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_nets__count": 84, "timing__unannotated_nets_filtered__count": 0, "design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80": 1.79948, "design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80": 3.16588e-06, "design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80": 0.000516721, "ir__voltage__worst": 1.8, "ir__drop__avg": 3.17e-06, "ir__drop__worst": 0.000517, "magic__drc_error__count": 5666674, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_differences__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pins__count": 0}