#ifndef __VIVADO_SYNTH__
#include <fstream>
using namespace std;

  // Debug utility
  ofstream* global_debug_handle;

#endif //__VIVADO_SYNTH__
// compute file: local_laplacian_filters_compute.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h
#include "local_laplacian_filters_compute.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h"

struct gp_in0_1_buf8_gp_in0_110_merged1752_1087_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1083_cache {
	// RAM Box: {[3, 1047], [0, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged1752_1088_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1084_cache {
	// RAM Box: {[2, 1046], [0, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged1752_1089_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1085_cache {
	// RAM Box: {[1, 1045], [0, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged1752_1090_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1086_cache {
	// RAM Box: {[0, 1044], [0, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged1752_1088_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1075_cache {
	// RAM Box: {[6, 1026], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged1752_1089_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1076_cache {
	// RAM Box: {[5, 1025], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged1752_1090_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1077_cache {
	// RAM Box: {[4, 1024], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged1752_1087_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1078_cache {
	// RAM Box: {[3, 1023], [3, 1026]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged1752_1088_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1067_cache {
	// RAM Box: {[6, 1026], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged1752_1089_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1068_cache {
	// RAM Box: {[5, 1025], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged1752_1090_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1069_cache {
	// RAM Box: {[4, 1024], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_gp_in0_110_merged1752_1087_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1070_cache {
	// RAM Box: {[3, 1023], [3, 1026]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_cache {
  // Reader addrs...
    // { gp_in0_1_buf8_ld314_merged1870[root = 0, gp_in0_1_buf8_ld315, gp_in0_1_buf8_ld314] -> gp_in0_1_buf8[3 + 4gp_in0_1_buf8_ld314, gp_in0_1_buf8_ld315] : 0 <= gp_in0_1_buf8_ld315 <= 1026 and 0 <= gp_in0_1_buf8_ld314 <= 261 }
    // { gp_in0_1_buf8_ld314_merged1870[root = 0, gp_in0_1_buf8_ld315, gp_in0_1_buf8_ld314] -> gp_in0_1_buf8[2 + 4gp_in0_1_buf8_ld314, gp_in0_1_buf8_ld315] : 0 <= gp_in0_1_buf8_ld315 <= 1026 and 0 <= gp_in0_1_buf8_ld314 <= 261 }
    // { gp_in0_1_buf8_ld314_merged1870[root = 0, gp_in0_1_buf8_ld315, gp_in0_1_buf8_ld314] -> gp_in0_1_buf8[1 + 4gp_in0_1_buf8_ld314, gp_in0_1_buf8_ld315] : 0 <= gp_in0_1_buf8_ld315 <= 1026 and 0 <= gp_in0_1_buf8_ld314 <= 261 }
    // { gp_in0_1_buf8_ld314_merged1870[root = 0, gp_in0_1_buf8_ld315, gp_in0_1_buf8_ld314] -> gp_in0_1_buf8[4gp_in0_1_buf8_ld314, gp_in0_1_buf8_ld315] : 0 <= gp_in0_1_buf8_ld315 <= 1026 and 0 <= gp_in0_1_buf8_ld314 <= 261 }
    // { gp_in0_1_buf8_ld318_merged1848[root = 0, gp_in0_1_buf8_ld319, gp_in0_1_buf8_ld318] -> gp_in0_1_buf8[6 + 4gp_in0_1_buf8_ld318, 3 + gp_in0_1_buf8_ld319] : 0 <= gp_in0_1_buf8_ld319 <= 1023 and 0 <= gp_in0_1_buf8_ld318 <= 255 }
    // { gp_in0_1_buf8_ld318_merged1848[root = 0, gp_in0_1_buf8_ld319, gp_in0_1_buf8_ld318] -> gp_in0_1_buf8[5 + 4gp_in0_1_buf8_ld318, 3 + gp_in0_1_buf8_ld319] : 0 <= gp_in0_1_buf8_ld319 <= 1023 and 0 <= gp_in0_1_buf8_ld318 <= 255 }
    // { gp_in0_1_buf8_ld318_merged1848[root = 0, gp_in0_1_buf8_ld319, gp_in0_1_buf8_ld318] -> gp_in0_1_buf8[4 + 4gp_in0_1_buf8_ld318, 3 + gp_in0_1_buf8_ld319] : 0 <= gp_in0_1_buf8_ld319 <= 1023 and 0 <= gp_in0_1_buf8_ld318 <= 255 }
    // { gp_in0_1_buf8_ld318_merged1848[root = 0, gp_in0_1_buf8_ld319, gp_in0_1_buf8_ld318] -> gp_in0_1_buf8[3 + 4gp_in0_1_buf8_ld318, 3 + gp_in0_1_buf8_ld319] : 0 <= gp_in0_1_buf8_ld319 <= 1023 and 0 <= gp_in0_1_buf8_ld318 <= 255 }
    // { gp_in0_1_buf8_ld322_merged1804[root = 0, gp_in0_1_buf8_ld323, gp_in0_1_buf8_ld322] -> gp_in0_1_buf8[6 + 4gp_in0_1_buf8_ld322, 3 + gp_in0_1_buf8_ld323] : 0 <= gp_in0_1_buf8_ld323 <= 1023 and 0 <= gp_in0_1_buf8_ld322 <= 255 }
    // { gp_in0_1_buf8_ld322_merged1804[root = 0, gp_in0_1_buf8_ld323, gp_in0_1_buf8_ld322] -> gp_in0_1_buf8[5 + 4gp_in0_1_buf8_ld322, 3 + gp_in0_1_buf8_ld323] : 0 <= gp_in0_1_buf8_ld323 <= 1023 and 0 <= gp_in0_1_buf8_ld322 <= 255 }
    // { gp_in0_1_buf8_ld322_merged1804[root = 0, gp_in0_1_buf8_ld323, gp_in0_1_buf8_ld322] -> gp_in0_1_buf8[4 + 4gp_in0_1_buf8_ld322, 3 + gp_in0_1_buf8_ld323] : 0 <= gp_in0_1_buf8_ld323 <= 1023 and 0 <= gp_in0_1_buf8_ld322 <= 255 }
    // { gp_in0_1_buf8_ld322_merged1804[root = 0, gp_in0_1_buf8_ld323, gp_in0_1_buf8_ld322] -> gp_in0_1_buf8[3 + 4gp_in0_1_buf8_ld322, 3 + gp_in0_1_buf8_ld323] : 0 <= gp_in0_1_buf8_ld323 <= 1023 and 0 <= gp_in0_1_buf8_ld322 <= 255 }
  // # of banks: 12
  gp_in0_1_buf8_gp_in0_110_merged1752_1087_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1083_cache gp_in0_1_buf8_gp_in0_110_merged1752_1087_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1083;
  gp_in0_1_buf8_gp_in0_110_merged1752_1088_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1084_cache gp_in0_1_buf8_gp_in0_110_merged1752_1088_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1084;
  gp_in0_1_buf8_gp_in0_110_merged1752_1089_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1085_cache gp_in0_1_buf8_gp_in0_110_merged1752_1089_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1085;
  gp_in0_1_buf8_gp_in0_110_merged1752_1090_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1086_cache gp_in0_1_buf8_gp_in0_110_merged1752_1090_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1086;
  gp_in0_1_buf8_gp_in0_110_merged1752_1088_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1075_cache gp_in0_1_buf8_gp_in0_110_merged1752_1088_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1075;
  gp_in0_1_buf8_gp_in0_110_merged1752_1089_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1076_cache gp_in0_1_buf8_gp_in0_110_merged1752_1089_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1076;
  gp_in0_1_buf8_gp_in0_110_merged1752_1090_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1077_cache gp_in0_1_buf8_gp_in0_110_merged1752_1090_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1077;
  gp_in0_1_buf8_gp_in0_110_merged1752_1087_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1078_cache gp_in0_1_buf8_gp_in0_110_merged1752_1087_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1078;
  gp_in0_1_buf8_gp_in0_110_merged1752_1088_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1067_cache gp_in0_1_buf8_gp_in0_110_merged1752_1088_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1067;
  gp_in0_1_buf8_gp_in0_110_merged1752_1089_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1068_cache gp_in0_1_buf8_gp_in0_110_merged1752_1089_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1068;
  gp_in0_1_buf8_gp_in0_110_merged1752_1090_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1069_cache gp_in0_1_buf8_gp_in0_110_merged1752_1090_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1069;
  gp_in0_1_buf8_gp_in0_110_merged1752_1087_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1070_cache gp_in0_1_buf8_gp_in0_110_merged1752_1087_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1070;
};



inline void gp_in0_1_buf8_gp_in0_110_merged1752_1087_write(hw_uint<32> & gp_in0_1_buf8_gp_in0_110_merged1752_1087, gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged1752_1087_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1083.push(gp_in0_1_buf8_gp_in0_110_merged1752_1087);
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged1752_1087_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1078.push(gp_in0_1_buf8_gp_in0_110_merged1752_1087);
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged1752_1087_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1070.push(gp_in0_1_buf8_gp_in0_110_merged1752_1087);
}

inline void gp_in0_1_buf8_gp_in0_110_merged1752_1088_write(hw_uint<32> & gp_in0_1_buf8_gp_in0_110_merged1752_1088, gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged1752_1088_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1084.push(gp_in0_1_buf8_gp_in0_110_merged1752_1088);
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged1752_1088_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1075.push(gp_in0_1_buf8_gp_in0_110_merged1752_1088);
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged1752_1088_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1067.push(gp_in0_1_buf8_gp_in0_110_merged1752_1088);
}

inline void gp_in0_1_buf8_gp_in0_110_merged1752_1089_write(hw_uint<32> & gp_in0_1_buf8_gp_in0_110_merged1752_1089, gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged1752_1089_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1085.push(gp_in0_1_buf8_gp_in0_110_merged1752_1089);
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged1752_1089_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1076.push(gp_in0_1_buf8_gp_in0_110_merged1752_1089);
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged1752_1089_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1068.push(gp_in0_1_buf8_gp_in0_110_merged1752_1089);
}

inline void gp_in0_1_buf8_gp_in0_110_merged1752_1090_write(hw_uint<32> & gp_in0_1_buf8_gp_in0_110_merged1752_1090, gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged1752_1090_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1086.push(gp_in0_1_buf8_gp_in0_110_merged1752_1090);
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged1752_1090_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1077.push(gp_in0_1_buf8_gp_in0_110_merged1752_1090);
  gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged1752_1090_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1069.push(gp_in0_1_buf8_gp_in0_110_merged1752_1090);
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1083_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld315, int gp_in0_1_buf8_ld314, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1083 read pattern: { gp_in0_1_buf8_ld314_merged1870[root = 0, gp_in0_1_buf8_ld315, gp_in0_1_buf8_ld314] -> gp_in0_1_buf8[3 + 4gp_in0_1_buf8_ld314, gp_in0_1_buf8_ld315] : 0 <= gp_in0_1_buf8_ld315 <= 1026 and 0 <= gp_in0_1_buf8_ld314 <= 261 }
  // Read schedule : { gp_in0_1_buf8_ld314_merged1870[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 19] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged1752_1087 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged1752_1087_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1083.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged1752_1087;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1084_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld315, int gp_in0_1_buf8_ld314, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1084 read pattern: { gp_in0_1_buf8_ld314_merged1870[root = 0, gp_in0_1_buf8_ld315, gp_in0_1_buf8_ld314] -> gp_in0_1_buf8[2 + 4gp_in0_1_buf8_ld314, gp_in0_1_buf8_ld315] : 0 <= gp_in0_1_buf8_ld315 <= 1026 and 0 <= gp_in0_1_buf8_ld314 <= 261 }
  // Read schedule : { gp_in0_1_buf8_ld314_merged1870[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 19] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged1752_1088 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged1752_1088_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1084.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged1752_1088;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1085_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld315, int gp_in0_1_buf8_ld314, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1085 read pattern: { gp_in0_1_buf8_ld314_merged1870[root = 0, gp_in0_1_buf8_ld315, gp_in0_1_buf8_ld314] -> gp_in0_1_buf8[1 + 4gp_in0_1_buf8_ld314, gp_in0_1_buf8_ld315] : 0 <= gp_in0_1_buf8_ld315 <= 1026 and 0 <= gp_in0_1_buf8_ld314 <= 261 }
  // Read schedule : { gp_in0_1_buf8_ld314_merged1870[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 19] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged1752_1089 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged1752_1089_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1085.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged1752_1089;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1086_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld315, int gp_in0_1_buf8_ld314, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1086 read pattern: { gp_in0_1_buf8_ld314_merged1870[root = 0, gp_in0_1_buf8_ld315, gp_in0_1_buf8_ld314] -> gp_in0_1_buf8[4gp_in0_1_buf8_ld314, gp_in0_1_buf8_ld315] : 0 <= gp_in0_1_buf8_ld315 <= 1026 and 0 <= gp_in0_1_buf8_ld314 <= 261 }
  // Read schedule : { gp_in0_1_buf8_ld314_merged1870[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 19] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged1752_1090 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged1752_1090_to_gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1086.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged1752_1090;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1075_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld319, int gp_in0_1_buf8_ld318, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1075 read pattern: { gp_in0_1_buf8_ld318_merged1848[root = 0, gp_in0_1_buf8_ld319, gp_in0_1_buf8_ld318] -> gp_in0_1_buf8[6 + 4gp_in0_1_buf8_ld318, 3 + gp_in0_1_buf8_ld319] : 0 <= gp_in0_1_buf8_ld319 <= 1023 and 0 <= gp_in0_1_buf8_ld318 <= 255 }
  // Read schedule : { gp_in0_1_buf8_ld318_merged1848[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 23] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged1752_1088 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged1752_1088_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1075.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged1752_1088;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1076_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld319, int gp_in0_1_buf8_ld318, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1076 read pattern: { gp_in0_1_buf8_ld318_merged1848[root = 0, gp_in0_1_buf8_ld319, gp_in0_1_buf8_ld318] -> gp_in0_1_buf8[5 + 4gp_in0_1_buf8_ld318, 3 + gp_in0_1_buf8_ld319] : 0 <= gp_in0_1_buf8_ld319 <= 1023 and 0 <= gp_in0_1_buf8_ld318 <= 255 }
  // Read schedule : { gp_in0_1_buf8_ld318_merged1848[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 23] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged1752_1089 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged1752_1089_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1076.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged1752_1089;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1077_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld319, int gp_in0_1_buf8_ld318, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1077 read pattern: { gp_in0_1_buf8_ld318_merged1848[root = 0, gp_in0_1_buf8_ld319, gp_in0_1_buf8_ld318] -> gp_in0_1_buf8[4 + 4gp_in0_1_buf8_ld318, 3 + gp_in0_1_buf8_ld319] : 0 <= gp_in0_1_buf8_ld319 <= 1023 and 0 <= gp_in0_1_buf8_ld318 <= 255 }
  // Read schedule : { gp_in0_1_buf8_ld318_merged1848[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 23] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged1752_1090 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged1752_1090_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1077.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged1752_1090;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1078_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld319, int gp_in0_1_buf8_ld318, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1078 read pattern: { gp_in0_1_buf8_ld318_merged1848[root = 0, gp_in0_1_buf8_ld319, gp_in0_1_buf8_ld318] -> gp_in0_1_buf8[3 + 4gp_in0_1_buf8_ld318, 3 + gp_in0_1_buf8_ld319] : 0 <= gp_in0_1_buf8_ld319 <= 1023 and 0 <= gp_in0_1_buf8_ld318 <= 255 }
  // Read schedule : { gp_in0_1_buf8_ld318_merged1848[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 23] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged1752_1087 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged1752_1087_to_gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1078.peek(/* one reader or all rams */ 1);
  return value_gp_in0_1_buf8_gp_in0_110_merged1752_1087;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1067_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld323, int gp_in0_1_buf8_ld322, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1067 read pattern: { gp_in0_1_buf8_ld322_merged1804[root = 0, gp_in0_1_buf8_ld323, gp_in0_1_buf8_ld322] -> gp_in0_1_buf8[6 + 4gp_in0_1_buf8_ld322, 3 + gp_in0_1_buf8_ld323] : 0 <= gp_in0_1_buf8_ld323 <= 1023 and 0 <= gp_in0_1_buf8_ld322 <= 255 }
  // Read schedule : { gp_in0_1_buf8_ld322_merged1804[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 17] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged1752_1088 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged1752_1088_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1067.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged1752_1088;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1068_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld323, int gp_in0_1_buf8_ld322, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1068 read pattern: { gp_in0_1_buf8_ld322_merged1804[root = 0, gp_in0_1_buf8_ld323, gp_in0_1_buf8_ld322] -> gp_in0_1_buf8[5 + 4gp_in0_1_buf8_ld322, 3 + gp_in0_1_buf8_ld323] : 0 <= gp_in0_1_buf8_ld323 <= 1023 and 0 <= gp_in0_1_buf8_ld322 <= 255 }
  // Read schedule : { gp_in0_1_buf8_ld322_merged1804[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 17] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged1752_1089 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged1752_1089_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1068.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged1752_1089;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1069_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld323, int gp_in0_1_buf8_ld322, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1069 read pattern: { gp_in0_1_buf8_ld322_merged1804[root = 0, gp_in0_1_buf8_ld323, gp_in0_1_buf8_ld322] -> gp_in0_1_buf8[4 + 4gp_in0_1_buf8_ld322, 3 + gp_in0_1_buf8_ld323] : 0 <= gp_in0_1_buf8_ld323 <= 1023 and 0 <= gp_in0_1_buf8_ld322 <= 255 }
  // Read schedule : { gp_in0_1_buf8_ld322_merged1804[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 17] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged1752_1090 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged1752_1090_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1069.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_gp_in0_110_merged1752_1090;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1070_select(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld323, int gp_in0_1_buf8_ld322, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1070 read pattern: { gp_in0_1_buf8_ld322_merged1804[root = 0, gp_in0_1_buf8_ld323, gp_in0_1_buf8_ld322] -> gp_in0_1_buf8[3 + 4gp_in0_1_buf8_ld322, 3 + gp_in0_1_buf8_ld323] : 0 <= gp_in0_1_buf8_ld323 <= 1023 and 0 <= gp_in0_1_buf8_ld322 <= 255 }
  // Read schedule : { gp_in0_1_buf8_ld322_merged1804[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 17] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_gp_in0_110_merged1752_1087 = gp_in0_1_buf8.gp_in0_1_buf8_gp_in0_110_merged1752_1087_to_gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1070.peek(/* one reader or all rams */ 1);
  return value_gp_in0_1_buf8_gp_in0_110_merged1752_1087;
  return 0;
}

// # of bundles = 4
// gp_in0_110_merged1752_write
//	gp_in0_1_buf8_gp_in0_110_merged1752_1087
//	gp_in0_1_buf8_gp_in0_110_merged1752_1088
//	gp_in0_1_buf8_gp_in0_110_merged1752_1089
//	gp_in0_1_buf8_gp_in0_110_merged1752_1090
inline void gp_in0_1_buf8_gp_in0_110_merged1752_write_bundle_write(hw_uint<128>& gp_in0_110_merged1752_write, gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
	hw_uint<32>  gp_in0_1_buf8_gp_in0_110_merged1752_1087_res = gp_in0_110_merged1752_write.extract<0, 31>();
	gp_in0_1_buf8_gp_in0_110_merged1752_1087_write(gp_in0_1_buf8_gp_in0_110_merged1752_1087_res, gp_in0_1_buf8, root, gp_in0_19, gp_in0_110, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_110_merged1752_1088_res = gp_in0_110_merged1752_write.extract<32, 63>();
	gp_in0_1_buf8_gp_in0_110_merged1752_1088_write(gp_in0_1_buf8_gp_in0_110_merged1752_1088_res, gp_in0_1_buf8, root, gp_in0_19, gp_in0_110, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_110_merged1752_1089_res = gp_in0_110_merged1752_write.extract<64, 95>();
	gp_in0_1_buf8_gp_in0_110_merged1752_1089_write(gp_in0_1_buf8_gp_in0_110_merged1752_1089_res, gp_in0_1_buf8, root, gp_in0_19, gp_in0_110, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_110_merged1752_1090_res = gp_in0_110_merged1752_write.extract<96, 127>();
	gp_in0_1_buf8_gp_in0_110_merged1752_1090_write(gp_in0_1_buf8_gp_in0_110_merged1752_1090_res, gp_in0_1_buf8, root, gp_in0_19, gp_in0_110, dynamic_address);
}

// gp_in0_1_buf8_ld314_merged1870_read
//	gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1083
//	gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1084
//	gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1085
//	gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1086
inline hw_uint<128> gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_read_bundle_read(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld315, int gp_in0_1_buf8_ld314, int dynamic_address) {
  // # of ports in bundle: 4
    // gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1083
    // gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1084
    // gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1085
    // gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1086

	hw_uint<128> result;
	hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1083_res = gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1083_select(gp_in0_1_buf8, root, gp_in0_1_buf8_ld315, gp_in0_1_buf8_ld314, dynamic_address);
	set_at<0, 128>(result, gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1083_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1084_res = gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1084_select(gp_in0_1_buf8, root, gp_in0_1_buf8_ld315, gp_in0_1_buf8_ld314, dynamic_address);
	set_at<32, 128>(result, gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1084_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1085_res = gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1085_select(gp_in0_1_buf8, root, gp_in0_1_buf8_ld315, gp_in0_1_buf8_ld314, dynamic_address);
	set_at<64, 128>(result, gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1085_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1086_res = gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1086_select(gp_in0_1_buf8, root, gp_in0_1_buf8_ld315, gp_in0_1_buf8_ld314, dynamic_address);
	set_at<96, 128>(result, gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_1086_res);
	return result;
}

// gp_in0_1_buf8_ld318_merged1848_read
//	gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1075
//	gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1076
//	gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1077
//	gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1078
inline hw_uint<128> gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_read_bundle_read(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld319, int gp_in0_1_buf8_ld318, int dynamic_address) {
  // # of ports in bundle: 4
    // gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1075
    // gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1076
    // gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1077
    // gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1078

	hw_uint<128> result;
	hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1075_res = gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1075_select(gp_in0_1_buf8, root, gp_in0_1_buf8_ld319, gp_in0_1_buf8_ld318, dynamic_address);
	set_at<0, 128>(result, gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1075_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1076_res = gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1076_select(gp_in0_1_buf8, root, gp_in0_1_buf8_ld319, gp_in0_1_buf8_ld318, dynamic_address);
	set_at<32, 128>(result, gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1076_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1077_res = gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1077_select(gp_in0_1_buf8, root, gp_in0_1_buf8_ld319, gp_in0_1_buf8_ld318, dynamic_address);
	set_at<64, 128>(result, gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1077_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1078_res = gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1078_select(gp_in0_1_buf8, root, gp_in0_1_buf8_ld319, gp_in0_1_buf8_ld318, dynamic_address);
	set_at<96, 128>(result, gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_1078_res);
	return result;
}

// gp_in0_1_buf8_ld322_merged1804_read
//	gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1067
//	gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1068
//	gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1069
//	gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1070
inline hw_uint<128> gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_read_bundle_read(gp_in0_1_buf8_cache& gp_in0_1_buf8, int root, int gp_in0_1_buf8_ld323, int gp_in0_1_buf8_ld322, int dynamic_address) {
  // # of ports in bundle: 4
    // gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1067
    // gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1068
    // gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1069
    // gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1070

	hw_uint<128> result;
	hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1067_res = gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1067_select(gp_in0_1_buf8, root, gp_in0_1_buf8_ld323, gp_in0_1_buf8_ld322, dynamic_address);
	set_at<0, 128>(result, gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1067_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1068_res = gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1068_select(gp_in0_1_buf8, root, gp_in0_1_buf8_ld323, gp_in0_1_buf8_ld322, dynamic_address);
	set_at<32, 128>(result, gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1068_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1069_res = gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1069_select(gp_in0_1_buf8, root, gp_in0_1_buf8_ld323, gp_in0_1_buf8_ld322, dynamic_address);
	set_at<64, 128>(result, gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1069_res);
	hw_uint<32>  gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1070_res = gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1070_select(gp_in0_1_buf8, root, gp_in0_1_buf8_ld323, gp_in0_1_buf8_ld322, dynamic_address);
	set_at<96, 128>(result, gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_1070_res);
	return result;
}

struct gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1055_merged_banks_3_cache {
	// RAM Box: {[3, 1039], [0, 1026]}
	// Capacity: 526
	// # of read delays: 4
  // 0, 1, 263, 525
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 261> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 261> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_262() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_263() {
		return f4;
	}

	inline hw_uint<32>  peek_524() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_525() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 261
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 261 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 261
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 261 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1056_merged_banks_6_cache {
	// RAM Box: {[2, 1038], [0, 1026]}
	// Capacity: 526
	// # of read delays: 4
  // 0, 1, 263, 525
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 261> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 261> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_262() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_263() {
		return f4;
	}

	inline hw_uint<32>  peek_524() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_525() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 261
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 261 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 261
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 261 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1057_merged_banks_3_cache {
	// RAM Box: {[1, 1037], [0, 1026]}
	// Capacity: 526
	// # of read delays: 4
  // 0, 1, 263, 525
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 261> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 261> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_262() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_263() {
		return f4;
	}

	inline hw_uint<32>  peek_524() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_525() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 261
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 261 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 261
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 261 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1058_merged_banks_6_cache {
	// RAM Box: {[0, 1040], [0, 1026]}
	// Capacity: 526
	// # of read delays: 6
  // 0, 1, 262, 263, 524, 525
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 260> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 260> f7;
	hw_uint<32>  f8;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_261() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_262() {
		return f4;
	}

	inline hw_uint<32>  peek_263() {
		return f6;
	}

	inline hw_uint<32>  peek_523() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_524() {
		return f8;
	}

	inline hw_uint<32>  peek_525() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 260
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 260 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 260
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 260 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in0_1_buf8_FIFO_buf481_cache {
  // Reader addrs...
    // { gp_in0_218_merged1755[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2 + 4gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
    // { gp_in0_218_merged1755[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[4gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
    // { gp_in0_218_merged1755[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[1 + 4gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
    // { gp_in0_218_merged1755[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2 + 4gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
    // { gp_in0_218_merged1755[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[4gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
    // { gp_in0_218_merged1755[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[1 + 4gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
    // { gp_in0_218_merged1755[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2 + 4gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
    // { gp_in0_218_merged1755[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2 + 4gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
    // { gp_in0_218_merged1755[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[3 + 4gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
    // { gp_in0_218_merged1755[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[4 + 4gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
    // { gp_in0_218_merged1755[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2 + 4gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
    // { gp_in0_218_merged1755[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[3 + 4gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
    // { gp_in0_218_merged1755[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[4 + 4gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
    // { gp_in0_218_merged1755[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2 + 4gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
    // { gp_in0_218_merged1755[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[3 + 4gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
    // { gp_in0_218_merged1755[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[4 + 4gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
    // { gp_in0_218_merged1755[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[4gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
    // { gp_in0_218_merged1755[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[1 + 4gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
  // # of banks: 4
  gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1055_merged_banks_3_cache gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1055_merged_banks_3;
  gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1056_merged_banks_6_cache gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1056_merged_banks_6;
  gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1057_merged_banks_3_cache gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1057_merged_banks_3;
  gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1058_merged_banks_6_cache gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1058_merged_banks_6;
};



inline void gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1055_write(hw_uint<32> & gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1055, gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_1_buf8_to_gp_1313_ld483, int gp_in0_1_buf8_to_gp_1313_ld482, int dynamic_address) {
  gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1055_merged_banks_3.push(gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1055);
}

inline void gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1056_write(hw_uint<32> & gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1056, gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_1_buf8_to_gp_1313_ld483, int gp_in0_1_buf8_to_gp_1313_ld482, int dynamic_address) {
  gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1056_merged_banks_6.push(gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1056);
}

inline void gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1057_write(hw_uint<32> & gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1057, gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_1_buf8_to_gp_1313_ld483, int gp_in0_1_buf8_to_gp_1313_ld482, int dynamic_address) {
  gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1057_merged_banks_3.push(gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1057);
}

inline void gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1058_write(hw_uint<32> & gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1058, gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_1_buf8_to_gp_1313_ld483, int gp_in0_1_buf8_to_gp_1313_ld482, int dynamic_address) {
  gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1058_merged_banks_6.push(gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1058);
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1000_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1000 read pattern: { gp_in0_218_merged1755[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2 + 4gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
  // Read schedule : { gp_in0_218_merged1755[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 32] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged1860[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 25] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1056 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1056_merged_banks_6.peek_1();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1056;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1001_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1001 read pattern: { gp_in0_218_merged1755[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[4gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
  // Read schedule : { gp_in0_218_merged1755[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 32] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged1860[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 25] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1058 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1058_merged_banks_6.peek_263();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1058;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1002_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1002 read pattern: { gp_in0_218_merged1755[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[1 + 4gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
  // Read schedule : { gp_in0_218_merged1755[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 32] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged1860[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 25] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1057 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1057_merged_banks_3.peek_263();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1057;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1003_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1003 read pattern: { gp_in0_218_merged1755[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2 + 4gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
  // Read schedule : { gp_in0_218_merged1755[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 32] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged1860[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 25] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1056 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1056_merged_banks_6.peek_263();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1056;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1004_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1004 read pattern: { gp_in0_218_merged1755[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[4gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
  // Read schedule : { gp_in0_218_merged1755[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 32] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged1860[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 25] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1058 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1058_merged_banks_6.peek_525();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1058;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1005_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1005 read pattern: { gp_in0_218_merged1755[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[1 + 4gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
  // Read schedule : { gp_in0_218_merged1755[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 32] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged1860[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 25] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1057 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1057_merged_banks_3.peek_525();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1057;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1006_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1006 read pattern: { gp_in0_218_merged1755[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2 + 4gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
  // Read schedule : { gp_in0_218_merged1755[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 32] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged1860[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 25] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1056 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1056_merged_banks_6.peek_525();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1056;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_989_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_989 read pattern: { gp_in0_218_merged1755[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2 + 4gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
  // Read schedule : { gp_in0_218_merged1755[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 32] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged1860[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 25] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1056 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1056_merged_banks_6.peek_1();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1056;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_990_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_990 read pattern: { gp_in0_218_merged1755[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[3 + 4gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
  // Read schedule : { gp_in0_218_merged1755[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 32] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged1860[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 25] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1055 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1055_merged_banks_3.peek_1();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1055;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_991_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_991 read pattern: { gp_in0_218_merged1755[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[4 + 4gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
  // Read schedule : { gp_in0_218_merged1755[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 32] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged1860[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 25] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1058 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1058_merged_banks_6.peek_0();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1058;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_992_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_992 read pattern: { gp_in0_218_merged1755[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2 + 4gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
  // Read schedule : { gp_in0_218_merged1755[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 32] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged1860[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 25] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1056 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1056_merged_banks_6.peek_263();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1056;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_993_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_993 read pattern: { gp_in0_218_merged1755[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[3 + 4gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
  // Read schedule : { gp_in0_218_merged1755[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 32] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged1860[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 25] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1055 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1055_merged_banks_3.peek_263();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1055;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_994_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_994 read pattern: { gp_in0_218_merged1755[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[4 + 4gp_in0_218, 1 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
  // Read schedule : { gp_in0_218_merged1755[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 32] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged1860[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 25] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1058 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1058_merged_banks_6.peek_262();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1058;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_995_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_995 read pattern: { gp_in0_218_merged1755[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[2 + 4gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
  // Read schedule : { gp_in0_218_merged1755[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 32] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged1860[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 25] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1056 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1056_merged_banks_6.peek_525();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1056;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_996_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_996 read pattern: { gp_in0_218_merged1755[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[3 + 4gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
  // Read schedule : { gp_in0_218_merged1755[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 32] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged1860[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 25] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1055 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1055_merged_banks_3.peek_525();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1055;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_997_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_997 read pattern: { gp_in0_218_merged1755[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[4 + 4gp_in0_218, 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
  // Read schedule : { gp_in0_218_merged1755[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 32] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged1860[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 25] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1058 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1058_merged_banks_6.peek_524();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1058;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_998_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_998 read pattern: { gp_in0_218_merged1755[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[4gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
  // Read schedule : { gp_in0_218_merged1755[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 32] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged1860[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 25] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1058 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1058_merged_banks_6.peek_1();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1058;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_999_select(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_999 read pattern: { gp_in0_218_merged1755[root = 0, gp_in0_217, gp_in0_218] -> gp_in0_1_buf8_FIFO_buf481[1 + 4gp_in0_218, 2 + 2gp_in0_217] : 0 <= gp_in0_217 <= 512 and 0 <= gp_in0_218 <= 259 }
  // Read schedule : { gp_in0_218_merged1755[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 32] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in0_1_buf8_to_gp_1313_ld482_merged1860[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 25] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1057 = gp_in0_1_buf8_FIFO_buf481.gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1057_merged_banks_3.peek_1();
  return value_gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1057;
  return 0;
}

// # of bundles = 2
// gp_in0_1_buf8_to_gp_1313_ld482_merged1860_write
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1055
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1056
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1057
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1058
inline void gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_write_bundle_write(hw_uint<128>& gp_in0_1_buf8_to_gp_1313_ld482_merged1860_write, gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_1_buf8_to_gp_1313_ld483, int gp_in0_1_buf8_to_gp_1313_ld482, int dynamic_address) {
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1055_res = gp_in0_1_buf8_to_gp_1313_ld482_merged1860_write.extract<0, 31>();
	gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1055_write(gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1055_res, gp_in0_1_buf8_FIFO_buf481, root, gp_in0_1_buf8_to_gp_1313_ld483, gp_in0_1_buf8_to_gp_1313_ld482, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1056_res = gp_in0_1_buf8_to_gp_1313_ld482_merged1860_write.extract<32, 63>();
	gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1056_write(gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1056_res, gp_in0_1_buf8_FIFO_buf481, root, gp_in0_1_buf8_to_gp_1313_ld483, gp_in0_1_buf8_to_gp_1313_ld482, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1057_res = gp_in0_1_buf8_to_gp_1313_ld482_merged1860_write.extract<64, 95>();
	gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1057_write(gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1057_res, gp_in0_1_buf8_FIFO_buf481, root, gp_in0_1_buf8_to_gp_1313_ld483, gp_in0_1_buf8_to_gp_1313_ld482, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1058_res = gp_in0_1_buf8_to_gp_1313_ld482_merged1860_write.extract<96, 127>();
	gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1058_write(gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_1058_res, gp_in0_1_buf8_FIFO_buf481, root, gp_in0_1_buf8_to_gp_1313_ld483, gp_in0_1_buf8_to_gp_1313_ld482, dynamic_address);
}

// gp_in0_218_merged1755_read
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_989
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_990
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_991
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_992
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_993
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_994
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_995
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_996
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_997
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_998
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_999
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1000
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1001
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1002
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1003
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1004
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1005
//	gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1006
inline hw_uint<576> gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_read_bundle_read(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
  // # of ports in bundle: 18
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_989
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_990
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_991
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_992
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_993
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_994
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_995
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_996
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_997
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_998
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_999
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1000
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1001
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1002
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1003
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1004
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1005
    // gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1006

	hw_uint<576> result;
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_989_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_989_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<0, 576>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_989_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_990_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_990_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<32, 576>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_990_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_991_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_991_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<64, 576>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_991_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_992_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_992_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<96, 576>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_992_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_993_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_993_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<128, 576>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_993_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_994_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_994_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<160, 576>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_994_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_995_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_995_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<192, 576>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_995_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_996_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_996_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<224, 576>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_996_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_997_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_997_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<256, 576>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_997_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_998_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_998_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<288, 576>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_998_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_999_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_999_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<320, 576>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_999_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1000_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1000_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<352, 576>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1000_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1001_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1001_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<384, 576>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1001_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1002_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1002_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<416, 576>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1002_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1003_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1003_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<448, 576>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1003_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1004_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1004_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<480, 576>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1004_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1005_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1005_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<512, 576>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1005_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1006_res = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1006_select(gp_in0_1_buf8_FIFO_buf481, root, gp_in0_217, gp_in0_218, dynamic_address);
	set_at<544, 576>(result, gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_1006_res);
	return result;
}

struct gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1047_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_76_cache {
	// RAM Box: {[6, 1026], [3, 1026]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1047_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_77_cache {
	// RAM Box: {[6, 1026], [3, 1026]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1048_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_78_cache {
	// RAM Box: {[5, 1025], [3, 1026]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1048_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_79_cache {
	// RAM Box: {[5, 1025], [3, 1026]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1049_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_80_cache {
	// RAM Box: {[4, 1024], [3, 1026]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1049_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_81_cache {
	// RAM Box: {[4, 1024], [3, 1026]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1050_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_82_cache {
	// RAM Box: {[3, 1023], [3, 1026]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1050_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_83_cache {
	// RAM Box: {[3, 1023], [3, 1026]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_FIFO_buf485_cache {
  // Reader addrs...
    // { us_gp_in0_1_buf850_merged1782[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[6 + 4us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 255 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
    // { us_gp_in0_1_buf850_merged1782[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[6 + 4us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 255 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
    // { us_gp_in0_1_buf850_merged1782[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[5 + 4us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 255 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
    // { us_gp_in0_1_buf850_merged1782[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[5 + 4us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 255 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
    // { us_gp_in0_1_buf850_merged1782[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[4 + 4us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 255 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
    // { us_gp_in0_1_buf850_merged1782[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[4 + 4us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 255 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
    // { us_gp_in0_1_buf850_merged1782[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[3 + 4us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 255 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
    // { us_gp_in0_1_buf850_merged1782[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[3 + 4us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 255 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
  // # of banks: 8
  gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1047_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_76_cache gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1047_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_76;
  gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1047_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_77_cache gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1047_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_77;
  gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1048_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_78_cache gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1048_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_78;
  gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1048_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_79_cache gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1048_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_79;
  gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1049_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_80_cache gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1049_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_80;
  gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1049_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_81_cache gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1049_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_81;
  gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1050_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_82_cache gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1050_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_82;
  gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1050_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_83_cache gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1050_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_83;
};



inline void gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1047_write(hw_uint<32> & gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1047, gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int gp_in0_1_buf8_to_gp_22317_ld487, int gp_in0_1_buf8_to_gp_22317_ld486, int dynamic_address) {
  gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1047_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_76.push(gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1047);
  gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1047_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_77.push(gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1047);
}

inline void gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1048_write(hw_uint<32> & gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1048, gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int gp_in0_1_buf8_to_gp_22317_ld487, int gp_in0_1_buf8_to_gp_22317_ld486, int dynamic_address) {
  gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1048_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_78.push(gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1048);
  gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1048_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_79.push(gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1048);
}

inline void gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1049_write(hw_uint<32> & gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1049, gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int gp_in0_1_buf8_to_gp_22317_ld487, int gp_in0_1_buf8_to_gp_22317_ld486, int dynamic_address) {
  gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1049_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_80.push(gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1049);
  gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1049_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_81.push(gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1049);
}

inline void gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1050_write(hw_uint<32> & gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1050, gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int gp_in0_1_buf8_to_gp_22317_ld487, int gp_in0_1_buf8_to_gp_22317_ld486, int dynamic_address) {
  gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1050_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_82.push(gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1050);
  gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1050_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_83.push(gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1050);
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_76_select(gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_76 read pattern: { us_gp_in0_1_buf850_merged1782[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[6 + 4us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 255 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
  // Read schedule : { us_gp_in0_1_buf850_merged1782[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 38] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_1_buf8_to_gp_22317_ld486_merged1912[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 27] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1047 = gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1047_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_76.peek(/* one reader or all rams */ ((-1 - us_gp_in0_1_buf849) % 2 == 0 && 254 - us_gp_in0_1_buf850 >= 0) ? ((255 - us_gp_in0_1_buf850)) : 0);
  return value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1047;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_77_select(gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_77 read pattern: { us_gp_in0_1_buf850_merged1782[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[6 + 4us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 255 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
  // Read schedule : { us_gp_in0_1_buf850_merged1782[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 38] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_1_buf8_to_gp_22317_ld486_merged1912[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 27] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1047 = gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1047_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_77.peek(/* one reader or all rams */ ((-1 - us_gp_in0_1_buf849) % 2 == 0 && 254 - us_gp_in0_1_buf850 >= 0) ? ((255 - us_gp_in0_1_buf850)) : 0);
  return value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1047;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_78_select(gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_78 read pattern: { us_gp_in0_1_buf850_merged1782[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[5 + 4us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 255 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
  // Read schedule : { us_gp_in0_1_buf850_merged1782[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 38] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_1_buf8_to_gp_22317_ld486_merged1912[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 27] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1048 = gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1048_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_78.peek(/* one reader or all rams */ ((-1 - us_gp_in0_1_buf849) % 2 == 0 && 254 - us_gp_in0_1_buf850 >= 0) ? ((255 - us_gp_in0_1_buf850)) : 0);
  return value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1048;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_79_select(gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_79 read pattern: { us_gp_in0_1_buf850_merged1782[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[5 + 4us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 255 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
  // Read schedule : { us_gp_in0_1_buf850_merged1782[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 38] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_1_buf8_to_gp_22317_ld486_merged1912[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 27] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1048 = gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1048_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_79.peek(/* one reader or all rams */ ((-1 - us_gp_in0_1_buf849) % 2 == 0 && 254 - us_gp_in0_1_buf850 >= 0) ? ((255 - us_gp_in0_1_buf850)) : 0);
  return value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1048;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_80_select(gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_80 read pattern: { us_gp_in0_1_buf850_merged1782[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[4 + 4us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 255 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
  // Read schedule : { us_gp_in0_1_buf850_merged1782[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 38] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_1_buf8_to_gp_22317_ld486_merged1912[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 27] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1049 = gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1049_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_80.peek(/* one reader or all rams */ ((-1 - us_gp_in0_1_buf849) % 2 == 0 && 254 - us_gp_in0_1_buf850 >= 0) ? ((255 - us_gp_in0_1_buf850)) : 0);
  return value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1049;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_81_select(gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_81 read pattern: { us_gp_in0_1_buf850_merged1782[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[4 + 4us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 255 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
  // Read schedule : { us_gp_in0_1_buf850_merged1782[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 38] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_1_buf8_to_gp_22317_ld486_merged1912[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 27] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1049 = gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1049_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_81.peek(/* one reader or all rams */ ((-1 - us_gp_in0_1_buf849) % 2 == 0 && 254 - us_gp_in0_1_buf850 >= 0) ? ((255 - us_gp_in0_1_buf850)) : 0);
  return value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1049;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_82_select(gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_82 read pattern: { us_gp_in0_1_buf850_merged1782[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[3 + 4us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 255 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
  // Read schedule : { us_gp_in0_1_buf850_merged1782[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 38] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_1_buf8_to_gp_22317_ld486_merged1912[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 27] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1050 = gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1050_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_82.peek(/* one reader or all rams */ ((-1 - us_gp_in0_1_buf849) % 2 == 0 && 254 - us_gp_in0_1_buf850 >= 0) ? ((255 - us_gp_in0_1_buf850)) : 0);
  return value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1050;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_83_select(gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_83 read pattern: { us_gp_in0_1_buf850_merged1782[root = 0, us_gp_in0_1_buf849, us_gp_in0_1_buf850] -> gp_in0_1_buf8_FIFO_buf485[3 + 4us_gp_in0_1_buf850, o1] : 0 <= us_gp_in0_1_buf849 <= 2047 and 0 <= us_gp_in0_1_buf850 <= 255 and 5 + us_gp_in0_1_buf849 <= 2o1 <= 6 + us_gp_in0_1_buf849 }
  // Read schedule : { us_gp_in0_1_buf850_merged1782[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 38] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_1_buf8_to_gp_22317_ld486_merged1912[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 27] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1050 = gp_in0_1_buf8_FIFO_buf485.gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1050_to_gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_83.peek(/* one reader or all rams */ ((-1 - us_gp_in0_1_buf849) % 2 == 0 && 254 - us_gp_in0_1_buf850 >= 0) ? ((255 - us_gp_in0_1_buf850)) : 0);
  return value_gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1050;
  return 0;
}

// # of bundles = 2
// gp_in0_1_buf8_to_gp_22317_ld486_merged1912_write
//	gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1047
//	gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1048
//	gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1049
//	gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1050
inline void gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_write_bundle_write(hw_uint<128>& gp_in0_1_buf8_to_gp_22317_ld486_merged1912_write, gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int gp_in0_1_buf8_to_gp_22317_ld487, int gp_in0_1_buf8_to_gp_22317_ld486, int dynamic_address) {
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1047_res = gp_in0_1_buf8_to_gp_22317_ld486_merged1912_write.extract<0, 31>();
	gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1047_write(gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1047_res, gp_in0_1_buf8_FIFO_buf485, root, gp_in0_1_buf8_to_gp_22317_ld487, gp_in0_1_buf8_to_gp_22317_ld486, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1048_res = gp_in0_1_buf8_to_gp_22317_ld486_merged1912_write.extract<32, 63>();
	gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1048_write(gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1048_res, gp_in0_1_buf8_FIFO_buf485, root, gp_in0_1_buf8_to_gp_22317_ld487, gp_in0_1_buf8_to_gp_22317_ld486, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1049_res = gp_in0_1_buf8_to_gp_22317_ld486_merged1912_write.extract<64, 95>();
	gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1049_write(gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1049_res, gp_in0_1_buf8_FIFO_buf485, root, gp_in0_1_buf8_to_gp_22317_ld487, gp_in0_1_buf8_to_gp_22317_ld486, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1050_res = gp_in0_1_buf8_to_gp_22317_ld486_merged1912_write.extract<96, 127>();
	gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1050_write(gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_1050_res, gp_in0_1_buf8_FIFO_buf485, root, gp_in0_1_buf8_to_gp_22317_ld487, gp_in0_1_buf8_to_gp_22317_ld486, dynamic_address);
}

// us_gp_in0_1_buf850_merged1782_read
//	gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_76
//	gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_77
//	gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_78
//	gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_79
//	gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_80
//	gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_81
//	gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_82
//	gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_83
inline hw_uint<256> gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_read_bundle_read(gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
  // # of ports in bundle: 8
    // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_76
    // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_77
    // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_78
    // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_79
    // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_80
    // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_81
    // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_82
    // gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_83

	hw_uint<256> result;
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_76_res = gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_76_select(gp_in0_1_buf8_FIFO_buf485, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	set_at<0, 256>(result, gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_76_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_77_res = gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_77_select(gp_in0_1_buf8_FIFO_buf485, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	set_at<32, 256>(result, gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_77_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_78_res = gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_78_select(gp_in0_1_buf8_FIFO_buf485, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	set_at<64, 256>(result, gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_78_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_79_res = gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_79_select(gp_in0_1_buf8_FIFO_buf485, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	set_at<96, 256>(result, gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_79_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_80_res = gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_80_select(gp_in0_1_buf8_FIFO_buf485, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	set_at<128, 256>(result, gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_80_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_81_res = gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_81_select(gp_in0_1_buf8_FIFO_buf485, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	set_at<160, 256>(result, gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_81_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_82_res = gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_82_select(gp_in0_1_buf8_FIFO_buf485, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	set_at<192, 256>(result, gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_82_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_83_res = gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_83_select(gp_in0_1_buf8_FIFO_buf485, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	set_at<224, 256>(result, gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_83_res);
	return result;
}

struct gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1039_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_519_cache {
	// RAM Box: {[6, 1026], [3, 1026]}
	// Capacity: 258
	// # of read delays: 258
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257
	fifo<hw_uint<32> , 258> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(257 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1040_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_521_cache {
	// RAM Box: {[5, 1025], [3, 1026]}
	// Capacity: 258
	// # of read delays: 258
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257
	fifo<hw_uint<32> , 258> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(257 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1041_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_523_cache {
	// RAM Box: {[4, 1024], [3, 1026]}
	// Capacity: 258
	// # of read delays: 258
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257
	fifo<hw_uint<32> , 258> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(257 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1042_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_525_cache {
	// RAM Box: {[3, 1023], [3, 1026]}
	// Capacity: 258
	// # of read delays: 258
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257
	fifo<hw_uint<32> , 258> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(257 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_FIFO_buf489_cache {
  // Reader addrs...
    // { lp_in0_146_merged1787[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_1_buf8_FIFO_buf489[6 + 4lp_in0_146, 3 + lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 255 }
    // { lp_in0_146_merged1787[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_1_buf8_FIFO_buf489[5 + 4lp_in0_146, 3 + lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 255 }
    // { lp_in0_146_merged1787[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_1_buf8_FIFO_buf489[4 + 4lp_in0_146, 3 + lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 255 }
    // { lp_in0_146_merged1787[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_1_buf8_FIFO_buf489[3 + 4lp_in0_146, 3 + lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 255 }
  // # of banks: 4
  gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1039_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_519_cache gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1039_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_519;
  gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1040_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_521_cache gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1040_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_521;
  gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1041_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_523_cache gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1041_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_523;
  gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1042_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_525_cache gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1042_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_525;
};



inline void gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1039_write(hw_uint<32> & gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1039, gp_in0_1_buf8_FIFO_buf489_cache& gp_in0_1_buf8_FIFO_buf489, int root, int gp_in0_1_buf8_to_gp_7321_ld491, int gp_in0_1_buf8_to_gp_7321_ld490, int dynamic_address) {
  gp_in0_1_buf8_FIFO_buf489.gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1039_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_519.push(gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1039);
}

inline void gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1040_write(hw_uint<32> & gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1040, gp_in0_1_buf8_FIFO_buf489_cache& gp_in0_1_buf8_FIFO_buf489, int root, int gp_in0_1_buf8_to_gp_7321_ld491, int gp_in0_1_buf8_to_gp_7321_ld490, int dynamic_address) {
  gp_in0_1_buf8_FIFO_buf489.gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1040_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_521.push(gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1040);
}

inline void gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1041_write(hw_uint<32> & gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1041, gp_in0_1_buf8_FIFO_buf489_cache& gp_in0_1_buf8_FIFO_buf489, int root, int gp_in0_1_buf8_to_gp_7321_ld491, int gp_in0_1_buf8_to_gp_7321_ld490, int dynamic_address) {
  gp_in0_1_buf8_FIFO_buf489.gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1041_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_523.push(gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1041);
}

inline void gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1042_write(hw_uint<32> & gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1042, gp_in0_1_buf8_FIFO_buf489_cache& gp_in0_1_buf8_FIFO_buf489, int root, int gp_in0_1_buf8_to_gp_7321_ld491, int gp_in0_1_buf8_to_gp_7321_ld490, int dynamic_address) {
  gp_in0_1_buf8_FIFO_buf489.gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1042_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_525.push(gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1042);
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_519_select(gp_in0_1_buf8_FIFO_buf489_cache& gp_in0_1_buf8_FIFO_buf489, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_519 read pattern: { lp_in0_146_merged1787[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_1_buf8_FIFO_buf489[6 + 4lp_in0_146, 3 + lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 255 }
  // Read schedule : { lp_in0_146_merged1787[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 78] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_1_buf8_to_gp_7321_ld490_merged1862[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 18] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1039 = gp_in0_1_buf8_FIFO_buf489.gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1039_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_519.peek(/* one reader or all rams */ (254 - lp_in0_146 >= 0 && 1022 - lp_in0_145 >= 0) ? (257) : (-255 + lp_in0_146 == 0 && 1022 - lp_in0_145 >= 0) ? (256) : (-1023 + lp_in0_145 == 0 && 254 - lp_in0_146 >= 0) ? ((255 - lp_in0_146)) : 0);
  return value_gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1039;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_521_select(gp_in0_1_buf8_FIFO_buf489_cache& gp_in0_1_buf8_FIFO_buf489, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_521 read pattern: { lp_in0_146_merged1787[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_1_buf8_FIFO_buf489[5 + 4lp_in0_146, 3 + lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 255 }
  // Read schedule : { lp_in0_146_merged1787[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 78] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_1_buf8_to_gp_7321_ld490_merged1862[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 18] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1040 = gp_in0_1_buf8_FIFO_buf489.gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1040_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_521.peek(/* one reader or all rams */ (254 - lp_in0_146 >= 0 && 1022 - lp_in0_145 >= 0) ? (257) : (-255 + lp_in0_146 == 0 && 1022 - lp_in0_145 >= 0) ? (256) : (-1023 + lp_in0_145 == 0 && 254 - lp_in0_146 >= 0) ? ((255 - lp_in0_146)) : 0);
  return value_gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1040;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_523_select(gp_in0_1_buf8_FIFO_buf489_cache& gp_in0_1_buf8_FIFO_buf489, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_523 read pattern: { lp_in0_146_merged1787[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_1_buf8_FIFO_buf489[4 + 4lp_in0_146, 3 + lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 255 }
  // Read schedule : { lp_in0_146_merged1787[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 78] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_1_buf8_to_gp_7321_ld490_merged1862[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 18] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1041 = gp_in0_1_buf8_FIFO_buf489.gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1041_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_523.peek(/* one reader or all rams */ (254 - lp_in0_146 >= 0 && 1022 - lp_in0_145 >= 0) ? (257) : (-255 + lp_in0_146 == 0 && 1022 - lp_in0_145 >= 0) ? (256) : (-1023 + lp_in0_145 == 0 && 254 - lp_in0_146 >= 0) ? ((255 - lp_in0_146)) : 0);
  return value_gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1041;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_525_select(gp_in0_1_buf8_FIFO_buf489_cache& gp_in0_1_buf8_FIFO_buf489, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_525 read pattern: { lp_in0_146_merged1787[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_1_buf8_FIFO_buf489[3 + 4lp_in0_146, 3 + lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 255 }
  // Read schedule : { lp_in0_146_merged1787[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 78] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_1_buf8_to_gp_7321_ld490_merged1862[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 18] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1042 = gp_in0_1_buf8_FIFO_buf489.gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1042_to_gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_525.peek(/* one reader or all rams */ (254 - lp_in0_146 >= 0 && 1022 - lp_in0_145 >= 0) ? (257) : (-255 + lp_in0_146 == 0 && 1022 - lp_in0_145 >= 0) ? (256) : (-1023 + lp_in0_145 == 0 && 254 - lp_in0_146 >= 0) ? ((255 - lp_in0_146)) : 0);
  return value_gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1042;
  return 0;
}

// # of bundles = 2
// gp_in0_1_buf8_to_gp_7321_ld490_merged1862_write
//	gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1039
//	gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1040
//	gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1041
//	gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1042
inline void gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_write_bundle_write(hw_uint<128>& gp_in0_1_buf8_to_gp_7321_ld490_merged1862_write, gp_in0_1_buf8_FIFO_buf489_cache& gp_in0_1_buf8_FIFO_buf489, int root, int gp_in0_1_buf8_to_gp_7321_ld491, int gp_in0_1_buf8_to_gp_7321_ld490, int dynamic_address) {
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1039_res = gp_in0_1_buf8_to_gp_7321_ld490_merged1862_write.extract<0, 31>();
	gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1039_write(gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1039_res, gp_in0_1_buf8_FIFO_buf489, root, gp_in0_1_buf8_to_gp_7321_ld491, gp_in0_1_buf8_to_gp_7321_ld490, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1040_res = gp_in0_1_buf8_to_gp_7321_ld490_merged1862_write.extract<32, 63>();
	gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1040_write(gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1040_res, gp_in0_1_buf8_FIFO_buf489, root, gp_in0_1_buf8_to_gp_7321_ld491, gp_in0_1_buf8_to_gp_7321_ld490, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1041_res = gp_in0_1_buf8_to_gp_7321_ld490_merged1862_write.extract<64, 95>();
	gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1041_write(gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1041_res, gp_in0_1_buf8_FIFO_buf489, root, gp_in0_1_buf8_to_gp_7321_ld491, gp_in0_1_buf8_to_gp_7321_ld490, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1042_res = gp_in0_1_buf8_to_gp_7321_ld490_merged1862_write.extract<96, 127>();
	gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1042_write(gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_1042_res, gp_in0_1_buf8_FIFO_buf489, root, gp_in0_1_buf8_to_gp_7321_ld491, gp_in0_1_buf8_to_gp_7321_ld490, dynamic_address);
}

// lp_in0_146_merged1787_read
//	gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_519
//	gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_521
//	gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_523
//	gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_525
inline hw_uint<128> gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_read_bundle_read(gp_in0_1_buf8_FIFO_buf489_cache& gp_in0_1_buf8_FIFO_buf489, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
  // # of ports in bundle: 4
    // gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_519
    // gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_521
    // gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_523
    // gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_525

	hw_uint<128> result;
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_519_res = gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_519_select(gp_in0_1_buf8_FIFO_buf489, root, lp_in0_145, lp_in0_146, dynamic_address);
	set_at<0, 128>(result, gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_519_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_521_res = gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_521_select(gp_in0_1_buf8_FIFO_buf489, root, lp_in0_145, lp_in0_146, dynamic_address);
	set_at<32, 128>(result, gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_521_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_523_res = gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_523_select(gp_in0_1_buf8_FIFO_buf489, root, lp_in0_145, lp_in0_146, dynamic_address);
	set_at<64, 128>(result, gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_523_res);
	hw_uint<32>  gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_525_res = gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_525_select(gp_in0_1_buf8_FIFO_buf489, root, lp_in0_145, lp_in0_146, dynamic_address);
	set_at<96, 128>(result, gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_525_res);
	return result;
}

struct gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_68_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1031_cache {
	// RAM Box: {[7, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_69_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1032_cache {
	// RAM Box: {[6, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_70_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1033_cache {
	// RAM Box: {[5, 2045], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_71_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1034_cache {
	// RAM Box: {[4, 2044], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_72_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1035_cache {
	// RAM Box: {[3, 2043], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_73_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1036_cache {
	// RAM Box: {[2, 2042], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_74_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1037_cache {
	// RAM Box: {[1, 2041], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_75_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1038_cache {
	// RAM Box: {[0, 2040], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_cache {
  // Reader addrs...
    // { gp_in0_1_buf8_us48_ld326_merged1840[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[7 + 8gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 255 }
    // { gp_in0_1_buf8_us48_ld326_merged1840[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[6 + 8gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 255 }
    // { gp_in0_1_buf8_us48_ld326_merged1840[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[5 + 8gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 255 }
    // { gp_in0_1_buf8_us48_ld326_merged1840[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[4 + 8gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 255 }
    // { gp_in0_1_buf8_us48_ld326_merged1840[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[3 + 8gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 255 }
    // { gp_in0_1_buf8_us48_ld326_merged1840[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[2 + 8gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 255 }
    // { gp_in0_1_buf8_us48_ld326_merged1840[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[1 + 8gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 255 }
    // { gp_in0_1_buf8_us48_ld326_merged1840[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[8gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 255 }
  // # of banks: 8
  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_68_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1031_cache gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_68_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1031;
  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_69_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1032_cache gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_69_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1032;
  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_70_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1033_cache gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_70_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1033;
  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_71_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1034_cache gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_71_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1034;
  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_72_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1035_cache gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_72_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1035;
  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_73_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1036_cache gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_73_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1036;
  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_74_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1037_cache gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_74_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1037;
  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_75_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1038_cache gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_75_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1038;
};



inline void gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_68_write(hw_uint<32> & gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_68, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
  gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_68_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1031.push(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_68);
}

inline void gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_69_write(hw_uint<32> & gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_69, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
  gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_69_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1032.push(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_69);
}

inline void gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_70_write(hw_uint<32> & gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_70, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
  gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_70_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1033.push(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_70);
}

inline void gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_71_write(hw_uint<32> & gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_71, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
  gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_71_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1034.push(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_71);
}

inline void gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_72_write(hw_uint<32> & gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_72, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
  gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_72_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1035.push(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_72);
}

inline void gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_73_write(hw_uint<32> & gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_73, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
  gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_73_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1036.push(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_73);
}

inline void gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_74_write(hw_uint<32> & gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_74, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
  gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_74_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1037.push(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_74);
}

inline void gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_75_write(hw_uint<32> & gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_75, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
  gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_75_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1038.push(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_75);
}

inline hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1031_select(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int gp_in0_1_buf8_us48_ld327, int gp_in0_1_buf8_us48_ld326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1031 read pattern: { gp_in0_1_buf8_us48_ld326_merged1840[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[7 + 8gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 255 }
  // Read schedule : { gp_in0_1_buf8_us48_ld326_merged1840[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 42] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in0_1_buf850_merged1782[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 38] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_68 = gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_68_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1031.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_68;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1032_select(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int gp_in0_1_buf8_us48_ld327, int gp_in0_1_buf8_us48_ld326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1032 read pattern: { gp_in0_1_buf8_us48_ld326_merged1840[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[6 + 8gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 255 }
  // Read schedule : { gp_in0_1_buf8_us48_ld326_merged1840[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 42] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in0_1_buf850_merged1782[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 38] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_69 = gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_69_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1032.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_69;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1033_select(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int gp_in0_1_buf8_us48_ld327, int gp_in0_1_buf8_us48_ld326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1033 read pattern: { gp_in0_1_buf8_us48_ld326_merged1840[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[5 + 8gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 255 }
  // Read schedule : { gp_in0_1_buf8_us48_ld326_merged1840[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 42] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in0_1_buf850_merged1782[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 38] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_70 = gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_70_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1033.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_70;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1034_select(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int gp_in0_1_buf8_us48_ld327, int gp_in0_1_buf8_us48_ld326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1034 read pattern: { gp_in0_1_buf8_us48_ld326_merged1840[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[4 + 8gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 255 }
  // Read schedule : { gp_in0_1_buf8_us48_ld326_merged1840[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 42] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in0_1_buf850_merged1782[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 38] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_71 = gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_71_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1034.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_71;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1035_select(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int gp_in0_1_buf8_us48_ld327, int gp_in0_1_buf8_us48_ld326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1035 read pattern: { gp_in0_1_buf8_us48_ld326_merged1840[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[3 + 8gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 255 }
  // Read schedule : { gp_in0_1_buf8_us48_ld326_merged1840[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 42] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in0_1_buf850_merged1782[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 38] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_72 = gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_72_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1035.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_72;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1036_select(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int gp_in0_1_buf8_us48_ld327, int gp_in0_1_buf8_us48_ld326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1036 read pattern: { gp_in0_1_buf8_us48_ld326_merged1840[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[2 + 8gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 255 }
  // Read schedule : { gp_in0_1_buf8_us48_ld326_merged1840[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 42] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in0_1_buf850_merged1782[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 38] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_73 = gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_73_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1036.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_73;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1037_select(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int gp_in0_1_buf8_us48_ld327, int gp_in0_1_buf8_us48_ld326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1037 read pattern: { gp_in0_1_buf8_us48_ld326_merged1840[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[1 + 8gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 255 }
  // Read schedule : { gp_in0_1_buf8_us48_ld326_merged1840[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 42] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in0_1_buf850_merged1782[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 38] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_74 = gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_74_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1037.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_74;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1038_select(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int gp_in0_1_buf8_us48_ld327, int gp_in0_1_buf8_us48_ld326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1038 read pattern: { gp_in0_1_buf8_us48_ld326_merged1840[root = 0, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326] -> gp_in0_1_buf8_us48[8gp_in0_1_buf8_us48_ld326, gp_in0_1_buf8_us48_ld327] : 0 <= gp_in0_1_buf8_us48_ld327 <= 2047 and 0 <= gp_in0_1_buf8_us48_ld326 <= 255 }
  // Read schedule : { gp_in0_1_buf8_us48_ld326_merged1840[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 42] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in0_1_buf850_merged1782[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 38] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_75 = gp_in0_1_buf8_us48.gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_75_to_gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1038.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_75;
  return 0;
}

// # of bundles = 2
// gp_in0_1_buf8_us48_ld326_merged1840_read
//	gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1031
//	gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1032
//	gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1033
//	gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1034
//	gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1035
//	gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1036
//	gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1037
//	gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1038
inline hw_uint<256> gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_read_bundle_read(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int gp_in0_1_buf8_us48_ld327, int gp_in0_1_buf8_us48_ld326, int dynamic_address) {
  // # of ports in bundle: 8
    // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1031
    // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1032
    // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1033
    // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1034
    // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1035
    // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1036
    // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1037
    // gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1038

	hw_uint<256> result;
	hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1031_res = gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1031_select(gp_in0_1_buf8_us48, root, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326, dynamic_address);
	set_at<0, 256>(result, gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1031_res);
	hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1032_res = gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1032_select(gp_in0_1_buf8_us48, root, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326, dynamic_address);
	set_at<32, 256>(result, gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1032_res);
	hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1033_res = gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1033_select(gp_in0_1_buf8_us48, root, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326, dynamic_address);
	set_at<64, 256>(result, gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1033_res);
	hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1034_res = gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1034_select(gp_in0_1_buf8_us48, root, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326, dynamic_address);
	set_at<96, 256>(result, gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1034_res);
	hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1035_res = gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1035_select(gp_in0_1_buf8_us48, root, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326, dynamic_address);
	set_at<128, 256>(result, gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1035_res);
	hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1036_res = gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1036_select(gp_in0_1_buf8_us48, root, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326, dynamic_address);
	set_at<160, 256>(result, gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1036_res);
	hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1037_res = gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1037_select(gp_in0_1_buf8_us48, root, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326, dynamic_address);
	set_at<192, 256>(result, gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1037_res);
	hw_uint<32>  gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1038_res = gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1038_select(gp_in0_1_buf8_us48, root, gp_in0_1_buf8_us48_ld327, gp_in0_1_buf8_us48_ld326, dynamic_address);
	set_at<224, 256>(result, gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_1038_res);
	return result;
}

// us_gp_in0_1_buf850_merged1782_write
//	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_68
//	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_69
//	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_70
//	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_71
//	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_72
//	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_73
//	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_74
//	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_75
inline void gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_write_bundle_write(hw_uint<256>& us_gp_in0_1_buf850_merged1782_write, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int root, int us_gp_in0_1_buf849, int us_gp_in0_1_buf850, int dynamic_address) {
	hw_uint<32>  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_68_res = us_gp_in0_1_buf850_merged1782_write.extract<0, 31>();
	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_68_write(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_68_res, gp_in0_1_buf8_us48, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_69_res = us_gp_in0_1_buf850_merged1782_write.extract<32, 63>();
	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_69_write(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_69_res, gp_in0_1_buf8_us48, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_70_res = us_gp_in0_1_buf850_merged1782_write.extract<64, 95>();
	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_70_write(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_70_res, gp_in0_1_buf8_us48, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_71_res = us_gp_in0_1_buf850_merged1782_write.extract<96, 127>();
	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_71_write(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_71_res, gp_in0_1_buf8_us48, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_72_res = us_gp_in0_1_buf850_merged1782_write.extract<128, 159>();
	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_72_write(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_72_res, gp_in0_1_buf8_us48, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_73_res = us_gp_in0_1_buf850_merged1782_write.extract<160, 191>();
	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_73_write(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_73_res, gp_in0_1_buf8_us48, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_74_res = us_gp_in0_1_buf850_merged1782_write.extract<192, 223>();
	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_74_write(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_74_res, gp_in0_1_buf8_us48, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_75_res = us_gp_in0_1_buf850_merged1782_write.extract<224, 255>();
	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_75_write(gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_75_res, gp_in0_1_buf8_us48, root, us_gp_in0_1_buf849, us_gp_in0_1_buf850, dynamic_address);
}

struct gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1007_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_567_cache {
	// RAM Box: {[7, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1008_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_569_cache {
	// RAM Box: {[6, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1009_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_571_cache {
	// RAM Box: {[5, 2045], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1010_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_573_cache {
	// RAM Box: {[4, 2044], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1011_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_575_cache {
	// RAM Box: {[3, 2043], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1012_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_577_cache {
	// RAM Box: {[2, 2042], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1013_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_579_cache {
	// RAM Box: {[1, 2041], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1014_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_581_cache {
	// RAM Box: {[0, 2040], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_1_buf8_us48_FIFO_buf493_cache {
  // Reader addrs...
    // { lp_in0_054_merged1772[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[7 + 8lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
    // { lp_in0_054_merged1772[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[6 + 8lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
    // { lp_in0_054_merged1772[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[5 + 8lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
    // { lp_in0_054_merged1772[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[4 + 8lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
    // { lp_in0_054_merged1772[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[3 + 8lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
    // { lp_in0_054_merged1772[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[2 + 8lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
    // { lp_in0_054_merged1772[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[1 + 8lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
    // { lp_in0_054_merged1772[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[8lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
  // # of banks: 8
  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1007_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_567_cache gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1007_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_567;
  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1008_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_569_cache gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1008_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_569;
  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1009_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_571_cache gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1009_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_571;
  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1010_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_573_cache gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1010_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_573;
  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1011_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_575_cache gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1011_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_575;
  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1012_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_577_cache gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1012_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_577;
  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1013_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_579_cache gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1013_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_579;
  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1014_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_581_cache gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1014_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_581;
};



inline void gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1007_write(hw_uint<32> & gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1007, gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int gp_in0_1_buf8_us48_to_gp_6325_ld495, int gp_in0_1_buf8_us48_to_gp_6325_ld494, int dynamic_address) {
  gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1007_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_567.push(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1007);
}

inline void gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1008_write(hw_uint<32> & gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1008, gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int gp_in0_1_buf8_us48_to_gp_6325_ld495, int gp_in0_1_buf8_us48_to_gp_6325_ld494, int dynamic_address) {
  gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1008_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_569.push(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1008);
}

inline void gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1009_write(hw_uint<32> & gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1009, gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int gp_in0_1_buf8_us48_to_gp_6325_ld495, int gp_in0_1_buf8_us48_to_gp_6325_ld494, int dynamic_address) {
  gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1009_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_571.push(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1009);
}

inline void gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1010_write(hw_uint<32> & gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1010, gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int gp_in0_1_buf8_us48_to_gp_6325_ld495, int gp_in0_1_buf8_us48_to_gp_6325_ld494, int dynamic_address) {
  gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1010_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_573.push(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1010);
}

inline void gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1011_write(hw_uint<32> & gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1011, gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int gp_in0_1_buf8_us48_to_gp_6325_ld495, int gp_in0_1_buf8_us48_to_gp_6325_ld494, int dynamic_address) {
  gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1011_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_575.push(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1011);
}

inline void gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1012_write(hw_uint<32> & gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1012, gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int gp_in0_1_buf8_us48_to_gp_6325_ld495, int gp_in0_1_buf8_us48_to_gp_6325_ld494, int dynamic_address) {
  gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1012_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_577.push(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1012);
}

inline void gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1013_write(hw_uint<32> & gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1013, gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int gp_in0_1_buf8_us48_to_gp_6325_ld495, int gp_in0_1_buf8_us48_to_gp_6325_ld494, int dynamic_address) {
  gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1013_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_579.push(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1013);
}

inline void gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1014_write(hw_uint<32> & gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1014, gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int gp_in0_1_buf8_us48_to_gp_6325_ld495, int gp_in0_1_buf8_us48_to_gp_6325_ld494, int dynamic_address) {
  gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1014_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_581.push(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1014);
}

inline hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_567_select(gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_567 read pattern: { lp_in0_054_merged1772[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[7 + 8lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
  // Read schedule : { lp_in0_054_merged1772[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 58] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 53] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1007 = gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1007_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_567.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1007;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_569_select(gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_569 read pattern: { lp_in0_054_merged1772[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[6 + 8lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
  // Read schedule : { lp_in0_054_merged1772[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 58] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 53] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1008 = gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1008_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_569.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1008;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_571_select(gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_571 read pattern: { lp_in0_054_merged1772[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[5 + 8lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
  // Read schedule : { lp_in0_054_merged1772[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 58] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 53] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1009 = gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1009_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_571.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1009;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_573_select(gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_573 read pattern: { lp_in0_054_merged1772[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[4 + 8lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
  // Read schedule : { lp_in0_054_merged1772[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 58] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 53] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1010 = gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1010_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_573.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1010;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_575_select(gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_575 read pattern: { lp_in0_054_merged1772[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[3 + 8lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
  // Read schedule : { lp_in0_054_merged1772[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 58] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 53] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1011 = gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1011_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_575.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1011;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_577_select(gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_577 read pattern: { lp_in0_054_merged1772[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[2 + 8lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
  // Read schedule : { lp_in0_054_merged1772[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 58] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 53] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1012 = gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1012_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_577.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1012;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_579_select(gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_579 read pattern: { lp_in0_054_merged1772[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[1 + 8lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
  // Read schedule : { lp_in0_054_merged1772[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 58] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 53] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1013 = gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1013_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_579.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1013;
  return 0;
}

inline hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_581_select(gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_581 read pattern: { lp_in0_054_merged1772[root = 0, lp_in0_053, lp_in0_054] -> gp_in0_1_buf8_us48_FIFO_buf493[8lp_in0_054, lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
  // Read schedule : { lp_in0_054_merged1772[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 58] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 53] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1014 = gp_in0_1_buf8_us48_FIFO_buf493.gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1014_to_gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_581.peek(/* one reader or all rams */ 0);
  return value_gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1014;
  return 0;
}

// # of bundles = 2
// gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_write
//	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1007
//	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1008
//	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1009
//	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1010
//	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1011
//	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1012
//	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1013
//	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1014
inline void gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_write_bundle_write(hw_uint<256>& gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_write, gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int gp_in0_1_buf8_us48_to_gp_6325_ld495, int gp_in0_1_buf8_us48_to_gp_6325_ld494, int dynamic_address) {
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1007_res = gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_write.extract<0, 31>();
	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1007_write(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1007_res, gp_in0_1_buf8_us48_FIFO_buf493, root, gp_in0_1_buf8_us48_to_gp_6325_ld495, gp_in0_1_buf8_us48_to_gp_6325_ld494, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1008_res = gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_write.extract<32, 63>();
	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1008_write(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1008_res, gp_in0_1_buf8_us48_FIFO_buf493, root, gp_in0_1_buf8_us48_to_gp_6325_ld495, gp_in0_1_buf8_us48_to_gp_6325_ld494, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1009_res = gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_write.extract<64, 95>();
	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1009_write(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1009_res, gp_in0_1_buf8_us48_FIFO_buf493, root, gp_in0_1_buf8_us48_to_gp_6325_ld495, gp_in0_1_buf8_us48_to_gp_6325_ld494, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1010_res = gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_write.extract<96, 127>();
	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1010_write(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1010_res, gp_in0_1_buf8_us48_FIFO_buf493, root, gp_in0_1_buf8_us48_to_gp_6325_ld495, gp_in0_1_buf8_us48_to_gp_6325_ld494, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1011_res = gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_write.extract<128, 159>();
	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1011_write(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1011_res, gp_in0_1_buf8_us48_FIFO_buf493, root, gp_in0_1_buf8_us48_to_gp_6325_ld495, gp_in0_1_buf8_us48_to_gp_6325_ld494, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1012_res = gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_write.extract<160, 191>();
	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1012_write(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1012_res, gp_in0_1_buf8_us48_FIFO_buf493, root, gp_in0_1_buf8_us48_to_gp_6325_ld495, gp_in0_1_buf8_us48_to_gp_6325_ld494, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1013_res = gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_write.extract<192, 223>();
	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1013_write(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1013_res, gp_in0_1_buf8_us48_FIFO_buf493, root, gp_in0_1_buf8_us48_to_gp_6325_ld495, gp_in0_1_buf8_us48_to_gp_6325_ld494, dynamic_address);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1014_res = gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_write.extract<224, 255>();
	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1014_write(gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_1014_res, gp_in0_1_buf8_us48_FIFO_buf493, root, gp_in0_1_buf8_us48_to_gp_6325_ld495, gp_in0_1_buf8_us48_to_gp_6325_ld494, dynamic_address);
}

// lp_in0_054_merged1772_read
//	gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_567
//	gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_569
//	gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_571
//	gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_573
//	gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_575
//	gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_577
//	gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_579
//	gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_581
inline hw_uint<256> gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_read_bundle_read(gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  // # of ports in bundle: 8
    // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_567
    // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_569
    // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_571
    // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_573
    // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_575
    // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_577
    // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_579
    // gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_581

	hw_uint<256> result;
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_567_res = gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_567_select(gp_in0_1_buf8_us48_FIFO_buf493, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<0, 256>(result, gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_567_res);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_569_res = gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_569_select(gp_in0_1_buf8_us48_FIFO_buf493, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<32, 256>(result, gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_569_res);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_571_res = gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_571_select(gp_in0_1_buf8_us48_FIFO_buf493, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<64, 256>(result, gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_571_res);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_573_res = gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_573_select(gp_in0_1_buf8_us48_FIFO_buf493, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<96, 256>(result, gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_573_res);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_575_res = gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_575_select(gp_in0_1_buf8_us48_FIFO_buf493, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<128, 256>(result, gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_575_res);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_577_res = gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_577_select(gp_in0_1_buf8_us48_FIFO_buf493, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<160, 256>(result, gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_577_res);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_579_res = gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_579_select(gp_in0_1_buf8_us48_FIFO_buf493, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<192, 256>(result, gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_579_res);
	hw_uint<32>  gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_581_res = gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_581_select(gp_in0_1_buf8_us48_FIFO_buf493, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<224, 256>(result, gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_581_res);
	return result;
}

struct gp_in0_2_buf16_gp_in0_218_merged1755_987_to_gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged1818_985_cache {
	// RAM Box: {[1, 519], [0, 512]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_gp_in0_218_merged1755_988_to_gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged1818_986_cache {
	// RAM Box: {[0, 518], [0, 512]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_gp_in0_218_merged1755_988_to_gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged1806_981_cache {
	// RAM Box: {[2, 512], [1, 512]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_gp_in0_218_merged1755_987_to_gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged1806_982_cache {
	// RAM Box: {[1, 511], [1, 512]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_gp_in0_218_merged1755_988_to_gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged1820_977_cache {
	// RAM Box: {[2, 512], [1, 512]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_gp_in0_218_merged1755_987_to_gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged1820_978_cache {
	// RAM Box: {[1, 511], [1, 512]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_cache {
  // Reader addrs...
    // { gp_in0_2_buf16_ld330_merged1818[root = 0, gp_in0_2_buf16_ld331, gp_in0_2_buf16_ld330] -> gp_in0_2_buf16[1 + 2gp_in0_2_buf16_ld330, gp_in0_2_buf16_ld331] : 0 <= gp_in0_2_buf16_ld331 <= 512 and 0 <= gp_in0_2_buf16_ld330 <= 259 }
    // { gp_in0_2_buf16_ld330_merged1818[root = 0, gp_in0_2_buf16_ld331, gp_in0_2_buf16_ld330] -> gp_in0_2_buf16[2gp_in0_2_buf16_ld330, gp_in0_2_buf16_ld331] : 0 <= gp_in0_2_buf16_ld331 <= 512 and 0 <= gp_in0_2_buf16_ld330 <= 259 }
    // { gp_in0_2_buf16_ld334_merged1806[root = 0, gp_in0_2_buf16_ld335, gp_in0_2_buf16_ld334] -> gp_in0_2_buf16[2 + 2gp_in0_2_buf16_ld334, 1 + gp_in0_2_buf16_ld335] : 0 <= gp_in0_2_buf16_ld335 <= 511 and 0 <= gp_in0_2_buf16_ld334 <= 255 }
    // { gp_in0_2_buf16_ld334_merged1806[root = 0, gp_in0_2_buf16_ld335, gp_in0_2_buf16_ld334] -> gp_in0_2_buf16[1 + 2gp_in0_2_buf16_ld334, 1 + gp_in0_2_buf16_ld335] : 0 <= gp_in0_2_buf16_ld335 <= 511 and 0 <= gp_in0_2_buf16_ld334 <= 255 }
    // { gp_in0_2_buf16_ld338_merged1820[root = 0, gp_in0_2_buf16_ld339, gp_in0_2_buf16_ld338] -> gp_in0_2_buf16[2 + 2gp_in0_2_buf16_ld338, 1 + gp_in0_2_buf16_ld339] : 0 <= gp_in0_2_buf16_ld339 <= 511 and 0 <= gp_in0_2_buf16_ld338 <= 255 }
    // { gp_in0_2_buf16_ld338_merged1820[root = 0, gp_in0_2_buf16_ld339, gp_in0_2_buf16_ld338] -> gp_in0_2_buf16[1 + 2gp_in0_2_buf16_ld338, 1 + gp_in0_2_buf16_ld339] : 0 <= gp_in0_2_buf16_ld339 <= 511 and 0 <= gp_in0_2_buf16_ld338 <= 255 }
  // # of banks: 6
  gp_in0_2_buf16_gp_in0_218_merged1755_987_to_gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged1818_985_cache gp_in0_2_buf16_gp_in0_218_merged1755_987_to_gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged1818_985;
  gp_in0_2_buf16_gp_in0_218_merged1755_988_to_gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged1818_986_cache gp_in0_2_buf16_gp_in0_218_merged1755_988_to_gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged1818_986;
  gp_in0_2_buf16_gp_in0_218_merged1755_988_to_gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged1806_981_cache gp_in0_2_buf16_gp_in0_218_merged1755_988_to_gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged1806_981;
  gp_in0_2_buf16_gp_in0_218_merged1755_987_to_gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged1806_982_cache gp_in0_2_buf16_gp_in0_218_merged1755_987_to_gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged1806_982;
  gp_in0_2_buf16_gp_in0_218_merged1755_988_to_gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged1820_977_cache gp_in0_2_buf16_gp_in0_218_merged1755_988_to_gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged1820_977;
  gp_in0_2_buf16_gp_in0_218_merged1755_987_to_gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged1820_978_cache gp_in0_2_buf16_gp_in0_218_merged1755_987_to_gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged1820_978;
};



inline void gp_in0_2_buf16_gp_in0_218_merged1755_987_write(hw_uint<32> & gp_in0_2_buf16_gp_in0_218_merged1755_987, gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
  gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged1755_987_to_gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged1818_985.push(gp_in0_2_buf16_gp_in0_218_merged1755_987);
  gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged1755_987_to_gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged1806_982.push(gp_in0_2_buf16_gp_in0_218_merged1755_987);
  gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged1755_987_to_gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged1820_978.push(gp_in0_2_buf16_gp_in0_218_merged1755_987);
}

inline void gp_in0_2_buf16_gp_in0_218_merged1755_988_write(hw_uint<32> & gp_in0_2_buf16_gp_in0_218_merged1755_988, gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
  gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged1755_988_to_gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged1818_986.push(gp_in0_2_buf16_gp_in0_218_merged1755_988);
  gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged1755_988_to_gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged1806_981.push(gp_in0_2_buf16_gp_in0_218_merged1755_988);
  gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged1755_988_to_gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged1820_977.push(gp_in0_2_buf16_gp_in0_218_merged1755_988);
}

inline hw_uint<32>  gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged1818_985_select(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_2_buf16_ld331, int gp_in0_2_buf16_ld330, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged1818_985 read pattern: { gp_in0_2_buf16_ld330_merged1818[root = 0, gp_in0_2_buf16_ld331, gp_in0_2_buf16_ld330] -> gp_in0_2_buf16[1 + 2gp_in0_2_buf16_ld330, gp_in0_2_buf16_ld331] : 0 <= gp_in0_2_buf16_ld331 <= 512 and 0 <= gp_in0_2_buf16_ld330 <= 259 }
  // Read schedule : { gp_in0_2_buf16_ld330_merged1818[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 37] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in0_218_merged1755[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 32] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in0_2_buf16_gp_in0_218_merged1755_987 = gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged1755_987_to_gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged1818_985.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_gp_in0_218_merged1755_987;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged1818_986_select(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_2_buf16_ld331, int gp_in0_2_buf16_ld330, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged1818_986 read pattern: { gp_in0_2_buf16_ld330_merged1818[root = 0, gp_in0_2_buf16_ld331, gp_in0_2_buf16_ld330] -> gp_in0_2_buf16[2gp_in0_2_buf16_ld330, gp_in0_2_buf16_ld331] : 0 <= gp_in0_2_buf16_ld331 <= 512 and 0 <= gp_in0_2_buf16_ld330 <= 259 }
  // Read schedule : { gp_in0_2_buf16_ld330_merged1818[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 37] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in0_218_merged1755[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 32] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in0_2_buf16_gp_in0_218_merged1755_988 = gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged1755_988_to_gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged1818_986.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_gp_in0_218_merged1755_988;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged1806_981_select(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_2_buf16_ld335, int gp_in0_2_buf16_ld334, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged1806_981 read pattern: { gp_in0_2_buf16_ld334_merged1806[root = 0, gp_in0_2_buf16_ld335, gp_in0_2_buf16_ld334] -> gp_in0_2_buf16[2 + 2gp_in0_2_buf16_ld334, 1 + gp_in0_2_buf16_ld335] : 0 <= gp_in0_2_buf16_ld335 <= 511 and 0 <= gp_in0_2_buf16_ld334 <= 255 }
  // Read schedule : { gp_in0_2_buf16_ld334_merged1806[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 44] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_218_merged1755[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 32] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in0_2_buf16_gp_in0_218_merged1755_988 = gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged1755_988_to_gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged1806_981.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_gp_in0_218_merged1755_988;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged1806_982_select(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_2_buf16_ld335, int gp_in0_2_buf16_ld334, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged1806_982 read pattern: { gp_in0_2_buf16_ld334_merged1806[root = 0, gp_in0_2_buf16_ld335, gp_in0_2_buf16_ld334] -> gp_in0_2_buf16[1 + 2gp_in0_2_buf16_ld334, 1 + gp_in0_2_buf16_ld335] : 0 <= gp_in0_2_buf16_ld335 <= 511 and 0 <= gp_in0_2_buf16_ld334 <= 255 }
  // Read schedule : { gp_in0_2_buf16_ld334_merged1806[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 44] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_218_merged1755[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 32] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in0_2_buf16_gp_in0_218_merged1755_987 = gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged1755_987_to_gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged1806_982.peek(/* one reader or all rams */ 1);
  return value_gp_in0_2_buf16_gp_in0_218_merged1755_987;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged1820_977_select(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_2_buf16_ld339, int gp_in0_2_buf16_ld338, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged1820_977 read pattern: { gp_in0_2_buf16_ld338_merged1820[root = 0, gp_in0_2_buf16_ld339, gp_in0_2_buf16_ld338] -> gp_in0_2_buf16[2 + 2gp_in0_2_buf16_ld338, 1 + gp_in0_2_buf16_ld339] : 0 <= gp_in0_2_buf16_ld339 <= 511 and 0 <= gp_in0_2_buf16_ld338 <= 255 }
  // Read schedule : { gp_in0_2_buf16_ld338_merged1820[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 34] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_218_merged1755[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 32] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in0_2_buf16_gp_in0_218_merged1755_988 = gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged1755_988_to_gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged1820_977.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_gp_in0_218_merged1755_988;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged1820_978_select(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_2_buf16_ld339, int gp_in0_2_buf16_ld338, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged1820_978 read pattern: { gp_in0_2_buf16_ld338_merged1820[root = 0, gp_in0_2_buf16_ld339, gp_in0_2_buf16_ld338] -> gp_in0_2_buf16[1 + 2gp_in0_2_buf16_ld338, 1 + gp_in0_2_buf16_ld339] : 0 <= gp_in0_2_buf16_ld339 <= 511 and 0 <= gp_in0_2_buf16_ld338 <= 255 }
  // Read schedule : { gp_in0_2_buf16_ld338_merged1820[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 34] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_218_merged1755[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 32] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in0_2_buf16_gp_in0_218_merged1755_987 = gp_in0_2_buf16.gp_in0_2_buf16_gp_in0_218_merged1755_987_to_gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged1820_978.peek(/* one reader or all rams */ 1);
  return value_gp_in0_2_buf16_gp_in0_218_merged1755_987;
  return 0;
}

// # of bundles = 4
// gp_in0_218_merged1755_write
//	gp_in0_2_buf16_gp_in0_218_merged1755_987
//	gp_in0_2_buf16_gp_in0_218_merged1755_988
inline void gp_in0_2_buf16_gp_in0_218_merged1755_write_bundle_write(hw_uint<64>& gp_in0_218_merged1755_write, gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_217, int gp_in0_218, int dynamic_address) {
	hw_uint<32>  gp_in0_2_buf16_gp_in0_218_merged1755_987_res = gp_in0_218_merged1755_write.extract<0, 31>();
	gp_in0_2_buf16_gp_in0_218_merged1755_987_write(gp_in0_2_buf16_gp_in0_218_merged1755_987_res, gp_in0_2_buf16, root, gp_in0_217, gp_in0_218, dynamic_address);
	hw_uint<32>  gp_in0_2_buf16_gp_in0_218_merged1755_988_res = gp_in0_218_merged1755_write.extract<32, 63>();
	gp_in0_2_buf16_gp_in0_218_merged1755_988_write(gp_in0_2_buf16_gp_in0_218_merged1755_988_res, gp_in0_2_buf16, root, gp_in0_217, gp_in0_218, dynamic_address);
}

// gp_in0_2_buf16_ld330_merged1818_read
//	gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged1818_985
//	gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged1818_986
inline hw_uint<64> gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged1818_read_bundle_read(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_2_buf16_ld331, int gp_in0_2_buf16_ld330, int dynamic_address) {
  // # of ports in bundle: 2
    // gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged1818_985
    // gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged1818_986

	hw_uint<64> result;
	hw_uint<32>  gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged1818_985_res = gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged1818_985_select(gp_in0_2_buf16, root, gp_in0_2_buf16_ld331, gp_in0_2_buf16_ld330, dynamic_address);
	set_at<0, 64>(result, gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged1818_985_res);
	hw_uint<32>  gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged1818_986_res = gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged1818_986_select(gp_in0_2_buf16, root, gp_in0_2_buf16_ld331, gp_in0_2_buf16_ld330, dynamic_address);
	set_at<32, 64>(result, gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged1818_986_res);
	return result;
}

// gp_in0_2_buf16_ld334_merged1806_read
//	gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged1806_981
//	gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged1806_982
inline hw_uint<64> gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged1806_read_bundle_read(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_2_buf16_ld335, int gp_in0_2_buf16_ld334, int dynamic_address) {
  // # of ports in bundle: 2
    // gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged1806_981
    // gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged1806_982

	hw_uint<64> result;
	hw_uint<32>  gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged1806_981_res = gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged1806_981_select(gp_in0_2_buf16, root, gp_in0_2_buf16_ld335, gp_in0_2_buf16_ld334, dynamic_address);
	set_at<0, 64>(result, gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged1806_981_res);
	hw_uint<32>  gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged1806_982_res = gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged1806_982_select(gp_in0_2_buf16, root, gp_in0_2_buf16_ld335, gp_in0_2_buf16_ld334, dynamic_address);
	set_at<32, 64>(result, gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged1806_982_res);
	return result;
}

// gp_in0_2_buf16_ld338_merged1820_read
//	gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged1820_977
//	gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged1820_978
inline hw_uint<64> gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged1820_read_bundle_read(gp_in0_2_buf16_cache& gp_in0_2_buf16, int root, int gp_in0_2_buf16_ld339, int gp_in0_2_buf16_ld338, int dynamic_address) {
  // # of ports in bundle: 2
    // gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged1820_977
    // gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged1820_978

	hw_uint<64> result;
	hw_uint<32>  gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged1820_977_res = gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged1820_977_select(gp_in0_2_buf16, root, gp_in0_2_buf16_ld339, gp_in0_2_buf16_ld338, dynamic_address);
	set_at<0, 64>(result, gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged1820_977_res);
	hw_uint<32>  gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged1820_978_res = gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged1820_978_select(gp_in0_2_buf16, root, gp_in0_2_buf16_ld339, gp_in0_2_buf16_ld338, dynamic_address);
	set_at<32, 64>(result, gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged1820_978_res);
	return result;
}

struct gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_971_merged_banks_3_cache {
	// RAM Box: {[1, 511], [0, 512]}
	// Capacity: 522
	// # of read delays: 4
  // 0, 1, 261, 521
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 259> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 259> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_260() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_261() {
		return f4;
	}

	inline hw_uint<32>  peek_520() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_521() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 259
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 259 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 259
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 259 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_972_merged_banks_6_cache {
	// RAM Box: {[0, 512], [0, 512]}
	// Capacity: 522
	// # of read delays: 6
  // 0, 1, 260, 261, 520, 521
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 258> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 258> f7;
	hw_uint<32>  f8;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_259() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_260() {
		return f4;
	}

	inline hw_uint<32>  peek_261() {
		return f6;
	}

	inline hw_uint<32>  peek_519() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_520() {
		return f8;
	}

	inline hw_uint<32>  peek_521() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 258
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 258 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 258
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 258 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in0_2_buf16_FIFO_buf497_cache {
  // Reader addrs...
    // { gp_in0_326_merged312_sm670_01532[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2gp_in0_326, 2 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
    // { gp_in0_326_merged312_sm670_01532[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[1 + 2gp_in0_326, 2 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
    // { gp_in0_326_merged312_sm670_01532[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2 + 2gp_in0_326, 2 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
    // { gp_in0_326_merged312_sm670_01532[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2gp_in0_326, 1 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
    // { gp_in0_326_merged312_sm670_01532[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[1 + 2gp_in0_326, 1 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
    // { gp_in0_326_merged312_sm670_01532[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2 + 2gp_in0_326, 1 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
    // { gp_in0_326_merged312_sm670_01532[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2gp_in0_326, 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
    // { gp_in0_326_merged312_sm670_01532[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[1 + 2gp_in0_326, 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
    // { gp_in0_326_merged312_sm670_01532[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2 + 2gp_in0_326, 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
  // # of banks: 2
  gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_971_merged_banks_3_cache gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_971_merged_banks_3;
  gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_972_merged_banks_6_cache gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_972_merged_banks_6;
};



inline void gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_971_write(hw_uint<32> & gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_971, gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_2_buf16_to_gp_2329_ld499, int gp_in0_2_buf16_to_gp_2329_ld498, int dynamic_address) {
  gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_971_merged_banks_3.push(gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_971);
}

inline void gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_972_write(hw_uint<32> & gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_972, gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_2_buf16_to_gp_2329_ld499, int gp_in0_2_buf16_to_gp_2329_ld498, int dynamic_address) {
  gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_972_merged_banks_6.push(gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_972);
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_938_select(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_938 read pattern: { gp_in0_326_merged312_sm670_01532[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2gp_in0_326, 2 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
  // Read schedule : { gp_in0_326_merged312_sm670_01532[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 50] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_2_buf16_to_gp_2329_ld498_merged1914[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 39] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_972 = gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_972_merged_banks_6.peek_1();
  return value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_972;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_939_select(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_939 read pattern: { gp_in0_326_merged312_sm670_01532[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[1 + 2gp_in0_326, 2 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
  // Read schedule : { gp_in0_326_merged312_sm670_01532[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 50] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_2_buf16_to_gp_2329_ld498_merged1914[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 39] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_971 = gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_971_merged_banks_3.peek_1();
  return value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_971;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_940_select(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_940 read pattern: { gp_in0_326_merged312_sm670_01532[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2 + 2gp_in0_326, 2 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
  // Read schedule : { gp_in0_326_merged312_sm670_01532[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 50] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_2_buf16_to_gp_2329_ld498_merged1914[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 39] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_972 = gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_972_merged_banks_6.peek_0();
  return value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_972;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_941_select(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_941 read pattern: { gp_in0_326_merged312_sm670_01532[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2gp_in0_326, 1 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
  // Read schedule : { gp_in0_326_merged312_sm670_01532[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 50] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_2_buf16_to_gp_2329_ld498_merged1914[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 39] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_972 = gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_972_merged_banks_6.peek_261();
  return value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_972;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_942_select(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_942 read pattern: { gp_in0_326_merged312_sm670_01532[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[1 + 2gp_in0_326, 1 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
  // Read schedule : { gp_in0_326_merged312_sm670_01532[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 50] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_2_buf16_to_gp_2329_ld498_merged1914[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 39] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_971 = gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_971_merged_banks_3.peek_261();
  return value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_971;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_943_select(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_943 read pattern: { gp_in0_326_merged312_sm670_01532[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2 + 2gp_in0_326, 1 + 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
  // Read schedule : { gp_in0_326_merged312_sm670_01532[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 50] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_2_buf16_to_gp_2329_ld498_merged1914[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 39] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_972 = gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_972_merged_banks_6.peek_260();
  return value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_972;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_944_select(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_944 read pattern: { gp_in0_326_merged312_sm670_01532[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2gp_in0_326, 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
  // Read schedule : { gp_in0_326_merged312_sm670_01532[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 50] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_2_buf16_to_gp_2329_ld498_merged1914[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 39] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_972 = gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_972_merged_banks_6.peek_521();
  return value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_972;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_945_select(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_945 read pattern: { gp_in0_326_merged312_sm670_01532[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[1 + 2gp_in0_326, 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
  // Read schedule : { gp_in0_326_merged312_sm670_01532[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 50] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_2_buf16_to_gp_2329_ld498_merged1914[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 39] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_971 = gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_971_merged_banks_3.peek_521();
  return value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_971;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_946_select(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_946 read pattern: { gp_in0_326_merged312_sm670_01532[root = 0, gp_in0_325, gp_in0_326] -> gp_in0_2_buf16_FIFO_buf497[2 + 2gp_in0_326, 2gp_in0_325] : 0 <= gp_in0_325 <= 255 and 0 <= gp_in0_326 <= 255 }
  // Read schedule : { gp_in0_326_merged312_sm670_01532[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 50] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_2_buf16_to_gp_2329_ld498_merged1914[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 39] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_972 = gp_in0_2_buf16_FIFO_buf497.gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_972_merged_banks_6.peek_520();
  return value_gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_972;
  return 0;
}

// # of bundles = 2
// gp_in0_2_buf16_to_gp_2329_ld498_merged1914_write
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_971
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_972
inline void gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_write_bundle_write(hw_uint<64>& gp_in0_2_buf16_to_gp_2329_ld498_merged1914_write, gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_2_buf16_to_gp_2329_ld499, int gp_in0_2_buf16_to_gp_2329_ld498, int dynamic_address) {
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_971_res = gp_in0_2_buf16_to_gp_2329_ld498_merged1914_write.extract<0, 31>();
	gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_971_write(gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_971_res, gp_in0_2_buf16_FIFO_buf497, root, gp_in0_2_buf16_to_gp_2329_ld499, gp_in0_2_buf16_to_gp_2329_ld498, dynamic_address);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_972_res = gp_in0_2_buf16_to_gp_2329_ld498_merged1914_write.extract<32, 63>();
	gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_972_write(gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_972_res, gp_in0_2_buf16_FIFO_buf497, root, gp_in0_2_buf16_to_gp_2329_ld499, gp_in0_2_buf16_to_gp_2329_ld498, dynamic_address);
}

// gp_in0_326_merged312_sm670_01532_read
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_938
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_939
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_940
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_941
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_942
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_943
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_944
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_945
//	gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_946
inline hw_uint<288> gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_read_bundle_read(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
  // # of ports in bundle: 9
    // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_938
    // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_939
    // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_940
    // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_941
    // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_942
    // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_943
    // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_944
    // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_945
    // gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_946

	hw_uint<288> result;
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_938_res = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_938_select(gp_in0_2_buf16_FIFO_buf497, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<0, 288>(result, gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_938_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_939_res = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_939_select(gp_in0_2_buf16_FIFO_buf497, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<32, 288>(result, gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_939_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_940_res = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_940_select(gp_in0_2_buf16_FIFO_buf497, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<64, 288>(result, gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_940_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_941_res = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_941_select(gp_in0_2_buf16_FIFO_buf497, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<96, 288>(result, gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_941_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_942_res = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_942_select(gp_in0_2_buf16_FIFO_buf497, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<128, 288>(result, gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_942_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_943_res = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_943_select(gp_in0_2_buf16_FIFO_buf497, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<160, 288>(result, gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_943_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_944_res = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_944_select(gp_in0_2_buf16_FIFO_buf497, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<192, 288>(result, gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_944_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_945_res = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_945_select(gp_in0_2_buf16_FIFO_buf497, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<224, 288>(result, gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_945_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_946_res = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_946_select(gp_in0_2_buf16_FIFO_buf497, root, gp_in0_325, gp_in0_326, dynamic_address);
	set_at<256, 288>(result, gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_946_res);
	return result;
}

struct gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged1916_967_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_64_cache {
	// RAM Box: {[2, 512], [1, 512]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged1916_967_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_65_cache {
	// RAM Box: {[2, 512], [1, 512]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged1916_968_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_66_cache {
	// RAM Box: {[1, 511], [1, 512]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged1916_968_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_67_cache {
	// RAM Box: {[1, 511], [1, 512]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_FIFO_buf501_cache {
  // Reader addrs...
    // { us_gp_in0_2_buf1642_merged1740[root = 0, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642] -> gp_in0_2_buf16_FIFO_buf501[2 + 2us_gp_in0_2_buf1642, o1] : 0 <= us_gp_in0_2_buf1641 <= 1023 and 0 <= us_gp_in0_2_buf1642 <= 255 and us_gp_in0_2_buf1641 < 2o1 <= 2 + us_gp_in0_2_buf1641 }
    // { us_gp_in0_2_buf1642_merged1740[root = 0, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642] -> gp_in0_2_buf16_FIFO_buf501[2 + 2us_gp_in0_2_buf1642, o1] : 0 <= us_gp_in0_2_buf1641 <= 1023 and 0 <= us_gp_in0_2_buf1642 <= 255 and us_gp_in0_2_buf1641 < 2o1 <= 2 + us_gp_in0_2_buf1641 }
    // { us_gp_in0_2_buf1642_merged1740[root = 0, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642] -> gp_in0_2_buf16_FIFO_buf501[1 + 2us_gp_in0_2_buf1642, o1] : 0 <= us_gp_in0_2_buf1641 <= 1023 and 0 <= us_gp_in0_2_buf1642 <= 255 and us_gp_in0_2_buf1641 < 2o1 <= 2 + us_gp_in0_2_buf1641 }
    // { us_gp_in0_2_buf1642_merged1740[root = 0, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642] -> gp_in0_2_buf16_FIFO_buf501[1 + 2us_gp_in0_2_buf1642, o1] : 0 <= us_gp_in0_2_buf1641 <= 1023 and 0 <= us_gp_in0_2_buf1642 <= 255 and us_gp_in0_2_buf1641 < 2o1 <= 2 + us_gp_in0_2_buf1641 }
  // # of banks: 4
  gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged1916_967_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_64_cache gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged1916_967_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_64;
  gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged1916_967_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_65_cache gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged1916_967_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_65;
  gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged1916_968_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_66_cache gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged1916_968_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_66;
  gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged1916_968_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_67_cache gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged1916_968_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_67;
};



inline void gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged1916_967_write(hw_uint<32> & gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged1916_967, gp_in0_2_buf16_FIFO_buf501_cache& gp_in0_2_buf16_FIFO_buf501, int root, int gp_in0_2_buf16_to_gp_23333_ld503, int gp_in0_2_buf16_to_gp_23333_ld502, int dynamic_address) {
  gp_in0_2_buf16_FIFO_buf501.gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged1916_967_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_64.push(gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged1916_967);
  gp_in0_2_buf16_FIFO_buf501.gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged1916_967_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_65.push(gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged1916_967);
}

inline void gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged1916_968_write(hw_uint<32> & gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged1916_968, gp_in0_2_buf16_FIFO_buf501_cache& gp_in0_2_buf16_FIFO_buf501, int root, int gp_in0_2_buf16_to_gp_23333_ld503, int gp_in0_2_buf16_to_gp_23333_ld502, int dynamic_address) {
  gp_in0_2_buf16_FIFO_buf501.gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged1916_968_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_66.push(gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged1916_968);
  gp_in0_2_buf16_FIFO_buf501.gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged1916_968_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_67.push(gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged1916_968);
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_64_select(gp_in0_2_buf16_FIFO_buf501_cache& gp_in0_2_buf16_FIFO_buf501, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_64 read pattern: { us_gp_in0_2_buf1642_merged1740[root = 0, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642] -> gp_in0_2_buf16_FIFO_buf501[2 + 2us_gp_in0_2_buf1642, o1] : 0 <= us_gp_in0_2_buf1641 <= 1023 and 0 <= us_gp_in0_2_buf1642 <= 255 and us_gp_in0_2_buf1641 < 2o1 <= 2 + us_gp_in0_2_buf1641 }
  // Read schedule : { us_gp_in0_2_buf1642_merged1740[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 57] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_2_buf16_to_gp_23333_ld502_merged1916[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 49] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged1916_967 = gp_in0_2_buf16_FIFO_buf501.gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged1916_967_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_64.peek(/* one reader or all rams */ ((-1 - us_gp_in0_2_buf1641) % 2 == 0 && 254 - us_gp_in0_2_buf1642 >= 0) ? ((255 - us_gp_in0_2_buf1642)) : 0);
  return value_gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged1916_967;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_65_select(gp_in0_2_buf16_FIFO_buf501_cache& gp_in0_2_buf16_FIFO_buf501, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_65 read pattern: { us_gp_in0_2_buf1642_merged1740[root = 0, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642] -> gp_in0_2_buf16_FIFO_buf501[2 + 2us_gp_in0_2_buf1642, o1] : 0 <= us_gp_in0_2_buf1641 <= 1023 and 0 <= us_gp_in0_2_buf1642 <= 255 and us_gp_in0_2_buf1641 < 2o1 <= 2 + us_gp_in0_2_buf1641 }
  // Read schedule : { us_gp_in0_2_buf1642_merged1740[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 57] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_2_buf16_to_gp_23333_ld502_merged1916[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 49] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged1916_967 = gp_in0_2_buf16_FIFO_buf501.gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged1916_967_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_65.peek(/* one reader or all rams */ ((-1 - us_gp_in0_2_buf1641) % 2 == 0 && 254 - us_gp_in0_2_buf1642 >= 0) ? ((255 - us_gp_in0_2_buf1642)) : 0);
  return value_gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged1916_967;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_66_select(gp_in0_2_buf16_FIFO_buf501_cache& gp_in0_2_buf16_FIFO_buf501, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_66 read pattern: { us_gp_in0_2_buf1642_merged1740[root = 0, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642] -> gp_in0_2_buf16_FIFO_buf501[1 + 2us_gp_in0_2_buf1642, o1] : 0 <= us_gp_in0_2_buf1641 <= 1023 and 0 <= us_gp_in0_2_buf1642 <= 255 and us_gp_in0_2_buf1641 < 2o1 <= 2 + us_gp_in0_2_buf1641 }
  // Read schedule : { us_gp_in0_2_buf1642_merged1740[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 57] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_2_buf16_to_gp_23333_ld502_merged1916[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 49] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged1916_968 = gp_in0_2_buf16_FIFO_buf501.gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged1916_968_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_66.peek(/* one reader or all rams */ ((-1 - us_gp_in0_2_buf1641) % 2 == 0 && 254 - us_gp_in0_2_buf1642 >= 0) ? ((255 - us_gp_in0_2_buf1642)) : 0);
  return value_gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged1916_968;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_67_select(gp_in0_2_buf16_FIFO_buf501_cache& gp_in0_2_buf16_FIFO_buf501, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_67 read pattern: { us_gp_in0_2_buf1642_merged1740[root = 0, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642] -> gp_in0_2_buf16_FIFO_buf501[1 + 2us_gp_in0_2_buf1642, o1] : 0 <= us_gp_in0_2_buf1641 <= 1023 and 0 <= us_gp_in0_2_buf1642 <= 255 and us_gp_in0_2_buf1641 < 2o1 <= 2 + us_gp_in0_2_buf1641 }
  // Read schedule : { us_gp_in0_2_buf1642_merged1740[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 57] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_2_buf16_to_gp_23333_ld502_merged1916[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 49] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged1916_968 = gp_in0_2_buf16_FIFO_buf501.gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged1916_968_to_gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_67.peek(/* one reader or all rams */ ((-1 - us_gp_in0_2_buf1641) % 2 == 0 && 254 - us_gp_in0_2_buf1642 >= 0) ? ((255 - us_gp_in0_2_buf1642)) : 0);
  return value_gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged1916_968;
  return 0;
}

// # of bundles = 2
// gp_in0_2_buf16_to_gp_23333_ld502_merged1916_write
//	gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged1916_967
//	gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged1916_968
inline void gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged1916_write_bundle_write(hw_uint<64>& gp_in0_2_buf16_to_gp_23333_ld502_merged1916_write, gp_in0_2_buf16_FIFO_buf501_cache& gp_in0_2_buf16_FIFO_buf501, int root, int gp_in0_2_buf16_to_gp_23333_ld503, int gp_in0_2_buf16_to_gp_23333_ld502, int dynamic_address) {
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged1916_967_res = gp_in0_2_buf16_to_gp_23333_ld502_merged1916_write.extract<0, 31>();
	gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged1916_967_write(gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged1916_967_res, gp_in0_2_buf16_FIFO_buf501, root, gp_in0_2_buf16_to_gp_23333_ld503, gp_in0_2_buf16_to_gp_23333_ld502, dynamic_address);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged1916_968_res = gp_in0_2_buf16_to_gp_23333_ld502_merged1916_write.extract<32, 63>();
	gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged1916_968_write(gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged1916_968_res, gp_in0_2_buf16_FIFO_buf501, root, gp_in0_2_buf16_to_gp_23333_ld503, gp_in0_2_buf16_to_gp_23333_ld502, dynamic_address);
}

// us_gp_in0_2_buf1642_merged1740_read
//	gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_64
//	gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_65
//	gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_66
//	gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_67
inline hw_uint<128> gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_read_bundle_read(gp_in0_2_buf16_FIFO_buf501_cache& gp_in0_2_buf16_FIFO_buf501, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
  // # of ports in bundle: 4
    // gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_64
    // gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_65
    // gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_66
    // gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_67

	hw_uint<128> result;
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_64_res = gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_64_select(gp_in0_2_buf16_FIFO_buf501, root, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642, dynamic_address);
	set_at<0, 128>(result, gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_64_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_65_res = gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_65_select(gp_in0_2_buf16_FIFO_buf501, root, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642, dynamic_address);
	set_at<32, 128>(result, gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_65_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_66_res = gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_66_select(gp_in0_2_buf16_FIFO_buf501, root, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642, dynamic_address);
	set_at<64, 128>(result, gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_66_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_67_res = gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_67_select(gp_in0_2_buf16_FIFO_buf501, root, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642, dynamic_address);
	set_at<96, 128>(result, gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_67_res);
	return result;
}

struct gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged1918_963_to_gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged1746_495_cache {
	// RAM Box: {[2, 512], [1, 512]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged1918_964_to_gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged1746_497_cache {
	// RAM Box: {[1, 511], [1, 512]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_FIFO_buf505_cache {
  // Reader addrs...
    // { lp_in0_238_merged1746[root = 0, lp_in0_237, lp_in0_238] -> gp_in0_2_buf16_FIFO_buf505[2 + 2lp_in0_238, 1 + lp_in0_237] : 0 <= lp_in0_237 <= 511 and 0 <= lp_in0_238 <= 255 }
    // { lp_in0_238_merged1746[root = 0, lp_in0_237, lp_in0_238] -> gp_in0_2_buf16_FIFO_buf505[1 + 2lp_in0_238, 1 + lp_in0_237] : 0 <= lp_in0_237 <= 511 and 0 <= lp_in0_238 <= 255 }
  // # of banks: 2
  gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged1918_963_to_gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged1746_495_cache gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged1918_963_to_gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged1746_495;
  gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged1918_964_to_gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged1746_497_cache gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged1918_964_to_gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged1746_497;
};



inline void gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged1918_963_write(hw_uint<32> & gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged1918_963, gp_in0_2_buf16_FIFO_buf505_cache& gp_in0_2_buf16_FIFO_buf505, int root, int gp_in0_2_buf16_to_gp_8337_ld507, int gp_in0_2_buf16_to_gp_8337_ld506, int dynamic_address) {
  gp_in0_2_buf16_FIFO_buf505.gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged1918_963_to_gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged1746_495.push(gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged1918_963);
}

inline void gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged1918_964_write(hw_uint<32> & gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged1918_964, gp_in0_2_buf16_FIFO_buf505_cache& gp_in0_2_buf16_FIFO_buf505, int root, int gp_in0_2_buf16_to_gp_8337_ld507, int gp_in0_2_buf16_to_gp_8337_ld506, int dynamic_address) {
  gp_in0_2_buf16_FIFO_buf505.gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged1918_964_to_gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged1746_497.push(gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged1918_964);
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged1746_495_select(gp_in0_2_buf16_FIFO_buf505_cache& gp_in0_2_buf16_FIFO_buf505, int root, int lp_in0_237, int lp_in0_238, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged1746_495 read pattern: { lp_in0_238_merged1746[root = 0, lp_in0_237, lp_in0_238] -> gp_in0_2_buf16_FIFO_buf505[2 + 2lp_in0_238, 1 + lp_in0_237] : 0 <= lp_in0_237 <= 511 and 0 <= lp_in0_238 <= 255 }
  // Read schedule : { lp_in0_238_merged1746[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 80] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_2_buf16_to_gp_8337_ld506_merged1918[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 45] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged1918_963 = gp_in0_2_buf16_FIFO_buf505.gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged1918_963_to_gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged1746_495.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged1918_963;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged1746_497_select(gp_in0_2_buf16_FIFO_buf505_cache& gp_in0_2_buf16_FIFO_buf505, int root, int lp_in0_237, int lp_in0_238, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged1746_497 read pattern: { lp_in0_238_merged1746[root = 0, lp_in0_237, lp_in0_238] -> gp_in0_2_buf16_FIFO_buf505[1 + 2lp_in0_238, 1 + lp_in0_237] : 0 <= lp_in0_237 <= 511 and 0 <= lp_in0_238 <= 255 }
  // Read schedule : { lp_in0_238_merged1746[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 80] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_2_buf16_to_gp_8337_ld506_merged1918[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 45] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged1918_964 = gp_in0_2_buf16_FIFO_buf505.gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged1918_964_to_gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged1746_497.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged1918_964;
  return 0;
}

// # of bundles = 2
// gp_in0_2_buf16_to_gp_8337_ld506_merged1918_write
//	gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged1918_963
//	gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged1918_964
inline void gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged1918_write_bundle_write(hw_uint<64>& gp_in0_2_buf16_to_gp_8337_ld506_merged1918_write, gp_in0_2_buf16_FIFO_buf505_cache& gp_in0_2_buf16_FIFO_buf505, int root, int gp_in0_2_buf16_to_gp_8337_ld507, int gp_in0_2_buf16_to_gp_8337_ld506, int dynamic_address) {
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged1918_963_res = gp_in0_2_buf16_to_gp_8337_ld506_merged1918_write.extract<0, 31>();
	gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged1918_963_write(gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged1918_963_res, gp_in0_2_buf16_FIFO_buf505, root, gp_in0_2_buf16_to_gp_8337_ld507, gp_in0_2_buf16_to_gp_8337_ld506, dynamic_address);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged1918_964_res = gp_in0_2_buf16_to_gp_8337_ld506_merged1918_write.extract<32, 63>();
	gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged1918_964_write(gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged1918_964_res, gp_in0_2_buf16_FIFO_buf505, root, gp_in0_2_buf16_to_gp_8337_ld507, gp_in0_2_buf16_to_gp_8337_ld506, dynamic_address);
}

// lp_in0_238_merged1746_read
//	gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged1746_495
//	gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged1746_497
inline hw_uint<64> gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged1746_read_bundle_read(gp_in0_2_buf16_FIFO_buf505_cache& gp_in0_2_buf16_FIFO_buf505, int root, int lp_in0_237, int lp_in0_238, int dynamic_address) {
  // # of ports in bundle: 2
    // gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged1746_495
    // gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged1746_497

	hw_uint<64> result;
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged1746_495_res = gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged1746_495_select(gp_in0_2_buf16_FIFO_buf505, root, lp_in0_237, lp_in0_238, dynamic_address);
	set_at<0, 64>(result, gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged1746_495_res);
	hw_uint<32>  gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged1746_497_res = gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged1746_497_select(gp_in0_2_buf16_FIFO_buf505, root, lp_in0_237, lp_in0_238, dynamic_address);
	set_at<32, 64>(result, gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged1746_497_res);
	return result;
}

struct gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_60_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_959_cache {
	// RAM Box: {[3, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_61_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_960_cache {
	// RAM Box: {[2, 1022], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_62_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_961_cache {
	// RAM Box: {[1, 1021], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_63_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_962_cache {
	// RAM Box: {[0, 1020], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_us40_cache {
  // Reader addrs...
    // { gp_in0_2_buf16_us40_ld342_merged1874[root = 0, gp_in0_2_buf16_us40_ld343, gp_in0_2_buf16_us40_ld342] -> gp_in0_2_buf16_us40[3 + 4gp_in0_2_buf16_us40_ld342, gp_in0_2_buf16_us40_ld343] : 0 <= gp_in0_2_buf16_us40_ld343 <= 1023 and 0 <= gp_in0_2_buf16_us40_ld342 <= 255 }
    // { gp_in0_2_buf16_us40_ld342_merged1874[root = 0, gp_in0_2_buf16_us40_ld343, gp_in0_2_buf16_us40_ld342] -> gp_in0_2_buf16_us40[2 + 4gp_in0_2_buf16_us40_ld342, gp_in0_2_buf16_us40_ld343] : 0 <= gp_in0_2_buf16_us40_ld343 <= 1023 and 0 <= gp_in0_2_buf16_us40_ld342 <= 255 }
    // { gp_in0_2_buf16_us40_ld342_merged1874[root = 0, gp_in0_2_buf16_us40_ld343, gp_in0_2_buf16_us40_ld342] -> gp_in0_2_buf16_us40[1 + 4gp_in0_2_buf16_us40_ld342, gp_in0_2_buf16_us40_ld343] : 0 <= gp_in0_2_buf16_us40_ld343 <= 1023 and 0 <= gp_in0_2_buf16_us40_ld342 <= 255 }
    // { gp_in0_2_buf16_us40_ld342_merged1874[root = 0, gp_in0_2_buf16_us40_ld343, gp_in0_2_buf16_us40_ld342] -> gp_in0_2_buf16_us40[4gp_in0_2_buf16_us40_ld342, gp_in0_2_buf16_us40_ld343] : 0 <= gp_in0_2_buf16_us40_ld343 <= 1023 and 0 <= gp_in0_2_buf16_us40_ld342 <= 255 }
  // # of banks: 4
  gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_60_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_959_cache gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_60_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_959;
  gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_61_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_960_cache gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_61_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_960;
  gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_62_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_961_cache gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_62_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_961;
  gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_63_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_962_cache gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_63_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_962;
};



inline void gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_60_write(hw_uint<32> & gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_60, gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
  gp_in0_2_buf16_us40.gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_60_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_959.push(gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_60);
}

inline void gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_61_write(hw_uint<32> & gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_61, gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
  gp_in0_2_buf16_us40.gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_61_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_960.push(gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_61);
}

inline void gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_62_write(hw_uint<32> & gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_62, gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
  gp_in0_2_buf16_us40.gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_62_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_961.push(gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_62);
}

inline void gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_63_write(hw_uint<32> & gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_63, gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
  gp_in0_2_buf16_us40.gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_63_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_962.push(gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_63);
}

inline hw_uint<32>  gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_959_select(gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int gp_in0_2_buf16_us40_ld343, int gp_in0_2_buf16_us40_ld342, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_959 read pattern: { gp_in0_2_buf16_us40_ld342_merged1874[root = 0, gp_in0_2_buf16_us40_ld343, gp_in0_2_buf16_us40_ld342] -> gp_in0_2_buf16_us40[3 + 4gp_in0_2_buf16_us40_ld342, gp_in0_2_buf16_us40_ld343] : 0 <= gp_in0_2_buf16_us40_ld343 <= 1023 and 0 <= gp_in0_2_buf16_us40_ld342 <= 255 }
  // Read schedule : { gp_in0_2_buf16_us40_ld342_merged1874[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 62] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in0_2_buf1642_merged1740[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 57] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_60 = gp_in0_2_buf16_us40.gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_60_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_959.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_60;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_960_select(gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int gp_in0_2_buf16_us40_ld343, int gp_in0_2_buf16_us40_ld342, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_960 read pattern: { gp_in0_2_buf16_us40_ld342_merged1874[root = 0, gp_in0_2_buf16_us40_ld343, gp_in0_2_buf16_us40_ld342] -> gp_in0_2_buf16_us40[2 + 4gp_in0_2_buf16_us40_ld342, gp_in0_2_buf16_us40_ld343] : 0 <= gp_in0_2_buf16_us40_ld343 <= 1023 and 0 <= gp_in0_2_buf16_us40_ld342 <= 255 }
  // Read schedule : { gp_in0_2_buf16_us40_ld342_merged1874[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 62] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in0_2_buf1642_merged1740[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 57] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_61 = gp_in0_2_buf16_us40.gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_61_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_960.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_61;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_961_select(gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int gp_in0_2_buf16_us40_ld343, int gp_in0_2_buf16_us40_ld342, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_961 read pattern: { gp_in0_2_buf16_us40_ld342_merged1874[root = 0, gp_in0_2_buf16_us40_ld343, gp_in0_2_buf16_us40_ld342] -> gp_in0_2_buf16_us40[1 + 4gp_in0_2_buf16_us40_ld342, gp_in0_2_buf16_us40_ld343] : 0 <= gp_in0_2_buf16_us40_ld343 <= 1023 and 0 <= gp_in0_2_buf16_us40_ld342 <= 255 }
  // Read schedule : { gp_in0_2_buf16_us40_ld342_merged1874[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 62] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in0_2_buf1642_merged1740[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 57] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_62 = gp_in0_2_buf16_us40.gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_62_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_961.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_62;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_962_select(gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int gp_in0_2_buf16_us40_ld343, int gp_in0_2_buf16_us40_ld342, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_962 read pattern: { gp_in0_2_buf16_us40_ld342_merged1874[root = 0, gp_in0_2_buf16_us40_ld343, gp_in0_2_buf16_us40_ld342] -> gp_in0_2_buf16_us40[4gp_in0_2_buf16_us40_ld342, gp_in0_2_buf16_us40_ld343] : 0 <= gp_in0_2_buf16_us40_ld343 <= 1023 and 0 <= gp_in0_2_buf16_us40_ld342 <= 255 }
  // Read schedule : { gp_in0_2_buf16_us40_ld342_merged1874[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 62] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in0_2_buf1642_merged1740[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 57] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_63 = gp_in0_2_buf16_us40.gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_63_to_gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_962.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_63;
  return 0;
}

// # of bundles = 2
// gp_in0_2_buf16_us40_ld342_merged1874_read
//	gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_959
//	gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_960
//	gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_961
//	gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_962
inline hw_uint<128> gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_read_bundle_read(gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int gp_in0_2_buf16_us40_ld343, int gp_in0_2_buf16_us40_ld342, int dynamic_address) {
  // # of ports in bundle: 4
    // gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_959
    // gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_960
    // gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_961
    // gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_962

	hw_uint<128> result;
	hw_uint<32>  gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_959_res = gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_959_select(gp_in0_2_buf16_us40, root, gp_in0_2_buf16_us40_ld343, gp_in0_2_buf16_us40_ld342, dynamic_address);
	set_at<0, 128>(result, gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_959_res);
	hw_uint<32>  gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_960_res = gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_960_select(gp_in0_2_buf16_us40, root, gp_in0_2_buf16_us40_ld343, gp_in0_2_buf16_us40_ld342, dynamic_address);
	set_at<32, 128>(result, gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_960_res);
	hw_uint<32>  gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_961_res = gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_961_select(gp_in0_2_buf16_us40, root, gp_in0_2_buf16_us40_ld343, gp_in0_2_buf16_us40_ld342, dynamic_address);
	set_at<64, 128>(result, gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_961_res);
	hw_uint<32>  gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_962_res = gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_962_select(gp_in0_2_buf16_us40, root, gp_in0_2_buf16_us40_ld343, gp_in0_2_buf16_us40_ld342, dynamic_address);
	set_at<96, 128>(result, gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_962_res);
	return result;
}

// us_gp_in0_2_buf1642_merged1740_write
//	gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_60
//	gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_61
//	gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_62
//	gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_63
inline void gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_write_bundle_write(hw_uint<128>& us_gp_in0_2_buf1642_merged1740_write, gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int root, int us_gp_in0_2_buf1641, int us_gp_in0_2_buf1642, int dynamic_address) {
	hw_uint<32>  gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_60_res = us_gp_in0_2_buf1642_merged1740_write.extract<0, 31>();
	gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_60_write(gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_60_res, gp_in0_2_buf16_us40, root, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642, dynamic_address);
	hw_uint<32>  gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_61_res = us_gp_in0_2_buf1642_merged1740_write.extract<32, 63>();
	gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_61_write(gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_61_res, gp_in0_2_buf16_us40, root, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642, dynamic_address);
	hw_uint<32>  gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_62_res = us_gp_in0_2_buf1642_merged1740_write.extract<64, 95>();
	gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_62_write(gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_62_res, gp_in0_2_buf16_us40, root, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642, dynamic_address);
	hw_uint<32>  gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_63_res = us_gp_in0_2_buf1642_merged1740_write.extract<96, 127>();
	gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_63_write(gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_63_res, gp_in0_2_buf16_us40, root, us_gp_in0_2_buf1641, us_gp_in0_2_buf1642, dynamic_address);
}

struct gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_947_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_520_cache {
	// RAM Box: {[3, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_948_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_522_cache {
	// RAM Box: {[2, 1022], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_949_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_524_cache {
	// RAM Box: {[1, 1021], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_950_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_526_cache {
	// RAM Box: {[0, 1020], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_2_buf16_us40_FIFO_buf509_cache {
  // Reader addrs...
    // { lp_in0_146_merged1787[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_2_buf16_us40_FIFO_buf509[3 + 4lp_in0_146, lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 255 }
    // { lp_in0_146_merged1787[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_2_buf16_us40_FIFO_buf509[2 + 4lp_in0_146, lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 255 }
    // { lp_in0_146_merged1787[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_2_buf16_us40_FIFO_buf509[1 + 4lp_in0_146, lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 255 }
    // { lp_in0_146_merged1787[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_2_buf16_us40_FIFO_buf509[4lp_in0_146, lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 255 }
  // # of banks: 4
  gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_947_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_520_cache gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_947_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_520;
  gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_948_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_522_cache gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_948_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_522;
  gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_949_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_524_cache gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_949_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_524;
  gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_950_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_526_cache gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_950_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_526;
};



inline void gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_947_write(hw_uint<32> & gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_947, gp_in0_2_buf16_us40_FIFO_buf509_cache& gp_in0_2_buf16_us40_FIFO_buf509, int root, int gp_in0_2_buf16_us40_to_gp_7341_ld511, int gp_in0_2_buf16_us40_to_gp_7341_ld510, int dynamic_address) {
  gp_in0_2_buf16_us40_FIFO_buf509.gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_947_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_520.push(gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_947);
}

inline void gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_948_write(hw_uint<32> & gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_948, gp_in0_2_buf16_us40_FIFO_buf509_cache& gp_in0_2_buf16_us40_FIFO_buf509, int root, int gp_in0_2_buf16_us40_to_gp_7341_ld511, int gp_in0_2_buf16_us40_to_gp_7341_ld510, int dynamic_address) {
  gp_in0_2_buf16_us40_FIFO_buf509.gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_948_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_522.push(gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_948);
}

inline void gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_949_write(hw_uint<32> & gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_949, gp_in0_2_buf16_us40_FIFO_buf509_cache& gp_in0_2_buf16_us40_FIFO_buf509, int root, int gp_in0_2_buf16_us40_to_gp_7341_ld511, int gp_in0_2_buf16_us40_to_gp_7341_ld510, int dynamic_address) {
  gp_in0_2_buf16_us40_FIFO_buf509.gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_949_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_524.push(gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_949);
}

inline void gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_950_write(hw_uint<32> & gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_950, gp_in0_2_buf16_us40_FIFO_buf509_cache& gp_in0_2_buf16_us40_FIFO_buf509, int root, int gp_in0_2_buf16_us40_to_gp_7341_ld511, int gp_in0_2_buf16_us40_to_gp_7341_ld510, int dynamic_address) {
  gp_in0_2_buf16_us40_FIFO_buf509.gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_950_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_526.push(gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_950);
}

inline hw_uint<32>  gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_520_select(gp_in0_2_buf16_us40_FIFO_buf509_cache& gp_in0_2_buf16_us40_FIFO_buf509, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_520 read pattern: { lp_in0_146_merged1787[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_2_buf16_us40_FIFO_buf509[3 + 4lp_in0_146, lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 255 }
  // Read schedule : { lp_in0_146_merged1787[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 78] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 72] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_947 = gp_in0_2_buf16_us40_FIFO_buf509.gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_947_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_520.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_947;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_522_select(gp_in0_2_buf16_us40_FIFO_buf509_cache& gp_in0_2_buf16_us40_FIFO_buf509, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_522 read pattern: { lp_in0_146_merged1787[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_2_buf16_us40_FIFO_buf509[2 + 4lp_in0_146, lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 255 }
  // Read schedule : { lp_in0_146_merged1787[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 78] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 72] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_948 = gp_in0_2_buf16_us40_FIFO_buf509.gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_948_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_522.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_948;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_524_select(gp_in0_2_buf16_us40_FIFO_buf509_cache& gp_in0_2_buf16_us40_FIFO_buf509, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_524 read pattern: { lp_in0_146_merged1787[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_2_buf16_us40_FIFO_buf509[1 + 4lp_in0_146, lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 255 }
  // Read schedule : { lp_in0_146_merged1787[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 78] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 72] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_949 = gp_in0_2_buf16_us40_FIFO_buf509.gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_949_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_524.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_949;
  return 0;
}

inline hw_uint<32>  gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_526_select(gp_in0_2_buf16_us40_FIFO_buf509_cache& gp_in0_2_buf16_us40_FIFO_buf509, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_526 read pattern: { lp_in0_146_merged1787[root = 0, lp_in0_145, lp_in0_146] -> gp_in0_2_buf16_us40_FIFO_buf509[4lp_in0_146, lp_in0_145] : 0 <= lp_in0_145 <= 1023 and 0 <= lp_in0_146 <= 255 }
  // Read schedule : { lp_in0_146_merged1787[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 78] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 72] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_950 = gp_in0_2_buf16_us40_FIFO_buf509.gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_950_to_gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_526.peek(/* one reader or all rams */ 0);
  return value_gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_950;
  return 0;
}

// # of bundles = 2
// gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_write
//	gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_947
//	gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_948
//	gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_949
//	gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_950
inline void gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_write_bundle_write(hw_uint<128>& gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_write, gp_in0_2_buf16_us40_FIFO_buf509_cache& gp_in0_2_buf16_us40_FIFO_buf509, int root, int gp_in0_2_buf16_us40_to_gp_7341_ld511, int gp_in0_2_buf16_us40_to_gp_7341_ld510, int dynamic_address) {
	hw_uint<32>  gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_947_res = gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_write.extract<0, 31>();
	gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_947_write(gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_947_res, gp_in0_2_buf16_us40_FIFO_buf509, root, gp_in0_2_buf16_us40_to_gp_7341_ld511, gp_in0_2_buf16_us40_to_gp_7341_ld510, dynamic_address);
	hw_uint<32>  gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_948_res = gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_write.extract<32, 63>();
	gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_948_write(gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_948_res, gp_in0_2_buf16_us40_FIFO_buf509, root, gp_in0_2_buf16_us40_to_gp_7341_ld511, gp_in0_2_buf16_us40_to_gp_7341_ld510, dynamic_address);
	hw_uint<32>  gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_949_res = gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_write.extract<64, 95>();
	gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_949_write(gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_949_res, gp_in0_2_buf16_us40_FIFO_buf509, root, gp_in0_2_buf16_us40_to_gp_7341_ld511, gp_in0_2_buf16_us40_to_gp_7341_ld510, dynamic_address);
	hw_uint<32>  gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_950_res = gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_write.extract<96, 127>();
	gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_950_write(gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_950_res, gp_in0_2_buf16_us40_FIFO_buf509, root, gp_in0_2_buf16_us40_to_gp_7341_ld511, gp_in0_2_buf16_us40_to_gp_7341_ld510, dynamic_address);
}

// lp_in0_146_merged1787_read
//	gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_520
//	gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_522
//	gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_524
//	gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_526
inline hw_uint<128> gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_read_bundle_read(gp_in0_2_buf16_us40_FIFO_buf509_cache& gp_in0_2_buf16_us40_FIFO_buf509, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
  // # of ports in bundle: 4
    // gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_520
    // gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_522
    // gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_524
    // gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_526

	hw_uint<128> result;
	hw_uint<32>  gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_520_res = gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_520_select(gp_in0_2_buf16_us40_FIFO_buf509, root, lp_in0_145, lp_in0_146, dynamic_address);
	set_at<0, 128>(result, gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_520_res);
	hw_uint<32>  gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_522_res = gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_522_select(gp_in0_2_buf16_us40_FIFO_buf509, root, lp_in0_145, lp_in0_146, dynamic_address);
	set_at<32, 128>(result, gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_522_res);
	hw_uint<32>  gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_524_res = gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_524_select(gp_in0_2_buf16_us40_FIFO_buf509, root, lp_in0_145, lp_in0_146, dynamic_address);
	set_at<64, 128>(result, gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_524_res);
	hw_uint<32>  gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_526_res = gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_526_select(gp_in0_2_buf16_us40_FIFO_buf509, root, lp_in0_145, lp_in0_146, dynamic_address);
	set_at<96, 128>(result, gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_526_res);
	return result;
}

struct gp_in0_3_buf24_gp_in0_326_merged312_sm670_01532_937_to_gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_15345348_sm687_01236_598_cache {
	// RAM Box: {[0, 255], [0, 255]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_3_buf24_gp_in0_326_merged312_sm670_01532_937_to_gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_24349352_sm686_01234_596_cache {
	// RAM Box: {[0, 255], [0, 255]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_3_buf24_cache {
  // Reader addrs...
    // { load_to_gp_in0_3_buf24_to_gp_15345348_sm687_01236[root = 0, gp_in0_3_buf24_ld347, gp_in0_3_buf24_ld346] -> gp_in0_3_buf24[gp_in0_3_buf24_ld346, gp_in0_3_buf24_ld347] : 0 <= gp_in0_3_buf24_ld347 <= 255 and 0 <= gp_in0_3_buf24_ld346 <= 255 }
    // { load_to_gp_in0_3_buf24_to_gp_24349352_sm686_01234[root = 0, gp_in0_3_buf24_ld351, gp_in0_3_buf24_ld350] -> gp_in0_3_buf24[gp_in0_3_buf24_ld350, gp_in0_3_buf24_ld351] : 0 <= gp_in0_3_buf24_ld351 <= 255 and 0 <= gp_in0_3_buf24_ld350 <= 255 }
  // # of banks: 2
  gp_in0_3_buf24_gp_in0_326_merged312_sm670_01532_937_to_gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_15345348_sm687_01236_598_cache gp_in0_3_buf24_gp_in0_326_merged312_sm670_01532_937_to_gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_15345348_sm687_01236_598;
  gp_in0_3_buf24_gp_in0_326_merged312_sm670_01532_937_to_gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_24349352_sm686_01234_596_cache gp_in0_3_buf24_gp_in0_326_merged312_sm670_01532_937_to_gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_24349352_sm686_01234_596;
};



inline void gp_in0_3_buf24_gp_in0_326_merged312_sm670_01532_937_write(hw_uint<32> & gp_in0_3_buf24_gp_in0_326_merged312_sm670_01532_937, gp_in0_3_buf24_cache& gp_in0_3_buf24, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
  gp_in0_3_buf24.gp_in0_3_buf24_gp_in0_326_merged312_sm670_01532_937_to_gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_15345348_sm687_01236_598.push(gp_in0_3_buf24_gp_in0_326_merged312_sm670_01532_937);
  gp_in0_3_buf24.gp_in0_3_buf24_gp_in0_326_merged312_sm670_01532_937_to_gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_24349352_sm686_01234_596.push(gp_in0_3_buf24_gp_in0_326_merged312_sm670_01532_937);
}

inline hw_uint<32>  gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_15345348_sm687_01236_598_select(gp_in0_3_buf24_cache& gp_in0_3_buf24, int root, int gp_in0_3_buf24_ld347, int gp_in0_3_buf24_ld346, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_15345348_sm687_01236_598 read pattern: { load_to_gp_in0_3_buf24_to_gp_15345348_sm687_01236[root = 0, gp_in0_3_buf24_ld347, gp_in0_3_buf24_ld346] -> gp_in0_3_buf24[gp_in0_3_buf24_ld346, gp_in0_3_buf24_ld347] : 0 <= gp_in0_3_buf24_ld347 <= 255 and 0 <= gp_in0_3_buf24_ld346 <= 255 }
  // Read schedule : { load_to_gp_in0_3_buf24_to_gp_15345348_sm687_01236[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 54] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_326_merged312_sm670_01532[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 50] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  auto value_gp_in0_3_buf24_gp_in0_326_merged312_sm670_01532_937 = gp_in0_3_buf24.gp_in0_3_buf24_gp_in0_326_merged312_sm670_01532_937_to_gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_15345348_sm687_01236_598.peek(/* one reader or all rams */ 0);
  return value_gp_in0_3_buf24_gp_in0_326_merged312_sm670_01532_937;
  return 0;
}

inline hw_uint<32>  gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_24349352_sm686_01234_596_select(gp_in0_3_buf24_cache& gp_in0_3_buf24, int root, int gp_in0_3_buf24_ld351, int gp_in0_3_buf24_ld350, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_24349352_sm686_01234_596 read pattern: { load_to_gp_in0_3_buf24_to_gp_24349352_sm686_01234[root = 0, gp_in0_3_buf24_ld351, gp_in0_3_buf24_ld350] -> gp_in0_3_buf24[gp_in0_3_buf24_ld350, gp_in0_3_buf24_ld351] : 0 <= gp_in0_3_buf24_ld351 <= 255 and 0 <= gp_in0_3_buf24_ld350 <= 255 }
  // Read schedule : { load_to_gp_in0_3_buf24_to_gp_24349352_sm686_01234[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 51] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_326_merged312_sm670_01532[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 50] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  auto value_gp_in0_3_buf24_gp_in0_326_merged312_sm670_01532_937 = gp_in0_3_buf24.gp_in0_3_buf24_gp_in0_326_merged312_sm670_01532_937_to_gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_24349352_sm686_01234_596.peek(/* one reader or all rams */ 0);
  return value_gp_in0_3_buf24_gp_in0_326_merged312_sm670_01532_937;
  return 0;
}

// # of bundles = 3
// gp_in0_326_merged312_sm670_01532_write
//	gp_in0_3_buf24_gp_in0_326_merged312_sm670_01532_937
inline void gp_in0_3_buf24_gp_in0_326_merged312_sm670_01532_write_bundle_write(hw_uint<32>& gp_in0_326_merged312_sm670_01532_write, gp_in0_3_buf24_cache& gp_in0_3_buf24, int root, int gp_in0_325, int gp_in0_326, int dynamic_address) {
	hw_uint<32>  gp_in0_3_buf24_gp_in0_326_merged312_sm670_01532_937_res = gp_in0_326_merged312_sm670_01532_write.extract<0, 31>();
	gp_in0_3_buf24_gp_in0_326_merged312_sm670_01532_937_write(gp_in0_3_buf24_gp_in0_326_merged312_sm670_01532_937_res, gp_in0_3_buf24, root, gp_in0_325, gp_in0_326, dynamic_address);
}

// load_to_gp_in0_3_buf24_to_gp_15345348_sm687_01236_read
//	gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_15345348_sm687_01236_598
inline hw_uint<32> gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_15345348_sm687_01236_read_bundle_read(gp_in0_3_buf24_cache& gp_in0_3_buf24, int root, int gp_in0_3_buf24_ld347, int gp_in0_3_buf24_ld346, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_15345348_sm687_01236_598

	hw_uint<32> result;
	hw_uint<32>  gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_15345348_sm687_01236_598_res = gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_15345348_sm687_01236_598_select(gp_in0_3_buf24, root, gp_in0_3_buf24_ld347, gp_in0_3_buf24_ld346, dynamic_address);
	set_at<0, 32>(result, gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_15345348_sm687_01236_598_res);
	return result;
}

// load_to_gp_in0_3_buf24_to_gp_24349352_sm686_01234_read
//	gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_24349352_sm686_01234_596
inline hw_uint<32> gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_24349352_sm686_01234_read_bundle_read(gp_in0_3_buf24_cache& gp_in0_3_buf24, int root, int gp_in0_3_buf24_ld351, int gp_in0_3_buf24_ld350, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_24349352_sm686_01234_596

	hw_uint<32> result;
	hw_uint<32>  gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_24349352_sm686_01234_596_res = gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_24349352_sm686_01234_596_select(gp_in0_3_buf24, root, gp_in0_3_buf24_ld351, gp_in0_3_buf24_ld350, dynamic_address);
	set_at<0, 32>(result, gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_24349352_sm686_01234_596_res);
	return result;
}

struct gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm701_0854_601_to_gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_175_cache {
	// RAM Box: {[0, 255], [0, 255]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_3_buf24_FIFO_buf513_cache {
  // Reader addrs...
    // { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510[root = 0, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118] -> gp_in0_3_buf24_FIFO_buf513[pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117] : 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117 <= 255 and 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118 <= 255 }
  // # of banks: 1
  gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm701_0854_601_to_gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_175_cache gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm701_0854_601_to_gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_175;
};



inline void gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm701_0854_601_write(hw_uint<32> & gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm701_0854_601, gp_in0_3_buf24_FIFO_buf513_cache& gp_in0_3_buf24_FIFO_buf513, int root, int gp_in0_3_buf24_to_gp_15345_ld515, int gp_in0_3_buf24_to_gp_15345_ld514, int dynamic_address) {
  gp_in0_3_buf24_FIFO_buf513.gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm701_0854_601_to_gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_175.push(gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm701_0854_601);
}

inline hw_uint<32>  gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_175_select(gp_in0_3_buf24_FIFO_buf513_cache& gp_in0_3_buf24_FIFO_buf513, int root, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_175 read pattern: { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510[root = 0, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118] -> gp_in0_3_buf24_FIFO_buf513[pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117] : 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117 <= 255 and 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118 <= 255 }
  // Read schedule : { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 67] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_gp_in0_3_buf24_FIFO_buf513516_sm701_0854[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 59] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  auto value_gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm701_0854_601 = gp_in0_3_buf24_FIFO_buf513.gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm701_0854_601_to_gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_175.peek(/* one reader or all rams */ 0);
  return value_gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm701_0854_601;
  return 0;
}

// # of bundles = 2
// load_to_gp_in0_3_buf24_FIFO_buf513516_sm701_0854_write
//	gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm701_0854_601
inline void gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm701_0854_write_bundle_write(hw_uint<32>& load_to_gp_in0_3_buf24_FIFO_buf513516_sm701_0854_write, gp_in0_3_buf24_FIFO_buf513_cache& gp_in0_3_buf24_FIFO_buf513, int root, int gp_in0_3_buf24_to_gp_15345_ld515, int gp_in0_3_buf24_to_gp_15345_ld514, int dynamic_address) {
	hw_uint<32>  gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm701_0854_601_res = load_to_gp_in0_3_buf24_FIFO_buf513516_sm701_0854_write.extract<0, 31>();
	gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm701_0854_601_write(gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm701_0854_601_res, gp_in0_3_buf24_FIFO_buf513, root, gp_in0_3_buf24_to_gp_15345_ld515, gp_in0_3_buf24_to_gp_15345_ld514, dynamic_address);
}

// pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_read
//	gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_175
inline hw_uint<32> gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_read_bundle_read(gp_in0_3_buf24_FIFO_buf513_cache& gp_in0_3_buf24_FIFO_buf513, int root, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_175

	hw_uint<32> result;
	hw_uint<32>  gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_175_res = gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_175_select(gp_in0_3_buf24_FIFO_buf513, root, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, dynamic_address);
	set_at<0, 32>(result, gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_175_res);
	return result;
}

struct gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm750_01208_599_to_gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged1942_58_cache {
	// RAM Box: {[0, 255], [0, 255]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm750_01208_599_to_gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged1942_59_cache {
	// RAM Box: {[0, 255], [0, 255]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_3_buf24_FIFO_buf517_cache {
  // Reader addrs...
    // { us_gp_in0_3_buf2434_merged1942[root = 0, us_gp_in0_3_buf2433, us_gp_in0_3_buf2434] -> gp_in0_3_buf24_FIFO_buf517[us_gp_in0_3_buf2434, o1] : 0 <= us_gp_in0_3_buf2433 <= 511 and 0 <= us_gp_in0_3_buf2434 <= 255 and -1 + us_gp_in0_3_buf2433 <= 2o1 <= us_gp_in0_3_buf2433 }
    // { us_gp_in0_3_buf2434_merged1942[root = 0, us_gp_in0_3_buf2433, us_gp_in0_3_buf2434] -> gp_in0_3_buf24_FIFO_buf517[us_gp_in0_3_buf2434, o1] : 0 <= us_gp_in0_3_buf2433 <= 511 and 0 <= us_gp_in0_3_buf2434 <= 255 and -1 + us_gp_in0_3_buf2433 <= 2o1 <= us_gp_in0_3_buf2433 }
  // # of banks: 2
  gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm750_01208_599_to_gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged1942_58_cache gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm750_01208_599_to_gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged1942_58;
  gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm750_01208_599_to_gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged1942_59_cache gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm750_01208_599_to_gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged1942_59;
};



inline void gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm750_01208_599_write(hw_uint<32> & gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm750_01208_599, gp_in0_3_buf24_FIFO_buf517_cache& gp_in0_3_buf24_FIFO_buf517, int root, int gp_in0_3_buf24_to_gp_24349_ld519, int gp_in0_3_buf24_to_gp_24349_ld518, int dynamic_address) {
  gp_in0_3_buf24_FIFO_buf517.gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm750_01208_599_to_gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged1942_58.push(gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm750_01208_599);
  gp_in0_3_buf24_FIFO_buf517.gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm750_01208_599_to_gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged1942_59.push(gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm750_01208_599);
}

inline hw_uint<32>  gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged1942_58_select(gp_in0_3_buf24_FIFO_buf517_cache& gp_in0_3_buf24_FIFO_buf517, int root, int us_gp_in0_3_buf2433, int us_gp_in0_3_buf2434, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged1942_58 read pattern: { us_gp_in0_3_buf2434_merged1942[root = 0, us_gp_in0_3_buf2433, us_gp_in0_3_buf2434] -> gp_in0_3_buf24_FIFO_buf517[us_gp_in0_3_buf2434, o1] : 0 <= us_gp_in0_3_buf2433 <= 511 and 0 <= us_gp_in0_3_buf2434 <= 255 and -1 + us_gp_in0_3_buf2433 <= 2o1 <= us_gp_in0_3_buf2433 }
  // Read schedule : { us_gp_in0_3_buf2434_merged1942[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 70] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_gp_in0_3_buf24_FIFO_buf517520_sm750_01208[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 61] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  auto value_gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm750_01208_599 = gp_in0_3_buf24_FIFO_buf517.gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm750_01208_599_to_gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged1942_58.peek(/* one reader or all rams */ ((-1 - us_gp_in0_3_buf2433) % 2 == 0 && 254 - us_gp_in0_3_buf2434 >= 0) ? ((255 - us_gp_in0_3_buf2434)) : 0);
  return value_gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm750_01208_599;
  return 0;
}

inline hw_uint<32>  gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged1942_59_select(gp_in0_3_buf24_FIFO_buf517_cache& gp_in0_3_buf24_FIFO_buf517, int root, int us_gp_in0_3_buf2433, int us_gp_in0_3_buf2434, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged1942_59 read pattern: { us_gp_in0_3_buf2434_merged1942[root = 0, us_gp_in0_3_buf2433, us_gp_in0_3_buf2434] -> gp_in0_3_buf24_FIFO_buf517[us_gp_in0_3_buf2434, o1] : 0 <= us_gp_in0_3_buf2433 <= 511 and 0 <= us_gp_in0_3_buf2434 <= 255 and -1 + us_gp_in0_3_buf2433 <= 2o1 <= us_gp_in0_3_buf2433 }
  // Read schedule : { us_gp_in0_3_buf2434_merged1942[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 70] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_gp_in0_3_buf24_FIFO_buf517520_sm750_01208[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 61] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  auto value_gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm750_01208_599 = gp_in0_3_buf24_FIFO_buf517.gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm750_01208_599_to_gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged1942_59.peek(/* one reader or all rams */ ((-1 - us_gp_in0_3_buf2433) % 2 == 0 && 254 - us_gp_in0_3_buf2434 >= 0) ? ((255 - us_gp_in0_3_buf2434)) : 0);
  return value_gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm750_01208_599;
  return 0;
}

// # of bundles = 2
// load_to_gp_in0_3_buf24_FIFO_buf517520_sm750_01208_write
//	gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm750_01208_599
inline void gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm750_01208_write_bundle_write(hw_uint<32>& load_to_gp_in0_3_buf24_FIFO_buf517520_sm750_01208_write, gp_in0_3_buf24_FIFO_buf517_cache& gp_in0_3_buf24_FIFO_buf517, int root, int gp_in0_3_buf24_to_gp_24349_ld519, int gp_in0_3_buf24_to_gp_24349_ld518, int dynamic_address) {
	hw_uint<32>  gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm750_01208_599_res = load_to_gp_in0_3_buf24_FIFO_buf517520_sm750_01208_write.extract<0, 31>();
	gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm750_01208_599_write(gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm750_01208_599_res, gp_in0_3_buf24_FIFO_buf517, root, gp_in0_3_buf24_to_gp_24349_ld519, gp_in0_3_buf24_to_gp_24349_ld518, dynamic_address);
}

// us_gp_in0_3_buf2434_merged1942_read
//	gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged1942_58
//	gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged1942_59
inline hw_uint<64> gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged1942_read_bundle_read(gp_in0_3_buf24_FIFO_buf517_cache& gp_in0_3_buf24_FIFO_buf517, int root, int us_gp_in0_3_buf2433, int us_gp_in0_3_buf2434, int dynamic_address) {
  // # of ports in bundle: 2
    // gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged1942_58
    // gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged1942_59

	hw_uint<64> result;
	hw_uint<32>  gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged1942_58_res = gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged1942_58_select(gp_in0_3_buf24_FIFO_buf517, root, us_gp_in0_3_buf2433, us_gp_in0_3_buf2434, dynamic_address);
	set_at<0, 64>(result, gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged1942_58_res);
	hw_uint<32>  gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged1942_59_res = gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged1942_59_select(gp_in0_3_buf24_FIFO_buf517, root, us_gp_in0_3_buf2433, us_gp_in0_3_buf2434, dynamic_address);
	set_at<32, 64>(result, gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged1942_59_res);
	return result;
}

struct gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged1942_56_to_gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged1872_935_cache {
	// RAM Box: {[1, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged1942_57_to_gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged1872_936_cache {
	// RAM Box: {[0, 510], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_3_buf24_us32_cache {
  // Reader addrs...
    // { gp_in0_3_buf24_us32_ld354_merged1872[root = 0, gp_in0_3_buf24_us32_ld355, gp_in0_3_buf24_us32_ld354] -> gp_in0_3_buf24_us32[1 + 2gp_in0_3_buf24_us32_ld354, gp_in0_3_buf24_us32_ld355] : 0 <= gp_in0_3_buf24_us32_ld355 <= 511 and 0 <= gp_in0_3_buf24_us32_ld354 <= 255 }
    // { gp_in0_3_buf24_us32_ld354_merged1872[root = 0, gp_in0_3_buf24_us32_ld355, gp_in0_3_buf24_us32_ld354] -> gp_in0_3_buf24_us32[2gp_in0_3_buf24_us32_ld354, gp_in0_3_buf24_us32_ld355] : 0 <= gp_in0_3_buf24_us32_ld355 <= 511 and 0 <= gp_in0_3_buf24_us32_ld354 <= 255 }
  // # of banks: 2
  gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged1942_56_to_gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged1872_935_cache gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged1942_56_to_gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged1872_935;
  gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged1942_57_to_gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged1872_936_cache gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged1942_57_to_gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged1872_936;
};



inline void gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged1942_56_write(hw_uint<32> & gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged1942_56, gp_in0_3_buf24_us32_cache& gp_in0_3_buf24_us32, int root, int us_gp_in0_3_buf2433, int us_gp_in0_3_buf2434, int dynamic_address) {
  gp_in0_3_buf24_us32.gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged1942_56_to_gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged1872_935.push(gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged1942_56);
}

inline void gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged1942_57_write(hw_uint<32> & gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged1942_57, gp_in0_3_buf24_us32_cache& gp_in0_3_buf24_us32, int root, int us_gp_in0_3_buf2433, int us_gp_in0_3_buf2434, int dynamic_address) {
  gp_in0_3_buf24_us32.gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged1942_57_to_gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged1872_936.push(gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged1942_57);
}

inline hw_uint<32>  gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged1872_935_select(gp_in0_3_buf24_us32_cache& gp_in0_3_buf24_us32, int root, int gp_in0_3_buf24_us32_ld355, int gp_in0_3_buf24_us32_ld354, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged1872_935 read pattern: { gp_in0_3_buf24_us32_ld354_merged1872[root = 0, gp_in0_3_buf24_us32_ld355, gp_in0_3_buf24_us32_ld354] -> gp_in0_3_buf24_us32[1 + 2gp_in0_3_buf24_us32_ld354, gp_in0_3_buf24_us32_ld355] : 0 <= gp_in0_3_buf24_us32_ld355 <= 511 and 0 <= gp_in0_3_buf24_us32_ld354 <= 255 }
  // Read schedule : { gp_in0_3_buf24_us32_ld354_merged1872[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 71] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in0_3_buf2434_merged1942[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 70] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged1942_56 = gp_in0_3_buf24_us32.gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged1942_56_to_gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged1872_935.peek(/* one reader or all rams */ 0);
  return value_gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged1942_56;
  return 0;
}

inline hw_uint<32>  gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged1872_936_select(gp_in0_3_buf24_us32_cache& gp_in0_3_buf24_us32, int root, int gp_in0_3_buf24_us32_ld355, int gp_in0_3_buf24_us32_ld354, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged1872_936 read pattern: { gp_in0_3_buf24_us32_ld354_merged1872[root = 0, gp_in0_3_buf24_us32_ld355, gp_in0_3_buf24_us32_ld354] -> gp_in0_3_buf24_us32[2gp_in0_3_buf24_us32_ld354, gp_in0_3_buf24_us32_ld355] : 0 <= gp_in0_3_buf24_us32_ld355 <= 511 and 0 <= gp_in0_3_buf24_us32_ld354 <= 255 }
  // Read schedule : { gp_in0_3_buf24_us32_ld354_merged1872[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 71] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in0_3_buf2434_merged1942[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 70] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged1942_57 = gp_in0_3_buf24_us32.gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged1942_57_to_gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged1872_936.peek(/* one reader or all rams */ 0);
  return value_gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged1942_57;
  return 0;
}

// # of bundles = 2
// gp_in0_3_buf24_us32_ld354_merged1872_read
//	gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged1872_935
//	gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged1872_936
inline hw_uint<64> gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged1872_read_bundle_read(gp_in0_3_buf24_us32_cache& gp_in0_3_buf24_us32, int root, int gp_in0_3_buf24_us32_ld355, int gp_in0_3_buf24_us32_ld354, int dynamic_address) {
  // # of ports in bundle: 2
    // gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged1872_935
    // gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged1872_936

	hw_uint<64> result;
	hw_uint<32>  gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged1872_935_res = gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged1872_935_select(gp_in0_3_buf24_us32, root, gp_in0_3_buf24_us32_ld355, gp_in0_3_buf24_us32_ld354, dynamic_address);
	set_at<0, 64>(result, gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged1872_935_res);
	hw_uint<32>  gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged1872_936_res = gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged1872_936_select(gp_in0_3_buf24_us32, root, gp_in0_3_buf24_us32_ld355, gp_in0_3_buf24_us32_ld354, dynamic_address);
	set_at<32, 64>(result, gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged1872_936_res);
	return result;
}

// us_gp_in0_3_buf2434_merged1942_write
//	gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged1942_56
//	gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged1942_57
inline void gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged1942_write_bundle_write(hw_uint<64>& us_gp_in0_3_buf2434_merged1942_write, gp_in0_3_buf24_us32_cache& gp_in0_3_buf24_us32, int root, int us_gp_in0_3_buf2433, int us_gp_in0_3_buf2434, int dynamic_address) {
	hw_uint<32>  gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged1942_56_res = us_gp_in0_3_buf2434_merged1942_write.extract<0, 31>();
	gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged1942_56_write(gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged1942_56_res, gp_in0_3_buf24_us32, root, us_gp_in0_3_buf2433, us_gp_in0_3_buf2434, dynamic_address);
	hw_uint<32>  gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged1942_57_res = us_gp_in0_3_buf2434_merged1942_write.extract<32, 63>();
	gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged1942_57_write(gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged1942_57_res, gp_in0_3_buf24_us32, root, us_gp_in0_3_buf2433, us_gp_in0_3_buf2434, dynamic_address);
}

struct gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged1884_929_to_gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged1746_496_cache {
	// RAM Box: {[1, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged1884_930_to_gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged1746_498_cache {
	// RAM Box: {[0, 510], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in0_3_buf24_us32_FIFO_buf521_cache {
  // Reader addrs...
    // { lp_in0_238_merged1746[root = 0, lp_in0_237, lp_in0_238] -> gp_in0_3_buf24_us32_FIFO_buf521[1 + 2lp_in0_238, lp_in0_237] : 0 <= lp_in0_237 <= 511 and 0 <= lp_in0_238 <= 255 }
    // { lp_in0_238_merged1746[root = 0, lp_in0_237, lp_in0_238] -> gp_in0_3_buf24_us32_FIFO_buf521[2lp_in0_238, lp_in0_237] : 0 <= lp_in0_237 <= 511 and 0 <= lp_in0_238 <= 255 }
  // # of banks: 2
  gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged1884_929_to_gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged1746_496_cache gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged1884_929_to_gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged1746_496;
  gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged1884_930_to_gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged1746_498_cache gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged1884_930_to_gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged1746_498;
};



inline void gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged1884_929_write(hw_uint<32> & gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged1884_929, gp_in0_3_buf24_us32_FIFO_buf521_cache& gp_in0_3_buf24_us32_FIFO_buf521, int root, int gp_in0_3_buf24_us32_to_gp_8353_ld523, int gp_in0_3_buf24_us32_to_gp_8353_ld522, int dynamic_address) {
  gp_in0_3_buf24_us32_FIFO_buf521.gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged1884_929_to_gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged1746_496.push(gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged1884_929);
}

inline void gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged1884_930_write(hw_uint<32> & gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged1884_930, gp_in0_3_buf24_us32_FIFO_buf521_cache& gp_in0_3_buf24_us32_FIFO_buf521, int root, int gp_in0_3_buf24_us32_to_gp_8353_ld523, int gp_in0_3_buf24_us32_to_gp_8353_ld522, int dynamic_address) {
  gp_in0_3_buf24_us32_FIFO_buf521.gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged1884_930_to_gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged1746_498.push(gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged1884_930);
}

inline hw_uint<32>  gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged1746_496_select(gp_in0_3_buf24_us32_FIFO_buf521_cache& gp_in0_3_buf24_us32_FIFO_buf521, int root, int lp_in0_237, int lp_in0_238, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged1746_496 read pattern: { lp_in0_238_merged1746[root = 0, lp_in0_237, lp_in0_238] -> gp_in0_3_buf24_us32_FIFO_buf521[1 + 2lp_in0_238, lp_in0_237] : 0 <= lp_in0_237 <= 511 and 0 <= lp_in0_238 <= 255 }
  // Read schedule : { lp_in0_238_merged1746[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 80] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_3_buf24_us32_to_gp_8353_ld522_merged1884[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 76] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged1884_929 = gp_in0_3_buf24_us32_FIFO_buf521.gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged1884_929_to_gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged1746_496.peek(/* one reader or all rams */ 0);
  return value_gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged1884_929;
  return 0;
}

inline hw_uint<32>  gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged1746_498_select(gp_in0_3_buf24_us32_FIFO_buf521_cache& gp_in0_3_buf24_us32_FIFO_buf521, int root, int lp_in0_237, int lp_in0_238, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged1746_498 read pattern: { lp_in0_238_merged1746[root = 0, lp_in0_237, lp_in0_238] -> gp_in0_3_buf24_us32_FIFO_buf521[2lp_in0_238, lp_in0_237] : 0 <= lp_in0_237 <= 511 and 0 <= lp_in0_238 <= 255 }
  // Read schedule : { lp_in0_238_merged1746[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 80] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in0_3_buf24_us32_to_gp_8353_ld522_merged1884[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 76] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged1884_930 = gp_in0_3_buf24_us32_FIFO_buf521.gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged1884_930_to_gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged1746_498.peek(/* one reader or all rams */ 0);
  return value_gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged1884_930;
  return 0;
}

// # of bundles = 2
// gp_in0_3_buf24_us32_to_gp_8353_ld522_merged1884_write
//	gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged1884_929
//	gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged1884_930
inline void gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged1884_write_bundle_write(hw_uint<64>& gp_in0_3_buf24_us32_to_gp_8353_ld522_merged1884_write, gp_in0_3_buf24_us32_FIFO_buf521_cache& gp_in0_3_buf24_us32_FIFO_buf521, int root, int gp_in0_3_buf24_us32_to_gp_8353_ld523, int gp_in0_3_buf24_us32_to_gp_8353_ld522, int dynamic_address) {
	hw_uint<32>  gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged1884_929_res = gp_in0_3_buf24_us32_to_gp_8353_ld522_merged1884_write.extract<0, 31>();
	gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged1884_929_write(gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged1884_929_res, gp_in0_3_buf24_us32_FIFO_buf521, root, gp_in0_3_buf24_us32_to_gp_8353_ld523, gp_in0_3_buf24_us32_to_gp_8353_ld522, dynamic_address);
	hw_uint<32>  gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged1884_930_res = gp_in0_3_buf24_us32_to_gp_8353_ld522_merged1884_write.extract<32, 63>();
	gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged1884_930_write(gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged1884_930_res, gp_in0_3_buf24_us32_FIFO_buf521, root, gp_in0_3_buf24_us32_to_gp_8353_ld523, gp_in0_3_buf24_us32_to_gp_8353_ld522, dynamic_address);
}

// lp_in0_238_merged1746_read
//	gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged1746_496
//	gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged1746_498
inline hw_uint<64> gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged1746_read_bundle_read(gp_in0_3_buf24_us32_FIFO_buf521_cache& gp_in0_3_buf24_us32_FIFO_buf521, int root, int lp_in0_237, int lp_in0_238, int dynamic_address) {
  // # of ports in bundle: 2
    // gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged1746_496
    // gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged1746_498

	hw_uint<64> result;
	hw_uint<32>  gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged1746_496_res = gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged1746_496_select(gp_in0_3_buf24_us32_FIFO_buf521, root, lp_in0_237, lp_in0_238, dynamic_address);
	set_at<0, 64>(result, gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged1746_496_res);
	hw_uint<32>  gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged1746_498_res = gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged1746_498_select(gp_in0_3_buf24_us32_FIFO_buf521, root, lp_in0_237, lp_in0_238, dynamic_address);
	set_at<32, 64>(result, gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged1746_498_res);
	return result;
}

struct gp_in1_1_buf56_gp_in1_158_merged1738_890_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_885_cache {
	// RAM Box: {[6, 1026], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged1738_891_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_886_cache {
	// RAM Box: {[5, 1025], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged1738_892_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_887_cache {
	// RAM Box: {[4, 1024], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged1738_889_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_888_cache {
	// RAM Box: {[3, 1023], [3, 1026]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged1738_890_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_877_cache {
	// RAM Box: {[6, 1026], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged1738_891_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_878_cache {
	// RAM Box: {[5, 1025], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged1738_892_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_879_cache {
	// RAM Box: {[4, 1024], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged1738_889_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_880_cache {
	// RAM Box: {[3, 1023], [3, 1026]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged1738_889_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_869_cache {
	// RAM Box: {[3, 1047], [0, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged1738_890_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_870_cache {
	// RAM Box: {[2, 1046], [0, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged1738_891_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_871_cache {
	// RAM Box: {[1, 1045], [0, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_gp_in1_158_merged1738_892_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_872_cache {
	// RAM Box: {[0, 1044], [0, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_cache {
  // Reader addrs...
    // { gp_in1_1_buf56_ld358_merged1808[root = 0, gp_in1_1_buf56_ld359, gp_in1_1_buf56_ld358] -> gp_in1_1_buf56[6 + 4gp_in1_1_buf56_ld358, 3 + gp_in1_1_buf56_ld359] : 0 <= gp_in1_1_buf56_ld359 <= 1023 and 0 <= gp_in1_1_buf56_ld358 <= 255 }
    // { gp_in1_1_buf56_ld358_merged1808[root = 0, gp_in1_1_buf56_ld359, gp_in1_1_buf56_ld358] -> gp_in1_1_buf56[5 + 4gp_in1_1_buf56_ld358, 3 + gp_in1_1_buf56_ld359] : 0 <= gp_in1_1_buf56_ld359 <= 1023 and 0 <= gp_in1_1_buf56_ld358 <= 255 }
    // { gp_in1_1_buf56_ld358_merged1808[root = 0, gp_in1_1_buf56_ld359, gp_in1_1_buf56_ld358] -> gp_in1_1_buf56[4 + 4gp_in1_1_buf56_ld358, 3 + gp_in1_1_buf56_ld359] : 0 <= gp_in1_1_buf56_ld359 <= 1023 and 0 <= gp_in1_1_buf56_ld358 <= 255 }
    // { gp_in1_1_buf56_ld358_merged1808[root = 0, gp_in1_1_buf56_ld359, gp_in1_1_buf56_ld358] -> gp_in1_1_buf56[3 + 4gp_in1_1_buf56_ld358, 3 + gp_in1_1_buf56_ld359] : 0 <= gp_in1_1_buf56_ld359 <= 1023 and 0 <= gp_in1_1_buf56_ld358 <= 255 }
    // { gp_in1_1_buf56_ld362_merged1816[root = 0, gp_in1_1_buf56_ld363, gp_in1_1_buf56_ld362] -> gp_in1_1_buf56[6 + 4gp_in1_1_buf56_ld362, 3 + gp_in1_1_buf56_ld363] : 0 <= gp_in1_1_buf56_ld363 <= 1023 and 0 <= gp_in1_1_buf56_ld362 <= 255 }
    // { gp_in1_1_buf56_ld362_merged1816[root = 0, gp_in1_1_buf56_ld363, gp_in1_1_buf56_ld362] -> gp_in1_1_buf56[5 + 4gp_in1_1_buf56_ld362, 3 + gp_in1_1_buf56_ld363] : 0 <= gp_in1_1_buf56_ld363 <= 1023 and 0 <= gp_in1_1_buf56_ld362 <= 255 }
    // { gp_in1_1_buf56_ld362_merged1816[root = 0, gp_in1_1_buf56_ld363, gp_in1_1_buf56_ld362] -> gp_in1_1_buf56[4 + 4gp_in1_1_buf56_ld362, 3 + gp_in1_1_buf56_ld363] : 0 <= gp_in1_1_buf56_ld363 <= 1023 and 0 <= gp_in1_1_buf56_ld362 <= 255 }
    // { gp_in1_1_buf56_ld362_merged1816[root = 0, gp_in1_1_buf56_ld363, gp_in1_1_buf56_ld362] -> gp_in1_1_buf56[3 + 4gp_in1_1_buf56_ld362, 3 + gp_in1_1_buf56_ld363] : 0 <= gp_in1_1_buf56_ld363 <= 1023 and 0 <= gp_in1_1_buf56_ld362 <= 255 }
    // { gp_in1_1_buf56_ld366_merged1814[root = 0, gp_in1_1_buf56_ld367, gp_in1_1_buf56_ld366] -> gp_in1_1_buf56[3 + 4gp_in1_1_buf56_ld366, gp_in1_1_buf56_ld367] : 0 <= gp_in1_1_buf56_ld367 <= 1026 and 0 <= gp_in1_1_buf56_ld366 <= 261 }
    // { gp_in1_1_buf56_ld366_merged1814[root = 0, gp_in1_1_buf56_ld367, gp_in1_1_buf56_ld366] -> gp_in1_1_buf56[2 + 4gp_in1_1_buf56_ld366, gp_in1_1_buf56_ld367] : 0 <= gp_in1_1_buf56_ld367 <= 1026 and 0 <= gp_in1_1_buf56_ld366 <= 261 }
    // { gp_in1_1_buf56_ld366_merged1814[root = 0, gp_in1_1_buf56_ld367, gp_in1_1_buf56_ld366] -> gp_in1_1_buf56[1 + 4gp_in1_1_buf56_ld366, gp_in1_1_buf56_ld367] : 0 <= gp_in1_1_buf56_ld367 <= 1026 and 0 <= gp_in1_1_buf56_ld366 <= 261 }
    // { gp_in1_1_buf56_ld366_merged1814[root = 0, gp_in1_1_buf56_ld367, gp_in1_1_buf56_ld366] -> gp_in1_1_buf56[4gp_in1_1_buf56_ld366, gp_in1_1_buf56_ld367] : 0 <= gp_in1_1_buf56_ld367 <= 1026 and 0 <= gp_in1_1_buf56_ld366 <= 261 }
  // # of banks: 12
  gp_in1_1_buf56_gp_in1_158_merged1738_890_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_885_cache gp_in1_1_buf56_gp_in1_158_merged1738_890_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_885;
  gp_in1_1_buf56_gp_in1_158_merged1738_891_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_886_cache gp_in1_1_buf56_gp_in1_158_merged1738_891_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_886;
  gp_in1_1_buf56_gp_in1_158_merged1738_892_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_887_cache gp_in1_1_buf56_gp_in1_158_merged1738_892_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_887;
  gp_in1_1_buf56_gp_in1_158_merged1738_889_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_888_cache gp_in1_1_buf56_gp_in1_158_merged1738_889_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_888;
  gp_in1_1_buf56_gp_in1_158_merged1738_890_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_877_cache gp_in1_1_buf56_gp_in1_158_merged1738_890_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_877;
  gp_in1_1_buf56_gp_in1_158_merged1738_891_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_878_cache gp_in1_1_buf56_gp_in1_158_merged1738_891_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_878;
  gp_in1_1_buf56_gp_in1_158_merged1738_892_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_879_cache gp_in1_1_buf56_gp_in1_158_merged1738_892_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_879;
  gp_in1_1_buf56_gp_in1_158_merged1738_889_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_880_cache gp_in1_1_buf56_gp_in1_158_merged1738_889_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_880;
  gp_in1_1_buf56_gp_in1_158_merged1738_889_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_869_cache gp_in1_1_buf56_gp_in1_158_merged1738_889_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_869;
  gp_in1_1_buf56_gp_in1_158_merged1738_890_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_870_cache gp_in1_1_buf56_gp_in1_158_merged1738_890_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_870;
  gp_in1_1_buf56_gp_in1_158_merged1738_891_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_871_cache gp_in1_1_buf56_gp_in1_158_merged1738_891_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_871;
  gp_in1_1_buf56_gp_in1_158_merged1738_892_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_872_cache gp_in1_1_buf56_gp_in1_158_merged1738_892_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_872;
};



inline void gp_in1_1_buf56_gp_in1_158_merged1738_889_write(hw_uint<32> & gp_in1_1_buf56_gp_in1_158_merged1738_889, gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged1738_889_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_888.push(gp_in1_1_buf56_gp_in1_158_merged1738_889);
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged1738_889_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_880.push(gp_in1_1_buf56_gp_in1_158_merged1738_889);
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged1738_889_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_869.push(gp_in1_1_buf56_gp_in1_158_merged1738_889);
}

inline void gp_in1_1_buf56_gp_in1_158_merged1738_890_write(hw_uint<32> & gp_in1_1_buf56_gp_in1_158_merged1738_890, gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged1738_890_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_885.push(gp_in1_1_buf56_gp_in1_158_merged1738_890);
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged1738_890_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_877.push(gp_in1_1_buf56_gp_in1_158_merged1738_890);
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged1738_890_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_870.push(gp_in1_1_buf56_gp_in1_158_merged1738_890);
}

inline void gp_in1_1_buf56_gp_in1_158_merged1738_891_write(hw_uint<32> & gp_in1_1_buf56_gp_in1_158_merged1738_891, gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged1738_891_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_886.push(gp_in1_1_buf56_gp_in1_158_merged1738_891);
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged1738_891_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_878.push(gp_in1_1_buf56_gp_in1_158_merged1738_891);
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged1738_891_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_871.push(gp_in1_1_buf56_gp_in1_158_merged1738_891);
}

inline void gp_in1_1_buf56_gp_in1_158_merged1738_892_write(hw_uint<32> & gp_in1_1_buf56_gp_in1_158_merged1738_892, gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged1738_892_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_887.push(gp_in1_1_buf56_gp_in1_158_merged1738_892);
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged1738_892_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_879.push(gp_in1_1_buf56_gp_in1_158_merged1738_892);
  gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged1738_892_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_872.push(gp_in1_1_buf56_gp_in1_158_merged1738_892);
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_885_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld359, int gp_in1_1_buf56_ld358, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_885 read pattern: { gp_in1_1_buf56_ld358_merged1808[root = 0, gp_in1_1_buf56_ld359, gp_in1_1_buf56_ld358] -> gp_in1_1_buf56[6 + 4gp_in1_1_buf56_ld358, 3 + gp_in1_1_buf56_ld359] : 0 <= gp_in1_1_buf56_ld359 <= 1023 and 0 <= gp_in1_1_buf56_ld358 <= 255 }
  // Read schedule : { gp_in1_1_buf56_ld358_merged1808[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 11] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged1738_890 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged1738_890_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_885.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_gp_in1_158_merged1738_890;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_886_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld359, int gp_in1_1_buf56_ld358, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_886 read pattern: { gp_in1_1_buf56_ld358_merged1808[root = 0, gp_in1_1_buf56_ld359, gp_in1_1_buf56_ld358] -> gp_in1_1_buf56[5 + 4gp_in1_1_buf56_ld358, 3 + gp_in1_1_buf56_ld359] : 0 <= gp_in1_1_buf56_ld359 <= 1023 and 0 <= gp_in1_1_buf56_ld358 <= 255 }
  // Read schedule : { gp_in1_1_buf56_ld358_merged1808[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 11] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged1738_891 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged1738_891_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_886.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_gp_in1_158_merged1738_891;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_887_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld359, int gp_in1_1_buf56_ld358, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_887 read pattern: { gp_in1_1_buf56_ld358_merged1808[root = 0, gp_in1_1_buf56_ld359, gp_in1_1_buf56_ld358] -> gp_in1_1_buf56[4 + 4gp_in1_1_buf56_ld358, 3 + gp_in1_1_buf56_ld359] : 0 <= gp_in1_1_buf56_ld359 <= 1023 and 0 <= gp_in1_1_buf56_ld358 <= 255 }
  // Read schedule : { gp_in1_1_buf56_ld358_merged1808[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 11] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged1738_892 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged1738_892_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_887.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_gp_in1_158_merged1738_892;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_888_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld359, int gp_in1_1_buf56_ld358, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_888 read pattern: { gp_in1_1_buf56_ld358_merged1808[root = 0, gp_in1_1_buf56_ld359, gp_in1_1_buf56_ld358] -> gp_in1_1_buf56[3 + 4gp_in1_1_buf56_ld358, 3 + gp_in1_1_buf56_ld359] : 0 <= gp_in1_1_buf56_ld359 <= 1023 and 0 <= gp_in1_1_buf56_ld358 <= 255 }
  // Read schedule : { gp_in1_1_buf56_ld358_merged1808[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 11] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged1738_889 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged1738_889_to_gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_888.peek(/* one reader or all rams */ 1);
  return value_gp_in1_1_buf56_gp_in1_158_merged1738_889;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_877_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld363, int gp_in1_1_buf56_ld362, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_877 read pattern: { gp_in1_1_buf56_ld362_merged1816[root = 0, gp_in1_1_buf56_ld363, gp_in1_1_buf56_ld362] -> gp_in1_1_buf56[6 + 4gp_in1_1_buf56_ld362, 3 + gp_in1_1_buf56_ld363] : 0 <= gp_in1_1_buf56_ld363 <= 1023 and 0 <= gp_in1_1_buf56_ld362 <= 255 }
  // Read schedule : { gp_in1_1_buf56_ld362_merged1816[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 13] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged1738_890 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged1738_890_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_877.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_gp_in1_158_merged1738_890;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_878_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld363, int gp_in1_1_buf56_ld362, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_878 read pattern: { gp_in1_1_buf56_ld362_merged1816[root = 0, gp_in1_1_buf56_ld363, gp_in1_1_buf56_ld362] -> gp_in1_1_buf56[5 + 4gp_in1_1_buf56_ld362, 3 + gp_in1_1_buf56_ld363] : 0 <= gp_in1_1_buf56_ld363 <= 1023 and 0 <= gp_in1_1_buf56_ld362 <= 255 }
  // Read schedule : { gp_in1_1_buf56_ld362_merged1816[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 13] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged1738_891 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged1738_891_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_878.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_gp_in1_158_merged1738_891;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_879_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld363, int gp_in1_1_buf56_ld362, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_879 read pattern: { gp_in1_1_buf56_ld362_merged1816[root = 0, gp_in1_1_buf56_ld363, gp_in1_1_buf56_ld362] -> gp_in1_1_buf56[4 + 4gp_in1_1_buf56_ld362, 3 + gp_in1_1_buf56_ld363] : 0 <= gp_in1_1_buf56_ld363 <= 1023 and 0 <= gp_in1_1_buf56_ld362 <= 255 }
  // Read schedule : { gp_in1_1_buf56_ld362_merged1816[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 13] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged1738_892 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged1738_892_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_879.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_gp_in1_158_merged1738_892;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_880_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld363, int gp_in1_1_buf56_ld362, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_880 read pattern: { gp_in1_1_buf56_ld362_merged1816[root = 0, gp_in1_1_buf56_ld363, gp_in1_1_buf56_ld362] -> gp_in1_1_buf56[3 + 4gp_in1_1_buf56_ld362, 3 + gp_in1_1_buf56_ld363] : 0 <= gp_in1_1_buf56_ld363 <= 1023 and 0 <= gp_in1_1_buf56_ld362 <= 255 }
  // Read schedule : { gp_in1_1_buf56_ld362_merged1816[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 13] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged1738_889 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged1738_889_to_gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_880.peek(/* one reader or all rams */ 1);
  return value_gp_in1_1_buf56_gp_in1_158_merged1738_889;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_869_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld367, int gp_in1_1_buf56_ld366, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_869 read pattern: { gp_in1_1_buf56_ld366_merged1814[root = 0, gp_in1_1_buf56_ld367, gp_in1_1_buf56_ld366] -> gp_in1_1_buf56[3 + 4gp_in1_1_buf56_ld366, gp_in1_1_buf56_ld367] : 0 <= gp_in1_1_buf56_ld367 <= 1026 and 0 <= gp_in1_1_buf56_ld366 <= 261 }
  // Read schedule : { gp_in1_1_buf56_ld366_merged1814[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 12] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged1738_889 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged1738_889_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_869.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_gp_in1_158_merged1738_889;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_870_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld367, int gp_in1_1_buf56_ld366, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_870 read pattern: { gp_in1_1_buf56_ld366_merged1814[root = 0, gp_in1_1_buf56_ld367, gp_in1_1_buf56_ld366] -> gp_in1_1_buf56[2 + 4gp_in1_1_buf56_ld366, gp_in1_1_buf56_ld367] : 0 <= gp_in1_1_buf56_ld367 <= 1026 and 0 <= gp_in1_1_buf56_ld366 <= 261 }
  // Read schedule : { gp_in1_1_buf56_ld366_merged1814[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 12] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged1738_890 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged1738_890_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_870.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_gp_in1_158_merged1738_890;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_871_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld367, int gp_in1_1_buf56_ld366, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_871 read pattern: { gp_in1_1_buf56_ld366_merged1814[root = 0, gp_in1_1_buf56_ld367, gp_in1_1_buf56_ld366] -> gp_in1_1_buf56[1 + 4gp_in1_1_buf56_ld366, gp_in1_1_buf56_ld367] : 0 <= gp_in1_1_buf56_ld367 <= 1026 and 0 <= gp_in1_1_buf56_ld366 <= 261 }
  // Read schedule : { gp_in1_1_buf56_ld366_merged1814[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 12] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged1738_891 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged1738_891_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_871.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_gp_in1_158_merged1738_891;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_872_select(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld367, int gp_in1_1_buf56_ld366, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_872 read pattern: { gp_in1_1_buf56_ld366_merged1814[root = 0, gp_in1_1_buf56_ld367, gp_in1_1_buf56_ld366] -> gp_in1_1_buf56[4gp_in1_1_buf56_ld366, gp_in1_1_buf56_ld367] : 0 <= gp_in1_1_buf56_ld367 <= 1026 and 0 <= gp_in1_1_buf56_ld366 <= 261 }
  // Read schedule : { gp_in1_1_buf56_ld366_merged1814[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 12] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_gp_in1_158_merged1738_892 = gp_in1_1_buf56.gp_in1_1_buf56_gp_in1_158_merged1738_892_to_gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_872.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_gp_in1_158_merged1738_892;
  return 0;
}

// # of bundles = 4
// gp_in1_158_merged1738_write
//	gp_in1_1_buf56_gp_in1_158_merged1738_889
//	gp_in1_1_buf56_gp_in1_158_merged1738_890
//	gp_in1_1_buf56_gp_in1_158_merged1738_891
//	gp_in1_1_buf56_gp_in1_158_merged1738_892
inline void gp_in1_1_buf56_gp_in1_158_merged1738_write_bundle_write(hw_uint<128>& gp_in1_158_merged1738_write, gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
	hw_uint<32>  gp_in1_1_buf56_gp_in1_158_merged1738_889_res = gp_in1_158_merged1738_write.extract<0, 31>();
	gp_in1_1_buf56_gp_in1_158_merged1738_889_write(gp_in1_1_buf56_gp_in1_158_merged1738_889_res, gp_in1_1_buf56, root, gp_in1_157, gp_in1_158, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_158_merged1738_890_res = gp_in1_158_merged1738_write.extract<32, 63>();
	gp_in1_1_buf56_gp_in1_158_merged1738_890_write(gp_in1_1_buf56_gp_in1_158_merged1738_890_res, gp_in1_1_buf56, root, gp_in1_157, gp_in1_158, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_158_merged1738_891_res = gp_in1_158_merged1738_write.extract<64, 95>();
	gp_in1_1_buf56_gp_in1_158_merged1738_891_write(gp_in1_1_buf56_gp_in1_158_merged1738_891_res, gp_in1_1_buf56, root, gp_in1_157, gp_in1_158, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_158_merged1738_892_res = gp_in1_158_merged1738_write.extract<96, 127>();
	gp_in1_1_buf56_gp_in1_158_merged1738_892_write(gp_in1_1_buf56_gp_in1_158_merged1738_892_res, gp_in1_1_buf56, root, gp_in1_157, gp_in1_158, dynamic_address);
}

// gp_in1_1_buf56_ld358_merged1808_read
//	gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_885
//	gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_886
//	gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_887
//	gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_888
inline hw_uint<128> gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_read_bundle_read(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld359, int gp_in1_1_buf56_ld358, int dynamic_address) {
  // # of ports in bundle: 4
    // gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_885
    // gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_886
    // gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_887
    // gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_888

	hw_uint<128> result;
	hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_885_res = gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_885_select(gp_in1_1_buf56, root, gp_in1_1_buf56_ld359, gp_in1_1_buf56_ld358, dynamic_address);
	set_at<0, 128>(result, gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_885_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_886_res = gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_886_select(gp_in1_1_buf56, root, gp_in1_1_buf56_ld359, gp_in1_1_buf56_ld358, dynamic_address);
	set_at<32, 128>(result, gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_886_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_887_res = gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_887_select(gp_in1_1_buf56, root, gp_in1_1_buf56_ld359, gp_in1_1_buf56_ld358, dynamic_address);
	set_at<64, 128>(result, gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_887_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_888_res = gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_888_select(gp_in1_1_buf56, root, gp_in1_1_buf56_ld359, gp_in1_1_buf56_ld358, dynamic_address);
	set_at<96, 128>(result, gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_888_res);
	return result;
}

// gp_in1_1_buf56_ld362_merged1816_read
//	gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_877
//	gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_878
//	gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_879
//	gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_880
inline hw_uint<128> gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_read_bundle_read(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld363, int gp_in1_1_buf56_ld362, int dynamic_address) {
  // # of ports in bundle: 4
    // gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_877
    // gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_878
    // gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_879
    // gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_880

	hw_uint<128> result;
	hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_877_res = gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_877_select(gp_in1_1_buf56, root, gp_in1_1_buf56_ld363, gp_in1_1_buf56_ld362, dynamic_address);
	set_at<0, 128>(result, gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_877_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_878_res = gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_878_select(gp_in1_1_buf56, root, gp_in1_1_buf56_ld363, gp_in1_1_buf56_ld362, dynamic_address);
	set_at<32, 128>(result, gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_878_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_879_res = gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_879_select(gp_in1_1_buf56, root, gp_in1_1_buf56_ld363, gp_in1_1_buf56_ld362, dynamic_address);
	set_at<64, 128>(result, gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_879_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_880_res = gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_880_select(gp_in1_1_buf56, root, gp_in1_1_buf56_ld363, gp_in1_1_buf56_ld362, dynamic_address);
	set_at<96, 128>(result, gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_880_res);
	return result;
}

// gp_in1_1_buf56_ld366_merged1814_read
//	gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_869
//	gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_870
//	gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_871
//	gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_872
inline hw_uint<128> gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_read_bundle_read(gp_in1_1_buf56_cache& gp_in1_1_buf56, int root, int gp_in1_1_buf56_ld367, int gp_in1_1_buf56_ld366, int dynamic_address) {
  // # of ports in bundle: 4
    // gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_869
    // gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_870
    // gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_871
    // gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_872

	hw_uint<128> result;
	hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_869_res = gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_869_select(gp_in1_1_buf56, root, gp_in1_1_buf56_ld367, gp_in1_1_buf56_ld366, dynamic_address);
	set_at<0, 128>(result, gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_869_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_870_res = gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_870_select(gp_in1_1_buf56, root, gp_in1_1_buf56_ld367, gp_in1_1_buf56_ld366, dynamic_address);
	set_at<32, 128>(result, gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_870_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_871_res = gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_871_select(gp_in1_1_buf56, root, gp_in1_1_buf56_ld367, gp_in1_1_buf56_ld366, dynamic_address);
	set_at<64, 128>(result, gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_871_res);
	hw_uint<32>  gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_872_res = gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_872_select(gp_in1_1_buf56, root, gp_in1_1_buf56_ld367, gp_in1_1_buf56_ld366, dynamic_address);
	set_at<96, 128>(result, gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_872_res);
	return result;
}

struct gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_857_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_421_cache {
	// RAM Box: {[6, 1026], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_858_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_423_cache {
	// RAM Box: {[5, 1025], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_859_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_425_cache {
	// RAM Box: {[4, 1024], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_860_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_427_cache {
	// RAM Box: {[3, 1023], [3, 1026]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_FIFO_buf525_cache {
  // Reader addrs...
    // { lp_in1_194_merged1792[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_1_buf56_FIFO_buf525[6 + 4lp_in1_194, 3 + lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 255 }
    // { lp_in1_194_merged1792[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_1_buf56_FIFO_buf525[5 + 4lp_in1_194, 3 + lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 255 }
    // { lp_in1_194_merged1792[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_1_buf56_FIFO_buf525[4 + 4lp_in1_194, 3 + lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 255 }
    // { lp_in1_194_merged1792[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_1_buf56_FIFO_buf525[3 + 4lp_in1_194, 3 + lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 255 }
  // # of banks: 4
  gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_857_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_421_cache gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_857_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_421;
  gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_858_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_423_cache gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_858_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_423;
  gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_859_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_425_cache gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_859_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_425;
  gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_860_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_427_cache gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_860_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_427;
};



inline void gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_857_write(hw_uint<32> & gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_857, gp_in1_1_buf56_FIFO_buf525_cache& gp_in1_1_buf56_FIFO_buf525, int root, int gp_in1_1_buf56_to_gp_10357_ld527, int gp_in1_1_buf56_to_gp_10357_ld526, int dynamic_address) {
  gp_in1_1_buf56_FIFO_buf525.gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_857_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_421.push(gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_857);
}

inline void gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_858_write(hw_uint<32> & gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_858, gp_in1_1_buf56_FIFO_buf525_cache& gp_in1_1_buf56_FIFO_buf525, int root, int gp_in1_1_buf56_to_gp_10357_ld527, int gp_in1_1_buf56_to_gp_10357_ld526, int dynamic_address) {
  gp_in1_1_buf56_FIFO_buf525.gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_858_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_423.push(gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_858);
}

inline void gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_859_write(hw_uint<32> & gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_859, gp_in1_1_buf56_FIFO_buf525_cache& gp_in1_1_buf56_FIFO_buf525, int root, int gp_in1_1_buf56_to_gp_10357_ld527, int gp_in1_1_buf56_to_gp_10357_ld526, int dynamic_address) {
  gp_in1_1_buf56_FIFO_buf525.gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_859_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_425.push(gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_859);
}

inline void gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_860_write(hw_uint<32> & gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_860, gp_in1_1_buf56_FIFO_buf525_cache& gp_in1_1_buf56_FIFO_buf525, int root, int gp_in1_1_buf56_to_gp_10357_ld527, int gp_in1_1_buf56_to_gp_10357_ld526, int dynamic_address) {
  gp_in1_1_buf56_FIFO_buf525.gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_860_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_427.push(gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_860);
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_421_select(gp_in1_1_buf56_FIFO_buf525_cache& gp_in1_1_buf56_FIFO_buf525, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_421 read pattern: { lp_in1_194_merged1792[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_1_buf56_FIFO_buf525[6 + 4lp_in1_194, 3 + lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 255 }
  // Read schedule : { lp_in1_194_merged1792[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 55] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_1_buf56_to_gp_10357_ld526_merged1886[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 14] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_857 = gp_in1_1_buf56_FIFO_buf525.gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_857_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_421.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_857;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_423_select(gp_in1_1_buf56_FIFO_buf525_cache& gp_in1_1_buf56_FIFO_buf525, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_423 read pattern: { lp_in1_194_merged1792[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_1_buf56_FIFO_buf525[5 + 4lp_in1_194, 3 + lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 255 }
  // Read schedule : { lp_in1_194_merged1792[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 55] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_1_buf56_to_gp_10357_ld526_merged1886[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 14] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_858 = gp_in1_1_buf56_FIFO_buf525.gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_858_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_423.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_858;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_425_select(gp_in1_1_buf56_FIFO_buf525_cache& gp_in1_1_buf56_FIFO_buf525, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_425 read pattern: { lp_in1_194_merged1792[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_1_buf56_FIFO_buf525[4 + 4lp_in1_194, 3 + lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 255 }
  // Read schedule : { lp_in1_194_merged1792[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 55] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_1_buf56_to_gp_10357_ld526_merged1886[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 14] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_859 = gp_in1_1_buf56_FIFO_buf525.gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_859_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_425.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_859;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_427_select(gp_in1_1_buf56_FIFO_buf525_cache& gp_in1_1_buf56_FIFO_buf525, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_427 read pattern: { lp_in1_194_merged1792[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_1_buf56_FIFO_buf525[3 + 4lp_in1_194, 3 + lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 255 }
  // Read schedule : { lp_in1_194_merged1792[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 55] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_1_buf56_to_gp_10357_ld526_merged1886[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 14] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_860 = gp_in1_1_buf56_FIFO_buf525.gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_860_to_gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_427.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_860;
  return 0;
}

// # of bundles = 2
// gp_in1_1_buf56_to_gp_10357_ld526_merged1886_write
//	gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_857
//	gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_858
//	gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_859
//	gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_860
inline void gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_write_bundle_write(hw_uint<128>& gp_in1_1_buf56_to_gp_10357_ld526_merged1886_write, gp_in1_1_buf56_FIFO_buf525_cache& gp_in1_1_buf56_FIFO_buf525, int root, int gp_in1_1_buf56_to_gp_10357_ld527, int gp_in1_1_buf56_to_gp_10357_ld526, int dynamic_address) {
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_857_res = gp_in1_1_buf56_to_gp_10357_ld526_merged1886_write.extract<0, 31>();
	gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_857_write(gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_857_res, gp_in1_1_buf56_FIFO_buf525, root, gp_in1_1_buf56_to_gp_10357_ld527, gp_in1_1_buf56_to_gp_10357_ld526, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_858_res = gp_in1_1_buf56_to_gp_10357_ld526_merged1886_write.extract<32, 63>();
	gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_858_write(gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_858_res, gp_in1_1_buf56_FIFO_buf525, root, gp_in1_1_buf56_to_gp_10357_ld527, gp_in1_1_buf56_to_gp_10357_ld526, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_859_res = gp_in1_1_buf56_to_gp_10357_ld526_merged1886_write.extract<64, 95>();
	gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_859_write(gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_859_res, gp_in1_1_buf56_FIFO_buf525, root, gp_in1_1_buf56_to_gp_10357_ld527, gp_in1_1_buf56_to_gp_10357_ld526, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_860_res = gp_in1_1_buf56_to_gp_10357_ld526_merged1886_write.extract<96, 127>();
	gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_860_write(gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_860_res, gp_in1_1_buf56_FIFO_buf525, root, gp_in1_1_buf56_to_gp_10357_ld527, gp_in1_1_buf56_to_gp_10357_ld526, dynamic_address);
}

// lp_in1_194_merged1792_read
//	gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_421
//	gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_423
//	gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_425
//	gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_427
inline hw_uint<128> gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_read_bundle_read(gp_in1_1_buf56_FIFO_buf525_cache& gp_in1_1_buf56_FIFO_buf525, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
  // # of ports in bundle: 4
    // gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_421
    // gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_423
    // gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_425
    // gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_427

	hw_uint<128> result;
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_421_res = gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_421_select(gp_in1_1_buf56_FIFO_buf525, root, lp_in1_193, lp_in1_194, dynamic_address);
	set_at<0, 128>(result, gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_421_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_423_res = gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_423_select(gp_in1_1_buf56_FIFO_buf525, root, lp_in1_193, lp_in1_194, dynamic_address);
	set_at<32, 128>(result, gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_423_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_425_res = gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_425_select(gp_in1_1_buf56_FIFO_buf525, root, lp_in1_193, lp_in1_194, dynamic_address);
	set_at<64, 128>(result, gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_425_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_427_res = gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_427_select(gp_in1_1_buf56_FIFO_buf525, root, lp_in1_193, lp_in1_194, dynamic_address);
	set_at<96, 128>(result, gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_427_res);
	return result;
}

struct gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_849_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_48_cache {
	// RAM Box: {[6, 1026], [3, 1026]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_849_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_49_cache {
	// RAM Box: {[6, 1026], [3, 1026]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_850_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_50_cache {
	// RAM Box: {[5, 1025], [3, 1026]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_850_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_51_cache {
	// RAM Box: {[5, 1025], [3, 1026]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_851_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_52_cache {
	// RAM Box: {[4, 1024], [3, 1026]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_851_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_53_cache {
	// RAM Box: {[4, 1024], [3, 1026]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_852_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_54_cache {
	// RAM Box: {[3, 1023], [3, 1026]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_852_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_55_cache {
	// RAM Box: {[3, 1023], [3, 1026]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_FIFO_buf529_cache {
  // Reader addrs...
    // { us_gp_in1_1_buf5698_merged1774[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[6 + 4us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 255 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
    // { us_gp_in1_1_buf5698_merged1774[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[6 + 4us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 255 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
    // { us_gp_in1_1_buf5698_merged1774[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[5 + 4us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 255 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
    // { us_gp_in1_1_buf5698_merged1774[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[5 + 4us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 255 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
    // { us_gp_in1_1_buf5698_merged1774[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[4 + 4us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 255 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
    // { us_gp_in1_1_buf5698_merged1774[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[4 + 4us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 255 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
    // { us_gp_in1_1_buf5698_merged1774[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[3 + 4us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 255 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
    // { us_gp_in1_1_buf5698_merged1774[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[3 + 4us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 255 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
  // # of banks: 8
  gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_849_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_48_cache gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_849_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_48;
  gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_849_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_49_cache gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_849_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_49;
  gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_850_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_50_cache gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_850_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_50;
  gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_850_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_51_cache gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_850_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_51;
  gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_851_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_52_cache gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_851_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_52;
  gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_851_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_53_cache gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_851_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_53;
  gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_852_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_54_cache gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_852_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_54;
  gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_852_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_55_cache gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_852_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_55;
};



inline void gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_849_write(hw_uint<32> & gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_849, gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int gp_in1_1_buf56_to_gp_25361_ld531, int gp_in1_1_buf56_to_gp_25361_ld530, int dynamic_address) {
  gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_849_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_48.push(gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_849);
  gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_849_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_49.push(gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_849);
}

inline void gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_850_write(hw_uint<32> & gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_850, gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int gp_in1_1_buf56_to_gp_25361_ld531, int gp_in1_1_buf56_to_gp_25361_ld530, int dynamic_address) {
  gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_850_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_50.push(gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_850);
  gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_850_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_51.push(gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_850);
}

inline void gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_851_write(hw_uint<32> & gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_851, gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int gp_in1_1_buf56_to_gp_25361_ld531, int gp_in1_1_buf56_to_gp_25361_ld530, int dynamic_address) {
  gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_851_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_52.push(gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_851);
  gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_851_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_53.push(gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_851);
}

inline void gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_852_write(hw_uint<32> & gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_852, gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int gp_in1_1_buf56_to_gp_25361_ld531, int gp_in1_1_buf56_to_gp_25361_ld530, int dynamic_address) {
  gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_852_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_54.push(gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_852);
  gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_852_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_55.push(gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_852);
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_48_select(gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_48 read pattern: { us_gp_in1_1_buf5698_merged1774[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[6 + 4us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 255 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
  // Read schedule : { us_gp_in1_1_buf5698_merged1774[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 21] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_1_buf56_to_gp_25361_ld530_merged1888[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 16] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_849 = gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_849_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_48.peek(/* one reader or all rams */ ((-1 - us_gp_in1_1_buf5697) % 2 == 0 && 254 - us_gp_in1_1_buf5698 >= 0) ? ((255 - us_gp_in1_1_buf5698)) : 0);
  return value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_849;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_49_select(gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_49 read pattern: { us_gp_in1_1_buf5698_merged1774[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[6 + 4us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 255 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
  // Read schedule : { us_gp_in1_1_buf5698_merged1774[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 21] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_1_buf56_to_gp_25361_ld530_merged1888[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 16] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_849 = gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_849_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_49.peek(/* one reader or all rams */ ((-1 - us_gp_in1_1_buf5697) % 2 == 0 && 254 - us_gp_in1_1_buf5698 >= 0) ? ((255 - us_gp_in1_1_buf5698)) : 0);
  return value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_849;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_50_select(gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_50 read pattern: { us_gp_in1_1_buf5698_merged1774[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[5 + 4us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 255 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
  // Read schedule : { us_gp_in1_1_buf5698_merged1774[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 21] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_1_buf56_to_gp_25361_ld530_merged1888[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 16] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_850 = gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_850_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_50.peek(/* one reader or all rams */ ((-1 - us_gp_in1_1_buf5697) % 2 == 0 && 254 - us_gp_in1_1_buf5698 >= 0) ? ((255 - us_gp_in1_1_buf5698)) : 0);
  return value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_850;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_51_select(gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_51 read pattern: { us_gp_in1_1_buf5698_merged1774[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[5 + 4us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 255 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
  // Read schedule : { us_gp_in1_1_buf5698_merged1774[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 21] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_1_buf56_to_gp_25361_ld530_merged1888[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 16] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_850 = gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_850_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_51.peek(/* one reader or all rams */ ((-1 - us_gp_in1_1_buf5697) % 2 == 0 && 254 - us_gp_in1_1_buf5698 >= 0) ? ((255 - us_gp_in1_1_buf5698)) : 0);
  return value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_850;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_52_select(gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_52 read pattern: { us_gp_in1_1_buf5698_merged1774[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[4 + 4us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 255 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
  // Read schedule : { us_gp_in1_1_buf5698_merged1774[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 21] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_1_buf56_to_gp_25361_ld530_merged1888[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 16] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_851 = gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_851_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_52.peek(/* one reader or all rams */ ((-1 - us_gp_in1_1_buf5697) % 2 == 0 && 254 - us_gp_in1_1_buf5698 >= 0) ? ((255 - us_gp_in1_1_buf5698)) : 0);
  return value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_851;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_53_select(gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_53 read pattern: { us_gp_in1_1_buf5698_merged1774[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[4 + 4us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 255 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
  // Read schedule : { us_gp_in1_1_buf5698_merged1774[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 21] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_1_buf56_to_gp_25361_ld530_merged1888[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 16] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_851 = gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_851_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_53.peek(/* one reader or all rams */ ((-1 - us_gp_in1_1_buf5697) % 2 == 0 && 254 - us_gp_in1_1_buf5698 >= 0) ? ((255 - us_gp_in1_1_buf5698)) : 0);
  return value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_851;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_54_select(gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_54 read pattern: { us_gp_in1_1_buf5698_merged1774[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[3 + 4us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 255 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
  // Read schedule : { us_gp_in1_1_buf5698_merged1774[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 21] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_1_buf56_to_gp_25361_ld530_merged1888[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 16] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_852 = gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_852_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_54.peek(/* one reader or all rams */ ((-1 - us_gp_in1_1_buf5697) % 2 == 0 && 254 - us_gp_in1_1_buf5698 >= 0) ? ((255 - us_gp_in1_1_buf5698)) : 0);
  return value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_852;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_55_select(gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_55 read pattern: { us_gp_in1_1_buf5698_merged1774[root = 0, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698] -> gp_in1_1_buf56_FIFO_buf529[3 + 4us_gp_in1_1_buf5698, o1] : 0 <= us_gp_in1_1_buf5697 <= 2047 and 0 <= us_gp_in1_1_buf5698 <= 255 and 5 + us_gp_in1_1_buf5697 <= 2o1 <= 6 + us_gp_in1_1_buf5697 }
  // Read schedule : { us_gp_in1_1_buf5698_merged1774[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 21] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_1_buf56_to_gp_25361_ld530_merged1888[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 16] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_852 = gp_in1_1_buf56_FIFO_buf529.gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_852_to_gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_55.peek(/* one reader or all rams */ ((-1 - us_gp_in1_1_buf5697) % 2 == 0 && 254 - us_gp_in1_1_buf5698 >= 0) ? ((255 - us_gp_in1_1_buf5698)) : 0);
  return value_gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_852;
  return 0;
}

// # of bundles = 2
// gp_in1_1_buf56_to_gp_25361_ld530_merged1888_write
//	gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_849
//	gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_850
//	gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_851
//	gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_852
inline void gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_write_bundle_write(hw_uint<128>& gp_in1_1_buf56_to_gp_25361_ld530_merged1888_write, gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int gp_in1_1_buf56_to_gp_25361_ld531, int gp_in1_1_buf56_to_gp_25361_ld530, int dynamic_address) {
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_849_res = gp_in1_1_buf56_to_gp_25361_ld530_merged1888_write.extract<0, 31>();
	gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_849_write(gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_849_res, gp_in1_1_buf56_FIFO_buf529, root, gp_in1_1_buf56_to_gp_25361_ld531, gp_in1_1_buf56_to_gp_25361_ld530, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_850_res = gp_in1_1_buf56_to_gp_25361_ld530_merged1888_write.extract<32, 63>();
	gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_850_write(gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_850_res, gp_in1_1_buf56_FIFO_buf529, root, gp_in1_1_buf56_to_gp_25361_ld531, gp_in1_1_buf56_to_gp_25361_ld530, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_851_res = gp_in1_1_buf56_to_gp_25361_ld530_merged1888_write.extract<64, 95>();
	gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_851_write(gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_851_res, gp_in1_1_buf56_FIFO_buf529, root, gp_in1_1_buf56_to_gp_25361_ld531, gp_in1_1_buf56_to_gp_25361_ld530, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_852_res = gp_in1_1_buf56_to_gp_25361_ld530_merged1888_write.extract<96, 127>();
	gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_852_write(gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_852_res, gp_in1_1_buf56_FIFO_buf529, root, gp_in1_1_buf56_to_gp_25361_ld531, gp_in1_1_buf56_to_gp_25361_ld530, dynamic_address);
}

// us_gp_in1_1_buf5698_merged1774_read
//	gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_48
//	gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_49
//	gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_50
//	gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_51
//	gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_52
//	gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_53
//	gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_54
//	gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_55
inline hw_uint<256> gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_read_bundle_read(gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
  // # of ports in bundle: 8
    // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_48
    // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_49
    // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_50
    // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_51
    // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_52
    // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_53
    // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_54
    // gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_55

	hw_uint<256> result;
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_48_res = gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_48_select(gp_in1_1_buf56_FIFO_buf529, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	set_at<0, 256>(result, gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_48_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_49_res = gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_49_select(gp_in1_1_buf56_FIFO_buf529, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	set_at<32, 256>(result, gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_49_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_50_res = gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_50_select(gp_in1_1_buf56_FIFO_buf529, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	set_at<64, 256>(result, gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_50_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_51_res = gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_51_select(gp_in1_1_buf56_FIFO_buf529, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	set_at<96, 256>(result, gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_51_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_52_res = gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_52_select(gp_in1_1_buf56_FIFO_buf529, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	set_at<128, 256>(result, gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_52_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_53_res = gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_53_select(gp_in1_1_buf56_FIFO_buf529, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	set_at<160, 256>(result, gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_53_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_54_res = gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_54_select(gp_in1_1_buf56_FIFO_buf529, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	set_at<192, 256>(result, gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_54_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_55_res = gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_55_select(gp_in1_1_buf56_FIFO_buf529, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	set_at<224, 256>(result, gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_55_res);
	return result;
}

struct gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_841_merged_banks_3_cache {
	// RAM Box: {[3, 1039], [0, 1026]}
	// Capacity: 526
	// # of read delays: 4
  // 0, 1, 263, 525
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 261> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 261> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_262() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_263() {
		return f4;
	}

	inline hw_uint<32>  peek_524() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_525() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 261
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 261 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 261
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 261 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_842_merged_banks_6_cache {
	// RAM Box: {[2, 1038], [0, 1026]}
	// Capacity: 526
	// # of read delays: 4
  // 0, 1, 263, 525
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 261> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 261> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_262() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_263() {
		return f4;
	}

	inline hw_uint<32>  peek_524() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_525() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 261
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 261 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 261
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 261 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_843_merged_banks_3_cache {
	// RAM Box: {[1, 1037], [0, 1026]}
	// Capacity: 526
	// # of read delays: 4
  // 0, 1, 263, 525
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 261> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 261> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_262() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_263() {
		return f4;
	}

	inline hw_uint<32>  peek_524() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_525() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 261
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 261 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 261
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 261 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_844_merged_banks_6_cache {
	// RAM Box: {[0, 1040], [0, 1026]}
	// Capacity: 526
	// # of read delays: 6
  // 0, 1, 262, 263, 524, 525
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 260> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 260> f7;
	hw_uint<32>  f8;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_261() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_262() {
		return f4;
	}

	inline hw_uint<32>  peek_263() {
		return f6;
	}

	inline hw_uint<32>  peek_523() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_524() {
		return f8;
	}

	inline hw_uint<32>  peek_525() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 260
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 260 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 260
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 260 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in1_1_buf56_FIFO_buf533_cache {
  // Reader addrs...
    // { gp_in1_266_merged1763[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2 + 4gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
    // { gp_in1_266_merged1763[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[3 + 4gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
    // { gp_in1_266_merged1763[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[4 + 4gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
    // { gp_in1_266_merged1763[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2 + 4gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
    // { gp_in1_266_merged1763[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[3 + 4gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
    // { gp_in1_266_merged1763[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[4 + 4gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
    // { gp_in1_266_merged1763[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2 + 4gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
    // { gp_in1_266_merged1763[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[3 + 4gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
    // { gp_in1_266_merged1763[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[4 + 4gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
    // { gp_in1_266_merged1763[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[4gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
    // { gp_in1_266_merged1763[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[1 + 4gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
    // { gp_in1_266_merged1763[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2 + 4gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
    // { gp_in1_266_merged1763[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[4gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
    // { gp_in1_266_merged1763[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[1 + 4gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
    // { gp_in1_266_merged1763[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2 + 4gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
    // { gp_in1_266_merged1763[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[4gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
    // { gp_in1_266_merged1763[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[1 + 4gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
    // { gp_in1_266_merged1763[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2 + 4gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
  // # of banks: 4
  gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_841_merged_banks_3_cache gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_841_merged_banks_3;
  gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_842_merged_banks_6_cache gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_842_merged_banks_6;
  gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_843_merged_banks_3_cache gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_843_merged_banks_3;
  gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_844_merged_banks_6_cache gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_844_merged_banks_6;
};



inline void gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_841_write(hw_uint<32> & gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_841, gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_1_buf56_to_gp_4365_ld535, int gp_in1_1_buf56_to_gp_4365_ld534, int dynamic_address) {
  gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_841_merged_banks_3.push(gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_841);
}

inline void gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_842_write(hw_uint<32> & gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_842, gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_1_buf56_to_gp_4365_ld535, int gp_in1_1_buf56_to_gp_4365_ld534, int dynamic_address) {
  gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_842_merged_banks_6.push(gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_842);
}

inline void gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_843_write(hw_uint<32> & gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_843, gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_1_buf56_to_gp_4365_ld535, int gp_in1_1_buf56_to_gp_4365_ld534, int dynamic_address) {
  gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_843_merged_banks_3.push(gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_843);
}

inline void gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_844_write(hw_uint<32> & gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_844, gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_1_buf56_to_gp_4365_ld535, int gp_in1_1_buf56_to_gp_4365_ld534, int dynamic_address) {
  gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_844_merged_banks_6.push(gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_844);
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_791_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_791 read pattern: { gp_in1_266_merged1763[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2 + 4gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
  // Read schedule : { gp_in1_266_merged1763[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 24] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged1890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 20] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_842 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_842_merged_banks_6.peek_1();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_842;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_792_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_792 read pattern: { gp_in1_266_merged1763[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[3 + 4gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
  // Read schedule : { gp_in1_266_merged1763[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 24] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged1890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 20] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_841 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_841_merged_banks_3.peek_1();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_841;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_793_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_793 read pattern: { gp_in1_266_merged1763[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[4 + 4gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
  // Read schedule : { gp_in1_266_merged1763[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 24] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged1890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 20] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_844 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_844_merged_banks_6.peek_0();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_844;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_794_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_794 read pattern: { gp_in1_266_merged1763[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2 + 4gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
  // Read schedule : { gp_in1_266_merged1763[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 24] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged1890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 20] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_842 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_842_merged_banks_6.peek_263();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_842;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_795_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_795 read pattern: { gp_in1_266_merged1763[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[3 + 4gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
  // Read schedule : { gp_in1_266_merged1763[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 24] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged1890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 20] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_841 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_841_merged_banks_3.peek_263();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_841;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_796_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_796 read pattern: { gp_in1_266_merged1763[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[4 + 4gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
  // Read schedule : { gp_in1_266_merged1763[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 24] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged1890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 20] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_844 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_844_merged_banks_6.peek_262();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_844;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_797_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_797 read pattern: { gp_in1_266_merged1763[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2 + 4gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
  // Read schedule : { gp_in1_266_merged1763[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 24] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged1890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 20] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_842 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_842_merged_banks_6.peek_525();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_842;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_798_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_798 read pattern: { gp_in1_266_merged1763[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[3 + 4gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
  // Read schedule : { gp_in1_266_merged1763[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 24] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged1890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 20] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_841 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_841_merged_banks_3.peek_525();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_841;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_799_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_799 read pattern: { gp_in1_266_merged1763[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[4 + 4gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
  // Read schedule : { gp_in1_266_merged1763[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 24] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged1890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 20] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_844 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_844_merged_banks_6.peek_524();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_844;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_800_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_800 read pattern: { gp_in1_266_merged1763[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[4gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
  // Read schedule : { gp_in1_266_merged1763[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 24] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged1890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 20] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_844 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_844_merged_banks_6.peek_1();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_844;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_801_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_801 read pattern: { gp_in1_266_merged1763[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[1 + 4gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
  // Read schedule : { gp_in1_266_merged1763[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 24] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged1890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 20] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_843 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_843_merged_banks_3.peek_1();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_843;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_802_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_802 read pattern: { gp_in1_266_merged1763[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2 + 4gp_in1_266, 2 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
  // Read schedule : { gp_in1_266_merged1763[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 24] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged1890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 20] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_842 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_842_merged_banks_6.peek_1();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_842;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_803_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_803 read pattern: { gp_in1_266_merged1763[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[4gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
  // Read schedule : { gp_in1_266_merged1763[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 24] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged1890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 20] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_844 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_844_merged_banks_6.peek_263();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_844;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_804_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_804 read pattern: { gp_in1_266_merged1763[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[1 + 4gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
  // Read schedule : { gp_in1_266_merged1763[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 24] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged1890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 20] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_843 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_843_merged_banks_3.peek_263();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_843;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_805_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_805 read pattern: { gp_in1_266_merged1763[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2 + 4gp_in1_266, 1 + 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
  // Read schedule : { gp_in1_266_merged1763[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 24] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged1890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 20] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_842 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_842_merged_banks_6.peek_263();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_842;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_806_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_806 read pattern: { gp_in1_266_merged1763[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[4gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
  // Read schedule : { gp_in1_266_merged1763[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 24] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged1890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 20] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_844 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_844_merged_banks_6.peek_525();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_844;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_807_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_807 read pattern: { gp_in1_266_merged1763[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[1 + 4gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
  // Read schedule : { gp_in1_266_merged1763[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 24] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged1890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 20] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_843 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_843_merged_banks_3.peek_525();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_843;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_808_select(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_808 read pattern: { gp_in1_266_merged1763[root = 0, gp_in1_265, gp_in1_266] -> gp_in1_1_buf56_FIFO_buf533[2 + 4gp_in1_266, 2gp_in1_265] : 0 <= gp_in1_265 <= 512 and 0 <= gp_in1_266 <= 259 }
  // Read schedule : { gp_in1_266_merged1763[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 24] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged1890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 20] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  auto value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_842 = gp_in1_1_buf56_FIFO_buf533.gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_842_merged_banks_6.peek_525();
  return value_gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_842;
  return 0;
}

// # of bundles = 2
// gp_in1_1_buf56_to_gp_4365_ld534_merged1890_write
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_841
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_842
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_843
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_844
inline void gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_write_bundle_write(hw_uint<128>& gp_in1_1_buf56_to_gp_4365_ld534_merged1890_write, gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_1_buf56_to_gp_4365_ld535, int gp_in1_1_buf56_to_gp_4365_ld534, int dynamic_address) {
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_841_res = gp_in1_1_buf56_to_gp_4365_ld534_merged1890_write.extract<0, 31>();
	gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_841_write(gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_841_res, gp_in1_1_buf56_FIFO_buf533, root, gp_in1_1_buf56_to_gp_4365_ld535, gp_in1_1_buf56_to_gp_4365_ld534, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_842_res = gp_in1_1_buf56_to_gp_4365_ld534_merged1890_write.extract<32, 63>();
	gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_842_write(gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_842_res, gp_in1_1_buf56_FIFO_buf533, root, gp_in1_1_buf56_to_gp_4365_ld535, gp_in1_1_buf56_to_gp_4365_ld534, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_843_res = gp_in1_1_buf56_to_gp_4365_ld534_merged1890_write.extract<64, 95>();
	gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_843_write(gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_843_res, gp_in1_1_buf56_FIFO_buf533, root, gp_in1_1_buf56_to_gp_4365_ld535, gp_in1_1_buf56_to_gp_4365_ld534, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_844_res = gp_in1_1_buf56_to_gp_4365_ld534_merged1890_write.extract<96, 127>();
	gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_844_write(gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_844_res, gp_in1_1_buf56_FIFO_buf533, root, gp_in1_1_buf56_to_gp_4365_ld535, gp_in1_1_buf56_to_gp_4365_ld534, dynamic_address);
}

// gp_in1_266_merged1763_read
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_791
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_792
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_793
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_794
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_795
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_796
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_797
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_798
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_799
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_800
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_801
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_802
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_803
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_804
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_805
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_806
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_807
//	gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_808
inline hw_uint<576> gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_read_bundle_read(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
  // # of ports in bundle: 18
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_791
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_792
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_793
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_794
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_795
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_796
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_797
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_798
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_799
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_800
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_801
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_802
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_803
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_804
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_805
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_806
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_807
    // gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_808

	hw_uint<576> result;
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_791_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_791_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<0, 576>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_791_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_792_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_792_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<32, 576>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_792_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_793_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_793_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<64, 576>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_793_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_794_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_794_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<96, 576>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_794_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_795_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_795_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<128, 576>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_795_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_796_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_796_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<160, 576>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_796_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_797_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_797_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<192, 576>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_797_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_798_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_798_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<224, 576>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_798_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_799_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_799_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<256, 576>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_799_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_800_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_800_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<288, 576>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_800_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_801_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_801_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<320, 576>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_801_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_802_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_802_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<352, 576>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_802_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_803_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_803_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<384, 576>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_803_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_804_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_804_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<416, 576>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_804_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_805_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_805_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<448, 576>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_805_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_806_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_806_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<480, 576>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_806_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_807_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_807_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<512, 576>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_807_res);
	hw_uint<32>  gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_808_res = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_808_select(gp_in1_1_buf56_FIFO_buf533, root, gp_in1_265, gp_in1_266, dynamic_address);
	set_at<544, 576>(result, gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_808_res);
	return result;
}

struct gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_40_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_833_cache {
	// RAM Box: {[7, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_41_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_834_cache {
	// RAM Box: {[6, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_42_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_835_cache {
	// RAM Box: {[5, 2045], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_43_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_836_cache {
	// RAM Box: {[4, 2044], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_44_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_837_cache {
	// RAM Box: {[3, 2043], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_45_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_838_cache {
	// RAM Box: {[2, 2042], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_46_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_839_cache {
	// RAM Box: {[1, 2041], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_47_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_840_cache {
	// RAM Box: {[0, 2040], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_cache {
  // Reader addrs...
    // { gp_in1_1_buf56_us96_ld370_merged1850[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[7 + 8gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 255 }
    // { gp_in1_1_buf56_us96_ld370_merged1850[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[6 + 8gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 255 }
    // { gp_in1_1_buf56_us96_ld370_merged1850[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[5 + 8gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 255 }
    // { gp_in1_1_buf56_us96_ld370_merged1850[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[4 + 8gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 255 }
    // { gp_in1_1_buf56_us96_ld370_merged1850[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[3 + 8gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 255 }
    // { gp_in1_1_buf56_us96_ld370_merged1850[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[2 + 8gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 255 }
    // { gp_in1_1_buf56_us96_ld370_merged1850[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[1 + 8gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 255 }
    // { gp_in1_1_buf56_us96_ld370_merged1850[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[8gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 255 }
  // # of banks: 8
  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_40_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_833_cache gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_40_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_833;
  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_41_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_834_cache gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_41_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_834;
  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_42_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_835_cache gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_42_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_835;
  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_43_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_836_cache gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_43_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_836;
  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_44_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_837_cache gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_44_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_837;
  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_45_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_838_cache gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_45_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_838;
  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_46_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_839_cache gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_46_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_839;
  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_47_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_840_cache gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_47_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_840;
};



inline void gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_40_write(hw_uint<32> & gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_40, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
  gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_40_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_833.push(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_40);
}

inline void gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_41_write(hw_uint<32> & gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_41, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
  gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_41_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_834.push(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_41);
}

inline void gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_42_write(hw_uint<32> & gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_42, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
  gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_42_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_835.push(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_42);
}

inline void gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_43_write(hw_uint<32> & gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_43, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
  gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_43_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_836.push(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_43);
}

inline void gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_44_write(hw_uint<32> & gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_44, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
  gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_44_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_837.push(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_44);
}

inline void gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_45_write(hw_uint<32> & gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_45, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
  gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_45_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_838.push(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_45);
}

inline void gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_46_write(hw_uint<32> & gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_46, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
  gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_46_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_839.push(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_46);
}

inline void gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_47_write(hw_uint<32> & gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_47, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
  gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_47_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_840.push(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_47);
}

inline hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_833_select(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int gp_in1_1_buf56_us96_ld371, int gp_in1_1_buf56_us96_ld370, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_833 read pattern: { gp_in1_1_buf56_us96_ld370_merged1850[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[7 + 8gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 255 }
  // Read schedule : { gp_in1_1_buf56_us96_ld370_merged1850[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 22] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in1_1_buf5698_merged1774[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 21] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_40 = gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_40_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_833.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_40;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_834_select(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int gp_in1_1_buf56_us96_ld371, int gp_in1_1_buf56_us96_ld370, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_834 read pattern: { gp_in1_1_buf56_us96_ld370_merged1850[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[6 + 8gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 255 }
  // Read schedule : { gp_in1_1_buf56_us96_ld370_merged1850[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 22] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in1_1_buf5698_merged1774[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 21] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_41 = gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_41_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_834.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_41;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_835_select(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int gp_in1_1_buf56_us96_ld371, int gp_in1_1_buf56_us96_ld370, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_835 read pattern: { gp_in1_1_buf56_us96_ld370_merged1850[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[5 + 8gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 255 }
  // Read schedule : { gp_in1_1_buf56_us96_ld370_merged1850[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 22] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in1_1_buf5698_merged1774[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 21] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_42 = gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_42_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_835.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_42;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_836_select(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int gp_in1_1_buf56_us96_ld371, int gp_in1_1_buf56_us96_ld370, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_836 read pattern: { gp_in1_1_buf56_us96_ld370_merged1850[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[4 + 8gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 255 }
  // Read schedule : { gp_in1_1_buf56_us96_ld370_merged1850[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 22] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in1_1_buf5698_merged1774[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 21] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_43 = gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_43_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_836.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_43;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_837_select(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int gp_in1_1_buf56_us96_ld371, int gp_in1_1_buf56_us96_ld370, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_837 read pattern: { gp_in1_1_buf56_us96_ld370_merged1850[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[3 + 8gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 255 }
  // Read schedule : { gp_in1_1_buf56_us96_ld370_merged1850[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 22] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in1_1_buf5698_merged1774[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 21] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_44 = gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_44_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_837.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_44;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_838_select(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int gp_in1_1_buf56_us96_ld371, int gp_in1_1_buf56_us96_ld370, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_838 read pattern: { gp_in1_1_buf56_us96_ld370_merged1850[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[2 + 8gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 255 }
  // Read schedule : { gp_in1_1_buf56_us96_ld370_merged1850[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 22] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in1_1_buf5698_merged1774[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 21] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_45 = gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_45_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_838.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_45;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_839_select(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int gp_in1_1_buf56_us96_ld371, int gp_in1_1_buf56_us96_ld370, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_839 read pattern: { gp_in1_1_buf56_us96_ld370_merged1850[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[1 + 8gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 255 }
  // Read schedule : { gp_in1_1_buf56_us96_ld370_merged1850[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 22] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in1_1_buf5698_merged1774[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 21] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_46 = gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_46_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_839.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_46;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_840_select(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int gp_in1_1_buf56_us96_ld371, int gp_in1_1_buf56_us96_ld370, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_840 read pattern: { gp_in1_1_buf56_us96_ld370_merged1850[root = 0, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370] -> gp_in1_1_buf56_us96[8gp_in1_1_buf56_us96_ld370, gp_in1_1_buf56_us96_ld371] : 0 <= gp_in1_1_buf56_us96_ld371 <= 2047 and 0 <= gp_in1_1_buf56_us96_ld370 <= 255 }
  // Read schedule : { gp_in1_1_buf56_us96_ld370_merged1850[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 22] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in1_1_buf5698_merged1774[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 21] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_47 = gp_in1_1_buf56_us96.gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_47_to_gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_840.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_47;
  return 0;
}

// # of bundles = 2
// gp_in1_1_buf56_us96_ld370_merged1850_read
//	gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_833
//	gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_834
//	gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_835
//	gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_836
//	gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_837
//	gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_838
//	gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_839
//	gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_840
inline hw_uint<256> gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_read_bundle_read(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int gp_in1_1_buf56_us96_ld371, int gp_in1_1_buf56_us96_ld370, int dynamic_address) {
  // # of ports in bundle: 8
    // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_833
    // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_834
    // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_835
    // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_836
    // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_837
    // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_838
    // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_839
    // gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_840

	hw_uint<256> result;
	hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_833_res = gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_833_select(gp_in1_1_buf56_us96, root, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370, dynamic_address);
	set_at<0, 256>(result, gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_833_res);
	hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_834_res = gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_834_select(gp_in1_1_buf56_us96, root, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370, dynamic_address);
	set_at<32, 256>(result, gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_834_res);
	hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_835_res = gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_835_select(gp_in1_1_buf56_us96, root, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370, dynamic_address);
	set_at<64, 256>(result, gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_835_res);
	hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_836_res = gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_836_select(gp_in1_1_buf56_us96, root, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370, dynamic_address);
	set_at<96, 256>(result, gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_836_res);
	hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_837_res = gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_837_select(gp_in1_1_buf56_us96, root, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370, dynamic_address);
	set_at<128, 256>(result, gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_837_res);
	hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_838_res = gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_838_select(gp_in1_1_buf56_us96, root, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370, dynamic_address);
	set_at<160, 256>(result, gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_838_res);
	hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_839_res = gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_839_select(gp_in1_1_buf56_us96, root, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370, dynamic_address);
	set_at<192, 256>(result, gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_839_res);
	hw_uint<32>  gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_840_res = gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_840_select(gp_in1_1_buf56_us96, root, gp_in1_1_buf56_us96_ld371, gp_in1_1_buf56_us96_ld370, dynamic_address);
	set_at<224, 256>(result, gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_840_res);
	return result;
}

// us_gp_in1_1_buf5698_merged1774_write
//	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_40
//	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_41
//	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_42
//	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_43
//	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_44
//	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_45
//	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_46
//	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_47
inline void gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_write_bundle_write(hw_uint<256>& us_gp_in1_1_buf5698_merged1774_write, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int root, int us_gp_in1_1_buf5697, int us_gp_in1_1_buf5698, int dynamic_address) {
	hw_uint<32>  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_40_res = us_gp_in1_1_buf5698_merged1774_write.extract<0, 31>();
	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_40_write(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_40_res, gp_in1_1_buf56_us96, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_41_res = us_gp_in1_1_buf5698_merged1774_write.extract<32, 63>();
	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_41_write(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_41_res, gp_in1_1_buf56_us96, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_42_res = us_gp_in1_1_buf5698_merged1774_write.extract<64, 95>();
	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_42_write(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_42_res, gp_in1_1_buf56_us96, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_43_res = us_gp_in1_1_buf5698_merged1774_write.extract<96, 127>();
	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_43_write(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_43_res, gp_in1_1_buf56_us96, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_44_res = us_gp_in1_1_buf5698_merged1774_write.extract<128, 159>();
	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_44_write(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_44_res, gp_in1_1_buf56_us96, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_45_res = us_gp_in1_1_buf5698_merged1774_write.extract<160, 191>();
	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_45_write(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_45_res, gp_in1_1_buf56_us96, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_46_res = us_gp_in1_1_buf5698_merged1774_write.extract<192, 223>();
	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_46_write(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_46_res, gp_in1_1_buf56_us96, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_47_res = us_gp_in1_1_buf5698_merged1774_write.extract<224, 255>();
	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_47_write(gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_47_res, gp_in1_1_buf56_us96, root, us_gp_in1_1_buf5697, us_gp_in1_1_buf5698, dynamic_address);
}

struct gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_809_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_469_cache {
	// RAM Box: {[7, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_810_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_471_cache {
	// RAM Box: {[6, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_811_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_473_cache {
	// RAM Box: {[5, 2045], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_812_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_475_cache {
	// RAM Box: {[4, 2044], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_813_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_477_cache {
	// RAM Box: {[3, 2043], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_814_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_479_cache {
	// RAM Box: {[2, 2042], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_815_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_481_cache {
	// RAM Box: {[1, 2041], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_816_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_483_cache {
	// RAM Box: {[0, 2040], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_1_buf56_us96_FIFO_buf537_cache {
  // Reader addrs...
    // { lp_in1_0102_merged1777[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[7 + 8lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
    // { lp_in1_0102_merged1777[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[6 + 8lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
    // { lp_in1_0102_merged1777[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[5 + 8lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
    // { lp_in1_0102_merged1777[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[4 + 8lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
    // { lp_in1_0102_merged1777[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[3 + 8lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
    // { lp_in1_0102_merged1777[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[2 + 8lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
    // { lp_in1_0102_merged1777[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[1 + 8lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
    // { lp_in1_0102_merged1777[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[8lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
  // # of banks: 8
  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_809_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_469_cache gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_809_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_469;
  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_810_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_471_cache gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_810_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_471;
  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_811_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_473_cache gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_811_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_473;
  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_812_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_475_cache gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_812_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_475;
  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_813_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_477_cache gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_813_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_477;
  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_814_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_479_cache gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_814_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_479;
  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_815_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_481_cache gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_815_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_481;
  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_816_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_483_cache gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_816_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_483;
};



inline void gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_809_write(hw_uint<32> & gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_809, gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int gp_in1_1_buf56_us96_to_gp_9369_ld539, int gp_in1_1_buf56_us96_to_gp_9369_ld538, int dynamic_address) {
  gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_809_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_469.push(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_809);
}

inline void gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_810_write(hw_uint<32> & gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_810, gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int gp_in1_1_buf56_us96_to_gp_9369_ld539, int gp_in1_1_buf56_us96_to_gp_9369_ld538, int dynamic_address) {
  gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_810_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_471.push(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_810);
}

inline void gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_811_write(hw_uint<32> & gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_811, gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int gp_in1_1_buf56_us96_to_gp_9369_ld539, int gp_in1_1_buf56_us96_to_gp_9369_ld538, int dynamic_address) {
  gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_811_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_473.push(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_811);
}

inline void gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_812_write(hw_uint<32> & gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_812, gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int gp_in1_1_buf56_us96_to_gp_9369_ld539, int gp_in1_1_buf56_us96_to_gp_9369_ld538, int dynamic_address) {
  gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_812_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_475.push(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_812);
}

inline void gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_813_write(hw_uint<32> & gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_813, gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int gp_in1_1_buf56_us96_to_gp_9369_ld539, int gp_in1_1_buf56_us96_to_gp_9369_ld538, int dynamic_address) {
  gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_813_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_477.push(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_813);
}

inline void gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_814_write(hw_uint<32> & gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_814, gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int gp_in1_1_buf56_us96_to_gp_9369_ld539, int gp_in1_1_buf56_us96_to_gp_9369_ld538, int dynamic_address) {
  gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_814_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_479.push(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_814);
}

inline void gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_815_write(hw_uint<32> & gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_815, gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int gp_in1_1_buf56_us96_to_gp_9369_ld539, int gp_in1_1_buf56_us96_to_gp_9369_ld538, int dynamic_address) {
  gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_815_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_481.push(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_815);
}

inline void gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_816_write(hw_uint<32> & gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_816, gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int gp_in1_1_buf56_us96_to_gp_9369_ld539, int gp_in1_1_buf56_us96_to_gp_9369_ld538, int dynamic_address) {
  gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_816_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_483.push(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_816);
}

inline hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_469_select(gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_469 read pattern: { lp_in1_0102_merged1777[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[7 + 8lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
  // Read schedule : { lp_in1_0102_merged1777[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 28] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_809 = gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_809_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_469.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_809;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_471_select(gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_471 read pattern: { lp_in1_0102_merged1777[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[6 + 8lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
  // Read schedule : { lp_in1_0102_merged1777[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 28] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_810 = gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_810_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_471.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_810;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_473_select(gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_473 read pattern: { lp_in1_0102_merged1777[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[5 + 8lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
  // Read schedule : { lp_in1_0102_merged1777[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 28] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_811 = gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_811_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_473.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_811;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_475_select(gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_475 read pattern: { lp_in1_0102_merged1777[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[4 + 8lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
  // Read schedule : { lp_in1_0102_merged1777[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 28] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_812 = gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_812_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_475.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_812;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_477_select(gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_477 read pattern: { lp_in1_0102_merged1777[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[3 + 8lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
  // Read schedule : { lp_in1_0102_merged1777[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 28] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_813 = gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_813_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_477.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_813;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_479_select(gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_479 read pattern: { lp_in1_0102_merged1777[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[2 + 8lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
  // Read schedule : { lp_in1_0102_merged1777[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 28] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_814 = gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_814_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_479.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_814;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_481_select(gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_481 read pattern: { lp_in1_0102_merged1777[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[1 + 8lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
  // Read schedule : { lp_in1_0102_merged1777[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 28] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_815 = gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_815_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_481.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_815;
  return 0;
}

inline hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_483_select(gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_483 read pattern: { lp_in1_0102_merged1777[root = 0, lp_in1_0101, lp_in1_0102] -> gp_in1_1_buf56_us96_FIFO_buf537[8lp_in1_0102, lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
  // Read schedule : { lp_in1_0102_merged1777[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 28] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_816 = gp_in1_1_buf56_us96_FIFO_buf537.gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_816_to_gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_483.peek(/* one reader or all rams */ 0);
  return value_gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_816;
  return 0;
}

// # of bundles = 2
// gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_write
//	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_809
//	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_810
//	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_811
//	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_812
//	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_813
//	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_814
//	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_815
//	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_816
inline void gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_write_bundle_write(hw_uint<256>& gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_write, gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int gp_in1_1_buf56_us96_to_gp_9369_ld539, int gp_in1_1_buf56_us96_to_gp_9369_ld538, int dynamic_address) {
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_809_res = gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_write.extract<0, 31>();
	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_809_write(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_809_res, gp_in1_1_buf56_us96_FIFO_buf537, root, gp_in1_1_buf56_us96_to_gp_9369_ld539, gp_in1_1_buf56_us96_to_gp_9369_ld538, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_810_res = gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_write.extract<32, 63>();
	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_810_write(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_810_res, gp_in1_1_buf56_us96_FIFO_buf537, root, gp_in1_1_buf56_us96_to_gp_9369_ld539, gp_in1_1_buf56_us96_to_gp_9369_ld538, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_811_res = gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_write.extract<64, 95>();
	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_811_write(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_811_res, gp_in1_1_buf56_us96_FIFO_buf537, root, gp_in1_1_buf56_us96_to_gp_9369_ld539, gp_in1_1_buf56_us96_to_gp_9369_ld538, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_812_res = gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_write.extract<96, 127>();
	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_812_write(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_812_res, gp_in1_1_buf56_us96_FIFO_buf537, root, gp_in1_1_buf56_us96_to_gp_9369_ld539, gp_in1_1_buf56_us96_to_gp_9369_ld538, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_813_res = gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_write.extract<128, 159>();
	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_813_write(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_813_res, gp_in1_1_buf56_us96_FIFO_buf537, root, gp_in1_1_buf56_us96_to_gp_9369_ld539, gp_in1_1_buf56_us96_to_gp_9369_ld538, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_814_res = gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_write.extract<160, 191>();
	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_814_write(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_814_res, gp_in1_1_buf56_us96_FIFO_buf537, root, gp_in1_1_buf56_us96_to_gp_9369_ld539, gp_in1_1_buf56_us96_to_gp_9369_ld538, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_815_res = gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_write.extract<192, 223>();
	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_815_write(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_815_res, gp_in1_1_buf56_us96_FIFO_buf537, root, gp_in1_1_buf56_us96_to_gp_9369_ld539, gp_in1_1_buf56_us96_to_gp_9369_ld538, dynamic_address);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_816_res = gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_write.extract<224, 255>();
	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_816_write(gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_816_res, gp_in1_1_buf56_us96_FIFO_buf537, root, gp_in1_1_buf56_us96_to_gp_9369_ld539, gp_in1_1_buf56_us96_to_gp_9369_ld538, dynamic_address);
}

// lp_in1_0102_merged1777_read
//	gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_469
//	gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_471
//	gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_473
//	gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_475
//	gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_477
//	gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_479
//	gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_481
//	gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_483
inline hw_uint<256> gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_read_bundle_read(gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  // # of ports in bundle: 8
    // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_469
    // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_471
    // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_473
    // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_475
    // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_477
    // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_479
    // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_481
    // gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_483

	hw_uint<256> result;
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_469_res = gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_469_select(gp_in1_1_buf56_us96_FIFO_buf537, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<0, 256>(result, gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_469_res);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_471_res = gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_471_select(gp_in1_1_buf56_us96_FIFO_buf537, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<32, 256>(result, gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_471_res);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_473_res = gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_473_select(gp_in1_1_buf56_us96_FIFO_buf537, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<64, 256>(result, gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_473_res);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_475_res = gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_475_select(gp_in1_1_buf56_us96_FIFO_buf537, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<96, 256>(result, gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_475_res);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_477_res = gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_477_select(gp_in1_1_buf56_us96_FIFO_buf537, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<128, 256>(result, gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_477_res);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_479_res = gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_479_select(gp_in1_1_buf56_us96_FIFO_buf537, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<160, 256>(result, gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_479_res);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_481_res = gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_481_select(gp_in1_1_buf56_us96_FIFO_buf537, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<192, 256>(result, gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_481_res);
	hw_uint<32>  gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_483_res = gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_483_select(gp_in1_1_buf56_us96_FIFO_buf537, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<224, 256>(result, gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_483_res);
	return result;
}

struct gp_in1_2_buf64_gp_in1_266_merged1763_790_to_gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged1822_787_cache {
	// RAM Box: {[2, 512], [1, 512]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_gp_in1_266_merged1763_789_to_gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged1822_788_cache {
	// RAM Box: {[1, 511], [1, 512]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_gp_in1_266_merged1763_790_to_gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged1878_783_cache {
	// RAM Box: {[2, 512], [1, 512]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_gp_in1_266_merged1763_789_to_gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged1878_784_cache {
	// RAM Box: {[1, 511], [1, 512]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_gp_in1_266_merged1763_789_to_gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged1876_779_cache {
	// RAM Box: {[1, 519], [0, 512]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_gp_in1_266_merged1763_790_to_gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged1876_780_cache {
	// RAM Box: {[0, 518], [0, 512]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_cache {
  // Reader addrs...
    // { gp_in1_2_buf64_ld374_merged1822[root = 0, gp_in1_2_buf64_ld375, gp_in1_2_buf64_ld374] -> gp_in1_2_buf64[2 + 2gp_in1_2_buf64_ld374, 1 + gp_in1_2_buf64_ld375] : 0 <= gp_in1_2_buf64_ld375 <= 511 and 0 <= gp_in1_2_buf64_ld374 <= 255 }
    // { gp_in1_2_buf64_ld374_merged1822[root = 0, gp_in1_2_buf64_ld375, gp_in1_2_buf64_ld374] -> gp_in1_2_buf64[1 + 2gp_in1_2_buf64_ld374, 1 + gp_in1_2_buf64_ld375] : 0 <= gp_in1_2_buf64_ld375 <= 511 and 0 <= gp_in1_2_buf64_ld374 <= 255 }
    // { gp_in1_2_buf64_ld378_merged1878[root = 0, gp_in1_2_buf64_ld379, gp_in1_2_buf64_ld378] -> gp_in1_2_buf64[2 + 2gp_in1_2_buf64_ld378, 1 + gp_in1_2_buf64_ld379] : 0 <= gp_in1_2_buf64_ld379 <= 511 and 0 <= gp_in1_2_buf64_ld378 <= 255 }
    // { gp_in1_2_buf64_ld378_merged1878[root = 0, gp_in1_2_buf64_ld379, gp_in1_2_buf64_ld378] -> gp_in1_2_buf64[1 + 2gp_in1_2_buf64_ld378, 1 + gp_in1_2_buf64_ld379] : 0 <= gp_in1_2_buf64_ld379 <= 511 and 0 <= gp_in1_2_buf64_ld378 <= 255 }
    // { gp_in1_2_buf64_ld382_merged1876[root = 0, gp_in1_2_buf64_ld383, gp_in1_2_buf64_ld382] -> gp_in1_2_buf64[1 + 2gp_in1_2_buf64_ld382, gp_in1_2_buf64_ld383] : 0 <= gp_in1_2_buf64_ld383 <= 512 and 0 <= gp_in1_2_buf64_ld382 <= 259 }
    // { gp_in1_2_buf64_ld382_merged1876[root = 0, gp_in1_2_buf64_ld383, gp_in1_2_buf64_ld382] -> gp_in1_2_buf64[2gp_in1_2_buf64_ld382, gp_in1_2_buf64_ld383] : 0 <= gp_in1_2_buf64_ld383 <= 512 and 0 <= gp_in1_2_buf64_ld382 <= 259 }
  // # of banks: 6
  gp_in1_2_buf64_gp_in1_266_merged1763_790_to_gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged1822_787_cache gp_in1_2_buf64_gp_in1_266_merged1763_790_to_gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged1822_787;
  gp_in1_2_buf64_gp_in1_266_merged1763_789_to_gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged1822_788_cache gp_in1_2_buf64_gp_in1_266_merged1763_789_to_gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged1822_788;
  gp_in1_2_buf64_gp_in1_266_merged1763_790_to_gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged1878_783_cache gp_in1_2_buf64_gp_in1_266_merged1763_790_to_gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged1878_783;
  gp_in1_2_buf64_gp_in1_266_merged1763_789_to_gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged1878_784_cache gp_in1_2_buf64_gp_in1_266_merged1763_789_to_gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged1878_784;
  gp_in1_2_buf64_gp_in1_266_merged1763_789_to_gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged1876_779_cache gp_in1_2_buf64_gp_in1_266_merged1763_789_to_gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged1876_779;
  gp_in1_2_buf64_gp_in1_266_merged1763_790_to_gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged1876_780_cache gp_in1_2_buf64_gp_in1_266_merged1763_790_to_gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged1876_780;
};



inline void gp_in1_2_buf64_gp_in1_266_merged1763_789_write(hw_uint<32> & gp_in1_2_buf64_gp_in1_266_merged1763_789, gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
  gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged1763_789_to_gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged1822_788.push(gp_in1_2_buf64_gp_in1_266_merged1763_789);
  gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged1763_789_to_gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged1878_784.push(gp_in1_2_buf64_gp_in1_266_merged1763_789);
  gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged1763_789_to_gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged1876_779.push(gp_in1_2_buf64_gp_in1_266_merged1763_789);
}

inline void gp_in1_2_buf64_gp_in1_266_merged1763_790_write(hw_uint<32> & gp_in1_2_buf64_gp_in1_266_merged1763_790, gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
  gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged1763_790_to_gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged1822_787.push(gp_in1_2_buf64_gp_in1_266_merged1763_790);
  gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged1763_790_to_gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged1878_783.push(gp_in1_2_buf64_gp_in1_266_merged1763_790);
  gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged1763_790_to_gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged1876_780.push(gp_in1_2_buf64_gp_in1_266_merged1763_790);
}

inline hw_uint<32>  gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged1822_787_select(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_2_buf64_ld375, int gp_in1_2_buf64_ld374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged1822_787 read pattern: { gp_in1_2_buf64_ld374_merged1822[root = 0, gp_in1_2_buf64_ld375, gp_in1_2_buf64_ld374] -> gp_in1_2_buf64[2 + 2gp_in1_2_buf64_ld374, 1 + gp_in1_2_buf64_ld375] : 0 <= gp_in1_2_buf64_ld375 <= 511 and 0 <= gp_in1_2_buf64_ld374 <= 255 }
  // Read schedule : { gp_in1_2_buf64_ld374_merged1822[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 31] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_266_merged1763[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 24] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in1_2_buf64_gp_in1_266_merged1763_790 = gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged1763_790_to_gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged1822_787.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_gp_in1_266_merged1763_790;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged1822_788_select(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_2_buf64_ld375, int gp_in1_2_buf64_ld374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged1822_788 read pattern: { gp_in1_2_buf64_ld374_merged1822[root = 0, gp_in1_2_buf64_ld375, gp_in1_2_buf64_ld374] -> gp_in1_2_buf64[1 + 2gp_in1_2_buf64_ld374, 1 + gp_in1_2_buf64_ld375] : 0 <= gp_in1_2_buf64_ld375 <= 511 and 0 <= gp_in1_2_buf64_ld374 <= 255 }
  // Read schedule : { gp_in1_2_buf64_ld374_merged1822[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 31] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_266_merged1763[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 24] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in1_2_buf64_gp_in1_266_merged1763_789 = gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged1763_789_to_gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged1822_788.peek(/* one reader or all rams */ 1);
  return value_gp_in1_2_buf64_gp_in1_266_merged1763_789;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged1878_783_select(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_2_buf64_ld379, int gp_in1_2_buf64_ld378, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged1878_783 read pattern: { gp_in1_2_buf64_ld378_merged1878[root = 0, gp_in1_2_buf64_ld379, gp_in1_2_buf64_ld378] -> gp_in1_2_buf64[2 + 2gp_in1_2_buf64_ld378, 1 + gp_in1_2_buf64_ld379] : 0 <= gp_in1_2_buf64_ld379 <= 511 and 0 <= gp_in1_2_buf64_ld378 <= 255 }
  // Read schedule : { gp_in1_2_buf64_ld378_merged1878[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 30] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_266_merged1763[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 24] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in1_2_buf64_gp_in1_266_merged1763_790 = gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged1763_790_to_gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged1878_783.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_gp_in1_266_merged1763_790;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged1878_784_select(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_2_buf64_ld379, int gp_in1_2_buf64_ld378, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged1878_784 read pattern: { gp_in1_2_buf64_ld378_merged1878[root = 0, gp_in1_2_buf64_ld379, gp_in1_2_buf64_ld378] -> gp_in1_2_buf64[1 + 2gp_in1_2_buf64_ld378, 1 + gp_in1_2_buf64_ld379] : 0 <= gp_in1_2_buf64_ld379 <= 511 and 0 <= gp_in1_2_buf64_ld378 <= 255 }
  // Read schedule : { gp_in1_2_buf64_ld378_merged1878[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 30] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_266_merged1763[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 24] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in1_2_buf64_gp_in1_266_merged1763_789 = gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged1763_789_to_gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged1878_784.peek(/* one reader or all rams */ 1);
  return value_gp_in1_2_buf64_gp_in1_266_merged1763_789;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged1876_779_select(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_2_buf64_ld383, int gp_in1_2_buf64_ld382, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged1876_779 read pattern: { gp_in1_2_buf64_ld382_merged1876[root = 0, gp_in1_2_buf64_ld383, gp_in1_2_buf64_ld382] -> gp_in1_2_buf64[1 + 2gp_in1_2_buf64_ld382, gp_in1_2_buf64_ld383] : 0 <= gp_in1_2_buf64_ld383 <= 512 and 0 <= gp_in1_2_buf64_ld382 <= 259 }
  // Read schedule : { gp_in1_2_buf64_ld382_merged1876[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 26] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in1_266_merged1763[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 24] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in1_2_buf64_gp_in1_266_merged1763_789 = gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged1763_789_to_gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged1876_779.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_gp_in1_266_merged1763_789;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged1876_780_select(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_2_buf64_ld383, int gp_in1_2_buf64_ld382, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged1876_780 read pattern: { gp_in1_2_buf64_ld382_merged1876[root = 0, gp_in1_2_buf64_ld383, gp_in1_2_buf64_ld382] -> gp_in1_2_buf64[2gp_in1_2_buf64_ld382, gp_in1_2_buf64_ld383] : 0 <= gp_in1_2_buf64_ld383 <= 512 and 0 <= gp_in1_2_buf64_ld382 <= 259 }
  // Read schedule : { gp_in1_2_buf64_ld382_merged1876[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 26] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  // Write schedule: { gp_in1_266_merged1763[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 24] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in1_2_buf64_gp_in1_266_merged1763_790 = gp_in1_2_buf64.gp_in1_2_buf64_gp_in1_266_merged1763_790_to_gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged1876_780.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_gp_in1_266_merged1763_790;
  return 0;
}

// # of bundles = 4
// gp_in1_266_merged1763_write
//	gp_in1_2_buf64_gp_in1_266_merged1763_789
//	gp_in1_2_buf64_gp_in1_266_merged1763_790
inline void gp_in1_2_buf64_gp_in1_266_merged1763_write_bundle_write(hw_uint<64>& gp_in1_266_merged1763_write, gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_265, int gp_in1_266, int dynamic_address) {
	hw_uint<32>  gp_in1_2_buf64_gp_in1_266_merged1763_789_res = gp_in1_266_merged1763_write.extract<0, 31>();
	gp_in1_2_buf64_gp_in1_266_merged1763_789_write(gp_in1_2_buf64_gp_in1_266_merged1763_789_res, gp_in1_2_buf64, root, gp_in1_265, gp_in1_266, dynamic_address);
	hw_uint<32>  gp_in1_2_buf64_gp_in1_266_merged1763_790_res = gp_in1_266_merged1763_write.extract<32, 63>();
	gp_in1_2_buf64_gp_in1_266_merged1763_790_write(gp_in1_2_buf64_gp_in1_266_merged1763_790_res, gp_in1_2_buf64, root, gp_in1_265, gp_in1_266, dynamic_address);
}

// gp_in1_2_buf64_ld374_merged1822_read
//	gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged1822_787
//	gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged1822_788
inline hw_uint<64> gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged1822_read_bundle_read(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_2_buf64_ld375, int gp_in1_2_buf64_ld374, int dynamic_address) {
  // # of ports in bundle: 2
    // gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged1822_787
    // gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged1822_788

	hw_uint<64> result;
	hw_uint<32>  gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged1822_787_res = gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged1822_787_select(gp_in1_2_buf64, root, gp_in1_2_buf64_ld375, gp_in1_2_buf64_ld374, dynamic_address);
	set_at<0, 64>(result, gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged1822_787_res);
	hw_uint<32>  gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged1822_788_res = gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged1822_788_select(gp_in1_2_buf64, root, gp_in1_2_buf64_ld375, gp_in1_2_buf64_ld374, dynamic_address);
	set_at<32, 64>(result, gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged1822_788_res);
	return result;
}

// gp_in1_2_buf64_ld378_merged1878_read
//	gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged1878_783
//	gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged1878_784
inline hw_uint<64> gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged1878_read_bundle_read(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_2_buf64_ld379, int gp_in1_2_buf64_ld378, int dynamic_address) {
  // # of ports in bundle: 2
    // gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged1878_783
    // gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged1878_784

	hw_uint<64> result;
	hw_uint<32>  gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged1878_783_res = gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged1878_783_select(gp_in1_2_buf64, root, gp_in1_2_buf64_ld379, gp_in1_2_buf64_ld378, dynamic_address);
	set_at<0, 64>(result, gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged1878_783_res);
	hw_uint<32>  gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged1878_784_res = gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged1878_784_select(gp_in1_2_buf64, root, gp_in1_2_buf64_ld379, gp_in1_2_buf64_ld378, dynamic_address);
	set_at<32, 64>(result, gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged1878_784_res);
	return result;
}

// gp_in1_2_buf64_ld382_merged1876_read
//	gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged1876_779
//	gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged1876_780
inline hw_uint<64> gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged1876_read_bundle_read(gp_in1_2_buf64_cache& gp_in1_2_buf64, int root, int gp_in1_2_buf64_ld383, int gp_in1_2_buf64_ld382, int dynamic_address) {
  // # of ports in bundle: 2
    // gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged1876_779
    // gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged1876_780

	hw_uint<64> result;
	hw_uint<32>  gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged1876_779_res = gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged1876_779_select(gp_in1_2_buf64, root, gp_in1_2_buf64_ld383, gp_in1_2_buf64_ld382, dynamic_address);
	set_at<0, 64>(result, gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged1876_779_res);
	hw_uint<32>  gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged1876_780_res = gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged1876_780_select(gp_in1_2_buf64, root, gp_in1_2_buf64_ld383, gp_in1_2_buf64_ld382, dynamic_address);
	set_at<32, 64>(result, gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged1876_780_res);
	return result;
}

struct gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged1832_773_to_gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged1749_397_cache {
	// RAM Box: {[2, 512], [1, 512]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged1832_774_to_gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged1749_399_cache {
	// RAM Box: {[1, 511], [1, 512]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_FIFO_buf541_cache {
  // Reader addrs...
    // { lp_in1_286_merged1749[root = 0, lp_in1_285, lp_in1_286] -> gp_in1_2_buf64_FIFO_buf541[2 + 2lp_in1_286, 1 + lp_in1_285] : 0 <= lp_in1_285 <= 511 and 0 <= lp_in1_286 <= 255 }
    // { lp_in1_286_merged1749[root = 0, lp_in1_285, lp_in1_286] -> gp_in1_2_buf64_FIFO_buf541[1 + 2lp_in1_286, 1 + lp_in1_285] : 0 <= lp_in1_285 <= 511 and 0 <= lp_in1_286 <= 255 }
  // # of banks: 2
  gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged1832_773_to_gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged1749_397_cache gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged1832_773_to_gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged1749_397;
  gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged1832_774_to_gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged1749_399_cache gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged1832_774_to_gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged1749_399;
};



inline void gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged1832_773_write(hw_uint<32> & gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged1832_773, gp_in1_2_buf64_FIFO_buf541_cache& gp_in1_2_buf64_FIFO_buf541, int root, int gp_in1_2_buf64_to_gp_11373_ld543, int gp_in1_2_buf64_to_gp_11373_ld542, int dynamic_address) {
  gp_in1_2_buf64_FIFO_buf541.gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged1832_773_to_gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged1749_397.push(gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged1832_773);
}

inline void gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged1832_774_write(hw_uint<32> & gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged1832_774, gp_in1_2_buf64_FIFO_buf541_cache& gp_in1_2_buf64_FIFO_buf541, int root, int gp_in1_2_buf64_to_gp_11373_ld543, int gp_in1_2_buf64_to_gp_11373_ld542, int dynamic_address) {
  gp_in1_2_buf64_FIFO_buf541.gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged1832_774_to_gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged1749_399.push(gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged1832_774);
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged1749_397_select(gp_in1_2_buf64_FIFO_buf541_cache& gp_in1_2_buf64_FIFO_buf541, int root, int lp_in1_285, int lp_in1_286, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged1749_397 read pattern: { lp_in1_286_merged1749[root = 0, lp_in1_285, lp_in1_286] -> gp_in1_2_buf64_FIFO_buf541[2 + 2lp_in1_286, 1 + lp_in1_285] : 0 <= lp_in1_285 <= 511 and 0 <= lp_in1_286 <= 255 }
  // Read schedule : { lp_in1_286_merged1749[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 89] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_2_buf64_to_gp_11373_ld542_merged1832[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 36] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged1832_773 = gp_in1_2_buf64_FIFO_buf541.gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged1832_773_to_gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged1749_397.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged1832_773;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged1749_399_select(gp_in1_2_buf64_FIFO_buf541_cache& gp_in1_2_buf64_FIFO_buf541, int root, int lp_in1_285, int lp_in1_286, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged1749_399 read pattern: { lp_in1_286_merged1749[root = 0, lp_in1_285, lp_in1_286] -> gp_in1_2_buf64_FIFO_buf541[1 + 2lp_in1_286, 1 + lp_in1_285] : 0 <= lp_in1_285 <= 511 and 0 <= lp_in1_286 <= 255 }
  // Read schedule : { lp_in1_286_merged1749[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 89] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_2_buf64_to_gp_11373_ld542_merged1832[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 36] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged1832_774 = gp_in1_2_buf64_FIFO_buf541.gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged1832_774_to_gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged1749_399.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged1832_774;
  return 0;
}

// # of bundles = 2
// gp_in1_2_buf64_to_gp_11373_ld542_merged1832_write
//	gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged1832_773
//	gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged1832_774
inline void gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged1832_write_bundle_write(hw_uint<64>& gp_in1_2_buf64_to_gp_11373_ld542_merged1832_write, gp_in1_2_buf64_FIFO_buf541_cache& gp_in1_2_buf64_FIFO_buf541, int root, int gp_in1_2_buf64_to_gp_11373_ld543, int gp_in1_2_buf64_to_gp_11373_ld542, int dynamic_address) {
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged1832_773_res = gp_in1_2_buf64_to_gp_11373_ld542_merged1832_write.extract<0, 31>();
	gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged1832_773_write(gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged1832_773_res, gp_in1_2_buf64_FIFO_buf541, root, gp_in1_2_buf64_to_gp_11373_ld543, gp_in1_2_buf64_to_gp_11373_ld542, dynamic_address);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged1832_774_res = gp_in1_2_buf64_to_gp_11373_ld542_merged1832_write.extract<32, 63>();
	gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged1832_774_write(gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged1832_774_res, gp_in1_2_buf64_FIFO_buf541, root, gp_in1_2_buf64_to_gp_11373_ld543, gp_in1_2_buf64_to_gp_11373_ld542, dynamic_address);
}

// lp_in1_286_merged1749_read
//	gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged1749_397
//	gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged1749_399
inline hw_uint<64> gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged1749_read_bundle_read(gp_in1_2_buf64_FIFO_buf541_cache& gp_in1_2_buf64_FIFO_buf541, int root, int lp_in1_285, int lp_in1_286, int dynamic_address) {
  // # of ports in bundle: 2
    // gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged1749_397
    // gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged1749_399

	hw_uint<64> result;
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged1749_397_res = gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged1749_397_select(gp_in1_2_buf64_FIFO_buf541, root, lp_in1_285, lp_in1_286, dynamic_address);
	set_at<0, 64>(result, gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged1749_397_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged1749_399_res = gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged1749_399_select(gp_in1_2_buf64_FIFO_buf541, root, lp_in1_285, lp_in1_286, dynamic_address);
	set_at<32, 64>(result, gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged1749_399_res);
	return result;
}

struct gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged1866_769_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_36_cache {
	// RAM Box: {[2, 512], [1, 512]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged1866_769_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_37_cache {
	// RAM Box: {[2, 512], [1, 512]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged1866_770_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_38_cache {
	// RAM Box: {[1, 511], [1, 512]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged1866_770_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_39_cache {
	// RAM Box: {[1, 511], [1, 512]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_FIFO_buf545_cache {
  // Reader addrs...
    // { us_gp_in1_2_buf6490_merged1789[root = 0, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490] -> gp_in1_2_buf64_FIFO_buf545[2 + 2us_gp_in1_2_buf6490, o1] : 0 <= us_gp_in1_2_buf6489 <= 1023 and 0 <= us_gp_in1_2_buf6490 <= 255 and us_gp_in1_2_buf6489 < 2o1 <= 2 + us_gp_in1_2_buf6489 }
    // { us_gp_in1_2_buf6490_merged1789[root = 0, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490] -> gp_in1_2_buf64_FIFO_buf545[2 + 2us_gp_in1_2_buf6490, o1] : 0 <= us_gp_in1_2_buf6489 <= 1023 and 0 <= us_gp_in1_2_buf6490 <= 255 and us_gp_in1_2_buf6489 < 2o1 <= 2 + us_gp_in1_2_buf6489 }
    // { us_gp_in1_2_buf6490_merged1789[root = 0, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490] -> gp_in1_2_buf64_FIFO_buf545[1 + 2us_gp_in1_2_buf6490, o1] : 0 <= us_gp_in1_2_buf6489 <= 1023 and 0 <= us_gp_in1_2_buf6490 <= 255 and us_gp_in1_2_buf6489 < 2o1 <= 2 + us_gp_in1_2_buf6489 }
    // { us_gp_in1_2_buf6490_merged1789[root = 0, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490] -> gp_in1_2_buf64_FIFO_buf545[1 + 2us_gp_in1_2_buf6490, o1] : 0 <= us_gp_in1_2_buf6489 <= 1023 and 0 <= us_gp_in1_2_buf6490 <= 255 and us_gp_in1_2_buf6489 < 2o1 <= 2 + us_gp_in1_2_buf6489 }
  // # of banks: 4
  gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged1866_769_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_36_cache gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged1866_769_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_36;
  gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged1866_769_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_37_cache gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged1866_769_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_37;
  gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged1866_770_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_38_cache gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged1866_770_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_38;
  gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged1866_770_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_39_cache gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged1866_770_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_39;
};



inline void gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged1866_769_write(hw_uint<32> & gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged1866_769, gp_in1_2_buf64_FIFO_buf545_cache& gp_in1_2_buf64_FIFO_buf545, int root, int gp_in1_2_buf64_to_gp_26377_ld547, int gp_in1_2_buf64_to_gp_26377_ld546, int dynamic_address) {
  gp_in1_2_buf64_FIFO_buf545.gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged1866_769_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_36.push(gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged1866_769);
  gp_in1_2_buf64_FIFO_buf545.gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged1866_769_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_37.push(gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged1866_769);
}

inline void gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged1866_770_write(hw_uint<32> & gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged1866_770, gp_in1_2_buf64_FIFO_buf545_cache& gp_in1_2_buf64_FIFO_buf545, int root, int gp_in1_2_buf64_to_gp_26377_ld547, int gp_in1_2_buf64_to_gp_26377_ld546, int dynamic_address) {
  gp_in1_2_buf64_FIFO_buf545.gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged1866_770_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_38.push(gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged1866_770);
  gp_in1_2_buf64_FIFO_buf545.gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged1866_770_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_39.push(gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged1866_770);
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_36_select(gp_in1_2_buf64_FIFO_buf545_cache& gp_in1_2_buf64_FIFO_buf545, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_36 read pattern: { us_gp_in1_2_buf6490_merged1789[root = 0, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490] -> gp_in1_2_buf64_FIFO_buf545[2 + 2us_gp_in1_2_buf6490, o1] : 0 <= us_gp_in1_2_buf6489 <= 1023 and 0 <= us_gp_in1_2_buf6490 <= 255 and us_gp_in1_2_buf6489 < 2o1 <= 2 + us_gp_in1_2_buf6489 }
  // Read schedule : { us_gp_in1_2_buf6490_merged1789[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 43] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_2_buf64_to_gp_26377_ld546_merged1866[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 41] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged1866_769 = gp_in1_2_buf64_FIFO_buf545.gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged1866_769_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_36.peek(/* one reader or all rams */ ((-1 - us_gp_in1_2_buf6489) % 2 == 0 && 254 - us_gp_in1_2_buf6490 >= 0) ? ((255 - us_gp_in1_2_buf6490)) : 0);
  return value_gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged1866_769;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_37_select(gp_in1_2_buf64_FIFO_buf545_cache& gp_in1_2_buf64_FIFO_buf545, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_37 read pattern: { us_gp_in1_2_buf6490_merged1789[root = 0, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490] -> gp_in1_2_buf64_FIFO_buf545[2 + 2us_gp_in1_2_buf6490, o1] : 0 <= us_gp_in1_2_buf6489 <= 1023 and 0 <= us_gp_in1_2_buf6490 <= 255 and us_gp_in1_2_buf6489 < 2o1 <= 2 + us_gp_in1_2_buf6489 }
  // Read schedule : { us_gp_in1_2_buf6490_merged1789[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 43] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_2_buf64_to_gp_26377_ld546_merged1866[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 41] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged1866_769 = gp_in1_2_buf64_FIFO_buf545.gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged1866_769_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_37.peek(/* one reader or all rams */ ((-1 - us_gp_in1_2_buf6489) % 2 == 0 && 254 - us_gp_in1_2_buf6490 >= 0) ? ((255 - us_gp_in1_2_buf6490)) : 0);
  return value_gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged1866_769;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_38_select(gp_in1_2_buf64_FIFO_buf545_cache& gp_in1_2_buf64_FIFO_buf545, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_38 read pattern: { us_gp_in1_2_buf6490_merged1789[root = 0, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490] -> gp_in1_2_buf64_FIFO_buf545[1 + 2us_gp_in1_2_buf6490, o1] : 0 <= us_gp_in1_2_buf6489 <= 1023 and 0 <= us_gp_in1_2_buf6490 <= 255 and us_gp_in1_2_buf6489 < 2o1 <= 2 + us_gp_in1_2_buf6489 }
  // Read schedule : { us_gp_in1_2_buf6490_merged1789[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 43] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_2_buf64_to_gp_26377_ld546_merged1866[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 41] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged1866_770 = gp_in1_2_buf64_FIFO_buf545.gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged1866_770_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_38.peek(/* one reader or all rams */ ((-1 - us_gp_in1_2_buf6489) % 2 == 0 && 254 - us_gp_in1_2_buf6490 >= 0) ? ((255 - us_gp_in1_2_buf6490)) : 0);
  return value_gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged1866_770;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_39_select(gp_in1_2_buf64_FIFO_buf545_cache& gp_in1_2_buf64_FIFO_buf545, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_39 read pattern: { us_gp_in1_2_buf6490_merged1789[root = 0, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490] -> gp_in1_2_buf64_FIFO_buf545[1 + 2us_gp_in1_2_buf6490, o1] : 0 <= us_gp_in1_2_buf6489 <= 1023 and 0 <= us_gp_in1_2_buf6490 <= 255 and us_gp_in1_2_buf6489 < 2o1 <= 2 + us_gp_in1_2_buf6489 }
  // Read schedule : { us_gp_in1_2_buf6490_merged1789[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 43] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_2_buf64_to_gp_26377_ld546_merged1866[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 41] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged1866_770 = gp_in1_2_buf64_FIFO_buf545.gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged1866_770_to_gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_39.peek(/* one reader or all rams */ ((-1 - us_gp_in1_2_buf6489) % 2 == 0 && 254 - us_gp_in1_2_buf6490 >= 0) ? ((255 - us_gp_in1_2_buf6490)) : 0);
  return value_gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged1866_770;
  return 0;
}

// # of bundles = 2
// gp_in1_2_buf64_to_gp_26377_ld546_merged1866_write
//	gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged1866_769
//	gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged1866_770
inline void gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged1866_write_bundle_write(hw_uint<64>& gp_in1_2_buf64_to_gp_26377_ld546_merged1866_write, gp_in1_2_buf64_FIFO_buf545_cache& gp_in1_2_buf64_FIFO_buf545, int root, int gp_in1_2_buf64_to_gp_26377_ld547, int gp_in1_2_buf64_to_gp_26377_ld546, int dynamic_address) {
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged1866_769_res = gp_in1_2_buf64_to_gp_26377_ld546_merged1866_write.extract<0, 31>();
	gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged1866_769_write(gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged1866_769_res, gp_in1_2_buf64_FIFO_buf545, root, gp_in1_2_buf64_to_gp_26377_ld547, gp_in1_2_buf64_to_gp_26377_ld546, dynamic_address);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged1866_770_res = gp_in1_2_buf64_to_gp_26377_ld546_merged1866_write.extract<32, 63>();
	gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged1866_770_write(gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged1866_770_res, gp_in1_2_buf64_FIFO_buf545, root, gp_in1_2_buf64_to_gp_26377_ld547, gp_in1_2_buf64_to_gp_26377_ld546, dynamic_address);
}

// us_gp_in1_2_buf6490_merged1789_read
//	gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_36
//	gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_37
//	gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_38
//	gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_39
inline hw_uint<128> gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_read_bundle_read(gp_in1_2_buf64_FIFO_buf545_cache& gp_in1_2_buf64_FIFO_buf545, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
  // # of ports in bundle: 4
    // gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_36
    // gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_37
    // gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_38
    // gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_39

	hw_uint<128> result;
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_36_res = gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_36_select(gp_in1_2_buf64_FIFO_buf545, root, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490, dynamic_address);
	set_at<0, 128>(result, gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_36_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_37_res = gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_37_select(gp_in1_2_buf64_FIFO_buf545, root, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490, dynamic_address);
	set_at<32, 128>(result, gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_37_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_38_res = gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_38_select(gp_in1_2_buf64_FIFO_buf545, root, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490, dynamic_address);
	set_at<64, 128>(result, gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_38_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_39_res = gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_39_select(gp_in1_2_buf64_FIFO_buf545, root, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490, dynamic_address);
	set_at<96, 128>(result, gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_39_res);
	return result;
}

struct gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_765_merged_banks_3_cache {
	// RAM Box: {[1, 511], [0, 512]}
	// Capacity: 522
	// # of read delays: 4
  // 0, 1, 261, 521
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 259> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 259> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_260() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_261() {
		return f4;
	}

	inline hw_uint<32>  peek_520() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_521() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 259
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 259 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 259
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 259 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_766_merged_banks_6_cache {
	// RAM Box: {[0, 512], [0, 512]}
	// Capacity: 522
	// # of read delays: 6
  // 0, 1, 260, 261, 520, 521
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 258> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 258> f7;
	hw_uint<32>  f8;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_259() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_260() {
		return f4;
	}

	inline hw_uint<32>  peek_261() {
		return f6;
	}

	inline hw_uint<32>  peek_519() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_520() {
		return f8;
	}

	inline hw_uint<32>  peek_521() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 258
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 258 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 258
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 258 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct gp_in1_2_buf64_FIFO_buf549_cache {
  // Reader addrs...
    // { gp_in1_374_merged300_sm658_01354[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2gp_in1_374, 2 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
    // { gp_in1_374_merged300_sm658_01354[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[1 + 2gp_in1_374, 2 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
    // { gp_in1_374_merged300_sm658_01354[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2 + 2gp_in1_374, 2 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
    // { gp_in1_374_merged300_sm658_01354[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2gp_in1_374, 1 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
    // { gp_in1_374_merged300_sm658_01354[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[1 + 2gp_in1_374, 1 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
    // { gp_in1_374_merged300_sm658_01354[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2 + 2gp_in1_374, 1 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
    // { gp_in1_374_merged300_sm658_01354[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2gp_in1_374, 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
    // { gp_in1_374_merged300_sm658_01354[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[1 + 2gp_in1_374, 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
    // { gp_in1_374_merged300_sm658_01354[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2 + 2gp_in1_374, 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
  // # of banks: 2
  gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_765_merged_banks_3_cache gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_765_merged_banks_3;
  gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_766_merged_banks_6_cache gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_766_merged_banks_6;
};



inline void gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_765_write(hw_uint<32> & gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_765, gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_2_buf64_to_gp_5381_ld551, int gp_in1_2_buf64_to_gp_5381_ld550, int dynamic_address) {
  gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_765_merged_banks_3.push(gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_765);
}

inline void gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_766_write(hw_uint<32> & gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_766, gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_2_buf64_to_gp_5381_ld551, int gp_in1_2_buf64_to_gp_5381_ld550, int dynamic_address) {
  gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_766_merged_banks_6.push(gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_766);
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_740_select(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_740 read pattern: { gp_in1_374_merged300_sm658_01354[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2gp_in1_374, 2 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
  // Read schedule : { gp_in1_374_merged300_sm658_01354[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 47] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_2_buf64_to_gp_5381_ld550_merged1892[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_766 = gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_766_merged_banks_6.peek_1();
  return value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_766;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_741_select(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_741 read pattern: { gp_in1_374_merged300_sm658_01354[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[1 + 2gp_in1_374, 2 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
  // Read schedule : { gp_in1_374_merged300_sm658_01354[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 47] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_2_buf64_to_gp_5381_ld550_merged1892[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_765 = gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_765_merged_banks_3.peek_1();
  return value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_765;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_742_select(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_742 read pattern: { gp_in1_374_merged300_sm658_01354[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2 + 2gp_in1_374, 2 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
  // Read schedule : { gp_in1_374_merged300_sm658_01354[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 47] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_2_buf64_to_gp_5381_ld550_merged1892[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_766 = gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_766_merged_banks_6.peek_0();
  return value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_766;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_743_select(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_743 read pattern: { gp_in1_374_merged300_sm658_01354[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2gp_in1_374, 1 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
  // Read schedule : { gp_in1_374_merged300_sm658_01354[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 47] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_2_buf64_to_gp_5381_ld550_merged1892[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_766 = gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_766_merged_banks_6.peek_261();
  return value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_766;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_744_select(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_744 read pattern: { gp_in1_374_merged300_sm658_01354[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[1 + 2gp_in1_374, 1 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
  // Read schedule : { gp_in1_374_merged300_sm658_01354[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 47] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_2_buf64_to_gp_5381_ld550_merged1892[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_765 = gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_765_merged_banks_3.peek_261();
  return value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_765;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_745_select(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_745 read pattern: { gp_in1_374_merged300_sm658_01354[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2 + 2gp_in1_374, 1 + 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
  // Read schedule : { gp_in1_374_merged300_sm658_01354[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 47] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_2_buf64_to_gp_5381_ld550_merged1892[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_766 = gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_766_merged_banks_6.peek_260();
  return value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_766;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_746_select(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_746 read pattern: { gp_in1_374_merged300_sm658_01354[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2gp_in1_374, 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
  // Read schedule : { gp_in1_374_merged300_sm658_01354[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 47] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_2_buf64_to_gp_5381_ld550_merged1892[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_766 = gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_766_merged_banks_6.peek_521();
  return value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_766;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_747_select(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_747 read pattern: { gp_in1_374_merged300_sm658_01354[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[1 + 2gp_in1_374, 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
  // Read schedule : { gp_in1_374_merged300_sm658_01354[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 47] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_2_buf64_to_gp_5381_ld550_merged1892[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_765 = gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_765_merged_banks_3.peek_521();
  return value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_765;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_748_select(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_748 read pattern: { gp_in1_374_merged300_sm658_01354[root = 0, gp_in1_373, gp_in1_374] -> gp_in1_2_buf64_FIFO_buf549[2 + 2gp_in1_374, 2gp_in1_373] : 0 <= gp_in1_373 <= 255 and 0 <= gp_in1_374 <= 255 }
  // Read schedule : { gp_in1_374_merged300_sm658_01354[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 47] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_2_buf64_to_gp_5381_ld550_merged1892[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
  auto value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_766 = gp_in1_2_buf64_FIFO_buf549.gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_766_merged_banks_6.peek_520();
  return value_gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_766;
  return 0;
}

// # of bundles = 2
// gp_in1_2_buf64_to_gp_5381_ld550_merged1892_write
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_765
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_766
inline void gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_write_bundle_write(hw_uint<64>& gp_in1_2_buf64_to_gp_5381_ld550_merged1892_write, gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_2_buf64_to_gp_5381_ld551, int gp_in1_2_buf64_to_gp_5381_ld550, int dynamic_address) {
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_765_res = gp_in1_2_buf64_to_gp_5381_ld550_merged1892_write.extract<0, 31>();
	gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_765_write(gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_765_res, gp_in1_2_buf64_FIFO_buf549, root, gp_in1_2_buf64_to_gp_5381_ld551, gp_in1_2_buf64_to_gp_5381_ld550, dynamic_address);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_766_res = gp_in1_2_buf64_to_gp_5381_ld550_merged1892_write.extract<32, 63>();
	gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_766_write(gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_766_res, gp_in1_2_buf64_FIFO_buf549, root, gp_in1_2_buf64_to_gp_5381_ld551, gp_in1_2_buf64_to_gp_5381_ld550, dynamic_address);
}

// gp_in1_374_merged300_sm658_01354_read
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_740
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_741
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_742
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_743
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_744
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_745
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_746
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_747
//	gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_748
inline hw_uint<288> gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_read_bundle_read(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
  // # of ports in bundle: 9
    // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_740
    // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_741
    // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_742
    // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_743
    // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_744
    // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_745
    // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_746
    // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_747
    // gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_748

	hw_uint<288> result;
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_740_res = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_740_select(gp_in1_2_buf64_FIFO_buf549, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<0, 288>(result, gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_740_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_741_res = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_741_select(gp_in1_2_buf64_FIFO_buf549, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<32, 288>(result, gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_741_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_742_res = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_742_select(gp_in1_2_buf64_FIFO_buf549, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<64, 288>(result, gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_742_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_743_res = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_743_select(gp_in1_2_buf64_FIFO_buf549, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<96, 288>(result, gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_743_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_744_res = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_744_select(gp_in1_2_buf64_FIFO_buf549, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<128, 288>(result, gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_744_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_745_res = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_745_select(gp_in1_2_buf64_FIFO_buf549, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<160, 288>(result, gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_745_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_746_res = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_746_select(gp_in1_2_buf64_FIFO_buf549, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<192, 288>(result, gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_746_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_747_res = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_747_select(gp_in1_2_buf64_FIFO_buf549, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<224, 288>(result, gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_747_res);
	hw_uint<32>  gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_748_res = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_748_select(gp_in1_2_buf64_FIFO_buf549, root, gp_in1_373, gp_in1_374, dynamic_address);
	set_at<256, 288>(result, gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_748_res);
	return result;
}

struct gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_32_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_761_cache {
	// RAM Box: {[3, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_33_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_762_cache {
	// RAM Box: {[2, 1022], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_34_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_763_cache {
	// RAM Box: {[1, 1021], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_35_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_764_cache {
	// RAM Box: {[0, 1020], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_us88_cache {
  // Reader addrs...
    // { gp_in1_2_buf64_us88_ld386_merged1846[root = 0, gp_in1_2_buf64_us88_ld387, gp_in1_2_buf64_us88_ld386] -> gp_in1_2_buf64_us88[3 + 4gp_in1_2_buf64_us88_ld386, gp_in1_2_buf64_us88_ld387] : 0 <= gp_in1_2_buf64_us88_ld387 <= 1023 and 0 <= gp_in1_2_buf64_us88_ld386 <= 255 }
    // { gp_in1_2_buf64_us88_ld386_merged1846[root = 0, gp_in1_2_buf64_us88_ld387, gp_in1_2_buf64_us88_ld386] -> gp_in1_2_buf64_us88[2 + 4gp_in1_2_buf64_us88_ld386, gp_in1_2_buf64_us88_ld387] : 0 <= gp_in1_2_buf64_us88_ld387 <= 1023 and 0 <= gp_in1_2_buf64_us88_ld386 <= 255 }
    // { gp_in1_2_buf64_us88_ld386_merged1846[root = 0, gp_in1_2_buf64_us88_ld387, gp_in1_2_buf64_us88_ld386] -> gp_in1_2_buf64_us88[1 + 4gp_in1_2_buf64_us88_ld386, gp_in1_2_buf64_us88_ld387] : 0 <= gp_in1_2_buf64_us88_ld387 <= 1023 and 0 <= gp_in1_2_buf64_us88_ld386 <= 255 }
    // { gp_in1_2_buf64_us88_ld386_merged1846[root = 0, gp_in1_2_buf64_us88_ld387, gp_in1_2_buf64_us88_ld386] -> gp_in1_2_buf64_us88[4gp_in1_2_buf64_us88_ld386, gp_in1_2_buf64_us88_ld387] : 0 <= gp_in1_2_buf64_us88_ld387 <= 1023 and 0 <= gp_in1_2_buf64_us88_ld386 <= 255 }
  // # of banks: 4
  gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_32_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_761_cache gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_32_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_761;
  gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_33_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_762_cache gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_33_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_762;
  gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_34_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_763_cache gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_34_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_763;
  gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_35_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_764_cache gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_35_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_764;
};



inline void gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_32_write(hw_uint<32> & gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_32, gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
  gp_in1_2_buf64_us88.gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_32_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_761.push(gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_32);
}

inline void gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_33_write(hw_uint<32> & gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_33, gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
  gp_in1_2_buf64_us88.gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_33_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_762.push(gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_33);
}

inline void gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_34_write(hw_uint<32> & gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_34, gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
  gp_in1_2_buf64_us88.gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_34_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_763.push(gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_34);
}

inline void gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_35_write(hw_uint<32> & gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_35, gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
  gp_in1_2_buf64_us88.gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_35_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_764.push(gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_35);
}

inline hw_uint<32>  gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_761_select(gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int gp_in1_2_buf64_us88_ld387, int gp_in1_2_buf64_us88_ld386, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_761 read pattern: { gp_in1_2_buf64_us88_ld386_merged1846[root = 0, gp_in1_2_buf64_us88_ld387, gp_in1_2_buf64_us88_ld386] -> gp_in1_2_buf64_us88[3 + 4gp_in1_2_buf64_us88_ld386, gp_in1_2_buf64_us88_ld387] : 0 <= gp_in1_2_buf64_us88_ld387 <= 1023 and 0 <= gp_in1_2_buf64_us88_ld386 <= 255 }
  // Read schedule : { gp_in1_2_buf64_us88_ld386_merged1846[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 46] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in1_2_buf6490_merged1789[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 43] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_32 = gp_in1_2_buf64_us88.gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_32_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_761.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_32;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_762_select(gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int gp_in1_2_buf64_us88_ld387, int gp_in1_2_buf64_us88_ld386, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_762 read pattern: { gp_in1_2_buf64_us88_ld386_merged1846[root = 0, gp_in1_2_buf64_us88_ld387, gp_in1_2_buf64_us88_ld386] -> gp_in1_2_buf64_us88[2 + 4gp_in1_2_buf64_us88_ld386, gp_in1_2_buf64_us88_ld387] : 0 <= gp_in1_2_buf64_us88_ld387 <= 1023 and 0 <= gp_in1_2_buf64_us88_ld386 <= 255 }
  // Read schedule : { gp_in1_2_buf64_us88_ld386_merged1846[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 46] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in1_2_buf6490_merged1789[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 43] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_33 = gp_in1_2_buf64_us88.gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_33_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_762.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_33;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_763_select(gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int gp_in1_2_buf64_us88_ld387, int gp_in1_2_buf64_us88_ld386, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_763 read pattern: { gp_in1_2_buf64_us88_ld386_merged1846[root = 0, gp_in1_2_buf64_us88_ld387, gp_in1_2_buf64_us88_ld386] -> gp_in1_2_buf64_us88[1 + 4gp_in1_2_buf64_us88_ld386, gp_in1_2_buf64_us88_ld387] : 0 <= gp_in1_2_buf64_us88_ld387 <= 1023 and 0 <= gp_in1_2_buf64_us88_ld386 <= 255 }
  // Read schedule : { gp_in1_2_buf64_us88_ld386_merged1846[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 46] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in1_2_buf6490_merged1789[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 43] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_34 = gp_in1_2_buf64_us88.gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_34_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_763.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_34;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_764_select(gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int gp_in1_2_buf64_us88_ld387, int gp_in1_2_buf64_us88_ld386, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_764 read pattern: { gp_in1_2_buf64_us88_ld386_merged1846[root = 0, gp_in1_2_buf64_us88_ld387, gp_in1_2_buf64_us88_ld386] -> gp_in1_2_buf64_us88[4gp_in1_2_buf64_us88_ld386, gp_in1_2_buf64_us88_ld387] : 0 <= gp_in1_2_buf64_us88_ld387 <= 1023 and 0 <= gp_in1_2_buf64_us88_ld386 <= 255 }
  // Read schedule : { gp_in1_2_buf64_us88_ld386_merged1846[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 46] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in1_2_buf6490_merged1789[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 43] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_35 = gp_in1_2_buf64_us88.gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_35_to_gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_764.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_35;
  return 0;
}

// # of bundles = 2
// gp_in1_2_buf64_us88_ld386_merged1846_read
//	gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_761
//	gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_762
//	gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_763
//	gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_764
inline hw_uint<128> gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_read_bundle_read(gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int gp_in1_2_buf64_us88_ld387, int gp_in1_2_buf64_us88_ld386, int dynamic_address) {
  // # of ports in bundle: 4
    // gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_761
    // gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_762
    // gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_763
    // gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_764

	hw_uint<128> result;
	hw_uint<32>  gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_761_res = gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_761_select(gp_in1_2_buf64_us88, root, gp_in1_2_buf64_us88_ld387, gp_in1_2_buf64_us88_ld386, dynamic_address);
	set_at<0, 128>(result, gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_761_res);
	hw_uint<32>  gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_762_res = gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_762_select(gp_in1_2_buf64_us88, root, gp_in1_2_buf64_us88_ld387, gp_in1_2_buf64_us88_ld386, dynamic_address);
	set_at<32, 128>(result, gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_762_res);
	hw_uint<32>  gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_763_res = gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_763_select(gp_in1_2_buf64_us88, root, gp_in1_2_buf64_us88_ld387, gp_in1_2_buf64_us88_ld386, dynamic_address);
	set_at<64, 128>(result, gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_763_res);
	hw_uint<32>  gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_764_res = gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_764_select(gp_in1_2_buf64_us88, root, gp_in1_2_buf64_us88_ld387, gp_in1_2_buf64_us88_ld386, dynamic_address);
	set_at<96, 128>(result, gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_764_res);
	return result;
}

// us_gp_in1_2_buf6490_merged1789_write
//	gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_32
//	gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_33
//	gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_34
//	gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_35
inline void gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_write_bundle_write(hw_uint<128>& us_gp_in1_2_buf6490_merged1789_write, gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int root, int us_gp_in1_2_buf6489, int us_gp_in1_2_buf6490, int dynamic_address) {
	hw_uint<32>  gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_32_res = us_gp_in1_2_buf6490_merged1789_write.extract<0, 31>();
	gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_32_write(gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_32_res, gp_in1_2_buf64_us88, root, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490, dynamic_address);
	hw_uint<32>  gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_33_res = us_gp_in1_2_buf6490_merged1789_write.extract<32, 63>();
	gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_33_write(gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_33_res, gp_in1_2_buf64_us88, root, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490, dynamic_address);
	hw_uint<32>  gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_34_res = us_gp_in1_2_buf6490_merged1789_write.extract<64, 95>();
	gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_34_write(gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_34_res, gp_in1_2_buf64_us88, root, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490, dynamic_address);
	hw_uint<32>  gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_35_res = us_gp_in1_2_buf6490_merged1789_write.extract<96, 127>();
	gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_35_write(gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_35_res, gp_in1_2_buf64_us88, root, us_gp_in1_2_buf6489, us_gp_in1_2_buf6490, dynamic_address);
}

struct gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_749_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_422_cache {
	// RAM Box: {[3, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_750_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_424_cache {
	// RAM Box: {[2, 1022], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_751_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_426_cache {
	// RAM Box: {[1, 1021], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_752_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_428_cache {
	// RAM Box: {[0, 1020], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_2_buf64_us88_FIFO_buf553_cache {
  // Reader addrs...
    // { lp_in1_194_merged1792[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_2_buf64_us88_FIFO_buf553[3 + 4lp_in1_194, lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 255 }
    // { lp_in1_194_merged1792[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_2_buf64_us88_FIFO_buf553[2 + 4lp_in1_194, lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 255 }
    // { lp_in1_194_merged1792[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_2_buf64_us88_FIFO_buf553[1 + 4lp_in1_194, lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 255 }
    // { lp_in1_194_merged1792[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_2_buf64_us88_FIFO_buf553[4lp_in1_194, lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 255 }
  // # of banks: 4
  gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_749_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_422_cache gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_749_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_422;
  gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_750_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_424_cache gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_750_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_424;
  gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_751_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_426_cache gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_751_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_426;
  gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_752_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_428_cache gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_752_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_428;
};



inline void gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_749_write(hw_uint<32> & gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_749, gp_in1_2_buf64_us88_FIFO_buf553_cache& gp_in1_2_buf64_us88_FIFO_buf553, int root, int gp_in1_2_buf64_us88_to_gp_10385_ld555, int gp_in1_2_buf64_us88_to_gp_10385_ld554, int dynamic_address) {
  gp_in1_2_buf64_us88_FIFO_buf553.gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_749_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_422.push(gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_749);
}

inline void gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_750_write(hw_uint<32> & gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_750, gp_in1_2_buf64_us88_FIFO_buf553_cache& gp_in1_2_buf64_us88_FIFO_buf553, int root, int gp_in1_2_buf64_us88_to_gp_10385_ld555, int gp_in1_2_buf64_us88_to_gp_10385_ld554, int dynamic_address) {
  gp_in1_2_buf64_us88_FIFO_buf553.gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_750_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_424.push(gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_750);
}

inline void gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_751_write(hw_uint<32> & gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_751, gp_in1_2_buf64_us88_FIFO_buf553_cache& gp_in1_2_buf64_us88_FIFO_buf553, int root, int gp_in1_2_buf64_us88_to_gp_10385_ld555, int gp_in1_2_buf64_us88_to_gp_10385_ld554, int dynamic_address) {
  gp_in1_2_buf64_us88_FIFO_buf553.gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_751_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_426.push(gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_751);
}

inline void gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_752_write(hw_uint<32> & gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_752, gp_in1_2_buf64_us88_FIFO_buf553_cache& gp_in1_2_buf64_us88_FIFO_buf553, int root, int gp_in1_2_buf64_us88_to_gp_10385_ld555, int gp_in1_2_buf64_us88_to_gp_10385_ld554, int dynamic_address) {
  gp_in1_2_buf64_us88_FIFO_buf553.gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_752_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_428.push(gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_752);
}

inline hw_uint<32>  gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_422_select(gp_in1_2_buf64_us88_FIFO_buf553_cache& gp_in1_2_buf64_us88_FIFO_buf553, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_422 read pattern: { lp_in1_194_merged1792[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_2_buf64_us88_FIFO_buf553[3 + 4lp_in1_194, lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 255 }
  // Read schedule : { lp_in1_194_merged1792[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 55] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 48] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_749 = gp_in1_2_buf64_us88_FIFO_buf553.gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_749_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_422.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_749;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_424_select(gp_in1_2_buf64_us88_FIFO_buf553_cache& gp_in1_2_buf64_us88_FIFO_buf553, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_424 read pattern: { lp_in1_194_merged1792[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_2_buf64_us88_FIFO_buf553[2 + 4lp_in1_194, lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 255 }
  // Read schedule : { lp_in1_194_merged1792[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 55] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 48] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_750 = gp_in1_2_buf64_us88_FIFO_buf553.gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_750_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_424.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_750;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_426_select(gp_in1_2_buf64_us88_FIFO_buf553_cache& gp_in1_2_buf64_us88_FIFO_buf553, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_426 read pattern: { lp_in1_194_merged1792[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_2_buf64_us88_FIFO_buf553[1 + 4lp_in1_194, lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 255 }
  // Read schedule : { lp_in1_194_merged1792[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 55] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 48] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_751 = gp_in1_2_buf64_us88_FIFO_buf553.gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_751_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_426.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_751;
  return 0;
}

inline hw_uint<32>  gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_428_select(gp_in1_2_buf64_us88_FIFO_buf553_cache& gp_in1_2_buf64_us88_FIFO_buf553, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_428 read pattern: { lp_in1_194_merged1792[root = 0, lp_in1_193, lp_in1_194] -> gp_in1_2_buf64_us88_FIFO_buf553[4lp_in1_194, lp_in1_193] : 0 <= lp_in1_193 <= 1023 and 0 <= lp_in1_194 <= 255 }
  // Read schedule : { lp_in1_194_merged1792[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 55] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 48] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_752 = gp_in1_2_buf64_us88_FIFO_buf553.gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_752_to_gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_428.peek(/* one reader or all rams */ 0);
  return value_gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_752;
  return 0;
}

// # of bundles = 2
// gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_write
//	gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_749
//	gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_750
//	gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_751
//	gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_752
inline void gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_write_bundle_write(hw_uint<128>& gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_write, gp_in1_2_buf64_us88_FIFO_buf553_cache& gp_in1_2_buf64_us88_FIFO_buf553, int root, int gp_in1_2_buf64_us88_to_gp_10385_ld555, int gp_in1_2_buf64_us88_to_gp_10385_ld554, int dynamic_address) {
	hw_uint<32>  gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_749_res = gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_write.extract<0, 31>();
	gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_749_write(gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_749_res, gp_in1_2_buf64_us88_FIFO_buf553, root, gp_in1_2_buf64_us88_to_gp_10385_ld555, gp_in1_2_buf64_us88_to_gp_10385_ld554, dynamic_address);
	hw_uint<32>  gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_750_res = gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_write.extract<32, 63>();
	gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_750_write(gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_750_res, gp_in1_2_buf64_us88_FIFO_buf553, root, gp_in1_2_buf64_us88_to_gp_10385_ld555, gp_in1_2_buf64_us88_to_gp_10385_ld554, dynamic_address);
	hw_uint<32>  gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_751_res = gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_write.extract<64, 95>();
	gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_751_write(gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_751_res, gp_in1_2_buf64_us88_FIFO_buf553, root, gp_in1_2_buf64_us88_to_gp_10385_ld555, gp_in1_2_buf64_us88_to_gp_10385_ld554, dynamic_address);
	hw_uint<32>  gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_752_res = gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_write.extract<96, 127>();
	gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_752_write(gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_752_res, gp_in1_2_buf64_us88_FIFO_buf553, root, gp_in1_2_buf64_us88_to_gp_10385_ld555, gp_in1_2_buf64_us88_to_gp_10385_ld554, dynamic_address);
}

// lp_in1_194_merged1792_read
//	gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_422
//	gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_424
//	gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_426
//	gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_428
inline hw_uint<128> gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_read_bundle_read(gp_in1_2_buf64_us88_FIFO_buf553_cache& gp_in1_2_buf64_us88_FIFO_buf553, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
  // # of ports in bundle: 4
    // gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_422
    // gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_424
    // gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_426
    // gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_428

	hw_uint<128> result;
	hw_uint<32>  gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_422_res = gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_422_select(gp_in1_2_buf64_us88_FIFO_buf553, root, lp_in1_193, lp_in1_194, dynamic_address);
	set_at<0, 128>(result, gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_422_res);
	hw_uint<32>  gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_424_res = gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_424_select(gp_in1_2_buf64_us88_FIFO_buf553, root, lp_in1_193, lp_in1_194, dynamic_address);
	set_at<32, 128>(result, gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_424_res);
	hw_uint<32>  gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_426_res = gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_426_select(gp_in1_2_buf64_us88_FIFO_buf553, root, lp_in1_193, lp_in1_194, dynamic_address);
	set_at<64, 128>(result, gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_426_res);
	hw_uint<32>  gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_428_res = gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_428_select(gp_in1_2_buf64_us88_FIFO_buf553, root, lp_in1_193, lp_in1_194, dynamic_address);
	set_at<96, 128>(result, gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_428_res);
	return result;
}

struct gp_in1_3_buf72_gp_in1_374_merged300_sm658_01354_739_to_gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_15389392_sm727_01096_590_cache {
	// RAM Box: {[0, 255], [0, 255]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_3_buf72_gp_in1_374_merged300_sm658_01354_739_to_gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_27393396_sm678_01360_588_cache {
	// RAM Box: {[0, 255], [0, 255]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_3_buf72_cache {
  // Reader addrs...
    // { load_to_gp_in1_3_buf72_to_gp_15389392_sm727_01096[root = 0, gp_in1_3_buf72_ld391, gp_in1_3_buf72_ld390] -> gp_in1_3_buf72[gp_in1_3_buf72_ld390, gp_in1_3_buf72_ld391] : 0 <= gp_in1_3_buf72_ld391 <= 255 and 0 <= gp_in1_3_buf72_ld390 <= 255 }
    // { load_to_gp_in1_3_buf72_to_gp_27393396_sm678_01360[root = 0, gp_in1_3_buf72_ld395, gp_in1_3_buf72_ld394] -> gp_in1_3_buf72[gp_in1_3_buf72_ld394, gp_in1_3_buf72_ld395] : 0 <= gp_in1_3_buf72_ld395 <= 255 and 0 <= gp_in1_3_buf72_ld394 <= 255 }
  // # of banks: 2
  gp_in1_3_buf72_gp_in1_374_merged300_sm658_01354_739_to_gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_15389392_sm727_01096_590_cache gp_in1_3_buf72_gp_in1_374_merged300_sm658_01354_739_to_gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_15389392_sm727_01096_590;
  gp_in1_3_buf72_gp_in1_374_merged300_sm658_01354_739_to_gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_27393396_sm678_01360_588_cache gp_in1_3_buf72_gp_in1_374_merged300_sm658_01354_739_to_gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_27393396_sm678_01360_588;
};



inline void gp_in1_3_buf72_gp_in1_374_merged300_sm658_01354_739_write(hw_uint<32> & gp_in1_3_buf72_gp_in1_374_merged300_sm658_01354_739, gp_in1_3_buf72_cache& gp_in1_3_buf72, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
  gp_in1_3_buf72.gp_in1_3_buf72_gp_in1_374_merged300_sm658_01354_739_to_gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_15389392_sm727_01096_590.push(gp_in1_3_buf72_gp_in1_374_merged300_sm658_01354_739);
  gp_in1_3_buf72.gp_in1_3_buf72_gp_in1_374_merged300_sm658_01354_739_to_gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_27393396_sm678_01360_588.push(gp_in1_3_buf72_gp_in1_374_merged300_sm658_01354_739);
}

inline hw_uint<32>  gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_15389392_sm727_01096_590_select(gp_in1_3_buf72_cache& gp_in1_3_buf72, int root, int gp_in1_3_buf72_ld391, int gp_in1_3_buf72_ld390, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_15389392_sm727_01096_590 read pattern: { load_to_gp_in1_3_buf72_to_gp_15389392_sm727_01096[root = 0, gp_in1_3_buf72_ld391, gp_in1_3_buf72_ld390] -> gp_in1_3_buf72[gp_in1_3_buf72_ld390, gp_in1_3_buf72_ld391] : 0 <= gp_in1_3_buf72_ld391 <= 255 and 0 <= gp_in1_3_buf72_ld390 <= 255 }
  // Read schedule : { load_to_gp_in1_3_buf72_to_gp_15389392_sm727_01096[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 60] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_374_merged300_sm658_01354[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 47] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  auto value_gp_in1_3_buf72_gp_in1_374_merged300_sm658_01354_739 = gp_in1_3_buf72.gp_in1_3_buf72_gp_in1_374_merged300_sm658_01354_739_to_gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_15389392_sm727_01096_590.peek(/* one reader or all rams */ 0);
  return value_gp_in1_3_buf72_gp_in1_374_merged300_sm658_01354_739;
  return 0;
}

inline hw_uint<32>  gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_27393396_sm678_01360_588_select(gp_in1_3_buf72_cache& gp_in1_3_buf72, int root, int gp_in1_3_buf72_ld395, int gp_in1_3_buf72_ld394, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_27393396_sm678_01360_588 read pattern: { load_to_gp_in1_3_buf72_to_gp_27393396_sm678_01360[root = 0, gp_in1_3_buf72_ld395, gp_in1_3_buf72_ld394] -> gp_in1_3_buf72[gp_in1_3_buf72_ld394, gp_in1_3_buf72_ld395] : 0 <= gp_in1_3_buf72_ld395 <= 255 and 0 <= gp_in1_3_buf72_ld394 <= 255 }
  // Read schedule : { load_to_gp_in1_3_buf72_to_gp_27393396_sm678_01360[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 52] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_374_merged300_sm658_01354[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 47] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  auto value_gp_in1_3_buf72_gp_in1_374_merged300_sm658_01354_739 = gp_in1_3_buf72.gp_in1_3_buf72_gp_in1_374_merged300_sm658_01354_739_to_gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_27393396_sm678_01360_588.peek(/* one reader or all rams */ 0);
  return value_gp_in1_3_buf72_gp_in1_374_merged300_sm658_01354_739;
  return 0;
}

// # of bundles = 3
// gp_in1_374_merged300_sm658_01354_write
//	gp_in1_3_buf72_gp_in1_374_merged300_sm658_01354_739
inline void gp_in1_3_buf72_gp_in1_374_merged300_sm658_01354_write_bundle_write(hw_uint<32>& gp_in1_374_merged300_sm658_01354_write, gp_in1_3_buf72_cache& gp_in1_3_buf72, int root, int gp_in1_373, int gp_in1_374, int dynamic_address) {
	hw_uint<32>  gp_in1_3_buf72_gp_in1_374_merged300_sm658_01354_739_res = gp_in1_374_merged300_sm658_01354_write.extract<0, 31>();
	gp_in1_3_buf72_gp_in1_374_merged300_sm658_01354_739_write(gp_in1_3_buf72_gp_in1_374_merged300_sm658_01354_739_res, gp_in1_3_buf72, root, gp_in1_373, gp_in1_374, dynamic_address);
}

// load_to_gp_in1_3_buf72_to_gp_15389392_sm727_01096_read
//	gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_15389392_sm727_01096_590
inline hw_uint<32> gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_15389392_sm727_01096_read_bundle_read(gp_in1_3_buf72_cache& gp_in1_3_buf72, int root, int gp_in1_3_buf72_ld391, int gp_in1_3_buf72_ld390, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_15389392_sm727_01096_590

	hw_uint<32> result;
	hw_uint<32>  gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_15389392_sm727_01096_590_res = gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_15389392_sm727_01096_590_select(gp_in1_3_buf72, root, gp_in1_3_buf72_ld391, gp_in1_3_buf72_ld390, dynamic_address);
	set_at<0, 32>(result, gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_15389392_sm727_01096_590_res);
	return result;
}

// load_to_gp_in1_3_buf72_to_gp_27393396_sm678_01360_read
//	gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_27393396_sm678_01360_588
inline hw_uint<32> gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_27393396_sm678_01360_read_bundle_read(gp_in1_3_buf72_cache& gp_in1_3_buf72, int root, int gp_in1_3_buf72_ld395, int gp_in1_3_buf72_ld394, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_27393396_sm678_01360_588

	hw_uint<32> result;
	hw_uint<32>  gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_27393396_sm678_01360_588_res = gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_27393396_sm678_01360_588_select(gp_in1_3_buf72, root, gp_in1_3_buf72_ld395, gp_in1_3_buf72_ld394, dynamic_address);
	set_at<0, 32>(result, gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_27393396_sm678_01360_588_res);
	return result;
}

struct gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm752_01668_593_to_gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_176_cache {
	// RAM Box: {[0, 255], [0, 255]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_3_buf72_FIFO_buf557_cache {
  // Reader addrs...
    // { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510[root = 0, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118] -> gp_in1_3_buf72_FIFO_buf557[pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117] : 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117 <= 255 and 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118 <= 255 }
  // # of banks: 1
  gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm752_01668_593_to_gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_176_cache gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm752_01668_593_to_gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_176;
};



inline void gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm752_01668_593_write(hw_uint<32> & gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm752_01668_593, gp_in1_3_buf72_FIFO_buf557_cache& gp_in1_3_buf72_FIFO_buf557, int root, int gp_in1_3_buf72_to_gp_15389_ld559, int gp_in1_3_buf72_to_gp_15389_ld558, int dynamic_address) {
  gp_in1_3_buf72_FIFO_buf557.gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm752_01668_593_to_gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_176.push(gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm752_01668_593);
}

inline hw_uint<32>  gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_176_select(gp_in1_3_buf72_FIFO_buf557_cache& gp_in1_3_buf72_FIFO_buf557, int root, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_176 read pattern: { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510[root = 0, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118] -> gp_in1_3_buf72_FIFO_buf557[pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117] : 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117 <= 255 and 0 <= pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118 <= 255 }
  // Read schedule : { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 67] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_gp_in1_3_buf72_FIFO_buf557560_sm752_01668[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 63] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  auto value_gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm752_01668_593 = gp_in1_3_buf72_FIFO_buf557.gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm752_01668_593_to_gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_176.peek(/* one reader or all rams */ 0);
  return value_gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm752_01668_593;
  return 0;
}

// # of bundles = 2
// load_to_gp_in1_3_buf72_FIFO_buf557560_sm752_01668_write
//	gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm752_01668_593
inline void gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm752_01668_write_bundle_write(hw_uint<32>& load_to_gp_in1_3_buf72_FIFO_buf557560_sm752_01668_write, gp_in1_3_buf72_FIFO_buf557_cache& gp_in1_3_buf72_FIFO_buf557, int root, int gp_in1_3_buf72_to_gp_15389_ld559, int gp_in1_3_buf72_to_gp_15389_ld558, int dynamic_address) {
	hw_uint<32>  gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm752_01668_593_res = load_to_gp_in1_3_buf72_FIFO_buf557560_sm752_01668_write.extract<0, 31>();
	gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm752_01668_593_write(gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm752_01668_593_res, gp_in1_3_buf72_FIFO_buf557, root, gp_in1_3_buf72_to_gp_15389_ld559, gp_in1_3_buf72_to_gp_15389_ld558, dynamic_address);
}

// pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_read
//	gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_176
inline hw_uint<32> gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_read_bundle_read(gp_in1_3_buf72_FIFO_buf557_cache& gp_in1_3_buf72_FIFO_buf557, int root, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, int dynamic_address) {
  // # of ports in bundle: 1
    // gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_176

	hw_uint<32> result;
	hw_uint<32>  gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_176_res = gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_176_select(gp_in1_3_buf72_FIFO_buf557, root, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, dynamic_address);
	set_at<0, 32>(result, gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_176_res);
	return result;
}

struct gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm693_0840_591_to_gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged1940_30_cache {
	// RAM Box: {[0, 255], [0, 255]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm693_0840_591_to_gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged1940_31_cache {
	// RAM Box: {[0, 255], [0, 255]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_3_buf72_FIFO_buf561_cache {
  // Reader addrs...
    // { us_gp_in1_3_buf7282_merged1940[root = 0, us_gp_in1_3_buf7281, us_gp_in1_3_buf7282] -> gp_in1_3_buf72_FIFO_buf561[us_gp_in1_3_buf7282, o1] : 0 <= us_gp_in1_3_buf7281 <= 511 and 0 <= us_gp_in1_3_buf7282 <= 255 and -1 + us_gp_in1_3_buf7281 <= 2o1 <= us_gp_in1_3_buf7281 }
    // { us_gp_in1_3_buf7282_merged1940[root = 0, us_gp_in1_3_buf7281, us_gp_in1_3_buf7282] -> gp_in1_3_buf72_FIFO_buf561[us_gp_in1_3_buf7282, o1] : 0 <= us_gp_in1_3_buf7281 <= 511 and 0 <= us_gp_in1_3_buf7282 <= 255 and -1 + us_gp_in1_3_buf7281 <= 2o1 <= us_gp_in1_3_buf7281 }
  // # of banks: 2
  gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm693_0840_591_to_gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged1940_30_cache gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm693_0840_591_to_gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged1940_30;
  gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm693_0840_591_to_gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged1940_31_cache gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm693_0840_591_to_gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged1940_31;
};



inline void gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm693_0840_591_write(hw_uint<32> & gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm693_0840_591, gp_in1_3_buf72_FIFO_buf561_cache& gp_in1_3_buf72_FIFO_buf561, int root, int gp_in1_3_buf72_to_gp_27393_ld563, int gp_in1_3_buf72_to_gp_27393_ld562, int dynamic_address) {
  gp_in1_3_buf72_FIFO_buf561.gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm693_0840_591_to_gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged1940_30.push(gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm693_0840_591);
  gp_in1_3_buf72_FIFO_buf561.gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm693_0840_591_to_gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged1940_31.push(gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm693_0840_591);
}

inline hw_uint<32>  gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged1940_30_select(gp_in1_3_buf72_FIFO_buf561_cache& gp_in1_3_buf72_FIFO_buf561, int root, int us_gp_in1_3_buf7281, int us_gp_in1_3_buf7282, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged1940_30 read pattern: { us_gp_in1_3_buf7282_merged1940[root = 0, us_gp_in1_3_buf7281, us_gp_in1_3_buf7282] -> gp_in1_3_buf72_FIFO_buf561[us_gp_in1_3_buf7282, o1] : 0 <= us_gp_in1_3_buf7281 <= 511 and 0 <= us_gp_in1_3_buf7282 <= 255 and -1 + us_gp_in1_3_buf7281 <= 2o1 <= us_gp_in1_3_buf7281 }
  // Read schedule : { us_gp_in1_3_buf7282_merged1940[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 68] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_gp_in1_3_buf72_FIFO_buf561564_sm693_0840[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 64] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  auto value_gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm693_0840_591 = gp_in1_3_buf72_FIFO_buf561.gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm693_0840_591_to_gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged1940_30.peek(/* one reader or all rams */ ((-1 - us_gp_in1_3_buf7281) % 2 == 0 && 254 - us_gp_in1_3_buf7282 >= 0) ? ((255 - us_gp_in1_3_buf7282)) : 0);
  return value_gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm693_0840_591;
  return 0;
}

inline hw_uint<32>  gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged1940_31_select(gp_in1_3_buf72_FIFO_buf561_cache& gp_in1_3_buf72_FIFO_buf561, int root, int us_gp_in1_3_buf7281, int us_gp_in1_3_buf7282, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged1940_31 read pattern: { us_gp_in1_3_buf7282_merged1940[root = 0, us_gp_in1_3_buf7281, us_gp_in1_3_buf7282] -> gp_in1_3_buf72_FIFO_buf561[us_gp_in1_3_buf7282, o1] : 0 <= us_gp_in1_3_buf7281 <= 511 and 0 <= us_gp_in1_3_buf7282 <= 255 and -1 + us_gp_in1_3_buf7281 <= 2o1 <= us_gp_in1_3_buf7281 }
  // Read schedule : { us_gp_in1_3_buf7282_merged1940[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 68] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_gp_in1_3_buf72_FIFO_buf561564_sm693_0840[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 64] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  auto value_gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm693_0840_591 = gp_in1_3_buf72_FIFO_buf561.gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm693_0840_591_to_gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged1940_31.peek(/* one reader or all rams */ ((-1 - us_gp_in1_3_buf7281) % 2 == 0 && 254 - us_gp_in1_3_buf7282 >= 0) ? ((255 - us_gp_in1_3_buf7282)) : 0);
  return value_gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm693_0840_591;
  return 0;
}

// # of bundles = 2
// load_to_gp_in1_3_buf72_FIFO_buf561564_sm693_0840_write
//	gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm693_0840_591
inline void gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm693_0840_write_bundle_write(hw_uint<32>& load_to_gp_in1_3_buf72_FIFO_buf561564_sm693_0840_write, gp_in1_3_buf72_FIFO_buf561_cache& gp_in1_3_buf72_FIFO_buf561, int root, int gp_in1_3_buf72_to_gp_27393_ld563, int gp_in1_3_buf72_to_gp_27393_ld562, int dynamic_address) {
	hw_uint<32>  gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm693_0840_591_res = load_to_gp_in1_3_buf72_FIFO_buf561564_sm693_0840_write.extract<0, 31>();
	gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm693_0840_591_write(gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm693_0840_591_res, gp_in1_3_buf72_FIFO_buf561, root, gp_in1_3_buf72_to_gp_27393_ld563, gp_in1_3_buf72_to_gp_27393_ld562, dynamic_address);
}

// us_gp_in1_3_buf7282_merged1940_read
//	gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged1940_30
//	gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged1940_31
inline hw_uint<64> gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged1940_read_bundle_read(gp_in1_3_buf72_FIFO_buf561_cache& gp_in1_3_buf72_FIFO_buf561, int root, int us_gp_in1_3_buf7281, int us_gp_in1_3_buf7282, int dynamic_address) {
  // # of ports in bundle: 2
    // gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged1940_30
    // gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged1940_31

	hw_uint<64> result;
	hw_uint<32>  gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged1940_30_res = gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged1940_30_select(gp_in1_3_buf72_FIFO_buf561, root, us_gp_in1_3_buf7281, us_gp_in1_3_buf7282, dynamic_address);
	set_at<0, 64>(result, gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged1940_30_res);
	hw_uint<32>  gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged1940_31_res = gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged1940_31_select(gp_in1_3_buf72_FIFO_buf561, root, us_gp_in1_3_buf7281, us_gp_in1_3_buf7282, dynamic_address);
	set_at<32, 64>(result, gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged1940_31_res);
	return result;
}

struct gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged1940_28_to_gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged1852_737_cache {
	// RAM Box: {[1, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged1940_29_to_gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged1852_738_cache {
	// RAM Box: {[0, 510], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_3_buf72_us80_cache {
  // Reader addrs...
    // { gp_in1_3_buf72_us80_ld398_merged1852[root = 0, gp_in1_3_buf72_us80_ld399, gp_in1_3_buf72_us80_ld398] -> gp_in1_3_buf72_us80[1 + 2gp_in1_3_buf72_us80_ld398, gp_in1_3_buf72_us80_ld399] : 0 <= gp_in1_3_buf72_us80_ld399 <= 511 and 0 <= gp_in1_3_buf72_us80_ld398 <= 255 }
    // { gp_in1_3_buf72_us80_ld398_merged1852[root = 0, gp_in1_3_buf72_us80_ld399, gp_in1_3_buf72_us80_ld398] -> gp_in1_3_buf72_us80[2gp_in1_3_buf72_us80_ld398, gp_in1_3_buf72_us80_ld399] : 0 <= gp_in1_3_buf72_us80_ld399 <= 511 and 0 <= gp_in1_3_buf72_us80_ld398 <= 255 }
  // # of banks: 2
  gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged1940_28_to_gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged1852_737_cache gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged1940_28_to_gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged1852_737;
  gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged1940_29_to_gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged1852_738_cache gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged1940_29_to_gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged1852_738;
};



inline void gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged1940_28_write(hw_uint<32> & gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged1940_28, gp_in1_3_buf72_us80_cache& gp_in1_3_buf72_us80, int root, int us_gp_in1_3_buf7281, int us_gp_in1_3_buf7282, int dynamic_address) {
  gp_in1_3_buf72_us80.gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged1940_28_to_gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged1852_737.push(gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged1940_28);
}

inline void gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged1940_29_write(hw_uint<32> & gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged1940_29, gp_in1_3_buf72_us80_cache& gp_in1_3_buf72_us80, int root, int us_gp_in1_3_buf7281, int us_gp_in1_3_buf7282, int dynamic_address) {
  gp_in1_3_buf72_us80.gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged1940_29_to_gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged1852_738.push(gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged1940_29);
}

inline hw_uint<32>  gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged1852_737_select(gp_in1_3_buf72_us80_cache& gp_in1_3_buf72_us80, int root, int gp_in1_3_buf72_us80_ld399, int gp_in1_3_buf72_us80_ld398, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged1852_737 read pattern: { gp_in1_3_buf72_us80_ld398_merged1852[root = 0, gp_in1_3_buf72_us80_ld399, gp_in1_3_buf72_us80_ld398] -> gp_in1_3_buf72_us80[1 + 2gp_in1_3_buf72_us80_ld398, gp_in1_3_buf72_us80_ld399] : 0 <= gp_in1_3_buf72_us80_ld399 <= 511 and 0 <= gp_in1_3_buf72_us80_ld398 <= 255 }
  // Read schedule : { gp_in1_3_buf72_us80_ld398_merged1852[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 77] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in1_3_buf7282_merged1940[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 68] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged1940_28 = gp_in1_3_buf72_us80.gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged1940_28_to_gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged1852_737.peek(/* one reader or all rams */ 0);
  return value_gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged1940_28;
  return 0;
}

inline hw_uint<32>  gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged1852_738_select(gp_in1_3_buf72_us80_cache& gp_in1_3_buf72_us80, int root, int gp_in1_3_buf72_us80_ld399, int gp_in1_3_buf72_us80_ld398, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged1852_738 read pattern: { gp_in1_3_buf72_us80_ld398_merged1852[root = 0, gp_in1_3_buf72_us80_ld399, gp_in1_3_buf72_us80_ld398] -> gp_in1_3_buf72_us80[2gp_in1_3_buf72_us80_ld398, gp_in1_3_buf72_us80_ld399] : 0 <= gp_in1_3_buf72_us80_ld399 <= 511 and 0 <= gp_in1_3_buf72_us80_ld398 <= 255 }
  // Read schedule : { gp_in1_3_buf72_us80_ld398_merged1852[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 77] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { us_gp_in1_3_buf7282_merged1940[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 68] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged1940_29 = gp_in1_3_buf72_us80.gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged1940_29_to_gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged1852_738.peek(/* one reader or all rams */ 0);
  return value_gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged1940_29;
  return 0;
}

// # of bundles = 2
// gp_in1_3_buf72_us80_ld398_merged1852_read
//	gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged1852_737
//	gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged1852_738
inline hw_uint<64> gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged1852_read_bundle_read(gp_in1_3_buf72_us80_cache& gp_in1_3_buf72_us80, int root, int gp_in1_3_buf72_us80_ld399, int gp_in1_3_buf72_us80_ld398, int dynamic_address) {
  // # of ports in bundle: 2
    // gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged1852_737
    // gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged1852_738

	hw_uint<64> result;
	hw_uint<32>  gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged1852_737_res = gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged1852_737_select(gp_in1_3_buf72_us80, root, gp_in1_3_buf72_us80_ld399, gp_in1_3_buf72_us80_ld398, dynamic_address);
	set_at<0, 64>(result, gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged1852_737_res);
	hw_uint<32>  gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged1852_738_res = gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged1852_738_select(gp_in1_3_buf72_us80, root, gp_in1_3_buf72_us80_ld399, gp_in1_3_buf72_us80_ld398, dynamic_address);
	set_at<32, 64>(result, gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged1852_738_res);
	return result;
}

// us_gp_in1_3_buf7282_merged1940_write
//	gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged1940_28
//	gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged1940_29
inline void gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged1940_write_bundle_write(hw_uint<64>& us_gp_in1_3_buf7282_merged1940_write, gp_in1_3_buf72_us80_cache& gp_in1_3_buf72_us80, int root, int us_gp_in1_3_buf7281, int us_gp_in1_3_buf7282, int dynamic_address) {
	hw_uint<32>  gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged1940_28_res = us_gp_in1_3_buf7282_merged1940_write.extract<0, 31>();
	gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged1940_28_write(gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged1940_28_res, gp_in1_3_buf72_us80, root, us_gp_in1_3_buf7281, us_gp_in1_3_buf7282, dynamic_address);
	hw_uint<32>  gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged1940_29_res = us_gp_in1_3_buf7282_merged1940_write.extract<32, 63>();
	gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged1940_29_write(gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged1940_29_res, gp_in1_3_buf72_us80, root, us_gp_in1_3_buf7281, us_gp_in1_3_buf7282, dynamic_address);
}

struct gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged1830_731_to_gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged1749_398_cache {
	// RAM Box: {[1, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged1830_732_to_gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged1749_400_cache {
	// RAM Box: {[0, 510], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct gp_in1_3_buf72_us80_FIFO_buf565_cache {
  // Reader addrs...
    // { lp_in1_286_merged1749[root = 0, lp_in1_285, lp_in1_286] -> gp_in1_3_buf72_us80_FIFO_buf565[1 + 2lp_in1_286, lp_in1_285] : 0 <= lp_in1_285 <= 511 and 0 <= lp_in1_286 <= 255 }
    // { lp_in1_286_merged1749[root = 0, lp_in1_285, lp_in1_286] -> gp_in1_3_buf72_us80_FIFO_buf565[2lp_in1_286, lp_in1_285] : 0 <= lp_in1_285 <= 511 and 0 <= lp_in1_286 <= 255 }
  // # of banks: 2
  gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged1830_731_to_gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged1749_398_cache gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged1830_731_to_gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged1749_398;
  gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged1830_732_to_gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged1749_400_cache gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged1830_732_to_gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged1749_400;
};



inline void gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged1830_731_write(hw_uint<32> & gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged1830_731, gp_in1_3_buf72_us80_FIFO_buf565_cache& gp_in1_3_buf72_us80_FIFO_buf565, int root, int gp_in1_3_buf72_us80_to_gp_11397_ld567, int gp_in1_3_buf72_us80_to_gp_11397_ld566, int dynamic_address) {
  gp_in1_3_buf72_us80_FIFO_buf565.gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged1830_731_to_gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged1749_398.push(gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged1830_731);
}

inline void gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged1830_732_write(hw_uint<32> & gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged1830_732, gp_in1_3_buf72_us80_FIFO_buf565_cache& gp_in1_3_buf72_us80_FIFO_buf565, int root, int gp_in1_3_buf72_us80_to_gp_11397_ld567, int gp_in1_3_buf72_us80_to_gp_11397_ld566, int dynamic_address) {
  gp_in1_3_buf72_us80_FIFO_buf565.gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged1830_732_to_gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged1749_400.push(gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged1830_732);
}

inline hw_uint<32>  gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged1749_398_select(gp_in1_3_buf72_us80_FIFO_buf565_cache& gp_in1_3_buf72_us80_FIFO_buf565, int root, int lp_in1_285, int lp_in1_286, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged1749_398 read pattern: { lp_in1_286_merged1749[root = 0, lp_in1_285, lp_in1_286] -> gp_in1_3_buf72_us80_FIFO_buf565[1 + 2lp_in1_286, lp_in1_285] : 0 <= lp_in1_285 <= 511 and 0 <= lp_in1_286 <= 255 }
  // Read schedule : { lp_in1_286_merged1749[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 89] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_3_buf72_us80_to_gp_11397_ld566_merged1830[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 81] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged1830_731 = gp_in1_3_buf72_us80_FIFO_buf565.gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged1830_731_to_gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged1749_398.peek(/* one reader or all rams */ 0);
  return value_gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged1830_731;
  return 0;
}

inline hw_uint<32>  gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged1749_400_select(gp_in1_3_buf72_us80_FIFO_buf565_cache& gp_in1_3_buf72_us80_FIFO_buf565, int root, int lp_in1_285, int lp_in1_286, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged1749_400 read pattern: { lp_in1_286_merged1749[root = 0, lp_in1_285, lp_in1_286] -> gp_in1_3_buf72_us80_FIFO_buf565[2lp_in1_286, lp_in1_285] : 0 <= lp_in1_285 <= 511 and 0 <= lp_in1_286 <= 255 }
  // Read schedule : { lp_in1_286_merged1749[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 89] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { gp_in1_3_buf72_us80_to_gp_11397_ld566_merged1830[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 81] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged1830_732 = gp_in1_3_buf72_us80_FIFO_buf565.gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged1830_732_to_gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged1749_400.peek(/* one reader or all rams */ 0);
  return value_gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged1830_732;
  return 0;
}

// # of bundles = 2
// gp_in1_3_buf72_us80_to_gp_11397_ld566_merged1830_write
//	gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged1830_731
//	gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged1830_732
inline void gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged1830_write_bundle_write(hw_uint<64>& gp_in1_3_buf72_us80_to_gp_11397_ld566_merged1830_write, gp_in1_3_buf72_us80_FIFO_buf565_cache& gp_in1_3_buf72_us80_FIFO_buf565, int root, int gp_in1_3_buf72_us80_to_gp_11397_ld567, int gp_in1_3_buf72_us80_to_gp_11397_ld566, int dynamic_address) {
	hw_uint<32>  gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged1830_731_res = gp_in1_3_buf72_us80_to_gp_11397_ld566_merged1830_write.extract<0, 31>();
	gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged1830_731_write(gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged1830_731_res, gp_in1_3_buf72_us80_FIFO_buf565, root, gp_in1_3_buf72_us80_to_gp_11397_ld567, gp_in1_3_buf72_us80_to_gp_11397_ld566, dynamic_address);
	hw_uint<32>  gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged1830_732_res = gp_in1_3_buf72_us80_to_gp_11397_ld566_merged1830_write.extract<32, 63>();
	gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged1830_732_write(gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged1830_732_res, gp_in1_3_buf72_us80_FIFO_buf565, root, gp_in1_3_buf72_us80_to_gp_11397_ld567, gp_in1_3_buf72_us80_to_gp_11397_ld566, dynamic_address);
}

// lp_in1_286_merged1749_read
//	gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged1749_398
//	gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged1749_400
inline hw_uint<64> gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged1749_read_bundle_read(gp_in1_3_buf72_us80_FIFO_buf565_cache& gp_in1_3_buf72_us80_FIFO_buf565, int root, int lp_in1_285, int lp_in1_286, int dynamic_address) {
  // # of ports in bundle: 2
    // gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged1749_398
    // gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged1749_400

	hw_uint<64> result;
	hw_uint<32>  gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged1749_398_res = gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged1749_398_select(gp_in1_3_buf72_us80_FIFO_buf565, root, lp_in1_285, lp_in1_286, dynamic_address);
	set_at<0, 64>(result, gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged1749_398_res);
	hw_uint<32>  gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged1749_400_res = gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged1749_400_select(gp_in1_3_buf72_us80_FIFO_buf565, root, lp_in1_285, lp_in1_286, dynamic_address);
	set_at<32, 64>(result, gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged1749_400_res);
	return result;
}

struct in0_pw_math_in0_oc02_merged1724_158_to_in0_in0_ld402_merged1796_723_cache {
	// RAM Box: {[7, 2103], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged1724_159_to_in0_in0_ld402_merged1796_724_cache {
	// RAM Box: {[6, 2102], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged1724_160_to_in0_in0_ld402_merged1796_725_cache {
	// RAM Box: {[5, 2101], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged1724_161_to_in0_in0_ld402_merged1796_726_cache {
	// RAM Box: {[4, 2100], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged1724_162_to_in0_in0_ld402_merged1796_727_cache {
	// RAM Box: {[3, 2099], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged1724_163_to_in0_in0_ld402_merged1796_728_cache {
	// RAM Box: {[2, 2098], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged1724_164_to_in0_in0_ld402_merged1796_729_cache {
	// RAM Box: {[1, 2097], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged1724_165_to_in0_in0_ld402_merged1796_730_cache {
	// RAM Box: {[0, 2096], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged1724_159_to_in0_in0_ld406_merged1880_707_cache {
	// RAM Box: {[14, 2054], [7, 2054]}
	// Capacity: 264
	// # of read delays: 259
  // 0, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263
	fifo<hw_uint<32> , 264> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(263 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged1724_160_to_in0_in0_ld406_merged1880_708_cache {
	// RAM Box: {[13, 2053], [7, 2054]}
	// Capacity: 264
	// # of read delays: 259
  // 0, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263
	fifo<hw_uint<32> , 264> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(263 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged1724_161_to_in0_in0_ld406_merged1880_709_cache {
	// RAM Box: {[12, 2052], [7, 2054]}
	// Capacity: 264
	// # of read delays: 259
  // 0, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263
	fifo<hw_uint<32> , 264> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(263 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged1724_162_to_in0_in0_ld406_merged1880_710_cache {
	// RAM Box: {[11, 2051], [7, 2054]}
	// Capacity: 264
	// # of read delays: 259
  // 0, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263
	fifo<hw_uint<32> , 264> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(263 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged1724_163_to_in0_in0_ld406_merged1880_711_cache {
	// RAM Box: {[10, 2050], [7, 2054]}
	// Capacity: 264
	// # of read delays: 259
  // 0, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263
	fifo<hw_uint<32> , 264> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(263 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged1724_164_to_in0_in0_ld406_merged1880_712_cache {
	// RAM Box: {[9, 2049], [7, 2054]}
	// Capacity: 264
	// # of read delays: 259
  // 0, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263
	fifo<hw_uint<32> , 264> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(263 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged1724_165_to_in0_in0_ld406_merged1880_713_cache {
	// RAM Box: {[8, 2048], [7, 2054]}
	// Capacity: 264
	// # of read delays: 259
  // 0, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263
	fifo<hw_uint<32> , 264> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(263 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_pw_math_in0_oc02_merged1724_158_to_in0_in0_ld406_merged1880_714_cache {
	// RAM Box: {[7, 2047], [7, 2054]}
	// Capacity: 265
	// # of read delays: 259
  // 0, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264
	fifo<hw_uint<32> , 265> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(264 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_cache {
  // Reader addrs...
    // { in0_ld402_merged1796[root = 0, in0_ld403, in0_ld402] -> in0[7 + 8in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 262 }
    // { in0_ld402_merged1796[root = 0, in0_ld403, in0_ld402] -> in0[6 + 8in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 262 }
    // { in0_ld402_merged1796[root = 0, in0_ld403, in0_ld402] -> in0[5 + 8in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 262 }
    // { in0_ld402_merged1796[root = 0, in0_ld403, in0_ld402] -> in0[4 + 8in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 262 }
    // { in0_ld402_merged1796[root = 0, in0_ld403, in0_ld402] -> in0[3 + 8in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 262 }
    // { in0_ld402_merged1796[root = 0, in0_ld403, in0_ld402] -> in0[2 + 8in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 262 }
    // { in0_ld402_merged1796[root = 0, in0_ld403, in0_ld402] -> in0[1 + 8in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 262 }
    // { in0_ld402_merged1796[root = 0, in0_ld403, in0_ld402] -> in0[8in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 262 }
    // { in0_ld406_merged1880[root = 0, in0_ld407, in0_ld406] -> in0[14 + 8in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 255 }
    // { in0_ld406_merged1880[root = 0, in0_ld407, in0_ld406] -> in0[13 + 8in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 255 }
    // { in0_ld406_merged1880[root = 0, in0_ld407, in0_ld406] -> in0[12 + 8in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 255 }
    // { in0_ld406_merged1880[root = 0, in0_ld407, in0_ld406] -> in0[11 + 8in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 255 }
    // { in0_ld406_merged1880[root = 0, in0_ld407, in0_ld406] -> in0[10 + 8in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 255 }
    // { in0_ld406_merged1880[root = 0, in0_ld407, in0_ld406] -> in0[9 + 8in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 255 }
    // { in0_ld406_merged1880[root = 0, in0_ld407, in0_ld406] -> in0[8 + 8in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 255 }
    // { in0_ld406_merged1880[root = 0, in0_ld407, in0_ld406] -> in0[7 + 8in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 255 }
  // # of banks: 16
  in0_pw_math_in0_oc02_merged1724_158_to_in0_in0_ld402_merged1796_723_cache in0_pw_math_in0_oc02_merged1724_158_to_in0_in0_ld402_merged1796_723;
  in0_pw_math_in0_oc02_merged1724_159_to_in0_in0_ld402_merged1796_724_cache in0_pw_math_in0_oc02_merged1724_159_to_in0_in0_ld402_merged1796_724;
  in0_pw_math_in0_oc02_merged1724_160_to_in0_in0_ld402_merged1796_725_cache in0_pw_math_in0_oc02_merged1724_160_to_in0_in0_ld402_merged1796_725;
  in0_pw_math_in0_oc02_merged1724_161_to_in0_in0_ld402_merged1796_726_cache in0_pw_math_in0_oc02_merged1724_161_to_in0_in0_ld402_merged1796_726;
  in0_pw_math_in0_oc02_merged1724_162_to_in0_in0_ld402_merged1796_727_cache in0_pw_math_in0_oc02_merged1724_162_to_in0_in0_ld402_merged1796_727;
  in0_pw_math_in0_oc02_merged1724_163_to_in0_in0_ld402_merged1796_728_cache in0_pw_math_in0_oc02_merged1724_163_to_in0_in0_ld402_merged1796_728;
  in0_pw_math_in0_oc02_merged1724_164_to_in0_in0_ld402_merged1796_729_cache in0_pw_math_in0_oc02_merged1724_164_to_in0_in0_ld402_merged1796_729;
  in0_pw_math_in0_oc02_merged1724_165_to_in0_in0_ld402_merged1796_730_cache in0_pw_math_in0_oc02_merged1724_165_to_in0_in0_ld402_merged1796_730;
  in0_pw_math_in0_oc02_merged1724_159_to_in0_in0_ld406_merged1880_707_cache in0_pw_math_in0_oc02_merged1724_159_to_in0_in0_ld406_merged1880_707;
  in0_pw_math_in0_oc02_merged1724_160_to_in0_in0_ld406_merged1880_708_cache in0_pw_math_in0_oc02_merged1724_160_to_in0_in0_ld406_merged1880_708;
  in0_pw_math_in0_oc02_merged1724_161_to_in0_in0_ld406_merged1880_709_cache in0_pw_math_in0_oc02_merged1724_161_to_in0_in0_ld406_merged1880_709;
  in0_pw_math_in0_oc02_merged1724_162_to_in0_in0_ld406_merged1880_710_cache in0_pw_math_in0_oc02_merged1724_162_to_in0_in0_ld406_merged1880_710;
  in0_pw_math_in0_oc02_merged1724_163_to_in0_in0_ld406_merged1880_711_cache in0_pw_math_in0_oc02_merged1724_163_to_in0_in0_ld406_merged1880_711;
  in0_pw_math_in0_oc02_merged1724_164_to_in0_in0_ld406_merged1880_712_cache in0_pw_math_in0_oc02_merged1724_164_to_in0_in0_ld406_merged1880_712;
  in0_pw_math_in0_oc02_merged1724_165_to_in0_in0_ld406_merged1880_713_cache in0_pw_math_in0_oc02_merged1724_165_to_in0_in0_ld406_merged1880_713;
  in0_pw_math_in0_oc02_merged1724_158_to_in0_in0_ld406_merged1880_714_cache in0_pw_math_in0_oc02_merged1724_158_to_in0_in0_ld406_merged1880_714;
};



inline void in0_pw_math_in0_oc02_merged1724_158_write(hw_uint<32> & in0_pw_math_in0_oc02_merged1724_158, in0_cache& in0, int root, int pw_math_in0_oc01, int pw_math_in0_oc02, int dynamic_address) {
  in0.in0_pw_math_in0_oc02_merged1724_158_to_in0_in0_ld402_merged1796_723.push(in0_pw_math_in0_oc02_merged1724_158);
  in0.in0_pw_math_in0_oc02_merged1724_158_to_in0_in0_ld406_merged1880_714.push(in0_pw_math_in0_oc02_merged1724_158);
}

inline void in0_pw_math_in0_oc02_merged1724_159_write(hw_uint<32> & in0_pw_math_in0_oc02_merged1724_159, in0_cache& in0, int root, int pw_math_in0_oc01, int pw_math_in0_oc02, int dynamic_address) {
  in0.in0_pw_math_in0_oc02_merged1724_159_to_in0_in0_ld402_merged1796_724.push(in0_pw_math_in0_oc02_merged1724_159);
  in0.in0_pw_math_in0_oc02_merged1724_159_to_in0_in0_ld406_merged1880_707.push(in0_pw_math_in0_oc02_merged1724_159);
}

inline void in0_pw_math_in0_oc02_merged1724_160_write(hw_uint<32> & in0_pw_math_in0_oc02_merged1724_160, in0_cache& in0, int root, int pw_math_in0_oc01, int pw_math_in0_oc02, int dynamic_address) {
  in0.in0_pw_math_in0_oc02_merged1724_160_to_in0_in0_ld402_merged1796_725.push(in0_pw_math_in0_oc02_merged1724_160);
  in0.in0_pw_math_in0_oc02_merged1724_160_to_in0_in0_ld406_merged1880_708.push(in0_pw_math_in0_oc02_merged1724_160);
}

inline void in0_pw_math_in0_oc02_merged1724_161_write(hw_uint<32> & in0_pw_math_in0_oc02_merged1724_161, in0_cache& in0, int root, int pw_math_in0_oc01, int pw_math_in0_oc02, int dynamic_address) {
  in0.in0_pw_math_in0_oc02_merged1724_161_to_in0_in0_ld402_merged1796_726.push(in0_pw_math_in0_oc02_merged1724_161);
  in0.in0_pw_math_in0_oc02_merged1724_161_to_in0_in0_ld406_merged1880_709.push(in0_pw_math_in0_oc02_merged1724_161);
}

inline void in0_pw_math_in0_oc02_merged1724_162_write(hw_uint<32> & in0_pw_math_in0_oc02_merged1724_162, in0_cache& in0, int root, int pw_math_in0_oc01, int pw_math_in0_oc02, int dynamic_address) {
  in0.in0_pw_math_in0_oc02_merged1724_162_to_in0_in0_ld402_merged1796_727.push(in0_pw_math_in0_oc02_merged1724_162);
  in0.in0_pw_math_in0_oc02_merged1724_162_to_in0_in0_ld406_merged1880_710.push(in0_pw_math_in0_oc02_merged1724_162);
}

inline void in0_pw_math_in0_oc02_merged1724_163_write(hw_uint<32> & in0_pw_math_in0_oc02_merged1724_163, in0_cache& in0, int root, int pw_math_in0_oc01, int pw_math_in0_oc02, int dynamic_address) {
  in0.in0_pw_math_in0_oc02_merged1724_163_to_in0_in0_ld402_merged1796_728.push(in0_pw_math_in0_oc02_merged1724_163);
  in0.in0_pw_math_in0_oc02_merged1724_163_to_in0_in0_ld406_merged1880_711.push(in0_pw_math_in0_oc02_merged1724_163);
}

inline void in0_pw_math_in0_oc02_merged1724_164_write(hw_uint<32> & in0_pw_math_in0_oc02_merged1724_164, in0_cache& in0, int root, int pw_math_in0_oc01, int pw_math_in0_oc02, int dynamic_address) {
  in0.in0_pw_math_in0_oc02_merged1724_164_to_in0_in0_ld402_merged1796_729.push(in0_pw_math_in0_oc02_merged1724_164);
  in0.in0_pw_math_in0_oc02_merged1724_164_to_in0_in0_ld406_merged1880_712.push(in0_pw_math_in0_oc02_merged1724_164);
}

inline void in0_pw_math_in0_oc02_merged1724_165_write(hw_uint<32> & in0_pw_math_in0_oc02_merged1724_165, in0_cache& in0, int root, int pw_math_in0_oc01, int pw_math_in0_oc02, int dynamic_address) {
  in0.in0_pw_math_in0_oc02_merged1724_165_to_in0_in0_ld402_merged1796_730.push(in0_pw_math_in0_oc02_merged1724_165);
  in0.in0_pw_math_in0_oc02_merged1724_165_to_in0_in0_ld406_merged1880_713.push(in0_pw_math_in0_oc02_merged1724_165);
}

inline hw_uint<32>  in0_in0_ld402_merged1796_723_select(in0_cache& in0, int root, int in0_ld403, int in0_ld402, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld402_merged1796_723 read pattern: { in0_ld402_merged1796[root = 0, in0_ld403, in0_ld402] -> in0[7 + 8in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 262 }
  // Read schedule : { in0_ld402_merged1796[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  // Write schedule: { pw_math_in0_oc02_merged1724[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged1724_158 = in0.in0_pw_math_in0_oc02_merged1724_158_to_in0_in0_ld402_merged1796_723.peek(/* one reader or all rams */ 0);
  return value_in0_pw_math_in0_oc02_merged1724_158;
  return 0;
}

inline hw_uint<32>  in0_in0_ld402_merged1796_724_select(in0_cache& in0, int root, int in0_ld403, int in0_ld402, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld402_merged1796_724 read pattern: { in0_ld402_merged1796[root = 0, in0_ld403, in0_ld402] -> in0[6 + 8in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 262 }
  // Read schedule : { in0_ld402_merged1796[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  // Write schedule: { pw_math_in0_oc02_merged1724[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged1724_159 = in0.in0_pw_math_in0_oc02_merged1724_159_to_in0_in0_ld402_merged1796_724.peek(/* one reader or all rams */ 0);
  return value_in0_pw_math_in0_oc02_merged1724_159;
  return 0;
}

inline hw_uint<32>  in0_in0_ld402_merged1796_725_select(in0_cache& in0, int root, int in0_ld403, int in0_ld402, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld402_merged1796_725 read pattern: { in0_ld402_merged1796[root = 0, in0_ld403, in0_ld402] -> in0[5 + 8in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 262 }
  // Read schedule : { in0_ld402_merged1796[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  // Write schedule: { pw_math_in0_oc02_merged1724[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged1724_160 = in0.in0_pw_math_in0_oc02_merged1724_160_to_in0_in0_ld402_merged1796_725.peek(/* one reader or all rams */ 0);
  return value_in0_pw_math_in0_oc02_merged1724_160;
  return 0;
}

inline hw_uint<32>  in0_in0_ld402_merged1796_726_select(in0_cache& in0, int root, int in0_ld403, int in0_ld402, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld402_merged1796_726 read pattern: { in0_ld402_merged1796[root = 0, in0_ld403, in0_ld402] -> in0[4 + 8in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 262 }
  // Read schedule : { in0_ld402_merged1796[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  // Write schedule: { pw_math_in0_oc02_merged1724[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged1724_161 = in0.in0_pw_math_in0_oc02_merged1724_161_to_in0_in0_ld402_merged1796_726.peek(/* one reader or all rams */ 0);
  return value_in0_pw_math_in0_oc02_merged1724_161;
  return 0;
}

inline hw_uint<32>  in0_in0_ld402_merged1796_727_select(in0_cache& in0, int root, int in0_ld403, int in0_ld402, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld402_merged1796_727 read pattern: { in0_ld402_merged1796[root = 0, in0_ld403, in0_ld402] -> in0[3 + 8in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 262 }
  // Read schedule : { in0_ld402_merged1796[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  // Write schedule: { pw_math_in0_oc02_merged1724[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged1724_162 = in0.in0_pw_math_in0_oc02_merged1724_162_to_in0_in0_ld402_merged1796_727.peek(/* one reader or all rams */ 0);
  return value_in0_pw_math_in0_oc02_merged1724_162;
  return 0;
}

inline hw_uint<32>  in0_in0_ld402_merged1796_728_select(in0_cache& in0, int root, int in0_ld403, int in0_ld402, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld402_merged1796_728 read pattern: { in0_ld402_merged1796[root = 0, in0_ld403, in0_ld402] -> in0[2 + 8in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 262 }
  // Read schedule : { in0_ld402_merged1796[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  // Write schedule: { pw_math_in0_oc02_merged1724[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged1724_163 = in0.in0_pw_math_in0_oc02_merged1724_163_to_in0_in0_ld402_merged1796_728.peek(/* one reader or all rams */ 0);
  return value_in0_pw_math_in0_oc02_merged1724_163;
  return 0;
}

inline hw_uint<32>  in0_in0_ld402_merged1796_729_select(in0_cache& in0, int root, int in0_ld403, int in0_ld402, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld402_merged1796_729 read pattern: { in0_ld402_merged1796[root = 0, in0_ld403, in0_ld402] -> in0[1 + 8in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 262 }
  // Read schedule : { in0_ld402_merged1796[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  // Write schedule: { pw_math_in0_oc02_merged1724[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged1724_164 = in0.in0_pw_math_in0_oc02_merged1724_164_to_in0_in0_ld402_merged1796_729.peek(/* one reader or all rams */ 0);
  return value_in0_pw_math_in0_oc02_merged1724_164;
  return 0;
}

inline hw_uint<32>  in0_in0_ld402_merged1796_730_select(in0_cache& in0, int root, int in0_ld403, int in0_ld402, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld402_merged1796_730 read pattern: { in0_ld402_merged1796[root = 0, in0_ld403, in0_ld402] -> in0[8in0_ld402, in0_ld403] : 0 <= in0_ld403 <= 2054 and 0 <= in0_ld402 <= 262 }
  // Read schedule : { in0_ld402_merged1796[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  // Write schedule: { pw_math_in0_oc02_merged1724[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged1724_165 = in0.in0_pw_math_in0_oc02_merged1724_165_to_in0_in0_ld402_merged1796_730.peek(/* one reader or all rams */ 0);
  return value_in0_pw_math_in0_oc02_merged1724_165;
  return 0;
}

inline hw_uint<32>  in0_in0_ld406_merged1880_707_select(in0_cache& in0, int root, int in0_ld407, int in0_ld406, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld406_merged1880_707 read pattern: { in0_ld406_merged1880[root = 0, in0_ld407, in0_ld406] -> in0[14 + 8in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 255 }
  // Read schedule : { in0_ld406_merged1880[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_in0_oc02_merged1724[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged1724_159 = in0.in0_pw_math_in0_oc02_merged1724_159_to_in0_in0_ld406_merged1880_707.peek(/* one reader or all rams */ (2046 - in0_ld407 >= 0) ? (263) : (-2047 + in0_ld407 == 0) ? ((261 - in0_ld406)) : 0);
  return value_in0_pw_math_in0_oc02_merged1724_159;
  return 0;
}

inline hw_uint<32>  in0_in0_ld406_merged1880_708_select(in0_cache& in0, int root, int in0_ld407, int in0_ld406, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld406_merged1880_708 read pattern: { in0_ld406_merged1880[root = 0, in0_ld407, in0_ld406] -> in0[13 + 8in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 255 }
  // Read schedule : { in0_ld406_merged1880[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_in0_oc02_merged1724[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged1724_160 = in0.in0_pw_math_in0_oc02_merged1724_160_to_in0_in0_ld406_merged1880_708.peek(/* one reader or all rams */ (2046 - in0_ld407 >= 0) ? (263) : (-2047 + in0_ld407 == 0) ? ((261 - in0_ld406)) : 0);
  return value_in0_pw_math_in0_oc02_merged1724_160;
  return 0;
}

inline hw_uint<32>  in0_in0_ld406_merged1880_709_select(in0_cache& in0, int root, int in0_ld407, int in0_ld406, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld406_merged1880_709 read pattern: { in0_ld406_merged1880[root = 0, in0_ld407, in0_ld406] -> in0[12 + 8in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 255 }
  // Read schedule : { in0_ld406_merged1880[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_in0_oc02_merged1724[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged1724_161 = in0.in0_pw_math_in0_oc02_merged1724_161_to_in0_in0_ld406_merged1880_709.peek(/* one reader or all rams */ (2046 - in0_ld407 >= 0) ? (263) : (-2047 + in0_ld407 == 0) ? ((261 - in0_ld406)) : 0);
  return value_in0_pw_math_in0_oc02_merged1724_161;
  return 0;
}

inline hw_uint<32>  in0_in0_ld406_merged1880_710_select(in0_cache& in0, int root, int in0_ld407, int in0_ld406, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld406_merged1880_710 read pattern: { in0_ld406_merged1880[root = 0, in0_ld407, in0_ld406] -> in0[11 + 8in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 255 }
  // Read schedule : { in0_ld406_merged1880[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_in0_oc02_merged1724[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged1724_162 = in0.in0_pw_math_in0_oc02_merged1724_162_to_in0_in0_ld406_merged1880_710.peek(/* one reader or all rams */ (2046 - in0_ld407 >= 0) ? (263) : (-2047 + in0_ld407 == 0) ? ((261 - in0_ld406)) : 0);
  return value_in0_pw_math_in0_oc02_merged1724_162;
  return 0;
}

inline hw_uint<32>  in0_in0_ld406_merged1880_711_select(in0_cache& in0, int root, int in0_ld407, int in0_ld406, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld406_merged1880_711 read pattern: { in0_ld406_merged1880[root = 0, in0_ld407, in0_ld406] -> in0[10 + 8in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 255 }
  // Read schedule : { in0_ld406_merged1880[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_in0_oc02_merged1724[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged1724_163 = in0.in0_pw_math_in0_oc02_merged1724_163_to_in0_in0_ld406_merged1880_711.peek(/* one reader or all rams */ (2046 - in0_ld407 >= 0) ? (263) : (-2047 + in0_ld407 == 0) ? ((261 - in0_ld406)) : 0);
  return value_in0_pw_math_in0_oc02_merged1724_163;
  return 0;
}

inline hw_uint<32>  in0_in0_ld406_merged1880_712_select(in0_cache& in0, int root, int in0_ld407, int in0_ld406, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld406_merged1880_712 read pattern: { in0_ld406_merged1880[root = 0, in0_ld407, in0_ld406] -> in0[9 + 8in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 255 }
  // Read schedule : { in0_ld406_merged1880[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_in0_oc02_merged1724[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged1724_164 = in0.in0_pw_math_in0_oc02_merged1724_164_to_in0_in0_ld406_merged1880_712.peek(/* one reader or all rams */ (2046 - in0_ld407 >= 0) ? (263) : (-2047 + in0_ld407 == 0) ? ((261 - in0_ld406)) : 0);
  return value_in0_pw_math_in0_oc02_merged1724_164;
  return 0;
}

inline hw_uint<32>  in0_in0_ld406_merged1880_713_select(in0_cache& in0, int root, int in0_ld407, int in0_ld406, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld406_merged1880_713 read pattern: { in0_ld406_merged1880[root = 0, in0_ld407, in0_ld406] -> in0[8 + 8in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 255 }
  // Read schedule : { in0_ld406_merged1880[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_in0_oc02_merged1724[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged1724_165 = in0.in0_pw_math_in0_oc02_merged1724_165_to_in0_in0_ld406_merged1880_713.peek(/* one reader or all rams */ (2046 - in0_ld407 >= 0) ? (263) : (-2047 + in0_ld407 == 0) ? ((261 - in0_ld406)) : 0);
  return value_in0_pw_math_in0_oc02_merged1724_165;
  return 0;
}

inline hw_uint<32>  in0_in0_ld406_merged1880_714_select(in0_cache& in0, int root, int in0_ld407, int in0_ld406, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_in0_ld406_merged1880_714 read pattern: { in0_ld406_merged1880[root = 0, in0_ld407, in0_ld406] -> in0[7 + 8in0_ld406, 7 + in0_ld407] : 0 <= in0_ld407 <= 2047 and 0 <= in0_ld406 <= 255 }
  // Read schedule : { in0_ld406_merged1880[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_in0_oc02_merged1724[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_pw_math_in0_oc02_merged1724_158 = in0.in0_pw_math_in0_oc02_merged1724_158_to_in0_in0_ld406_merged1880_714.peek(/* one reader or all rams */ (2046 - in0_ld407 >= 0) ? (264) : (-2047 + in0_ld407 == 0) ? ((262 - in0_ld406)) : 0);
  return value_in0_pw_math_in0_oc02_merged1724_158;
  return 0;
}

// # of bundles = 3
// in0_ld402_merged1796_read
//	in0_in0_ld402_merged1796_723
//	in0_in0_ld402_merged1796_724
//	in0_in0_ld402_merged1796_725
//	in0_in0_ld402_merged1796_726
//	in0_in0_ld402_merged1796_727
//	in0_in0_ld402_merged1796_728
//	in0_in0_ld402_merged1796_729
//	in0_in0_ld402_merged1796_730
inline hw_uint<256> in0_in0_ld402_merged1796_read_bundle_read(in0_cache& in0, int root, int in0_ld403, int in0_ld402, int dynamic_address) {
  // # of ports in bundle: 8
    // in0_in0_ld402_merged1796_723
    // in0_in0_ld402_merged1796_724
    // in0_in0_ld402_merged1796_725
    // in0_in0_ld402_merged1796_726
    // in0_in0_ld402_merged1796_727
    // in0_in0_ld402_merged1796_728
    // in0_in0_ld402_merged1796_729
    // in0_in0_ld402_merged1796_730

	hw_uint<256> result;
	hw_uint<32>  in0_in0_ld402_merged1796_723_res = in0_in0_ld402_merged1796_723_select(in0, root, in0_ld403, in0_ld402, dynamic_address);
	set_at<0, 256>(result, in0_in0_ld402_merged1796_723_res);
	hw_uint<32>  in0_in0_ld402_merged1796_724_res = in0_in0_ld402_merged1796_724_select(in0, root, in0_ld403, in0_ld402, dynamic_address);
	set_at<32, 256>(result, in0_in0_ld402_merged1796_724_res);
	hw_uint<32>  in0_in0_ld402_merged1796_725_res = in0_in0_ld402_merged1796_725_select(in0, root, in0_ld403, in0_ld402, dynamic_address);
	set_at<64, 256>(result, in0_in0_ld402_merged1796_725_res);
	hw_uint<32>  in0_in0_ld402_merged1796_726_res = in0_in0_ld402_merged1796_726_select(in0, root, in0_ld403, in0_ld402, dynamic_address);
	set_at<96, 256>(result, in0_in0_ld402_merged1796_726_res);
	hw_uint<32>  in0_in0_ld402_merged1796_727_res = in0_in0_ld402_merged1796_727_select(in0, root, in0_ld403, in0_ld402, dynamic_address);
	set_at<128, 256>(result, in0_in0_ld402_merged1796_727_res);
	hw_uint<32>  in0_in0_ld402_merged1796_728_res = in0_in0_ld402_merged1796_728_select(in0, root, in0_ld403, in0_ld402, dynamic_address);
	set_at<160, 256>(result, in0_in0_ld402_merged1796_728_res);
	hw_uint<32>  in0_in0_ld402_merged1796_729_res = in0_in0_ld402_merged1796_729_select(in0, root, in0_ld403, in0_ld402, dynamic_address);
	set_at<192, 256>(result, in0_in0_ld402_merged1796_729_res);
	hw_uint<32>  in0_in0_ld402_merged1796_730_res = in0_in0_ld402_merged1796_730_select(in0, root, in0_ld403, in0_ld402, dynamic_address);
	set_at<224, 256>(result, in0_in0_ld402_merged1796_730_res);
	return result;
}

// in0_ld406_merged1880_read
//	in0_in0_ld406_merged1880_707
//	in0_in0_ld406_merged1880_708
//	in0_in0_ld406_merged1880_709
//	in0_in0_ld406_merged1880_710
//	in0_in0_ld406_merged1880_711
//	in0_in0_ld406_merged1880_712
//	in0_in0_ld406_merged1880_713
//	in0_in0_ld406_merged1880_714
inline hw_uint<256> in0_in0_ld406_merged1880_read_bundle_read(in0_cache& in0, int root, int in0_ld407, int in0_ld406, int dynamic_address) {
  // # of ports in bundle: 8
    // in0_in0_ld406_merged1880_707
    // in0_in0_ld406_merged1880_708
    // in0_in0_ld406_merged1880_709
    // in0_in0_ld406_merged1880_710
    // in0_in0_ld406_merged1880_711
    // in0_in0_ld406_merged1880_712
    // in0_in0_ld406_merged1880_713
    // in0_in0_ld406_merged1880_714

	hw_uint<256> result;
	hw_uint<32>  in0_in0_ld406_merged1880_707_res = in0_in0_ld406_merged1880_707_select(in0, root, in0_ld407, in0_ld406, dynamic_address);
	set_at<0, 256>(result, in0_in0_ld406_merged1880_707_res);
	hw_uint<32>  in0_in0_ld406_merged1880_708_res = in0_in0_ld406_merged1880_708_select(in0, root, in0_ld407, in0_ld406, dynamic_address);
	set_at<32, 256>(result, in0_in0_ld406_merged1880_708_res);
	hw_uint<32>  in0_in0_ld406_merged1880_709_res = in0_in0_ld406_merged1880_709_select(in0, root, in0_ld407, in0_ld406, dynamic_address);
	set_at<64, 256>(result, in0_in0_ld406_merged1880_709_res);
	hw_uint<32>  in0_in0_ld406_merged1880_710_res = in0_in0_ld406_merged1880_710_select(in0, root, in0_ld407, in0_ld406, dynamic_address);
	set_at<96, 256>(result, in0_in0_ld406_merged1880_710_res);
	hw_uint<32>  in0_in0_ld406_merged1880_711_res = in0_in0_ld406_merged1880_711_select(in0, root, in0_ld407, in0_ld406, dynamic_address);
	set_at<128, 256>(result, in0_in0_ld406_merged1880_711_res);
	hw_uint<32>  in0_in0_ld406_merged1880_712_res = in0_in0_ld406_merged1880_712_select(in0, root, in0_ld407, in0_ld406, dynamic_address);
	set_at<160, 256>(result, in0_in0_ld406_merged1880_712_res);
	hw_uint<32>  in0_in0_ld406_merged1880_713_res = in0_in0_ld406_merged1880_713_select(in0, root, in0_ld407, in0_ld406, dynamic_address);
	set_at<192, 256>(result, in0_in0_ld406_merged1880_713_res);
	hw_uint<32>  in0_in0_ld406_merged1880_714_res = in0_in0_ld406_merged1880_714_select(in0, root, in0_ld407, in0_ld406, dynamic_address);
	set_at<224, 256>(result, in0_in0_ld406_merged1880_714_res);
	return result;
}

// pw_math_in0_oc02_merged1724_write
//	in0_pw_math_in0_oc02_merged1724_158
//	in0_pw_math_in0_oc02_merged1724_159
//	in0_pw_math_in0_oc02_merged1724_160
//	in0_pw_math_in0_oc02_merged1724_161
//	in0_pw_math_in0_oc02_merged1724_162
//	in0_pw_math_in0_oc02_merged1724_163
//	in0_pw_math_in0_oc02_merged1724_164
//	in0_pw_math_in0_oc02_merged1724_165
inline void in0_pw_math_in0_oc02_merged1724_write_bundle_write(hw_uint<256>& pw_math_in0_oc02_merged1724_write, in0_cache& in0, int root, int pw_math_in0_oc01, int pw_math_in0_oc02, int dynamic_address) {
	hw_uint<32>  in0_pw_math_in0_oc02_merged1724_158_res = pw_math_in0_oc02_merged1724_write.extract<0, 31>();
	in0_pw_math_in0_oc02_merged1724_158_write(in0_pw_math_in0_oc02_merged1724_158_res, in0, root, pw_math_in0_oc01, pw_math_in0_oc02, dynamic_address);
	hw_uint<32>  in0_pw_math_in0_oc02_merged1724_159_res = pw_math_in0_oc02_merged1724_write.extract<32, 63>();
	in0_pw_math_in0_oc02_merged1724_159_write(in0_pw_math_in0_oc02_merged1724_159_res, in0, root, pw_math_in0_oc01, pw_math_in0_oc02, dynamic_address);
	hw_uint<32>  in0_pw_math_in0_oc02_merged1724_160_res = pw_math_in0_oc02_merged1724_write.extract<64, 95>();
	in0_pw_math_in0_oc02_merged1724_160_write(in0_pw_math_in0_oc02_merged1724_160_res, in0, root, pw_math_in0_oc01, pw_math_in0_oc02, dynamic_address);
	hw_uint<32>  in0_pw_math_in0_oc02_merged1724_161_res = pw_math_in0_oc02_merged1724_write.extract<96, 127>();
	in0_pw_math_in0_oc02_merged1724_161_write(in0_pw_math_in0_oc02_merged1724_161_res, in0, root, pw_math_in0_oc01, pw_math_in0_oc02, dynamic_address);
	hw_uint<32>  in0_pw_math_in0_oc02_merged1724_162_res = pw_math_in0_oc02_merged1724_write.extract<128, 159>();
	in0_pw_math_in0_oc02_merged1724_162_write(in0_pw_math_in0_oc02_merged1724_162_res, in0, root, pw_math_in0_oc01, pw_math_in0_oc02, dynamic_address);
	hw_uint<32>  in0_pw_math_in0_oc02_merged1724_163_res = pw_math_in0_oc02_merged1724_write.extract<160, 191>();
	in0_pw_math_in0_oc02_merged1724_163_write(in0_pw_math_in0_oc02_merged1724_163_res, in0, root, pw_math_in0_oc01, pw_math_in0_oc02, dynamic_address);
	hw_uint<32>  in0_pw_math_in0_oc02_merged1724_164_res = pw_math_in0_oc02_merged1724_write.extract<192, 223>();
	in0_pw_math_in0_oc02_merged1724_164_write(in0_pw_math_in0_oc02_merged1724_164_res, in0, root, pw_math_in0_oc01, pw_math_in0_oc02, dynamic_address);
	hw_uint<32>  in0_pw_math_in0_oc02_merged1724_165_res = pw_math_in0_oc02_merged1724_write.extract<224, 255>();
	in0_pw_math_in0_oc02_merged1724_165_write(in0_pw_math_in0_oc02_merged1724_165_res, in0, root, pw_math_in0_oc01, pw_math_in0_oc02, dynamic_address);
}

struct in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_683_merged_banks_3_cache {
	// RAM Box: {[7, 2095], [0, 2054]}
	// Capacity: 528
	// # of read delays: 4
  // 0, 1, 264, 527
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 262> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 262> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_263() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_264() {
		return f4;
	}

	inline hw_uint<32>  peek_526() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_527() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_684_merged_banks_6_cache {
	// RAM Box: {[6, 2094], [0, 2054]}
	// Capacity: 528
	// # of read delays: 4
  // 0, 1, 264, 527
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 262> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 262> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_263() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_264() {
		return f4;
	}

	inline hw_uint<32>  peek_526() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_527() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_685_merged_banks_3_cache {
	// RAM Box: {[5, 2093], [0, 2054]}
	// Capacity: 528
	// # of read delays: 4
  // 0, 1, 264, 527
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 262> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 262> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_263() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_264() {
		return f4;
	}

	inline hw_uint<32>  peek_526() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_527() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_686_merged_banks_6_cache {
	// RAM Box: {[4, 2092], [0, 2054]}
	// Capacity: 528
	// # of read delays: 4
  // 0, 1, 264, 527
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 262> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 262> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_263() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_264() {
		return f4;
	}

	inline hw_uint<32>  peek_526() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_527() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_687_merged_banks_3_cache {
	// RAM Box: {[3, 2091], [0, 2054]}
	// Capacity: 528
	// # of read delays: 4
  // 0, 1, 264, 527
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 262> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 262> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_263() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_264() {
		return f4;
	}

	inline hw_uint<32>  peek_526() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_527() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_688_merged_banks_6_cache {
	// RAM Box: {[2, 2090], [0, 2054]}
	// Capacity: 528
	// # of read delays: 4
  // 0, 1, 264, 527
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 262> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 262> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_263() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_264() {
		return f4;
	}

	inline hw_uint<32>  peek_526() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_527() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_689_merged_banks_3_cache {
	// RAM Box: {[1, 2089], [0, 2054]}
	// Capacity: 528
	// # of read delays: 4
  // 0, 1, 264, 527
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 262> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 262> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_263() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_264() {
		return f4;
	}

	inline hw_uint<32>  peek_526() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_527() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_690_merged_banks_6_cache {
	// RAM Box: {[0, 2096], [0, 2054]}
	// Capacity: 528
	// # of read delays: 6
  // 0, 1, 263, 264, 526, 527
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 261> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 261> f7;
	hw_uint<32>  f8;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_262() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_263() {
		return f4;
	}

	inline hw_uint<32>  peek_264() {
		return f6;
	}

	inline hw_uint<32>  peek_525() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_526() {
		return f8;
	}

	inline hw_uint<32>  peek_527() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 261
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 261 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 261
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 261 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in0_FIFO_buf569_cache {
  // Reader addrs...
    // { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[6 + 8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[7 + 8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[8 + 8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[6 + 8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[7 + 8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[8 + 8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[6 + 8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[7 + 8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[8 + 8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[4 + 8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[5 + 8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[6 + 8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[4 + 8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[5 + 8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[6 + 8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[4 + 8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[5 + 8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[6 + 8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2 + 8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[3 + 8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[4 + 8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2 + 8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[3 + 8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[4 + 8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2 + 8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[3 + 8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[4 + 8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[1 + 8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2 + 8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[1 + 8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2 + 8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[1 + 8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
    // { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2 + 8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // # of banks: 8
  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_683_merged_banks_3_cache in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_683_merged_banks_3;
  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_684_merged_banks_6_cache in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_684_merged_banks_6;
  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_685_merged_banks_3_cache in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_685_merged_banks_3;
  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_686_merged_banks_6_cache in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_686_merged_banks_6;
  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_687_merged_banks_3_cache in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_687_merged_banks_3;
  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_688_merged_banks_6_cache in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_688_merged_banks_6;
  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_689_merged_banks_3_cache in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_689_merged_banks_3;
  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_690_merged_banks_6_cache in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_690_merged_banks_6;
};



inline void in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_683_write(hw_uint<32> & in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_683, in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int in0_to_gp_0401_ld571, int in0_to_gp_0401_ld570, int dynamic_address) {
  in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_683_merged_banks_3.push(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_683);
}

inline void in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_684_write(hw_uint<32> & in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_684, in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int in0_to_gp_0401_ld571, int in0_to_gp_0401_ld570, int dynamic_address) {
  in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_684_merged_banks_6.push(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_684);
}

inline void in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_685_write(hw_uint<32> & in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_685, in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int in0_to_gp_0401_ld571, int in0_to_gp_0401_ld570, int dynamic_address) {
  in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_685_merged_banks_3.push(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_685);
}

inline void in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_686_write(hw_uint<32> & in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_686, in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int in0_to_gp_0401_ld571, int in0_to_gp_0401_ld570, int dynamic_address) {
  in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_686_merged_banks_6.push(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_686);
}

inline void in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_687_write(hw_uint<32> & in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_687, in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int in0_to_gp_0401_ld571, int in0_to_gp_0401_ld570, int dynamic_address) {
  in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_687_merged_banks_3.push(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_687);
}

inline void in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_688_write(hw_uint<32> & in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_688, in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int in0_to_gp_0401_ld571, int in0_to_gp_0401_ld570, int dynamic_address) {
  in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_688_merged_banks_6.push(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_688);
}

inline void in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_689_write(hw_uint<32> & in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_689, in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int in0_to_gp_0401_ld571, int in0_to_gp_0401_ld570, int dynamic_address) {
  in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_689_merged_banks_3.push(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_689);
}

inline void in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_690_write(hw_uint<32> & in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_690, in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int in0_to_gp_0401_ld571, int in0_to_gp_0401_ld570, int dynamic_address) {
  in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_690_merged_banks_6.push(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_690);
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1091_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1752_1091 read pattern: { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[6 + 8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1924[d0 = 0, d1, d2] -> [0, d1, d2, 8] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_684 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_684_merged_banks_6.peek_1();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_684;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1092_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1752_1092 read pattern: { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[7 + 8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1924[d0 = 0, d1, d2] -> [0, d1, d2, 8] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_683 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_683_merged_banks_3.peek_1();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_683;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1093_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1752_1093 read pattern: { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[8 + 8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1924[d0 = 0, d1, d2] -> [0, d1, d2, 8] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_690 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_690_merged_banks_6.peek_0();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_690;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1094_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1752_1094 read pattern: { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[6 + 8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1924[d0 = 0, d1, d2] -> [0, d1, d2, 8] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_684 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_684_merged_banks_6.peek_264();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_684;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1095_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1752_1095 read pattern: { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[7 + 8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1924[d0 = 0, d1, d2] -> [0, d1, d2, 8] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_683 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_683_merged_banks_3.peek_264();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_683;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1096_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1752_1096 read pattern: { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[8 + 8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1924[d0 = 0, d1, d2] -> [0, d1, d2, 8] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_690 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_690_merged_banks_6.peek_263();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_690;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1097_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1752_1097 read pattern: { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[6 + 8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1924[d0 = 0, d1, d2] -> [0, d1, d2, 8] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_684 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_684_merged_banks_6.peek_527();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_684;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1098_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1752_1098 read pattern: { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[7 + 8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1924[d0 = 0, d1, d2] -> [0, d1, d2, 8] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_683 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_683_merged_banks_3.peek_527();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_683;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1099_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1752_1099 read pattern: { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[8 + 8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1924[d0 = 0, d1, d2] -> [0, d1, d2, 8] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_690 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_690_merged_banks_6.peek_526();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_690;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1100_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1752_1100 read pattern: { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[4 + 8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1924[d0 = 0, d1, d2] -> [0, d1, d2, 8] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_686 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_686_merged_banks_6.peek_1();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_686;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1101_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1752_1101 read pattern: { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[5 + 8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1924[d0 = 0, d1, d2] -> [0, d1, d2, 8] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_685 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_685_merged_banks_3.peek_1();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_685;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1102_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1752_1102 read pattern: { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[6 + 8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1924[d0 = 0, d1, d2] -> [0, d1, d2, 8] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_684 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_684_merged_banks_6.peek_1();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_684;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1103_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1752_1103 read pattern: { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[4 + 8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1924[d0 = 0, d1, d2] -> [0, d1, d2, 8] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_686 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_686_merged_banks_6.peek_264();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_686;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1104_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1752_1104 read pattern: { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[5 + 8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1924[d0 = 0, d1, d2] -> [0, d1, d2, 8] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_685 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_685_merged_banks_3.peek_264();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_685;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1105_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1752_1105 read pattern: { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[6 + 8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1924[d0 = 0, d1, d2] -> [0, d1, d2, 8] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_684 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_684_merged_banks_6.peek_264();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_684;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1106_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1752_1106 read pattern: { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[4 + 8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1924[d0 = 0, d1, d2] -> [0, d1, d2, 8] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_686 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_686_merged_banks_6.peek_527();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_686;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1107_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1752_1107 read pattern: { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[5 + 8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1924[d0 = 0, d1, d2] -> [0, d1, d2, 8] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_685 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_685_merged_banks_3.peek_527();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_685;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1108_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1752_1108 read pattern: { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[6 + 8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1924[d0 = 0, d1, d2] -> [0, d1, d2, 8] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_684 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_684_merged_banks_6.peek_527();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_684;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1109_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1752_1109 read pattern: { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2 + 8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1924[d0 = 0, d1, d2] -> [0, d1, d2, 8] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_688 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_688_merged_banks_6.peek_1();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_688;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1110_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1752_1110 read pattern: { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[3 + 8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1924[d0 = 0, d1, d2] -> [0, d1, d2, 8] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_687 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_687_merged_banks_3.peek_1();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_687;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1111_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1752_1111 read pattern: { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[4 + 8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1924[d0 = 0, d1, d2] -> [0, d1, d2, 8] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_686 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_686_merged_banks_6.peek_1();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_686;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1112_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1752_1112 read pattern: { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2 + 8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1924[d0 = 0, d1, d2] -> [0, d1, d2, 8] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_688 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_688_merged_banks_6.peek_264();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_688;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1113_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1752_1113 read pattern: { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[3 + 8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1924[d0 = 0, d1, d2] -> [0, d1, d2, 8] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_687 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_687_merged_banks_3.peek_264();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_687;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1114_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1752_1114 read pattern: { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[4 + 8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1924[d0 = 0, d1, d2] -> [0, d1, d2, 8] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_686 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_686_merged_banks_6.peek_264();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_686;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1115_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1752_1115 read pattern: { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2 + 8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1924[d0 = 0, d1, d2] -> [0, d1, d2, 8] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_688 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_688_merged_banks_6.peek_527();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_688;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1116_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1752_1116 read pattern: { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[3 + 8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1924[d0 = 0, d1, d2] -> [0, d1, d2, 8] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_687 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_687_merged_banks_3.peek_527();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_687;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1117_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1752_1117 read pattern: { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[4 + 8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1924[d0 = 0, d1, d2] -> [0, d1, d2, 8] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_686 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_686_merged_banks_6.peek_527();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_686;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1118_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1752_1118 read pattern: { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1924[d0 = 0, d1, d2] -> [0, d1, d2, 8] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_690 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_690_merged_banks_6.peek_1();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_690;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1119_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1752_1119 read pattern: { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[1 + 8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1924[d0 = 0, d1, d2] -> [0, d1, d2, 8] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_689 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_689_merged_banks_3.peek_1();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_689;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1120_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1752_1120 read pattern: { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2 + 8gp_in0_110, 2 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1924[d0 = 0, d1, d2] -> [0, d1, d2, 8] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_688 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_688_merged_banks_6.peek_1();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_688;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1121_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1752_1121 read pattern: { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1924[d0 = 0, d1, d2] -> [0, d1, d2, 8] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_690 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_690_merged_banks_6.peek_264();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_690;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1122_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1752_1122 read pattern: { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[1 + 8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1924[d0 = 0, d1, d2] -> [0, d1, d2, 8] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_689 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_689_merged_banks_3.peek_264();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_689;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1123_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1752_1123 read pattern: { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2 + 8gp_in0_110, 1 + 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1924[d0 = 0, d1, d2] -> [0, d1, d2, 8] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_688 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_688_merged_banks_6.peek_264();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_688;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1124_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1752_1124 read pattern: { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1924[d0 = 0, d1, d2] -> [0, d1, d2, 8] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_690 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_690_merged_banks_6.peek_527();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_690;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1125_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1752_1125 read pattern: { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[1 + 8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1924[d0 = 0, d1, d2] -> [0, d1, d2, 8] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_689 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_689_merged_banks_3.peek_527();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_689;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1126_select(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf569_gp_in0_110_merged1752_1126 read pattern: { gp_in0_110_merged1752[root = 0, gp_in0_19, gp_in0_110] -> in0_FIFO_buf569[2 + 8gp_in0_110, 2gp_in0_19] : 0 <= gp_in0_19 <= 1026 and 0 <= gp_in0_110 <= 261 }
  // Read schedule : { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in0_to_gp_0401_ld570_merged1924[d0 = 0, d1, d2] -> [0, d1, d2, 8] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_688 = in0_FIFO_buf569.in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_688_merged_banks_6.peek_527();
  return value_in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_688;
  return 0;
}

// # of bundles = 2
// gp_in0_110_merged1752_read
//	in0_FIFO_buf569_gp_in0_110_merged1752_1091
//	in0_FIFO_buf569_gp_in0_110_merged1752_1092
//	in0_FIFO_buf569_gp_in0_110_merged1752_1093
//	in0_FIFO_buf569_gp_in0_110_merged1752_1094
//	in0_FIFO_buf569_gp_in0_110_merged1752_1095
//	in0_FIFO_buf569_gp_in0_110_merged1752_1096
//	in0_FIFO_buf569_gp_in0_110_merged1752_1097
//	in0_FIFO_buf569_gp_in0_110_merged1752_1098
//	in0_FIFO_buf569_gp_in0_110_merged1752_1099
//	in0_FIFO_buf569_gp_in0_110_merged1752_1100
//	in0_FIFO_buf569_gp_in0_110_merged1752_1101
//	in0_FIFO_buf569_gp_in0_110_merged1752_1102
//	in0_FIFO_buf569_gp_in0_110_merged1752_1103
//	in0_FIFO_buf569_gp_in0_110_merged1752_1104
//	in0_FIFO_buf569_gp_in0_110_merged1752_1105
//	in0_FIFO_buf569_gp_in0_110_merged1752_1106
//	in0_FIFO_buf569_gp_in0_110_merged1752_1107
//	in0_FIFO_buf569_gp_in0_110_merged1752_1108
//	in0_FIFO_buf569_gp_in0_110_merged1752_1109
//	in0_FIFO_buf569_gp_in0_110_merged1752_1110
//	in0_FIFO_buf569_gp_in0_110_merged1752_1111
//	in0_FIFO_buf569_gp_in0_110_merged1752_1112
//	in0_FIFO_buf569_gp_in0_110_merged1752_1113
//	in0_FIFO_buf569_gp_in0_110_merged1752_1114
//	in0_FIFO_buf569_gp_in0_110_merged1752_1115
//	in0_FIFO_buf569_gp_in0_110_merged1752_1116
//	in0_FIFO_buf569_gp_in0_110_merged1752_1117
//	in0_FIFO_buf569_gp_in0_110_merged1752_1118
//	in0_FIFO_buf569_gp_in0_110_merged1752_1119
//	in0_FIFO_buf569_gp_in0_110_merged1752_1120
//	in0_FIFO_buf569_gp_in0_110_merged1752_1121
//	in0_FIFO_buf569_gp_in0_110_merged1752_1122
//	in0_FIFO_buf569_gp_in0_110_merged1752_1123
//	in0_FIFO_buf569_gp_in0_110_merged1752_1124
//	in0_FIFO_buf569_gp_in0_110_merged1752_1125
//	in0_FIFO_buf569_gp_in0_110_merged1752_1126
inline hw_uint<1152> in0_FIFO_buf569_gp_in0_110_merged1752_read_bundle_read(in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int gp_in0_19, int gp_in0_110, int dynamic_address) {
  // # of ports in bundle: 36
    // in0_FIFO_buf569_gp_in0_110_merged1752_1091
    // in0_FIFO_buf569_gp_in0_110_merged1752_1092
    // in0_FIFO_buf569_gp_in0_110_merged1752_1093
    // in0_FIFO_buf569_gp_in0_110_merged1752_1094
    // in0_FIFO_buf569_gp_in0_110_merged1752_1095
    // in0_FIFO_buf569_gp_in0_110_merged1752_1096
    // in0_FIFO_buf569_gp_in0_110_merged1752_1097
    // in0_FIFO_buf569_gp_in0_110_merged1752_1098
    // in0_FIFO_buf569_gp_in0_110_merged1752_1099
    // in0_FIFO_buf569_gp_in0_110_merged1752_1100
    // in0_FIFO_buf569_gp_in0_110_merged1752_1101
    // in0_FIFO_buf569_gp_in0_110_merged1752_1102
    // in0_FIFO_buf569_gp_in0_110_merged1752_1103
    // in0_FIFO_buf569_gp_in0_110_merged1752_1104
    // in0_FIFO_buf569_gp_in0_110_merged1752_1105
    // in0_FIFO_buf569_gp_in0_110_merged1752_1106
    // in0_FIFO_buf569_gp_in0_110_merged1752_1107
    // in0_FIFO_buf569_gp_in0_110_merged1752_1108
    // in0_FIFO_buf569_gp_in0_110_merged1752_1109
    // in0_FIFO_buf569_gp_in0_110_merged1752_1110
    // in0_FIFO_buf569_gp_in0_110_merged1752_1111
    // in0_FIFO_buf569_gp_in0_110_merged1752_1112
    // in0_FIFO_buf569_gp_in0_110_merged1752_1113
    // in0_FIFO_buf569_gp_in0_110_merged1752_1114
    // in0_FIFO_buf569_gp_in0_110_merged1752_1115
    // in0_FIFO_buf569_gp_in0_110_merged1752_1116
    // in0_FIFO_buf569_gp_in0_110_merged1752_1117
    // in0_FIFO_buf569_gp_in0_110_merged1752_1118
    // in0_FIFO_buf569_gp_in0_110_merged1752_1119
    // in0_FIFO_buf569_gp_in0_110_merged1752_1120
    // in0_FIFO_buf569_gp_in0_110_merged1752_1121
    // in0_FIFO_buf569_gp_in0_110_merged1752_1122
    // in0_FIFO_buf569_gp_in0_110_merged1752_1123
    // in0_FIFO_buf569_gp_in0_110_merged1752_1124
    // in0_FIFO_buf569_gp_in0_110_merged1752_1125
    // in0_FIFO_buf569_gp_in0_110_merged1752_1126

	hw_uint<1152> result;
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1091_res = in0_FIFO_buf569_gp_in0_110_merged1752_1091_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<0, 1152>(result, in0_FIFO_buf569_gp_in0_110_merged1752_1091_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1092_res = in0_FIFO_buf569_gp_in0_110_merged1752_1092_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<32, 1152>(result, in0_FIFO_buf569_gp_in0_110_merged1752_1092_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1093_res = in0_FIFO_buf569_gp_in0_110_merged1752_1093_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<64, 1152>(result, in0_FIFO_buf569_gp_in0_110_merged1752_1093_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1094_res = in0_FIFO_buf569_gp_in0_110_merged1752_1094_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<96, 1152>(result, in0_FIFO_buf569_gp_in0_110_merged1752_1094_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1095_res = in0_FIFO_buf569_gp_in0_110_merged1752_1095_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<128, 1152>(result, in0_FIFO_buf569_gp_in0_110_merged1752_1095_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1096_res = in0_FIFO_buf569_gp_in0_110_merged1752_1096_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<160, 1152>(result, in0_FIFO_buf569_gp_in0_110_merged1752_1096_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1097_res = in0_FIFO_buf569_gp_in0_110_merged1752_1097_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<192, 1152>(result, in0_FIFO_buf569_gp_in0_110_merged1752_1097_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1098_res = in0_FIFO_buf569_gp_in0_110_merged1752_1098_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<224, 1152>(result, in0_FIFO_buf569_gp_in0_110_merged1752_1098_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1099_res = in0_FIFO_buf569_gp_in0_110_merged1752_1099_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<256, 1152>(result, in0_FIFO_buf569_gp_in0_110_merged1752_1099_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1100_res = in0_FIFO_buf569_gp_in0_110_merged1752_1100_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<288, 1152>(result, in0_FIFO_buf569_gp_in0_110_merged1752_1100_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1101_res = in0_FIFO_buf569_gp_in0_110_merged1752_1101_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<320, 1152>(result, in0_FIFO_buf569_gp_in0_110_merged1752_1101_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1102_res = in0_FIFO_buf569_gp_in0_110_merged1752_1102_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<352, 1152>(result, in0_FIFO_buf569_gp_in0_110_merged1752_1102_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1103_res = in0_FIFO_buf569_gp_in0_110_merged1752_1103_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<384, 1152>(result, in0_FIFO_buf569_gp_in0_110_merged1752_1103_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1104_res = in0_FIFO_buf569_gp_in0_110_merged1752_1104_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<416, 1152>(result, in0_FIFO_buf569_gp_in0_110_merged1752_1104_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1105_res = in0_FIFO_buf569_gp_in0_110_merged1752_1105_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<448, 1152>(result, in0_FIFO_buf569_gp_in0_110_merged1752_1105_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1106_res = in0_FIFO_buf569_gp_in0_110_merged1752_1106_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<480, 1152>(result, in0_FIFO_buf569_gp_in0_110_merged1752_1106_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1107_res = in0_FIFO_buf569_gp_in0_110_merged1752_1107_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<512, 1152>(result, in0_FIFO_buf569_gp_in0_110_merged1752_1107_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1108_res = in0_FIFO_buf569_gp_in0_110_merged1752_1108_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<544, 1152>(result, in0_FIFO_buf569_gp_in0_110_merged1752_1108_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1109_res = in0_FIFO_buf569_gp_in0_110_merged1752_1109_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<576, 1152>(result, in0_FIFO_buf569_gp_in0_110_merged1752_1109_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1110_res = in0_FIFO_buf569_gp_in0_110_merged1752_1110_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<608, 1152>(result, in0_FIFO_buf569_gp_in0_110_merged1752_1110_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1111_res = in0_FIFO_buf569_gp_in0_110_merged1752_1111_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<640, 1152>(result, in0_FIFO_buf569_gp_in0_110_merged1752_1111_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1112_res = in0_FIFO_buf569_gp_in0_110_merged1752_1112_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<672, 1152>(result, in0_FIFO_buf569_gp_in0_110_merged1752_1112_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1113_res = in0_FIFO_buf569_gp_in0_110_merged1752_1113_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<704, 1152>(result, in0_FIFO_buf569_gp_in0_110_merged1752_1113_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1114_res = in0_FIFO_buf569_gp_in0_110_merged1752_1114_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<736, 1152>(result, in0_FIFO_buf569_gp_in0_110_merged1752_1114_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1115_res = in0_FIFO_buf569_gp_in0_110_merged1752_1115_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<768, 1152>(result, in0_FIFO_buf569_gp_in0_110_merged1752_1115_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1116_res = in0_FIFO_buf569_gp_in0_110_merged1752_1116_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<800, 1152>(result, in0_FIFO_buf569_gp_in0_110_merged1752_1116_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1117_res = in0_FIFO_buf569_gp_in0_110_merged1752_1117_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<832, 1152>(result, in0_FIFO_buf569_gp_in0_110_merged1752_1117_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1118_res = in0_FIFO_buf569_gp_in0_110_merged1752_1118_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<864, 1152>(result, in0_FIFO_buf569_gp_in0_110_merged1752_1118_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1119_res = in0_FIFO_buf569_gp_in0_110_merged1752_1119_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<896, 1152>(result, in0_FIFO_buf569_gp_in0_110_merged1752_1119_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1120_res = in0_FIFO_buf569_gp_in0_110_merged1752_1120_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<928, 1152>(result, in0_FIFO_buf569_gp_in0_110_merged1752_1120_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1121_res = in0_FIFO_buf569_gp_in0_110_merged1752_1121_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<960, 1152>(result, in0_FIFO_buf569_gp_in0_110_merged1752_1121_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1122_res = in0_FIFO_buf569_gp_in0_110_merged1752_1122_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<992, 1152>(result, in0_FIFO_buf569_gp_in0_110_merged1752_1122_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1123_res = in0_FIFO_buf569_gp_in0_110_merged1752_1123_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<1024, 1152>(result, in0_FIFO_buf569_gp_in0_110_merged1752_1123_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1124_res = in0_FIFO_buf569_gp_in0_110_merged1752_1124_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<1056, 1152>(result, in0_FIFO_buf569_gp_in0_110_merged1752_1124_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1125_res = in0_FIFO_buf569_gp_in0_110_merged1752_1125_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<1088, 1152>(result, in0_FIFO_buf569_gp_in0_110_merged1752_1125_res);
	hw_uint<32>  in0_FIFO_buf569_gp_in0_110_merged1752_1126_res = in0_FIFO_buf569_gp_in0_110_merged1752_1126_select(in0_FIFO_buf569, root, gp_in0_19, gp_in0_110, dynamic_address);
	set_at<1120, 1152>(result, in0_FIFO_buf569_gp_in0_110_merged1752_1126_res);
	return result;
}

// in0_to_gp_0401_ld570_merged1924_write
//	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_683
//	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_684
//	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_685
//	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_686
//	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_687
//	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_688
//	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_689
//	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_690
inline void in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_write_bundle_write(hw_uint<256>& in0_to_gp_0401_ld570_merged1924_write, in0_FIFO_buf569_cache& in0_FIFO_buf569, int root, int in0_to_gp_0401_ld571, int in0_to_gp_0401_ld570, int dynamic_address) {
	hw_uint<32>  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_683_res = in0_to_gp_0401_ld570_merged1924_write.extract<0, 31>();
	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_683_write(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_683_res, in0_FIFO_buf569, root, in0_to_gp_0401_ld571, in0_to_gp_0401_ld570, dynamic_address);
	hw_uint<32>  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_684_res = in0_to_gp_0401_ld570_merged1924_write.extract<32, 63>();
	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_684_write(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_684_res, in0_FIFO_buf569, root, in0_to_gp_0401_ld571, in0_to_gp_0401_ld570, dynamic_address);
	hw_uint<32>  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_685_res = in0_to_gp_0401_ld570_merged1924_write.extract<64, 95>();
	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_685_write(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_685_res, in0_FIFO_buf569, root, in0_to_gp_0401_ld571, in0_to_gp_0401_ld570, dynamic_address);
	hw_uint<32>  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_686_res = in0_to_gp_0401_ld570_merged1924_write.extract<96, 127>();
	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_686_write(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_686_res, in0_FIFO_buf569, root, in0_to_gp_0401_ld571, in0_to_gp_0401_ld570, dynamic_address);
	hw_uint<32>  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_687_res = in0_to_gp_0401_ld570_merged1924_write.extract<128, 159>();
	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_687_write(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_687_res, in0_FIFO_buf569, root, in0_to_gp_0401_ld571, in0_to_gp_0401_ld570, dynamic_address);
	hw_uint<32>  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_688_res = in0_to_gp_0401_ld570_merged1924_write.extract<160, 191>();
	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_688_write(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_688_res, in0_FIFO_buf569, root, in0_to_gp_0401_ld571, in0_to_gp_0401_ld570, dynamic_address);
	hw_uint<32>  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_689_res = in0_to_gp_0401_ld570_merged1924_write.extract<192, 223>();
	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_689_write(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_689_res, in0_FIFO_buf569, root, in0_to_gp_0401_ld571, in0_to_gp_0401_ld570, dynamic_address);
	hw_uint<32>  in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_690_res = in0_to_gp_0401_ld570_merged1924_write.extract<224, 255>();
	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_690_write(in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_690_res, in0_FIFO_buf569, root, in0_to_gp_0401_ld571, in0_to_gp_0401_ld570, dynamic_address);
}

struct in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_667_to_in0_FIFO_buf573_lp_in0_054_merged1772_568_cache {
	// RAM Box: {[14, 2054], [7, 2054]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_668_to_in0_FIFO_buf573_lp_in0_054_merged1772_570_cache {
	// RAM Box: {[13, 2053], [7, 2054]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_669_to_in0_FIFO_buf573_lp_in0_054_merged1772_572_cache {
	// RAM Box: {[12, 2052], [7, 2054]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_670_to_in0_FIFO_buf573_lp_in0_054_merged1772_574_cache {
	// RAM Box: {[11, 2051], [7, 2054]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_671_to_in0_FIFO_buf573_lp_in0_054_merged1772_576_cache {
	// RAM Box: {[10, 2050], [7, 2054]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_672_to_in0_FIFO_buf573_lp_in0_054_merged1772_578_cache {
	// RAM Box: {[9, 2049], [7, 2054]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_673_to_in0_FIFO_buf573_lp_in0_054_merged1772_580_cache {
	// RAM Box: {[8, 2048], [7, 2054]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_674_to_in0_FIFO_buf573_lp_in0_054_merged1772_582_cache {
	// RAM Box: {[7, 2047], [7, 2054]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in0_FIFO_buf573_cache {
  // Reader addrs...
    // { lp_in0_054_merged1772[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[14 + 8lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
    // { lp_in0_054_merged1772[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[13 + 8lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
    // { lp_in0_054_merged1772[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[12 + 8lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
    // { lp_in0_054_merged1772[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[11 + 8lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
    // { lp_in0_054_merged1772[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[10 + 8lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
    // { lp_in0_054_merged1772[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[9 + 8lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
    // { lp_in0_054_merged1772[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[8 + 8lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
    // { lp_in0_054_merged1772[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[7 + 8lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
  // # of banks: 8
  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_667_to_in0_FIFO_buf573_lp_in0_054_merged1772_568_cache in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_667_to_in0_FIFO_buf573_lp_in0_054_merged1772_568;
  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_668_to_in0_FIFO_buf573_lp_in0_054_merged1772_570_cache in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_668_to_in0_FIFO_buf573_lp_in0_054_merged1772_570;
  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_669_to_in0_FIFO_buf573_lp_in0_054_merged1772_572_cache in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_669_to_in0_FIFO_buf573_lp_in0_054_merged1772_572;
  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_670_to_in0_FIFO_buf573_lp_in0_054_merged1772_574_cache in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_670_to_in0_FIFO_buf573_lp_in0_054_merged1772_574;
  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_671_to_in0_FIFO_buf573_lp_in0_054_merged1772_576_cache in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_671_to_in0_FIFO_buf573_lp_in0_054_merged1772_576;
  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_672_to_in0_FIFO_buf573_lp_in0_054_merged1772_578_cache in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_672_to_in0_FIFO_buf573_lp_in0_054_merged1772_578;
  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_673_to_in0_FIFO_buf573_lp_in0_054_merged1772_580_cache in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_673_to_in0_FIFO_buf573_lp_in0_054_merged1772_580;
  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_674_to_in0_FIFO_buf573_lp_in0_054_merged1772_582_cache in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_674_to_in0_FIFO_buf573_lp_in0_054_merged1772_582;
};



inline void in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_667_write(hw_uint<32> & in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_667, in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int in0_to_gp_6405_ld575, int in0_to_gp_6405_ld574, int dynamic_address) {
  in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_667_to_in0_FIFO_buf573_lp_in0_054_merged1772_568.push(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_667);
}

inline void in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_668_write(hw_uint<32> & in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_668, in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int in0_to_gp_6405_ld575, int in0_to_gp_6405_ld574, int dynamic_address) {
  in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_668_to_in0_FIFO_buf573_lp_in0_054_merged1772_570.push(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_668);
}

inline void in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_669_write(hw_uint<32> & in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_669, in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int in0_to_gp_6405_ld575, int in0_to_gp_6405_ld574, int dynamic_address) {
  in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_669_to_in0_FIFO_buf573_lp_in0_054_merged1772_572.push(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_669);
}

inline void in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_670_write(hw_uint<32> & in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_670, in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int in0_to_gp_6405_ld575, int in0_to_gp_6405_ld574, int dynamic_address) {
  in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_670_to_in0_FIFO_buf573_lp_in0_054_merged1772_574.push(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_670);
}

inline void in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_671_write(hw_uint<32> & in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_671, in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int in0_to_gp_6405_ld575, int in0_to_gp_6405_ld574, int dynamic_address) {
  in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_671_to_in0_FIFO_buf573_lp_in0_054_merged1772_576.push(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_671);
}

inline void in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_672_write(hw_uint<32> & in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_672, in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int in0_to_gp_6405_ld575, int in0_to_gp_6405_ld574, int dynamic_address) {
  in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_672_to_in0_FIFO_buf573_lp_in0_054_merged1772_578.push(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_672);
}

inline void in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_673_write(hw_uint<32> & in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_673, in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int in0_to_gp_6405_ld575, int in0_to_gp_6405_ld574, int dynamic_address) {
  in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_673_to_in0_FIFO_buf573_lp_in0_054_merged1772_580.push(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_673);
}

inline void in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_674_write(hw_uint<32> & in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_674, in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int in0_to_gp_6405_ld575, int in0_to_gp_6405_ld574, int dynamic_address) {
  in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_674_to_in0_FIFO_buf573_lp_in0_054_merged1772_582.push(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_674);
}

inline hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged1772_568_select(in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf573_lp_in0_054_merged1772_568 read pattern: { lp_in0_054_merged1772[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[14 + 8lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
  // Read schedule : { lp_in0_054_merged1772[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 58] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { in0_to_gp_6405_ld574_merged1926[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 9] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_667 = in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_667_to_in0_FIFO_buf573_lp_in0_054_merged1772_568.peek(/* one reader or all rams */ (254 - lp_in0_054 >= 0) ? (1) : 0);
  return value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_667;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged1772_570_select(in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf573_lp_in0_054_merged1772_570 read pattern: { lp_in0_054_merged1772[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[13 + 8lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
  // Read schedule : { lp_in0_054_merged1772[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 58] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { in0_to_gp_6405_ld574_merged1926[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 9] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_668 = in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_668_to_in0_FIFO_buf573_lp_in0_054_merged1772_570.peek(/* one reader or all rams */ (254 - lp_in0_054 >= 0) ? (1) : 0);
  return value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_668;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged1772_572_select(in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf573_lp_in0_054_merged1772_572 read pattern: { lp_in0_054_merged1772[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[12 + 8lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
  // Read schedule : { lp_in0_054_merged1772[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 58] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { in0_to_gp_6405_ld574_merged1926[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 9] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_669 = in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_669_to_in0_FIFO_buf573_lp_in0_054_merged1772_572.peek(/* one reader or all rams */ (254 - lp_in0_054 >= 0) ? (1) : 0);
  return value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_669;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged1772_574_select(in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf573_lp_in0_054_merged1772_574 read pattern: { lp_in0_054_merged1772[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[11 + 8lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
  // Read schedule : { lp_in0_054_merged1772[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 58] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { in0_to_gp_6405_ld574_merged1926[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 9] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_670 = in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_670_to_in0_FIFO_buf573_lp_in0_054_merged1772_574.peek(/* one reader or all rams */ (254 - lp_in0_054 >= 0) ? (1) : 0);
  return value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_670;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged1772_576_select(in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf573_lp_in0_054_merged1772_576 read pattern: { lp_in0_054_merged1772[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[10 + 8lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
  // Read schedule : { lp_in0_054_merged1772[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 58] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { in0_to_gp_6405_ld574_merged1926[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 9] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_671 = in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_671_to_in0_FIFO_buf573_lp_in0_054_merged1772_576.peek(/* one reader or all rams */ (254 - lp_in0_054 >= 0) ? (1) : 0);
  return value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_671;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged1772_578_select(in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf573_lp_in0_054_merged1772_578 read pattern: { lp_in0_054_merged1772[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[9 + 8lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
  // Read schedule : { lp_in0_054_merged1772[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 58] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { in0_to_gp_6405_ld574_merged1926[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 9] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_672 = in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_672_to_in0_FIFO_buf573_lp_in0_054_merged1772_578.peek(/* one reader or all rams */ (254 - lp_in0_054 >= 0) ? (1) : 0);
  return value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_672;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged1772_580_select(in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf573_lp_in0_054_merged1772_580 read pattern: { lp_in0_054_merged1772[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[8 + 8lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
  // Read schedule : { lp_in0_054_merged1772[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 58] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { in0_to_gp_6405_ld574_merged1926[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 9] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_673 = in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_673_to_in0_FIFO_buf573_lp_in0_054_merged1772_580.peek(/* one reader or all rams */ (254 - lp_in0_054 >= 0) ? (1) : 0);
  return value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_673;
  return 0;
}

inline hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged1772_582_select(in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in0_FIFO_buf573_lp_in0_054_merged1772_582 read pattern: { lp_in0_054_merged1772[root = 0, lp_in0_053, lp_in0_054] -> in0_FIFO_buf573[7 + 8lp_in0_054, 7 + lp_in0_053] : 0 <= lp_in0_053 <= 2047 and 0 <= lp_in0_054 <= 255 }
  // Read schedule : { lp_in0_054_merged1772[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 58] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { in0_to_gp_6405_ld574_merged1926[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 9] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_674 = in0_FIFO_buf573.in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_674_to_in0_FIFO_buf573_lp_in0_054_merged1772_582.peek(/* one reader or all rams */ (254 - lp_in0_054 >= 0) ? (1) : 0);
  return value_in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_674;
  return 0;
}

// # of bundles = 2
// in0_to_gp_6405_ld574_merged1926_write
//	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_667
//	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_668
//	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_669
//	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_670
//	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_671
//	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_672
//	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_673
//	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_674
inline void in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_write_bundle_write(hw_uint<256>& in0_to_gp_6405_ld574_merged1926_write, in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int in0_to_gp_6405_ld575, int in0_to_gp_6405_ld574, int dynamic_address) {
	hw_uint<32>  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_667_res = in0_to_gp_6405_ld574_merged1926_write.extract<0, 31>();
	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_667_write(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_667_res, in0_FIFO_buf573, root, in0_to_gp_6405_ld575, in0_to_gp_6405_ld574, dynamic_address);
	hw_uint<32>  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_668_res = in0_to_gp_6405_ld574_merged1926_write.extract<32, 63>();
	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_668_write(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_668_res, in0_FIFO_buf573, root, in0_to_gp_6405_ld575, in0_to_gp_6405_ld574, dynamic_address);
	hw_uint<32>  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_669_res = in0_to_gp_6405_ld574_merged1926_write.extract<64, 95>();
	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_669_write(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_669_res, in0_FIFO_buf573, root, in0_to_gp_6405_ld575, in0_to_gp_6405_ld574, dynamic_address);
	hw_uint<32>  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_670_res = in0_to_gp_6405_ld574_merged1926_write.extract<96, 127>();
	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_670_write(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_670_res, in0_FIFO_buf573, root, in0_to_gp_6405_ld575, in0_to_gp_6405_ld574, dynamic_address);
	hw_uint<32>  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_671_res = in0_to_gp_6405_ld574_merged1926_write.extract<128, 159>();
	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_671_write(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_671_res, in0_FIFO_buf573, root, in0_to_gp_6405_ld575, in0_to_gp_6405_ld574, dynamic_address);
	hw_uint<32>  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_672_res = in0_to_gp_6405_ld574_merged1926_write.extract<160, 191>();
	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_672_write(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_672_res, in0_FIFO_buf573, root, in0_to_gp_6405_ld575, in0_to_gp_6405_ld574, dynamic_address);
	hw_uint<32>  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_673_res = in0_to_gp_6405_ld574_merged1926_write.extract<192, 223>();
	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_673_write(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_673_res, in0_FIFO_buf573, root, in0_to_gp_6405_ld575, in0_to_gp_6405_ld574, dynamic_address);
	hw_uint<32>  in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_674_res = in0_to_gp_6405_ld574_merged1926_write.extract<224, 255>();
	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_674_write(in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_674_res, in0_FIFO_buf573, root, in0_to_gp_6405_ld575, in0_to_gp_6405_ld574, dynamic_address);
}

// lp_in0_054_merged1772_read
//	in0_FIFO_buf573_lp_in0_054_merged1772_568
//	in0_FIFO_buf573_lp_in0_054_merged1772_570
//	in0_FIFO_buf573_lp_in0_054_merged1772_572
//	in0_FIFO_buf573_lp_in0_054_merged1772_574
//	in0_FIFO_buf573_lp_in0_054_merged1772_576
//	in0_FIFO_buf573_lp_in0_054_merged1772_578
//	in0_FIFO_buf573_lp_in0_054_merged1772_580
//	in0_FIFO_buf573_lp_in0_054_merged1772_582
inline hw_uint<256> in0_FIFO_buf573_lp_in0_054_merged1772_read_bundle_read(in0_FIFO_buf573_cache& in0_FIFO_buf573, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  // # of ports in bundle: 8
    // in0_FIFO_buf573_lp_in0_054_merged1772_568
    // in0_FIFO_buf573_lp_in0_054_merged1772_570
    // in0_FIFO_buf573_lp_in0_054_merged1772_572
    // in0_FIFO_buf573_lp_in0_054_merged1772_574
    // in0_FIFO_buf573_lp_in0_054_merged1772_576
    // in0_FIFO_buf573_lp_in0_054_merged1772_578
    // in0_FIFO_buf573_lp_in0_054_merged1772_580
    // in0_FIFO_buf573_lp_in0_054_merged1772_582

	hw_uint<256> result;
	hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged1772_568_res = in0_FIFO_buf573_lp_in0_054_merged1772_568_select(in0_FIFO_buf573, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<0, 256>(result, in0_FIFO_buf573_lp_in0_054_merged1772_568_res);
	hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged1772_570_res = in0_FIFO_buf573_lp_in0_054_merged1772_570_select(in0_FIFO_buf573, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<32, 256>(result, in0_FIFO_buf573_lp_in0_054_merged1772_570_res);
	hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged1772_572_res = in0_FIFO_buf573_lp_in0_054_merged1772_572_select(in0_FIFO_buf573, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<64, 256>(result, in0_FIFO_buf573_lp_in0_054_merged1772_572_res);
	hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged1772_574_res = in0_FIFO_buf573_lp_in0_054_merged1772_574_select(in0_FIFO_buf573, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<96, 256>(result, in0_FIFO_buf573_lp_in0_054_merged1772_574_res);
	hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged1772_576_res = in0_FIFO_buf573_lp_in0_054_merged1772_576_select(in0_FIFO_buf573, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<128, 256>(result, in0_FIFO_buf573_lp_in0_054_merged1772_576_res);
	hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged1772_578_res = in0_FIFO_buf573_lp_in0_054_merged1772_578_select(in0_FIFO_buf573, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<160, 256>(result, in0_FIFO_buf573_lp_in0_054_merged1772_578_res);
	hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged1772_580_res = in0_FIFO_buf573_lp_in0_054_merged1772_580_select(in0_FIFO_buf573, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<192, 256>(result, in0_FIFO_buf573_lp_in0_054_merged1772_580_res);
	hw_uint<32>  in0_FIFO_buf573_lp_in0_054_merged1772_582_res = in0_FIFO_buf573_lp_in0_054_merged1772_582_select(in0_FIFO_buf573, root, lp_in0_053, lp_in0_054, dynamic_address);
	set_at<224, 256>(result, in0_FIFO_buf573_lp_in0_054_merged1772_582_res);
	return result;
}

struct in1_pw_math_in1_oc46_merged1780_142_to_in1_in1_ld410_merged1854_659_cache {
	// RAM Box: {[7, 2103], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged1780_143_to_in1_in1_ld410_merged1854_660_cache {
	// RAM Box: {[6, 2102], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged1780_144_to_in1_in1_ld410_merged1854_661_cache {
	// RAM Box: {[5, 2101], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged1780_145_to_in1_in1_ld410_merged1854_662_cache {
	// RAM Box: {[4, 2100], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged1780_146_to_in1_in1_ld410_merged1854_663_cache {
	// RAM Box: {[3, 2099], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged1780_147_to_in1_in1_ld410_merged1854_664_cache {
	// RAM Box: {[2, 2098], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged1780_148_to_in1_in1_ld410_merged1854_665_cache {
	// RAM Box: {[1, 2097], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged1780_149_to_in1_in1_ld410_merged1854_666_cache {
	// RAM Box: {[0, 2096], [0, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged1780_143_to_in1_in1_ld414_merged1856_643_cache {
	// RAM Box: {[14, 2054], [7, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged1780_144_to_in1_in1_ld414_merged1856_644_cache {
	// RAM Box: {[13, 2053], [7, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged1780_145_to_in1_in1_ld414_merged1856_645_cache {
	// RAM Box: {[12, 2052], [7, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged1780_146_to_in1_in1_ld414_merged1856_646_cache {
	// RAM Box: {[11, 2051], [7, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged1780_147_to_in1_in1_ld414_merged1856_647_cache {
	// RAM Box: {[10, 2050], [7, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged1780_148_to_in1_in1_ld414_merged1856_648_cache {
	// RAM Box: {[9, 2049], [7, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged1780_149_to_in1_in1_ld414_merged1856_649_cache {
	// RAM Box: {[8, 2048], [7, 2054]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_pw_math_in1_oc46_merged1780_142_to_in1_in1_ld414_merged1856_650_cache {
	// RAM Box: {[7, 2047], [7, 2054]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_cache {
  // Reader addrs...
    // { in1_ld410_merged1854[root = 0, in1_ld411, in1_ld410] -> in1[7 + 8in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 262 }
    // { in1_ld410_merged1854[root = 0, in1_ld411, in1_ld410] -> in1[6 + 8in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 262 }
    // { in1_ld410_merged1854[root = 0, in1_ld411, in1_ld410] -> in1[5 + 8in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 262 }
    // { in1_ld410_merged1854[root = 0, in1_ld411, in1_ld410] -> in1[4 + 8in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 262 }
    // { in1_ld410_merged1854[root = 0, in1_ld411, in1_ld410] -> in1[3 + 8in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 262 }
    // { in1_ld410_merged1854[root = 0, in1_ld411, in1_ld410] -> in1[2 + 8in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 262 }
    // { in1_ld410_merged1854[root = 0, in1_ld411, in1_ld410] -> in1[1 + 8in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 262 }
    // { in1_ld410_merged1854[root = 0, in1_ld411, in1_ld410] -> in1[8in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 262 }
    // { in1_ld414_merged1856[root = 0, in1_ld415, in1_ld414] -> in1[14 + 8in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 255 }
    // { in1_ld414_merged1856[root = 0, in1_ld415, in1_ld414] -> in1[13 + 8in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 255 }
    // { in1_ld414_merged1856[root = 0, in1_ld415, in1_ld414] -> in1[12 + 8in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 255 }
    // { in1_ld414_merged1856[root = 0, in1_ld415, in1_ld414] -> in1[11 + 8in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 255 }
    // { in1_ld414_merged1856[root = 0, in1_ld415, in1_ld414] -> in1[10 + 8in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 255 }
    // { in1_ld414_merged1856[root = 0, in1_ld415, in1_ld414] -> in1[9 + 8in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 255 }
    // { in1_ld414_merged1856[root = 0, in1_ld415, in1_ld414] -> in1[8 + 8in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 255 }
    // { in1_ld414_merged1856[root = 0, in1_ld415, in1_ld414] -> in1[7 + 8in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 255 }
  // # of banks: 16
  in1_pw_math_in1_oc46_merged1780_142_to_in1_in1_ld410_merged1854_659_cache in1_pw_math_in1_oc46_merged1780_142_to_in1_in1_ld410_merged1854_659;
  in1_pw_math_in1_oc46_merged1780_143_to_in1_in1_ld410_merged1854_660_cache in1_pw_math_in1_oc46_merged1780_143_to_in1_in1_ld410_merged1854_660;
  in1_pw_math_in1_oc46_merged1780_144_to_in1_in1_ld410_merged1854_661_cache in1_pw_math_in1_oc46_merged1780_144_to_in1_in1_ld410_merged1854_661;
  in1_pw_math_in1_oc46_merged1780_145_to_in1_in1_ld410_merged1854_662_cache in1_pw_math_in1_oc46_merged1780_145_to_in1_in1_ld410_merged1854_662;
  in1_pw_math_in1_oc46_merged1780_146_to_in1_in1_ld410_merged1854_663_cache in1_pw_math_in1_oc46_merged1780_146_to_in1_in1_ld410_merged1854_663;
  in1_pw_math_in1_oc46_merged1780_147_to_in1_in1_ld410_merged1854_664_cache in1_pw_math_in1_oc46_merged1780_147_to_in1_in1_ld410_merged1854_664;
  in1_pw_math_in1_oc46_merged1780_148_to_in1_in1_ld410_merged1854_665_cache in1_pw_math_in1_oc46_merged1780_148_to_in1_in1_ld410_merged1854_665;
  in1_pw_math_in1_oc46_merged1780_149_to_in1_in1_ld410_merged1854_666_cache in1_pw_math_in1_oc46_merged1780_149_to_in1_in1_ld410_merged1854_666;
  in1_pw_math_in1_oc46_merged1780_143_to_in1_in1_ld414_merged1856_643_cache in1_pw_math_in1_oc46_merged1780_143_to_in1_in1_ld414_merged1856_643;
  in1_pw_math_in1_oc46_merged1780_144_to_in1_in1_ld414_merged1856_644_cache in1_pw_math_in1_oc46_merged1780_144_to_in1_in1_ld414_merged1856_644;
  in1_pw_math_in1_oc46_merged1780_145_to_in1_in1_ld414_merged1856_645_cache in1_pw_math_in1_oc46_merged1780_145_to_in1_in1_ld414_merged1856_645;
  in1_pw_math_in1_oc46_merged1780_146_to_in1_in1_ld414_merged1856_646_cache in1_pw_math_in1_oc46_merged1780_146_to_in1_in1_ld414_merged1856_646;
  in1_pw_math_in1_oc46_merged1780_147_to_in1_in1_ld414_merged1856_647_cache in1_pw_math_in1_oc46_merged1780_147_to_in1_in1_ld414_merged1856_647;
  in1_pw_math_in1_oc46_merged1780_148_to_in1_in1_ld414_merged1856_648_cache in1_pw_math_in1_oc46_merged1780_148_to_in1_in1_ld414_merged1856_648;
  in1_pw_math_in1_oc46_merged1780_149_to_in1_in1_ld414_merged1856_649_cache in1_pw_math_in1_oc46_merged1780_149_to_in1_in1_ld414_merged1856_649;
  in1_pw_math_in1_oc46_merged1780_142_to_in1_in1_ld414_merged1856_650_cache in1_pw_math_in1_oc46_merged1780_142_to_in1_in1_ld414_merged1856_650;
};



inline void in1_pw_math_in1_oc46_merged1780_142_write(hw_uint<32> & in1_pw_math_in1_oc46_merged1780_142, in1_cache& in1, int root, int pw_math_in1_oc45, int pw_math_in1_oc46, int dynamic_address) {
  in1.in1_pw_math_in1_oc46_merged1780_142_to_in1_in1_ld410_merged1854_659.push(in1_pw_math_in1_oc46_merged1780_142);
  in1.in1_pw_math_in1_oc46_merged1780_142_to_in1_in1_ld414_merged1856_650.push(in1_pw_math_in1_oc46_merged1780_142);
}

inline void in1_pw_math_in1_oc46_merged1780_143_write(hw_uint<32> & in1_pw_math_in1_oc46_merged1780_143, in1_cache& in1, int root, int pw_math_in1_oc45, int pw_math_in1_oc46, int dynamic_address) {
  in1.in1_pw_math_in1_oc46_merged1780_143_to_in1_in1_ld410_merged1854_660.push(in1_pw_math_in1_oc46_merged1780_143);
  in1.in1_pw_math_in1_oc46_merged1780_143_to_in1_in1_ld414_merged1856_643.push(in1_pw_math_in1_oc46_merged1780_143);
}

inline void in1_pw_math_in1_oc46_merged1780_144_write(hw_uint<32> & in1_pw_math_in1_oc46_merged1780_144, in1_cache& in1, int root, int pw_math_in1_oc45, int pw_math_in1_oc46, int dynamic_address) {
  in1.in1_pw_math_in1_oc46_merged1780_144_to_in1_in1_ld410_merged1854_661.push(in1_pw_math_in1_oc46_merged1780_144);
  in1.in1_pw_math_in1_oc46_merged1780_144_to_in1_in1_ld414_merged1856_644.push(in1_pw_math_in1_oc46_merged1780_144);
}

inline void in1_pw_math_in1_oc46_merged1780_145_write(hw_uint<32> & in1_pw_math_in1_oc46_merged1780_145, in1_cache& in1, int root, int pw_math_in1_oc45, int pw_math_in1_oc46, int dynamic_address) {
  in1.in1_pw_math_in1_oc46_merged1780_145_to_in1_in1_ld410_merged1854_662.push(in1_pw_math_in1_oc46_merged1780_145);
  in1.in1_pw_math_in1_oc46_merged1780_145_to_in1_in1_ld414_merged1856_645.push(in1_pw_math_in1_oc46_merged1780_145);
}

inline void in1_pw_math_in1_oc46_merged1780_146_write(hw_uint<32> & in1_pw_math_in1_oc46_merged1780_146, in1_cache& in1, int root, int pw_math_in1_oc45, int pw_math_in1_oc46, int dynamic_address) {
  in1.in1_pw_math_in1_oc46_merged1780_146_to_in1_in1_ld410_merged1854_663.push(in1_pw_math_in1_oc46_merged1780_146);
  in1.in1_pw_math_in1_oc46_merged1780_146_to_in1_in1_ld414_merged1856_646.push(in1_pw_math_in1_oc46_merged1780_146);
}

inline void in1_pw_math_in1_oc46_merged1780_147_write(hw_uint<32> & in1_pw_math_in1_oc46_merged1780_147, in1_cache& in1, int root, int pw_math_in1_oc45, int pw_math_in1_oc46, int dynamic_address) {
  in1.in1_pw_math_in1_oc46_merged1780_147_to_in1_in1_ld410_merged1854_664.push(in1_pw_math_in1_oc46_merged1780_147);
  in1.in1_pw_math_in1_oc46_merged1780_147_to_in1_in1_ld414_merged1856_647.push(in1_pw_math_in1_oc46_merged1780_147);
}

inline void in1_pw_math_in1_oc46_merged1780_148_write(hw_uint<32> & in1_pw_math_in1_oc46_merged1780_148, in1_cache& in1, int root, int pw_math_in1_oc45, int pw_math_in1_oc46, int dynamic_address) {
  in1.in1_pw_math_in1_oc46_merged1780_148_to_in1_in1_ld410_merged1854_665.push(in1_pw_math_in1_oc46_merged1780_148);
  in1.in1_pw_math_in1_oc46_merged1780_148_to_in1_in1_ld414_merged1856_648.push(in1_pw_math_in1_oc46_merged1780_148);
}

inline void in1_pw_math_in1_oc46_merged1780_149_write(hw_uint<32> & in1_pw_math_in1_oc46_merged1780_149, in1_cache& in1, int root, int pw_math_in1_oc45, int pw_math_in1_oc46, int dynamic_address) {
  in1.in1_pw_math_in1_oc46_merged1780_149_to_in1_in1_ld410_merged1854_666.push(in1_pw_math_in1_oc46_merged1780_149);
  in1.in1_pw_math_in1_oc46_merged1780_149_to_in1_in1_ld414_merged1856_649.push(in1_pw_math_in1_oc46_merged1780_149);
}

inline hw_uint<32>  in1_in1_ld410_merged1854_659_select(in1_cache& in1, int root, int in1_ld411, int in1_ld410, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld410_merged1854_659 read pattern: { in1_ld410_merged1854[root = 0, in1_ld411, in1_ld410] -> in1[7 + 8in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 262 }
  // Read schedule : { in1_ld410_merged1854[d0 = 0, d1, d2] -> [0, d1, d2, 6] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  // Write schedule: { pw_math_in1_oc46_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged1780_142 = in1.in1_pw_math_in1_oc46_merged1780_142_to_in1_in1_ld410_merged1854_659.peek(/* one reader or all rams */ 0);
  return value_in1_pw_math_in1_oc46_merged1780_142;
  return 0;
}

inline hw_uint<32>  in1_in1_ld410_merged1854_660_select(in1_cache& in1, int root, int in1_ld411, int in1_ld410, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld410_merged1854_660 read pattern: { in1_ld410_merged1854[root = 0, in1_ld411, in1_ld410] -> in1[6 + 8in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 262 }
  // Read schedule : { in1_ld410_merged1854[d0 = 0, d1, d2] -> [0, d1, d2, 6] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  // Write schedule: { pw_math_in1_oc46_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged1780_143 = in1.in1_pw_math_in1_oc46_merged1780_143_to_in1_in1_ld410_merged1854_660.peek(/* one reader or all rams */ 0);
  return value_in1_pw_math_in1_oc46_merged1780_143;
  return 0;
}

inline hw_uint<32>  in1_in1_ld410_merged1854_661_select(in1_cache& in1, int root, int in1_ld411, int in1_ld410, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld410_merged1854_661 read pattern: { in1_ld410_merged1854[root = 0, in1_ld411, in1_ld410] -> in1[5 + 8in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 262 }
  // Read schedule : { in1_ld410_merged1854[d0 = 0, d1, d2] -> [0, d1, d2, 6] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  // Write schedule: { pw_math_in1_oc46_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged1780_144 = in1.in1_pw_math_in1_oc46_merged1780_144_to_in1_in1_ld410_merged1854_661.peek(/* one reader or all rams */ 0);
  return value_in1_pw_math_in1_oc46_merged1780_144;
  return 0;
}

inline hw_uint<32>  in1_in1_ld410_merged1854_662_select(in1_cache& in1, int root, int in1_ld411, int in1_ld410, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld410_merged1854_662 read pattern: { in1_ld410_merged1854[root = 0, in1_ld411, in1_ld410] -> in1[4 + 8in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 262 }
  // Read schedule : { in1_ld410_merged1854[d0 = 0, d1, d2] -> [0, d1, d2, 6] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  // Write schedule: { pw_math_in1_oc46_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged1780_145 = in1.in1_pw_math_in1_oc46_merged1780_145_to_in1_in1_ld410_merged1854_662.peek(/* one reader or all rams */ 0);
  return value_in1_pw_math_in1_oc46_merged1780_145;
  return 0;
}

inline hw_uint<32>  in1_in1_ld410_merged1854_663_select(in1_cache& in1, int root, int in1_ld411, int in1_ld410, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld410_merged1854_663 read pattern: { in1_ld410_merged1854[root = 0, in1_ld411, in1_ld410] -> in1[3 + 8in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 262 }
  // Read schedule : { in1_ld410_merged1854[d0 = 0, d1, d2] -> [0, d1, d2, 6] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  // Write schedule: { pw_math_in1_oc46_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged1780_146 = in1.in1_pw_math_in1_oc46_merged1780_146_to_in1_in1_ld410_merged1854_663.peek(/* one reader or all rams */ 0);
  return value_in1_pw_math_in1_oc46_merged1780_146;
  return 0;
}

inline hw_uint<32>  in1_in1_ld410_merged1854_664_select(in1_cache& in1, int root, int in1_ld411, int in1_ld410, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld410_merged1854_664 read pattern: { in1_ld410_merged1854[root = 0, in1_ld411, in1_ld410] -> in1[2 + 8in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 262 }
  // Read schedule : { in1_ld410_merged1854[d0 = 0, d1, d2] -> [0, d1, d2, 6] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  // Write schedule: { pw_math_in1_oc46_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged1780_147 = in1.in1_pw_math_in1_oc46_merged1780_147_to_in1_in1_ld410_merged1854_664.peek(/* one reader or all rams */ 0);
  return value_in1_pw_math_in1_oc46_merged1780_147;
  return 0;
}

inline hw_uint<32>  in1_in1_ld410_merged1854_665_select(in1_cache& in1, int root, int in1_ld411, int in1_ld410, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld410_merged1854_665 read pattern: { in1_ld410_merged1854[root = 0, in1_ld411, in1_ld410] -> in1[1 + 8in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 262 }
  // Read schedule : { in1_ld410_merged1854[d0 = 0, d1, d2] -> [0, d1, d2, 6] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  // Write schedule: { pw_math_in1_oc46_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged1780_148 = in1.in1_pw_math_in1_oc46_merged1780_148_to_in1_in1_ld410_merged1854_665.peek(/* one reader or all rams */ 0);
  return value_in1_pw_math_in1_oc46_merged1780_148;
  return 0;
}

inline hw_uint<32>  in1_in1_ld410_merged1854_666_select(in1_cache& in1, int root, int in1_ld411, int in1_ld410, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld410_merged1854_666 read pattern: { in1_ld410_merged1854[root = 0, in1_ld411, in1_ld410] -> in1[8in1_ld410, in1_ld411] : 0 <= in1_ld411 <= 2054 and 0 <= in1_ld410 <= 262 }
  // Read schedule : { in1_ld410_merged1854[d0 = 0, d1, d2] -> [0, d1, d2, 6] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  // Write schedule: { pw_math_in1_oc46_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged1780_149 = in1.in1_pw_math_in1_oc46_merged1780_149_to_in1_in1_ld410_merged1854_666.peek(/* one reader or all rams */ 0);
  return value_in1_pw_math_in1_oc46_merged1780_149;
  return 0;
}

inline hw_uint<32>  in1_in1_ld414_merged1856_643_select(in1_cache& in1, int root, int in1_ld415, int in1_ld414, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld414_merged1856_643 read pattern: { in1_ld414_merged1856[root = 0, in1_ld415, in1_ld414] -> in1[14 + 8in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 255 }
  // Read schedule : { in1_ld414_merged1856[d0 = 0, d1, d2] -> [0, 7 + d1, 1 + d2, 2] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_in1_oc46_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged1780_143 = in1.in1_pw_math_in1_oc46_merged1780_143_to_in1_in1_ld414_merged1856_643.peek(/* one reader or all rams */ 0);
  return value_in1_pw_math_in1_oc46_merged1780_143;
  return 0;
}

inline hw_uint<32>  in1_in1_ld414_merged1856_644_select(in1_cache& in1, int root, int in1_ld415, int in1_ld414, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld414_merged1856_644 read pattern: { in1_ld414_merged1856[root = 0, in1_ld415, in1_ld414] -> in1[13 + 8in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 255 }
  // Read schedule : { in1_ld414_merged1856[d0 = 0, d1, d2] -> [0, 7 + d1, 1 + d2, 2] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_in1_oc46_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged1780_144 = in1.in1_pw_math_in1_oc46_merged1780_144_to_in1_in1_ld414_merged1856_644.peek(/* one reader or all rams */ 0);
  return value_in1_pw_math_in1_oc46_merged1780_144;
  return 0;
}

inline hw_uint<32>  in1_in1_ld414_merged1856_645_select(in1_cache& in1, int root, int in1_ld415, int in1_ld414, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld414_merged1856_645 read pattern: { in1_ld414_merged1856[root = 0, in1_ld415, in1_ld414] -> in1[12 + 8in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 255 }
  // Read schedule : { in1_ld414_merged1856[d0 = 0, d1, d2] -> [0, 7 + d1, 1 + d2, 2] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_in1_oc46_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged1780_145 = in1.in1_pw_math_in1_oc46_merged1780_145_to_in1_in1_ld414_merged1856_645.peek(/* one reader or all rams */ 0);
  return value_in1_pw_math_in1_oc46_merged1780_145;
  return 0;
}

inline hw_uint<32>  in1_in1_ld414_merged1856_646_select(in1_cache& in1, int root, int in1_ld415, int in1_ld414, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld414_merged1856_646 read pattern: { in1_ld414_merged1856[root = 0, in1_ld415, in1_ld414] -> in1[11 + 8in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 255 }
  // Read schedule : { in1_ld414_merged1856[d0 = 0, d1, d2] -> [0, 7 + d1, 1 + d2, 2] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_in1_oc46_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged1780_146 = in1.in1_pw_math_in1_oc46_merged1780_146_to_in1_in1_ld414_merged1856_646.peek(/* one reader or all rams */ 0);
  return value_in1_pw_math_in1_oc46_merged1780_146;
  return 0;
}

inline hw_uint<32>  in1_in1_ld414_merged1856_647_select(in1_cache& in1, int root, int in1_ld415, int in1_ld414, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld414_merged1856_647 read pattern: { in1_ld414_merged1856[root = 0, in1_ld415, in1_ld414] -> in1[10 + 8in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 255 }
  // Read schedule : { in1_ld414_merged1856[d0 = 0, d1, d2] -> [0, 7 + d1, 1 + d2, 2] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_in1_oc46_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged1780_147 = in1.in1_pw_math_in1_oc46_merged1780_147_to_in1_in1_ld414_merged1856_647.peek(/* one reader or all rams */ 0);
  return value_in1_pw_math_in1_oc46_merged1780_147;
  return 0;
}

inline hw_uint<32>  in1_in1_ld414_merged1856_648_select(in1_cache& in1, int root, int in1_ld415, int in1_ld414, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld414_merged1856_648 read pattern: { in1_ld414_merged1856[root = 0, in1_ld415, in1_ld414] -> in1[9 + 8in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 255 }
  // Read schedule : { in1_ld414_merged1856[d0 = 0, d1, d2] -> [0, 7 + d1, 1 + d2, 2] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_in1_oc46_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged1780_148 = in1.in1_pw_math_in1_oc46_merged1780_148_to_in1_in1_ld414_merged1856_648.peek(/* one reader or all rams */ 0);
  return value_in1_pw_math_in1_oc46_merged1780_148;
  return 0;
}

inline hw_uint<32>  in1_in1_ld414_merged1856_649_select(in1_cache& in1, int root, int in1_ld415, int in1_ld414, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld414_merged1856_649 read pattern: { in1_ld414_merged1856[root = 0, in1_ld415, in1_ld414] -> in1[8 + 8in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 255 }
  // Read schedule : { in1_ld414_merged1856[d0 = 0, d1, d2] -> [0, 7 + d1, 1 + d2, 2] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_in1_oc46_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged1780_149 = in1.in1_pw_math_in1_oc46_merged1780_149_to_in1_in1_ld414_merged1856_649.peek(/* one reader or all rams */ 0);
  return value_in1_pw_math_in1_oc46_merged1780_149;
  return 0;
}

inline hw_uint<32>  in1_in1_ld414_merged1856_650_select(in1_cache& in1, int root, int in1_ld415, int in1_ld414, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_in1_ld414_merged1856_650 read pattern: { in1_ld414_merged1856[root = 0, in1_ld415, in1_ld414] -> in1[7 + 8in1_ld414, 7 + in1_ld415] : 0 <= in1_ld415 <= 2047 and 0 <= in1_ld414 <= 255 }
  // Read schedule : { in1_ld414_merged1856[d0 = 0, d1, d2] -> [0, 7 + d1, 1 + d2, 2] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_in1_oc46_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_pw_math_in1_oc46_merged1780_142 = in1.in1_pw_math_in1_oc46_merged1780_142_to_in1_in1_ld414_merged1856_650.peek(/* one reader or all rams */ 1);
  return value_in1_pw_math_in1_oc46_merged1780_142;
  return 0;
}

// # of bundles = 3
// in1_ld410_merged1854_read
//	in1_in1_ld410_merged1854_659
//	in1_in1_ld410_merged1854_660
//	in1_in1_ld410_merged1854_661
//	in1_in1_ld410_merged1854_662
//	in1_in1_ld410_merged1854_663
//	in1_in1_ld410_merged1854_664
//	in1_in1_ld410_merged1854_665
//	in1_in1_ld410_merged1854_666
inline hw_uint<256> in1_in1_ld410_merged1854_read_bundle_read(in1_cache& in1, int root, int in1_ld411, int in1_ld410, int dynamic_address) {
  // # of ports in bundle: 8
    // in1_in1_ld410_merged1854_659
    // in1_in1_ld410_merged1854_660
    // in1_in1_ld410_merged1854_661
    // in1_in1_ld410_merged1854_662
    // in1_in1_ld410_merged1854_663
    // in1_in1_ld410_merged1854_664
    // in1_in1_ld410_merged1854_665
    // in1_in1_ld410_merged1854_666

	hw_uint<256> result;
	hw_uint<32>  in1_in1_ld410_merged1854_659_res = in1_in1_ld410_merged1854_659_select(in1, root, in1_ld411, in1_ld410, dynamic_address);
	set_at<0, 256>(result, in1_in1_ld410_merged1854_659_res);
	hw_uint<32>  in1_in1_ld410_merged1854_660_res = in1_in1_ld410_merged1854_660_select(in1, root, in1_ld411, in1_ld410, dynamic_address);
	set_at<32, 256>(result, in1_in1_ld410_merged1854_660_res);
	hw_uint<32>  in1_in1_ld410_merged1854_661_res = in1_in1_ld410_merged1854_661_select(in1, root, in1_ld411, in1_ld410, dynamic_address);
	set_at<64, 256>(result, in1_in1_ld410_merged1854_661_res);
	hw_uint<32>  in1_in1_ld410_merged1854_662_res = in1_in1_ld410_merged1854_662_select(in1, root, in1_ld411, in1_ld410, dynamic_address);
	set_at<96, 256>(result, in1_in1_ld410_merged1854_662_res);
	hw_uint<32>  in1_in1_ld410_merged1854_663_res = in1_in1_ld410_merged1854_663_select(in1, root, in1_ld411, in1_ld410, dynamic_address);
	set_at<128, 256>(result, in1_in1_ld410_merged1854_663_res);
	hw_uint<32>  in1_in1_ld410_merged1854_664_res = in1_in1_ld410_merged1854_664_select(in1, root, in1_ld411, in1_ld410, dynamic_address);
	set_at<160, 256>(result, in1_in1_ld410_merged1854_664_res);
	hw_uint<32>  in1_in1_ld410_merged1854_665_res = in1_in1_ld410_merged1854_665_select(in1, root, in1_ld411, in1_ld410, dynamic_address);
	set_at<192, 256>(result, in1_in1_ld410_merged1854_665_res);
	hw_uint<32>  in1_in1_ld410_merged1854_666_res = in1_in1_ld410_merged1854_666_select(in1, root, in1_ld411, in1_ld410, dynamic_address);
	set_at<224, 256>(result, in1_in1_ld410_merged1854_666_res);
	return result;
}

// in1_ld414_merged1856_read
//	in1_in1_ld414_merged1856_643
//	in1_in1_ld414_merged1856_644
//	in1_in1_ld414_merged1856_645
//	in1_in1_ld414_merged1856_646
//	in1_in1_ld414_merged1856_647
//	in1_in1_ld414_merged1856_648
//	in1_in1_ld414_merged1856_649
//	in1_in1_ld414_merged1856_650
inline hw_uint<256> in1_in1_ld414_merged1856_read_bundle_read(in1_cache& in1, int root, int in1_ld415, int in1_ld414, int dynamic_address) {
  // # of ports in bundle: 8
    // in1_in1_ld414_merged1856_643
    // in1_in1_ld414_merged1856_644
    // in1_in1_ld414_merged1856_645
    // in1_in1_ld414_merged1856_646
    // in1_in1_ld414_merged1856_647
    // in1_in1_ld414_merged1856_648
    // in1_in1_ld414_merged1856_649
    // in1_in1_ld414_merged1856_650

	hw_uint<256> result;
	hw_uint<32>  in1_in1_ld414_merged1856_643_res = in1_in1_ld414_merged1856_643_select(in1, root, in1_ld415, in1_ld414, dynamic_address);
	set_at<0, 256>(result, in1_in1_ld414_merged1856_643_res);
	hw_uint<32>  in1_in1_ld414_merged1856_644_res = in1_in1_ld414_merged1856_644_select(in1, root, in1_ld415, in1_ld414, dynamic_address);
	set_at<32, 256>(result, in1_in1_ld414_merged1856_644_res);
	hw_uint<32>  in1_in1_ld414_merged1856_645_res = in1_in1_ld414_merged1856_645_select(in1, root, in1_ld415, in1_ld414, dynamic_address);
	set_at<64, 256>(result, in1_in1_ld414_merged1856_645_res);
	hw_uint<32>  in1_in1_ld414_merged1856_646_res = in1_in1_ld414_merged1856_646_select(in1, root, in1_ld415, in1_ld414, dynamic_address);
	set_at<96, 256>(result, in1_in1_ld414_merged1856_646_res);
	hw_uint<32>  in1_in1_ld414_merged1856_647_res = in1_in1_ld414_merged1856_647_select(in1, root, in1_ld415, in1_ld414, dynamic_address);
	set_at<128, 256>(result, in1_in1_ld414_merged1856_647_res);
	hw_uint<32>  in1_in1_ld414_merged1856_648_res = in1_in1_ld414_merged1856_648_select(in1, root, in1_ld415, in1_ld414, dynamic_address);
	set_at<160, 256>(result, in1_in1_ld414_merged1856_648_res);
	hw_uint<32>  in1_in1_ld414_merged1856_649_res = in1_in1_ld414_merged1856_649_select(in1, root, in1_ld415, in1_ld414, dynamic_address);
	set_at<192, 256>(result, in1_in1_ld414_merged1856_649_res);
	hw_uint<32>  in1_in1_ld414_merged1856_650_res = in1_in1_ld414_merged1856_650_select(in1, root, in1_ld415, in1_ld414, dynamic_address);
	set_at<224, 256>(result, in1_in1_ld414_merged1856_650_res);
	return result;
}

// pw_math_in1_oc46_merged1780_write
//	in1_pw_math_in1_oc46_merged1780_142
//	in1_pw_math_in1_oc46_merged1780_143
//	in1_pw_math_in1_oc46_merged1780_144
//	in1_pw_math_in1_oc46_merged1780_145
//	in1_pw_math_in1_oc46_merged1780_146
//	in1_pw_math_in1_oc46_merged1780_147
//	in1_pw_math_in1_oc46_merged1780_148
//	in1_pw_math_in1_oc46_merged1780_149
inline void in1_pw_math_in1_oc46_merged1780_write_bundle_write(hw_uint<256>& pw_math_in1_oc46_merged1780_write, in1_cache& in1, int root, int pw_math_in1_oc45, int pw_math_in1_oc46, int dynamic_address) {
	hw_uint<32>  in1_pw_math_in1_oc46_merged1780_142_res = pw_math_in1_oc46_merged1780_write.extract<0, 31>();
	in1_pw_math_in1_oc46_merged1780_142_write(in1_pw_math_in1_oc46_merged1780_142_res, in1, root, pw_math_in1_oc45, pw_math_in1_oc46, dynamic_address);
	hw_uint<32>  in1_pw_math_in1_oc46_merged1780_143_res = pw_math_in1_oc46_merged1780_write.extract<32, 63>();
	in1_pw_math_in1_oc46_merged1780_143_write(in1_pw_math_in1_oc46_merged1780_143_res, in1, root, pw_math_in1_oc45, pw_math_in1_oc46, dynamic_address);
	hw_uint<32>  in1_pw_math_in1_oc46_merged1780_144_res = pw_math_in1_oc46_merged1780_write.extract<64, 95>();
	in1_pw_math_in1_oc46_merged1780_144_write(in1_pw_math_in1_oc46_merged1780_144_res, in1, root, pw_math_in1_oc45, pw_math_in1_oc46, dynamic_address);
	hw_uint<32>  in1_pw_math_in1_oc46_merged1780_145_res = pw_math_in1_oc46_merged1780_write.extract<96, 127>();
	in1_pw_math_in1_oc46_merged1780_145_write(in1_pw_math_in1_oc46_merged1780_145_res, in1, root, pw_math_in1_oc45, pw_math_in1_oc46, dynamic_address);
	hw_uint<32>  in1_pw_math_in1_oc46_merged1780_146_res = pw_math_in1_oc46_merged1780_write.extract<128, 159>();
	in1_pw_math_in1_oc46_merged1780_146_write(in1_pw_math_in1_oc46_merged1780_146_res, in1, root, pw_math_in1_oc45, pw_math_in1_oc46, dynamic_address);
	hw_uint<32>  in1_pw_math_in1_oc46_merged1780_147_res = pw_math_in1_oc46_merged1780_write.extract<160, 191>();
	in1_pw_math_in1_oc46_merged1780_147_write(in1_pw_math_in1_oc46_merged1780_147_res, in1, root, pw_math_in1_oc45, pw_math_in1_oc46, dynamic_address);
	hw_uint<32>  in1_pw_math_in1_oc46_merged1780_148_res = pw_math_in1_oc46_merged1780_write.extract<192, 223>();
	in1_pw_math_in1_oc46_merged1780_148_write(in1_pw_math_in1_oc46_merged1780_148_res, in1, root, pw_math_in1_oc45, pw_math_in1_oc46, dynamic_address);
	hw_uint<32>  in1_pw_math_in1_oc46_merged1780_149_res = pw_math_in1_oc46_merged1780_write.extract<224, 255>();
	in1_pw_math_in1_oc46_merged1780_149_write(in1_pw_math_in1_oc46_merged1780_149_res, in1, root, pw_math_in1_oc45, pw_math_in1_oc46, dynamic_address);
}

struct in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_619_merged_banks_3_cache {
	// RAM Box: {[7, 2095], [0, 2054]}
	// Capacity: 528
	// # of read delays: 4
  // 0, 1, 264, 527
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 262> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 262> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_263() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_264() {
		return f4;
	}

	inline hw_uint<32>  peek_526() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_527() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_620_merged_banks_6_cache {
	// RAM Box: {[6, 2094], [0, 2054]}
	// Capacity: 528
	// # of read delays: 4
  // 0, 1, 264, 527
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 262> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 262> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_263() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_264() {
		return f4;
	}

	inline hw_uint<32>  peek_526() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_527() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_621_merged_banks_3_cache {
	// RAM Box: {[5, 2093], [0, 2054]}
	// Capacity: 528
	// # of read delays: 4
  // 0, 1, 264, 527
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 262> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 262> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_263() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_264() {
		return f4;
	}

	inline hw_uint<32>  peek_526() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_527() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_622_merged_banks_6_cache {
	// RAM Box: {[4, 2092], [0, 2054]}
	// Capacity: 528
	// # of read delays: 4
  // 0, 1, 264, 527
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 262> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 262> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_263() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_264() {
		return f4;
	}

	inline hw_uint<32>  peek_526() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_527() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_623_merged_banks_3_cache {
	// RAM Box: {[3, 2091], [0, 2054]}
	// Capacity: 528
	// # of read delays: 4
  // 0, 1, 264, 527
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 262> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 262> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_263() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_264() {
		return f4;
	}

	inline hw_uint<32>  peek_526() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_527() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_624_merged_banks_6_cache {
	// RAM Box: {[2, 2090], [0, 2054]}
	// Capacity: 528
	// # of read delays: 4
  // 0, 1, 264, 527
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 262> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 262> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_263() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_264() {
		return f4;
	}

	inline hw_uint<32>  peek_526() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_527() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_625_merged_banks_3_cache {
	// RAM Box: {[1, 2089], [0, 2054]}
	// Capacity: 528
	// # of read delays: 4
  // 0, 1, 264, 527
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 262> f3;
	hw_uint<32>  f4;
	fifo<hw_uint<32> , 262> f5;
	hw_uint<32>  f6;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_263() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_264() {
		return f4;
	}

	inline hw_uint<32>  peek_526() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f5.back();
	}

	inline hw_uint<32>  peek_527() {
		return f6;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f6 = f5.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f5.push(f4);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 262
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 262 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_626_merged_banks_6_cache {
	// RAM Box: {[0, 2096], [0, 2054]}
	// Capacity: 528
	// # of read delays: 6
  // 0, 1, 263, 264, 526, 527
	hw_uint<32>  f0;
	hw_uint<32>  f2;
	fifo<hw_uint<32> , 261> f3;
	hw_uint<32>  f4;
	hw_uint<32>  f6;
	fifo<hw_uint<32> , 261> f7;
	hw_uint<32>  f8;
	hw_uint<32>  f10;


	inline hw_uint<32>  peek_0() {
		return f0;
	}

	inline hw_uint<32>  peek_1() {
		return f2;
	}

	inline hw_uint<32>  peek_262() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<32>  peek_263() {
		return f4;
	}

	inline hw_uint<32>  peek_264() {
		return f6;
	}

	inline hw_uint<32>  peek_525() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f7.back();
	}

	inline hw_uint<32>  peek_526() {
		return f8;
	}

	inline hw_uint<32>  peek_527() {
		return f10;
	}



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f10 = f8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 261
    f8 = f7.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 261 reading from capacity: 1
    f7.push(f6);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 261
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 261 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in1_FIFO_buf577_cache {
  // Reader addrs...
    // { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[6 + 8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[7 + 8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[8 + 8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[6 + 8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[7 + 8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[8 + 8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[6 + 8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[7 + 8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[8 + 8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[4 + 8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[5 + 8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[6 + 8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[4 + 8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[5 + 8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[6 + 8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[4 + 8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[5 + 8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[6 + 8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2 + 8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[3 + 8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[4 + 8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2 + 8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[3 + 8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[4 + 8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2 + 8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[3 + 8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[4 + 8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[1 + 8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2 + 8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[1 + 8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2 + 8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[1 + 8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
    // { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2 + 8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // # of banks: 8
  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_619_merged_banks_3_cache in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_619_merged_banks_3;
  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_620_merged_banks_6_cache in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_620_merged_banks_6;
  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_621_merged_banks_3_cache in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_621_merged_banks_3;
  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_622_merged_banks_6_cache in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_622_merged_banks_6;
  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_623_merged_banks_3_cache in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_623_merged_banks_3;
  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_624_merged_banks_6_cache in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_624_merged_banks_6;
  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_625_merged_banks_3_cache in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_625_merged_banks_3;
  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_626_merged_banks_6_cache in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_626_merged_banks_6;
};



inline void in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_619_write(hw_uint<32> & in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_619, in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int in1_to_gp_3409_ld579, int in1_to_gp_3409_ld578, int dynamic_address) {
  in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_619_merged_banks_3.push(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_619);
}

inline void in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_620_write(hw_uint<32> & in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_620, in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int in1_to_gp_3409_ld579, int in1_to_gp_3409_ld578, int dynamic_address) {
  in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_620_merged_banks_6.push(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_620);
}

inline void in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_621_write(hw_uint<32> & in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_621, in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int in1_to_gp_3409_ld579, int in1_to_gp_3409_ld578, int dynamic_address) {
  in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_621_merged_banks_3.push(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_621);
}

inline void in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_622_write(hw_uint<32> & in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_622, in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int in1_to_gp_3409_ld579, int in1_to_gp_3409_ld578, int dynamic_address) {
  in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_622_merged_banks_6.push(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_622);
}

inline void in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_623_write(hw_uint<32> & in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_623, in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int in1_to_gp_3409_ld579, int in1_to_gp_3409_ld578, int dynamic_address) {
  in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_623_merged_banks_3.push(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_623);
}

inline void in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_624_write(hw_uint<32> & in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_624, in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int in1_to_gp_3409_ld579, int in1_to_gp_3409_ld578, int dynamic_address) {
  in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_624_merged_banks_6.push(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_624);
}

inline void in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_625_write(hw_uint<32> & in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_625, in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int in1_to_gp_3409_ld579, int in1_to_gp_3409_ld578, int dynamic_address) {
  in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_625_merged_banks_3.push(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_625);
}

inline void in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_626_write(hw_uint<32> & in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_626, in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int in1_to_gp_3409_ld579, int in1_to_gp_3409_ld578, int dynamic_address) {
  in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_626_merged_banks_6.push(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_626);
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_893_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1738_893 read pattern: { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[6 + 8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1868[d0 = 0, d1, d2] -> [0, d1, d2, 7] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_620 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_620_merged_banks_6.peek_1();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_620;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_894_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1738_894 read pattern: { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[7 + 8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1868[d0 = 0, d1, d2] -> [0, d1, d2, 7] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_619 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_619_merged_banks_3.peek_1();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_619;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_895_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1738_895 read pattern: { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[8 + 8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1868[d0 = 0, d1, d2] -> [0, d1, d2, 7] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_626 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_626_merged_banks_6.peek_0();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_626;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_896_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1738_896 read pattern: { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[6 + 8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1868[d0 = 0, d1, d2] -> [0, d1, d2, 7] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_620 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_620_merged_banks_6.peek_264();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_620;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_897_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1738_897 read pattern: { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[7 + 8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1868[d0 = 0, d1, d2] -> [0, d1, d2, 7] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_619 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_619_merged_banks_3.peek_264();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_619;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_898_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1738_898 read pattern: { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[8 + 8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1868[d0 = 0, d1, d2] -> [0, d1, d2, 7] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_626 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_626_merged_banks_6.peek_263();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_626;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_899_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1738_899 read pattern: { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[6 + 8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1868[d0 = 0, d1, d2] -> [0, d1, d2, 7] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_620 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_620_merged_banks_6.peek_527();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_620;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_900_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1738_900 read pattern: { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[7 + 8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1868[d0 = 0, d1, d2] -> [0, d1, d2, 7] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_619 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_619_merged_banks_3.peek_527();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_619;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_901_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1738_901 read pattern: { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[8 + 8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1868[d0 = 0, d1, d2] -> [0, d1, d2, 7] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_626 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_626_merged_banks_6.peek_526();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_626;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_902_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1738_902 read pattern: { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[4 + 8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1868[d0 = 0, d1, d2] -> [0, d1, d2, 7] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_622 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_622_merged_banks_6.peek_1();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_622;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_903_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1738_903 read pattern: { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[5 + 8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1868[d0 = 0, d1, d2] -> [0, d1, d2, 7] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_621 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_621_merged_banks_3.peek_1();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_621;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_904_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1738_904 read pattern: { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[6 + 8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1868[d0 = 0, d1, d2] -> [0, d1, d2, 7] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_620 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_620_merged_banks_6.peek_1();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_620;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_905_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1738_905 read pattern: { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[4 + 8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1868[d0 = 0, d1, d2] -> [0, d1, d2, 7] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_622 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_622_merged_banks_6.peek_264();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_622;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_906_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1738_906 read pattern: { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[5 + 8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1868[d0 = 0, d1, d2] -> [0, d1, d2, 7] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_621 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_621_merged_banks_3.peek_264();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_621;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_907_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1738_907 read pattern: { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[6 + 8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1868[d0 = 0, d1, d2] -> [0, d1, d2, 7] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_620 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_620_merged_banks_6.peek_264();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_620;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_908_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1738_908 read pattern: { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[4 + 8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1868[d0 = 0, d1, d2] -> [0, d1, d2, 7] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_622 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_622_merged_banks_6.peek_527();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_622;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_909_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1738_909 read pattern: { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[5 + 8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1868[d0 = 0, d1, d2] -> [0, d1, d2, 7] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_621 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_621_merged_banks_3.peek_527();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_621;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_910_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1738_910 read pattern: { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[6 + 8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1868[d0 = 0, d1, d2] -> [0, d1, d2, 7] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_620 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_620_merged_banks_6.peek_527();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_620;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_911_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1738_911 read pattern: { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2 + 8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1868[d0 = 0, d1, d2] -> [0, d1, d2, 7] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_624 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_624_merged_banks_6.peek_1();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_624;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_912_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1738_912 read pattern: { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[3 + 8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1868[d0 = 0, d1, d2] -> [0, d1, d2, 7] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_623 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_623_merged_banks_3.peek_1();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_623;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_913_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1738_913 read pattern: { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[4 + 8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1868[d0 = 0, d1, d2] -> [0, d1, d2, 7] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_622 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_622_merged_banks_6.peek_1();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_622;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_914_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1738_914 read pattern: { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2 + 8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1868[d0 = 0, d1, d2] -> [0, d1, d2, 7] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_624 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_624_merged_banks_6.peek_264();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_624;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_915_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1738_915 read pattern: { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[3 + 8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1868[d0 = 0, d1, d2] -> [0, d1, d2, 7] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_623 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_623_merged_banks_3.peek_264();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_623;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_916_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1738_916 read pattern: { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[4 + 8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1868[d0 = 0, d1, d2] -> [0, d1, d2, 7] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_622 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_622_merged_banks_6.peek_264();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_622;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_917_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1738_917 read pattern: { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2 + 8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1868[d0 = 0, d1, d2] -> [0, d1, d2, 7] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_624 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_624_merged_banks_6.peek_527();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_624;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_918_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1738_918 read pattern: { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[3 + 8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1868[d0 = 0, d1, d2] -> [0, d1, d2, 7] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_623 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_623_merged_banks_3.peek_527();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_623;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_919_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1738_919 read pattern: { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[4 + 8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1868[d0 = 0, d1, d2] -> [0, d1, d2, 7] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_622 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_622_merged_banks_6.peek_527();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_622;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_920_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1738_920 read pattern: { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1868[d0 = 0, d1, d2] -> [0, d1, d2, 7] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_626 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_626_merged_banks_6.peek_1();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_626;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_921_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1738_921 read pattern: { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[1 + 8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1868[d0 = 0, d1, d2] -> [0, d1, d2, 7] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_625 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_625_merged_banks_3.peek_1();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_625;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_922_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1738_922 read pattern: { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2 + 8gp_in1_158, 2 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1868[d0 = 0, d1, d2] -> [0, d1, d2, 7] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_624 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_624_merged_banks_6.peek_1();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_624;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_923_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1738_923 read pattern: { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1868[d0 = 0, d1, d2] -> [0, d1, d2, 7] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_626 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_626_merged_banks_6.peek_264();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_626;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_924_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1738_924 read pattern: { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[1 + 8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1868[d0 = 0, d1, d2] -> [0, d1, d2, 7] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_625 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_625_merged_banks_3.peek_264();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_625;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_925_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1738_925 read pattern: { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2 + 8gp_in1_158, 1 + 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1868[d0 = 0, d1, d2] -> [0, d1, d2, 7] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_624 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_624_merged_banks_6.peek_264();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_624;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_926_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1738_926 read pattern: { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1868[d0 = 0, d1, d2] -> [0, d1, d2, 7] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_626 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_626_merged_banks_6.peek_527();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_626;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_927_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1738_927 read pattern: { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[1 + 8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1868[d0 = 0, d1, d2] -> [0, d1, d2, 7] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_625 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_625_merged_banks_3.peek_527();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_625;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_928_select(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf577_gp_in1_158_merged1738_928 read pattern: { gp_in1_158_merged1738[root = 0, gp_in1_157, gp_in1_158] -> in1_FIFO_buf577[2 + 8gp_in1_158, 2gp_in1_157] : 0 <= gp_in1_157 <= 1026 and 0 <= gp_in1_158 <= 261 }
  // Read schedule : { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
  // Write schedule: { in1_to_gp_3409_ld578_merged1868[d0 = 0, d1, d2] -> [0, d1, d2, 7] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
  auto value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_624 = in1_FIFO_buf577.in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_624_merged_banks_6.peek_527();
  return value_in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_624;
  return 0;
}

// # of bundles = 2
// gp_in1_158_merged1738_read
//	in1_FIFO_buf577_gp_in1_158_merged1738_893
//	in1_FIFO_buf577_gp_in1_158_merged1738_894
//	in1_FIFO_buf577_gp_in1_158_merged1738_895
//	in1_FIFO_buf577_gp_in1_158_merged1738_896
//	in1_FIFO_buf577_gp_in1_158_merged1738_897
//	in1_FIFO_buf577_gp_in1_158_merged1738_898
//	in1_FIFO_buf577_gp_in1_158_merged1738_899
//	in1_FIFO_buf577_gp_in1_158_merged1738_900
//	in1_FIFO_buf577_gp_in1_158_merged1738_901
//	in1_FIFO_buf577_gp_in1_158_merged1738_902
//	in1_FIFO_buf577_gp_in1_158_merged1738_903
//	in1_FIFO_buf577_gp_in1_158_merged1738_904
//	in1_FIFO_buf577_gp_in1_158_merged1738_905
//	in1_FIFO_buf577_gp_in1_158_merged1738_906
//	in1_FIFO_buf577_gp_in1_158_merged1738_907
//	in1_FIFO_buf577_gp_in1_158_merged1738_908
//	in1_FIFO_buf577_gp_in1_158_merged1738_909
//	in1_FIFO_buf577_gp_in1_158_merged1738_910
//	in1_FIFO_buf577_gp_in1_158_merged1738_911
//	in1_FIFO_buf577_gp_in1_158_merged1738_912
//	in1_FIFO_buf577_gp_in1_158_merged1738_913
//	in1_FIFO_buf577_gp_in1_158_merged1738_914
//	in1_FIFO_buf577_gp_in1_158_merged1738_915
//	in1_FIFO_buf577_gp_in1_158_merged1738_916
//	in1_FIFO_buf577_gp_in1_158_merged1738_917
//	in1_FIFO_buf577_gp_in1_158_merged1738_918
//	in1_FIFO_buf577_gp_in1_158_merged1738_919
//	in1_FIFO_buf577_gp_in1_158_merged1738_920
//	in1_FIFO_buf577_gp_in1_158_merged1738_921
//	in1_FIFO_buf577_gp_in1_158_merged1738_922
//	in1_FIFO_buf577_gp_in1_158_merged1738_923
//	in1_FIFO_buf577_gp_in1_158_merged1738_924
//	in1_FIFO_buf577_gp_in1_158_merged1738_925
//	in1_FIFO_buf577_gp_in1_158_merged1738_926
//	in1_FIFO_buf577_gp_in1_158_merged1738_927
//	in1_FIFO_buf577_gp_in1_158_merged1738_928
inline hw_uint<1152> in1_FIFO_buf577_gp_in1_158_merged1738_read_bundle_read(in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int gp_in1_157, int gp_in1_158, int dynamic_address) {
  // # of ports in bundle: 36
    // in1_FIFO_buf577_gp_in1_158_merged1738_893
    // in1_FIFO_buf577_gp_in1_158_merged1738_894
    // in1_FIFO_buf577_gp_in1_158_merged1738_895
    // in1_FIFO_buf577_gp_in1_158_merged1738_896
    // in1_FIFO_buf577_gp_in1_158_merged1738_897
    // in1_FIFO_buf577_gp_in1_158_merged1738_898
    // in1_FIFO_buf577_gp_in1_158_merged1738_899
    // in1_FIFO_buf577_gp_in1_158_merged1738_900
    // in1_FIFO_buf577_gp_in1_158_merged1738_901
    // in1_FIFO_buf577_gp_in1_158_merged1738_902
    // in1_FIFO_buf577_gp_in1_158_merged1738_903
    // in1_FIFO_buf577_gp_in1_158_merged1738_904
    // in1_FIFO_buf577_gp_in1_158_merged1738_905
    // in1_FIFO_buf577_gp_in1_158_merged1738_906
    // in1_FIFO_buf577_gp_in1_158_merged1738_907
    // in1_FIFO_buf577_gp_in1_158_merged1738_908
    // in1_FIFO_buf577_gp_in1_158_merged1738_909
    // in1_FIFO_buf577_gp_in1_158_merged1738_910
    // in1_FIFO_buf577_gp_in1_158_merged1738_911
    // in1_FIFO_buf577_gp_in1_158_merged1738_912
    // in1_FIFO_buf577_gp_in1_158_merged1738_913
    // in1_FIFO_buf577_gp_in1_158_merged1738_914
    // in1_FIFO_buf577_gp_in1_158_merged1738_915
    // in1_FIFO_buf577_gp_in1_158_merged1738_916
    // in1_FIFO_buf577_gp_in1_158_merged1738_917
    // in1_FIFO_buf577_gp_in1_158_merged1738_918
    // in1_FIFO_buf577_gp_in1_158_merged1738_919
    // in1_FIFO_buf577_gp_in1_158_merged1738_920
    // in1_FIFO_buf577_gp_in1_158_merged1738_921
    // in1_FIFO_buf577_gp_in1_158_merged1738_922
    // in1_FIFO_buf577_gp_in1_158_merged1738_923
    // in1_FIFO_buf577_gp_in1_158_merged1738_924
    // in1_FIFO_buf577_gp_in1_158_merged1738_925
    // in1_FIFO_buf577_gp_in1_158_merged1738_926
    // in1_FIFO_buf577_gp_in1_158_merged1738_927
    // in1_FIFO_buf577_gp_in1_158_merged1738_928

	hw_uint<1152> result;
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_893_res = in1_FIFO_buf577_gp_in1_158_merged1738_893_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<0, 1152>(result, in1_FIFO_buf577_gp_in1_158_merged1738_893_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_894_res = in1_FIFO_buf577_gp_in1_158_merged1738_894_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<32, 1152>(result, in1_FIFO_buf577_gp_in1_158_merged1738_894_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_895_res = in1_FIFO_buf577_gp_in1_158_merged1738_895_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<64, 1152>(result, in1_FIFO_buf577_gp_in1_158_merged1738_895_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_896_res = in1_FIFO_buf577_gp_in1_158_merged1738_896_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<96, 1152>(result, in1_FIFO_buf577_gp_in1_158_merged1738_896_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_897_res = in1_FIFO_buf577_gp_in1_158_merged1738_897_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<128, 1152>(result, in1_FIFO_buf577_gp_in1_158_merged1738_897_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_898_res = in1_FIFO_buf577_gp_in1_158_merged1738_898_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<160, 1152>(result, in1_FIFO_buf577_gp_in1_158_merged1738_898_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_899_res = in1_FIFO_buf577_gp_in1_158_merged1738_899_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<192, 1152>(result, in1_FIFO_buf577_gp_in1_158_merged1738_899_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_900_res = in1_FIFO_buf577_gp_in1_158_merged1738_900_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<224, 1152>(result, in1_FIFO_buf577_gp_in1_158_merged1738_900_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_901_res = in1_FIFO_buf577_gp_in1_158_merged1738_901_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<256, 1152>(result, in1_FIFO_buf577_gp_in1_158_merged1738_901_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_902_res = in1_FIFO_buf577_gp_in1_158_merged1738_902_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<288, 1152>(result, in1_FIFO_buf577_gp_in1_158_merged1738_902_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_903_res = in1_FIFO_buf577_gp_in1_158_merged1738_903_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<320, 1152>(result, in1_FIFO_buf577_gp_in1_158_merged1738_903_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_904_res = in1_FIFO_buf577_gp_in1_158_merged1738_904_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<352, 1152>(result, in1_FIFO_buf577_gp_in1_158_merged1738_904_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_905_res = in1_FIFO_buf577_gp_in1_158_merged1738_905_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<384, 1152>(result, in1_FIFO_buf577_gp_in1_158_merged1738_905_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_906_res = in1_FIFO_buf577_gp_in1_158_merged1738_906_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<416, 1152>(result, in1_FIFO_buf577_gp_in1_158_merged1738_906_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_907_res = in1_FIFO_buf577_gp_in1_158_merged1738_907_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<448, 1152>(result, in1_FIFO_buf577_gp_in1_158_merged1738_907_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_908_res = in1_FIFO_buf577_gp_in1_158_merged1738_908_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<480, 1152>(result, in1_FIFO_buf577_gp_in1_158_merged1738_908_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_909_res = in1_FIFO_buf577_gp_in1_158_merged1738_909_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<512, 1152>(result, in1_FIFO_buf577_gp_in1_158_merged1738_909_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_910_res = in1_FIFO_buf577_gp_in1_158_merged1738_910_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<544, 1152>(result, in1_FIFO_buf577_gp_in1_158_merged1738_910_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_911_res = in1_FIFO_buf577_gp_in1_158_merged1738_911_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<576, 1152>(result, in1_FIFO_buf577_gp_in1_158_merged1738_911_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_912_res = in1_FIFO_buf577_gp_in1_158_merged1738_912_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<608, 1152>(result, in1_FIFO_buf577_gp_in1_158_merged1738_912_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_913_res = in1_FIFO_buf577_gp_in1_158_merged1738_913_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<640, 1152>(result, in1_FIFO_buf577_gp_in1_158_merged1738_913_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_914_res = in1_FIFO_buf577_gp_in1_158_merged1738_914_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<672, 1152>(result, in1_FIFO_buf577_gp_in1_158_merged1738_914_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_915_res = in1_FIFO_buf577_gp_in1_158_merged1738_915_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<704, 1152>(result, in1_FIFO_buf577_gp_in1_158_merged1738_915_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_916_res = in1_FIFO_buf577_gp_in1_158_merged1738_916_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<736, 1152>(result, in1_FIFO_buf577_gp_in1_158_merged1738_916_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_917_res = in1_FIFO_buf577_gp_in1_158_merged1738_917_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<768, 1152>(result, in1_FIFO_buf577_gp_in1_158_merged1738_917_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_918_res = in1_FIFO_buf577_gp_in1_158_merged1738_918_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<800, 1152>(result, in1_FIFO_buf577_gp_in1_158_merged1738_918_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_919_res = in1_FIFO_buf577_gp_in1_158_merged1738_919_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<832, 1152>(result, in1_FIFO_buf577_gp_in1_158_merged1738_919_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_920_res = in1_FIFO_buf577_gp_in1_158_merged1738_920_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<864, 1152>(result, in1_FIFO_buf577_gp_in1_158_merged1738_920_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_921_res = in1_FIFO_buf577_gp_in1_158_merged1738_921_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<896, 1152>(result, in1_FIFO_buf577_gp_in1_158_merged1738_921_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_922_res = in1_FIFO_buf577_gp_in1_158_merged1738_922_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<928, 1152>(result, in1_FIFO_buf577_gp_in1_158_merged1738_922_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_923_res = in1_FIFO_buf577_gp_in1_158_merged1738_923_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<960, 1152>(result, in1_FIFO_buf577_gp_in1_158_merged1738_923_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_924_res = in1_FIFO_buf577_gp_in1_158_merged1738_924_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<992, 1152>(result, in1_FIFO_buf577_gp_in1_158_merged1738_924_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_925_res = in1_FIFO_buf577_gp_in1_158_merged1738_925_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<1024, 1152>(result, in1_FIFO_buf577_gp_in1_158_merged1738_925_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_926_res = in1_FIFO_buf577_gp_in1_158_merged1738_926_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<1056, 1152>(result, in1_FIFO_buf577_gp_in1_158_merged1738_926_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_927_res = in1_FIFO_buf577_gp_in1_158_merged1738_927_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<1088, 1152>(result, in1_FIFO_buf577_gp_in1_158_merged1738_927_res);
	hw_uint<32>  in1_FIFO_buf577_gp_in1_158_merged1738_928_res = in1_FIFO_buf577_gp_in1_158_merged1738_928_select(in1_FIFO_buf577, root, gp_in1_157, gp_in1_158, dynamic_address);
	set_at<1120, 1152>(result, in1_FIFO_buf577_gp_in1_158_merged1738_928_res);
	return result;
}

// in1_to_gp_3409_ld578_merged1868_write
//	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_619
//	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_620
//	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_621
//	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_622
//	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_623
//	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_624
//	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_625
//	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_626
inline void in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_write_bundle_write(hw_uint<256>& in1_to_gp_3409_ld578_merged1868_write, in1_FIFO_buf577_cache& in1_FIFO_buf577, int root, int in1_to_gp_3409_ld579, int in1_to_gp_3409_ld578, int dynamic_address) {
	hw_uint<32>  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_619_res = in1_to_gp_3409_ld578_merged1868_write.extract<0, 31>();
	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_619_write(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_619_res, in1_FIFO_buf577, root, in1_to_gp_3409_ld579, in1_to_gp_3409_ld578, dynamic_address);
	hw_uint<32>  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_620_res = in1_to_gp_3409_ld578_merged1868_write.extract<32, 63>();
	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_620_write(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_620_res, in1_FIFO_buf577, root, in1_to_gp_3409_ld579, in1_to_gp_3409_ld578, dynamic_address);
	hw_uint<32>  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_621_res = in1_to_gp_3409_ld578_merged1868_write.extract<64, 95>();
	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_621_write(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_621_res, in1_FIFO_buf577, root, in1_to_gp_3409_ld579, in1_to_gp_3409_ld578, dynamic_address);
	hw_uint<32>  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_622_res = in1_to_gp_3409_ld578_merged1868_write.extract<96, 127>();
	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_622_write(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_622_res, in1_FIFO_buf577, root, in1_to_gp_3409_ld579, in1_to_gp_3409_ld578, dynamic_address);
	hw_uint<32>  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_623_res = in1_to_gp_3409_ld578_merged1868_write.extract<128, 159>();
	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_623_write(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_623_res, in1_FIFO_buf577, root, in1_to_gp_3409_ld579, in1_to_gp_3409_ld578, dynamic_address);
	hw_uint<32>  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_624_res = in1_to_gp_3409_ld578_merged1868_write.extract<160, 191>();
	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_624_write(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_624_res, in1_FIFO_buf577, root, in1_to_gp_3409_ld579, in1_to_gp_3409_ld578, dynamic_address);
	hw_uint<32>  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_625_res = in1_to_gp_3409_ld578_merged1868_write.extract<192, 223>();
	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_625_write(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_625_res, in1_FIFO_buf577, root, in1_to_gp_3409_ld579, in1_to_gp_3409_ld578, dynamic_address);
	hw_uint<32>  in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_626_res = in1_to_gp_3409_ld578_merged1868_write.extract<224, 255>();
	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_626_write(in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_626_res, in1_FIFO_buf577, root, in1_to_gp_3409_ld579, in1_to_gp_3409_ld578, dynamic_address);
}

struct in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_603_to_in1_FIFO_buf581_lp_in1_0102_merged1777_470_cache {
	// RAM Box: {[14, 2054], [7, 2054]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_604_to_in1_FIFO_buf581_lp_in1_0102_merged1777_472_cache {
	// RAM Box: {[13, 2053], [7, 2054]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_605_to_in1_FIFO_buf581_lp_in1_0102_merged1777_474_cache {
	// RAM Box: {[12, 2052], [7, 2054]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_606_to_in1_FIFO_buf581_lp_in1_0102_merged1777_476_cache {
	// RAM Box: {[11, 2051], [7, 2054]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_607_to_in1_FIFO_buf581_lp_in1_0102_merged1777_478_cache {
	// RAM Box: {[10, 2050], [7, 2054]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_608_to_in1_FIFO_buf581_lp_in1_0102_merged1777_480_cache {
	// RAM Box: {[9, 2049], [7, 2054]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_609_to_in1_FIFO_buf581_lp_in1_0102_merged1777_482_cache {
	// RAM Box: {[8, 2048], [7, 2054]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_610_to_in1_FIFO_buf581_lp_in1_0102_merged1777_484_cache {
	// RAM Box: {[7, 2047], [7, 2054]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct in1_FIFO_buf581_cache {
  // Reader addrs...
    // { lp_in1_0102_merged1777[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[14 + 8lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
    // { lp_in1_0102_merged1777[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[13 + 8lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
    // { lp_in1_0102_merged1777[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[12 + 8lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
    // { lp_in1_0102_merged1777[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[11 + 8lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
    // { lp_in1_0102_merged1777[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[10 + 8lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
    // { lp_in1_0102_merged1777[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[9 + 8lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
    // { lp_in1_0102_merged1777[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[8 + 8lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
    // { lp_in1_0102_merged1777[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[7 + 8lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
  // # of banks: 8
  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_603_to_in1_FIFO_buf581_lp_in1_0102_merged1777_470_cache in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_603_to_in1_FIFO_buf581_lp_in1_0102_merged1777_470;
  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_604_to_in1_FIFO_buf581_lp_in1_0102_merged1777_472_cache in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_604_to_in1_FIFO_buf581_lp_in1_0102_merged1777_472;
  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_605_to_in1_FIFO_buf581_lp_in1_0102_merged1777_474_cache in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_605_to_in1_FIFO_buf581_lp_in1_0102_merged1777_474;
  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_606_to_in1_FIFO_buf581_lp_in1_0102_merged1777_476_cache in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_606_to_in1_FIFO_buf581_lp_in1_0102_merged1777_476;
  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_607_to_in1_FIFO_buf581_lp_in1_0102_merged1777_478_cache in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_607_to_in1_FIFO_buf581_lp_in1_0102_merged1777_478;
  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_608_to_in1_FIFO_buf581_lp_in1_0102_merged1777_480_cache in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_608_to_in1_FIFO_buf581_lp_in1_0102_merged1777_480;
  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_609_to_in1_FIFO_buf581_lp_in1_0102_merged1777_482_cache in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_609_to_in1_FIFO_buf581_lp_in1_0102_merged1777_482;
  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_610_to_in1_FIFO_buf581_lp_in1_0102_merged1777_484_cache in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_610_to_in1_FIFO_buf581_lp_in1_0102_merged1777_484;
};



inline void in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_603_write(hw_uint<32> & in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_603, in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int in1_to_gp_9413_ld583, int in1_to_gp_9413_ld582, int dynamic_address) {
  in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_603_to_in1_FIFO_buf581_lp_in1_0102_merged1777_470.push(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_603);
}

inline void in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_604_write(hw_uint<32> & in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_604, in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int in1_to_gp_9413_ld583, int in1_to_gp_9413_ld582, int dynamic_address) {
  in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_604_to_in1_FIFO_buf581_lp_in1_0102_merged1777_472.push(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_604);
}

inline void in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_605_write(hw_uint<32> & in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_605, in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int in1_to_gp_9413_ld583, int in1_to_gp_9413_ld582, int dynamic_address) {
  in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_605_to_in1_FIFO_buf581_lp_in1_0102_merged1777_474.push(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_605);
}

inline void in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_606_write(hw_uint<32> & in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_606, in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int in1_to_gp_9413_ld583, int in1_to_gp_9413_ld582, int dynamic_address) {
  in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_606_to_in1_FIFO_buf581_lp_in1_0102_merged1777_476.push(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_606);
}

inline void in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_607_write(hw_uint<32> & in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_607, in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int in1_to_gp_9413_ld583, int in1_to_gp_9413_ld582, int dynamic_address) {
  in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_607_to_in1_FIFO_buf581_lp_in1_0102_merged1777_478.push(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_607);
}

inline void in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_608_write(hw_uint<32> & in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_608, in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int in1_to_gp_9413_ld583, int in1_to_gp_9413_ld582, int dynamic_address) {
  in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_608_to_in1_FIFO_buf581_lp_in1_0102_merged1777_480.push(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_608);
}

inline void in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_609_write(hw_uint<32> & in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_609, in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int in1_to_gp_9413_ld583, int in1_to_gp_9413_ld582, int dynamic_address) {
  in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_609_to_in1_FIFO_buf581_lp_in1_0102_merged1777_482.push(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_609);
}

inline void in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_610_write(hw_uint<32> & in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_610, in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int in1_to_gp_9413_ld583, int in1_to_gp_9413_ld582, int dynamic_address) {
  in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_610_to_in1_FIFO_buf581_lp_in1_0102_merged1777_484.push(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_610);
}

inline hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged1777_470_select(in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf581_lp_in1_0102_merged1777_470 read pattern: { lp_in1_0102_merged1777[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[14 + 8lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
  // Read schedule : { lp_in1_0102_merged1777[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { in1_to_gp_9413_ld582_merged1932[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 3] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_603 = in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_603_to_in1_FIFO_buf581_lp_in1_0102_merged1777_470.peek(/* one reader or all rams */ (254 - lp_in1_0102 >= 0) ? (1) : 0);
  return value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_603;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged1777_472_select(in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf581_lp_in1_0102_merged1777_472 read pattern: { lp_in1_0102_merged1777[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[13 + 8lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
  // Read schedule : { lp_in1_0102_merged1777[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { in1_to_gp_9413_ld582_merged1932[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 3] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_604 = in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_604_to_in1_FIFO_buf581_lp_in1_0102_merged1777_472.peek(/* one reader or all rams */ (254 - lp_in1_0102 >= 0) ? (1) : 0);
  return value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_604;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged1777_474_select(in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf581_lp_in1_0102_merged1777_474 read pattern: { lp_in1_0102_merged1777[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[12 + 8lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
  // Read schedule : { lp_in1_0102_merged1777[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { in1_to_gp_9413_ld582_merged1932[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 3] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_605 = in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_605_to_in1_FIFO_buf581_lp_in1_0102_merged1777_474.peek(/* one reader or all rams */ (254 - lp_in1_0102 >= 0) ? (1) : 0);
  return value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_605;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged1777_476_select(in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf581_lp_in1_0102_merged1777_476 read pattern: { lp_in1_0102_merged1777[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[11 + 8lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
  // Read schedule : { lp_in1_0102_merged1777[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { in1_to_gp_9413_ld582_merged1932[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 3] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_606 = in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_606_to_in1_FIFO_buf581_lp_in1_0102_merged1777_476.peek(/* one reader or all rams */ (254 - lp_in1_0102 >= 0) ? (1) : 0);
  return value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_606;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged1777_478_select(in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf581_lp_in1_0102_merged1777_478 read pattern: { lp_in1_0102_merged1777[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[10 + 8lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
  // Read schedule : { lp_in1_0102_merged1777[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { in1_to_gp_9413_ld582_merged1932[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 3] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_607 = in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_607_to_in1_FIFO_buf581_lp_in1_0102_merged1777_478.peek(/* one reader or all rams */ (254 - lp_in1_0102 >= 0) ? (1) : 0);
  return value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_607;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged1777_480_select(in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf581_lp_in1_0102_merged1777_480 read pattern: { lp_in1_0102_merged1777[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[9 + 8lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
  // Read schedule : { lp_in1_0102_merged1777[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { in1_to_gp_9413_ld582_merged1932[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 3] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_608 = in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_608_to_in1_FIFO_buf581_lp_in1_0102_merged1777_480.peek(/* one reader or all rams */ (254 - lp_in1_0102 >= 0) ? (1) : 0);
  return value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_608;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged1777_482_select(in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf581_lp_in1_0102_merged1777_482 read pattern: { lp_in1_0102_merged1777[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[8 + 8lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
  // Read schedule : { lp_in1_0102_merged1777[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { in1_to_gp_9413_ld582_merged1932[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 3] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_609 = in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_609_to_in1_FIFO_buf581_lp_in1_0102_merged1777_482.peek(/* one reader or all rams */ (254 - lp_in1_0102 >= 0) ? (1) : 0);
  return value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_609;
  return 0;
}

inline hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged1777_484_select(in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in1_FIFO_buf581_lp_in1_0102_merged1777_484 read pattern: { lp_in1_0102_merged1777[root = 0, lp_in1_0101, lp_in1_0102] -> in1_FIFO_buf581[7 + 8lp_in1_0102, 7 + lp_in1_0101] : 0 <= lp_in1_0101 <= 2047 and 0 <= lp_in1_0102 <= 255 }
  // Read schedule : { lp_in1_0102_merged1777[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { in1_to_gp_9413_ld582_merged1932[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 3] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_610 = in1_FIFO_buf581.in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_610_to_in1_FIFO_buf581_lp_in1_0102_merged1777_484.peek(/* one reader or all rams */ (254 - lp_in1_0102 >= 0) ? (1) : 0);
  return value_in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_610;
  return 0;
}

// # of bundles = 2
// in1_to_gp_9413_ld582_merged1932_write
//	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_603
//	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_604
//	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_605
//	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_606
//	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_607
//	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_608
//	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_609
//	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_610
inline void in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_write_bundle_write(hw_uint<256>& in1_to_gp_9413_ld582_merged1932_write, in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int in1_to_gp_9413_ld583, int in1_to_gp_9413_ld582, int dynamic_address) {
	hw_uint<32>  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_603_res = in1_to_gp_9413_ld582_merged1932_write.extract<0, 31>();
	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_603_write(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_603_res, in1_FIFO_buf581, root, in1_to_gp_9413_ld583, in1_to_gp_9413_ld582, dynamic_address);
	hw_uint<32>  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_604_res = in1_to_gp_9413_ld582_merged1932_write.extract<32, 63>();
	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_604_write(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_604_res, in1_FIFO_buf581, root, in1_to_gp_9413_ld583, in1_to_gp_9413_ld582, dynamic_address);
	hw_uint<32>  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_605_res = in1_to_gp_9413_ld582_merged1932_write.extract<64, 95>();
	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_605_write(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_605_res, in1_FIFO_buf581, root, in1_to_gp_9413_ld583, in1_to_gp_9413_ld582, dynamic_address);
	hw_uint<32>  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_606_res = in1_to_gp_9413_ld582_merged1932_write.extract<96, 127>();
	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_606_write(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_606_res, in1_FIFO_buf581, root, in1_to_gp_9413_ld583, in1_to_gp_9413_ld582, dynamic_address);
	hw_uint<32>  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_607_res = in1_to_gp_9413_ld582_merged1932_write.extract<128, 159>();
	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_607_write(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_607_res, in1_FIFO_buf581, root, in1_to_gp_9413_ld583, in1_to_gp_9413_ld582, dynamic_address);
	hw_uint<32>  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_608_res = in1_to_gp_9413_ld582_merged1932_write.extract<160, 191>();
	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_608_write(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_608_res, in1_FIFO_buf581, root, in1_to_gp_9413_ld583, in1_to_gp_9413_ld582, dynamic_address);
	hw_uint<32>  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_609_res = in1_to_gp_9413_ld582_merged1932_write.extract<192, 223>();
	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_609_write(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_609_res, in1_FIFO_buf581, root, in1_to_gp_9413_ld583, in1_to_gp_9413_ld582, dynamic_address);
	hw_uint<32>  in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_610_res = in1_to_gp_9413_ld582_merged1932_write.extract<224, 255>();
	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_610_write(in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_610_res, in1_FIFO_buf581, root, in1_to_gp_9413_ld583, in1_to_gp_9413_ld582, dynamic_address);
}

// lp_in1_0102_merged1777_read
//	in1_FIFO_buf581_lp_in1_0102_merged1777_470
//	in1_FIFO_buf581_lp_in1_0102_merged1777_472
//	in1_FIFO_buf581_lp_in1_0102_merged1777_474
//	in1_FIFO_buf581_lp_in1_0102_merged1777_476
//	in1_FIFO_buf581_lp_in1_0102_merged1777_478
//	in1_FIFO_buf581_lp_in1_0102_merged1777_480
//	in1_FIFO_buf581_lp_in1_0102_merged1777_482
//	in1_FIFO_buf581_lp_in1_0102_merged1777_484
inline hw_uint<256> in1_FIFO_buf581_lp_in1_0102_merged1777_read_bundle_read(in1_FIFO_buf581_cache& in1_FIFO_buf581, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  // # of ports in bundle: 8
    // in1_FIFO_buf581_lp_in1_0102_merged1777_470
    // in1_FIFO_buf581_lp_in1_0102_merged1777_472
    // in1_FIFO_buf581_lp_in1_0102_merged1777_474
    // in1_FIFO_buf581_lp_in1_0102_merged1777_476
    // in1_FIFO_buf581_lp_in1_0102_merged1777_478
    // in1_FIFO_buf581_lp_in1_0102_merged1777_480
    // in1_FIFO_buf581_lp_in1_0102_merged1777_482
    // in1_FIFO_buf581_lp_in1_0102_merged1777_484

	hw_uint<256> result;
	hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged1777_470_res = in1_FIFO_buf581_lp_in1_0102_merged1777_470_select(in1_FIFO_buf581, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<0, 256>(result, in1_FIFO_buf581_lp_in1_0102_merged1777_470_res);
	hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged1777_472_res = in1_FIFO_buf581_lp_in1_0102_merged1777_472_select(in1_FIFO_buf581, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<32, 256>(result, in1_FIFO_buf581_lp_in1_0102_merged1777_472_res);
	hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged1777_474_res = in1_FIFO_buf581_lp_in1_0102_merged1777_474_select(in1_FIFO_buf581, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<64, 256>(result, in1_FIFO_buf581_lp_in1_0102_merged1777_474_res);
	hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged1777_476_res = in1_FIFO_buf581_lp_in1_0102_merged1777_476_select(in1_FIFO_buf581, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<96, 256>(result, in1_FIFO_buf581_lp_in1_0102_merged1777_476_res);
	hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged1777_478_res = in1_FIFO_buf581_lp_in1_0102_merged1777_478_select(in1_FIFO_buf581, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<128, 256>(result, in1_FIFO_buf581_lp_in1_0102_merged1777_478_res);
	hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged1777_480_res = in1_FIFO_buf581_lp_in1_0102_merged1777_480_select(in1_FIFO_buf581, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<160, 256>(result, in1_FIFO_buf581_lp_in1_0102_merged1777_480_res);
	hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged1777_482_res = in1_FIFO_buf581_lp_in1_0102_merged1777_482_select(in1_FIFO_buf581, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<192, 256>(result, in1_FIFO_buf581_lp_in1_0102_merged1777_482_res);
	hw_uint<32>  in1_FIFO_buf581_lp_in1_0102_merged1777_484_res = in1_FIFO_buf581_lp_in1_0102_merged1777_484_select(in1_FIFO_buf581, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	set_at<224, 256>(result, in1_FIFO_buf581_lp_in1_0102_merged1777_484_res);
	return result;
}

struct lp_in0_0_buf52_lp_in0_054_merged1772_559_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_551_cache {
	// RAM Box: {[7, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_lp_in0_054_merged1772_560_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_552_cache {
	// RAM Box: {[6, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_lp_in0_054_merged1772_561_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_553_cache {
	// RAM Box: {[5, 2045], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_lp_in0_054_merged1772_562_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_554_cache {
	// RAM Box: {[4, 2044], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_lp_in0_054_merged1772_563_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_555_cache {
	// RAM Box: {[3, 2043], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_lp_in0_054_merged1772_564_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_556_cache {
	// RAM Box: {[2, 2042], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_lp_in0_054_merged1772_565_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_557_cache {
	// RAM Box: {[1, 2041], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_lp_in0_054_merged1772_566_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_558_cache {
	// RAM Box: {[0, 2040], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_cache {
  // Reader addrs...
    // { lp_in0_0_buf52_ld418_merged1882[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[7 + 8lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 255 }
    // { lp_in0_0_buf52_ld418_merged1882[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[6 + 8lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 255 }
    // { lp_in0_0_buf52_ld418_merged1882[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[5 + 8lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 255 }
    // { lp_in0_0_buf52_ld418_merged1882[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[4 + 8lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 255 }
    // { lp_in0_0_buf52_ld418_merged1882[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[3 + 8lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 255 }
    // { lp_in0_0_buf52_ld418_merged1882[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[2 + 8lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 255 }
    // { lp_in0_0_buf52_ld418_merged1882[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[1 + 8lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 255 }
    // { lp_in0_0_buf52_ld418_merged1882[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[8lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 255 }
  // # of banks: 8
  lp_in0_0_buf52_lp_in0_054_merged1772_559_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_551_cache lp_in0_0_buf52_lp_in0_054_merged1772_559_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_551;
  lp_in0_0_buf52_lp_in0_054_merged1772_560_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_552_cache lp_in0_0_buf52_lp_in0_054_merged1772_560_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_552;
  lp_in0_0_buf52_lp_in0_054_merged1772_561_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_553_cache lp_in0_0_buf52_lp_in0_054_merged1772_561_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_553;
  lp_in0_0_buf52_lp_in0_054_merged1772_562_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_554_cache lp_in0_0_buf52_lp_in0_054_merged1772_562_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_554;
  lp_in0_0_buf52_lp_in0_054_merged1772_563_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_555_cache lp_in0_0_buf52_lp_in0_054_merged1772_563_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_555;
  lp_in0_0_buf52_lp_in0_054_merged1772_564_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_556_cache lp_in0_0_buf52_lp_in0_054_merged1772_564_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_556;
  lp_in0_0_buf52_lp_in0_054_merged1772_565_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_557_cache lp_in0_0_buf52_lp_in0_054_merged1772_565_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_557;
  lp_in0_0_buf52_lp_in0_054_merged1772_566_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_558_cache lp_in0_0_buf52_lp_in0_054_merged1772_566_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_558;
};



inline void lp_in0_0_buf52_lp_in0_054_merged1772_559_write(hw_uint<32> & lp_in0_0_buf52_lp_in0_054_merged1772_559, lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged1772_559_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_551.push(lp_in0_0_buf52_lp_in0_054_merged1772_559);
}

inline void lp_in0_0_buf52_lp_in0_054_merged1772_560_write(hw_uint<32> & lp_in0_0_buf52_lp_in0_054_merged1772_560, lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged1772_560_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_552.push(lp_in0_0_buf52_lp_in0_054_merged1772_560);
}

inline void lp_in0_0_buf52_lp_in0_054_merged1772_561_write(hw_uint<32> & lp_in0_0_buf52_lp_in0_054_merged1772_561, lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged1772_561_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_553.push(lp_in0_0_buf52_lp_in0_054_merged1772_561);
}

inline void lp_in0_0_buf52_lp_in0_054_merged1772_562_write(hw_uint<32> & lp_in0_0_buf52_lp_in0_054_merged1772_562, lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged1772_562_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_554.push(lp_in0_0_buf52_lp_in0_054_merged1772_562);
}

inline void lp_in0_0_buf52_lp_in0_054_merged1772_563_write(hw_uint<32> & lp_in0_0_buf52_lp_in0_054_merged1772_563, lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged1772_563_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_555.push(lp_in0_0_buf52_lp_in0_054_merged1772_563);
}

inline void lp_in0_0_buf52_lp_in0_054_merged1772_564_write(hw_uint<32> & lp_in0_0_buf52_lp_in0_054_merged1772_564, lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged1772_564_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_556.push(lp_in0_0_buf52_lp_in0_054_merged1772_564);
}

inline void lp_in0_0_buf52_lp_in0_054_merged1772_565_write(hw_uint<32> & lp_in0_0_buf52_lp_in0_054_merged1772_565, lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged1772_565_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_557.push(lp_in0_0_buf52_lp_in0_054_merged1772_565);
}

inline void lp_in0_0_buf52_lp_in0_054_merged1772_566_write(hw_uint<32> & lp_in0_0_buf52_lp_in0_054_merged1772_566, lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
  lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged1772_566_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_558.push(lp_in0_0_buf52_lp_in0_054_merged1772_566);
}

inline hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_551_select(lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_0_buf52_ld419, int lp_in0_0_buf52_ld418, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_551 read pattern: { lp_in0_0_buf52_ld418_merged1882[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[7 + 8lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 255 }
  // Read schedule : { lp_in0_0_buf52_ld418_merged1882[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 66] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in0_054_merged1772[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 58] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in0_0_buf52_lp_in0_054_merged1772_559 = lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged1772_559_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_551.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_lp_in0_054_merged1772_559;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_552_select(lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_0_buf52_ld419, int lp_in0_0_buf52_ld418, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_552 read pattern: { lp_in0_0_buf52_ld418_merged1882[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[6 + 8lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 255 }
  // Read schedule : { lp_in0_0_buf52_ld418_merged1882[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 66] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in0_054_merged1772[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 58] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in0_0_buf52_lp_in0_054_merged1772_560 = lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged1772_560_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_552.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_lp_in0_054_merged1772_560;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_553_select(lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_0_buf52_ld419, int lp_in0_0_buf52_ld418, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_553 read pattern: { lp_in0_0_buf52_ld418_merged1882[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[5 + 8lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 255 }
  // Read schedule : { lp_in0_0_buf52_ld418_merged1882[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 66] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in0_054_merged1772[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 58] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in0_0_buf52_lp_in0_054_merged1772_561 = lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged1772_561_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_553.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_lp_in0_054_merged1772_561;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_554_select(lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_0_buf52_ld419, int lp_in0_0_buf52_ld418, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_554 read pattern: { lp_in0_0_buf52_ld418_merged1882[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[4 + 8lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 255 }
  // Read schedule : { lp_in0_0_buf52_ld418_merged1882[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 66] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in0_054_merged1772[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 58] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in0_0_buf52_lp_in0_054_merged1772_562 = lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged1772_562_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_554.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_lp_in0_054_merged1772_562;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_555_select(lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_0_buf52_ld419, int lp_in0_0_buf52_ld418, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_555 read pattern: { lp_in0_0_buf52_ld418_merged1882[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[3 + 8lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 255 }
  // Read schedule : { lp_in0_0_buf52_ld418_merged1882[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 66] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in0_054_merged1772[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 58] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in0_0_buf52_lp_in0_054_merged1772_563 = lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged1772_563_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_555.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_lp_in0_054_merged1772_563;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_556_select(lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_0_buf52_ld419, int lp_in0_0_buf52_ld418, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_556 read pattern: { lp_in0_0_buf52_ld418_merged1882[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[2 + 8lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 255 }
  // Read schedule : { lp_in0_0_buf52_ld418_merged1882[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 66] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in0_054_merged1772[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 58] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in0_0_buf52_lp_in0_054_merged1772_564 = lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged1772_564_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_556.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_lp_in0_054_merged1772_564;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_557_select(lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_0_buf52_ld419, int lp_in0_0_buf52_ld418, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_557 read pattern: { lp_in0_0_buf52_ld418_merged1882[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[1 + 8lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 255 }
  // Read schedule : { lp_in0_0_buf52_ld418_merged1882[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 66] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in0_054_merged1772[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 58] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in0_0_buf52_lp_in0_054_merged1772_565 = lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged1772_565_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_557.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_lp_in0_054_merged1772_565;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_558_select(lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_0_buf52_ld419, int lp_in0_0_buf52_ld418, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_558 read pattern: { lp_in0_0_buf52_ld418_merged1882[root = 0, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418] -> lp_in0_0_buf52[8lp_in0_0_buf52_ld418, lp_in0_0_buf52_ld419] : 0 <= lp_in0_0_buf52_ld419 <= 2047 and 0 <= lp_in0_0_buf52_ld418 <= 255 }
  // Read schedule : { lp_in0_0_buf52_ld418_merged1882[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 66] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in0_054_merged1772[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 58] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in0_0_buf52_lp_in0_054_merged1772_566 = lp_in0_0_buf52.lp_in0_0_buf52_lp_in0_054_merged1772_566_to_lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_558.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_lp_in0_054_merged1772_566;
  return 0;
}

// # of bundles = 2
// lp_in0_054_merged1772_write
//	lp_in0_0_buf52_lp_in0_054_merged1772_559
//	lp_in0_0_buf52_lp_in0_054_merged1772_560
//	lp_in0_0_buf52_lp_in0_054_merged1772_561
//	lp_in0_0_buf52_lp_in0_054_merged1772_562
//	lp_in0_0_buf52_lp_in0_054_merged1772_563
//	lp_in0_0_buf52_lp_in0_054_merged1772_564
//	lp_in0_0_buf52_lp_in0_054_merged1772_565
//	lp_in0_0_buf52_lp_in0_054_merged1772_566
inline void lp_in0_0_buf52_lp_in0_054_merged1772_write_bundle_write(hw_uint<256>& lp_in0_054_merged1772_write, lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_053, int lp_in0_054, int dynamic_address) {
	hw_uint<32>  lp_in0_0_buf52_lp_in0_054_merged1772_559_res = lp_in0_054_merged1772_write.extract<0, 31>();
	lp_in0_0_buf52_lp_in0_054_merged1772_559_write(lp_in0_0_buf52_lp_in0_054_merged1772_559_res, lp_in0_0_buf52, root, lp_in0_053, lp_in0_054, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_054_merged1772_560_res = lp_in0_054_merged1772_write.extract<32, 63>();
	lp_in0_0_buf52_lp_in0_054_merged1772_560_write(lp_in0_0_buf52_lp_in0_054_merged1772_560_res, lp_in0_0_buf52, root, lp_in0_053, lp_in0_054, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_054_merged1772_561_res = lp_in0_054_merged1772_write.extract<64, 95>();
	lp_in0_0_buf52_lp_in0_054_merged1772_561_write(lp_in0_0_buf52_lp_in0_054_merged1772_561_res, lp_in0_0_buf52, root, lp_in0_053, lp_in0_054, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_054_merged1772_562_res = lp_in0_054_merged1772_write.extract<96, 127>();
	lp_in0_0_buf52_lp_in0_054_merged1772_562_write(lp_in0_0_buf52_lp_in0_054_merged1772_562_res, lp_in0_0_buf52, root, lp_in0_053, lp_in0_054, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_054_merged1772_563_res = lp_in0_054_merged1772_write.extract<128, 159>();
	lp_in0_0_buf52_lp_in0_054_merged1772_563_write(lp_in0_0_buf52_lp_in0_054_merged1772_563_res, lp_in0_0_buf52, root, lp_in0_053, lp_in0_054, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_054_merged1772_564_res = lp_in0_054_merged1772_write.extract<160, 191>();
	lp_in0_0_buf52_lp_in0_054_merged1772_564_write(lp_in0_0_buf52_lp_in0_054_merged1772_564_res, lp_in0_0_buf52, root, lp_in0_053, lp_in0_054, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_054_merged1772_565_res = lp_in0_054_merged1772_write.extract<192, 223>();
	lp_in0_0_buf52_lp_in0_054_merged1772_565_write(lp_in0_0_buf52_lp_in0_054_merged1772_565_res, lp_in0_0_buf52, root, lp_in0_053, lp_in0_054, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_054_merged1772_566_res = lp_in0_054_merged1772_write.extract<224, 255>();
	lp_in0_0_buf52_lp_in0_054_merged1772_566_write(lp_in0_0_buf52_lp_in0_054_merged1772_566_res, lp_in0_0_buf52, root, lp_in0_053, lp_in0_054, dynamic_address);
}

// lp_in0_0_buf52_ld418_merged1882_read
//	lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_551
//	lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_552
//	lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_553
//	lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_554
//	lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_555
//	lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_556
//	lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_557
//	lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_558
inline hw_uint<256> lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_read_bundle_read(lp_in0_0_buf52_cache& lp_in0_0_buf52, int root, int lp_in0_0_buf52_ld419, int lp_in0_0_buf52_ld418, int dynamic_address) {
  // # of ports in bundle: 8
    // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_551
    // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_552
    // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_553
    // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_554
    // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_555
    // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_556
    // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_557
    // lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_558

	hw_uint<256> result;
	hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_551_res = lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_551_select(lp_in0_0_buf52, root, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418, dynamic_address);
	set_at<0, 256>(result, lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_551_res);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_552_res = lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_552_select(lp_in0_0_buf52, root, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418, dynamic_address);
	set_at<32, 256>(result, lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_552_res);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_553_res = lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_553_select(lp_in0_0_buf52, root, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418, dynamic_address);
	set_at<64, 256>(result, lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_553_res);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_554_res = lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_554_select(lp_in0_0_buf52, root, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418, dynamic_address);
	set_at<96, 256>(result, lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_554_res);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_555_res = lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_555_select(lp_in0_0_buf52, root, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418, dynamic_address);
	set_at<128, 256>(result, lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_555_res);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_556_res = lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_556_select(lp_in0_0_buf52, root, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418, dynamic_address);
	set_at<160, 256>(result, lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_556_res);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_557_res = lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_557_select(lp_in0_0_buf52, root, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418, dynamic_address);
	set_at<192, 256>(result, lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_557_res);
	hw_uint<32>  lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_558_res = lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_558_select(lp_in0_0_buf52, root, lp_in0_0_buf52_ld419, lp_in0_0_buf52_ld418, dynamic_address);
	set_at<224, 256>(result, lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_558_res);
	return result;
}

struct lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_527_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_126_cache {
	// RAM Box: {[7, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_528_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_128_cache {
	// RAM Box: {[6, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_529_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_130_cache {
	// RAM Box: {[5, 2045], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_530_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_132_cache {
	// RAM Box: {[4, 2044], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_531_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_134_cache {
	// RAM Box: {[3, 2043], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_532_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_136_cache {
	// RAM Box: {[2, 2042], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_533_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_138_cache {
	// RAM Box: {[1, 2041], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_534_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_140_cache {
	// RAM Box: {[0, 2040], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_0_buf52_FIFO_buf585_cache {
  // Reader addrs...
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[7 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[6 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[5 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[4 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[3 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[2 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[1 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
  // # of banks: 8
  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_527_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_126_cache lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_527_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_126;
  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_528_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_128_cache lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_528_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_128;
  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_529_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_130_cache lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_529_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_130;
  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_530_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_132_cache lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_530_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_132;
  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_531_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_134_cache lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_531_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_134;
  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_532_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_136_cache lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_532_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_136;
  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_533_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_138_cache lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_533_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_138;
  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_534_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_140_cache lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_534_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_140;
};



inline void lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_527_write(hw_uint<32> & lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_527, lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int lp_in0_0_buf52_to_gp_18417_ld587, int lp_in0_0_buf52_to_gp_18417_ld586, int dynamic_address) {
  lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_527_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_126.push(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_527);
}

inline void lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_528_write(hw_uint<32> & lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_528, lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int lp_in0_0_buf52_to_gp_18417_ld587, int lp_in0_0_buf52_to_gp_18417_ld586, int dynamic_address) {
  lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_528_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_128.push(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_528);
}

inline void lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_529_write(hw_uint<32> & lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_529, lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int lp_in0_0_buf52_to_gp_18417_ld587, int lp_in0_0_buf52_to_gp_18417_ld586, int dynamic_address) {
  lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_529_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_130.push(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_529);
}

inline void lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_530_write(hw_uint<32> & lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_530, lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int lp_in0_0_buf52_to_gp_18417_ld587, int lp_in0_0_buf52_to_gp_18417_ld586, int dynamic_address) {
  lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_530_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_132.push(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_530);
}

inline void lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_531_write(hw_uint<32> & lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_531, lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int lp_in0_0_buf52_to_gp_18417_ld587, int lp_in0_0_buf52_to_gp_18417_ld586, int dynamic_address) {
  lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_531_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_134.push(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_531);
}

inline void lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_532_write(hw_uint<32> & lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_532, lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int lp_in0_0_buf52_to_gp_18417_ld587, int lp_in0_0_buf52_to_gp_18417_ld586, int dynamic_address) {
  lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_532_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_136.push(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_532);
}

inline void lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_533_write(hw_uint<32> & lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_533, lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int lp_in0_0_buf52_to_gp_18417_ld587, int lp_in0_0_buf52_to_gp_18417_ld586, int dynamic_address) {
  lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_533_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_138.push(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_533);
}

inline void lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_534_write(hw_uint<32> & lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_534, lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int lp_in0_0_buf52_to_gp_18417_ld587, int lp_in0_0_buf52_to_gp_18417_ld586, int dynamic_address) {
  lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_534_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_140.push(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_534);
}

inline hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_126_select(lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_126 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[7 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 75] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in0_0_buf52_to_gp_18417_ld586_merged1836[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 73] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_527 = lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_527_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_126.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_527;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_128_select(lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_128 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[6 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 75] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in0_0_buf52_to_gp_18417_ld586_merged1836[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 73] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_528 = lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_528_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_128.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_528;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_130_select(lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_130 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[5 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 75] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in0_0_buf52_to_gp_18417_ld586_merged1836[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 73] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_529 = lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_529_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_130.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_529;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_132_select(lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_132 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[4 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 75] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in0_0_buf52_to_gp_18417_ld586_merged1836[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 73] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_530 = lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_530_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_132.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_530;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_134_select(lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_134 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[3 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 75] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in0_0_buf52_to_gp_18417_ld586_merged1836[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 73] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_531 = lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_531_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_134.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_531;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_136_select(lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_136 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[2 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 75] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in0_0_buf52_to_gp_18417_ld586_merged1836[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 73] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_532 = lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_532_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_136.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_532;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_138_select(lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_138 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[1 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 75] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in0_0_buf52_to_gp_18417_ld586_merged1836[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 73] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_533 = lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_533_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_138.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_533;
  return 0;
}

inline hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_140_select(lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_140 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in0_0_buf52_FIFO_buf585[8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 75] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in0_0_buf52_to_gp_18417_ld586_merged1836[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 73] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_534 = lp_in0_0_buf52_FIFO_buf585.lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_534_to_lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_140.peek(/* one reader or all rams */ 0);
  return value_lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_534;
  return 0;
}

// # of bundles = 2
// lp_in0_0_buf52_to_gp_18417_ld586_merged1836_write
//	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_527
//	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_528
//	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_529
//	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_530
//	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_531
//	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_532
//	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_533
//	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_534
inline void lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_write_bundle_write(hw_uint<256>& lp_in0_0_buf52_to_gp_18417_ld586_merged1836_write, lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int lp_in0_0_buf52_to_gp_18417_ld587, int lp_in0_0_buf52_to_gp_18417_ld586, int dynamic_address) {
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_527_res = lp_in0_0_buf52_to_gp_18417_ld586_merged1836_write.extract<0, 31>();
	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_527_write(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_527_res, lp_in0_0_buf52_FIFO_buf585, root, lp_in0_0_buf52_to_gp_18417_ld587, lp_in0_0_buf52_to_gp_18417_ld586, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_528_res = lp_in0_0_buf52_to_gp_18417_ld586_merged1836_write.extract<32, 63>();
	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_528_write(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_528_res, lp_in0_0_buf52_FIFO_buf585, root, lp_in0_0_buf52_to_gp_18417_ld587, lp_in0_0_buf52_to_gp_18417_ld586, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_529_res = lp_in0_0_buf52_to_gp_18417_ld586_merged1836_write.extract<64, 95>();
	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_529_write(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_529_res, lp_in0_0_buf52_FIFO_buf585, root, lp_in0_0_buf52_to_gp_18417_ld587, lp_in0_0_buf52_to_gp_18417_ld586, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_530_res = lp_in0_0_buf52_to_gp_18417_ld586_merged1836_write.extract<96, 127>();
	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_530_write(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_530_res, lp_in0_0_buf52_FIFO_buf585, root, lp_in0_0_buf52_to_gp_18417_ld587, lp_in0_0_buf52_to_gp_18417_ld586, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_531_res = lp_in0_0_buf52_to_gp_18417_ld586_merged1836_write.extract<128, 159>();
	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_531_write(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_531_res, lp_in0_0_buf52_FIFO_buf585, root, lp_in0_0_buf52_to_gp_18417_ld587, lp_in0_0_buf52_to_gp_18417_ld586, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_532_res = lp_in0_0_buf52_to_gp_18417_ld586_merged1836_write.extract<160, 191>();
	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_532_write(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_532_res, lp_in0_0_buf52_FIFO_buf585, root, lp_in0_0_buf52_to_gp_18417_ld587, lp_in0_0_buf52_to_gp_18417_ld586, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_533_res = lp_in0_0_buf52_to_gp_18417_ld586_merged1836_write.extract<192, 223>();
	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_533_write(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_533_res, lp_in0_0_buf52_FIFO_buf585, root, lp_in0_0_buf52_to_gp_18417_ld587, lp_in0_0_buf52_to_gp_18417_ld586, dynamic_address);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_534_res = lp_in0_0_buf52_to_gp_18417_ld586_merged1836_write.extract<224, 255>();
	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_534_write(lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_534_res, lp_in0_0_buf52_FIFO_buf585, root, lp_in0_0_buf52_to_gp_18417_ld587, lp_in0_0_buf52_to_gp_18417_ld586, dynamic_address);
}

// pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_read
//	lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_126
//	lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_128
//	lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_130
//	lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_132
//	lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_134
//	lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_136
//	lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_138
//	lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_140
inline hw_uint<256> lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_read_bundle_read(lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  // # of ports in bundle: 8
    // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_126
    // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_128
    // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_130
    // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_132
    // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_134
    // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_136
    // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_138
    // lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_140

	hw_uint<256> result;
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_126_res = lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_126_select(lp_in0_0_buf52_FIFO_buf585, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<0, 256>(result, lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_126_res);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_128_res = lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_128_select(lp_in0_0_buf52_FIFO_buf585, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<32, 256>(result, lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_128_res);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_130_res = lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_130_select(lp_in0_0_buf52_FIFO_buf585, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<64, 256>(result, lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_130_res);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_132_res = lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_132_select(lp_in0_0_buf52_FIFO_buf585, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<96, 256>(result, lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_132_res);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_134_res = lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_134_select(lp_in0_0_buf52_FIFO_buf585, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<128, 256>(result, lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_134_res);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_136_res = lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_136_select(lp_in0_0_buf52_FIFO_buf585, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<160, 256>(result, lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_136_res);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_138_res = lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_138_select(lp_in0_0_buf52_FIFO_buf585, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<192, 256>(result, lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_138_res);
	hw_uint<32>  lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_140_res = lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_140_select(lp_in0_0_buf52_FIFO_buf585, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<224, 256>(result, lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_140_res);
	return result;
}

struct lp_in0_1_buf44_lp_in0_146_merged1787_515_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_511_cache {
	// RAM Box: {[3, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_1_buf44_lp_in0_146_merged1787_516_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_512_cache {
	// RAM Box: {[2, 1022], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_1_buf44_lp_in0_146_merged1787_517_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_513_cache {
	// RAM Box: {[1, 1021], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_1_buf44_lp_in0_146_merged1787_518_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_514_cache {
	// RAM Box: {[0, 1020], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_1_buf44_cache {
  // Reader addrs...
    // { lp_in0_1_buf44_ld422_merged1794[root = 0, lp_in0_1_buf44_ld423, lp_in0_1_buf44_ld422] -> lp_in0_1_buf44[3 + 4lp_in0_1_buf44_ld422, lp_in0_1_buf44_ld423] : 0 <= lp_in0_1_buf44_ld423 <= 1023 and 0 <= lp_in0_1_buf44_ld422 <= 255 }
    // { lp_in0_1_buf44_ld422_merged1794[root = 0, lp_in0_1_buf44_ld423, lp_in0_1_buf44_ld422] -> lp_in0_1_buf44[2 + 4lp_in0_1_buf44_ld422, lp_in0_1_buf44_ld423] : 0 <= lp_in0_1_buf44_ld423 <= 1023 and 0 <= lp_in0_1_buf44_ld422 <= 255 }
    // { lp_in0_1_buf44_ld422_merged1794[root = 0, lp_in0_1_buf44_ld423, lp_in0_1_buf44_ld422] -> lp_in0_1_buf44[1 + 4lp_in0_1_buf44_ld422, lp_in0_1_buf44_ld423] : 0 <= lp_in0_1_buf44_ld423 <= 1023 and 0 <= lp_in0_1_buf44_ld422 <= 255 }
    // { lp_in0_1_buf44_ld422_merged1794[root = 0, lp_in0_1_buf44_ld423, lp_in0_1_buf44_ld422] -> lp_in0_1_buf44[4lp_in0_1_buf44_ld422, lp_in0_1_buf44_ld423] : 0 <= lp_in0_1_buf44_ld423 <= 1023 and 0 <= lp_in0_1_buf44_ld422 <= 255 }
  // # of banks: 4
  lp_in0_1_buf44_lp_in0_146_merged1787_515_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_511_cache lp_in0_1_buf44_lp_in0_146_merged1787_515_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_511;
  lp_in0_1_buf44_lp_in0_146_merged1787_516_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_512_cache lp_in0_1_buf44_lp_in0_146_merged1787_516_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_512;
  lp_in0_1_buf44_lp_in0_146_merged1787_517_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_513_cache lp_in0_1_buf44_lp_in0_146_merged1787_517_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_513;
  lp_in0_1_buf44_lp_in0_146_merged1787_518_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_514_cache lp_in0_1_buf44_lp_in0_146_merged1787_518_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_514;
};



inline void lp_in0_1_buf44_lp_in0_146_merged1787_515_write(hw_uint<32> & lp_in0_1_buf44_lp_in0_146_merged1787_515, lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
  lp_in0_1_buf44.lp_in0_1_buf44_lp_in0_146_merged1787_515_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_511.push(lp_in0_1_buf44_lp_in0_146_merged1787_515);
}

inline void lp_in0_1_buf44_lp_in0_146_merged1787_516_write(hw_uint<32> & lp_in0_1_buf44_lp_in0_146_merged1787_516, lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
  lp_in0_1_buf44.lp_in0_1_buf44_lp_in0_146_merged1787_516_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_512.push(lp_in0_1_buf44_lp_in0_146_merged1787_516);
}

inline void lp_in0_1_buf44_lp_in0_146_merged1787_517_write(hw_uint<32> & lp_in0_1_buf44_lp_in0_146_merged1787_517, lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
  lp_in0_1_buf44.lp_in0_1_buf44_lp_in0_146_merged1787_517_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_513.push(lp_in0_1_buf44_lp_in0_146_merged1787_517);
}

inline void lp_in0_1_buf44_lp_in0_146_merged1787_518_write(hw_uint<32> & lp_in0_1_buf44_lp_in0_146_merged1787_518, lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
  lp_in0_1_buf44.lp_in0_1_buf44_lp_in0_146_merged1787_518_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_514.push(lp_in0_1_buf44_lp_in0_146_merged1787_518);
}

inline hw_uint<32>  lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_511_select(lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int lp_in0_1_buf44_ld423, int lp_in0_1_buf44_ld422, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_511 read pattern: { lp_in0_1_buf44_ld422_merged1794[root = 0, lp_in0_1_buf44_ld423, lp_in0_1_buf44_ld422] -> lp_in0_1_buf44[3 + 4lp_in0_1_buf44_ld422, lp_in0_1_buf44_ld423] : 0 <= lp_in0_1_buf44_ld423 <= 1023 and 0 <= lp_in0_1_buf44_ld422 <= 255 }
  // Read schedule : { lp_in0_1_buf44_ld422_merged1794[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 83] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in0_146_merged1787[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 78] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_lp_in0_1_buf44_lp_in0_146_merged1787_515 = lp_in0_1_buf44.lp_in0_1_buf44_lp_in0_146_merged1787_515_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_511.peek(/* one reader or all rams */ 0);
  return value_lp_in0_1_buf44_lp_in0_146_merged1787_515;
  return 0;
}

inline hw_uint<32>  lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_512_select(lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int lp_in0_1_buf44_ld423, int lp_in0_1_buf44_ld422, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_512 read pattern: { lp_in0_1_buf44_ld422_merged1794[root = 0, lp_in0_1_buf44_ld423, lp_in0_1_buf44_ld422] -> lp_in0_1_buf44[2 + 4lp_in0_1_buf44_ld422, lp_in0_1_buf44_ld423] : 0 <= lp_in0_1_buf44_ld423 <= 1023 and 0 <= lp_in0_1_buf44_ld422 <= 255 }
  // Read schedule : { lp_in0_1_buf44_ld422_merged1794[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 83] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in0_146_merged1787[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 78] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_lp_in0_1_buf44_lp_in0_146_merged1787_516 = lp_in0_1_buf44.lp_in0_1_buf44_lp_in0_146_merged1787_516_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_512.peek(/* one reader or all rams */ 0);
  return value_lp_in0_1_buf44_lp_in0_146_merged1787_516;
  return 0;
}

inline hw_uint<32>  lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_513_select(lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int lp_in0_1_buf44_ld423, int lp_in0_1_buf44_ld422, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_513 read pattern: { lp_in0_1_buf44_ld422_merged1794[root = 0, lp_in0_1_buf44_ld423, lp_in0_1_buf44_ld422] -> lp_in0_1_buf44[1 + 4lp_in0_1_buf44_ld422, lp_in0_1_buf44_ld423] : 0 <= lp_in0_1_buf44_ld423 <= 1023 and 0 <= lp_in0_1_buf44_ld422 <= 255 }
  // Read schedule : { lp_in0_1_buf44_ld422_merged1794[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 83] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in0_146_merged1787[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 78] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_lp_in0_1_buf44_lp_in0_146_merged1787_517 = lp_in0_1_buf44.lp_in0_1_buf44_lp_in0_146_merged1787_517_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_513.peek(/* one reader or all rams */ 0);
  return value_lp_in0_1_buf44_lp_in0_146_merged1787_517;
  return 0;
}

inline hw_uint<32>  lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_514_select(lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int lp_in0_1_buf44_ld423, int lp_in0_1_buf44_ld422, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_514 read pattern: { lp_in0_1_buf44_ld422_merged1794[root = 0, lp_in0_1_buf44_ld423, lp_in0_1_buf44_ld422] -> lp_in0_1_buf44[4lp_in0_1_buf44_ld422, lp_in0_1_buf44_ld423] : 0 <= lp_in0_1_buf44_ld423 <= 1023 and 0 <= lp_in0_1_buf44_ld422 <= 255 }
  // Read schedule : { lp_in0_1_buf44_ld422_merged1794[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 83] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in0_146_merged1787[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 78] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_lp_in0_1_buf44_lp_in0_146_merged1787_518 = lp_in0_1_buf44.lp_in0_1_buf44_lp_in0_146_merged1787_518_to_lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_514.peek(/* one reader or all rams */ 0);
  return value_lp_in0_1_buf44_lp_in0_146_merged1787_518;
  return 0;
}

// # of bundles = 2
// lp_in0_146_merged1787_write
//	lp_in0_1_buf44_lp_in0_146_merged1787_515
//	lp_in0_1_buf44_lp_in0_146_merged1787_516
//	lp_in0_1_buf44_lp_in0_146_merged1787_517
//	lp_in0_1_buf44_lp_in0_146_merged1787_518
inline void lp_in0_1_buf44_lp_in0_146_merged1787_write_bundle_write(hw_uint<128>& lp_in0_146_merged1787_write, lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int lp_in0_145, int lp_in0_146, int dynamic_address) {
	hw_uint<32>  lp_in0_1_buf44_lp_in0_146_merged1787_515_res = lp_in0_146_merged1787_write.extract<0, 31>();
	lp_in0_1_buf44_lp_in0_146_merged1787_515_write(lp_in0_1_buf44_lp_in0_146_merged1787_515_res, lp_in0_1_buf44, root, lp_in0_145, lp_in0_146, dynamic_address);
	hw_uint<32>  lp_in0_1_buf44_lp_in0_146_merged1787_516_res = lp_in0_146_merged1787_write.extract<32, 63>();
	lp_in0_1_buf44_lp_in0_146_merged1787_516_write(lp_in0_1_buf44_lp_in0_146_merged1787_516_res, lp_in0_1_buf44, root, lp_in0_145, lp_in0_146, dynamic_address);
	hw_uint<32>  lp_in0_1_buf44_lp_in0_146_merged1787_517_res = lp_in0_146_merged1787_write.extract<64, 95>();
	lp_in0_1_buf44_lp_in0_146_merged1787_517_write(lp_in0_1_buf44_lp_in0_146_merged1787_517_res, lp_in0_1_buf44, root, lp_in0_145, lp_in0_146, dynamic_address);
	hw_uint<32>  lp_in0_1_buf44_lp_in0_146_merged1787_518_res = lp_in0_146_merged1787_write.extract<96, 127>();
	lp_in0_1_buf44_lp_in0_146_merged1787_518_write(lp_in0_1_buf44_lp_in0_146_merged1787_518_res, lp_in0_1_buf44, root, lp_in0_145, lp_in0_146, dynamic_address);
}

// lp_in0_1_buf44_ld422_merged1794_read
//	lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_511
//	lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_512
//	lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_513
//	lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_514
inline hw_uint<128> lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_read_bundle_read(lp_in0_1_buf44_cache& lp_in0_1_buf44, int root, int lp_in0_1_buf44_ld423, int lp_in0_1_buf44_ld422, int dynamic_address) {
  // # of ports in bundle: 4
    // lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_511
    // lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_512
    // lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_513
    // lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_514

	hw_uint<128> result;
	hw_uint<32>  lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_511_res = lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_511_select(lp_in0_1_buf44, root, lp_in0_1_buf44_ld423, lp_in0_1_buf44_ld422, dynamic_address);
	set_at<0, 128>(result, lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_511_res);
	hw_uint<32>  lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_512_res = lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_512_select(lp_in0_1_buf44, root, lp_in0_1_buf44_ld423, lp_in0_1_buf44_ld422, dynamic_address);
	set_at<32, 128>(result, lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_512_res);
	hw_uint<32>  lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_513_res = lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_513_select(lp_in0_1_buf44, root, lp_in0_1_buf44_ld423, lp_in0_1_buf44_ld422, dynamic_address);
	set_at<64, 128>(result, lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_513_res);
	hw_uint<32>  lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_514_res = lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_514_select(lp_in0_1_buf44, root, lp_in0_1_buf44_ld423, lp_in0_1_buf44_ld422, dynamic_address);
	set_at<96, 128>(result, lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_514_res);
	return result;
}

struct lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_499_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_110_cache {
	// RAM Box: {[3, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_500_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_112_cache {
	// RAM Box: {[2, 1022], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_501_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_114_cache {
	// RAM Box: {[1, 1021], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_502_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_116_cache {
	// RAM Box: {[0, 1020], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_1_buf44_FIFO_buf589_cache {
  // Reader addrs...
    // { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in0_1_buf44_FIFO_buf589[3 + 4pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 255 }
    // { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in0_1_buf44_FIFO_buf589[2 + 4pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 255 }
    // { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in0_1_buf44_FIFO_buf589[1 + 4pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 255 }
    // { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in0_1_buf44_FIFO_buf589[4pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 255 }
  // # of banks: 4
  lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_499_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_110_cache lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_499_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_110;
  lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_500_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_112_cache lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_500_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_112;
  lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_501_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_114_cache lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_501_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_114;
  lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_502_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_116_cache lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_502_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_116;
};



inline void lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_499_write(hw_uint<32> & lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_499, lp_in0_1_buf44_FIFO_buf589_cache& lp_in0_1_buf44_FIFO_buf589, int root, int lp_in0_1_buf44_to_gp_19421_ld591, int lp_in0_1_buf44_to_gp_19421_ld590, int dynamic_address) {
  lp_in0_1_buf44_FIFO_buf589.lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_499_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_110.push(lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_499);
}

inline void lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_500_write(hw_uint<32> & lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_500, lp_in0_1_buf44_FIFO_buf589_cache& lp_in0_1_buf44_FIFO_buf589, int root, int lp_in0_1_buf44_to_gp_19421_ld591, int lp_in0_1_buf44_to_gp_19421_ld590, int dynamic_address) {
  lp_in0_1_buf44_FIFO_buf589.lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_500_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_112.push(lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_500);
}

inline void lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_501_write(hw_uint<32> & lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_501, lp_in0_1_buf44_FIFO_buf589_cache& lp_in0_1_buf44_FIFO_buf589, int root, int lp_in0_1_buf44_to_gp_19421_ld591, int lp_in0_1_buf44_to_gp_19421_ld590, int dynamic_address) {
  lp_in0_1_buf44_FIFO_buf589.lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_501_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_114.push(lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_501);
}

inline void lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_502_write(hw_uint<32> & lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_502, lp_in0_1_buf44_FIFO_buf589_cache& lp_in0_1_buf44_FIFO_buf589, int root, int lp_in0_1_buf44_to_gp_19421_ld591, int lp_in0_1_buf44_to_gp_19421_ld590, int dynamic_address) {
  lp_in0_1_buf44_FIFO_buf589.lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_502_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_116.push(lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_502);
}

inline hw_uint<32>  lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_110_select(lp_in0_1_buf44_FIFO_buf589_cache& lp_in0_1_buf44_FIFO_buf589, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_110 read pattern: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in0_1_buf44_FIFO_buf589[3 + 4pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 255 }
  // Read schedule : { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 86] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in0_1_buf44_to_gp_19421_ld590_merged1844[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 84] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_499 = lp_in0_1_buf44_FIFO_buf589.lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_499_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_110.peek(/* one reader or all rams */ 0);
  return value_lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_499;
  return 0;
}

inline hw_uint<32>  lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_112_select(lp_in0_1_buf44_FIFO_buf589_cache& lp_in0_1_buf44_FIFO_buf589, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_112 read pattern: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in0_1_buf44_FIFO_buf589[2 + 4pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 255 }
  // Read schedule : { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 86] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in0_1_buf44_to_gp_19421_ld590_merged1844[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 84] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_500 = lp_in0_1_buf44_FIFO_buf589.lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_500_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_112.peek(/* one reader or all rams */ 0);
  return value_lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_500;
  return 0;
}

inline hw_uint<32>  lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_114_select(lp_in0_1_buf44_FIFO_buf589_cache& lp_in0_1_buf44_FIFO_buf589, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_114 read pattern: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in0_1_buf44_FIFO_buf589[1 + 4pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 255 }
  // Read schedule : { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 86] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in0_1_buf44_to_gp_19421_ld590_merged1844[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 84] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_501 = lp_in0_1_buf44_FIFO_buf589.lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_501_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_114.peek(/* one reader or all rams */ 0);
  return value_lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_501;
  return 0;
}

inline hw_uint<32>  lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_116_select(lp_in0_1_buf44_FIFO_buf589_cache& lp_in0_1_buf44_FIFO_buf589, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_116 read pattern: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in0_1_buf44_FIFO_buf589[4pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 255 }
  // Read schedule : { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 86] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in0_1_buf44_to_gp_19421_ld590_merged1844[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 84] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_502 = lp_in0_1_buf44_FIFO_buf589.lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_502_to_lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_116.peek(/* one reader or all rams */ 0);
  return value_lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_502;
  return 0;
}

// # of bundles = 2
// lp_in0_1_buf44_to_gp_19421_ld590_merged1844_write
//	lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_499
//	lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_500
//	lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_501
//	lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_502
inline void lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_write_bundle_write(hw_uint<128>& lp_in0_1_buf44_to_gp_19421_ld590_merged1844_write, lp_in0_1_buf44_FIFO_buf589_cache& lp_in0_1_buf44_FIFO_buf589, int root, int lp_in0_1_buf44_to_gp_19421_ld591, int lp_in0_1_buf44_to_gp_19421_ld590, int dynamic_address) {
	hw_uint<32>  lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_499_res = lp_in0_1_buf44_to_gp_19421_ld590_merged1844_write.extract<0, 31>();
	lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_499_write(lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_499_res, lp_in0_1_buf44_FIFO_buf589, root, lp_in0_1_buf44_to_gp_19421_ld591, lp_in0_1_buf44_to_gp_19421_ld590, dynamic_address);
	hw_uint<32>  lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_500_res = lp_in0_1_buf44_to_gp_19421_ld590_merged1844_write.extract<32, 63>();
	lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_500_write(lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_500_res, lp_in0_1_buf44_FIFO_buf589, root, lp_in0_1_buf44_to_gp_19421_ld591, lp_in0_1_buf44_to_gp_19421_ld590, dynamic_address);
	hw_uint<32>  lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_501_res = lp_in0_1_buf44_to_gp_19421_ld590_merged1844_write.extract<64, 95>();
	lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_501_write(lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_501_res, lp_in0_1_buf44_FIFO_buf589, root, lp_in0_1_buf44_to_gp_19421_ld591, lp_in0_1_buf44_to_gp_19421_ld590, dynamic_address);
	hw_uint<32>  lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_502_res = lp_in0_1_buf44_to_gp_19421_ld590_merged1844_write.extract<96, 127>();
	lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_502_write(lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_502_res, lp_in0_1_buf44_FIFO_buf589, root, lp_in0_1_buf44_to_gp_19421_ld591, lp_in0_1_buf44_to_gp_19421_ld590, dynamic_address);
}

// pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_read
//	lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_110
//	lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_112
//	lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_114
//	lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_116
inline hw_uint<128> lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_read_bundle_read(lp_in0_1_buf44_FIFO_buf589_cache& lp_in0_1_buf44_FIFO_buf589, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
  // # of ports in bundle: 4
    // lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_110
    // lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_112
    // lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_114
    // lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_116

	hw_uint<128> result;
	hw_uint<32>  lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_110_res = lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_110_select(lp_in0_1_buf44_FIFO_buf589, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	set_at<0, 128>(result, lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_110_res);
	hw_uint<32>  lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_112_res = lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_112_select(lp_in0_1_buf44_FIFO_buf589, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	set_at<32, 128>(result, lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_112_res);
	hw_uint<32>  lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_114_res = lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_114_select(lp_in0_1_buf44_FIFO_buf589, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	set_at<64, 128>(result, lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_114_res);
	hw_uint<32>  lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_116_res = lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_116_select(lp_in0_1_buf44_FIFO_buf589, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	set_at<96, 128>(result, lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_116_res);
	return result;
}

struct lp_in0_2_buf36_lp_in0_238_merged1746_493_to_lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged1800_491_cache {
	// RAM Box: {[1, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_2_buf36_lp_in0_238_merged1746_494_to_lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged1800_492_cache {
	// RAM Box: {[0, 510], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_2_buf36_cache {
  // Reader addrs...
    // { lp_in0_2_buf36_ld426_merged1800[root = 0, lp_in0_2_buf36_ld427, lp_in0_2_buf36_ld426] -> lp_in0_2_buf36[1 + 2lp_in0_2_buf36_ld426, lp_in0_2_buf36_ld427] : 0 <= lp_in0_2_buf36_ld427 <= 511 and 0 <= lp_in0_2_buf36_ld426 <= 255 }
    // { lp_in0_2_buf36_ld426_merged1800[root = 0, lp_in0_2_buf36_ld427, lp_in0_2_buf36_ld426] -> lp_in0_2_buf36[2lp_in0_2_buf36_ld426, lp_in0_2_buf36_ld427] : 0 <= lp_in0_2_buf36_ld427 <= 511 and 0 <= lp_in0_2_buf36_ld426 <= 255 }
  // # of banks: 2
  lp_in0_2_buf36_lp_in0_238_merged1746_493_to_lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged1800_491_cache lp_in0_2_buf36_lp_in0_238_merged1746_493_to_lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged1800_491;
  lp_in0_2_buf36_lp_in0_238_merged1746_494_to_lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged1800_492_cache lp_in0_2_buf36_lp_in0_238_merged1746_494_to_lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged1800_492;
};



inline void lp_in0_2_buf36_lp_in0_238_merged1746_493_write(hw_uint<32> & lp_in0_2_buf36_lp_in0_238_merged1746_493, lp_in0_2_buf36_cache& lp_in0_2_buf36, int root, int lp_in0_237, int lp_in0_238, int dynamic_address) {
  lp_in0_2_buf36.lp_in0_2_buf36_lp_in0_238_merged1746_493_to_lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged1800_491.push(lp_in0_2_buf36_lp_in0_238_merged1746_493);
}

inline void lp_in0_2_buf36_lp_in0_238_merged1746_494_write(hw_uint<32> & lp_in0_2_buf36_lp_in0_238_merged1746_494, lp_in0_2_buf36_cache& lp_in0_2_buf36, int root, int lp_in0_237, int lp_in0_238, int dynamic_address) {
  lp_in0_2_buf36.lp_in0_2_buf36_lp_in0_238_merged1746_494_to_lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged1800_492.push(lp_in0_2_buf36_lp_in0_238_merged1746_494);
}

inline hw_uint<32>  lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged1800_491_select(lp_in0_2_buf36_cache& lp_in0_2_buf36, int root, int lp_in0_2_buf36_ld427, int lp_in0_2_buf36_ld426, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged1800_491 read pattern: { lp_in0_2_buf36_ld426_merged1800[root = 0, lp_in0_2_buf36_ld427, lp_in0_2_buf36_ld426] -> lp_in0_2_buf36[1 + 2lp_in0_2_buf36_ld426, lp_in0_2_buf36_ld427] : 0 <= lp_in0_2_buf36_ld427 <= 511 and 0 <= lp_in0_2_buf36_ld426 <= 255 }
  // Read schedule : { lp_in0_2_buf36_ld426_merged1800[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 87] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in0_238_merged1746[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 80] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_lp_in0_2_buf36_lp_in0_238_merged1746_493 = lp_in0_2_buf36.lp_in0_2_buf36_lp_in0_238_merged1746_493_to_lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged1800_491.peek(/* one reader or all rams */ 0);
  return value_lp_in0_2_buf36_lp_in0_238_merged1746_493;
  return 0;
}

inline hw_uint<32>  lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged1800_492_select(lp_in0_2_buf36_cache& lp_in0_2_buf36, int root, int lp_in0_2_buf36_ld427, int lp_in0_2_buf36_ld426, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged1800_492 read pattern: { lp_in0_2_buf36_ld426_merged1800[root = 0, lp_in0_2_buf36_ld427, lp_in0_2_buf36_ld426] -> lp_in0_2_buf36[2lp_in0_2_buf36_ld426, lp_in0_2_buf36_ld427] : 0 <= lp_in0_2_buf36_ld427 <= 511 and 0 <= lp_in0_2_buf36_ld426 <= 255 }
  // Read schedule : { lp_in0_2_buf36_ld426_merged1800[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 87] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in0_238_merged1746[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 80] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_lp_in0_2_buf36_lp_in0_238_merged1746_494 = lp_in0_2_buf36.lp_in0_2_buf36_lp_in0_238_merged1746_494_to_lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged1800_492.peek(/* one reader or all rams */ 0);
  return value_lp_in0_2_buf36_lp_in0_238_merged1746_494;
  return 0;
}

// # of bundles = 2
// lp_in0_238_merged1746_write
//	lp_in0_2_buf36_lp_in0_238_merged1746_493
//	lp_in0_2_buf36_lp_in0_238_merged1746_494
inline void lp_in0_2_buf36_lp_in0_238_merged1746_write_bundle_write(hw_uint<64>& lp_in0_238_merged1746_write, lp_in0_2_buf36_cache& lp_in0_2_buf36, int root, int lp_in0_237, int lp_in0_238, int dynamic_address) {
	hw_uint<32>  lp_in0_2_buf36_lp_in0_238_merged1746_493_res = lp_in0_238_merged1746_write.extract<0, 31>();
	lp_in0_2_buf36_lp_in0_238_merged1746_493_write(lp_in0_2_buf36_lp_in0_238_merged1746_493_res, lp_in0_2_buf36, root, lp_in0_237, lp_in0_238, dynamic_address);
	hw_uint<32>  lp_in0_2_buf36_lp_in0_238_merged1746_494_res = lp_in0_238_merged1746_write.extract<32, 63>();
	lp_in0_2_buf36_lp_in0_238_merged1746_494_write(lp_in0_2_buf36_lp_in0_238_merged1746_494_res, lp_in0_2_buf36, root, lp_in0_237, lp_in0_238, dynamic_address);
}

// lp_in0_2_buf36_ld426_merged1800_read
//	lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged1800_491
//	lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged1800_492
inline hw_uint<64> lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged1800_read_bundle_read(lp_in0_2_buf36_cache& lp_in0_2_buf36, int root, int lp_in0_2_buf36_ld427, int lp_in0_2_buf36_ld426, int dynamic_address) {
  // # of ports in bundle: 2
    // lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged1800_491
    // lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged1800_492

	hw_uint<64> result;
	hw_uint<32>  lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged1800_491_res = lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged1800_491_select(lp_in0_2_buf36, root, lp_in0_2_buf36_ld427, lp_in0_2_buf36_ld426, dynamic_address);
	set_at<0, 64>(result, lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged1800_491_res);
	hw_uint<32>  lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged1800_492_res = lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged1800_492_select(lp_in0_2_buf36, root, lp_in0_2_buf36_ld427, lp_in0_2_buf36_ld426, dynamic_address);
	set_at<32, 64>(result, lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged1800_492_res);
	return result;
}

struct lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged1838_485_to_lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_102_cache {
	// RAM Box: {[1, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged1838_486_to_lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_104_cache {
	// RAM Box: {[0, 510], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in0_2_buf36_FIFO_buf593_cache {
  // Reader addrs...
    // { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769[root = 0, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114] -> lp_in0_2_buf36_FIFO_buf593[1 + 2pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113] : 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113 <= 511 and 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114 <= 255 }
    // { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769[root = 0, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114] -> lp_in0_2_buf36_FIFO_buf593[2pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113] : 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113 <= 511 and 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114 <= 255 }
  // # of banks: 2
  lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged1838_485_to_lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_102_cache lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged1838_485_to_lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_102;
  lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged1838_486_to_lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_104_cache lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged1838_486_to_lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_104;
};



inline void lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged1838_485_write(hw_uint<32> & lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged1838_485, lp_in0_2_buf36_FIFO_buf593_cache& lp_in0_2_buf36_FIFO_buf593, int root, int lp_in0_2_buf36_to_gp_20425_ld595, int lp_in0_2_buf36_to_gp_20425_ld594, int dynamic_address) {
  lp_in0_2_buf36_FIFO_buf593.lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged1838_485_to_lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_102.push(lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged1838_485);
}

inline void lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged1838_486_write(hw_uint<32> & lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged1838_486, lp_in0_2_buf36_FIFO_buf593_cache& lp_in0_2_buf36_FIFO_buf593, int root, int lp_in0_2_buf36_to_gp_20425_ld595, int lp_in0_2_buf36_to_gp_20425_ld594, int dynamic_address) {
  lp_in0_2_buf36_FIFO_buf593.lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged1838_486_to_lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_104.push(lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged1838_486);
}

inline hw_uint<32>  lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_102_select(lp_in0_2_buf36_FIFO_buf593_cache& lp_in0_2_buf36_FIFO_buf593, int root, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_102 read pattern: { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769[root = 0, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114] -> lp_in0_2_buf36_FIFO_buf593[1 + 2pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113] : 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113 <= 511 and 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114 <= 255 }
  // Read schedule : { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 96] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in0_2_buf36_to_gp_20425_ld594_merged1838[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 93] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged1838_485 = lp_in0_2_buf36_FIFO_buf593.lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged1838_485_to_lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_102.peek(/* one reader or all rams */ 0);
  return value_lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged1838_485;
  return 0;
}

inline hw_uint<32>  lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_104_select(lp_in0_2_buf36_FIFO_buf593_cache& lp_in0_2_buf36_FIFO_buf593, int root, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_104 read pattern: { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769[root = 0, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114] -> lp_in0_2_buf36_FIFO_buf593[2pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113] : 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113 <= 511 and 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114 <= 255 }
  // Read schedule : { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 96] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in0_2_buf36_to_gp_20425_ld594_merged1838[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 93] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged1838_486 = lp_in0_2_buf36_FIFO_buf593.lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged1838_486_to_lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_104.peek(/* one reader or all rams */ 0);
  return value_lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged1838_486;
  return 0;
}

// # of bundles = 2
// lp_in0_2_buf36_to_gp_20425_ld594_merged1838_write
//	lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged1838_485
//	lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged1838_486
inline void lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged1838_write_bundle_write(hw_uint<64>& lp_in0_2_buf36_to_gp_20425_ld594_merged1838_write, lp_in0_2_buf36_FIFO_buf593_cache& lp_in0_2_buf36_FIFO_buf593, int root, int lp_in0_2_buf36_to_gp_20425_ld595, int lp_in0_2_buf36_to_gp_20425_ld594, int dynamic_address) {
	hw_uint<32>  lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged1838_485_res = lp_in0_2_buf36_to_gp_20425_ld594_merged1838_write.extract<0, 31>();
	lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged1838_485_write(lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged1838_485_res, lp_in0_2_buf36_FIFO_buf593, root, lp_in0_2_buf36_to_gp_20425_ld595, lp_in0_2_buf36_to_gp_20425_ld594, dynamic_address);
	hw_uint<32>  lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged1838_486_res = lp_in0_2_buf36_to_gp_20425_ld594_merged1838_write.extract<32, 63>();
	lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged1838_486_write(lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged1838_486_res, lp_in0_2_buf36_FIFO_buf593, root, lp_in0_2_buf36_to_gp_20425_ld595, lp_in0_2_buf36_to_gp_20425_ld594, dynamic_address);
}

// pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_read
//	lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_102
//	lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_104
inline hw_uint<64> lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_read_bundle_read(lp_in0_2_buf36_FIFO_buf593_cache& lp_in0_2_buf36_FIFO_buf593, int root, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, int dynamic_address) {
  // # of ports in bundle: 2
    // lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_102
    // lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_104

	hw_uint<64> result;
	hw_uint<32>  lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_102_res = lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_102_select(lp_in0_2_buf36_FIFO_buf593, root, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, dynamic_address);
	set_at<0, 64>(result, lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_102_res);
	hw_uint<32>  lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_104_res = lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_104_select(lp_in0_2_buf36_FIFO_buf593, root, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, dynamic_address);
	set_at<32, 64>(result, lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_104_res);
	return result;
}

struct lp_in1_0_buf100_lp_in1_0102_merged1777_461_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_453_cache {
	// RAM Box: {[7, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_lp_in1_0102_merged1777_462_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_454_cache {
	// RAM Box: {[6, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_lp_in1_0102_merged1777_463_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_455_cache {
	// RAM Box: {[5, 2045], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_lp_in1_0102_merged1777_464_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_456_cache {
	// RAM Box: {[4, 2044], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_lp_in1_0102_merged1777_465_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_457_cache {
	// RAM Box: {[3, 2043], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_lp_in1_0102_merged1777_466_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_458_cache {
	// RAM Box: {[2, 2042], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_lp_in1_0102_merged1777_467_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_459_cache {
	// RAM Box: {[1, 2041], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_lp_in1_0102_merged1777_468_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_460_cache {
	// RAM Box: {[0, 2040], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_cache {
  // Reader addrs...
    // { lp_in1_0_buf100_ld430_merged1824[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[7 + 8lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 255 }
    // { lp_in1_0_buf100_ld430_merged1824[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[6 + 8lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 255 }
    // { lp_in1_0_buf100_ld430_merged1824[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[5 + 8lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 255 }
    // { lp_in1_0_buf100_ld430_merged1824[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[4 + 8lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 255 }
    // { lp_in1_0_buf100_ld430_merged1824[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[3 + 8lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 255 }
    // { lp_in1_0_buf100_ld430_merged1824[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[2 + 8lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 255 }
    // { lp_in1_0_buf100_ld430_merged1824[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[1 + 8lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 255 }
    // { lp_in1_0_buf100_ld430_merged1824[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[8lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 255 }
  // # of banks: 8
  lp_in1_0_buf100_lp_in1_0102_merged1777_461_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_453_cache lp_in1_0_buf100_lp_in1_0102_merged1777_461_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_453;
  lp_in1_0_buf100_lp_in1_0102_merged1777_462_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_454_cache lp_in1_0_buf100_lp_in1_0102_merged1777_462_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_454;
  lp_in1_0_buf100_lp_in1_0102_merged1777_463_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_455_cache lp_in1_0_buf100_lp_in1_0102_merged1777_463_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_455;
  lp_in1_0_buf100_lp_in1_0102_merged1777_464_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_456_cache lp_in1_0_buf100_lp_in1_0102_merged1777_464_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_456;
  lp_in1_0_buf100_lp_in1_0102_merged1777_465_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_457_cache lp_in1_0_buf100_lp_in1_0102_merged1777_465_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_457;
  lp_in1_0_buf100_lp_in1_0102_merged1777_466_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_458_cache lp_in1_0_buf100_lp_in1_0102_merged1777_466_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_458;
  lp_in1_0_buf100_lp_in1_0102_merged1777_467_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_459_cache lp_in1_0_buf100_lp_in1_0102_merged1777_467_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_459;
  lp_in1_0_buf100_lp_in1_0102_merged1777_468_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_460_cache lp_in1_0_buf100_lp_in1_0102_merged1777_468_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_460;
};



inline void lp_in1_0_buf100_lp_in1_0102_merged1777_461_write(hw_uint<32> & lp_in1_0_buf100_lp_in1_0102_merged1777_461, lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged1777_461_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_453.push(lp_in1_0_buf100_lp_in1_0102_merged1777_461);
}

inline void lp_in1_0_buf100_lp_in1_0102_merged1777_462_write(hw_uint<32> & lp_in1_0_buf100_lp_in1_0102_merged1777_462, lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged1777_462_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_454.push(lp_in1_0_buf100_lp_in1_0102_merged1777_462);
}

inline void lp_in1_0_buf100_lp_in1_0102_merged1777_463_write(hw_uint<32> & lp_in1_0_buf100_lp_in1_0102_merged1777_463, lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged1777_463_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_455.push(lp_in1_0_buf100_lp_in1_0102_merged1777_463);
}

inline void lp_in1_0_buf100_lp_in1_0102_merged1777_464_write(hw_uint<32> & lp_in1_0_buf100_lp_in1_0102_merged1777_464, lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged1777_464_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_456.push(lp_in1_0_buf100_lp_in1_0102_merged1777_464);
}

inline void lp_in1_0_buf100_lp_in1_0102_merged1777_465_write(hw_uint<32> & lp_in1_0_buf100_lp_in1_0102_merged1777_465, lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged1777_465_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_457.push(lp_in1_0_buf100_lp_in1_0102_merged1777_465);
}

inline void lp_in1_0_buf100_lp_in1_0102_merged1777_466_write(hw_uint<32> & lp_in1_0_buf100_lp_in1_0102_merged1777_466, lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged1777_466_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_458.push(lp_in1_0_buf100_lp_in1_0102_merged1777_466);
}

inline void lp_in1_0_buf100_lp_in1_0102_merged1777_467_write(hw_uint<32> & lp_in1_0_buf100_lp_in1_0102_merged1777_467, lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged1777_467_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_459.push(lp_in1_0_buf100_lp_in1_0102_merged1777_467);
}

inline void lp_in1_0_buf100_lp_in1_0102_merged1777_468_write(hw_uint<32> & lp_in1_0_buf100_lp_in1_0102_merged1777_468, lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
  lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged1777_468_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_460.push(lp_in1_0_buf100_lp_in1_0102_merged1777_468);
}

inline hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_453_select(lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0_buf100_ld431, int lp_in1_0_buf100_ld430, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_453 read pattern: { lp_in1_0_buf100_ld430_merged1824[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[7 + 8lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 255 }
  // Read schedule : { lp_in1_0_buf100_ld430_merged1824[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 33] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in1_0102_merged1777[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in1_0_buf100_lp_in1_0102_merged1777_461 = lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged1777_461_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_453.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_lp_in1_0102_merged1777_461;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_454_select(lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0_buf100_ld431, int lp_in1_0_buf100_ld430, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_454 read pattern: { lp_in1_0_buf100_ld430_merged1824[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[6 + 8lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 255 }
  // Read schedule : { lp_in1_0_buf100_ld430_merged1824[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 33] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in1_0102_merged1777[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in1_0_buf100_lp_in1_0102_merged1777_462 = lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged1777_462_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_454.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_lp_in1_0102_merged1777_462;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_455_select(lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0_buf100_ld431, int lp_in1_0_buf100_ld430, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_455 read pattern: { lp_in1_0_buf100_ld430_merged1824[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[5 + 8lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 255 }
  // Read schedule : { lp_in1_0_buf100_ld430_merged1824[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 33] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in1_0102_merged1777[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in1_0_buf100_lp_in1_0102_merged1777_463 = lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged1777_463_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_455.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_lp_in1_0102_merged1777_463;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_456_select(lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0_buf100_ld431, int lp_in1_0_buf100_ld430, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_456 read pattern: { lp_in1_0_buf100_ld430_merged1824[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[4 + 8lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 255 }
  // Read schedule : { lp_in1_0_buf100_ld430_merged1824[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 33] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in1_0102_merged1777[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in1_0_buf100_lp_in1_0102_merged1777_464 = lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged1777_464_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_456.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_lp_in1_0102_merged1777_464;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_457_select(lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0_buf100_ld431, int lp_in1_0_buf100_ld430, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_457 read pattern: { lp_in1_0_buf100_ld430_merged1824[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[3 + 8lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 255 }
  // Read schedule : { lp_in1_0_buf100_ld430_merged1824[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 33] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in1_0102_merged1777[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in1_0_buf100_lp_in1_0102_merged1777_465 = lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged1777_465_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_457.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_lp_in1_0102_merged1777_465;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_458_select(lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0_buf100_ld431, int lp_in1_0_buf100_ld430, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_458 read pattern: { lp_in1_0_buf100_ld430_merged1824[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[2 + 8lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 255 }
  // Read schedule : { lp_in1_0_buf100_ld430_merged1824[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 33] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in1_0102_merged1777[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in1_0_buf100_lp_in1_0102_merged1777_466 = lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged1777_466_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_458.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_lp_in1_0102_merged1777_466;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_459_select(lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0_buf100_ld431, int lp_in1_0_buf100_ld430, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_459 read pattern: { lp_in1_0_buf100_ld430_merged1824[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[1 + 8lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 255 }
  // Read schedule : { lp_in1_0_buf100_ld430_merged1824[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 33] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in1_0102_merged1777[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in1_0_buf100_lp_in1_0102_merged1777_467 = lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged1777_467_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_459.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_lp_in1_0102_merged1777_467;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_460_select(lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0_buf100_ld431, int lp_in1_0_buf100_ld430, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_460 read pattern: { lp_in1_0_buf100_ld430_merged1824[root = 0, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430] -> lp_in1_0_buf100[8lp_in1_0_buf100_ld430, lp_in1_0_buf100_ld431] : 0 <= lp_in1_0_buf100_ld431 <= 2047 and 0 <= lp_in1_0_buf100_ld430 <= 255 }
  // Read schedule : { lp_in1_0_buf100_ld430_merged1824[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 33] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in1_0102_merged1777[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in1_0_buf100_lp_in1_0102_merged1777_468 = lp_in1_0_buf100.lp_in1_0_buf100_lp_in1_0102_merged1777_468_to_lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_460.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_lp_in1_0102_merged1777_468;
  return 0;
}

// # of bundles = 2
// lp_in1_0102_merged1777_write
//	lp_in1_0_buf100_lp_in1_0102_merged1777_461
//	lp_in1_0_buf100_lp_in1_0102_merged1777_462
//	lp_in1_0_buf100_lp_in1_0102_merged1777_463
//	lp_in1_0_buf100_lp_in1_0102_merged1777_464
//	lp_in1_0_buf100_lp_in1_0102_merged1777_465
//	lp_in1_0_buf100_lp_in1_0102_merged1777_466
//	lp_in1_0_buf100_lp_in1_0102_merged1777_467
//	lp_in1_0_buf100_lp_in1_0102_merged1777_468
inline void lp_in1_0_buf100_lp_in1_0102_merged1777_write_bundle_write(hw_uint<256>& lp_in1_0102_merged1777_write, lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0101, int lp_in1_0102, int dynamic_address) {
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0102_merged1777_461_res = lp_in1_0102_merged1777_write.extract<0, 31>();
	lp_in1_0_buf100_lp_in1_0102_merged1777_461_write(lp_in1_0_buf100_lp_in1_0102_merged1777_461_res, lp_in1_0_buf100, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0102_merged1777_462_res = lp_in1_0102_merged1777_write.extract<32, 63>();
	lp_in1_0_buf100_lp_in1_0102_merged1777_462_write(lp_in1_0_buf100_lp_in1_0102_merged1777_462_res, lp_in1_0_buf100, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0102_merged1777_463_res = lp_in1_0102_merged1777_write.extract<64, 95>();
	lp_in1_0_buf100_lp_in1_0102_merged1777_463_write(lp_in1_0_buf100_lp_in1_0102_merged1777_463_res, lp_in1_0_buf100, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0102_merged1777_464_res = lp_in1_0102_merged1777_write.extract<96, 127>();
	lp_in1_0_buf100_lp_in1_0102_merged1777_464_write(lp_in1_0_buf100_lp_in1_0102_merged1777_464_res, lp_in1_0_buf100, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0102_merged1777_465_res = lp_in1_0102_merged1777_write.extract<128, 159>();
	lp_in1_0_buf100_lp_in1_0102_merged1777_465_write(lp_in1_0_buf100_lp_in1_0102_merged1777_465_res, lp_in1_0_buf100, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0102_merged1777_466_res = lp_in1_0102_merged1777_write.extract<160, 191>();
	lp_in1_0_buf100_lp_in1_0102_merged1777_466_write(lp_in1_0_buf100_lp_in1_0102_merged1777_466_res, lp_in1_0_buf100, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0102_merged1777_467_res = lp_in1_0102_merged1777_write.extract<192, 223>();
	lp_in1_0_buf100_lp_in1_0102_merged1777_467_write(lp_in1_0_buf100_lp_in1_0102_merged1777_467_res, lp_in1_0_buf100, root, lp_in1_0101, lp_in1_0102, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0102_merged1777_468_res = lp_in1_0102_merged1777_write.extract<224, 255>();
	lp_in1_0_buf100_lp_in1_0102_merged1777_468_write(lp_in1_0_buf100_lp_in1_0102_merged1777_468_res, lp_in1_0_buf100, root, lp_in1_0101, lp_in1_0102, dynamic_address);
}

// lp_in1_0_buf100_ld430_merged1824_read
//	lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_453
//	lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_454
//	lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_455
//	lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_456
//	lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_457
//	lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_458
//	lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_459
//	lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_460
inline hw_uint<256> lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_read_bundle_read(lp_in1_0_buf100_cache& lp_in1_0_buf100, int root, int lp_in1_0_buf100_ld431, int lp_in1_0_buf100_ld430, int dynamic_address) {
  // # of ports in bundle: 8
    // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_453
    // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_454
    // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_455
    // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_456
    // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_457
    // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_458
    // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_459
    // lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_460

	hw_uint<256> result;
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_453_res = lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_453_select(lp_in1_0_buf100, root, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430, dynamic_address);
	set_at<0, 256>(result, lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_453_res);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_454_res = lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_454_select(lp_in1_0_buf100, root, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430, dynamic_address);
	set_at<32, 256>(result, lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_454_res);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_455_res = lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_455_select(lp_in1_0_buf100, root, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430, dynamic_address);
	set_at<64, 256>(result, lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_455_res);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_456_res = lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_456_select(lp_in1_0_buf100, root, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430, dynamic_address);
	set_at<96, 256>(result, lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_456_res);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_457_res = lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_457_select(lp_in1_0_buf100, root, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430, dynamic_address);
	set_at<128, 256>(result, lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_457_res);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_458_res = lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_458_select(lp_in1_0_buf100, root, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430, dynamic_address);
	set_at<160, 256>(result, lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_458_res);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_459_res = lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_459_select(lp_in1_0_buf100, root, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430, dynamic_address);
	set_at<192, 256>(result, lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_459_res);
	hw_uint<32>  lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_460_res = lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_460_select(lp_in1_0_buf100, root, lp_in1_0_buf100_ld431, lp_in1_0_buf100_ld430, dynamic_address);
	set_at<224, 256>(result, lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_460_res);
	return result;
}

struct lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_429_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_127_cache {
	// RAM Box: {[7, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_430_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_129_cache {
	// RAM Box: {[6, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_431_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_131_cache {
	// RAM Box: {[5, 2045], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_432_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_133_cache {
	// RAM Box: {[4, 2044], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_433_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_135_cache {
	// RAM Box: {[3, 2043], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_434_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_137_cache {
	// RAM Box: {[2, 2042], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_435_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_139_cache {
	// RAM Box: {[1, 2041], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_436_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_141_cache {
	// RAM Box: {[0, 2040], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_0_buf100_FIFO_buf597_cache {
  // Reader addrs...
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[7 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[6 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[5 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[4 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[3 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[2 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[1 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
    // { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
  // # of banks: 8
  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_429_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_127_cache lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_429_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_127;
  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_430_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_129_cache lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_430_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_129;
  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_431_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_131_cache lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_431_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_131;
  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_432_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_133_cache lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_432_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_133;
  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_433_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_135_cache lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_433_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_135;
  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_434_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_137_cache lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_434_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_137;
  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_435_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_139_cache lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_435_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_139;
  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_436_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_141_cache lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_436_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_141;
};



inline void lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_429_write(hw_uint<32> & lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_429, lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int lp_in1_0_buf100_to_gp_18429_ld599, int lp_in1_0_buf100_to_gp_18429_ld598, int dynamic_address) {
  lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_429_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_127.push(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_429);
}

inline void lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_430_write(hw_uint<32> & lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_430, lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int lp_in1_0_buf100_to_gp_18429_ld599, int lp_in1_0_buf100_to_gp_18429_ld598, int dynamic_address) {
  lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_430_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_129.push(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_430);
}

inline void lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_431_write(hw_uint<32> & lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_431, lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int lp_in1_0_buf100_to_gp_18429_ld599, int lp_in1_0_buf100_to_gp_18429_ld598, int dynamic_address) {
  lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_431_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_131.push(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_431);
}

inline void lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_432_write(hw_uint<32> & lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_432, lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int lp_in1_0_buf100_to_gp_18429_ld599, int lp_in1_0_buf100_to_gp_18429_ld598, int dynamic_address) {
  lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_432_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_133.push(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_432);
}

inline void lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_433_write(hw_uint<32> & lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_433, lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int lp_in1_0_buf100_to_gp_18429_ld599, int lp_in1_0_buf100_to_gp_18429_ld598, int dynamic_address) {
  lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_433_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_135.push(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_433);
}

inline void lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_434_write(hw_uint<32> & lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_434, lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int lp_in1_0_buf100_to_gp_18429_ld599, int lp_in1_0_buf100_to_gp_18429_ld598, int dynamic_address) {
  lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_434_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_137.push(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_434);
}

inline void lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_435_write(hw_uint<32> & lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_435, lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int lp_in1_0_buf100_to_gp_18429_ld599, int lp_in1_0_buf100_to_gp_18429_ld598, int dynamic_address) {
  lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_435_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_139.push(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_435);
}

inline void lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_436_write(hw_uint<32> & lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_436, lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int lp_in1_0_buf100_to_gp_18429_ld599, int lp_in1_0_buf100_to_gp_18429_ld598, int dynamic_address) {
  lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_436_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_141.push(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_436);
}

inline hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_127_select(lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_127 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[7 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 75] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in1_0_buf100_to_gp_18429_ld598_merged1834[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 40] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_429 = lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_429_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_127.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_429;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_129_select(lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_129 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[6 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 75] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in1_0_buf100_to_gp_18429_ld598_merged1834[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 40] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_430 = lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_430_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_129.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_430;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_131_select(lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_131 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[5 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 75] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in1_0_buf100_to_gp_18429_ld598_merged1834[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 40] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_431 = lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_431_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_131.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_431;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_133_select(lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_133 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[4 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 75] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in1_0_buf100_to_gp_18429_ld598_merged1834[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 40] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_432 = lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_432_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_133.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_432;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_135_select(lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_135 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[3 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 75] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in1_0_buf100_to_gp_18429_ld598_merged1834[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 40] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_433 = lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_433_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_135.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_433;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_137_select(lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_137 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[2 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 75] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in1_0_buf100_to_gp_18429_ld598_merged1834[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 40] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_434 = lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_434_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_137.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_434;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_139_select(lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_139 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[1 + 8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 75] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in1_0_buf100_to_gp_18429_ld598_merged1834[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 40] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_435 = lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_435_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_139.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_435;
  return 0;
}

inline hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_141_select(lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_141 read pattern: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[root = 0, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106] -> lp_in1_0_buf100_FIFO_buf597[8pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105] : 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105 <= 2047 and 0 <= pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106 <= 255 }
  // Read schedule : { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 75] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in1_0_buf100_to_gp_18429_ld598_merged1834[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 40] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_436 = lp_in1_0_buf100_FIFO_buf597.lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_436_to_lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_141.peek(/* one reader or all rams */ 0);
  return value_lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_436;
  return 0;
}

// # of bundles = 2
// lp_in1_0_buf100_to_gp_18429_ld598_merged1834_write
//	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_429
//	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_430
//	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_431
//	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_432
//	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_433
//	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_434
//	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_435
//	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_436
inline void lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_write_bundle_write(hw_uint<256>& lp_in1_0_buf100_to_gp_18429_ld598_merged1834_write, lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int lp_in1_0_buf100_to_gp_18429_ld599, int lp_in1_0_buf100_to_gp_18429_ld598, int dynamic_address) {
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_429_res = lp_in1_0_buf100_to_gp_18429_ld598_merged1834_write.extract<0, 31>();
	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_429_write(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_429_res, lp_in1_0_buf100_FIFO_buf597, root, lp_in1_0_buf100_to_gp_18429_ld599, lp_in1_0_buf100_to_gp_18429_ld598, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_430_res = lp_in1_0_buf100_to_gp_18429_ld598_merged1834_write.extract<32, 63>();
	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_430_write(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_430_res, lp_in1_0_buf100_FIFO_buf597, root, lp_in1_0_buf100_to_gp_18429_ld599, lp_in1_0_buf100_to_gp_18429_ld598, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_431_res = lp_in1_0_buf100_to_gp_18429_ld598_merged1834_write.extract<64, 95>();
	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_431_write(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_431_res, lp_in1_0_buf100_FIFO_buf597, root, lp_in1_0_buf100_to_gp_18429_ld599, lp_in1_0_buf100_to_gp_18429_ld598, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_432_res = lp_in1_0_buf100_to_gp_18429_ld598_merged1834_write.extract<96, 127>();
	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_432_write(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_432_res, lp_in1_0_buf100_FIFO_buf597, root, lp_in1_0_buf100_to_gp_18429_ld599, lp_in1_0_buf100_to_gp_18429_ld598, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_433_res = lp_in1_0_buf100_to_gp_18429_ld598_merged1834_write.extract<128, 159>();
	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_433_write(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_433_res, lp_in1_0_buf100_FIFO_buf597, root, lp_in1_0_buf100_to_gp_18429_ld599, lp_in1_0_buf100_to_gp_18429_ld598, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_434_res = lp_in1_0_buf100_to_gp_18429_ld598_merged1834_write.extract<160, 191>();
	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_434_write(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_434_res, lp_in1_0_buf100_FIFO_buf597, root, lp_in1_0_buf100_to_gp_18429_ld599, lp_in1_0_buf100_to_gp_18429_ld598, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_435_res = lp_in1_0_buf100_to_gp_18429_ld598_merged1834_write.extract<192, 223>();
	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_435_write(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_435_res, lp_in1_0_buf100_FIFO_buf597, root, lp_in1_0_buf100_to_gp_18429_ld599, lp_in1_0_buf100_to_gp_18429_ld598, dynamic_address);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_436_res = lp_in1_0_buf100_to_gp_18429_ld598_merged1834_write.extract<224, 255>();
	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_436_write(lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_436_res, lp_in1_0_buf100_FIFO_buf597, root, lp_in1_0_buf100_to_gp_18429_ld599, lp_in1_0_buf100_to_gp_18429_ld598, dynamic_address);
}

// pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_read
//	lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_127
//	lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_129
//	lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_131
//	lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_133
//	lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_135
//	lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_137
//	lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_139
//	lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_141
inline hw_uint<256> lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_read_bundle_read(lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  // # of ports in bundle: 8
    // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_127
    // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_129
    // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_131
    // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_133
    // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_135
    // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_137
    // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_139
    // lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_141

	hw_uint<256> result;
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_127_res = lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_127_select(lp_in1_0_buf100_FIFO_buf597, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<0, 256>(result, lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_127_res);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_129_res = lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_129_select(lp_in1_0_buf100_FIFO_buf597, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<32, 256>(result, lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_129_res);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_131_res = lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_131_select(lp_in1_0_buf100_FIFO_buf597, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<64, 256>(result, lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_131_res);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_133_res = lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_133_select(lp_in1_0_buf100_FIFO_buf597, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<96, 256>(result, lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_133_res);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_135_res = lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_135_select(lp_in1_0_buf100_FIFO_buf597, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<128, 256>(result, lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_135_res);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_137_res = lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_137_select(lp_in1_0_buf100_FIFO_buf597, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<160, 256>(result, lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_137_res);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_139_res = lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_139_select(lp_in1_0_buf100_FIFO_buf597, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<192, 256>(result, lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_139_res);
	hw_uint<32>  lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_141_res = lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_141_select(lp_in1_0_buf100_FIFO_buf597, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	set_at<224, 256>(result, lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_141_res);
	return result;
}

struct lp_in1_1_buf92_lp_in1_194_merged1792_417_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_413_cache {
	// RAM Box: {[3, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_1_buf92_lp_in1_194_merged1792_418_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_414_cache {
	// RAM Box: {[2, 1022], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_1_buf92_lp_in1_194_merged1792_419_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_415_cache {
	// RAM Box: {[1, 1021], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_1_buf92_lp_in1_194_merged1792_420_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_416_cache {
	// RAM Box: {[0, 1020], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_1_buf92_cache {
  // Reader addrs...
    // { lp_in1_1_buf92_ld434_merged1798[root = 0, lp_in1_1_buf92_ld435, lp_in1_1_buf92_ld434] -> lp_in1_1_buf92[3 + 4lp_in1_1_buf92_ld434, lp_in1_1_buf92_ld435] : 0 <= lp_in1_1_buf92_ld435 <= 1023 and 0 <= lp_in1_1_buf92_ld434 <= 255 }
    // { lp_in1_1_buf92_ld434_merged1798[root = 0, lp_in1_1_buf92_ld435, lp_in1_1_buf92_ld434] -> lp_in1_1_buf92[2 + 4lp_in1_1_buf92_ld434, lp_in1_1_buf92_ld435] : 0 <= lp_in1_1_buf92_ld435 <= 1023 and 0 <= lp_in1_1_buf92_ld434 <= 255 }
    // { lp_in1_1_buf92_ld434_merged1798[root = 0, lp_in1_1_buf92_ld435, lp_in1_1_buf92_ld434] -> lp_in1_1_buf92[1 + 4lp_in1_1_buf92_ld434, lp_in1_1_buf92_ld435] : 0 <= lp_in1_1_buf92_ld435 <= 1023 and 0 <= lp_in1_1_buf92_ld434 <= 255 }
    // { lp_in1_1_buf92_ld434_merged1798[root = 0, lp_in1_1_buf92_ld435, lp_in1_1_buf92_ld434] -> lp_in1_1_buf92[4lp_in1_1_buf92_ld434, lp_in1_1_buf92_ld435] : 0 <= lp_in1_1_buf92_ld435 <= 1023 and 0 <= lp_in1_1_buf92_ld434 <= 255 }
  // # of banks: 4
  lp_in1_1_buf92_lp_in1_194_merged1792_417_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_413_cache lp_in1_1_buf92_lp_in1_194_merged1792_417_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_413;
  lp_in1_1_buf92_lp_in1_194_merged1792_418_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_414_cache lp_in1_1_buf92_lp_in1_194_merged1792_418_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_414;
  lp_in1_1_buf92_lp_in1_194_merged1792_419_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_415_cache lp_in1_1_buf92_lp_in1_194_merged1792_419_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_415;
  lp_in1_1_buf92_lp_in1_194_merged1792_420_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_416_cache lp_in1_1_buf92_lp_in1_194_merged1792_420_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_416;
};



inline void lp_in1_1_buf92_lp_in1_194_merged1792_417_write(hw_uint<32> & lp_in1_1_buf92_lp_in1_194_merged1792_417, lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
  lp_in1_1_buf92.lp_in1_1_buf92_lp_in1_194_merged1792_417_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_413.push(lp_in1_1_buf92_lp_in1_194_merged1792_417);
}

inline void lp_in1_1_buf92_lp_in1_194_merged1792_418_write(hw_uint<32> & lp_in1_1_buf92_lp_in1_194_merged1792_418, lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
  lp_in1_1_buf92.lp_in1_1_buf92_lp_in1_194_merged1792_418_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_414.push(lp_in1_1_buf92_lp_in1_194_merged1792_418);
}

inline void lp_in1_1_buf92_lp_in1_194_merged1792_419_write(hw_uint<32> & lp_in1_1_buf92_lp_in1_194_merged1792_419, lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
  lp_in1_1_buf92.lp_in1_1_buf92_lp_in1_194_merged1792_419_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_415.push(lp_in1_1_buf92_lp_in1_194_merged1792_419);
}

inline void lp_in1_1_buf92_lp_in1_194_merged1792_420_write(hw_uint<32> & lp_in1_1_buf92_lp_in1_194_merged1792_420, lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
  lp_in1_1_buf92.lp_in1_1_buf92_lp_in1_194_merged1792_420_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_416.push(lp_in1_1_buf92_lp_in1_194_merged1792_420);
}

inline hw_uint<32>  lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_413_select(lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int lp_in1_1_buf92_ld435, int lp_in1_1_buf92_ld434, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_413 read pattern: { lp_in1_1_buf92_ld434_merged1798[root = 0, lp_in1_1_buf92_ld435, lp_in1_1_buf92_ld434] -> lp_in1_1_buf92[3 + 4lp_in1_1_buf92_ld434, lp_in1_1_buf92_ld435] : 0 <= lp_in1_1_buf92_ld435 <= 1023 and 0 <= lp_in1_1_buf92_ld434 <= 255 }
  // Read schedule : { lp_in1_1_buf92_ld434_merged1798[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 56] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in1_194_merged1792[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 55] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_lp_in1_1_buf92_lp_in1_194_merged1792_417 = lp_in1_1_buf92.lp_in1_1_buf92_lp_in1_194_merged1792_417_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_413.peek(/* one reader or all rams */ 0);
  return value_lp_in1_1_buf92_lp_in1_194_merged1792_417;
  return 0;
}

inline hw_uint<32>  lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_414_select(lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int lp_in1_1_buf92_ld435, int lp_in1_1_buf92_ld434, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_414 read pattern: { lp_in1_1_buf92_ld434_merged1798[root = 0, lp_in1_1_buf92_ld435, lp_in1_1_buf92_ld434] -> lp_in1_1_buf92[2 + 4lp_in1_1_buf92_ld434, lp_in1_1_buf92_ld435] : 0 <= lp_in1_1_buf92_ld435 <= 1023 and 0 <= lp_in1_1_buf92_ld434 <= 255 }
  // Read schedule : { lp_in1_1_buf92_ld434_merged1798[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 56] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in1_194_merged1792[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 55] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_lp_in1_1_buf92_lp_in1_194_merged1792_418 = lp_in1_1_buf92.lp_in1_1_buf92_lp_in1_194_merged1792_418_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_414.peek(/* one reader or all rams */ 0);
  return value_lp_in1_1_buf92_lp_in1_194_merged1792_418;
  return 0;
}

inline hw_uint<32>  lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_415_select(lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int lp_in1_1_buf92_ld435, int lp_in1_1_buf92_ld434, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_415 read pattern: { lp_in1_1_buf92_ld434_merged1798[root = 0, lp_in1_1_buf92_ld435, lp_in1_1_buf92_ld434] -> lp_in1_1_buf92[1 + 4lp_in1_1_buf92_ld434, lp_in1_1_buf92_ld435] : 0 <= lp_in1_1_buf92_ld435 <= 1023 and 0 <= lp_in1_1_buf92_ld434 <= 255 }
  // Read schedule : { lp_in1_1_buf92_ld434_merged1798[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 56] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in1_194_merged1792[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 55] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_lp_in1_1_buf92_lp_in1_194_merged1792_419 = lp_in1_1_buf92.lp_in1_1_buf92_lp_in1_194_merged1792_419_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_415.peek(/* one reader or all rams */ 0);
  return value_lp_in1_1_buf92_lp_in1_194_merged1792_419;
  return 0;
}

inline hw_uint<32>  lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_416_select(lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int lp_in1_1_buf92_ld435, int lp_in1_1_buf92_ld434, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_416 read pattern: { lp_in1_1_buf92_ld434_merged1798[root = 0, lp_in1_1_buf92_ld435, lp_in1_1_buf92_ld434] -> lp_in1_1_buf92[4lp_in1_1_buf92_ld434, lp_in1_1_buf92_ld435] : 0 <= lp_in1_1_buf92_ld435 <= 1023 and 0 <= lp_in1_1_buf92_ld434 <= 255 }
  // Read schedule : { lp_in1_1_buf92_ld434_merged1798[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 56] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in1_194_merged1792[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 55] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_lp_in1_1_buf92_lp_in1_194_merged1792_420 = lp_in1_1_buf92.lp_in1_1_buf92_lp_in1_194_merged1792_420_to_lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_416.peek(/* one reader or all rams */ 0);
  return value_lp_in1_1_buf92_lp_in1_194_merged1792_420;
  return 0;
}

// # of bundles = 2
// lp_in1_194_merged1792_write
//	lp_in1_1_buf92_lp_in1_194_merged1792_417
//	lp_in1_1_buf92_lp_in1_194_merged1792_418
//	lp_in1_1_buf92_lp_in1_194_merged1792_419
//	lp_in1_1_buf92_lp_in1_194_merged1792_420
inline void lp_in1_1_buf92_lp_in1_194_merged1792_write_bundle_write(hw_uint<128>& lp_in1_194_merged1792_write, lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int lp_in1_193, int lp_in1_194, int dynamic_address) {
	hw_uint<32>  lp_in1_1_buf92_lp_in1_194_merged1792_417_res = lp_in1_194_merged1792_write.extract<0, 31>();
	lp_in1_1_buf92_lp_in1_194_merged1792_417_write(lp_in1_1_buf92_lp_in1_194_merged1792_417_res, lp_in1_1_buf92, root, lp_in1_193, lp_in1_194, dynamic_address);
	hw_uint<32>  lp_in1_1_buf92_lp_in1_194_merged1792_418_res = lp_in1_194_merged1792_write.extract<32, 63>();
	lp_in1_1_buf92_lp_in1_194_merged1792_418_write(lp_in1_1_buf92_lp_in1_194_merged1792_418_res, lp_in1_1_buf92, root, lp_in1_193, lp_in1_194, dynamic_address);
	hw_uint<32>  lp_in1_1_buf92_lp_in1_194_merged1792_419_res = lp_in1_194_merged1792_write.extract<64, 95>();
	lp_in1_1_buf92_lp_in1_194_merged1792_419_write(lp_in1_1_buf92_lp_in1_194_merged1792_419_res, lp_in1_1_buf92, root, lp_in1_193, lp_in1_194, dynamic_address);
	hw_uint<32>  lp_in1_1_buf92_lp_in1_194_merged1792_420_res = lp_in1_194_merged1792_write.extract<96, 127>();
	lp_in1_1_buf92_lp_in1_194_merged1792_420_write(lp_in1_1_buf92_lp_in1_194_merged1792_420_res, lp_in1_1_buf92, root, lp_in1_193, lp_in1_194, dynamic_address);
}

// lp_in1_1_buf92_ld434_merged1798_read
//	lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_413
//	lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_414
//	lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_415
//	lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_416
inline hw_uint<128> lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_read_bundle_read(lp_in1_1_buf92_cache& lp_in1_1_buf92, int root, int lp_in1_1_buf92_ld435, int lp_in1_1_buf92_ld434, int dynamic_address) {
  // # of ports in bundle: 4
    // lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_413
    // lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_414
    // lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_415
    // lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_416

	hw_uint<128> result;
	hw_uint<32>  lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_413_res = lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_413_select(lp_in1_1_buf92, root, lp_in1_1_buf92_ld435, lp_in1_1_buf92_ld434, dynamic_address);
	set_at<0, 128>(result, lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_413_res);
	hw_uint<32>  lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_414_res = lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_414_select(lp_in1_1_buf92, root, lp_in1_1_buf92_ld435, lp_in1_1_buf92_ld434, dynamic_address);
	set_at<32, 128>(result, lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_414_res);
	hw_uint<32>  lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_415_res = lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_415_select(lp_in1_1_buf92, root, lp_in1_1_buf92_ld435, lp_in1_1_buf92_ld434, dynamic_address);
	set_at<64, 128>(result, lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_415_res);
	hw_uint<32>  lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_416_res = lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_416_select(lp_in1_1_buf92, root, lp_in1_1_buf92_ld435, lp_in1_1_buf92_ld434, dynamic_address);
	set_at<96, 128>(result, lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_416_res);
	return result;
}

struct lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_401_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_111_cache {
	// RAM Box: {[3, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_402_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_113_cache {
	// RAM Box: {[2, 1022], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_403_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_115_cache {
	// RAM Box: {[1, 1021], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_404_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_117_cache {
	// RAM Box: {[0, 1020], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_1_buf92_FIFO_buf601_cache {
  // Reader addrs...
    // { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in1_1_buf92_FIFO_buf601[3 + 4pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 255 }
    // { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in1_1_buf92_FIFO_buf601[2 + 4pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 255 }
    // { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in1_1_buf92_FIFO_buf601[1 + 4pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 255 }
    // { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in1_1_buf92_FIFO_buf601[4pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 255 }
  // # of banks: 4
  lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_401_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_111_cache lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_401_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_111;
  lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_402_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_113_cache lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_402_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_113;
  lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_403_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_115_cache lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_403_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_115;
  lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_404_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_117_cache lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_404_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_117;
};



inline void lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_401_write(hw_uint<32> & lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_401, lp_in1_1_buf92_FIFO_buf601_cache& lp_in1_1_buf92_FIFO_buf601, int root, int lp_in1_1_buf92_to_gp_19433_ld603, int lp_in1_1_buf92_to_gp_19433_ld602, int dynamic_address) {
  lp_in1_1_buf92_FIFO_buf601.lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_401_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_111.push(lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_401);
}

inline void lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_402_write(hw_uint<32> & lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_402, lp_in1_1_buf92_FIFO_buf601_cache& lp_in1_1_buf92_FIFO_buf601, int root, int lp_in1_1_buf92_to_gp_19433_ld603, int lp_in1_1_buf92_to_gp_19433_ld602, int dynamic_address) {
  lp_in1_1_buf92_FIFO_buf601.lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_402_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_113.push(lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_402);
}

inline void lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_403_write(hw_uint<32> & lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_403, lp_in1_1_buf92_FIFO_buf601_cache& lp_in1_1_buf92_FIFO_buf601, int root, int lp_in1_1_buf92_to_gp_19433_ld603, int lp_in1_1_buf92_to_gp_19433_ld602, int dynamic_address) {
  lp_in1_1_buf92_FIFO_buf601.lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_403_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_115.push(lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_403);
}

inline void lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_404_write(hw_uint<32> & lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_404, lp_in1_1_buf92_FIFO_buf601_cache& lp_in1_1_buf92_FIFO_buf601, int root, int lp_in1_1_buf92_to_gp_19433_ld603, int lp_in1_1_buf92_to_gp_19433_ld602, int dynamic_address) {
  lp_in1_1_buf92_FIFO_buf601.lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_404_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_117.push(lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_404);
}

inline hw_uint<32>  lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_111_select(lp_in1_1_buf92_FIFO_buf601_cache& lp_in1_1_buf92_FIFO_buf601, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_111 read pattern: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in1_1_buf92_FIFO_buf601[3 + 4pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 255 }
  // Read schedule : { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 86] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in1_1_buf92_to_gp_19433_ld602_merged1928[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 65] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_401 = lp_in1_1_buf92_FIFO_buf601.lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_401_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_111.peek(/* one reader or all rams */ 0);
  return value_lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_401;
  return 0;
}

inline hw_uint<32>  lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_113_select(lp_in1_1_buf92_FIFO_buf601_cache& lp_in1_1_buf92_FIFO_buf601, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_113 read pattern: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in1_1_buf92_FIFO_buf601[2 + 4pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 255 }
  // Read schedule : { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 86] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in1_1_buf92_to_gp_19433_ld602_merged1928[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 65] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_402 = lp_in1_1_buf92_FIFO_buf601.lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_402_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_113.peek(/* one reader or all rams */ 0);
  return value_lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_402;
  return 0;
}

inline hw_uint<32>  lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_115_select(lp_in1_1_buf92_FIFO_buf601_cache& lp_in1_1_buf92_FIFO_buf601, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_115 read pattern: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in1_1_buf92_FIFO_buf601[1 + 4pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 255 }
  // Read schedule : { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 86] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in1_1_buf92_to_gp_19433_ld602_merged1928[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 65] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_403 = lp_in1_1_buf92_FIFO_buf601.lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_403_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_115.peek(/* one reader or all rams */ 0);
  return value_lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_403;
  return 0;
}

inline hw_uint<32>  lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_117_select(lp_in1_1_buf92_FIFO_buf601_cache& lp_in1_1_buf92_FIFO_buf601, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_117 read pattern: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766[root = 0, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110] -> lp_in1_1_buf92_FIFO_buf601[4pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109] : 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109 <= 1023 and 0 <= pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110 <= 255 }
  // Read schedule : { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 86] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in1_1_buf92_to_gp_19433_ld602_merged1928[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 65] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_404 = lp_in1_1_buf92_FIFO_buf601.lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_404_to_lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_117.peek(/* one reader or all rams */ 0);
  return value_lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_404;
  return 0;
}

// # of bundles = 2
// lp_in1_1_buf92_to_gp_19433_ld602_merged1928_write
//	lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_401
//	lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_402
//	lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_403
//	lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_404
inline void lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_write_bundle_write(hw_uint<128>& lp_in1_1_buf92_to_gp_19433_ld602_merged1928_write, lp_in1_1_buf92_FIFO_buf601_cache& lp_in1_1_buf92_FIFO_buf601, int root, int lp_in1_1_buf92_to_gp_19433_ld603, int lp_in1_1_buf92_to_gp_19433_ld602, int dynamic_address) {
	hw_uint<32>  lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_401_res = lp_in1_1_buf92_to_gp_19433_ld602_merged1928_write.extract<0, 31>();
	lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_401_write(lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_401_res, lp_in1_1_buf92_FIFO_buf601, root, lp_in1_1_buf92_to_gp_19433_ld603, lp_in1_1_buf92_to_gp_19433_ld602, dynamic_address);
	hw_uint<32>  lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_402_res = lp_in1_1_buf92_to_gp_19433_ld602_merged1928_write.extract<32, 63>();
	lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_402_write(lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_402_res, lp_in1_1_buf92_FIFO_buf601, root, lp_in1_1_buf92_to_gp_19433_ld603, lp_in1_1_buf92_to_gp_19433_ld602, dynamic_address);
	hw_uint<32>  lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_403_res = lp_in1_1_buf92_to_gp_19433_ld602_merged1928_write.extract<64, 95>();
	lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_403_write(lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_403_res, lp_in1_1_buf92_FIFO_buf601, root, lp_in1_1_buf92_to_gp_19433_ld603, lp_in1_1_buf92_to_gp_19433_ld602, dynamic_address);
	hw_uint<32>  lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_404_res = lp_in1_1_buf92_to_gp_19433_ld602_merged1928_write.extract<96, 127>();
	lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_404_write(lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_404_res, lp_in1_1_buf92_FIFO_buf601, root, lp_in1_1_buf92_to_gp_19433_ld603, lp_in1_1_buf92_to_gp_19433_ld602, dynamic_address);
}

// pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_read
//	lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_111
//	lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_113
//	lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_115
//	lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_117
inline hw_uint<128> lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_read_bundle_read(lp_in1_1_buf92_FIFO_buf601_cache& lp_in1_1_buf92_FIFO_buf601, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
  // # of ports in bundle: 4
    // lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_111
    // lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_113
    // lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_115
    // lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_117

	hw_uint<128> result;
	hw_uint<32>  lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_111_res = lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_111_select(lp_in1_1_buf92_FIFO_buf601, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	set_at<0, 128>(result, lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_111_res);
	hw_uint<32>  lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_113_res = lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_113_select(lp_in1_1_buf92_FIFO_buf601, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	set_at<32, 128>(result, lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_113_res);
	hw_uint<32>  lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_115_res = lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_115_select(lp_in1_1_buf92_FIFO_buf601, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	set_at<64, 128>(result, lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_115_res);
	hw_uint<32>  lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_117_res = lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_117_select(lp_in1_1_buf92_FIFO_buf601, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	set_at<96, 128>(result, lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_117_res);
	return result;
}

struct lp_in1_2_buf84_lp_in1_286_merged1749_395_to_lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged1826_393_cache {
	// RAM Box: {[1, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_2_buf84_lp_in1_286_merged1749_396_to_lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged1826_394_cache {
	// RAM Box: {[0, 510], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_2_buf84_cache {
  // Reader addrs...
    // { lp_in1_2_buf84_ld438_merged1826[root = 0, lp_in1_2_buf84_ld439, lp_in1_2_buf84_ld438] -> lp_in1_2_buf84[1 + 2lp_in1_2_buf84_ld438, lp_in1_2_buf84_ld439] : 0 <= lp_in1_2_buf84_ld439 <= 511 and 0 <= lp_in1_2_buf84_ld438 <= 255 }
    // { lp_in1_2_buf84_ld438_merged1826[root = 0, lp_in1_2_buf84_ld439, lp_in1_2_buf84_ld438] -> lp_in1_2_buf84[2lp_in1_2_buf84_ld438, lp_in1_2_buf84_ld439] : 0 <= lp_in1_2_buf84_ld439 <= 511 and 0 <= lp_in1_2_buf84_ld438 <= 255 }
  // # of banks: 2
  lp_in1_2_buf84_lp_in1_286_merged1749_395_to_lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged1826_393_cache lp_in1_2_buf84_lp_in1_286_merged1749_395_to_lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged1826_393;
  lp_in1_2_buf84_lp_in1_286_merged1749_396_to_lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged1826_394_cache lp_in1_2_buf84_lp_in1_286_merged1749_396_to_lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged1826_394;
};



inline void lp_in1_2_buf84_lp_in1_286_merged1749_395_write(hw_uint<32> & lp_in1_2_buf84_lp_in1_286_merged1749_395, lp_in1_2_buf84_cache& lp_in1_2_buf84, int root, int lp_in1_285, int lp_in1_286, int dynamic_address) {
  lp_in1_2_buf84.lp_in1_2_buf84_lp_in1_286_merged1749_395_to_lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged1826_393.push(lp_in1_2_buf84_lp_in1_286_merged1749_395);
}

inline void lp_in1_2_buf84_lp_in1_286_merged1749_396_write(hw_uint<32> & lp_in1_2_buf84_lp_in1_286_merged1749_396, lp_in1_2_buf84_cache& lp_in1_2_buf84, int root, int lp_in1_285, int lp_in1_286, int dynamic_address) {
  lp_in1_2_buf84.lp_in1_2_buf84_lp_in1_286_merged1749_396_to_lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged1826_394.push(lp_in1_2_buf84_lp_in1_286_merged1749_396);
}

inline hw_uint<32>  lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged1826_393_select(lp_in1_2_buf84_cache& lp_in1_2_buf84, int root, int lp_in1_2_buf84_ld439, int lp_in1_2_buf84_ld438, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged1826_393 read pattern: { lp_in1_2_buf84_ld438_merged1826[root = 0, lp_in1_2_buf84_ld439, lp_in1_2_buf84_ld438] -> lp_in1_2_buf84[1 + 2lp_in1_2_buf84_ld438, lp_in1_2_buf84_ld439] : 0 <= lp_in1_2_buf84_ld439 <= 511 and 0 <= lp_in1_2_buf84_ld438 <= 255 }
  // Read schedule : { lp_in1_2_buf84_ld438_merged1826[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 94] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in1_286_merged1749[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 89] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_lp_in1_2_buf84_lp_in1_286_merged1749_395 = lp_in1_2_buf84.lp_in1_2_buf84_lp_in1_286_merged1749_395_to_lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged1826_393.peek(/* one reader or all rams */ 0);
  return value_lp_in1_2_buf84_lp_in1_286_merged1749_395;
  return 0;
}

inline hw_uint<32>  lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged1826_394_select(lp_in1_2_buf84_cache& lp_in1_2_buf84, int root, int lp_in1_2_buf84_ld439, int lp_in1_2_buf84_ld438, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged1826_394 read pattern: { lp_in1_2_buf84_ld438_merged1826[root = 0, lp_in1_2_buf84_ld439, lp_in1_2_buf84_ld438] -> lp_in1_2_buf84[2lp_in1_2_buf84_ld438, lp_in1_2_buf84_ld439] : 0 <= lp_in1_2_buf84_ld439 <= 511 and 0 <= lp_in1_2_buf84_ld438 <= 255 }
  // Read schedule : { lp_in1_2_buf84_ld438_merged1826[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 94] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in1_286_merged1749[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 89] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_lp_in1_2_buf84_lp_in1_286_merged1749_396 = lp_in1_2_buf84.lp_in1_2_buf84_lp_in1_286_merged1749_396_to_lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged1826_394.peek(/* one reader or all rams */ 0);
  return value_lp_in1_2_buf84_lp_in1_286_merged1749_396;
  return 0;
}

// # of bundles = 2
// lp_in1_286_merged1749_write
//	lp_in1_2_buf84_lp_in1_286_merged1749_395
//	lp_in1_2_buf84_lp_in1_286_merged1749_396
inline void lp_in1_2_buf84_lp_in1_286_merged1749_write_bundle_write(hw_uint<64>& lp_in1_286_merged1749_write, lp_in1_2_buf84_cache& lp_in1_2_buf84, int root, int lp_in1_285, int lp_in1_286, int dynamic_address) {
	hw_uint<32>  lp_in1_2_buf84_lp_in1_286_merged1749_395_res = lp_in1_286_merged1749_write.extract<0, 31>();
	lp_in1_2_buf84_lp_in1_286_merged1749_395_write(lp_in1_2_buf84_lp_in1_286_merged1749_395_res, lp_in1_2_buf84, root, lp_in1_285, lp_in1_286, dynamic_address);
	hw_uint<32>  lp_in1_2_buf84_lp_in1_286_merged1749_396_res = lp_in1_286_merged1749_write.extract<32, 63>();
	lp_in1_2_buf84_lp_in1_286_merged1749_396_write(lp_in1_2_buf84_lp_in1_286_merged1749_396_res, lp_in1_2_buf84, root, lp_in1_285, lp_in1_286, dynamic_address);
}

// lp_in1_2_buf84_ld438_merged1826_read
//	lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged1826_393
//	lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged1826_394
inline hw_uint<64> lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged1826_read_bundle_read(lp_in1_2_buf84_cache& lp_in1_2_buf84, int root, int lp_in1_2_buf84_ld439, int lp_in1_2_buf84_ld438, int dynamic_address) {
  // # of ports in bundle: 2
    // lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged1826_393
    // lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged1826_394

	hw_uint<64> result;
	hw_uint<32>  lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged1826_393_res = lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged1826_393_select(lp_in1_2_buf84, root, lp_in1_2_buf84_ld439, lp_in1_2_buf84_ld438, dynamic_address);
	set_at<0, 64>(result, lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged1826_393_res);
	hw_uint<32>  lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged1826_394_res = lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged1826_394_select(lp_in1_2_buf84, root, lp_in1_2_buf84_ld439, lp_in1_2_buf84_ld438, dynamic_address);
	set_at<32, 64>(result, lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged1826_394_res);
	return result;
}

struct lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged1896_387_to_lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_103_cache {
	// RAM Box: {[1, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged1896_388_to_lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_105_cache {
	// RAM Box: {[0, 510], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct lp_in1_2_buf84_FIFO_buf605_cache {
  // Reader addrs...
    // { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769[root = 0, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114] -> lp_in1_2_buf84_FIFO_buf605[1 + 2pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113] : 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113 <= 511 and 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114 <= 255 }
    // { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769[root = 0, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114] -> lp_in1_2_buf84_FIFO_buf605[2pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113] : 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113 <= 511 and 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114 <= 255 }
  // # of banks: 2
  lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged1896_387_to_lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_103_cache lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged1896_387_to_lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_103;
  lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged1896_388_to_lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_105_cache lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged1896_388_to_lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_105;
};



inline void lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged1896_387_write(hw_uint<32> & lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged1896_387, lp_in1_2_buf84_FIFO_buf605_cache& lp_in1_2_buf84_FIFO_buf605, int root, int lp_in1_2_buf84_to_gp_20437_ld607, int lp_in1_2_buf84_to_gp_20437_ld606, int dynamic_address) {
  lp_in1_2_buf84_FIFO_buf605.lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged1896_387_to_lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_103.push(lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged1896_387);
}

inline void lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged1896_388_write(hw_uint<32> & lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged1896_388, lp_in1_2_buf84_FIFO_buf605_cache& lp_in1_2_buf84_FIFO_buf605, int root, int lp_in1_2_buf84_to_gp_20437_ld607, int lp_in1_2_buf84_to_gp_20437_ld606, int dynamic_address) {
  lp_in1_2_buf84_FIFO_buf605.lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged1896_388_to_lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_105.push(lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged1896_388);
}

inline hw_uint<32>  lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_103_select(lp_in1_2_buf84_FIFO_buf605_cache& lp_in1_2_buf84_FIFO_buf605, int root, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_103 read pattern: { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769[root = 0, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114] -> lp_in1_2_buf84_FIFO_buf605[1 + 2pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113] : 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113 <= 511 and 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114 <= 255 }
  // Read schedule : { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 96] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in1_2_buf84_to_gp_20437_ld606_merged1896[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 95] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged1896_387 = lp_in1_2_buf84_FIFO_buf605.lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged1896_387_to_lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_103.peek(/* one reader or all rams */ 0);
  return value_lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged1896_387;
  return 0;
}

inline hw_uint<32>  lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_105_select(lp_in1_2_buf84_FIFO_buf605_cache& lp_in1_2_buf84_FIFO_buf605, int root, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_105 read pattern: { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769[root = 0, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114] -> lp_in1_2_buf84_FIFO_buf605[2pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113] : 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113 <= 511 and 0 <= pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114 <= 255 }
  // Read schedule : { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 96] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { lp_in1_2_buf84_to_gp_20437_ld606_merged1896[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 95] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged1896_388 = lp_in1_2_buf84_FIFO_buf605.lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged1896_388_to_lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_105.peek(/* one reader or all rams */ 0);
  return value_lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged1896_388;
  return 0;
}

// # of bundles = 2
// lp_in1_2_buf84_to_gp_20437_ld606_merged1896_write
//	lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged1896_387
//	lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged1896_388
inline void lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged1896_write_bundle_write(hw_uint<64>& lp_in1_2_buf84_to_gp_20437_ld606_merged1896_write, lp_in1_2_buf84_FIFO_buf605_cache& lp_in1_2_buf84_FIFO_buf605, int root, int lp_in1_2_buf84_to_gp_20437_ld607, int lp_in1_2_buf84_to_gp_20437_ld606, int dynamic_address) {
	hw_uint<32>  lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged1896_387_res = lp_in1_2_buf84_to_gp_20437_ld606_merged1896_write.extract<0, 31>();
	lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged1896_387_write(lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged1896_387_res, lp_in1_2_buf84_FIFO_buf605, root, lp_in1_2_buf84_to_gp_20437_ld607, lp_in1_2_buf84_to_gp_20437_ld606, dynamic_address);
	hw_uint<32>  lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged1896_388_res = lp_in1_2_buf84_to_gp_20437_ld606_merged1896_write.extract<32, 63>();
	lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged1896_388_write(lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged1896_388_res, lp_in1_2_buf84_FIFO_buf605, root, lp_in1_2_buf84_to_gp_20437_ld607, lp_in1_2_buf84_to_gp_20437_ld606, dynamic_address);
}

// pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_read
//	lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_103
//	lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_105
inline hw_uint<64> lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_read_bundle_read(lp_in1_2_buf84_FIFO_buf605_cache& lp_in1_2_buf84_FIFO_buf605, int root, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, int dynamic_address) {
  // # of ports in bundle: 2
    // lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_103
    // lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_105

	hw_uint<64> result;
	hw_uint<32>  lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_103_res = lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_103_select(lp_in1_2_buf84_FIFO_buf605, root, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, dynamic_address);
	set_at<0, 64>(result, lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_103_res);
	hw_uint<32>  lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_105_res = lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_105_select(lp_in1_2_buf84_FIFO_buf605, root, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, dynamic_address);
	set_at<32, 64>(result, lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_105_res);
	return result;
}

struct merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_118_to_merged_0_merged_0_ld442_merged1802_379_cache {
	// RAM Box: {[7, 2047], [0, 2047]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_119_to_merged_0_merged_0_ld442_merged1802_380_cache {
	// RAM Box: {[6, 2046], [0, 2047]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_120_to_merged_0_merged_0_ld442_merged1802_381_cache {
	// RAM Box: {[5, 2045], [0, 2047]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_121_to_merged_0_merged_0_ld442_merged1802_382_cache {
	// RAM Box: {[4, 2044], [0, 2047]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_122_to_merged_0_merged_0_ld442_merged1802_383_cache {
	// RAM Box: {[3, 2043], [0, 2047]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_123_to_merged_0_merged_0_ld442_merged1802_384_cache {
	// RAM Box: {[2, 2042], [0, 2047]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_124_to_merged_0_merged_0_ld442_merged1802_385_cache {
	// RAM Box: {[1, 2041], [0, 2047]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_125_to_merged_0_merged_0_ld442_merged1802_386_cache {
	// RAM Box: {[0, 2040], [0, 2047]}
	// Capacity: 2
	// # of read delays: 2
  // 0, 1
	fifo<hw_uint<32> , 2> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_cache {
  // Reader addrs...
    // { merged_0_ld442_merged1802[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[7 + 8merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 255 }
    // { merged_0_ld442_merged1802[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[6 + 8merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 255 }
    // { merged_0_ld442_merged1802[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[5 + 8merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 255 }
    // { merged_0_ld442_merged1802[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[4 + 8merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 255 }
    // { merged_0_ld442_merged1802[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[3 + 8merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 255 }
    // { merged_0_ld442_merged1802[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[2 + 8merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 255 }
    // { merged_0_ld442_merged1802[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[1 + 8merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 255 }
    // { merged_0_ld442_merged1802[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[8merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 255 }
  // # of banks: 8
  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_118_to_merged_0_merged_0_ld442_merged1802_379_cache merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_118_to_merged_0_merged_0_ld442_merged1802_379;
  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_119_to_merged_0_merged_0_ld442_merged1802_380_cache merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_119_to_merged_0_merged_0_ld442_merged1802_380;
  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_120_to_merged_0_merged_0_ld442_merged1802_381_cache merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_120_to_merged_0_merged_0_ld442_merged1802_381;
  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_121_to_merged_0_merged_0_ld442_merged1802_382_cache merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_121_to_merged_0_merged_0_ld442_merged1802_382;
  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_122_to_merged_0_merged_0_ld442_merged1802_383_cache merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_122_to_merged_0_merged_0_ld442_merged1802_383;
  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_123_to_merged_0_merged_0_ld442_merged1802_384_cache merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_123_to_merged_0_merged_0_ld442_merged1802_384;
  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_124_to_merged_0_merged_0_ld442_merged1802_385_cache merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_124_to_merged_0_merged_0_ld442_merged1802_385;
  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_125_to_merged_0_merged_0_ld442_merged1802_386_cache merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_125_to_merged_0_merged_0_ld442_merged1802_386;
};



inline void merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_118_write(hw_uint<32> & merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_118, merged_0_cache& merged_0, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_118_to_merged_0_merged_0_ld442_merged1802_379.push(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_118);
}

inline void merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_119_write(hw_uint<32> & merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_119, merged_0_cache& merged_0, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_119_to_merged_0_merged_0_ld442_merged1802_380.push(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_119);
}

inline void merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_120_write(hw_uint<32> & merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_120, merged_0_cache& merged_0, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_120_to_merged_0_merged_0_ld442_merged1802_381.push(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_120);
}

inline void merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_121_write(hw_uint<32> & merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_121, merged_0_cache& merged_0, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_121_to_merged_0_merged_0_ld442_merged1802_382.push(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_121);
}

inline void merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_122_write(hw_uint<32> & merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_122, merged_0_cache& merged_0, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_122_to_merged_0_merged_0_ld442_merged1802_383.push(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_122);
}

inline void merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_123_write(hw_uint<32> & merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_123, merged_0_cache& merged_0, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_123_to_merged_0_merged_0_ld442_merged1802_384.push(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_123);
}

inline void merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_124_write(hw_uint<32> & merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_124, merged_0_cache& merged_0, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_124_to_merged_0_merged_0_ld442_merged1802_385.push(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_124);
}

inline void merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_125_write(hw_uint<32> & merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_125, merged_0_cache& merged_0, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
  merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_125_to_merged_0_merged_0_ld442_merged1802_386.push(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_125);
}

inline hw_uint<32>  merged_0_merged_0_ld442_merged1802_379_select(merged_0_cache& merged_0, int root, int merged_0_ld443, int merged_0_ld442, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_merged_0_ld442_merged1802_379 read pattern: { merged_0_ld442_merged1802[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[7 + 8merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 255 }
  // Read schedule : { merged_0_ld442_merged1802[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 82] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 75] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_118 = merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_118_to_merged_0_merged_0_ld442_merged1802_379.peek(/* one reader or all rams */ (254 - merged_0_ld442 >= 0) ? (1) : 0);
  return value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_118;
  return 0;
}

inline hw_uint<32>  merged_0_merged_0_ld442_merged1802_380_select(merged_0_cache& merged_0, int root, int merged_0_ld443, int merged_0_ld442, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_merged_0_ld442_merged1802_380 read pattern: { merged_0_ld442_merged1802[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[6 + 8merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 255 }
  // Read schedule : { merged_0_ld442_merged1802[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 82] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 75] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_119 = merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_119_to_merged_0_merged_0_ld442_merged1802_380.peek(/* one reader or all rams */ (254 - merged_0_ld442 >= 0) ? (1) : 0);
  return value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_119;
  return 0;
}

inline hw_uint<32>  merged_0_merged_0_ld442_merged1802_381_select(merged_0_cache& merged_0, int root, int merged_0_ld443, int merged_0_ld442, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_merged_0_ld442_merged1802_381 read pattern: { merged_0_ld442_merged1802[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[5 + 8merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 255 }
  // Read schedule : { merged_0_ld442_merged1802[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 82] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 75] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_120 = merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_120_to_merged_0_merged_0_ld442_merged1802_381.peek(/* one reader or all rams */ (254 - merged_0_ld442 >= 0) ? (1) : 0);
  return value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_120;
  return 0;
}

inline hw_uint<32>  merged_0_merged_0_ld442_merged1802_382_select(merged_0_cache& merged_0, int root, int merged_0_ld443, int merged_0_ld442, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_merged_0_ld442_merged1802_382 read pattern: { merged_0_ld442_merged1802[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[4 + 8merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 255 }
  // Read schedule : { merged_0_ld442_merged1802[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 82] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 75] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_121 = merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_121_to_merged_0_merged_0_ld442_merged1802_382.peek(/* one reader or all rams */ (254 - merged_0_ld442 >= 0) ? (1) : 0);
  return value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_121;
  return 0;
}

inline hw_uint<32>  merged_0_merged_0_ld442_merged1802_383_select(merged_0_cache& merged_0, int root, int merged_0_ld443, int merged_0_ld442, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_merged_0_ld442_merged1802_383 read pattern: { merged_0_ld442_merged1802[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[3 + 8merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 255 }
  // Read schedule : { merged_0_ld442_merged1802[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 82] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 75] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_122 = merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_122_to_merged_0_merged_0_ld442_merged1802_383.peek(/* one reader or all rams */ (254 - merged_0_ld442 >= 0) ? (1) : 0);
  return value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_122;
  return 0;
}

inline hw_uint<32>  merged_0_merged_0_ld442_merged1802_384_select(merged_0_cache& merged_0, int root, int merged_0_ld443, int merged_0_ld442, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_merged_0_ld442_merged1802_384 read pattern: { merged_0_ld442_merged1802[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[2 + 8merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 255 }
  // Read schedule : { merged_0_ld442_merged1802[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 82] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 75] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_123 = merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_123_to_merged_0_merged_0_ld442_merged1802_384.peek(/* one reader or all rams */ (254 - merged_0_ld442 >= 0) ? (1) : 0);
  return value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_123;
  return 0;
}

inline hw_uint<32>  merged_0_merged_0_ld442_merged1802_385_select(merged_0_cache& merged_0, int root, int merged_0_ld443, int merged_0_ld442, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_merged_0_ld442_merged1802_385 read pattern: { merged_0_ld442_merged1802[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[1 + 8merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 255 }
  // Read schedule : { merged_0_ld442_merged1802[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 82] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 75] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_124 = merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_124_to_merged_0_merged_0_ld442_merged1802_385.peek(/* one reader or all rams */ (254 - merged_0_ld442 >= 0) ? (1) : 0);
  return value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_124;
  return 0;
}

inline hw_uint<32>  merged_0_merged_0_ld442_merged1802_386_select(merged_0_cache& merged_0, int root, int merged_0_ld443, int merged_0_ld442, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_merged_0_ld442_merged1802_386 read pattern: { merged_0_ld442_merged1802[root = 0, merged_0_ld443, merged_0_ld442] -> merged_0[8merged_0_ld442, merged_0_ld443] : 0 <= merged_0_ld443 <= 2047 and 0 <= merged_0_ld442 <= 255 }
  // Read schedule : { merged_0_ld442_merged1802[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 82] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 75] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_125 = merged_0.merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_125_to_merged_0_merged_0_ld442_merged1802_386.peek(/* one reader or all rams */ (254 - merged_0_ld442 >= 0) ? (1) : 0);
  return value_merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_125;
  return 0;
}

// # of bundles = 2
// merged_0_ld442_merged1802_read
//	merged_0_merged_0_ld442_merged1802_379
//	merged_0_merged_0_ld442_merged1802_380
//	merged_0_merged_0_ld442_merged1802_381
//	merged_0_merged_0_ld442_merged1802_382
//	merged_0_merged_0_ld442_merged1802_383
//	merged_0_merged_0_ld442_merged1802_384
//	merged_0_merged_0_ld442_merged1802_385
//	merged_0_merged_0_ld442_merged1802_386
inline hw_uint<256> merged_0_merged_0_ld442_merged1802_read_bundle_read(merged_0_cache& merged_0, int root, int merged_0_ld443, int merged_0_ld442, int dynamic_address) {
  // # of ports in bundle: 8
    // merged_0_merged_0_ld442_merged1802_379
    // merged_0_merged_0_ld442_merged1802_380
    // merged_0_merged_0_ld442_merged1802_381
    // merged_0_merged_0_ld442_merged1802_382
    // merged_0_merged_0_ld442_merged1802_383
    // merged_0_merged_0_ld442_merged1802_384
    // merged_0_merged_0_ld442_merged1802_385
    // merged_0_merged_0_ld442_merged1802_386

	hw_uint<256> result;
	hw_uint<32>  merged_0_merged_0_ld442_merged1802_379_res = merged_0_merged_0_ld442_merged1802_379_select(merged_0, root, merged_0_ld443, merged_0_ld442, dynamic_address);
	set_at<0, 256>(result, merged_0_merged_0_ld442_merged1802_379_res);
	hw_uint<32>  merged_0_merged_0_ld442_merged1802_380_res = merged_0_merged_0_ld442_merged1802_380_select(merged_0, root, merged_0_ld443, merged_0_ld442, dynamic_address);
	set_at<32, 256>(result, merged_0_merged_0_ld442_merged1802_380_res);
	hw_uint<32>  merged_0_merged_0_ld442_merged1802_381_res = merged_0_merged_0_ld442_merged1802_381_select(merged_0, root, merged_0_ld443, merged_0_ld442, dynamic_address);
	set_at<64, 256>(result, merged_0_merged_0_ld442_merged1802_381_res);
	hw_uint<32>  merged_0_merged_0_ld442_merged1802_382_res = merged_0_merged_0_ld442_merged1802_382_select(merged_0, root, merged_0_ld443, merged_0_ld442, dynamic_address);
	set_at<96, 256>(result, merged_0_merged_0_ld442_merged1802_382_res);
	hw_uint<32>  merged_0_merged_0_ld442_merged1802_383_res = merged_0_merged_0_ld442_merged1802_383_select(merged_0, root, merged_0_ld443, merged_0_ld442, dynamic_address);
	set_at<128, 256>(result, merged_0_merged_0_ld442_merged1802_383_res);
	hw_uint<32>  merged_0_merged_0_ld442_merged1802_384_res = merged_0_merged_0_ld442_merged1802_384_select(merged_0, root, merged_0_ld443, merged_0_ld442, dynamic_address);
	set_at<160, 256>(result, merged_0_merged_0_ld442_merged1802_384_res);
	hw_uint<32>  merged_0_merged_0_ld442_merged1802_385_res = merged_0_merged_0_ld442_merged1802_385_select(merged_0, root, merged_0_ld443, merged_0_ld442, dynamic_address);
	set_at<192, 256>(result, merged_0_merged_0_ld442_merged1802_385_res);
	hw_uint<32>  merged_0_merged_0_ld442_merged1802_386_res = merged_0_merged_0_ld442_merged1802_386_select(merged_0, root, merged_0_ld443, merged_0_ld442, dynamic_address);
	set_at<224, 256>(result, merged_0_merged_0_ld442_merged1802_386_res);
	return result;
}

// pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_write
//	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_118
//	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_119
//	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_120
//	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_121
//	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_122
//	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_123
//	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_124
//	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_125
inline void merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_write_bundle_write(hw_uint<256>& pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_write, merged_0_cache& merged_0, int root, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, int pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, int dynamic_address) {
	hw_uint<32>  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_118_res = pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_write.extract<0, 31>();
	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_118_write(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_118_res, merged_0, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	hw_uint<32>  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_119_res = pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_write.extract<32, 63>();
	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_119_write(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_119_res, merged_0, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	hw_uint<32>  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_120_res = pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_write.extract<64, 95>();
	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_120_write(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_120_res, merged_0, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	hw_uint<32>  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_121_res = pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_write.extract<96, 127>();
	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_121_write(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_121_res, merged_0, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	hw_uint<32>  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_122_res = pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_write.extract<128, 159>();
	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_122_write(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_122_res, merged_0, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	hw_uint<32>  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_123_res = pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_write.extract<160, 191>();
	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_123_write(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_123_res, merged_0, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	hw_uint<32>  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_124_res = pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_write.extract<192, 223>();
	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_124_write(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_124_res, merged_0, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
	hw_uint<32>  merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_125_res = pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_write.extract<224, 255>();
	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_125_write(merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_125_res, merged_0, root, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105, pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106, dynamic_address);
}

struct merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_299_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_355_cache {
	// RAM Box: {[7, 2047], [0, 2047]}
	// Capacity: 1537
	// # of read delays: 1537
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536
	fifo<hw_uint<32> , 1537> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1536 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_300_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_357_cache {
	// RAM Box: {[6, 2046], [0, 2047]}
	// Capacity: 1537
	// # of read delays: 1537
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536
	fifo<hw_uint<32> , 1537> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1536 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_301_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_359_cache {
	// RAM Box: {[5, 2045], [0, 2047]}
	// Capacity: 1537
	// # of read delays: 1537
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536
	fifo<hw_uint<32> , 1537> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1536 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_302_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_361_cache {
	// RAM Box: {[4, 2044], [0, 2047]}
	// Capacity: 1537
	// # of read delays: 1537
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536
	fifo<hw_uint<32> , 1537> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1536 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_303_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_363_cache {
	// RAM Box: {[3, 2043], [0, 2047]}
	// Capacity: 1537
	// # of read delays: 1537
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536
	fifo<hw_uint<32> , 1537> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1536 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_304_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_365_cache {
	// RAM Box: {[2, 2042], [0, 2047]}
	// Capacity: 1537
	// # of read delays: 1537
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536
	fifo<hw_uint<32> , 1537> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1536 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_305_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_367_cache {
	// RAM Box: {[1, 2041], [0, 2047]}
	// Capacity: 1537
	// # of read delays: 1537
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536
	fifo<hw_uint<32> , 1537> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1536 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_306_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_369_cache {
	// RAM Box: {[0, 2040], [0, 2047]}
	// Capacity: 1537
	// # of read delays: 1537
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512, 513, 514, 515, 516, 517, 518, 519, 520, 521, 522, 523, 524, 525, 526, 527, 528, 529, 530, 531, 532, 533, 534, 535, 536, 537, 538, 539, 540, 541, 542, 543, 544, 545, 546, 547, 548, 549, 550, 551, 552, 553, 554, 555, 556, 557, 558, 559, 560, 561, 562, 563, 564, 565, 566, 567, 568, 569, 570, 571, 572, 573, 574, 575, 576, 577, 578, 579, 580, 581, 582, 583, 584, 585, 586, 587, 588, 589, 590, 591, 592, 593, 594, 595, 596, 597, 598, 599, 600, 601, 602, 603, 604, 605, 606, 607, 608, 609, 610, 611, 612, 613, 614, 615, 616, 617, 618, 619, 620, 621, 622, 623, 624, 625, 626, 627, 628, 629, 630, 631, 632, 633, 634, 635, 636, 637, 638, 639, 640, 641, 642, 643, 644, 645, 646, 647, 648, 649, 650, 651, 652, 653, 654, 655, 656, 657, 658, 659, 660, 661, 662, 663, 664, 665, 666, 667, 668, 669, 670, 671, 672, 673, 674, 675, 676, 677, 678, 679, 680, 681, 682, 683, 684, 685, 686, 687, 688, 689, 690, 691, 692, 693, 694, 695, 696, 697, 698, 699, 700, 701, 702, 703, 704, 705, 706, 707, 708, 709, 710, 711, 712, 713, 714, 715, 716, 717, 718, 719, 720, 721, 722, 723, 724, 725, 726, 727, 728, 729, 730, 731, 732, 733, 734, 735, 736, 737, 738, 739, 740, 741, 742, 743, 744, 745, 746, 747, 748, 749, 750, 751, 752, 753, 754, 755, 756, 757, 758, 759, 760, 761, 762, 763, 764, 765, 766, 767, 768, 769, 770, 771, 772, 773, 774, 775, 776, 777, 778, 779, 780, 781, 782, 783, 784, 785, 786, 787, 788, 789, 790, 791, 792, 793, 794, 795, 796, 797, 798, 799, 800, 801, 802, 803, 804, 805, 806, 807, 808, 809, 810, 811, 812, 813, 814, 815, 816, 817, 818, 819, 820, 821, 822, 823, 824, 825, 826, 827, 828, 829, 830, 831, 832, 833, 834, 835, 836, 837, 838, 839, 840, 841, 842, 843, 844, 845, 846, 847, 848, 849, 850, 851, 852, 853, 854, 855, 856, 857, 858, 859, 860, 861, 862, 863, 864, 865, 866, 867, 868, 869, 870, 871, 872, 873, 874, 875, 876, 877, 878, 879, 880, 881, 882, 883, 884, 885, 886, 887, 888, 889, 890, 891, 892, 893, 894, 895, 896, 897, 898, 899, 900, 901, 902, 903, 904, 905, 906, 907, 908, 909, 910, 911, 912, 913, 914, 915, 916, 917, 918, 919, 920, 921, 922, 923, 924, 925, 926, 927, 928, 929, 930, 931, 932, 933, 934, 935, 936, 937, 938, 939, 940, 941, 942, 943, 944, 945, 946, 947, 948, 949, 950, 951, 952, 953, 954, 955, 956, 957, 958, 959, 960, 961, 962, 963, 964, 965, 966, 967, 968, 969, 970, 971, 972, 973, 974, 975, 976, 977, 978, 979, 980, 981, 982, 983, 984, 985, 986, 987, 988, 989, 990, 991, 992, 993, 994, 995, 996, 997, 998, 999, 1000, 1001, 1002, 1003, 1004, 1005, 1006, 1007, 1008, 1009, 1010, 1011, 1012, 1013, 1014, 1015, 1016, 1017, 1018, 1019, 1020, 1021, 1022, 1023, 1024, 1025, 1026, 1027, 1028, 1029, 1030, 1031, 1032, 1033, 1034, 1035, 1036, 1037, 1038, 1039, 1040, 1041, 1042, 1043, 1044, 1045, 1046, 1047, 1048, 1049, 1050, 1051, 1052, 1053, 1054, 1055, 1056, 1057, 1058, 1059, 1060, 1061, 1062, 1063, 1064, 1065, 1066, 1067, 1068, 1069, 1070, 1071, 1072, 1073, 1074, 1075, 1076, 1077, 1078, 1079, 1080, 1081, 1082, 1083, 1084, 1085, 1086, 1087, 1088, 1089, 1090, 1091, 1092, 1093, 1094, 1095, 1096, 1097, 1098, 1099, 1100, 1101, 1102, 1103, 1104, 1105, 1106, 1107, 1108, 1109, 1110, 1111, 1112, 1113, 1114, 1115, 1116, 1117, 1118, 1119, 1120, 1121, 1122, 1123, 1124, 1125, 1126, 1127, 1128, 1129, 1130, 1131, 1132, 1133, 1134, 1135, 1136, 1137, 1138, 1139, 1140, 1141, 1142, 1143, 1144, 1145, 1146, 1147, 1148, 1149, 1150, 1151, 1152, 1153, 1154, 1155, 1156, 1157, 1158, 1159, 1160, 1161, 1162, 1163, 1164, 1165, 1166, 1167, 1168, 1169, 1170, 1171, 1172, 1173, 1174, 1175, 1176, 1177, 1178, 1179, 1180, 1181, 1182, 1183, 1184, 1185, 1186, 1187, 1188, 1189, 1190, 1191, 1192, 1193, 1194, 1195, 1196, 1197, 1198, 1199, 1200, 1201, 1202, 1203, 1204, 1205, 1206, 1207, 1208, 1209, 1210, 1211, 1212, 1213, 1214, 1215, 1216, 1217, 1218, 1219, 1220, 1221, 1222, 1223, 1224, 1225, 1226, 1227, 1228, 1229, 1230, 1231, 1232, 1233, 1234, 1235, 1236, 1237, 1238, 1239, 1240, 1241, 1242, 1243, 1244, 1245, 1246, 1247, 1248, 1249, 1250, 1251, 1252, 1253, 1254, 1255, 1256, 1257, 1258, 1259, 1260, 1261, 1262, 1263, 1264, 1265, 1266, 1267, 1268, 1269, 1270, 1271, 1272, 1273, 1274, 1275, 1276, 1277, 1278, 1279, 1280, 1281, 1282, 1283, 1284, 1285, 1286, 1287, 1288, 1289, 1290, 1291, 1292, 1293, 1294, 1295, 1296, 1297, 1298, 1299, 1300, 1301, 1302, 1303, 1304, 1305, 1306, 1307, 1308, 1309, 1310, 1311, 1312, 1313, 1314, 1315, 1316, 1317, 1318, 1319, 1320, 1321, 1322, 1323, 1324, 1325, 1326, 1327, 1328, 1329, 1330, 1331, 1332, 1333, 1334, 1335, 1336, 1337, 1338, 1339, 1340, 1341, 1342, 1343, 1344, 1345, 1346, 1347, 1348, 1349, 1350, 1351, 1352, 1353, 1354, 1355, 1356, 1357, 1358, 1359, 1360, 1361, 1362, 1363, 1364, 1365, 1366, 1367, 1368, 1369, 1370, 1371, 1372, 1373, 1374, 1375, 1376, 1377, 1378, 1379, 1380, 1381, 1382, 1383, 1384, 1385, 1386, 1387, 1388, 1389, 1390, 1391, 1392, 1393, 1394, 1395, 1396, 1397, 1398, 1399, 1400, 1401, 1402, 1403, 1404, 1405, 1406, 1407, 1408, 1409, 1410, 1411, 1412, 1413, 1414, 1415, 1416, 1417, 1418, 1419, 1420, 1421, 1422, 1423, 1424, 1425, 1426, 1427, 1428, 1429, 1430, 1431, 1432, 1433, 1434, 1435, 1436, 1437, 1438, 1439, 1440, 1441, 1442, 1443, 1444, 1445, 1446, 1447, 1448, 1449, 1450, 1451, 1452, 1453, 1454, 1455, 1456, 1457, 1458, 1459, 1460, 1461, 1462, 1463, 1464, 1465, 1466, 1467, 1468, 1469, 1470, 1471, 1472, 1473, 1474, 1475, 1476, 1477, 1478, 1479, 1480, 1481, 1482, 1483, 1484, 1485, 1486, 1487, 1488, 1489, 1490, 1491, 1492, 1493, 1494, 1495, 1496, 1497, 1498, 1499, 1500, 1501, 1502, 1503, 1504, 1505, 1506, 1507, 1508, 1509, 1510, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519, 1520, 1521, 1522, 1523, 1524, 1525, 1526, 1527, 1528, 1529, 1530, 1531, 1532, 1533, 1534, 1535, 1536
	fifo<hw_uint<32> , 1537> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(1536 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_FIFO_buf609_cache {
  // Reader addrs...
    // { merged_0_reconstruct_lp138140_merged1732[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[7 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
    // { merged_0_reconstruct_lp138140_merged1732[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[6 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
    // { merged_0_reconstruct_lp138140_merged1732[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[5 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
    // { merged_0_reconstruct_lp138140_merged1732[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[4 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
    // { merged_0_reconstruct_lp138140_merged1732[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[3 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
    // { merged_0_reconstruct_lp138140_merged1732[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[2 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
    // { merged_0_reconstruct_lp138140_merged1732[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[1 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
    // { merged_0_reconstruct_lp138140_merged1732[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
  // # of banks: 8
  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_299_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_355_cache merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_299_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_355;
  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_300_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_357_cache merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_300_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_357;
  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_301_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_359_cache merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_301_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_359;
  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_302_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_361_cache merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_302_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_361;
  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_303_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_363_cache merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_303_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_363;
  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_304_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_365_cache merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_304_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_365;
  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_305_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_367_cache merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_305_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_367;
  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_306_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_369_cache merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_306_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_369;
};



inline void merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_299_write(hw_uint<32> & merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_299, merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_to_gp_12441_ld611, int merged_0_to_gp_12441_ld610, int dynamic_address) {
  merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_299_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_355.push(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_299);
}

inline void merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_300_write(hw_uint<32> & merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_300, merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_to_gp_12441_ld611, int merged_0_to_gp_12441_ld610, int dynamic_address) {
  merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_300_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_357.push(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_300);
}

inline void merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_301_write(hw_uint<32> & merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_301, merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_to_gp_12441_ld611, int merged_0_to_gp_12441_ld610, int dynamic_address) {
  merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_301_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_359.push(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_301);
}

inline void merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_302_write(hw_uint<32> & merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_302, merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_to_gp_12441_ld611, int merged_0_to_gp_12441_ld610, int dynamic_address) {
  merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_302_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_361.push(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_302);
}

inline void merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_303_write(hw_uint<32> & merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_303, merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_to_gp_12441_ld611, int merged_0_to_gp_12441_ld610, int dynamic_address) {
  merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_303_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_363.push(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_303);
}

inline void merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_304_write(hw_uint<32> & merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_304, merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_to_gp_12441_ld611, int merged_0_to_gp_12441_ld610, int dynamic_address) {
  merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_304_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_365.push(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_304);
}

inline void merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_305_write(hw_uint<32> & merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_305, merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_to_gp_12441_ld611, int merged_0_to_gp_12441_ld610, int dynamic_address) {
  merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_305_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_367.push(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_305);
}

inline void merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_306_write(hw_uint<32> & merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_306, merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_to_gp_12441_ld611, int merged_0_to_gp_12441_ld610, int dynamic_address) {
  merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_306_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_369.push(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_306);
}

inline hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_355_select(merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_355 read pattern: { merged_0_reconstruct_lp138140_merged1732[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[7 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged1732[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_0_to_gp_12441_ld610_merged1934[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 92] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_299 = merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_299_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_355.peek(/* one reader or all rams */ (-255 + merged_0_reconstruct_lp138140 == 0 && -2042 + merged_0_reconstruct_lp138139 == 0) ? (1280) : (254 - merged_0_reconstruct_lp138140 >= 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (1536) : (-255 + merged_0_reconstruct_lp138140 == 0 && -2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0) ? ((524032 - 256 * merged_0_reconstruct_lp138139)) : (-2047 + merged_0_reconstruct_lp138139 == 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? ((255 - merged_0_reconstruct_lp138140)) : (-255 + merged_0_reconstruct_lp138140 == 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (1536) : (-2042 + merged_0_reconstruct_lp138139 == 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? ((1535 - merged_0_reconstruct_lp138140)) : (-2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? (((524287 - 256 * merged_0_reconstruct_lp138139) - merged_0_reconstruct_lp138140)) : 0);
  return value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_299;
  return 0;
}

inline hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_357_select(merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_357 read pattern: { merged_0_reconstruct_lp138140_merged1732[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[6 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged1732[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_0_to_gp_12441_ld610_merged1934[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 92] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_300 = merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_300_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_357.peek(/* one reader or all rams */ (-255 + merged_0_reconstruct_lp138140 == 0 && -2042 + merged_0_reconstruct_lp138139 == 0) ? (1280) : (254 - merged_0_reconstruct_lp138140 >= 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (1536) : (-255 + merged_0_reconstruct_lp138140 == 0 && -2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0) ? ((524032 - 256 * merged_0_reconstruct_lp138139)) : (-2047 + merged_0_reconstruct_lp138139 == 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? ((255 - merged_0_reconstruct_lp138140)) : (-255 + merged_0_reconstruct_lp138140 == 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (1536) : (-2042 + merged_0_reconstruct_lp138139 == 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? ((1535 - merged_0_reconstruct_lp138140)) : (-2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? (((524287 - 256 * merged_0_reconstruct_lp138139) - merged_0_reconstruct_lp138140)) : 0);
  return value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_300;
  return 0;
}

inline hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_359_select(merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_359 read pattern: { merged_0_reconstruct_lp138140_merged1732[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[5 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged1732[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_0_to_gp_12441_ld610_merged1934[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 92] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_301 = merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_301_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_359.peek(/* one reader or all rams */ (-255 + merged_0_reconstruct_lp138140 == 0 && -2042 + merged_0_reconstruct_lp138139 == 0) ? (1280) : (254 - merged_0_reconstruct_lp138140 >= 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (1536) : (-255 + merged_0_reconstruct_lp138140 == 0 && -2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0) ? ((524032 - 256 * merged_0_reconstruct_lp138139)) : (-2047 + merged_0_reconstruct_lp138139 == 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? ((255 - merged_0_reconstruct_lp138140)) : (-255 + merged_0_reconstruct_lp138140 == 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (1536) : (-2042 + merged_0_reconstruct_lp138139 == 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? ((1535 - merged_0_reconstruct_lp138140)) : (-2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? (((524287 - 256 * merged_0_reconstruct_lp138139) - merged_0_reconstruct_lp138140)) : 0);
  return value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_301;
  return 0;
}

inline hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_361_select(merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_361 read pattern: { merged_0_reconstruct_lp138140_merged1732[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[4 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged1732[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_0_to_gp_12441_ld610_merged1934[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 92] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_302 = merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_302_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_361.peek(/* one reader or all rams */ (-255 + merged_0_reconstruct_lp138140 == 0 && -2042 + merged_0_reconstruct_lp138139 == 0) ? (1280) : (254 - merged_0_reconstruct_lp138140 >= 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (1536) : (-255 + merged_0_reconstruct_lp138140 == 0 && -2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0) ? ((524032 - 256 * merged_0_reconstruct_lp138139)) : (-2047 + merged_0_reconstruct_lp138139 == 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? ((255 - merged_0_reconstruct_lp138140)) : (-255 + merged_0_reconstruct_lp138140 == 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (1536) : (-2042 + merged_0_reconstruct_lp138139 == 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? ((1535 - merged_0_reconstruct_lp138140)) : (-2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? (((524287 - 256 * merged_0_reconstruct_lp138139) - merged_0_reconstruct_lp138140)) : 0);
  return value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_302;
  return 0;
}

inline hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_363_select(merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_363 read pattern: { merged_0_reconstruct_lp138140_merged1732[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[3 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged1732[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_0_to_gp_12441_ld610_merged1934[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 92] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_303 = merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_303_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_363.peek(/* one reader or all rams */ (-255 + merged_0_reconstruct_lp138140 == 0 && -2042 + merged_0_reconstruct_lp138139 == 0) ? (1280) : (254 - merged_0_reconstruct_lp138140 >= 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (1536) : (-255 + merged_0_reconstruct_lp138140 == 0 && -2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0) ? ((524032 - 256 * merged_0_reconstruct_lp138139)) : (-2047 + merged_0_reconstruct_lp138139 == 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? ((255 - merged_0_reconstruct_lp138140)) : (-255 + merged_0_reconstruct_lp138140 == 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (1536) : (-2042 + merged_0_reconstruct_lp138139 == 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? ((1535 - merged_0_reconstruct_lp138140)) : (-2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? (((524287 - 256 * merged_0_reconstruct_lp138139) - merged_0_reconstruct_lp138140)) : 0);
  return value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_303;
  return 0;
}

inline hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_365_select(merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_365 read pattern: { merged_0_reconstruct_lp138140_merged1732[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[2 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged1732[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_0_to_gp_12441_ld610_merged1934[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 92] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_304 = merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_304_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_365.peek(/* one reader or all rams */ (-255 + merged_0_reconstruct_lp138140 == 0 && -2042 + merged_0_reconstruct_lp138139 == 0) ? (1280) : (254 - merged_0_reconstruct_lp138140 >= 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (1536) : (-255 + merged_0_reconstruct_lp138140 == 0 && -2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0) ? ((524032 - 256 * merged_0_reconstruct_lp138139)) : (-2047 + merged_0_reconstruct_lp138139 == 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? ((255 - merged_0_reconstruct_lp138140)) : (-255 + merged_0_reconstruct_lp138140 == 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (1536) : (-2042 + merged_0_reconstruct_lp138139 == 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? ((1535 - merged_0_reconstruct_lp138140)) : (-2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? (((524287 - 256 * merged_0_reconstruct_lp138139) - merged_0_reconstruct_lp138140)) : 0);
  return value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_304;
  return 0;
}

inline hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_367_select(merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_367 read pattern: { merged_0_reconstruct_lp138140_merged1732[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[1 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged1732[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_0_to_gp_12441_ld610_merged1934[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 92] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_305 = merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_305_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_367.peek(/* one reader or all rams */ (-255 + merged_0_reconstruct_lp138140 == 0 && -2042 + merged_0_reconstruct_lp138139 == 0) ? (1280) : (254 - merged_0_reconstruct_lp138140 >= 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (1536) : (-255 + merged_0_reconstruct_lp138140 == 0 && -2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0) ? ((524032 - 256 * merged_0_reconstruct_lp138139)) : (-2047 + merged_0_reconstruct_lp138139 == 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? ((255 - merged_0_reconstruct_lp138140)) : (-255 + merged_0_reconstruct_lp138140 == 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (1536) : (-2042 + merged_0_reconstruct_lp138139 == 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? ((1535 - merged_0_reconstruct_lp138140)) : (-2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? (((524287 - 256 * merged_0_reconstruct_lp138139) - merged_0_reconstruct_lp138140)) : 0);
  return value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_305;
  return 0;
}

inline hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_369_select(merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_369 read pattern: { merged_0_reconstruct_lp138140_merged1732[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_0_FIFO_buf609[8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged1732[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_0_to_gp_12441_ld610_merged1934[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 92] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_306 = merged_0_FIFO_buf609.merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_306_to_merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_369.peek(/* one reader or all rams */ (-255 + merged_0_reconstruct_lp138140 == 0 && -2042 + merged_0_reconstruct_lp138139 == 0) ? (1280) : (254 - merged_0_reconstruct_lp138140 >= 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (1536) : (-255 + merged_0_reconstruct_lp138140 == 0 && -2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0) ? ((524032 - 256 * merged_0_reconstruct_lp138139)) : (-2047 + merged_0_reconstruct_lp138139 == 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? ((255 - merged_0_reconstruct_lp138140)) : (-255 + merged_0_reconstruct_lp138140 == 0 && 2041 - merged_0_reconstruct_lp138139 >= 0) ? (1536) : (-2042 + merged_0_reconstruct_lp138139 == 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? ((1535 - merged_0_reconstruct_lp138140)) : (-2043 + merged_0_reconstruct_lp138139 >= 0 && 2046 - merged_0_reconstruct_lp138139 >= 0 && 254 - merged_0_reconstruct_lp138140 >= 0) ? (((524287 - 256 * merged_0_reconstruct_lp138139) - merged_0_reconstruct_lp138140)) : 0);
  return value_merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_306;
  return 0;
}

// # of bundles = 2
// merged_0_reconstruct_lp138140_merged1732_read
//	merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_355
//	merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_357
//	merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_359
//	merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_361
//	merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_363
//	merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_365
//	merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_367
//	merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_369
inline hw_uint<256> merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_read_bundle_read(merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  // # of ports in bundle: 8
    // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_355
    // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_357
    // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_359
    // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_361
    // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_363
    // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_365
    // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_367
    // merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_369

	hw_uint<256> result;
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_355_res = merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_355_select(merged_0_FIFO_buf609, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<0, 256>(result, merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_355_res);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_357_res = merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_357_select(merged_0_FIFO_buf609, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<32, 256>(result, merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_357_res);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_359_res = merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_359_select(merged_0_FIFO_buf609, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<64, 256>(result, merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_359_res);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_361_res = merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_361_select(merged_0_FIFO_buf609, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<96, 256>(result, merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_361_res);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_363_res = merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_363_select(merged_0_FIFO_buf609, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<128, 256>(result, merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_363_res);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_365_res = merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_365_select(merged_0_FIFO_buf609, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<160, 256>(result, merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_365_res);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_367_res = merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_367_select(merged_0_FIFO_buf609, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<192, 256>(result, merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_367_res);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_369_res = merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_369_select(merged_0_FIFO_buf609, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<224, 256>(result, merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_369_res);
	return result;
}

// merged_0_to_gp_12441_ld610_merged1934_write
//	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_299
//	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_300
//	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_301
//	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_302
//	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_303
//	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_304
//	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_305
//	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_306
inline void merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_write_bundle_write(hw_uint<256>& merged_0_to_gp_12441_ld610_merged1934_write, merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int root, int merged_0_to_gp_12441_ld611, int merged_0_to_gp_12441_ld610, int dynamic_address) {
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_299_res = merged_0_to_gp_12441_ld610_merged1934_write.extract<0, 31>();
	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_299_write(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_299_res, merged_0_FIFO_buf609, root, merged_0_to_gp_12441_ld611, merged_0_to_gp_12441_ld610, dynamic_address);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_300_res = merged_0_to_gp_12441_ld610_merged1934_write.extract<32, 63>();
	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_300_write(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_300_res, merged_0_FIFO_buf609, root, merged_0_to_gp_12441_ld611, merged_0_to_gp_12441_ld610, dynamic_address);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_301_res = merged_0_to_gp_12441_ld610_merged1934_write.extract<64, 95>();
	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_301_write(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_301_res, merged_0_FIFO_buf609, root, merged_0_to_gp_12441_ld611, merged_0_to_gp_12441_ld610, dynamic_address);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_302_res = merged_0_to_gp_12441_ld610_merged1934_write.extract<96, 127>();
	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_302_write(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_302_res, merged_0_FIFO_buf609, root, merged_0_to_gp_12441_ld611, merged_0_to_gp_12441_ld610, dynamic_address);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_303_res = merged_0_to_gp_12441_ld610_merged1934_write.extract<128, 159>();
	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_303_write(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_303_res, merged_0_FIFO_buf609, root, merged_0_to_gp_12441_ld611, merged_0_to_gp_12441_ld610, dynamic_address);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_304_res = merged_0_to_gp_12441_ld610_merged1934_write.extract<160, 191>();
	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_304_write(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_304_res, merged_0_FIFO_buf609, root, merged_0_to_gp_12441_ld611, merged_0_to_gp_12441_ld610, dynamic_address);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_305_res = merged_0_to_gp_12441_ld610_merged1934_write.extract<192, 223>();
	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_305_write(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_305_res, merged_0_FIFO_buf609, root, merged_0_to_gp_12441_ld611, merged_0_to_gp_12441_ld610, dynamic_address);
	hw_uint<32>  merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_306_res = merged_0_to_gp_12441_ld610_merged1934_write.extract<224, 255>();
	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_306_write(merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_306_res, merged_0_FIFO_buf609, root, merged_0_to_gp_12441_ld611, merged_0_to_gp_12441_ld610, dynamic_address);
}

struct merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_347_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_339_cache {
	// RAM Box: {[7, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_348_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_340_cache {
	// RAM Box: {[6, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_349_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_341_cache {
	// RAM Box: {[5, 2045], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_350_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_342_cache {
	// RAM Box: {[4, 2044], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_351_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_343_cache {
	// RAM Box: {[3, 2043], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_352_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_344_cache {
	// RAM Box: {[2, 2042], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_353_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_345_cache {
	// RAM Box: {[1, 2041], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_354_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_346_cache {
	// RAM Box: {[0, 2040], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_cache {
  // Reader addrs...
    // { merged_0_reconstruct_lp138_buf141_ld446_merged1904[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[7 + 8merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 255 }
    // { merged_0_reconstruct_lp138_buf141_ld446_merged1904[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[6 + 8merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 255 }
    // { merged_0_reconstruct_lp138_buf141_ld446_merged1904[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[5 + 8merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 255 }
    // { merged_0_reconstruct_lp138_buf141_ld446_merged1904[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[4 + 8merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 255 }
    // { merged_0_reconstruct_lp138_buf141_ld446_merged1904[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[3 + 8merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 255 }
    // { merged_0_reconstruct_lp138_buf141_ld446_merged1904[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[2 + 8merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 255 }
    // { merged_0_reconstruct_lp138_buf141_ld446_merged1904[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[1 + 8merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 255 }
    // { merged_0_reconstruct_lp138_buf141_ld446_merged1904[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[8merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 255 }
  // # of banks: 8
  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_347_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_339_cache merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_347_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_339;
  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_348_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_340_cache merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_348_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_340;
  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_349_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_341_cache merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_349_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_341;
  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_350_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_342_cache merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_350_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_342;
  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_351_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_343_cache merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_351_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_343;
  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_352_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_344_cache merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_352_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_344;
  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_353_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_345_cache merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_353_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_345;
  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_354_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_346_cache merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_354_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_346;
};



inline void merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_347_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_347, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_347_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_339.push(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_347);
}

inline void merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_348_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_348, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_348_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_340.push(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_348);
}

inline void merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_349_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_349, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_349_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_341.push(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_349);
}

inline void merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_350_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_350, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_350_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_342.push(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_350);
}

inline void merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_351_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_351, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_351_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_343.push(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_351);
}

inline void merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_352_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_352, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_352_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_344.push(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_352);
}

inline void merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_353_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_353, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_353_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_345.push(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_353);
}

inline void merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_354_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_354, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_354_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_346.push(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_354);
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_339_select(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138_buf141_ld447, int merged_0_reconstruct_lp138_buf141_ld446, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_339 read pattern: { merged_0_reconstruct_lp138_buf141_ld446_merged1904[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[7 + 8merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 255 }
  // Read schedule : { merged_0_reconstruct_lp138_buf141_ld446_merged1904[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 112] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_0_reconstruct_lp138140_merged1732[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_347 = merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_347_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_339.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_347;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_340_select(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138_buf141_ld447, int merged_0_reconstruct_lp138_buf141_ld446, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_340 read pattern: { merged_0_reconstruct_lp138_buf141_ld446_merged1904[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[6 + 8merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 255 }
  // Read schedule : { merged_0_reconstruct_lp138_buf141_ld446_merged1904[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 112] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_0_reconstruct_lp138140_merged1732[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_348 = merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_348_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_340.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_348;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_341_select(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138_buf141_ld447, int merged_0_reconstruct_lp138_buf141_ld446, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_341 read pattern: { merged_0_reconstruct_lp138_buf141_ld446_merged1904[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[5 + 8merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 255 }
  // Read schedule : { merged_0_reconstruct_lp138_buf141_ld446_merged1904[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 112] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_0_reconstruct_lp138140_merged1732[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_349 = merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_349_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_341.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_349;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_342_select(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138_buf141_ld447, int merged_0_reconstruct_lp138_buf141_ld446, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_342 read pattern: { merged_0_reconstruct_lp138_buf141_ld446_merged1904[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[4 + 8merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 255 }
  // Read schedule : { merged_0_reconstruct_lp138_buf141_ld446_merged1904[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 112] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_0_reconstruct_lp138140_merged1732[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_350 = merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_350_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_342.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_350;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_343_select(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138_buf141_ld447, int merged_0_reconstruct_lp138_buf141_ld446, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_343 read pattern: { merged_0_reconstruct_lp138_buf141_ld446_merged1904[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[3 + 8merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 255 }
  // Read schedule : { merged_0_reconstruct_lp138_buf141_ld446_merged1904[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 112] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_0_reconstruct_lp138140_merged1732[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_351 = merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_351_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_343.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_351;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_344_select(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138_buf141_ld447, int merged_0_reconstruct_lp138_buf141_ld446, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_344 read pattern: { merged_0_reconstruct_lp138_buf141_ld446_merged1904[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[2 + 8merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 255 }
  // Read schedule : { merged_0_reconstruct_lp138_buf141_ld446_merged1904[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 112] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_0_reconstruct_lp138140_merged1732[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_352 = merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_352_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_344.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_352;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_345_select(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138_buf141_ld447, int merged_0_reconstruct_lp138_buf141_ld446, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_345 read pattern: { merged_0_reconstruct_lp138_buf141_ld446_merged1904[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[1 + 8merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 255 }
  // Read schedule : { merged_0_reconstruct_lp138_buf141_ld446_merged1904[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 112] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_0_reconstruct_lp138140_merged1732[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_353 = merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_353_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_345.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_353;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_346_select(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138_buf141_ld447, int merged_0_reconstruct_lp138_buf141_ld446, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_346 read pattern: { merged_0_reconstruct_lp138_buf141_ld446_merged1904[root = 0, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446] -> merged_0_reconstruct_lp138_buf141[8merged_0_reconstruct_lp138_buf141_ld446, merged_0_reconstruct_lp138_buf141_ld447] : 0 <= merged_0_reconstruct_lp138_buf141_ld447 <= 2047 and 0 <= merged_0_reconstruct_lp138_buf141_ld446 <= 255 }
  // Read schedule : { merged_0_reconstruct_lp138_buf141_ld446_merged1904[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 112] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_0_reconstruct_lp138140_merged1732[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_354 = merged_0_reconstruct_lp138_buf141.merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_354_to_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_346.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_354;
  return 0;
}

// # of bundles = 2
// merged_0_reconstruct_lp138140_merged1732_write
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_347
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_348
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_349
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_350
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_351
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_352
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_353
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_354
inline void merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_write_bundle_write(hw_uint<256>& merged_0_reconstruct_lp138140_merged1732_write, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_347_res = merged_0_reconstruct_lp138140_merged1732_write.extract<0, 31>();
	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_347_write(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_347_res, merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_348_res = merged_0_reconstruct_lp138140_merged1732_write.extract<32, 63>();
	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_348_write(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_348_res, merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_349_res = merged_0_reconstruct_lp138140_merged1732_write.extract<64, 95>();
	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_349_write(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_349_res, merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_350_res = merged_0_reconstruct_lp138140_merged1732_write.extract<96, 127>();
	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_350_write(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_350_res, merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_351_res = merged_0_reconstruct_lp138140_merged1732_write.extract<128, 159>();
	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_351_write(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_351_res, merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_352_res = merged_0_reconstruct_lp138140_merged1732_write.extract<160, 191>();
	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_352_write(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_352_res, merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_353_res = merged_0_reconstruct_lp138140_merged1732_write.extract<192, 223>();
	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_353_write(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_353_res, merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_354_res = merged_0_reconstruct_lp138140_merged1732_write.extract<224, 255>();
	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_354_write(merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_354_res, merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
}

// merged_0_reconstruct_lp138_buf141_ld446_merged1904_read
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_339
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_340
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_341
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_342
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_343
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_344
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_345
//	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_346
inline hw_uint<256> merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_read_bundle_read(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int root, int merged_0_reconstruct_lp138_buf141_ld447, int merged_0_reconstruct_lp138_buf141_ld446, int dynamic_address) {
  // # of ports in bundle: 8
    // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_339
    // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_340
    // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_341
    // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_342
    // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_343
    // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_344
    // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_345
    // merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_346

	hw_uint<256> result;
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_339_res = merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_339_select(merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446, dynamic_address);
	set_at<0, 256>(result, merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_339_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_340_res = merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_340_select(merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446, dynamic_address);
	set_at<32, 256>(result, merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_340_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_341_res = merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_341_select(merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446, dynamic_address);
	set_at<64, 256>(result, merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_341_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_342_res = merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_342_select(merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446, dynamic_address);
	set_at<96, 256>(result, merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_342_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_343_res = merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_343_select(merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446, dynamic_address);
	set_at<128, 256>(result, merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_343_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_344_res = merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_344_select(merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446, dynamic_address);
	set_at<160, 256>(result, merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_344_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_345_res = merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_345_select(merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446, dynamic_address);
	set_at<192, 256>(result, merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_345_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_346_res = merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_346_select(merged_0_reconstruct_lp138_buf141, root, merged_0_reconstruct_lp138_buf141_ld447, merged_0_reconstruct_lp138_buf141_ld446, dynamic_address);
	set_at<224, 256>(result, merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_346_res);
	return result;
}

struct merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_315_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_92_cache {
	// RAM Box: {[7, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_316_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_93_cache {
	// RAM Box: {[6, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_317_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_94_cache {
	// RAM Box: {[5, 2045], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_318_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_95_cache {
	// RAM Box: {[4, 2044], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_319_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_96_cache {
	// RAM Box: {[3, 2043], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_320_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_97_cache {
	// RAM Box: {[2, 2042], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_321_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_98_cache {
	// RAM Box: {[1, 2041], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_322_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_99_cache {
	// RAM Box: {[0, 2040], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache {
  // Reader addrs...
    // { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[7 + 8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255 }
    // { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[6 + 8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255 }
    // { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[5 + 8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255 }
    // { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[4 + 8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255 }
    // { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[3 + 8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255 }
    // { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[2 + 8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255 }
    // { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[1 + 8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255 }
    // { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255 }
  // # of banks: 8
  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_315_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_92_cache merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_315_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_92;
  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_316_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_93_cache merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_316_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_93;
  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_317_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_94_cache merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_317_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_94;
  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_318_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_95_cache merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_318_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_95;
  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_319_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_96_cache merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_319_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_96;
  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_320_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_97_cache merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_320_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_97;
  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_321_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_98_cache merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_321_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_98;
  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_322_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_99_cache merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_322_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_99;
};



inline void merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_315_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_315, merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_315_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_92.push(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_315);
}

inline void merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_316_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_316, merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_316_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_93.push(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_316);
}

inline void merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_317_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_317, merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_317_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_94.push(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_317);
}

inline void merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_318_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_318, merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_318_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_95.push(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_318);
}

inline void merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_319_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_319, merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_319_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_96.push(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_319);
}

inline void merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_320_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_320, merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_320_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_97.push(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_320);
}

inline void merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_321_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_321, merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_321_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_98.push(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_321);
}

inline void merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_322_write(hw_uint<32> & merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_322, merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, int dynamic_address) {
  merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_322_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_99.push(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_322);
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_92_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int pw_math_merged_0_reconstruct_lp138_buf141147148, int pw_math_merged_0_reconstruct_lp138_buf141147149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_92 read pattern: { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[7 + 8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255 }
  // Read schedule : { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 114] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 113] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_315 = merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_315_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_92.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_315;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_93_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int pw_math_merged_0_reconstruct_lp138_buf141147148, int pw_math_merged_0_reconstruct_lp138_buf141147149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_93 read pattern: { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[6 + 8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255 }
  // Read schedule : { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 114] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 113] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_316 = merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_316_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_93.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_316;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_94_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int pw_math_merged_0_reconstruct_lp138_buf141147148, int pw_math_merged_0_reconstruct_lp138_buf141147149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_94 read pattern: { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[5 + 8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255 }
  // Read schedule : { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 114] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 113] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_317 = merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_317_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_94.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_317;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_95_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int pw_math_merged_0_reconstruct_lp138_buf141147148, int pw_math_merged_0_reconstruct_lp138_buf141147149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_95 read pattern: { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[4 + 8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255 }
  // Read schedule : { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 114] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 113] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_318 = merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_318_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_95.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_318;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_96_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int pw_math_merged_0_reconstruct_lp138_buf141147148, int pw_math_merged_0_reconstruct_lp138_buf141147149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_96 read pattern: { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[3 + 8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255 }
  // Read schedule : { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 114] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 113] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_319 = merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_319_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_96.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_319;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_97_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int pw_math_merged_0_reconstruct_lp138_buf141147148, int pw_math_merged_0_reconstruct_lp138_buf141147149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_97 read pattern: { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[2 + 8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255 }
  // Read schedule : { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 114] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 113] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_320 = merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_320_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_97.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_320;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_98_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int pw_math_merged_0_reconstruct_lp138_buf141147148, int pw_math_merged_0_reconstruct_lp138_buf141147149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_98 read pattern: { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[1 + 8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255 }
  // Read schedule : { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 114] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 113] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_321 = merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_321_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_98.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_321;
  return 0;
}

inline hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_99_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int pw_math_merged_0_reconstruct_lp138_buf141147148, int pw_math_merged_0_reconstruct_lp138_buf141147149, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_99 read pattern: { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> merged_0_reconstruct_lp138_buf141_FIFO_buf613[8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255 }
  // Read schedule : { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 114] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 113] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_322 = merged_0_reconstruct_lp138_buf141_FIFO_buf613.merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_322_to_merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_99.peek(/* one reader or all rams */ 0);
  return value_merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_322;
  return 0;
}

// # of bundles = 2
// merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_write
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_315
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_316
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_317
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_318
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_319
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_320
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_321
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_322
inline void merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_write_bundle_write(hw_uint<256>& merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_write, merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, int merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, int dynamic_address) {
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_315_res = merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_write.extract<0, 31>();
	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_315_write(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_315_res, merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_316_res = merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_write.extract<32, 63>();
	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_316_write(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_316_res, merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_317_res = merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_write.extract<64, 95>();
	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_317_write(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_317_res, merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_318_res = merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_write.extract<96, 127>();
	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_318_write(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_318_res, merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_319_res = merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_write.extract<128, 159>();
	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_319_write(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_319_res, merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_320_res = merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_write.extract<160, 191>();
	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_320_write(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_320_res, merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_321_res = merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_write.extract<192, 223>();
	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_321_write(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_321_res, merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, dynamic_address);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_322_res = merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_write.extract<224, 255>();
	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_322_write(merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_322_res, merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615, merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614, dynamic_address);
}

// pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_read
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_92
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_93
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_94
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_95
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_96
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_97
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_98
//	merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_99
inline hw_uint<256> merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_read_bundle_read(merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int root, int pw_math_merged_0_reconstruct_lp138_buf141147148, int pw_math_merged_0_reconstruct_lp138_buf141147149, int dynamic_address) {
  // # of ports in bundle: 8
    // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_92
    // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_93
    // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_94
    // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_95
    // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_96
    // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_97
    // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_98
    // merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_99

	hw_uint<256> result;
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_92_res = merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_92_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149, dynamic_address);
	set_at<0, 256>(result, merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_92_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_93_res = merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_93_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149, dynamic_address);
	set_at<32, 256>(result, merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_93_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_94_res = merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_94_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149, dynamic_address);
	set_at<64, 256>(result, merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_94_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_95_res = merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_95_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149, dynamic_address);
	set_at<96, 256>(result, merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_95_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_96_res = merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_96_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149, dynamic_address);
	set_at<128, 256>(result, merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_96_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_97_res = merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_97_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149, dynamic_address);
	set_at<160, 256>(result, merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_97_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_98_res = merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_98_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149, dynamic_address);
	set_at<192, 256>(result, merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_98_res);
	hw_uint<32>  merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_99_res = merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_99_select(merged_0_reconstruct_lp138_buf141_FIFO_buf613, root, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149, dynamic_address);
	set_at<224, 256>(result, merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_99_res);
	return result;
}

struct merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_106_to_merged_1_merged_1_ld450_merged1810_295_cache {
	// RAM Box: {[3, 1023], [0, 1023]}
	// Capacity: 513
	// # of read delays: 513
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512
	fifo<hw_uint<32> , 513> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(512 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_107_to_merged_1_merged_1_ld450_merged1810_296_cache {
	// RAM Box: {[2, 1022], [0, 1023]}
	// Capacity: 513
	// # of read delays: 513
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512
	fifo<hw_uint<32> , 513> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(512 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_108_to_merged_1_merged_1_ld450_merged1810_297_cache {
	// RAM Box: {[1, 1021], [0, 1023]}
	// Capacity: 513
	// # of read delays: 513
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512
	fifo<hw_uint<32> , 513> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(512 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_109_to_merged_1_merged_1_ld450_merged1810_298_cache {
	// RAM Box: {[0, 1020], [0, 1023]}
	// Capacity: 513
	// # of read delays: 513
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255, 256, 257, 258, 259, 260, 261, 262, 263, 264, 265, 266, 267, 268, 269, 270, 271, 272, 273, 274, 275, 276, 277, 278, 279, 280, 281, 282, 283, 284, 285, 286, 287, 288, 289, 290, 291, 292, 293, 294, 295, 296, 297, 298, 299, 300, 301, 302, 303, 304, 305, 306, 307, 308, 309, 310, 311, 312, 313, 314, 315, 316, 317, 318, 319, 320, 321, 322, 323, 324, 325, 326, 327, 328, 329, 330, 331, 332, 333, 334, 335, 336, 337, 338, 339, 340, 341, 342, 343, 344, 345, 346, 347, 348, 349, 350, 351, 352, 353, 354, 355, 356, 357, 358, 359, 360, 361, 362, 363, 364, 365, 366, 367, 368, 369, 370, 371, 372, 373, 374, 375, 376, 377, 378, 379, 380, 381, 382, 383, 384, 385, 386, 387, 388, 389, 390, 391, 392, 393, 394, 395, 396, 397, 398, 399, 400, 401, 402, 403, 404, 405, 406, 407, 408, 409, 410, 411, 412, 413, 414, 415, 416, 417, 418, 419, 420, 421, 422, 423, 424, 425, 426, 427, 428, 429, 430, 431, 432, 433, 434, 435, 436, 437, 438, 439, 440, 441, 442, 443, 444, 445, 446, 447, 448, 449, 450, 451, 452, 453, 454, 455, 456, 457, 458, 459, 460, 461, 462, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489, 490, 491, 492, 493, 494, 495, 496, 497, 498, 499, 500, 501, 502, 503, 504, 505, 506, 507, 508, 509, 510, 511, 512
	fifo<hw_uint<32> , 513> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(512 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_cache {
  // Reader addrs...
    // { merged_1_ld450_merged1810[root = 0, merged_1_ld451, merged_1_ld450] -> merged_1[3 + 4merged_1_ld450, merged_1_ld451] : 0 <= merged_1_ld451 <= 1023 and 0 <= merged_1_ld450 <= 255 }
    // { merged_1_ld450_merged1810[root = 0, merged_1_ld451, merged_1_ld450] -> merged_1[2 + 4merged_1_ld450, merged_1_ld451] : 0 <= merged_1_ld451 <= 1023 and 0 <= merged_1_ld450 <= 255 }
    // { merged_1_ld450_merged1810[root = 0, merged_1_ld451, merged_1_ld450] -> merged_1[1 + 4merged_1_ld450, merged_1_ld451] : 0 <= merged_1_ld451 <= 1023 and 0 <= merged_1_ld450 <= 255 }
    // { merged_1_ld450_merged1810[root = 0, merged_1_ld451, merged_1_ld450] -> merged_1[4merged_1_ld450, merged_1_ld451] : 0 <= merged_1_ld451 <= 1023 and 0 <= merged_1_ld450 <= 255 }
  // # of banks: 4
  merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_106_to_merged_1_merged_1_ld450_merged1810_295_cache merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_106_to_merged_1_merged_1_ld450_merged1810_295;
  merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_107_to_merged_1_merged_1_ld450_merged1810_296_cache merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_107_to_merged_1_merged_1_ld450_merged1810_296;
  merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_108_to_merged_1_merged_1_ld450_merged1810_297_cache merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_108_to_merged_1_merged_1_ld450_merged1810_297;
  merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_109_to_merged_1_merged_1_ld450_merged1810_298_cache merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_109_to_merged_1_merged_1_ld450_merged1810_298;
};



inline void merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_106_write(hw_uint<32> & merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_106, merged_1_cache& merged_1, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
  merged_1.merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_106_to_merged_1_merged_1_ld450_merged1810_295.push(merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_106);
}

inline void merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_107_write(hw_uint<32> & merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_107, merged_1_cache& merged_1, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
  merged_1.merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_107_to_merged_1_merged_1_ld450_merged1810_296.push(merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_107);
}

inline void merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_108_write(hw_uint<32> & merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_108, merged_1_cache& merged_1, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
  merged_1.merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_108_to_merged_1_merged_1_ld450_merged1810_297.push(merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_108);
}

inline void merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_109_write(hw_uint<32> & merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_109, merged_1_cache& merged_1, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
  merged_1.merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_109_to_merged_1_merged_1_ld450_merged1810_298.push(merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_109);
}

inline hw_uint<32>  merged_1_merged_1_ld450_merged1810_295_select(merged_1_cache& merged_1, int root, int merged_1_ld451, int merged_1_ld450, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_merged_1_ld450_merged1810_295 read pattern: { merged_1_ld450_merged1810[root = 0, merged_1_ld451, merged_1_ld450] -> merged_1[3 + 4merged_1_ld450, merged_1_ld451] : 0 <= merged_1_ld451 <= 1023 and 0 <= merged_1_ld450 <= 255 }
  // Read schedule : { merged_1_ld450_merged1810[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 88] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 86] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_106 = merged_1.merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_106_to_merged_1_merged_1_ld450_merged1810_295.peek(/* one reader or all rams */ (-255 + merged_1_ld450 == 0 && -1022 + merged_1_ld451 == 0) ? (256) : (254 - merged_1_ld450 >= 0 && 1021 - merged_1_ld451 >= 0) ? (512) : (-1023 + merged_1_ld451 == 0 && 254 - merged_1_ld450 >= 0) ? ((255 - merged_1_ld450)) : (-255 + merged_1_ld450 == 0 && 1021 - merged_1_ld451 >= 0) ? (512) : (-1022 + merged_1_ld451 == 0 && 254 - merged_1_ld450 >= 0) ? ((511 - merged_1_ld450)) : 0);
  return value_merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_106;
  return 0;
}

inline hw_uint<32>  merged_1_merged_1_ld450_merged1810_296_select(merged_1_cache& merged_1, int root, int merged_1_ld451, int merged_1_ld450, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_merged_1_ld450_merged1810_296 read pattern: { merged_1_ld450_merged1810[root = 0, merged_1_ld451, merged_1_ld450] -> merged_1[2 + 4merged_1_ld450, merged_1_ld451] : 0 <= merged_1_ld451 <= 1023 and 0 <= merged_1_ld450 <= 255 }
  // Read schedule : { merged_1_ld450_merged1810[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 88] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 86] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_107 = merged_1.merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_107_to_merged_1_merged_1_ld450_merged1810_296.peek(/* one reader or all rams */ (-255 + merged_1_ld450 == 0 && -1022 + merged_1_ld451 == 0) ? (256) : (254 - merged_1_ld450 >= 0 && 1021 - merged_1_ld451 >= 0) ? (512) : (-1023 + merged_1_ld451 == 0 && 254 - merged_1_ld450 >= 0) ? ((255 - merged_1_ld450)) : (-255 + merged_1_ld450 == 0 && 1021 - merged_1_ld451 >= 0) ? (512) : (-1022 + merged_1_ld451 == 0 && 254 - merged_1_ld450 >= 0) ? ((511 - merged_1_ld450)) : 0);
  return value_merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_107;
  return 0;
}

inline hw_uint<32>  merged_1_merged_1_ld450_merged1810_297_select(merged_1_cache& merged_1, int root, int merged_1_ld451, int merged_1_ld450, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_merged_1_ld450_merged1810_297 read pattern: { merged_1_ld450_merged1810[root = 0, merged_1_ld451, merged_1_ld450] -> merged_1[1 + 4merged_1_ld450, merged_1_ld451] : 0 <= merged_1_ld451 <= 1023 and 0 <= merged_1_ld450 <= 255 }
  // Read schedule : { merged_1_ld450_merged1810[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 88] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 86] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_108 = merged_1.merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_108_to_merged_1_merged_1_ld450_merged1810_297.peek(/* one reader or all rams */ (-255 + merged_1_ld450 == 0 && -1022 + merged_1_ld451 == 0) ? (256) : (254 - merged_1_ld450 >= 0 && 1021 - merged_1_ld451 >= 0) ? (512) : (-1023 + merged_1_ld451 == 0 && 254 - merged_1_ld450 >= 0) ? ((255 - merged_1_ld450)) : (-255 + merged_1_ld450 == 0 && 1021 - merged_1_ld451 >= 0) ? (512) : (-1022 + merged_1_ld451 == 0 && 254 - merged_1_ld450 >= 0) ? ((511 - merged_1_ld450)) : 0);
  return value_merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_108;
  return 0;
}

inline hw_uint<32>  merged_1_merged_1_ld450_merged1810_298_select(merged_1_cache& merged_1, int root, int merged_1_ld451, int merged_1_ld450, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_merged_1_ld450_merged1810_298 read pattern: { merged_1_ld450_merged1810[root = 0, merged_1_ld451, merged_1_ld450] -> merged_1[4merged_1_ld450, merged_1_ld451] : 0 <= merged_1_ld451 <= 1023 and 0 <= merged_1_ld450 <= 255 }
  // Read schedule : { merged_1_ld450_merged1810[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 88] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 86] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_109 = merged_1.merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_109_to_merged_1_merged_1_ld450_merged1810_298.peek(/* one reader or all rams */ (-255 + merged_1_ld450 == 0 && -1022 + merged_1_ld451 == 0) ? (256) : (254 - merged_1_ld450 >= 0 && 1021 - merged_1_ld451 >= 0) ? (512) : (-1023 + merged_1_ld451 == 0 && 254 - merged_1_ld450 >= 0) ? ((255 - merged_1_ld450)) : (-255 + merged_1_ld450 == 0 && 1021 - merged_1_ld451 >= 0) ? (512) : (-1022 + merged_1_ld451 == 0 && 254 - merged_1_ld450 >= 0) ? ((511 - merged_1_ld450)) : 0);
  return value_merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_109;
  return 0;
}

// # of bundles = 2
// merged_1_ld450_merged1810_read
//	merged_1_merged_1_ld450_merged1810_295
//	merged_1_merged_1_ld450_merged1810_296
//	merged_1_merged_1_ld450_merged1810_297
//	merged_1_merged_1_ld450_merged1810_298
inline hw_uint<128> merged_1_merged_1_ld450_merged1810_read_bundle_read(merged_1_cache& merged_1, int root, int merged_1_ld451, int merged_1_ld450, int dynamic_address) {
  // # of ports in bundle: 4
    // merged_1_merged_1_ld450_merged1810_295
    // merged_1_merged_1_ld450_merged1810_296
    // merged_1_merged_1_ld450_merged1810_297
    // merged_1_merged_1_ld450_merged1810_298

	hw_uint<128> result;
	hw_uint<32>  merged_1_merged_1_ld450_merged1810_295_res = merged_1_merged_1_ld450_merged1810_295_select(merged_1, root, merged_1_ld451, merged_1_ld450, dynamic_address);
	set_at<0, 128>(result, merged_1_merged_1_ld450_merged1810_295_res);
	hw_uint<32>  merged_1_merged_1_ld450_merged1810_296_res = merged_1_merged_1_ld450_merged1810_296_select(merged_1, root, merged_1_ld451, merged_1_ld450, dynamic_address);
	set_at<32, 128>(result, merged_1_merged_1_ld450_merged1810_296_res);
	hw_uint<32>  merged_1_merged_1_ld450_merged1810_297_res = merged_1_merged_1_ld450_merged1810_297_select(merged_1, root, merged_1_ld451, merged_1_ld450, dynamic_address);
	set_at<64, 128>(result, merged_1_merged_1_ld450_merged1810_297_res);
	hw_uint<32>  merged_1_merged_1_ld450_merged1810_298_res = merged_1_merged_1_ld450_merged1810_298_select(merged_1, root, merged_1_ld451, merged_1_ld450, dynamic_address);
	set_at<96, 128>(result, merged_1_merged_1_ld450_merged1810_298_res);
	return result;
}

// pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_write
//	merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_106
//	merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_107
//	merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_108
//	merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_109
inline void merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_write_bundle_write(hw_uint<128>& pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_write, merged_1_cache& merged_1, int root, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, int pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, int dynamic_address) {
	hw_uint<32>  merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_106_res = pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_write.extract<0, 31>();
	merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_106_write(merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_106_res, merged_1, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	hw_uint<32>  merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_107_res = pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_write.extract<32, 63>();
	merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_107_write(merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_107_res, merged_1, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	hw_uint<32>  merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_108_res = pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_write.extract<64, 95>();
	merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_108_write(merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_108_res, merged_1, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
	hw_uint<32>  merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_109_res = pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_write.extract<96, 127>();
	merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_109_write(merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_109_res, merged_1, root, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109, pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110, dynamic_address);
}

struct merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_223_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_283_cache {
	// RAM Box: {[3, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_224_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_285_cache {
	// RAM Box: {[2, 1022], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_225_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_287_cache {
	// RAM Box: {[1, 1021], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_226_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_289_cache {
	// RAM Box: {[0, 1020], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_FIFO_buf617_cache {
  // Reader addrs...
    // { merged_1_reconstruct_lp129131_merged1727[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_1_FIFO_buf617[3 + 4merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 255 }
    // { merged_1_reconstruct_lp129131_merged1727[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_1_FIFO_buf617[2 + 4merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 255 }
    // { merged_1_reconstruct_lp129131_merged1727[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_1_FIFO_buf617[1 + 4merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 255 }
    // { merged_1_reconstruct_lp129131_merged1727[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_1_FIFO_buf617[4merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 255 }
  // # of banks: 4
  merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_223_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_283_cache merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_223_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_283;
  merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_224_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_285_cache merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_224_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_285;
  merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_225_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_287_cache merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_225_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_287;
  merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_226_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_289_cache merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_226_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_289;
};



inline void merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_223_write(hw_uint<32> & merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_223, merged_1_FIFO_buf617_cache& merged_1_FIFO_buf617, int root, int merged_1_to_gp_13449_ld619, int merged_1_to_gp_13449_ld618, int dynamic_address) {
  merged_1_FIFO_buf617.merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_223_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_283.push(merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_223);
}

inline void merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_224_write(hw_uint<32> & merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_224, merged_1_FIFO_buf617_cache& merged_1_FIFO_buf617, int root, int merged_1_to_gp_13449_ld619, int merged_1_to_gp_13449_ld618, int dynamic_address) {
  merged_1_FIFO_buf617.merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_224_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_285.push(merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_224);
}

inline void merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_225_write(hw_uint<32> & merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_225, merged_1_FIFO_buf617_cache& merged_1_FIFO_buf617, int root, int merged_1_to_gp_13449_ld619, int merged_1_to_gp_13449_ld618, int dynamic_address) {
  merged_1_FIFO_buf617.merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_225_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_287.push(merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_225);
}

inline void merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_226_write(hw_uint<32> & merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_226, merged_1_FIFO_buf617_cache& merged_1_FIFO_buf617, int root, int merged_1_to_gp_13449_ld619, int merged_1_to_gp_13449_ld618, int dynamic_address) {
  merged_1_FIFO_buf617.merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_226_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_289.push(merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_226);
}

inline hw_uint<32>  merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_283_select(merged_1_FIFO_buf617_cache& merged_1_FIFO_buf617, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_283 read pattern: { merged_1_reconstruct_lp129131_merged1727[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_1_FIFO_buf617[3 + 4merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 255 }
  // Read schedule : { merged_1_reconstruct_lp129131_merged1727[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { merged_1_to_gp_13449_ld618_merged1894[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 90] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_223 = merged_1_FIFO_buf617.merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_223_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_283.peek(/* one reader or all rams */ 0);
  return value_merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_223;
  return 0;
}

inline hw_uint<32>  merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_285_select(merged_1_FIFO_buf617_cache& merged_1_FIFO_buf617, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_285 read pattern: { merged_1_reconstruct_lp129131_merged1727[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_1_FIFO_buf617[2 + 4merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 255 }
  // Read schedule : { merged_1_reconstruct_lp129131_merged1727[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { merged_1_to_gp_13449_ld618_merged1894[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 90] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_224 = merged_1_FIFO_buf617.merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_224_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_285.peek(/* one reader or all rams */ 0);
  return value_merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_224;
  return 0;
}

inline hw_uint<32>  merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_287_select(merged_1_FIFO_buf617_cache& merged_1_FIFO_buf617, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_287 read pattern: { merged_1_reconstruct_lp129131_merged1727[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_1_FIFO_buf617[1 + 4merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 255 }
  // Read schedule : { merged_1_reconstruct_lp129131_merged1727[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { merged_1_to_gp_13449_ld618_merged1894[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 90] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_225 = merged_1_FIFO_buf617.merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_225_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_287.peek(/* one reader or all rams */ 0);
  return value_merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_225;
  return 0;
}

inline hw_uint<32>  merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_289_select(merged_1_FIFO_buf617_cache& merged_1_FIFO_buf617, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_289 read pattern: { merged_1_reconstruct_lp129131_merged1727[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_1_FIFO_buf617[4merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 255 }
  // Read schedule : { merged_1_reconstruct_lp129131_merged1727[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { merged_1_to_gp_13449_ld618_merged1894[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 90] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_226 = merged_1_FIFO_buf617.merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_226_to_merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_289.peek(/* one reader or all rams */ 0);
  return value_merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_226;
  return 0;
}

// # of bundles = 2
// merged_1_reconstruct_lp129131_merged1727_read
//	merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_283
//	merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_285
//	merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_287
//	merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_289
inline hw_uint<128> merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_read_bundle_read(merged_1_FIFO_buf617_cache& merged_1_FIFO_buf617, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
  // # of ports in bundle: 4
    // merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_283
    // merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_285
    // merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_287
    // merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_289

	hw_uint<128> result;
	hw_uint<32>  merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_283_res = merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_283_select(merged_1_FIFO_buf617, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	set_at<0, 128>(result, merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_283_res);
	hw_uint<32>  merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_285_res = merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_285_select(merged_1_FIFO_buf617, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	set_at<32, 128>(result, merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_285_res);
	hw_uint<32>  merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_287_res = merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_287_select(merged_1_FIFO_buf617, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	set_at<64, 128>(result, merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_287_res);
	hw_uint<32>  merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_289_res = merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_289_select(merged_1_FIFO_buf617, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	set_at<96, 128>(result, merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_289_res);
	return result;
}

// merged_1_to_gp_13449_ld618_merged1894_write
//	merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_223
//	merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_224
//	merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_225
//	merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_226
inline void merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_write_bundle_write(hw_uint<128>& merged_1_to_gp_13449_ld618_merged1894_write, merged_1_FIFO_buf617_cache& merged_1_FIFO_buf617, int root, int merged_1_to_gp_13449_ld619, int merged_1_to_gp_13449_ld618, int dynamic_address) {
	hw_uint<32>  merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_223_res = merged_1_to_gp_13449_ld618_merged1894_write.extract<0, 31>();
	merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_223_write(merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_223_res, merged_1_FIFO_buf617, root, merged_1_to_gp_13449_ld619, merged_1_to_gp_13449_ld618, dynamic_address);
	hw_uint<32>  merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_224_res = merged_1_to_gp_13449_ld618_merged1894_write.extract<32, 63>();
	merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_224_write(merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_224_res, merged_1_FIFO_buf617, root, merged_1_to_gp_13449_ld619, merged_1_to_gp_13449_ld618, dynamic_address);
	hw_uint<32>  merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_225_res = merged_1_to_gp_13449_ld618_merged1894_write.extract<64, 95>();
	merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_225_write(merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_225_res, merged_1_FIFO_buf617, root, merged_1_to_gp_13449_ld619, merged_1_to_gp_13449_ld618, dynamic_address);
	hw_uint<32>  merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_226_res = merged_1_to_gp_13449_ld618_merged1894_write.extract<96, 127>();
	merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_226_write(merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_226_res, merged_1_FIFO_buf617, root, merged_1_to_gp_13449_ld619, merged_1_to_gp_13449_ld618, dynamic_address);
}

struct merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_279_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_275_cache {
	// RAM Box: {[3, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_280_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_276_cache {
	// RAM Box: {[2, 1022], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_281_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_277_cache {
	// RAM Box: {[1, 1021], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_282_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_278_cache {
	// RAM Box: {[0, 1020], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_cache {
  // Reader addrs...
    // { merged_1_reconstruct_lp129_buf132_ld454_merged1812[root = 0, merged_1_reconstruct_lp129_buf132_ld455, merged_1_reconstruct_lp129_buf132_ld454] -> merged_1_reconstruct_lp129_buf132[3 + 4merged_1_reconstruct_lp129_buf132_ld454, merged_1_reconstruct_lp129_buf132_ld455] : 0 <= merged_1_reconstruct_lp129_buf132_ld455 <= 1023 and 0 <= merged_1_reconstruct_lp129_buf132_ld454 <= 255 }
    // { merged_1_reconstruct_lp129_buf132_ld454_merged1812[root = 0, merged_1_reconstruct_lp129_buf132_ld455, merged_1_reconstruct_lp129_buf132_ld454] -> merged_1_reconstruct_lp129_buf132[2 + 4merged_1_reconstruct_lp129_buf132_ld454, merged_1_reconstruct_lp129_buf132_ld455] : 0 <= merged_1_reconstruct_lp129_buf132_ld455 <= 1023 and 0 <= merged_1_reconstruct_lp129_buf132_ld454 <= 255 }
    // { merged_1_reconstruct_lp129_buf132_ld454_merged1812[root = 0, merged_1_reconstruct_lp129_buf132_ld455, merged_1_reconstruct_lp129_buf132_ld454] -> merged_1_reconstruct_lp129_buf132[1 + 4merged_1_reconstruct_lp129_buf132_ld454, merged_1_reconstruct_lp129_buf132_ld455] : 0 <= merged_1_reconstruct_lp129_buf132_ld455 <= 1023 and 0 <= merged_1_reconstruct_lp129_buf132_ld454 <= 255 }
    // { merged_1_reconstruct_lp129_buf132_ld454_merged1812[root = 0, merged_1_reconstruct_lp129_buf132_ld455, merged_1_reconstruct_lp129_buf132_ld454] -> merged_1_reconstruct_lp129_buf132[4merged_1_reconstruct_lp129_buf132_ld454, merged_1_reconstruct_lp129_buf132_ld455] : 0 <= merged_1_reconstruct_lp129_buf132_ld455 <= 1023 and 0 <= merged_1_reconstruct_lp129_buf132_ld454 <= 255 }
  // # of banks: 4
  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_279_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_275_cache merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_279_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_275;
  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_280_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_276_cache merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_280_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_276;
  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_281_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_277_cache merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_281_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_277;
  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_282_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_278_cache merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_282_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_278;
};



inline void merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_279_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_279, merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132.merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_279_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_275.push(merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_279);
}

inline void merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_280_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_280, merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132.merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_280_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_276.push(merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_280);
}

inline void merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_281_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_281, merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132.merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_281_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_277.push(merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_281);
}

inline void merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_282_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_282, merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132.merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_282_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_278.push(merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_282);
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_275_select(merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int merged_1_reconstruct_lp129_buf132_ld455, int merged_1_reconstruct_lp129_buf132_ld454, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_275 read pattern: { merged_1_reconstruct_lp129_buf132_ld454_merged1812[root = 0, merged_1_reconstruct_lp129_buf132_ld455, merged_1_reconstruct_lp129_buf132_ld454] -> merged_1_reconstruct_lp129_buf132[3 + 4merged_1_reconstruct_lp129_buf132_ld454, merged_1_reconstruct_lp129_buf132_ld455] : 0 <= merged_1_reconstruct_lp129_buf132_ld455 <= 1023 and 0 <= merged_1_reconstruct_lp129_buf132_ld454 <= 255 }
  // Read schedule : { merged_1_reconstruct_lp129_buf132_ld454_merged1812[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 106] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { merged_1_reconstruct_lp129131_merged1727[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_279 = merged_1_reconstruct_lp129_buf132.merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_279_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_275.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_279;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_276_select(merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int merged_1_reconstruct_lp129_buf132_ld455, int merged_1_reconstruct_lp129_buf132_ld454, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_276 read pattern: { merged_1_reconstruct_lp129_buf132_ld454_merged1812[root = 0, merged_1_reconstruct_lp129_buf132_ld455, merged_1_reconstruct_lp129_buf132_ld454] -> merged_1_reconstruct_lp129_buf132[2 + 4merged_1_reconstruct_lp129_buf132_ld454, merged_1_reconstruct_lp129_buf132_ld455] : 0 <= merged_1_reconstruct_lp129_buf132_ld455 <= 1023 and 0 <= merged_1_reconstruct_lp129_buf132_ld454 <= 255 }
  // Read schedule : { merged_1_reconstruct_lp129_buf132_ld454_merged1812[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 106] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { merged_1_reconstruct_lp129131_merged1727[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_280 = merged_1_reconstruct_lp129_buf132.merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_280_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_276.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_280;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_277_select(merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int merged_1_reconstruct_lp129_buf132_ld455, int merged_1_reconstruct_lp129_buf132_ld454, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_277 read pattern: { merged_1_reconstruct_lp129_buf132_ld454_merged1812[root = 0, merged_1_reconstruct_lp129_buf132_ld455, merged_1_reconstruct_lp129_buf132_ld454] -> merged_1_reconstruct_lp129_buf132[1 + 4merged_1_reconstruct_lp129_buf132_ld454, merged_1_reconstruct_lp129_buf132_ld455] : 0 <= merged_1_reconstruct_lp129_buf132_ld455 <= 1023 and 0 <= merged_1_reconstruct_lp129_buf132_ld454 <= 255 }
  // Read schedule : { merged_1_reconstruct_lp129_buf132_ld454_merged1812[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 106] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { merged_1_reconstruct_lp129131_merged1727[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_281 = merged_1_reconstruct_lp129_buf132.merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_281_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_277.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_281;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_278_select(merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int merged_1_reconstruct_lp129_buf132_ld455, int merged_1_reconstruct_lp129_buf132_ld454, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_278 read pattern: { merged_1_reconstruct_lp129_buf132_ld454_merged1812[root = 0, merged_1_reconstruct_lp129_buf132_ld455, merged_1_reconstruct_lp129_buf132_ld454] -> merged_1_reconstruct_lp129_buf132[4merged_1_reconstruct_lp129_buf132_ld454, merged_1_reconstruct_lp129_buf132_ld455] : 0 <= merged_1_reconstruct_lp129_buf132_ld455 <= 1023 and 0 <= merged_1_reconstruct_lp129_buf132_ld454 <= 255 }
  // Read schedule : { merged_1_reconstruct_lp129_buf132_ld454_merged1812[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 106] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { merged_1_reconstruct_lp129131_merged1727[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_282 = merged_1_reconstruct_lp129_buf132.merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_282_to_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_278.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_282;
  return 0;
}

// # of bundles = 2
// merged_1_reconstruct_lp129131_merged1727_write
//	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_279
//	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_280
//	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_281
//	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_282
inline void merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_write_bundle_write(hw_uint<128>& merged_1_reconstruct_lp129131_merged1727_write, merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_279_res = merged_1_reconstruct_lp129131_merged1727_write.extract<0, 31>();
	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_279_write(merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_279_res, merged_1_reconstruct_lp129_buf132, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_280_res = merged_1_reconstruct_lp129131_merged1727_write.extract<32, 63>();
	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_280_write(merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_280_res, merged_1_reconstruct_lp129_buf132, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_281_res = merged_1_reconstruct_lp129131_merged1727_write.extract<64, 95>();
	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_281_write(merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_281_res, merged_1_reconstruct_lp129_buf132, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_282_res = merged_1_reconstruct_lp129131_merged1727_write.extract<96, 127>();
	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_282_write(merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_282_res, merged_1_reconstruct_lp129_buf132, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
}

// merged_1_reconstruct_lp129_buf132_ld454_merged1812_read
//	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_275
//	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_276
//	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_277
//	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_278
inline hw_uint<128> merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_read_bundle_read(merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int root, int merged_1_reconstruct_lp129_buf132_ld455, int merged_1_reconstruct_lp129_buf132_ld454, int dynamic_address) {
  // # of ports in bundle: 4
    // merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_275
    // merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_276
    // merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_277
    // merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_278

	hw_uint<128> result;
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_275_res = merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_275_select(merged_1_reconstruct_lp129_buf132, root, merged_1_reconstruct_lp129_buf132_ld455, merged_1_reconstruct_lp129_buf132_ld454, dynamic_address);
	set_at<0, 128>(result, merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_275_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_276_res = merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_276_select(merged_1_reconstruct_lp129_buf132, root, merged_1_reconstruct_lp129_buf132_ld455, merged_1_reconstruct_lp129_buf132_ld454, dynamic_address);
	set_at<32, 128>(result, merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_276_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_277_res = merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_277_select(merged_1_reconstruct_lp129_buf132, root, merged_1_reconstruct_lp129_buf132_ld455, merged_1_reconstruct_lp129_buf132_ld454, dynamic_address);
	set_at<64, 128>(result, merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_277_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_278_res = merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_278_select(merged_1_reconstruct_lp129_buf132, root, merged_1_reconstruct_lp129_buf132_ld455, merged_1_reconstruct_lp129_buf132_ld454, dynamic_address);
	set_at<96, 128>(result, merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_278_res);
	return result;
}

struct merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_263_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_20_cache {
	// RAM Box: {[3, 1023], [0, 1023]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_263_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_21_cache {
	// RAM Box: {[3, 1023], [0, 1023]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_264_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_22_cache {
	// RAM Box: {[2, 1022], [0, 1023]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_264_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_23_cache {
	// RAM Box: {[2, 1022], [0, 1023]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_265_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_24_cache {
	// RAM Box: {[1, 1021], [0, 1023]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_265_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_25_cache {
	// RAM Box: {[1, 1021], [0, 1023]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_266_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_26_cache {
	// RAM Box: {[0, 1020], [0, 1023]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_266_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_27_cache {
	// RAM Box: {[0, 1020], [0, 1023]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache {
  // Reader addrs...
    // { us_merged_1_reconstruct_lp129_buf132144_merged1729[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[3 + 4us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 255 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
    // { us_merged_1_reconstruct_lp129_buf132144_merged1729[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[3 + 4us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 255 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
    // { us_merged_1_reconstruct_lp129_buf132144_merged1729[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[2 + 4us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 255 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
    // { us_merged_1_reconstruct_lp129_buf132144_merged1729[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[2 + 4us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 255 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
    // { us_merged_1_reconstruct_lp129_buf132144_merged1729[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[1 + 4us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 255 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
    // { us_merged_1_reconstruct_lp129_buf132144_merged1729[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[1 + 4us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 255 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
    // { us_merged_1_reconstruct_lp129_buf132144_merged1729[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[4us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 255 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
    // { us_merged_1_reconstruct_lp129_buf132144_merged1729[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[4us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 255 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
  // # of banks: 8
  merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_263_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_20_cache merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_263_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_20;
  merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_263_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_21_cache merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_263_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_21;
  merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_264_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_22_cache merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_264_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_22;
  merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_264_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_23_cache merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_264_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_23;
  merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_265_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_24_cache merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_265_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_24;
  merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_265_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_25_cache merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_265_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_25;
  merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_266_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_26_cache merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_266_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_26;
  merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_266_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_27_cache merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_266_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_27;
};



inline void merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_263_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_263, merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623, int merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_263_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_20.push(merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_263);
  merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_263_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_21.push(merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_263);
}

inline void merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_264_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_264, merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623, int merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_264_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_22.push(merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_264);
  merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_264_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_23.push(merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_264);
}

inline void merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_265_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_265, merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623, int merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_265_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_24.push(merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_265);
  merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_265_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_25.push(merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_265);
}

inline void merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_266_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_266, merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623, int merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_266_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_26.push(merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_266);
  merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_266_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_27.push(merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_266);
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_20_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_20 read pattern: { us_merged_1_reconstruct_lp129_buf132144_merged1729[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[3 + 4us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 255 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
  // Read schedule : { us_merged_1_reconstruct_lp129_buf132144_merged1729[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 107] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_263 = merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_263_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_20.peek(/* one reader or all rams */ ((-1 - us_merged_1_reconstruct_lp129_buf132143) % 2 == 0 && 254 - us_merged_1_reconstruct_lp129_buf132144 >= 0) ? ((255 - us_merged_1_reconstruct_lp129_buf132144)) : 0);
  return value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_263;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_21_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_21 read pattern: { us_merged_1_reconstruct_lp129_buf132144_merged1729[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[3 + 4us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 255 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
  // Read schedule : { us_merged_1_reconstruct_lp129_buf132144_merged1729[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 107] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_263 = merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_263_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_21.peek(/* one reader or all rams */ ((-1 - us_merged_1_reconstruct_lp129_buf132143) % 2 == 0 && 254 - us_merged_1_reconstruct_lp129_buf132144 >= 0) ? ((255 - us_merged_1_reconstruct_lp129_buf132144)) : 0);
  return value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_263;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_22_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_22 read pattern: { us_merged_1_reconstruct_lp129_buf132144_merged1729[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[2 + 4us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 255 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
  // Read schedule : { us_merged_1_reconstruct_lp129_buf132144_merged1729[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 107] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_264 = merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_264_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_22.peek(/* one reader or all rams */ ((-1 - us_merged_1_reconstruct_lp129_buf132143) % 2 == 0 && 254 - us_merged_1_reconstruct_lp129_buf132144 >= 0) ? ((255 - us_merged_1_reconstruct_lp129_buf132144)) : 0);
  return value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_264;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_23_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_23 read pattern: { us_merged_1_reconstruct_lp129_buf132144_merged1729[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[2 + 4us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 255 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
  // Read schedule : { us_merged_1_reconstruct_lp129_buf132144_merged1729[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 107] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_264 = merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_264_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_23.peek(/* one reader or all rams */ ((-1 - us_merged_1_reconstruct_lp129_buf132143) % 2 == 0 && 254 - us_merged_1_reconstruct_lp129_buf132144 >= 0) ? ((255 - us_merged_1_reconstruct_lp129_buf132144)) : 0);
  return value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_264;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_24_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_24 read pattern: { us_merged_1_reconstruct_lp129_buf132144_merged1729[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[1 + 4us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 255 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
  // Read schedule : { us_merged_1_reconstruct_lp129_buf132144_merged1729[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 107] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_265 = merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_265_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_24.peek(/* one reader or all rams */ ((-1 - us_merged_1_reconstruct_lp129_buf132143) % 2 == 0 && 254 - us_merged_1_reconstruct_lp129_buf132144 >= 0) ? ((255 - us_merged_1_reconstruct_lp129_buf132144)) : 0);
  return value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_265;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_25_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_25 read pattern: { us_merged_1_reconstruct_lp129_buf132144_merged1729[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[1 + 4us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 255 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
  // Read schedule : { us_merged_1_reconstruct_lp129_buf132144_merged1729[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 107] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_265 = merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_265_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_25.peek(/* one reader or all rams */ ((-1 - us_merged_1_reconstruct_lp129_buf132143) % 2 == 0 && 254 - us_merged_1_reconstruct_lp129_buf132144 >= 0) ? ((255 - us_merged_1_reconstruct_lp129_buf132144)) : 0);
  return value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_265;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_26_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_26 read pattern: { us_merged_1_reconstruct_lp129_buf132144_merged1729[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[4us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 255 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
  // Read schedule : { us_merged_1_reconstruct_lp129_buf132144_merged1729[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 107] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_266 = merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_266_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_26.peek(/* one reader or all rams */ ((-1 - us_merged_1_reconstruct_lp129_buf132143) % 2 == 0 && 254 - us_merged_1_reconstruct_lp129_buf132144 >= 0) ? ((255 - us_merged_1_reconstruct_lp129_buf132144)) : 0);
  return value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_266;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_27_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_27 read pattern: { us_merged_1_reconstruct_lp129_buf132144_merged1729[root = 0, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144] -> merged_1_reconstruct_lp129_buf132_FIFO_buf621[4us_merged_1_reconstruct_lp129_buf132144, o1] : 0 <= us_merged_1_reconstruct_lp129_buf132143 <= 2047 and 0 <= us_merged_1_reconstruct_lp129_buf132144 <= 255 and -1 + us_merged_1_reconstruct_lp129_buf132143 <= 2o1 <= us_merged_1_reconstruct_lp129_buf132143 }
  // Read schedule : { us_merged_1_reconstruct_lp129_buf132144_merged1729[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 107] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_266 = merged_1_reconstruct_lp129_buf132_FIFO_buf621.merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_266_to_merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_27.peek(/* one reader or all rams */ ((-1 - us_merged_1_reconstruct_lp129_buf132143) % 2 == 0 && 254 - us_merged_1_reconstruct_lp129_buf132144 >= 0) ? ((255 - us_merged_1_reconstruct_lp129_buf132144)) : 0);
  return value_merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_266;
  return 0;
}

// # of bundles = 2
// merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_write
//	merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_263
//	merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_264
//	merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_265
//	merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_266
inline void merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_write_bundle_write(hw_uint<128>& merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_write, merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623, int merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622, int dynamic_address) {
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_263_res = merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_write.extract<0, 31>();
	merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_263_write(merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_263_res, merged_1_reconstruct_lp129_buf132_FIFO_buf621, root, merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623, merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_264_res = merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_write.extract<32, 63>();
	merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_264_write(merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_264_res, merged_1_reconstruct_lp129_buf132_FIFO_buf621, root, merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623, merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_265_res = merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_write.extract<64, 95>();
	merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_265_write(merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_265_res, merged_1_reconstruct_lp129_buf132_FIFO_buf621, root, merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623, merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_266_res = merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_write.extract<96, 127>();
	merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_266_write(merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_266_res, merged_1_reconstruct_lp129_buf132_FIFO_buf621, root, merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623, merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622, dynamic_address);
}

// us_merged_1_reconstruct_lp129_buf132144_merged1729_read
//	merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_20
//	merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_21
//	merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_22
//	merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_23
//	merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_24
//	merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_25
//	merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_26
//	merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_27
inline hw_uint<256> merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_read_bundle_read(merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
  // # of ports in bundle: 8
    // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_20
    // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_21
    // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_22
    // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_23
    // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_24
    // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_25
    // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_26
    // merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_27

	hw_uint<256> result;
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_20_res = merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_20_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	set_at<0, 256>(result, merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_20_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_21_res = merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_21_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	set_at<32, 256>(result, merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_21_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_22_res = merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_22_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	set_at<64, 256>(result, merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_22_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_23_res = merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_23_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	set_at<96, 256>(result, merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_23_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_24_res = merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_24_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	set_at<128, 256>(result, merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_24_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_25_res = merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_25_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	set_at<160, 256>(result, merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_25_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_26_res = merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_26_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	set_at<192, 256>(result, merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_26_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_27_res = merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_27_select(merged_1_reconstruct_lp129_buf132_FIFO_buf621, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	set_at<224, 256>(result, merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_27_res);
	return result;
}

struct merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_12_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_255_cache {
	// RAM Box: {[7, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_13_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_256_cache {
	// RAM Box: {[6, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_14_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_257_cache {
	// RAM Box: {[5, 2045], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_15_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_258_cache {
	// RAM Box: {[4, 2044], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_16_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_259_cache {
	// RAM Box: {[3, 2043], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_17_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_260_cache {
	// RAM Box: {[2, 2042], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_18_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_261_cache {
	// RAM Box: {[1, 2041], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_19_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_262_cache {
	// RAM Box: {[0, 2040], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_cache {
  // Reader addrs...
    // { merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[7 + 8merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 255 }
    // { merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[6 + 8merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 255 }
    // { merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[5 + 8merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 255 }
    // { merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[4 + 8merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 255 }
    // { merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[3 + 8merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 255 }
    // { merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[2 + 8merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 255 }
    // { merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[1 + 8merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 255 }
    // { merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[8merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 255 }
  // # of banks: 8
  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_12_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_255_cache merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_12_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_255;
  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_13_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_256_cache merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_13_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_256;
  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_14_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_257_cache merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_14_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_257;
  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_15_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_258_cache merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_15_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_258;
  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_16_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_259_cache merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_16_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_259;
  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_17_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_260_cache merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_17_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_260;
  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_18_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_261_cache merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_18_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_261;
  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_19_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_262_cache merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_19_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_262;
};



inline void merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_12_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_12, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_12_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_255.push(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_12);
}

inline void merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_13_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_13, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_13_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_256.push(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_13);
}

inline void merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_14_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_14, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_14_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_257.push(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_14);
}

inline void merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_15_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_15, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_15_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_258.push(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_15);
}

inline void merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_16_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_16, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_16_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_259.push(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_16);
}

inline void merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_17_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_17, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_17_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_260.push(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_17);
}

inline void merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_18_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_18, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_18_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_261.push(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_18);
}

inline void merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_19_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_19, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_19_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_262.push(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_19);
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_255_select(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int merged_1_reconstruct_lp129_buf132_us142_ld459, int merged_1_reconstruct_lp129_buf132_us142_ld458, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_255 read pattern: { merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[7 + 8merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 255 }
  // Read schedule : { merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 109] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_merged_1_reconstruct_lp129_buf132144_merged1729[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_12 = merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_12_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_255.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_12;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_256_select(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int merged_1_reconstruct_lp129_buf132_us142_ld459, int merged_1_reconstruct_lp129_buf132_us142_ld458, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_256 read pattern: { merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[6 + 8merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 255 }
  // Read schedule : { merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 109] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_merged_1_reconstruct_lp129_buf132144_merged1729[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_13 = merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_13_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_256.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_13;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_257_select(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int merged_1_reconstruct_lp129_buf132_us142_ld459, int merged_1_reconstruct_lp129_buf132_us142_ld458, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_257 read pattern: { merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[5 + 8merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 255 }
  // Read schedule : { merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 109] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_merged_1_reconstruct_lp129_buf132144_merged1729[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_14 = merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_14_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_257.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_14;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_258_select(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int merged_1_reconstruct_lp129_buf132_us142_ld459, int merged_1_reconstruct_lp129_buf132_us142_ld458, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_258 read pattern: { merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[4 + 8merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 255 }
  // Read schedule : { merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 109] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_merged_1_reconstruct_lp129_buf132144_merged1729[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_15 = merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_15_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_258.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_15;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_259_select(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int merged_1_reconstruct_lp129_buf132_us142_ld459, int merged_1_reconstruct_lp129_buf132_us142_ld458, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_259 read pattern: { merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[3 + 8merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 255 }
  // Read schedule : { merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 109] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_merged_1_reconstruct_lp129_buf132144_merged1729[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_16 = merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_16_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_259.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_16;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_260_select(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int merged_1_reconstruct_lp129_buf132_us142_ld459, int merged_1_reconstruct_lp129_buf132_us142_ld458, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_260 read pattern: { merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[2 + 8merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 255 }
  // Read schedule : { merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 109] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_merged_1_reconstruct_lp129_buf132144_merged1729[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_17 = merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_17_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_260.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_17;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_261_select(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int merged_1_reconstruct_lp129_buf132_us142_ld459, int merged_1_reconstruct_lp129_buf132_us142_ld458, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_261 read pattern: { merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[1 + 8merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 255 }
  // Read schedule : { merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 109] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_merged_1_reconstruct_lp129_buf132144_merged1729[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_18 = merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_18_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_261.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_18;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_262_select(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int merged_1_reconstruct_lp129_buf132_us142_ld459, int merged_1_reconstruct_lp129_buf132_us142_ld458, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_262 read pattern: { merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906[root = 0, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458] -> merged_1_reconstruct_lp129_buf132_us142[8merged_1_reconstruct_lp129_buf132_us142_ld458, merged_1_reconstruct_lp129_buf132_us142_ld459] : 0 <= merged_1_reconstruct_lp129_buf132_us142_ld459 <= 2047 and 0 <= merged_1_reconstruct_lp129_buf132_us142_ld458 <= 255 }
  // Read schedule : { merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 109] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { us_merged_1_reconstruct_lp129_buf132144_merged1729[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_19 = merged_1_reconstruct_lp129_buf132_us142.merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_19_to_merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_262.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_19;
  return 0;
}

// # of bundles = 2
// merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_read
//	merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_255
//	merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_256
//	merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_257
//	merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_258
//	merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_259
//	merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_260
//	merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_261
//	merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_262
inline hw_uint<256> merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_read_bundle_read(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int merged_1_reconstruct_lp129_buf132_us142_ld459, int merged_1_reconstruct_lp129_buf132_us142_ld458, int dynamic_address) {
  // # of ports in bundle: 8
    // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_255
    // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_256
    // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_257
    // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_258
    // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_259
    // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_260
    // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_261
    // merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_262

	hw_uint<256> result;
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_255_res = merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_255_select(merged_1_reconstruct_lp129_buf132_us142, root, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458, dynamic_address);
	set_at<0, 256>(result, merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_255_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_256_res = merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_256_select(merged_1_reconstruct_lp129_buf132_us142, root, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458, dynamic_address);
	set_at<32, 256>(result, merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_256_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_257_res = merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_257_select(merged_1_reconstruct_lp129_buf132_us142, root, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458, dynamic_address);
	set_at<64, 256>(result, merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_257_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_258_res = merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_258_select(merged_1_reconstruct_lp129_buf132_us142, root, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458, dynamic_address);
	set_at<96, 256>(result, merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_258_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_259_res = merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_259_select(merged_1_reconstruct_lp129_buf132_us142, root, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458, dynamic_address);
	set_at<128, 256>(result, merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_259_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_260_res = merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_260_select(merged_1_reconstruct_lp129_buf132_us142, root, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458, dynamic_address);
	set_at<160, 256>(result, merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_260_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_261_res = merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_261_select(merged_1_reconstruct_lp129_buf132_us142, root, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458, dynamic_address);
	set_at<192, 256>(result, merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_261_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_262_res = merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_262_select(merged_1_reconstruct_lp129_buf132_us142, root, merged_1_reconstruct_lp129_buf132_us142_ld459, merged_1_reconstruct_lp129_buf132_us142_ld458, dynamic_address);
	set_at<224, 256>(result, merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_262_res);
	return result;
}

// us_merged_1_reconstruct_lp129_buf132144_merged1729_write
//	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_12
//	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_13
//	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_14
//	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_15
//	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_16
//	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_17
//	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_18
//	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_19
inline void merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_write_bundle_write(hw_uint<256>& us_merged_1_reconstruct_lp129_buf132144_merged1729_write, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int root, int us_merged_1_reconstruct_lp129_buf132143, int us_merged_1_reconstruct_lp129_buf132144, int dynamic_address) {
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_12_res = us_merged_1_reconstruct_lp129_buf132144_merged1729_write.extract<0, 31>();
	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_12_write(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_12_res, merged_1_reconstruct_lp129_buf132_us142, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_13_res = us_merged_1_reconstruct_lp129_buf132144_merged1729_write.extract<32, 63>();
	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_13_write(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_13_res, merged_1_reconstruct_lp129_buf132_us142, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_14_res = us_merged_1_reconstruct_lp129_buf132144_merged1729_write.extract<64, 95>();
	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_14_write(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_14_res, merged_1_reconstruct_lp129_buf132_us142, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_15_res = us_merged_1_reconstruct_lp129_buf132144_merged1729_write.extract<96, 127>();
	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_15_write(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_15_res, merged_1_reconstruct_lp129_buf132_us142, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_16_res = us_merged_1_reconstruct_lp129_buf132144_merged1729_write.extract<128, 159>();
	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_16_write(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_16_res, merged_1_reconstruct_lp129_buf132_us142, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_17_res = us_merged_1_reconstruct_lp129_buf132144_merged1729_write.extract<160, 191>();
	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_17_write(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_17_res, merged_1_reconstruct_lp129_buf132_us142, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_18_res = us_merged_1_reconstruct_lp129_buf132144_merged1729_write.extract<192, 223>();
	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_18_write(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_18_res, merged_1_reconstruct_lp129_buf132_us142, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_19_res = us_merged_1_reconstruct_lp129_buf132144_merged1729_write.extract<224, 255>();
	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_19_write(merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_19_res, merged_1_reconstruct_lp129_buf132_us142, root, us_merged_1_reconstruct_lp129_buf132143, us_merged_1_reconstruct_lp129_buf132144, dynamic_address);
}

struct merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_231_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_356_cache {
	// RAM Box: {[7, 2047], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_232_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_358_cache {
	// RAM Box: {[6, 2046], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_233_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_360_cache {
	// RAM Box: {[5, 2045], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_234_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_362_cache {
	// RAM Box: {[4, 2044], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_235_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_364_cache {
	// RAM Box: {[3, 2043], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_236_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_366_cache {
	// RAM Box: {[2, 2042], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_237_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_368_cache {
	// RAM Box: {[1, 2041], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_238_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_370_cache {
	// RAM Box: {[0, 2040], [0, 2047]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache {
  // Reader addrs...
    // { merged_0_reconstruct_lp138140_merged1732[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[7 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
    // { merged_0_reconstruct_lp138140_merged1732[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[6 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
    // { merged_0_reconstruct_lp138140_merged1732[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[5 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
    // { merged_0_reconstruct_lp138140_merged1732[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[4 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
    // { merged_0_reconstruct_lp138140_merged1732[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[3 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
    // { merged_0_reconstruct_lp138140_merged1732[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[2 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
    // { merged_0_reconstruct_lp138140_merged1732[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[1 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
    // { merged_0_reconstruct_lp138140_merged1732[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
  // # of banks: 8
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_231_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_356_cache merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_231_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_356;
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_232_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_358_cache merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_232_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_358;
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_233_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_360_cache merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_233_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_360;
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_234_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_362_cache merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_234_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_362;
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_235_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_364_cache merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_235_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_364;
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_236_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_366_cache merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_236_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_366;
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_237_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_368_cache merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_237_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_368;
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_238_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_370_cache merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_238_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_370;
};



inline void merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_231_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_231, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_231_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_356.push(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_231);
}

inline void merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_232_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_232, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_232_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_358.push(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_232);
}

inline void merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_233_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_233, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_233_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_360.push(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_233);
}

inline void merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_234_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_234, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_234_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_362.push(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_234);
}

inline void merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_235_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_235, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_235_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_364.push(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_235);
}

inline void merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_236_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_236, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_236_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_366.push(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_236);
}

inline void merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_237_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_237, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_237_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_368.push(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_237);
}

inline void merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_238_write(hw_uint<32> & merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_238, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, int dynamic_address) {
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_238_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_370.push(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_238);
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_356_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_356 read pattern: { merged_0_reconstruct_lp138140_merged1732[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[7 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged1732[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 110] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_231 = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_231_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_356.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_231;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_358_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_358 read pattern: { merged_0_reconstruct_lp138140_merged1732[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[6 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged1732[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 110] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_232 = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_232_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_358.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_232;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_360_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_360 read pattern: { merged_0_reconstruct_lp138140_merged1732[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[5 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged1732[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 110] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_233 = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_233_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_360.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_233;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_362_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_362 read pattern: { merged_0_reconstruct_lp138140_merged1732[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[4 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged1732[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 110] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_234 = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_234_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_362.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_234;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_364_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_364 read pattern: { merged_0_reconstruct_lp138140_merged1732[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[3 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged1732[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 110] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_235 = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_235_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_364.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_235;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_366_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_366 read pattern: { merged_0_reconstruct_lp138140_merged1732[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[2 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged1732[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 110] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_236 = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_236_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_366.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_236;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_368_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_368 read pattern: { merged_0_reconstruct_lp138140_merged1732[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[1 + 8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged1732[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 110] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_237 = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_237_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_368.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_237;
  return 0;
}

inline hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_370_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_370 read pattern: { merged_0_reconstruct_lp138140_merged1732[root = 0, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140] -> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625[8merged_0_reconstruct_lp138140, merged_0_reconstruct_lp138139] : 0 <= merged_0_reconstruct_lp138139 <= 2047 and 0 <= merged_0_reconstruct_lp138140 <= 255 }
  // Read schedule : { merged_0_reconstruct_lp138140_merged1732[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  // Write schedule: { merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 110] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
  auto value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_238 = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625.merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_238_to_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_370.peek(/* one reader or all rams */ 0);
  return value_merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_238;
  return 0;
}

// # of bundles = 2
// merged_0_reconstruct_lp138140_merged1732_read
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_356
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_358
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_360
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_362
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_364
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_366
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_368
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_370
inline hw_uint<256> merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_read_bundle_read(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_0_reconstruct_lp138139, int merged_0_reconstruct_lp138140, int dynamic_address) {
  // # of ports in bundle: 8
    // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_356
    // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_358
    // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_360
    // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_362
    // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_364
    // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_366
    // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_368
    // merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_370

	hw_uint<256> result;
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_356_res = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_356_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<0, 256>(result, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_356_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_358_res = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_358_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<32, 256>(result, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_358_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_360_res = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_360_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<64, 256>(result, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_360_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_362_res = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_362_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<96, 256>(result, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_362_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_364_res = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_364_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<128, 256>(result, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_364_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_366_res = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_366_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<160, 256>(result, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_366_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_368_res = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_368_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<192, 256>(result, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_368_res);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_370_res = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_370_select(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_0_reconstruct_lp138139, merged_0_reconstruct_lp138140, dynamic_address);
	set_at<224, 256>(result, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_370_res);
	return result;
}

// merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_write
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_231
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_232
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_233
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_234
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_235
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_236
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_237
//	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_238
inline void merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_write_bundle_write(hw_uint<256>& merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_write, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int root, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, int merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, int dynamic_address) {
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_231_res = merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_write.extract<0, 31>();
	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_231_write(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_231_res, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_232_res = merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_write.extract<32, 63>();
	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_232_write(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_232_res, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_233_res = merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_write.extract<64, 95>();
	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_233_write(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_233_res, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_234_res = merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_write.extract<96, 127>();
	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_234_write(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_234_res, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_235_res = merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_write.extract<128, 159>();
	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_235_write(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_235_res, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_236_res = merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_write.extract<160, 191>();
	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_236_write(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_236_res, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_237_res = merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_write.extract<192, 223>();
	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_237_write(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_237_res, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, dynamic_address);
	hw_uint<32>  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_238_res = merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_write.extract<224, 255>();
	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_238_write(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_238_res, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, root, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626, dynamic_address);
}

struct merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_100_to_merged_2_merged_2_ld462_merged1828_221_cache {
	// RAM Box: {[1, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_101_to_merged_2_merged_2_ld462_merged1828_222_cache {
	// RAM Box: {[0, 510], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_cache {
  // Reader addrs...
    // { merged_2_ld462_merged1828[root = 0, merged_2_ld463, merged_2_ld462] -> merged_2[1 + 2merged_2_ld462, merged_2_ld463] : 0 <= merged_2_ld463 <= 511 and 0 <= merged_2_ld462 <= 255 }
    // { merged_2_ld462_merged1828[root = 0, merged_2_ld463, merged_2_ld462] -> merged_2[2merged_2_ld462, merged_2_ld463] : 0 <= merged_2_ld463 <= 511 and 0 <= merged_2_ld462 <= 255 }
  // # of banks: 2
  merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_100_to_merged_2_merged_2_ld462_merged1828_221_cache merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_100_to_merged_2_merged_2_ld462_merged1828_221;
  merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_101_to_merged_2_merged_2_ld462_merged1828_222_cache merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_101_to_merged_2_merged_2_ld462_merged1828_222;
};



inline void merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_100_write(hw_uint<32> & merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_100, merged_2_cache& merged_2, int root, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, int dynamic_address) {
  merged_2.merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_100_to_merged_2_merged_2_ld462_merged1828_221.push(merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_100);
}

inline void merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_101_write(hw_uint<32> & merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_101, merged_2_cache& merged_2, int root, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, int dynamic_address) {
  merged_2.merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_101_to_merged_2_merged_2_ld462_merged1828_222.push(merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_101);
}

inline hw_uint<32>  merged_2_merged_2_ld462_merged1828_221_select(merged_2_cache& merged_2, int root, int merged_2_ld463, int merged_2_ld462, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_merged_2_ld462_merged1828_221 read pattern: { merged_2_ld462_merged1828[root = 0, merged_2_ld463, merged_2_ld462] -> merged_2[1 + 2merged_2_ld462, merged_2_ld463] : 0 <= merged_2_ld463 <= 511 and 0 <= merged_2_ld462 <= 255 }
  // Read schedule : { merged_2_ld462_merged1828[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 97] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 96] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_100 = merged_2.merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_100_to_merged_2_merged_2_ld462_merged1828_221.peek(/* one reader or all rams */ 0);
  return value_merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_100;
  return 0;
}

inline hw_uint<32>  merged_2_merged_2_ld462_merged1828_222_select(merged_2_cache& merged_2, int root, int merged_2_ld463, int merged_2_ld462, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_merged_2_ld462_merged1828_222 read pattern: { merged_2_ld462_merged1828[root = 0, merged_2_ld463, merged_2_ld462] -> merged_2[2merged_2_ld462, merged_2_ld463] : 0 <= merged_2_ld463 <= 511 and 0 <= merged_2_ld462 <= 255 }
  // Read schedule : { merged_2_ld462_merged1828[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 97] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 96] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_101 = merged_2.merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_101_to_merged_2_merged_2_ld462_merged1828_222.peek(/* one reader or all rams */ 0);
  return value_merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_101;
  return 0;
}

// # of bundles = 2
// merged_2_ld462_merged1828_read
//	merged_2_merged_2_ld462_merged1828_221
//	merged_2_merged_2_ld462_merged1828_222
inline hw_uint<64> merged_2_merged_2_ld462_merged1828_read_bundle_read(merged_2_cache& merged_2, int root, int merged_2_ld463, int merged_2_ld462, int dynamic_address) {
  // # of ports in bundle: 2
    // merged_2_merged_2_ld462_merged1828_221
    // merged_2_merged_2_ld462_merged1828_222

	hw_uint<64> result;
	hw_uint<32>  merged_2_merged_2_ld462_merged1828_221_res = merged_2_merged_2_ld462_merged1828_221_select(merged_2, root, merged_2_ld463, merged_2_ld462, dynamic_address);
	set_at<0, 64>(result, merged_2_merged_2_ld462_merged1828_221_res);
	hw_uint<32>  merged_2_merged_2_ld462_merged1828_222_res = merged_2_merged_2_ld462_merged1828_222_select(merged_2, root, merged_2_ld463, merged_2_ld462, dynamic_address);
	set_at<32, 64>(result, merged_2_merged_2_ld462_merged1828_222_res);
	return result;
}

// pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_write
//	merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_100
//	merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_101
inline void merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_write_bundle_write(hw_uint<64>& pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_write, merged_2_cache& merged_2, int root, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, int pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, int dynamic_address) {
	hw_uint<32>  merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_100_res = pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_write.extract<0, 31>();
	merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_100_write(merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_100_res, merged_2, root, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, dynamic_address);
	hw_uint<32>  merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_101_res = pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_write.extract<32, 63>();
	merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_101_write(merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_101_res, merged_2, root, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113, pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114, dynamic_address);
}

struct merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged1938_185_to_merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged1758_215_cache {
	// RAM Box: {[1, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged1938_186_to_merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged1758_217_cache {
	// RAM Box: {[0, 510], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_FIFO_buf629_cache {
  // Reader addrs...
    // { merged_2_reconstruct_lp120122_merged1758[root = 0, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122] -> merged_2_FIFO_buf629[1 + 2merged_2_reconstruct_lp120122, merged_2_reconstruct_lp120121] : 0 <= merged_2_reconstruct_lp120121 <= 511 and 0 <= merged_2_reconstruct_lp120122 <= 255 }
    // { merged_2_reconstruct_lp120122_merged1758[root = 0, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122] -> merged_2_FIFO_buf629[2merged_2_reconstruct_lp120122, merged_2_reconstruct_lp120121] : 0 <= merged_2_reconstruct_lp120121 <= 511 and 0 <= merged_2_reconstruct_lp120122 <= 255 }
  // # of banks: 2
  merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged1938_185_to_merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged1758_215_cache merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged1938_185_to_merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged1758_215;
  merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged1938_186_to_merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged1758_217_cache merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged1938_186_to_merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged1758_217;
};



inline void merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged1938_185_write(hw_uint<32> & merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged1938_185, merged_2_FIFO_buf629_cache& merged_2_FIFO_buf629, int root, int merged_2_to_gp_14461_ld631, int merged_2_to_gp_14461_ld630, int dynamic_address) {
  merged_2_FIFO_buf629.merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged1938_185_to_merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged1758_215.push(merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged1938_185);
}

inline void merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged1938_186_write(hw_uint<32> & merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged1938_186, merged_2_FIFO_buf629_cache& merged_2_FIFO_buf629, int root, int merged_2_to_gp_14461_ld631, int merged_2_to_gp_14461_ld630, int dynamic_address) {
  merged_2_FIFO_buf629.merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged1938_186_to_merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged1758_217.push(merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged1938_186);
}

inline hw_uint<32>  merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged1758_215_select(merged_2_FIFO_buf629_cache& merged_2_FIFO_buf629, int root, int merged_2_reconstruct_lp120121, int merged_2_reconstruct_lp120122, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged1758_215 read pattern: { merged_2_reconstruct_lp120122_merged1758[root = 0, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122] -> merged_2_FIFO_buf629[1 + 2merged_2_reconstruct_lp120122, merged_2_reconstruct_lp120121] : 0 <= merged_2_reconstruct_lp120121 <= 511 and 0 <= merged_2_reconstruct_lp120122 <= 255 }
  // Read schedule : { merged_2_reconstruct_lp120122_merged1758[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 99] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { merged_2_to_gp_14461_ld630_merged1938[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 98] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged1938_185 = merged_2_FIFO_buf629.merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged1938_185_to_merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged1758_215.peek(/* one reader or all rams */ 0);
  return value_merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged1938_185;
  return 0;
}

inline hw_uint<32>  merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged1758_217_select(merged_2_FIFO_buf629_cache& merged_2_FIFO_buf629, int root, int merged_2_reconstruct_lp120121, int merged_2_reconstruct_lp120122, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged1758_217 read pattern: { merged_2_reconstruct_lp120122_merged1758[root = 0, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122] -> merged_2_FIFO_buf629[2merged_2_reconstruct_lp120122, merged_2_reconstruct_lp120121] : 0 <= merged_2_reconstruct_lp120121 <= 511 and 0 <= merged_2_reconstruct_lp120122 <= 255 }
  // Read schedule : { merged_2_reconstruct_lp120122_merged1758[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 99] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { merged_2_to_gp_14461_ld630_merged1938[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 98] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged1938_186 = merged_2_FIFO_buf629.merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged1938_186_to_merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged1758_217.peek(/* one reader or all rams */ 0);
  return value_merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged1938_186;
  return 0;
}

// # of bundles = 2
// merged_2_reconstruct_lp120122_merged1758_read
//	merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged1758_215
//	merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged1758_217
inline hw_uint<64> merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged1758_read_bundle_read(merged_2_FIFO_buf629_cache& merged_2_FIFO_buf629, int root, int merged_2_reconstruct_lp120121, int merged_2_reconstruct_lp120122, int dynamic_address) {
  // # of ports in bundle: 2
    // merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged1758_215
    // merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged1758_217

	hw_uint<64> result;
	hw_uint<32>  merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged1758_215_res = merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged1758_215_select(merged_2_FIFO_buf629, root, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122, dynamic_address);
	set_at<0, 64>(result, merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged1758_215_res);
	hw_uint<32>  merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged1758_217_res = merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged1758_217_select(merged_2_FIFO_buf629, root, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122, dynamic_address);
	set_at<32, 64>(result, merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged1758_217_res);
	return result;
}

// merged_2_to_gp_14461_ld630_merged1938_write
//	merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged1938_185
//	merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged1938_186
inline void merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged1938_write_bundle_write(hw_uint<64>& merged_2_to_gp_14461_ld630_merged1938_write, merged_2_FIFO_buf629_cache& merged_2_FIFO_buf629, int root, int merged_2_to_gp_14461_ld631, int merged_2_to_gp_14461_ld630, int dynamic_address) {
	hw_uint<32>  merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged1938_185_res = merged_2_to_gp_14461_ld630_merged1938_write.extract<0, 31>();
	merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged1938_185_write(merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged1938_185_res, merged_2_FIFO_buf629, root, merged_2_to_gp_14461_ld631, merged_2_to_gp_14461_ld630, dynamic_address);
	hw_uint<32>  merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged1938_186_res = merged_2_to_gp_14461_ld630_merged1938_write.extract<32, 63>();
	merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged1938_186_write(merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged1938_186_res, merged_2_FIFO_buf629, root, merged_2_to_gp_14461_ld631, merged_2_to_gp_14461_ld630, dynamic_address);
}

struct merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged1758_213_to_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged1908_211_cache {
	// RAM Box: {[1, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged1758_214_to_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged1908_212_cache {
	// RAM Box: {[0, 510], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_cache {
  // Reader addrs...
    // { merged_2_reconstruct_lp120_buf123_ld466_merged1908[root = 0, merged_2_reconstruct_lp120_buf123_ld467, merged_2_reconstruct_lp120_buf123_ld466] -> merged_2_reconstruct_lp120_buf123[1 + 2merged_2_reconstruct_lp120_buf123_ld466, merged_2_reconstruct_lp120_buf123_ld467] : 0 <= merged_2_reconstruct_lp120_buf123_ld467 <= 511 and 0 <= merged_2_reconstruct_lp120_buf123_ld466 <= 255 }
    // { merged_2_reconstruct_lp120_buf123_ld466_merged1908[root = 0, merged_2_reconstruct_lp120_buf123_ld467, merged_2_reconstruct_lp120_buf123_ld466] -> merged_2_reconstruct_lp120_buf123[2merged_2_reconstruct_lp120_buf123_ld466, merged_2_reconstruct_lp120_buf123_ld467] : 0 <= merged_2_reconstruct_lp120_buf123_ld467 <= 511 and 0 <= merged_2_reconstruct_lp120_buf123_ld466 <= 255 }
  // # of banks: 2
  merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged1758_213_to_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged1908_211_cache merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged1758_213_to_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged1908_211;
  merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged1758_214_to_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged1908_212_cache merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged1758_214_to_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged1908_212;
};



inline void merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged1758_213_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged1758_213, merged_2_reconstruct_lp120_buf123_cache& merged_2_reconstruct_lp120_buf123, int root, int merged_2_reconstruct_lp120121, int merged_2_reconstruct_lp120122, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123.merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged1758_213_to_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged1908_211.push(merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged1758_213);
}

inline void merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged1758_214_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged1758_214, merged_2_reconstruct_lp120_buf123_cache& merged_2_reconstruct_lp120_buf123, int root, int merged_2_reconstruct_lp120121, int merged_2_reconstruct_lp120122, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123.merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged1758_214_to_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged1908_212.push(merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged1758_214);
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged1908_211_select(merged_2_reconstruct_lp120_buf123_cache& merged_2_reconstruct_lp120_buf123, int root, int merged_2_reconstruct_lp120_buf123_ld467, int merged_2_reconstruct_lp120_buf123_ld466, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged1908_211 read pattern: { merged_2_reconstruct_lp120_buf123_ld466_merged1908[root = 0, merged_2_reconstruct_lp120_buf123_ld467, merged_2_reconstruct_lp120_buf123_ld466] -> merged_2_reconstruct_lp120_buf123[1 + 2merged_2_reconstruct_lp120_buf123_ld466, merged_2_reconstruct_lp120_buf123_ld467] : 0 <= merged_2_reconstruct_lp120_buf123_ld467 <= 511 and 0 <= merged_2_reconstruct_lp120_buf123_ld466 <= 255 }
  // Read schedule : { merged_2_reconstruct_lp120_buf123_ld466_merged1908[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 100] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { merged_2_reconstruct_lp120122_merged1758[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 99] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged1758_213 = merged_2_reconstruct_lp120_buf123.merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged1758_213_to_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged1908_211.peek(/* one reader or all rams */ 0);
  return value_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged1758_213;
  return 0;
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged1908_212_select(merged_2_reconstruct_lp120_buf123_cache& merged_2_reconstruct_lp120_buf123, int root, int merged_2_reconstruct_lp120_buf123_ld467, int merged_2_reconstruct_lp120_buf123_ld466, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged1908_212 read pattern: { merged_2_reconstruct_lp120_buf123_ld466_merged1908[root = 0, merged_2_reconstruct_lp120_buf123_ld467, merged_2_reconstruct_lp120_buf123_ld466] -> merged_2_reconstruct_lp120_buf123[2merged_2_reconstruct_lp120_buf123_ld466, merged_2_reconstruct_lp120_buf123_ld467] : 0 <= merged_2_reconstruct_lp120_buf123_ld467 <= 511 and 0 <= merged_2_reconstruct_lp120_buf123_ld466 <= 255 }
  // Read schedule : { merged_2_reconstruct_lp120_buf123_ld466_merged1908[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 100] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { merged_2_reconstruct_lp120122_merged1758[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 99] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged1758_214 = merged_2_reconstruct_lp120_buf123.merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged1758_214_to_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged1908_212.peek(/* one reader or all rams */ 0);
  return value_merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged1758_214;
  return 0;
}

// # of bundles = 2
// merged_2_reconstruct_lp120122_merged1758_write
//	merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged1758_213
//	merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged1758_214
inline void merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged1758_write_bundle_write(hw_uint<64>& merged_2_reconstruct_lp120122_merged1758_write, merged_2_reconstruct_lp120_buf123_cache& merged_2_reconstruct_lp120_buf123, int root, int merged_2_reconstruct_lp120121, int merged_2_reconstruct_lp120122, int dynamic_address) {
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged1758_213_res = merged_2_reconstruct_lp120122_merged1758_write.extract<0, 31>();
	merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged1758_213_write(merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged1758_213_res, merged_2_reconstruct_lp120_buf123, root, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122, dynamic_address);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged1758_214_res = merged_2_reconstruct_lp120122_merged1758_write.extract<32, 63>();
	merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged1758_214_write(merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged1758_214_res, merged_2_reconstruct_lp120_buf123, root, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122, dynamic_address);
}

// merged_2_reconstruct_lp120_buf123_ld466_merged1908_read
//	merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged1908_211
//	merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged1908_212
inline hw_uint<64> merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged1908_read_bundle_read(merged_2_reconstruct_lp120_buf123_cache& merged_2_reconstruct_lp120_buf123, int root, int merged_2_reconstruct_lp120_buf123_ld467, int merged_2_reconstruct_lp120_buf123_ld466, int dynamic_address) {
  // # of ports in bundle: 2
    // merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged1908_211
    // merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged1908_212

	hw_uint<64> result;
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged1908_211_res = merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged1908_211_select(merged_2_reconstruct_lp120_buf123, root, merged_2_reconstruct_lp120_buf123_ld467, merged_2_reconstruct_lp120_buf123_ld466, dynamic_address);
	set_at<0, 64>(result, merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged1908_211_res);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged1908_212_res = merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged1908_212_select(merged_2_reconstruct_lp120_buf123, root, merged_2_reconstruct_lp120_buf123_ld467, merged_2_reconstruct_lp120_buf123_ld466, dynamic_address);
	set_at<32, 64>(result, merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged1908_212_res);
	return result;
}

struct merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_206_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_10_cache {
	// RAM Box: {[0, 510], [0, 511]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_206_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_11_cache {
	// RAM Box: {[0, 510], [0, 511]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_205_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_8_cache {
	// RAM Box: {[1, 511], [0, 511]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_205_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_9_cache {
	// RAM Box: {[1, 511], [0, 511]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache {
  // Reader addrs...
    // { us_merged_2_reconstruct_lp120_buf123135_merged1760[root = 0, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135] -> merged_2_reconstruct_lp120_buf123_FIFO_buf633[2us_merged_2_reconstruct_lp120_buf123135, o1] : 0 <= us_merged_2_reconstruct_lp120_buf123134 <= 1023 and 0 <= us_merged_2_reconstruct_lp120_buf123135 <= 255 and -1 + us_merged_2_reconstruct_lp120_buf123134 <= 2o1 <= us_merged_2_reconstruct_lp120_buf123134 }
    // { us_merged_2_reconstruct_lp120_buf123135_merged1760[root = 0, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135] -> merged_2_reconstruct_lp120_buf123_FIFO_buf633[2us_merged_2_reconstruct_lp120_buf123135, o1] : 0 <= us_merged_2_reconstruct_lp120_buf123134 <= 1023 and 0 <= us_merged_2_reconstruct_lp120_buf123135 <= 255 and -1 + us_merged_2_reconstruct_lp120_buf123134 <= 2o1 <= us_merged_2_reconstruct_lp120_buf123134 }
    // { us_merged_2_reconstruct_lp120_buf123135_merged1760[root = 0, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135] -> merged_2_reconstruct_lp120_buf123_FIFO_buf633[1 + 2us_merged_2_reconstruct_lp120_buf123135, o1] : 0 <= us_merged_2_reconstruct_lp120_buf123134 <= 1023 and 0 <= us_merged_2_reconstruct_lp120_buf123135 <= 255 and -1 + us_merged_2_reconstruct_lp120_buf123134 <= 2o1 <= us_merged_2_reconstruct_lp120_buf123134 }
    // { us_merged_2_reconstruct_lp120_buf123135_merged1760[root = 0, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135] -> merged_2_reconstruct_lp120_buf123_FIFO_buf633[1 + 2us_merged_2_reconstruct_lp120_buf123135, o1] : 0 <= us_merged_2_reconstruct_lp120_buf123134 <= 1023 and 0 <= us_merged_2_reconstruct_lp120_buf123135 <= 255 and -1 + us_merged_2_reconstruct_lp120_buf123134 <= 2o1 <= us_merged_2_reconstruct_lp120_buf123134 }
  // # of banks: 4
  merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_206_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_10_cache merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_206_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_10;
  merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_206_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_11_cache merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_206_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_11;
  merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_205_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_8_cache merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_205_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_8;
  merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_205_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_9_cache merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_205_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_9;
};



inline void merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_205_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_205, merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache& merged_2_reconstruct_lp120_buf123_FIFO_buf633, int root, int merged_2_reconstruct_lp120_buf123_to_gp_29465_ld635, int merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123_FIFO_buf633.merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_205_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_8.push(merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_205);
  merged_2_reconstruct_lp120_buf123_FIFO_buf633.merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_205_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_9.push(merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_205);
}

inline void merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_206_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_206, merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache& merged_2_reconstruct_lp120_buf123_FIFO_buf633, int root, int merged_2_reconstruct_lp120_buf123_to_gp_29465_ld635, int merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123_FIFO_buf633.merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_206_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_10.push(merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_206);
  merged_2_reconstruct_lp120_buf123_FIFO_buf633.merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_206_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_11.push(merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_206);
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_10_select(merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache& merged_2_reconstruct_lp120_buf123_FIFO_buf633, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_10 read pattern: { us_merged_2_reconstruct_lp120_buf123135_merged1760[root = 0, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135] -> merged_2_reconstruct_lp120_buf123_FIFO_buf633[2us_merged_2_reconstruct_lp120_buf123135, o1] : 0 <= us_merged_2_reconstruct_lp120_buf123134 <= 1023 and 0 <= us_merged_2_reconstruct_lp120_buf123135 <= 255 and -1 + us_merged_2_reconstruct_lp120_buf123134 <= 2o1 <= us_merged_2_reconstruct_lp120_buf123134 }
  // Read schedule : { us_merged_2_reconstruct_lp120_buf123135_merged1760[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 102] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 101] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_206 = merged_2_reconstruct_lp120_buf123_FIFO_buf633.merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_206_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_10.peek(/* one reader or all rams */ ((-1 - us_merged_2_reconstruct_lp120_buf123134) % 2 == 0 && 254 - us_merged_2_reconstruct_lp120_buf123135 >= 0) ? ((255 - us_merged_2_reconstruct_lp120_buf123135)) : 0);
  return value_merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_206;
  return 0;
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_11_select(merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache& merged_2_reconstruct_lp120_buf123_FIFO_buf633, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_11 read pattern: { us_merged_2_reconstruct_lp120_buf123135_merged1760[root = 0, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135] -> merged_2_reconstruct_lp120_buf123_FIFO_buf633[2us_merged_2_reconstruct_lp120_buf123135, o1] : 0 <= us_merged_2_reconstruct_lp120_buf123134 <= 1023 and 0 <= us_merged_2_reconstruct_lp120_buf123135 <= 255 and -1 + us_merged_2_reconstruct_lp120_buf123134 <= 2o1 <= us_merged_2_reconstruct_lp120_buf123134 }
  // Read schedule : { us_merged_2_reconstruct_lp120_buf123135_merged1760[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 102] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 101] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_206 = merged_2_reconstruct_lp120_buf123_FIFO_buf633.merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_206_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_11.peek(/* one reader or all rams */ ((-1 - us_merged_2_reconstruct_lp120_buf123134) % 2 == 0 && 254 - us_merged_2_reconstruct_lp120_buf123135 >= 0) ? ((255 - us_merged_2_reconstruct_lp120_buf123135)) : 0);
  return value_merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_206;
  return 0;
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_8_select(merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache& merged_2_reconstruct_lp120_buf123_FIFO_buf633, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_8 read pattern: { us_merged_2_reconstruct_lp120_buf123135_merged1760[root = 0, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135] -> merged_2_reconstruct_lp120_buf123_FIFO_buf633[1 + 2us_merged_2_reconstruct_lp120_buf123135, o1] : 0 <= us_merged_2_reconstruct_lp120_buf123134 <= 1023 and 0 <= us_merged_2_reconstruct_lp120_buf123135 <= 255 and -1 + us_merged_2_reconstruct_lp120_buf123134 <= 2o1 <= us_merged_2_reconstruct_lp120_buf123134 }
  // Read schedule : { us_merged_2_reconstruct_lp120_buf123135_merged1760[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 102] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 101] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_205 = merged_2_reconstruct_lp120_buf123_FIFO_buf633.merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_205_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_8.peek(/* one reader or all rams */ ((-1 - us_merged_2_reconstruct_lp120_buf123134) % 2 == 0 && 254 - us_merged_2_reconstruct_lp120_buf123135 >= 0) ? ((255 - us_merged_2_reconstruct_lp120_buf123135)) : 0);
  return value_merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_205;
  return 0;
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_9_select(merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache& merged_2_reconstruct_lp120_buf123_FIFO_buf633, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_9 read pattern: { us_merged_2_reconstruct_lp120_buf123135_merged1760[root = 0, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135] -> merged_2_reconstruct_lp120_buf123_FIFO_buf633[1 + 2us_merged_2_reconstruct_lp120_buf123135, o1] : 0 <= us_merged_2_reconstruct_lp120_buf123134 <= 1023 and 0 <= us_merged_2_reconstruct_lp120_buf123135 <= 255 and -1 + us_merged_2_reconstruct_lp120_buf123134 <= 2o1 <= us_merged_2_reconstruct_lp120_buf123134 }
  // Read schedule : { us_merged_2_reconstruct_lp120_buf123135_merged1760[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 102] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 101] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_205 = merged_2_reconstruct_lp120_buf123_FIFO_buf633.merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_205_to_merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_9.peek(/* one reader or all rams */ ((-1 - us_merged_2_reconstruct_lp120_buf123134) % 2 == 0 && 254 - us_merged_2_reconstruct_lp120_buf123135 >= 0) ? ((255 - us_merged_2_reconstruct_lp120_buf123135)) : 0);
  return value_merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_205;
  return 0;
}

// # of bundles = 2
// merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_write
//	merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_205
//	merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_206
inline void merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_write_bundle_write(hw_uint<64>& merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_write, merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache& merged_2_reconstruct_lp120_buf123_FIFO_buf633, int root, int merged_2_reconstruct_lp120_buf123_to_gp_29465_ld635, int merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634, int dynamic_address) {
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_205_res = merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_write.extract<0, 31>();
	merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_205_write(merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_205_res, merged_2_reconstruct_lp120_buf123_FIFO_buf633, root, merged_2_reconstruct_lp120_buf123_to_gp_29465_ld635, merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634, dynamic_address);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_206_res = merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_write.extract<32, 63>();
	merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_206_write(merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_206_res, merged_2_reconstruct_lp120_buf123_FIFO_buf633, root, merged_2_reconstruct_lp120_buf123_to_gp_29465_ld635, merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634, dynamic_address);
}

// us_merged_2_reconstruct_lp120_buf123135_merged1760_read
//	merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_8
//	merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_9
//	merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_10
//	merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_11
inline hw_uint<128> merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_read_bundle_read(merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache& merged_2_reconstruct_lp120_buf123_FIFO_buf633, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
  // # of ports in bundle: 4
    // merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_8
    // merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_9
    // merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_10
    // merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_11

	hw_uint<128> result;
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_8_res = merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_8_select(merged_2_reconstruct_lp120_buf123_FIFO_buf633, root, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135, dynamic_address);
	set_at<0, 128>(result, merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_8_res);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_9_res = merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_9_select(merged_2_reconstruct_lp120_buf123_FIFO_buf633, root, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135, dynamic_address);
	set_at<32, 128>(result, merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_9_res);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_10_res = merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_10_select(merged_2_reconstruct_lp120_buf123_FIFO_buf633, root, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135, dynamic_address);
	set_at<64, 128>(result, merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_10_res);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_11_res = merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_11_select(merged_2_reconstruct_lp120_buf123_FIFO_buf633, root, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135, dynamic_address);
	set_at<96, 128>(result, merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_11_res);
	return result;
}

struct merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_4_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_201_cache {
	// RAM Box: {[3, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_5_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_202_cache {
	// RAM Box: {[2, 1022], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_6_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_203_cache {
	// RAM Box: {[1, 1021], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_7_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_204_cache {
	// RAM Box: {[0, 1020], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_us133_cache {
  // Reader addrs...
    // { merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858[root = 0, merged_2_reconstruct_lp120_buf123_us133_ld471, merged_2_reconstruct_lp120_buf123_us133_ld470] -> merged_2_reconstruct_lp120_buf123_us133[3 + 4merged_2_reconstruct_lp120_buf123_us133_ld470, merged_2_reconstruct_lp120_buf123_us133_ld471] : 0 <= merged_2_reconstruct_lp120_buf123_us133_ld471 <= 1023 and 0 <= merged_2_reconstruct_lp120_buf123_us133_ld470 <= 255 }
    // { merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858[root = 0, merged_2_reconstruct_lp120_buf123_us133_ld471, merged_2_reconstruct_lp120_buf123_us133_ld470] -> merged_2_reconstruct_lp120_buf123_us133[2 + 4merged_2_reconstruct_lp120_buf123_us133_ld470, merged_2_reconstruct_lp120_buf123_us133_ld471] : 0 <= merged_2_reconstruct_lp120_buf123_us133_ld471 <= 1023 and 0 <= merged_2_reconstruct_lp120_buf123_us133_ld470 <= 255 }
    // { merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858[root = 0, merged_2_reconstruct_lp120_buf123_us133_ld471, merged_2_reconstruct_lp120_buf123_us133_ld470] -> merged_2_reconstruct_lp120_buf123_us133[1 + 4merged_2_reconstruct_lp120_buf123_us133_ld470, merged_2_reconstruct_lp120_buf123_us133_ld471] : 0 <= merged_2_reconstruct_lp120_buf123_us133_ld471 <= 1023 and 0 <= merged_2_reconstruct_lp120_buf123_us133_ld470 <= 255 }
    // { merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858[root = 0, merged_2_reconstruct_lp120_buf123_us133_ld471, merged_2_reconstruct_lp120_buf123_us133_ld470] -> merged_2_reconstruct_lp120_buf123_us133[4merged_2_reconstruct_lp120_buf123_us133_ld470, merged_2_reconstruct_lp120_buf123_us133_ld471] : 0 <= merged_2_reconstruct_lp120_buf123_us133_ld471 <= 1023 and 0 <= merged_2_reconstruct_lp120_buf123_us133_ld470 <= 255 }
  // # of banks: 4
  merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_4_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_201_cache merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_4_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_201;
  merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_5_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_202_cache merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_5_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_202;
  merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_6_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_203_cache merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_6_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_203;
  merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_7_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_204_cache merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_7_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_204;
};



inline void merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_4_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_4, merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123_us133.merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_4_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_201.push(merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_4);
}

inline void merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_5_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_5, merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123_us133.merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_5_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_202.push(merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_5);
}

inline void merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_6_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_6, merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123_us133.merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_6_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_203.push(merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_6);
}

inline void merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_7_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_7, merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123_us133.merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_7_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_204.push(merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_7);
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_201_select(merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int merged_2_reconstruct_lp120_buf123_us133_ld471, int merged_2_reconstruct_lp120_buf123_us133_ld470, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_201 read pattern: { merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858[root = 0, merged_2_reconstruct_lp120_buf123_us133_ld471, merged_2_reconstruct_lp120_buf123_us133_ld470] -> merged_2_reconstruct_lp120_buf123_us133[3 + 4merged_2_reconstruct_lp120_buf123_us133_ld470, merged_2_reconstruct_lp120_buf123_us133_ld471] : 0 <= merged_2_reconstruct_lp120_buf123_us133_ld471 <= 1023 and 0 <= merged_2_reconstruct_lp120_buf123_us133_ld470 <= 255 }
  // Read schedule : { merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 103] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { us_merged_2_reconstruct_lp120_buf123135_merged1760[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 102] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_4 = merged_2_reconstruct_lp120_buf123_us133.merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_4_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_201.peek(/* one reader or all rams */ 0);
  return value_merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_4;
  return 0;
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_202_select(merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int merged_2_reconstruct_lp120_buf123_us133_ld471, int merged_2_reconstruct_lp120_buf123_us133_ld470, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_202 read pattern: { merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858[root = 0, merged_2_reconstruct_lp120_buf123_us133_ld471, merged_2_reconstruct_lp120_buf123_us133_ld470] -> merged_2_reconstruct_lp120_buf123_us133[2 + 4merged_2_reconstruct_lp120_buf123_us133_ld470, merged_2_reconstruct_lp120_buf123_us133_ld471] : 0 <= merged_2_reconstruct_lp120_buf123_us133_ld471 <= 1023 and 0 <= merged_2_reconstruct_lp120_buf123_us133_ld470 <= 255 }
  // Read schedule : { merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 103] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { us_merged_2_reconstruct_lp120_buf123135_merged1760[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 102] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_5 = merged_2_reconstruct_lp120_buf123_us133.merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_5_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_202.peek(/* one reader or all rams */ 0);
  return value_merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_5;
  return 0;
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_203_select(merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int merged_2_reconstruct_lp120_buf123_us133_ld471, int merged_2_reconstruct_lp120_buf123_us133_ld470, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_203 read pattern: { merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858[root = 0, merged_2_reconstruct_lp120_buf123_us133_ld471, merged_2_reconstruct_lp120_buf123_us133_ld470] -> merged_2_reconstruct_lp120_buf123_us133[1 + 4merged_2_reconstruct_lp120_buf123_us133_ld470, merged_2_reconstruct_lp120_buf123_us133_ld471] : 0 <= merged_2_reconstruct_lp120_buf123_us133_ld471 <= 1023 and 0 <= merged_2_reconstruct_lp120_buf123_us133_ld470 <= 255 }
  // Read schedule : { merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 103] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { us_merged_2_reconstruct_lp120_buf123135_merged1760[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 102] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_6 = merged_2_reconstruct_lp120_buf123_us133.merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_6_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_203.peek(/* one reader or all rams */ 0);
  return value_merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_6;
  return 0;
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_204_select(merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int merged_2_reconstruct_lp120_buf123_us133_ld471, int merged_2_reconstruct_lp120_buf123_us133_ld470, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_204 read pattern: { merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858[root = 0, merged_2_reconstruct_lp120_buf123_us133_ld471, merged_2_reconstruct_lp120_buf123_us133_ld470] -> merged_2_reconstruct_lp120_buf123_us133[4merged_2_reconstruct_lp120_buf123_us133_ld470, merged_2_reconstruct_lp120_buf123_us133_ld471] : 0 <= merged_2_reconstruct_lp120_buf123_us133_ld471 <= 1023 and 0 <= merged_2_reconstruct_lp120_buf123_us133_ld470 <= 255 }
  // Read schedule : { merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 103] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { us_merged_2_reconstruct_lp120_buf123135_merged1760[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 102] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_7 = merged_2_reconstruct_lp120_buf123_us133.merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_7_to_merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_204.peek(/* one reader or all rams */ 0);
  return value_merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_7;
  return 0;
}

// # of bundles = 2
// merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_read
//	merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_201
//	merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_202
//	merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_203
//	merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_204
inline hw_uint<128> merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_read_bundle_read(merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int merged_2_reconstruct_lp120_buf123_us133_ld471, int merged_2_reconstruct_lp120_buf123_us133_ld470, int dynamic_address) {
  // # of ports in bundle: 4
    // merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_201
    // merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_202
    // merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_203
    // merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_204

	hw_uint<128> result;
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_201_res = merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_201_select(merged_2_reconstruct_lp120_buf123_us133, root, merged_2_reconstruct_lp120_buf123_us133_ld471, merged_2_reconstruct_lp120_buf123_us133_ld470, dynamic_address);
	set_at<0, 128>(result, merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_201_res);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_202_res = merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_202_select(merged_2_reconstruct_lp120_buf123_us133, root, merged_2_reconstruct_lp120_buf123_us133_ld471, merged_2_reconstruct_lp120_buf123_us133_ld470, dynamic_address);
	set_at<32, 128>(result, merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_202_res);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_203_res = merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_203_select(merged_2_reconstruct_lp120_buf123_us133, root, merged_2_reconstruct_lp120_buf123_us133_ld471, merged_2_reconstruct_lp120_buf123_us133_ld470, dynamic_address);
	set_at<64, 128>(result, merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_203_res);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_204_res = merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_204_select(merged_2_reconstruct_lp120_buf123_us133, root, merged_2_reconstruct_lp120_buf123_us133_ld471, merged_2_reconstruct_lp120_buf123_us133_ld470, dynamic_address);
	set_at<96, 128>(result, merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_204_res);
	return result;
}

// us_merged_2_reconstruct_lp120_buf123135_merged1760_write
//	merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_4
//	merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_5
//	merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_6
//	merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_7
inline void merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_write_bundle_write(hw_uint<128>& us_merged_2_reconstruct_lp120_buf123135_merged1760_write, merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int root, int us_merged_2_reconstruct_lp120_buf123134, int us_merged_2_reconstruct_lp120_buf123135, int dynamic_address) {
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_4_res = us_merged_2_reconstruct_lp120_buf123135_merged1760_write.extract<0, 31>();
	merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_4_write(merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_4_res, merged_2_reconstruct_lp120_buf123_us133, root, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135, dynamic_address);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_5_res = us_merged_2_reconstruct_lp120_buf123135_merged1760_write.extract<32, 63>();
	merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_5_write(merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_5_res, merged_2_reconstruct_lp120_buf123_us133, root, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135, dynamic_address);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_6_res = us_merged_2_reconstruct_lp120_buf123135_merged1760_write.extract<64, 95>();
	merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_6_write(merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_6_res, merged_2_reconstruct_lp120_buf123_us133, root, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135, dynamic_address);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_7_res = us_merged_2_reconstruct_lp120_buf123135_merged1760_write.extract<96, 127>();
	merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_7_write(merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_7_res, merged_2_reconstruct_lp120_buf123_us133, root, us_merged_2_reconstruct_lp120_buf123134, us_merged_2_reconstruct_lp120_buf123135, dynamic_address);
}

struct merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_189_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_284_cache {
	// RAM Box: {[3, 1023], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_190_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_286_cache {
	// RAM Box: {[2, 1022], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_191_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_288_cache {
	// RAM Box: {[1, 1021], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_192_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_290_cache {
	// RAM Box: {[0, 1020], [0, 1023]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache {
  // Reader addrs...
    // { merged_1_reconstruct_lp129131_merged1727[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637[3 + 4merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 255 }
    // { merged_1_reconstruct_lp129131_merged1727[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637[2 + 4merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 255 }
    // { merged_1_reconstruct_lp129131_merged1727[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637[1 + 4merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 255 }
    // { merged_1_reconstruct_lp129131_merged1727[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637[4merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 255 }
  // # of banks: 4
  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_189_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_284_cache merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_189_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_284;
  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_190_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_286_cache merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_190_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_286;
  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_191_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_288_cache merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_191_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_288;
  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_192_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_290_cache merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_192_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_290;
};



inline void merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_189_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_189, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache& merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, int root, int merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639, int merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637.merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_189_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_284.push(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_189);
}

inline void merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_190_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_190, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache& merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, int root, int merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639, int merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637.merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_190_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_286.push(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_190);
}

inline void merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_191_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_191, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache& merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, int root, int merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639, int merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637.merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_191_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_288.push(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_191);
}

inline void merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_192_write(hw_uint<32> & merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_192, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache& merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, int root, int merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639, int merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638, int dynamic_address) {
  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637.merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_192_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_290.push(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_192);
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_284_select(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache& merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_284 read pattern: { merged_1_reconstruct_lp129131_merged1727[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637[3 + 4merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 255 }
  // Read schedule : { merged_1_reconstruct_lp129131_merged1727[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 104] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_189 = merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637.merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_189_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_284.peek(/* one reader or all rams */ 0);
  return value_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_189;
  return 0;
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_286_select(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache& merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_286 read pattern: { merged_1_reconstruct_lp129131_merged1727[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637[2 + 4merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 255 }
  // Read schedule : { merged_1_reconstruct_lp129131_merged1727[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 104] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_190 = merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637.merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_190_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_286.peek(/* one reader or all rams */ 0);
  return value_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_190;
  return 0;
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_288_select(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache& merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_288 read pattern: { merged_1_reconstruct_lp129131_merged1727[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637[1 + 4merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 255 }
  // Read schedule : { merged_1_reconstruct_lp129131_merged1727[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 104] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_191 = merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637.merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_191_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_288.peek(/* one reader or all rams */ 0);
  return value_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_191;
  return 0;
}

inline hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_290_select(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache& merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_290 read pattern: { merged_1_reconstruct_lp129131_merged1727[root = 0, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131] -> merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637[4merged_1_reconstruct_lp129131, merged_1_reconstruct_lp129130] : 0 <= merged_1_reconstruct_lp129130 <= 1023 and 0 <= merged_1_reconstruct_lp129131 <= 255 }
  // Read schedule : { merged_1_reconstruct_lp129131_merged1727[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  // Write schedule: { merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 104] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
  auto value_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_192 = merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637.merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_192_to_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_290.peek(/* one reader or all rams */ 0);
  return value_merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_192;
  return 0;
}

// # of bundles = 2
// merged_1_reconstruct_lp129131_merged1727_read
//	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_284
//	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_286
//	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_288
//	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_290
inline hw_uint<128> merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_read_bundle_read(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache& merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, int root, int merged_1_reconstruct_lp129130, int merged_1_reconstruct_lp129131, int dynamic_address) {
  // # of ports in bundle: 4
    // merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_284
    // merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_286
    // merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_288
    // merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_290

	hw_uint<128> result;
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_284_res = merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_284_select(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	set_at<0, 128>(result, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_284_res);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_286_res = merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_286_select(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	set_at<32, 128>(result, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_286_res);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_288_res = merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_288_select(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	set_at<64, 128>(result, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_288_res);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_290_res = merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_290_select(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, root, merged_1_reconstruct_lp129130, merged_1_reconstruct_lp129131, dynamic_address);
	set_at<96, 128>(result, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_290_res);
	return result;
}

// merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_write
//	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_189
//	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_190
//	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_191
//	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_192
inline void merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_write_bundle_write(hw_uint<128>& merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_write, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache& merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, int root, int merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639, int merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638, int dynamic_address) {
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_189_res = merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_write.extract<0, 31>();
	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_189_write(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_189_res, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, root, merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639, merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638, dynamic_address);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_190_res = merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_write.extract<32, 63>();
	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_190_write(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_190_res, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, root, merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639, merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638, dynamic_address);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_191_res = merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_write.extract<64, 95>();
	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_191_write(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_191_res, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, root, merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639, merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638, dynamic_address);
	hw_uint<32>  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_192_res = merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_write.extract<96, 127>();
	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_192_write(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_192_res, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, root, merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639, merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638, dynamic_address);
}

struct merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_174_to_merged_3_load_to_merged_3_to_gp_30473476_sm729_01114_584_cache {
	// RAM Box: {[0, 255], [0, 255]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_3_cache {
  // Reader addrs...
    // { load_to_merged_3_to_gp_30473476_sm729_01114[root = 0, merged_3_ld475, merged_3_ld474] -> merged_3[merged_3_ld474, merged_3_ld475] : 0 <= merged_3_ld475 <= 255 and 0 <= merged_3_ld474 <= 255 }
  // # of banks: 1
  merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_174_to_merged_3_load_to_merged_3_to_gp_30473476_sm729_01114_584_cache merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_174_to_merged_3_load_to_merged_3_to_gp_30473476_sm729_01114_584;
};



inline void merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_174_write(hw_uint<32> & merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_174, merged_3_cache& merged_3, int root, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, int dynamic_address) {
  merged_3.merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_174_to_merged_3_load_to_merged_3_to_gp_30473476_sm729_01114_584.push(merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_174);
}

inline hw_uint<32>  merged_3_load_to_merged_3_to_gp_30473476_sm729_01114_584_select(merged_3_cache& merged_3, int root, int merged_3_ld475, int merged_3_ld474, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_3_load_to_merged_3_to_gp_30473476_sm729_01114_584 read pattern: { load_to_merged_3_to_gp_30473476_sm729_01114[root = 0, merged_3_ld475, merged_3_ld474] -> merged_3[merged_3_ld474, merged_3_ld475] : 0 <= merged_3_ld475 <= 255 and 0 <= merged_3_ld474 <= 255 }
  // Read schedule : { load_to_merged_3_to_gp_30473476_sm729_01114[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 69] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  // Write schedule: { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 67] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  auto value_merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_174 = merged_3.merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_174_to_merged_3_load_to_merged_3_to_gp_30473476_sm729_01114_584.peek(/* one reader or all rams */ 0);
  return value_merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_174;
  return 0;
}

// # of bundles = 2
// load_to_merged_3_to_gp_30473476_sm729_01114_read
//	merged_3_load_to_merged_3_to_gp_30473476_sm729_01114_584
inline hw_uint<32> merged_3_load_to_merged_3_to_gp_30473476_sm729_01114_read_bundle_read(merged_3_cache& merged_3, int root, int merged_3_ld475, int merged_3_ld474, int dynamic_address) {
  // # of ports in bundle: 1
    // merged_3_load_to_merged_3_to_gp_30473476_sm729_01114_584

	hw_uint<32> result;
	hw_uint<32>  merged_3_load_to_merged_3_to_gp_30473476_sm729_01114_584_res = merged_3_load_to_merged_3_to_gp_30473476_sm729_01114_584_select(merged_3, root, merged_3_ld475, merged_3_ld474, dynamic_address);
	set_at<0, 32>(result, merged_3_load_to_merged_3_to_gp_30473476_sm729_01114_584_res);
	return result;
}

// pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_write
//	merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_174
inline void merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_write_bundle_write(hw_uint<32>& pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_write, merged_3_cache& merged_3, int root, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, int pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, int dynamic_address) {
	hw_uint<32>  merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_174_res = pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_write.extract<0, 31>();
	merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_174_write(merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_174_res, merged_3, root, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117, pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118, dynamic_address);
}

struct merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm760_01646_585_to_merged_3_FIFO_buf641_us_merged_3126_merged1784_2_cache {
	// RAM Box: {[0, 255], [0, 255]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm760_01646_585_to_merged_3_FIFO_buf641_us_merged_3126_merged1784_3_cache {
	// RAM Box: {[0, 255], [0, 255]}
	// Capacity: 256
	// # of read delays: 256
  // 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191, 192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223, 224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255
	fifo<hw_uint<32> , 256> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(255 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_3_FIFO_buf641_cache {
  // Reader addrs...
    // { us_merged_3126_merged1784[root = 0, us_merged_3125, us_merged_3126] -> merged_3_FIFO_buf641[us_merged_3126, o1] : 0 <= us_merged_3125 <= 511 and 0 <= us_merged_3126 <= 255 and -1 + us_merged_3125 <= 2o1 <= us_merged_3125 }
    // { us_merged_3126_merged1784[root = 0, us_merged_3125, us_merged_3126] -> merged_3_FIFO_buf641[us_merged_3126, o1] : 0 <= us_merged_3125 <= 511 and 0 <= us_merged_3126 <= 255 and -1 + us_merged_3125 <= 2o1 <= us_merged_3125 }
  // # of banks: 2
  merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm760_01646_585_to_merged_3_FIFO_buf641_us_merged_3126_merged1784_2_cache merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm760_01646_585_to_merged_3_FIFO_buf641_us_merged_3126_merged1784_2;
  merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm760_01646_585_to_merged_3_FIFO_buf641_us_merged_3126_merged1784_3_cache merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm760_01646_585_to_merged_3_FIFO_buf641_us_merged_3126_merged1784_3;
};



inline void merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm760_01646_585_write(hw_uint<32> & merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm760_01646_585, merged_3_FIFO_buf641_cache& merged_3_FIFO_buf641, int root, int merged_3_to_gp_30473_ld643, int merged_3_to_gp_30473_ld642, int dynamic_address) {
  merged_3_FIFO_buf641.merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm760_01646_585_to_merged_3_FIFO_buf641_us_merged_3126_merged1784_2.push(merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm760_01646_585);
  merged_3_FIFO_buf641.merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm760_01646_585_to_merged_3_FIFO_buf641_us_merged_3126_merged1784_3.push(merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm760_01646_585);
}

inline hw_uint<32>  merged_3_FIFO_buf641_us_merged_3126_merged1784_2_select(merged_3_FIFO_buf641_cache& merged_3_FIFO_buf641, int root, int us_merged_3125, int us_merged_3126, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_3_FIFO_buf641_us_merged_3126_merged1784_2 read pattern: { us_merged_3126_merged1784[root = 0, us_merged_3125, us_merged_3126] -> merged_3_FIFO_buf641[us_merged_3126, o1] : 0 <= us_merged_3125 <= 511 and 0 <= us_merged_3126 <= 255 and -1 + us_merged_3125 <= 2o1 <= us_merged_3125 }
  // Read schedule : { us_merged_3126_merged1784[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 79] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_merged_3_FIFO_buf641644_sm760_01646[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 74] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  auto value_merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm760_01646_585 = merged_3_FIFO_buf641.merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm760_01646_585_to_merged_3_FIFO_buf641_us_merged_3126_merged1784_2.peek(/* one reader or all rams */ ((-1 - us_merged_3125) % 2 == 0 && 254 - us_merged_3126 >= 0) ? ((255 - us_merged_3126)) : 0);
  return value_merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm760_01646_585;
  return 0;
}

inline hw_uint<32>  merged_3_FIFO_buf641_us_merged_3126_merged1784_3_select(merged_3_FIFO_buf641_cache& merged_3_FIFO_buf641, int root, int us_merged_3125, int us_merged_3126, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_3_FIFO_buf641_us_merged_3126_merged1784_3 read pattern: { us_merged_3126_merged1784[root = 0, us_merged_3125, us_merged_3126] -> merged_3_FIFO_buf641[us_merged_3126, o1] : 0 <= us_merged_3125 <= 511 and 0 <= us_merged_3126 <= 255 and -1 + us_merged_3125 <= 2o1 <= us_merged_3125 }
  // Read schedule : { us_merged_3126_merged1784[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 79] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { load_to_merged_3_FIFO_buf641644_sm760_01646[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 74] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
  auto value_merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm760_01646_585 = merged_3_FIFO_buf641.merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm760_01646_585_to_merged_3_FIFO_buf641_us_merged_3126_merged1784_3.peek(/* one reader or all rams */ ((-1 - us_merged_3125) % 2 == 0 && 254 - us_merged_3126 >= 0) ? ((255 - us_merged_3126)) : 0);
  return value_merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm760_01646_585;
  return 0;
}

// # of bundles = 2
// load_to_merged_3_FIFO_buf641644_sm760_01646_write
//	merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm760_01646_585
inline void merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm760_01646_write_bundle_write(hw_uint<32>& load_to_merged_3_FIFO_buf641644_sm760_01646_write, merged_3_FIFO_buf641_cache& merged_3_FIFO_buf641, int root, int merged_3_to_gp_30473_ld643, int merged_3_to_gp_30473_ld642, int dynamic_address) {
	hw_uint<32>  merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm760_01646_585_res = load_to_merged_3_FIFO_buf641644_sm760_01646_write.extract<0, 31>();
	merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm760_01646_585_write(merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm760_01646_585_res, merged_3_FIFO_buf641, root, merged_3_to_gp_30473_ld643, merged_3_to_gp_30473_ld642, dynamic_address);
}

// us_merged_3126_merged1784_read
//	merged_3_FIFO_buf641_us_merged_3126_merged1784_2
//	merged_3_FIFO_buf641_us_merged_3126_merged1784_3
inline hw_uint<64> merged_3_FIFO_buf641_us_merged_3126_merged1784_read_bundle_read(merged_3_FIFO_buf641_cache& merged_3_FIFO_buf641, int root, int us_merged_3125, int us_merged_3126, int dynamic_address) {
  // # of ports in bundle: 2
    // merged_3_FIFO_buf641_us_merged_3126_merged1784_2
    // merged_3_FIFO_buf641_us_merged_3126_merged1784_3

	hw_uint<64> result;
	hw_uint<32>  merged_3_FIFO_buf641_us_merged_3126_merged1784_2_res = merged_3_FIFO_buf641_us_merged_3126_merged1784_2_select(merged_3_FIFO_buf641, root, us_merged_3125, us_merged_3126, dynamic_address);
	set_at<0, 64>(result, merged_3_FIFO_buf641_us_merged_3126_merged1784_2_res);
	hw_uint<32>  merged_3_FIFO_buf641_us_merged_3126_merged1784_3_res = merged_3_FIFO_buf641_us_merged_3126_merged1784_3_select(merged_3_FIFO_buf641, root, us_merged_3125, us_merged_3126, dynamic_address);
	set_at<32, 64>(result, merged_3_FIFO_buf641_us_merged_3126_merged1784_3_res);
	return result;
}

struct merged_3_us124_us_merged_3126_merged1784_0_to_merged_3_us124_merged_3_us124_ld478_merged1910_183_cache {
	// RAM Box: {[1, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_3_us124_us_merged_3126_merged1784_1_to_merged_3_us124_merged_3_us124_ld478_merged1910_184_cache {
	// RAM Box: {[0, 510], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_3_us124_cache {
  // Reader addrs...
    // { merged_3_us124_ld478_merged1910[root = 0, merged_3_us124_ld479, merged_3_us124_ld478] -> merged_3_us124[1 + 2merged_3_us124_ld478, merged_3_us124_ld479] : 0 <= merged_3_us124_ld479 <= 511 and 0 <= merged_3_us124_ld478 <= 255 }
    // { merged_3_us124_ld478_merged1910[root = 0, merged_3_us124_ld479, merged_3_us124_ld478] -> merged_3_us124[2merged_3_us124_ld478, merged_3_us124_ld479] : 0 <= merged_3_us124_ld479 <= 511 and 0 <= merged_3_us124_ld478 <= 255 }
  // # of banks: 2
  merged_3_us124_us_merged_3126_merged1784_0_to_merged_3_us124_merged_3_us124_ld478_merged1910_183_cache merged_3_us124_us_merged_3126_merged1784_0_to_merged_3_us124_merged_3_us124_ld478_merged1910_183;
  merged_3_us124_us_merged_3126_merged1784_1_to_merged_3_us124_merged_3_us124_ld478_merged1910_184_cache merged_3_us124_us_merged_3126_merged1784_1_to_merged_3_us124_merged_3_us124_ld478_merged1910_184;
};



inline void merged_3_us124_us_merged_3126_merged1784_0_write(hw_uint<32> & merged_3_us124_us_merged_3126_merged1784_0, merged_3_us124_cache& merged_3_us124, int root, int us_merged_3125, int us_merged_3126, int dynamic_address) {
  merged_3_us124.merged_3_us124_us_merged_3126_merged1784_0_to_merged_3_us124_merged_3_us124_ld478_merged1910_183.push(merged_3_us124_us_merged_3126_merged1784_0);
}

inline void merged_3_us124_us_merged_3126_merged1784_1_write(hw_uint<32> & merged_3_us124_us_merged_3126_merged1784_1, merged_3_us124_cache& merged_3_us124, int root, int us_merged_3125, int us_merged_3126, int dynamic_address) {
  merged_3_us124.merged_3_us124_us_merged_3126_merged1784_1_to_merged_3_us124_merged_3_us124_ld478_merged1910_184.push(merged_3_us124_us_merged_3126_merged1784_1);
}

inline hw_uint<32>  merged_3_us124_merged_3_us124_ld478_merged1910_183_select(merged_3_us124_cache& merged_3_us124, int root, int merged_3_us124_ld479, int merged_3_us124_ld478, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_3_us124_merged_3_us124_ld478_merged1910_183 read pattern: { merged_3_us124_ld478_merged1910[root = 0, merged_3_us124_ld479, merged_3_us124_ld478] -> merged_3_us124[1 + 2merged_3_us124_ld478, merged_3_us124_ld479] : 0 <= merged_3_us124_ld479 <= 511 and 0 <= merged_3_us124_ld478 <= 255 }
  // Read schedule : { merged_3_us124_ld478_merged1910[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 85] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { us_merged_3126_merged1784[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 79] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_merged_3_us124_us_merged_3126_merged1784_0 = merged_3_us124.merged_3_us124_us_merged_3126_merged1784_0_to_merged_3_us124_merged_3_us124_ld478_merged1910_183.peek(/* one reader or all rams */ 0);
  return value_merged_3_us124_us_merged_3126_merged1784_0;
  return 0;
}

inline hw_uint<32>  merged_3_us124_merged_3_us124_ld478_merged1910_184_select(merged_3_us124_cache& merged_3_us124, int root, int merged_3_us124_ld479, int merged_3_us124_ld478, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_3_us124_merged_3_us124_ld478_merged1910_184 read pattern: { merged_3_us124_ld478_merged1910[root = 0, merged_3_us124_ld479, merged_3_us124_ld478] -> merged_3_us124[2merged_3_us124_ld478, merged_3_us124_ld479] : 0 <= merged_3_us124_ld479 <= 511 and 0 <= merged_3_us124_ld478 <= 255 }
  // Read schedule : { merged_3_us124_ld478_merged1910[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 85] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { us_merged_3126_merged1784[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 79] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_merged_3_us124_us_merged_3126_merged1784_1 = merged_3_us124.merged_3_us124_us_merged_3126_merged1784_1_to_merged_3_us124_merged_3_us124_ld478_merged1910_184.peek(/* one reader or all rams */ 0);
  return value_merged_3_us124_us_merged_3126_merged1784_1;
  return 0;
}

// # of bundles = 2
// merged_3_us124_ld478_merged1910_read
//	merged_3_us124_merged_3_us124_ld478_merged1910_183
//	merged_3_us124_merged_3_us124_ld478_merged1910_184
inline hw_uint<64> merged_3_us124_merged_3_us124_ld478_merged1910_read_bundle_read(merged_3_us124_cache& merged_3_us124, int root, int merged_3_us124_ld479, int merged_3_us124_ld478, int dynamic_address) {
  // # of ports in bundle: 2
    // merged_3_us124_merged_3_us124_ld478_merged1910_183
    // merged_3_us124_merged_3_us124_ld478_merged1910_184

	hw_uint<64> result;
	hw_uint<32>  merged_3_us124_merged_3_us124_ld478_merged1910_183_res = merged_3_us124_merged_3_us124_ld478_merged1910_183_select(merged_3_us124, root, merged_3_us124_ld479, merged_3_us124_ld478, dynamic_address);
	set_at<0, 64>(result, merged_3_us124_merged_3_us124_ld478_merged1910_183_res);
	hw_uint<32>  merged_3_us124_merged_3_us124_ld478_merged1910_184_res = merged_3_us124_merged_3_us124_ld478_merged1910_184_select(merged_3_us124, root, merged_3_us124_ld479, merged_3_us124_ld478, dynamic_address);
	set_at<32, 64>(result, merged_3_us124_merged_3_us124_ld478_merged1910_184_res);
	return result;
}

// us_merged_3126_merged1784_write
//	merged_3_us124_us_merged_3126_merged1784_0
//	merged_3_us124_us_merged_3126_merged1784_1
inline void merged_3_us124_us_merged_3126_merged1784_write_bundle_write(hw_uint<64>& us_merged_3126_merged1784_write, merged_3_us124_cache& merged_3_us124, int root, int us_merged_3125, int us_merged_3126, int dynamic_address) {
	hw_uint<32>  merged_3_us124_us_merged_3126_merged1784_0_res = us_merged_3126_merged1784_write.extract<0, 31>();
	merged_3_us124_us_merged_3126_merged1784_0_write(merged_3_us124_us_merged_3126_merged1784_0_res, merged_3_us124, root, us_merged_3125, us_merged_3126, dynamic_address);
	hw_uint<32>  merged_3_us124_us_merged_3126_merged1784_1_res = us_merged_3126_merged1784_write.extract<32, 63>();
	merged_3_us124_us_merged_3126_merged1784_1_write(merged_3_us124_us_merged_3126_merged1784_1_res, merged_3_us124, root, us_merged_3125, us_merged_3126, dynamic_address);
}

struct merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged1902_177_to_merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged1758_216_cache {
	// RAM Box: {[1, 511], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged1902_178_to_merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged1758_218_cache {
	// RAM Box: {[0, 510], [0, 511]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<32> , 1> f;
	inline hw_uint<32>  peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<32>  value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct merged_3_us124_FIFO_buf645_cache {
  // Reader addrs...
    // { merged_2_reconstruct_lp120122_merged1758[root = 0, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122] -> merged_3_us124_FIFO_buf645[1 + 2merged_2_reconstruct_lp120122, merged_2_reconstruct_lp120121] : 0 <= merged_2_reconstruct_lp120121 <= 511 and 0 <= merged_2_reconstruct_lp120122 <= 255 }
    // { merged_2_reconstruct_lp120122_merged1758[root = 0, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122] -> merged_3_us124_FIFO_buf645[2merged_2_reconstruct_lp120122, merged_2_reconstruct_lp120121] : 0 <= merged_2_reconstruct_lp120121 <= 511 and 0 <= merged_2_reconstruct_lp120122 <= 255 }
  // # of banks: 2
  merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged1902_177_to_merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged1758_216_cache merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged1902_177_to_merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged1758_216;
  merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged1902_178_to_merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged1758_218_cache merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged1902_178_to_merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged1758_218;
};



inline void merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged1902_177_write(hw_uint<32> & merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged1902_177, merged_3_us124_FIFO_buf645_cache& merged_3_us124_FIFO_buf645, int root, int merged_3_us124_to_gp_14477_ld647, int merged_3_us124_to_gp_14477_ld646, int dynamic_address) {
  merged_3_us124_FIFO_buf645.merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged1902_177_to_merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged1758_216.push(merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged1902_177);
}

inline void merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged1902_178_write(hw_uint<32> & merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged1902_178, merged_3_us124_FIFO_buf645_cache& merged_3_us124_FIFO_buf645, int root, int merged_3_us124_to_gp_14477_ld647, int merged_3_us124_to_gp_14477_ld646, int dynamic_address) {
  merged_3_us124_FIFO_buf645.merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged1902_178_to_merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged1758_218.push(merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged1902_178);
}

inline hw_uint<32>  merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged1758_216_select(merged_3_us124_FIFO_buf645_cache& merged_3_us124_FIFO_buf645, int root, int merged_2_reconstruct_lp120121, int merged_2_reconstruct_lp120122, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged1758_216 read pattern: { merged_2_reconstruct_lp120122_merged1758[root = 0, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122] -> merged_3_us124_FIFO_buf645[1 + 2merged_2_reconstruct_lp120122, merged_2_reconstruct_lp120121] : 0 <= merged_2_reconstruct_lp120121 <= 511 and 0 <= merged_2_reconstruct_lp120122 <= 255 }
  // Read schedule : { merged_2_reconstruct_lp120122_merged1758[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 99] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { merged_3_us124_to_gp_14477_ld646_merged1902[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 91] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged1902_177 = merged_3_us124_FIFO_buf645.merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged1902_177_to_merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged1758_216.peek(/* one reader or all rams */ 0);
  return value_merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged1902_177;
  return 0;
}

inline hw_uint<32>  merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged1758_218_select(merged_3_us124_FIFO_buf645_cache& merged_3_us124_FIFO_buf645, int root, int merged_2_reconstruct_lp120121, int merged_2_reconstruct_lp120122, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged1758_218 read pattern: { merged_2_reconstruct_lp120122_merged1758[root = 0, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122] -> merged_3_us124_FIFO_buf645[2merged_2_reconstruct_lp120122, merged_2_reconstruct_lp120121] : 0 <= merged_2_reconstruct_lp120121 <= 511 and 0 <= merged_2_reconstruct_lp120122 <= 255 }
  // Read schedule : { merged_2_reconstruct_lp120122_merged1758[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 99] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  // Write schedule: { merged_3_us124_to_gp_14477_ld646_merged1902[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 91] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
  auto value_merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged1902_178 = merged_3_us124_FIFO_buf645.merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged1902_178_to_merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged1758_218.peek(/* one reader or all rams */ 0);
  return value_merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged1902_178;
  return 0;
}

// # of bundles = 2
// merged_2_reconstruct_lp120122_merged1758_read
//	merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged1758_216
//	merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged1758_218
inline hw_uint<64> merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged1758_read_bundle_read(merged_3_us124_FIFO_buf645_cache& merged_3_us124_FIFO_buf645, int root, int merged_2_reconstruct_lp120121, int merged_2_reconstruct_lp120122, int dynamic_address) {
  // # of ports in bundle: 2
    // merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged1758_216
    // merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged1758_218

	hw_uint<64> result;
	hw_uint<32>  merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged1758_216_res = merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged1758_216_select(merged_3_us124_FIFO_buf645, root, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122, dynamic_address);
	set_at<0, 64>(result, merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged1758_216_res);
	hw_uint<32>  merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged1758_218_res = merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged1758_218_select(merged_3_us124_FIFO_buf645, root, merged_2_reconstruct_lp120121, merged_2_reconstruct_lp120122, dynamic_address);
	set_at<32, 64>(result, merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged1758_218_res);
	return result;
}

// merged_3_us124_to_gp_14477_ld646_merged1902_write
//	merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged1902_177
//	merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged1902_178
inline void merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged1902_write_bundle_write(hw_uint<64>& merged_3_us124_to_gp_14477_ld646_merged1902_write, merged_3_us124_FIFO_buf645_cache& merged_3_us124_FIFO_buf645, int root, int merged_3_us124_to_gp_14477_ld647, int merged_3_us124_to_gp_14477_ld646, int dynamic_address) {
	hw_uint<32>  merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged1902_177_res = merged_3_us124_to_gp_14477_ld646_merged1902_write.extract<0, 31>();
	merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged1902_177_write(merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged1902_177_res, merged_3_us124_FIFO_buf645, root, merged_3_us124_to_gp_14477_ld647, merged_3_us124_to_gp_14477_ld646, dynamic_address);
	hw_uint<32>  merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged1902_178_res = merged_3_us124_to_gp_14477_ld646_merged1902_write.extract<32, 63>();
	merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged1902_178_write(merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged1902_178_res, merged_3_us124_FIFO_buf645, root, merged_3_us124_to_gp_14477_ld647, merged_3_us124_to_gp_14477_ld646, dynamic_address);
}

// Operation logic
inline void in0_to_gp_0401_ld570_merged1924(HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */in0_to_gp_0401, in0_FIFO_buf569_cache& in0_FIFO_buf569, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in0_to_gp_0401
	auto in0_to_gp_0401__lp_8_m_in0_to_gp_0401_ld570__p__7_rp__c____in0_to_gp_0401_ld571_value = in0_to_gp_0401.read();
	auto compute_result = in0_to_gp_0401_ld570_cu1923(in0_to_gp_0401__lp_8_m_in0_to_gp_0401_ld570__p__7_rp__c____in0_to_gp_0401_ld571_value);
	// Produce: in0_FIFO_buf569
	in0_FIFO_buf569_in0_to_gp_0401_ld570_merged1924_write_bundle_write(/* arg names */compute_result, in0_FIFO_buf569, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_110_merged1752(in0_FIFO_buf569_cache& in0_FIFO_buf569, gp_in0_1_buf8_cache& gp_in0_1_buf8, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in0_FIFO_buf569
	auto in0_FIFO_buf569_2_m__lp__lp_4_m_gp_in0_110__p__3_rp___p___m_3_rp___p___m_1_p_7_c_________2_m__lp_gp_in0_19__p___m_3_rp___p__1_p_7_value = in0_FIFO_buf569_gp_in0_110_merged1752_read_bundle_read(in0_FIFO_buf569/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in0_110_cu1750(in0_FIFO_buf569_2_m__lp__lp_4_m_gp_in0_110__p__3_rp___p___m_3_rp___p___m_1_p_7_c_________2_m__lp_gp_in0_19__p___m_3_rp___p__1_p_7_value);
	// Produce: gp_in0_1_buf8
	gp_in0_1_buf8_gp_in0_110_merged1752_write_bundle_write(/* arg names */compute_result, gp_in0_1_buf8, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_1_buf8_ld322_merged1804(gp_in0_1_buf8_cache& gp_in0_1_buf8, HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */gp_in0_1_buf8_to_gp_7321, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8
	auto gp_in0_1_buf8__lp__lp_4_m_gp_in0_1_buf8_ld322__p__3_rp___p__3_rp__c_______lp_gp_in0_1_buf8_ld323__p__3_rp__value = gp_in0_1_buf8_gp_in0_1_buf8_ld322_merged1804_read_bundle_read(gp_in0_1_buf8/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in0_1_buf8_ld322_cu1803(gp_in0_1_buf8__lp__lp_4_m_gp_in0_1_buf8_ld322__p__3_rp___p__3_rp__c_______lp_gp_in0_1_buf8_ld323__p__3_rp__value);
	// Produce: gp_in0_1_buf8_to_gp_7321
	gp_in0_1_buf8_to_gp_7321.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_1_buf8_ld318_merged1848(gp_in0_1_buf8_cache& gp_in0_1_buf8, HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */gp_in0_1_buf8_to_gp_22317, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8
	auto gp_in0_1_buf8__lp__lp_4_m_gp_in0_1_buf8_ld318__p__3_rp___p__3_rp__c_______lp_gp_in0_1_buf8_ld319__p__3_rp__value = gp_in0_1_buf8_gp_in0_1_buf8_ld318_merged1848_read_bundle_read(gp_in0_1_buf8/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in0_1_buf8_ld318_cu1847(gp_in0_1_buf8__lp__lp_4_m_gp_in0_1_buf8_ld318__p__3_rp___p__3_rp__c_______lp_gp_in0_1_buf8_ld319__p__3_rp__value);
	// Produce: gp_in0_1_buf8_to_gp_22317
	gp_in0_1_buf8_to_gp_22317.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_1_buf8_ld314_merged1870(gp_in0_1_buf8_cache& gp_in0_1_buf8, HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */gp_in0_1_buf8_to_gp_1313, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8
	auto gp_in0_1_buf8__lp_4_m_gp_in0_1_buf8_ld314__p__3_rp__c____gp_in0_1_buf8_ld315_value = gp_in0_1_buf8_gp_in0_1_buf8_ld314_merged1870_read_bundle_read(gp_in0_1_buf8/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in0_1_buf8_ld314_cu1869(gp_in0_1_buf8__lp_4_m_gp_in0_1_buf8_ld314__p__3_rp__c____gp_in0_1_buf8_ld315_value);
	// Produce: gp_in0_1_buf8_to_gp_1313
	gp_in0_1_buf8_to_gp_1313.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in0_19_gp_in0_1_buf8_ld315_gp_in0_1_buf8_ld319_gp_in0_1_buf8_ld323_in0_to_gp_0401_ld571_(HWStream<hw_uint<256> >& /* get_args num ports = 8 */in0_to_gp_0401, HWStream<hw_uint<128> >& /* get_args num ports = 4 */gp_in0_1_buf8_to_gp_1313, HWStream<hw_uint<128> >& /* get_args num ports = 4 */gp_in0_1_buf8_to_gp_22317, HWStream<hw_uint<128> >& /* get_args num ports = 4 */gp_in0_1_buf8_to_gp_7321) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in0_19_gp_in0_1_buf8_ld315_gp_in0_1_buf8_ld319_gp_in0_1_buf8_ld323_in0_to_gp_0401_ld571__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in0_1_buf8_cache gp_in0_1_buf8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  in0_FIFO_buf569_cache in0_FIFO_buf569;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { gp_in0_1_buf8_ld322_merged1804[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 17] : 0 <= d1 <= 1023 and 0 <= d2 <= 255; in0_to_gp_0401_ld570_merged1924[d0 = 0, d1, d2] -> [0, d1, d2, 8] : 0 <= d1 <= 2054 and 0 <= d2 <= 262; gp_in0_1_buf8_ld314_merged1870[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 19] : 0 <= d1 <= 1026 and 0 <= d2 <= 261; gp_in0_1_buf8_ld318_merged1848[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 23] : 0 <= d1 <= 1023 and 0 <= d2 <= 255; gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
//   { gp_in0_1_buf8_ld322_merged1804[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 17] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
// Condition for gp_in0_1_buf8_ld322_merged1804(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-17 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((257 + -1*i2)) >= 0)))
//   { in0_to_gp_0401_ld570_merged1924[d0 = 0, d1, d2] -> [0, d1, d2, 8] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
// Condition for in0_to_gp_0401_ld570_merged1924(((((-8 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((262 + -1*i2)) >= 0)))
//   { gp_in0_1_buf8_ld314_merged1870[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 19] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
// Condition for gp_in0_1_buf8_ld314_merged1870(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-19 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-2 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((262 + -1*i2)) >= 0)))
//   { gp_in0_1_buf8_ld318_merged1848[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 23] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
// Condition for gp_in0_1_buf8_ld318_merged1848(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-23 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((257 + -1*i2)) >= 0)))
//   { gp_in0_110_merged1752[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 15] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
// Condition for gp_in0_110_merged1752(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-15 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-2 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((262 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 8] : 0 <= i1 <= 2054 and 0 <= i2 <= 262; [0, i1, i2, 23] : (i1) mod 2 = 0 and 8 <= i1 <= 2054 and 2 <= i2 <= 257; [0, i1, i2, 19] : (i1) mod 2 = 0 and 2 <= i1 <= 2054 and 0 < i2 <= 262; [0, i1, i2, 17] : (i1) mod 2 = 0 and 8 <= i1 <= 2054 and 2 <= i2 <= 257; [0, i1, i2, 15] : (i1) mod 2 = 0 and 2 <= i1 <= 2054 and 0 < i2 <= 262 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 0; i1 <= 2054; i1++) {
	    for (int i2 = 0; i2 <= 262; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          in0_to_gp_0401_ld570_merged1924(in0_to_gp_0401 /* buf name */, in0_FIFO_buf569, 0, ((1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 2 and i2 > 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 2 and i2 > 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -2 + i1 >= 0 }
	          // { [i0, i1, i2] : -1 + i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-2 + 1*i1)) >= 0) && (((-1 + 1*i2)) >= 0)))) {
	          gp_in0_110_merged1752(in0_FIFO_buf569 /* buf name */, gp_in0_1_buf8, 0, ((-1 + (1*(((1*i1)) >> 1)))), ((-1 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 8 and 2 <= i2 <= 257 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 8 and 2 <= i2 <= 257 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -8 + i1 >= 0 }
	          // { [i0, i1, i2] : -2 + i2 >= 0 }
	          // { [i0, i1, i2] : 257 - i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-8 + 1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((257 + -1*i2)) >= 0)))) {
	          gp_in0_1_buf8_ld322_merged1804(gp_in0_1_buf8 /* buf name */, gp_in0_1_buf8_to_gp_7321, 0, ((-4 + (1*(((1*i1)) >> 1)))), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 2 and i2 > 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 2 and i2 > 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -2 + i1 >= 0 }
	          // { [i0, i1, i2] : -1 + i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-2 + 1*i1)) >= 0) && (((-1 + 1*i2)) >= 0)))) {
	          gp_in0_1_buf8_ld314_merged1870(gp_in0_1_buf8 /* buf name */, gp_in0_1_buf8_to_gp_1313, 0, ((-1 + (1*(((1*i1)) >> 1)))), ((-1 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 8 and 2 <= i2 <= 257 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 8 and 2 <= i2 <= 257 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -8 + i1 >= 0 }
	          // { [i0, i1, i2] : -2 + i2 >= 0 }
	          // { [i0, i1, i2] : 257 - i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-8 + 1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((257 + -1*i2)) >= 0)))) {
	          gp_in0_1_buf8_ld318_merged1848(gp_in0_1_buf8 /* buf name */, gp_in0_1_buf8_to_gp_22317, 0, ((-4 + (1*(((1*i1)) >> 1)))), ((-2 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void gp_in0_218_merged1755(gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, gp_in0_2_buf16_cache& gp_in0_2_buf16, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8_FIFO_buf481
	auto gp_in0_1_buf8_FIFO_buf481_2_m__lp__lp_2_m_gp_in0_218__p__1_rp___p___m_1_rp___p___m_1_p_3_c_________2_m__lp_gp_in0_217__p___m_1_rp___p__1_p_3_value = gp_in0_1_buf8_FIFO_buf481_gp_in0_218_merged1755_read_bundle_read(gp_in0_1_buf8_FIFO_buf481/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in0_218_cu1753(gp_in0_1_buf8_FIFO_buf481_2_m__lp__lp_2_m_gp_in0_218__p__1_rp___p___m_1_rp___p___m_1_p_3_c_________2_m__lp_gp_in0_217__p___m_1_rp___p__1_p_3_value);
	// Produce: gp_in0_2_buf16
	gp_in0_2_buf16_gp_in0_218_merged1755_write_bundle_write(/* arg names */compute_result, gp_in0_2_buf16, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_1_buf8_to_gp_1313_ld482_merged1860(HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */gp_in0_1_buf8_to_gp_1313, gp_in0_1_buf8_FIFO_buf481_cache& gp_in0_1_buf8_FIFO_buf481, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8_to_gp_1313
	auto gp_in0_1_buf8_to_gp_1313__lp_4_m_gp_in0_1_buf8_to_gp_1313_ld482__p__3_rp__c____gp_in0_1_buf8_to_gp_1313_ld483_value = gp_in0_1_buf8_to_gp_1313.read();
	auto compute_result = gp_in0_1_buf8_to_gp_1313_ld482_cu1859(gp_in0_1_buf8_to_gp_1313__lp_4_m_gp_in0_1_buf8_to_gp_1313_ld482__p__3_rp__c____gp_in0_1_buf8_to_gp_1313_ld483_value);
	// Produce: gp_in0_1_buf8_FIFO_buf481
	gp_in0_1_buf8_FIFO_buf481_gp_in0_1_buf8_to_gp_1313_ld482_merged1860_write_bundle_write(/* arg names */compute_result, gp_in0_1_buf8_FIFO_buf481, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_2_buf16_ld338_merged1820(gp_in0_2_buf16_cache& gp_in0_2_buf16, HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */gp_in0_2_buf16_to_gp_8337, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16
	auto gp_in0_2_buf16__lp__lp_2_m_gp_in0_2_buf16_ld338__p__1_rp___p__1_rp__c_______lp_gp_in0_2_buf16_ld339__p__1_rp__value = gp_in0_2_buf16_gp_in0_2_buf16_ld338_merged1820_read_bundle_read(gp_in0_2_buf16/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in0_2_buf16_ld338_cu1819(gp_in0_2_buf16__lp__lp_2_m_gp_in0_2_buf16_ld338__p__1_rp___p__1_rp__c_______lp_gp_in0_2_buf16_ld339__p__1_rp__value);
	// Produce: gp_in0_2_buf16_to_gp_8337
	gp_in0_2_buf16_to_gp_8337.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_2_buf16_ld334_merged1806(gp_in0_2_buf16_cache& gp_in0_2_buf16, HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */gp_in0_2_buf16_to_gp_23333, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16
	auto gp_in0_2_buf16__lp__lp_2_m_gp_in0_2_buf16_ld334__p__1_rp___p__1_rp__c_______lp_gp_in0_2_buf16_ld335__p__1_rp__value = gp_in0_2_buf16_gp_in0_2_buf16_ld334_merged1806_read_bundle_read(gp_in0_2_buf16/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in0_2_buf16_ld334_cu1805(gp_in0_2_buf16__lp__lp_2_m_gp_in0_2_buf16_ld334__p__1_rp___p__1_rp__c_______lp_gp_in0_2_buf16_ld335__p__1_rp__value);
	// Produce: gp_in0_2_buf16_to_gp_23333
	gp_in0_2_buf16_to_gp_23333.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_2_buf16_ld330_merged1818(gp_in0_2_buf16_cache& gp_in0_2_buf16, HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */gp_in0_2_buf16_to_gp_2329, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16
	auto gp_in0_2_buf16__lp_2_m_gp_in0_2_buf16_ld330__p__1_rp__c____gp_in0_2_buf16_ld331_value = gp_in0_2_buf16_gp_in0_2_buf16_ld330_merged1818_read_bundle_read(gp_in0_2_buf16/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in0_2_buf16_ld330_cu1817(gp_in0_2_buf16__lp_2_m_gp_in0_2_buf16_ld330__p__1_rp__c____gp_in0_2_buf16_ld331_value);
	// Produce: gp_in0_2_buf16_to_gp_2329
	gp_in0_2_buf16_to_gp_2329.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in0_1_buf8_to_gp_1313_ld483_gp_in0_217_gp_in0_2_buf16_ld331_gp_in0_2_buf16_ld335_gp_in0_2_buf16_ld339_(HWStream<hw_uint<128> >& /* get_args num ports = 4 */gp_in0_1_buf8_to_gp_1313, HWStream<hw_uint<64> >& /* get_args num ports = 2 */gp_in0_2_buf16_to_gp_2329, HWStream<hw_uint<64> >& /* get_args num ports = 2 */gp_in0_2_buf16_to_gp_23333, HWStream<hw_uint<64> >& /* get_args num ports = 2 */gp_in0_2_buf16_to_gp_8337) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in0_1_buf8_to_gp_1313_ld483_gp_in0_217_gp_in0_2_buf16_ld331_gp_in0_2_buf16_ld335_gp_in0_2_buf16_ld339__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in0_1_buf8_FIFO_buf481_cache gp_in0_1_buf8_FIFO_buf481;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in0_2_buf16_cache gp_in0_2_buf16;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { gp_in0_2_buf16_ld338_merged1820[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 34] : 0 <= d1 <= 511 and 0 <= d2 <= 255; gp_in0_2_buf16_ld334_merged1806[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 44] : 0 <= d1 <= 511 and 0 <= d2 <= 255; gp_in0_218_merged1755[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 32] : 0 <= d1 <= 512 and 0 <= d2 <= 259; gp_in0_2_buf16_ld330_merged1818[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 37] : 0 <= d1 <= 512 and 0 <= d2 <= 259; gp_in0_1_buf8_to_gp_1313_ld482_merged1860[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 25] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
//   { gp_in0_2_buf16_ld338_merged1820[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 34] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
// Condition for gp_in0_2_buf16_ld338_merged1820(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-34 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { gp_in0_2_buf16_ld334_merged1806[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 44] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
// Condition for gp_in0_2_buf16_ld334_merged1806(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-44 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { gp_in0_218_merged1755[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 32] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
// Condition for gp_in0_218_merged1755(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-32 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-6 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((261 + -1*i2)) >= 0)))
//   { gp_in0_2_buf16_ld330_merged1818[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 37] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
// Condition for gp_in0_2_buf16_ld330_merged1818(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-37 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-6 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((261 + -1*i2)) >= 0)))
//   { gp_in0_1_buf8_to_gp_1313_ld482_merged1860[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 25] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
// Condition for gp_in0_1_buf8_to_gp_1313_ld482_merged1860(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-25 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-2 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((262 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 44] : (2 + i1) mod 4 = 0 and 10 <= i1 <= 2054 and 3 <= i2 <= 258; [0, i1, i2, 37] : (2 + i1) mod 4 = 0 and 6 <= i1 <= 2054 and 2 <= i2 <= 261; [0, i1, i2, 34] : (2 + i1) mod 4 = 0 and 10 <= i1 <= 2054 and 3 <= i2 <= 258; [0, i1, i2, 32] : (2 + i1) mod 4 = 0 and 6 <= i1 <= 2054 and 2 <= i2 <= 261; [0, i1, i2, 25] : (i1) mod 2 = 0 and 2 <= i1 <= 2054 and 0 < i2 <= 262 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 2; i1 <= 2054; i1++) {
	    for (int i2 = 1; i2 <= 262; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          gp_in0_1_buf8_to_gp_1313_ld482_merged1860(gp_in0_1_buf8_to_gp_1313 /* buf name */, gp_in0_1_buf8_FIFO_buf481, 0, ((-1 + (1*(((1*i1)) >> 1)))), ((-1 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 6 and 2 <= i2 <= 261 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 6 and 2 <= i2 <= 261 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -6 + i1 >= 0 }
	          // { [i0, i1, i2] : -2 + i2 >= 0 }
	          // { [i0, i1, i2] : 261 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-6 + 1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((261 + -1*i2)) >= 0)))) {
	          gp_in0_218_merged1755(gp_in0_1_buf8_FIFO_buf481 /* buf name */, gp_in0_2_buf16, 0, ((-2 + (1*(((2 + 1*i1)) >> 2)))), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 10 and 3 <= i2 <= 258 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 10 and 3 <= i2 <= 258 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -10 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 258 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-10 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))) {
	          gp_in0_2_buf16_ld338_merged1820(gp_in0_2_buf16 /* buf name */, gp_in0_2_buf16_to_gp_8337, 0, ((-3 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 6 and 2 <= i2 <= 261 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 6 and 2 <= i2 <= 261 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -6 + i1 >= 0 }
	          // { [i0, i1, i2] : -2 + i2 >= 0 }
	          // { [i0, i1, i2] : 261 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-6 + 1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((261 + -1*i2)) >= 0)))) {
	          gp_in0_2_buf16_ld330_merged1818(gp_in0_2_buf16 /* buf name */, gp_in0_2_buf16_to_gp_2329, 0, ((-2 + (1*(((2 + 1*i1)) >> 2)))), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 10 and 3 <= i2 <= 258 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 10 and 3 <= i2 <= 258 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -10 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 258 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-10 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))) {
	          gp_in0_2_buf16_ld334_merged1806(gp_in0_2_buf16 /* buf name */, gp_in0_2_buf16_to_gp_23333, 0, ((-3 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void lp_in1_1_buf92_ld434_merged1798(lp_in1_1_buf92_cache& lp_in1_1_buf92, HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */lp_in1_1_buf92_to_gp_19433, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in1_1_buf92
	auto lp_in1_1_buf92__lp_4_m_lp_in1_1_buf92_ld434__p__3_rp__c____lp_in1_1_buf92_ld435_value = lp_in1_1_buf92_lp_in1_1_buf92_ld434_merged1798_read_bundle_read(lp_in1_1_buf92/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = lp_in1_1_buf92_ld434_cu1797(lp_in1_1_buf92__lp_4_m_lp_in1_1_buf92_ld434__p__3_rp__c____lp_in1_1_buf92_ld435_value);
	// Produce: lp_in1_1_buf92_to_gp_19433
	lp_in1_1_buf92_to_gp_19433.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void lp_in1_194_merged1792(gp_in1_1_buf56_FIFO_buf525_cache& gp_in1_1_buf56_FIFO_buf525, gp_in1_2_buf64_us88_FIFO_buf553_cache& gp_in1_2_buf64_us88_FIFO_buf553, lp_in1_1_buf92_cache& lp_in1_1_buf92, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56_FIFO_buf525
	auto gp_in1_1_buf56_FIFO_buf525__lp_4_m_lp_in1_194__p__3_rp__p_3_c_____lp_in1_193_p_3_value = gp_in1_1_buf56_FIFO_buf525_lp_in1_194_merged1792_read_bundle_read(gp_in1_1_buf56_FIFO_buf525/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: gp_in1_2_buf64_us88_FIFO_buf553
	auto gp_in1_2_buf64_us88_FIFO_buf553__lp_4_m_lp_in1_194__p__3_rp__p_0_c_____lp_in1_193_p_0_value = gp_in1_2_buf64_us88_FIFO_buf553_lp_in1_194_merged1792_read_bundle_read(gp_in1_2_buf64_us88_FIFO_buf553/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = lp_in1_194_cu1790(gp_in1_1_buf56_FIFO_buf525__lp_4_m_lp_in1_194__p__3_rp__p_3_c_____lp_in1_193_p_3_value, gp_in1_2_buf64_us88_FIFO_buf553__lp_4_m_lp_in1_194__p__3_rp__p_0_c_____lp_in1_193_p_0_value);
	// Produce: lp_in1_1_buf92
	lp_in1_1_buf92_lp_in1_194_merged1792_write_bundle_write(/* arg names */compute_result, lp_in1_1_buf92, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842(HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */gp_in1_2_buf64_us88_to_gp_10385, gp_in1_2_buf64_us88_FIFO_buf553_cache& gp_in1_2_buf64_us88_FIFO_buf553, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64_us88_to_gp_10385
	auto gp_in1_2_buf64_us88_to_gp_10385__lp_4_m_gp_in1_2_buf64_us88_to_gp_10385_ld554__p__3_rp__c____gp_in1_2_buf64_us88_to_gp_10385_ld555_value = gp_in1_2_buf64_us88_to_gp_10385.read();
	auto compute_result = gp_in1_2_buf64_us88_to_gp_10385_ld554_cu1841(gp_in1_2_buf64_us88_to_gp_10385__lp_4_m_gp_in1_2_buf64_us88_to_gp_10385_ld554__p__3_rp__c____gp_in1_2_buf64_us88_to_gp_10385_ld555_value);
	// Produce: gp_in1_2_buf64_us88_FIFO_buf553
	gp_in1_2_buf64_us88_FIFO_buf553_gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842_write_bundle_write(/* arg names */compute_result, gp_in1_2_buf64_us88_FIFO_buf553, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_1_buf56_to_gp_10357_ld526_merged1886(HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */gp_in1_1_buf56_to_gp_10357, gp_in1_1_buf56_FIFO_buf525_cache& gp_in1_1_buf56_FIFO_buf525, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56_to_gp_10357
	auto gp_in1_1_buf56_to_gp_10357__lp__lp_4_m_gp_in1_1_buf56_to_gp_10357_ld526__p__3_rp___p__3_rp__c_______lp_gp_in1_1_buf56_to_gp_10357_ld527__p__3_rp__value = gp_in1_1_buf56_to_gp_10357.read();
	auto compute_result = gp_in1_1_buf56_to_gp_10357_ld526_cu1885(gp_in1_1_buf56_to_gp_10357__lp__lp_4_m_gp_in1_1_buf56_to_gp_10357_ld526__p__3_rp___p__3_rp__c_______lp_gp_in1_1_buf56_to_gp_10357_ld527__p__3_rp__value);
	// Produce: gp_in1_1_buf56_FIFO_buf525
	gp_in1_1_buf56_FIFO_buf525_gp_in1_1_buf56_to_gp_10357_ld526_merged1886_write_bundle_write(/* arg names */compute_result, gp_in1_1_buf56_FIFO_buf525, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in1_1_buf56_to_gp_10357_ld527_gp_in1_2_buf64_us88_to_gp_10385_ld555_lp_in1_193_lp_in1_1_buf92_ld435_(HWStream<hw_uint<128> >& /* get_args num ports = 4 */gp_in1_1_buf56_to_gp_10357, HWStream<hw_uint<128> >& /* get_args num ports = 4 */gp_in1_2_buf64_us88_to_gp_10385, HWStream<hw_uint<128> >& /* get_args num ports = 4 */lp_in1_1_buf92_to_gp_19433) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in1_1_buf56_to_gp_10357_ld527_gp_in1_2_buf64_us88_to_gp_10385_ld555_lp_in1_193_lp_in1_1_buf92_ld435__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in1_1_buf56_FIFO_buf525_cache gp_in1_1_buf56_FIFO_buf525;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in1_2_buf64_us88_FIFO_buf553_cache gp_in1_2_buf64_us88_FIFO_buf553;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  lp_in1_1_buf92_cache lp_in1_1_buf92;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 48] : 0 <= d1 <= 1023 and 0 <= d2 <= 255; gp_in1_1_buf56_to_gp_10357_ld526_merged1886[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 14] : 0 <= d1 <= 1023 and 0 <= d2 <= 255; lp_in1_1_buf92_ld434_merged1798[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 56] : 0 <= d1 <= 1023 and 0 <= d2 <= 255; lp_in1_194_merged1792[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 55] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
//   { gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 48] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
// Condition for gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-48 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { gp_in1_1_buf56_to_gp_10357_ld526_merged1886[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 14] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
// Condition for gp_in1_1_buf56_to_gp_10357_ld526_merged1886(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-14 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { lp_in1_1_buf92_ld434_merged1798[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 56] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
// Condition for lp_in1_1_buf92_ld434_merged1798(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-56 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { lp_in1_194_merged1792[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 55] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
// Condition for lp_in1_194_merged1792(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-55 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 258 and 55 <= i3 <= 56; [0, i1, i2, 48] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 258; [0, i1, i2, 14] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 258 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 10; i1 <= 2056; i1++) {
	    for (int i2 = 3; i2 <= 258; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          gp_in1_1_buf56_to_gp_10357_ld526_merged1886(gp_in1_1_buf56_to_gp_10357 /* buf name */, gp_in1_1_buf56_FIFO_buf525, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          gp_in1_2_buf64_us88_to_gp_10385_ld554_merged1842(gp_in1_2_buf64_us88_to_gp_10385 /* buf name */, gp_in1_2_buf64_us88_FIFO_buf553, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          lp_in1_194_merged1792(gp_in1_1_buf56_FIFO_buf525 /* buf name */, gp_in1_2_buf64_us88_FIFO_buf553 /* buf name */, lp_in1_1_buf92, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          lp_in1_1_buf92_ld434_merged1798(lp_in1_1_buf92 /* buf name */, lp_in1_1_buf92_to_gp_19433, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void gp_in1_2_buf64_to_gp_11373_ld542_merged1832(HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */gp_in1_2_buf64_to_gp_11373, gp_in1_2_buf64_FIFO_buf541_cache& gp_in1_2_buf64_FIFO_buf541, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64_to_gp_11373
	auto gp_in1_2_buf64_to_gp_11373__lp__lp_2_m_gp_in1_2_buf64_to_gp_11373_ld542__p__1_rp___p__1_rp__c_______lp_gp_in1_2_buf64_to_gp_11373_ld543__p__1_rp__value = gp_in1_2_buf64_to_gp_11373.read();
	auto compute_result = gp_in1_2_buf64_to_gp_11373_ld542_cu1831(gp_in1_2_buf64_to_gp_11373__lp__lp_2_m_gp_in1_2_buf64_to_gp_11373_ld542__p__1_rp___p__1_rp__c_______lp_gp_in1_2_buf64_to_gp_11373_ld543__p__1_rp__value);
	// Produce: gp_in1_2_buf64_FIFO_buf541
	gp_in1_2_buf64_FIFO_buf541_gp_in1_2_buf64_to_gp_11373_ld542_merged1832_write_bundle_write(/* arg names */compute_result, gp_in1_2_buf64_FIFO_buf541, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_3_buf72_us80_to_gp_11397_ld566_merged1830(HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */gp_in1_3_buf72_us80_to_gp_11397, gp_in1_3_buf72_us80_FIFO_buf565_cache& gp_in1_3_buf72_us80_FIFO_buf565, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_3_buf72_us80_to_gp_11397
	auto gp_in1_3_buf72_us80_to_gp_11397__lp_2_m_gp_in1_3_buf72_us80_to_gp_11397_ld566__p__1_rp__c____gp_in1_3_buf72_us80_to_gp_11397_ld567_value = gp_in1_3_buf72_us80_to_gp_11397.read();
	auto compute_result = gp_in1_3_buf72_us80_to_gp_11397_ld566_cu1829(gp_in1_3_buf72_us80_to_gp_11397__lp_2_m_gp_in1_3_buf72_us80_to_gp_11397_ld566__p__1_rp__c____gp_in1_3_buf72_us80_to_gp_11397_ld567_value);
	// Produce: gp_in1_3_buf72_us80_FIFO_buf565
	gp_in1_3_buf72_us80_FIFO_buf565_gp_in1_3_buf72_us80_to_gp_11397_ld566_merged1830_write_bundle_write(/* arg names */compute_result, gp_in1_3_buf72_us80_FIFO_buf565, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void lp_in1_286_merged1749(gp_in1_2_buf64_FIFO_buf541_cache& gp_in1_2_buf64_FIFO_buf541, gp_in1_3_buf72_us80_FIFO_buf565_cache& gp_in1_3_buf72_us80_FIFO_buf565, lp_in1_2_buf84_cache& lp_in1_2_buf84, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64_FIFO_buf541
	auto gp_in1_2_buf64_FIFO_buf541__lp_2_m_lp_in1_286__p__1_rp__p_1_c_____lp_in1_285_p_1_value = gp_in1_2_buf64_FIFO_buf541_lp_in1_286_merged1749_read_bundle_read(gp_in1_2_buf64_FIFO_buf541/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: gp_in1_3_buf72_us80_FIFO_buf565
	auto gp_in1_3_buf72_us80_FIFO_buf565__lp_2_m_lp_in1_286__p__1_rp__p_0_c_____lp_in1_285_p_0_value = gp_in1_3_buf72_us80_FIFO_buf565_lp_in1_286_merged1749_read_bundle_read(gp_in1_3_buf72_us80_FIFO_buf565/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = lp_in1_286_cu1747(gp_in1_2_buf64_FIFO_buf541__lp_2_m_lp_in1_286__p__1_rp__p_1_c_____lp_in1_285_p_1_value, gp_in1_3_buf72_us80_FIFO_buf565__lp_2_m_lp_in1_286__p__1_rp__p_0_c_____lp_in1_285_p_0_value);
	// Produce: lp_in1_2_buf84
	lp_in1_2_buf84_lp_in1_286_merged1749_write_bundle_write(/* arg names */compute_result, lp_in1_2_buf84, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void lp_in1_2_buf84_ld438_merged1826(lp_in1_2_buf84_cache& lp_in1_2_buf84, HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */lp_in1_2_buf84_to_gp_20437, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in1_2_buf84
	auto lp_in1_2_buf84__lp_2_m_lp_in1_2_buf84_ld438__p__1_rp__c____lp_in1_2_buf84_ld439_value = lp_in1_2_buf84_lp_in1_2_buf84_ld438_merged1826_read_bundle_read(lp_in1_2_buf84/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = lp_in1_2_buf84_ld438_cu1825(lp_in1_2_buf84__lp_2_m_lp_in1_2_buf84_ld438__p__1_rp__c____lp_in1_2_buf84_ld439_value);
	// Produce: lp_in1_2_buf84_to_gp_20437
	lp_in1_2_buf84_to_gp_20437.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in1_2_buf64_to_gp_11373_ld543_gp_in1_3_buf72_us80_to_gp_11397_ld567_lp_in1_285_lp_in1_2_buf84_ld439_(HWStream<hw_uint<64> >& /* get_args num ports = 2 */gp_in1_2_buf64_to_gp_11373, HWStream<hw_uint<64> >& /* get_args num ports = 2 */gp_in1_3_buf72_us80_to_gp_11397, HWStream<hw_uint<64> >& /* get_args num ports = 2 */lp_in1_2_buf84_to_gp_20437) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in1_2_buf64_to_gp_11373_ld543_gp_in1_3_buf72_us80_to_gp_11397_ld567_lp_in1_285_lp_in1_2_buf84_ld439__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in1_2_buf64_FIFO_buf541_cache gp_in1_2_buf64_FIFO_buf541;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in1_3_buf72_us80_FIFO_buf565_cache gp_in1_3_buf72_us80_FIFO_buf565;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  lp_in1_2_buf84_cache lp_in1_2_buf84;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { lp_in1_2_buf84_ld438_merged1826[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 94] : 0 <= d1 <= 511 and 0 <= d2 <= 255; gp_in1_3_buf72_us80_to_gp_11397_ld566_merged1830[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 81] : 0 <= d1 <= 511 and 0 <= d2 <= 255; lp_in1_286_merged1749[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 89] : 0 <= d1 <= 511 and 0 <= d2 <= 255; gp_in1_2_buf64_to_gp_11373_ld542_merged1832[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 36] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
//   { lp_in1_2_buf84_ld438_merged1826[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 94] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
// Condition for lp_in1_2_buf84_ld438_merged1826(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-94 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { gp_in1_3_buf72_us80_to_gp_11397_ld566_merged1830[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 81] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
// Condition for gp_in1_3_buf72_us80_to_gp_11397_ld566_merged1830(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-81 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { lp_in1_286_merged1749[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 89] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
// Condition for lp_in1_286_merged1749(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-89 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { gp_in1_2_buf64_to_gp_11373_ld542_merged1832[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 36] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
// Condition for gp_in1_2_buf64_to_gp_11373_ld542_merged1832(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-36 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 94] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 3 <= i2 <= 258; [0, i1, i2, 89] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 3 <= i2 <= 258; [0, i1, i2, 81] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 3 <= i2 <= 258; [0, i1, i2, 36] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 3 <= i2 <= 258 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 14; i1 <= 2058; i1++) {
	    for (int i2 = 3; i2 <= 258; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          gp_in1_2_buf64_to_gp_11373_ld542_merged1832(gp_in1_2_buf64_to_gp_11373 /* buf name */, gp_in1_2_buf64_FIFO_buf541, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          gp_in1_3_buf72_us80_to_gp_11397_ld566_merged1830(gp_in1_3_buf72_us80_to_gp_11397 /* buf name */, gp_in1_3_buf72_us80_FIFO_buf565, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          lp_in1_286_merged1749(gp_in1_2_buf64_FIFO_buf541 /* buf name */, gp_in1_3_buf72_us80_FIFO_buf565 /* buf name */, lp_in1_2_buf84, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          lp_in1_2_buf84_ld438_merged1826(lp_in1_2_buf84 /* buf name */, lp_in1_2_buf84_to_gp_20437, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936(HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */merged_1_reconstruct_lp129_buf132_us142_to_gp_12457, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_1_reconstruct_lp129_buf132_us142_to_gp_12457
	auto merged_1_reconstruct_lp129_buf132_us142_to_gp_12457__lp_8_m_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626__p__7_rp__c____merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627_value = merged_1_reconstruct_lp129_buf132_us142_to_gp_12457.read();
	auto compute_result = merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_cu1935(merged_1_reconstruct_lp129_buf132_us142_to_gp_12457__lp_8_m_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626__p__7_rp__c____merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627_value);
	// Produce: merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625
	merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936_write_bundle_write(/* arg names */compute_result, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_0_reconstruct_lp138_buf141_ld446_merged1904(merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */merged_0_reconstruct_lp138_buf141_to_gp_21445, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_0_reconstruct_lp138_buf141
	auto merged_0_reconstruct_lp138_buf141__lp_8_m_merged_0_reconstruct_lp138_buf141_ld446__p__7_rp__c____merged_0_reconstruct_lp138_buf141_ld447_value = merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138_buf141_ld446_merged1904_read_bundle_read(merged_0_reconstruct_lp138_buf141/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = merged_0_reconstruct_lp138_buf141_ld446_cu1903(merged_0_reconstruct_lp138_buf141__lp_8_m_merged_0_reconstruct_lp138_buf141_ld446__p__7_rp__c____merged_0_reconstruct_lp138_buf141_ld447_value);
	// Produce: merged_0_reconstruct_lp138_buf141_to_gp_21445
	merged_0_reconstruct_lp138_buf141_to_gp_21445.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_0_reconstruct_lp138140_merged1732(merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache& merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, merged_0_reconstruct_lp138_buf141_cache& merged_0_reconstruct_lp138_buf141, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_0_FIFO_buf609
	auto merged_0_FIFO_buf609__lp_8_m_merged_0_reconstruct_lp138140__p__7_rp__p_0_c_____merged_0_reconstruct_lp138139_p_0_value = merged_0_FIFO_buf609_merged_0_reconstruct_lp138140_merged1732_read_bundle_read(merged_0_FIFO_buf609/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625
	auto merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625__lp_8_m_merged_0_reconstruct_lp138140__p__7_rp__p_0_c_____merged_0_reconstruct_lp138139_p_0_value = merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_merged_0_reconstruct_lp138140_merged1732_read_bundle_read(merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = merged_0_reconstruct_lp138140_cu1730(merged_0_FIFO_buf609__lp_8_m_merged_0_reconstruct_lp138140__p__7_rp__p_0_c_____merged_0_reconstruct_lp138139_p_0_value, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625__lp_8_m_merged_0_reconstruct_lp138140__p__7_rp__p_0_c_____merged_0_reconstruct_lp138139_p_0_value);
	// Produce: merged_0_reconstruct_lp138_buf141
	merged_0_reconstruct_lp138_buf141_merged_0_reconstruct_lp138140_merged1732_write_bundle_write(/* arg names */compute_result, merged_0_reconstruct_lp138_buf141, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_0_to_gp_12441_ld610_merged1934(HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */merged_0_to_gp_12441, merged_0_FIFO_buf609_cache& merged_0_FIFO_buf609, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_0_to_gp_12441
	auto merged_0_to_gp_12441__lp_8_m_merged_0_to_gp_12441_ld610__p__7_rp__c____merged_0_to_gp_12441_ld611_value = merged_0_to_gp_12441.read();
	auto compute_result = merged_0_to_gp_12441_ld610_cu1933(merged_0_to_gp_12441__lp_8_m_merged_0_to_gp_12441_ld610__p__7_rp__c____merged_0_to_gp_12441_ld611_value);
	// Produce: merged_0_FIFO_buf609
	merged_0_FIFO_buf609_merged_0_to_gp_12441_ld610_merged1934_write_bundle_write(/* arg names */compute_result, merged_0_FIFO_buf609, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_merged_0_reconstruct_lp138139_merged_0_reconstruct_lp138_buf141_ld447_merged_0_to_gp_12441_ld611_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627_(HWStream<hw_uint<256> >& /* get_args num ports = 8 */merged_0_to_gp_12441, HWStream<hw_uint<256> >& /* get_args num ports = 8 */merged_1_reconstruct_lp129_buf132_us142_to_gp_12457, HWStream<hw_uint<256> >& /* get_args num ports = 8 */merged_0_reconstruct_lp138_buf141_to_gp_21445) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_merged_0_reconstruct_lp138139_merged_0_reconstruct_lp138_buf141_ld447_merged_0_to_gp_12441_ld611_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  merged_0_FIFO_buf609_cache merged_0_FIFO_buf609;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_0_reconstruct_lp138_buf141_cache merged_0_reconstruct_lp138_buf141;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625_cache merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { merged_0_reconstruct_lp138140_merged1732[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 255; merged_0_to_gp_12441_ld610_merged1934[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 92] : 0 <= d1 <= 2047 and 0 <= d2 <= 255; merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 110] : 0 <= d1 <= 2047 and 0 <= d2 <= 255; merged_0_reconstruct_lp138_buf141_ld446_merged1904[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 112] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
//   { merged_0_reconstruct_lp138140_merged1732[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 111] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
// Condition for merged_0_reconstruct_lp138140_merged1732(((((-111 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2061 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { merged_0_to_gp_12441_ld610_merged1934[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 92] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
// Condition for merged_0_to_gp_12441_ld610_merged1934(((((-92 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 110] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
// Condition for merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936(((((-110 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2061 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { merged_0_reconstruct_lp138_buf141_ld446_merged1904[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 112] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
// Condition for merged_0_reconstruct_lp138_buf141_ld446_merged1904(((((-112 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2061 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 14 <= i1 <= 2061 and 3 <= i2 <= 258 and 110 <= i3 <= 112; [0, i1, i2, 92] : 8 <= i1 <= 2055 and 3 <= i2 <= 258 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 8; i1 <= 2061; i1++) {
	    for (int i2 = 3; i2 <= 258; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : i1 <= 2055 }
	        // { [i0, i1, i2] : i1 <= 2055 }
	          // { [i0, i1, i2] : 2055 - i1 >= 0 }
	        if ((((((2055 + -1*i1)) >= 0)))) {
	          merged_0_to_gp_12441_ld610_merged1934(merged_0_to_gp_12441 /* buf name */, merged_0_FIFO_buf609, 0, ((-8 + 1*i1)), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 14 }
	        // { [i0, i1, i2] : i1 >= 14 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	        if ((((((-14 + 1*i1)) >= 0)))) {
	          merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld626_merged1936(merged_1_reconstruct_lp129_buf132_us142_to_gp_12457 /* buf name */, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625, 0, ((-14 + 1*i1)), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 14 }
	        // { [i0, i1, i2] : i1 >= 14 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	        if ((((((-14 + 1*i1)) >= 0)))) {
	          merged_0_reconstruct_lp138140_merged1732(merged_0_FIFO_buf609 /* buf name */, merged_1_reconstruct_lp129_buf132_us142_FIFO_buf625 /* buf name */, merged_0_reconstruct_lp138_buf141, 0, ((-14 + 1*i1)), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 14 }
	        // { [i0, i1, i2] : i1 >= 14 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	        if ((((((-14 + 1*i1)) >= 0)))) {
	          merged_0_reconstruct_lp138_buf141_ld446_merged1904(merged_0_reconstruct_lp138_buf141 /* buf name */, merged_0_reconstruct_lp138_buf141_to_gp_21445, 0, ((-14 + 1*i1)), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void merged_1_to_gp_13449_ld618_merged1894(HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */merged_1_to_gp_13449, merged_1_FIFO_buf617_cache& merged_1_FIFO_buf617, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_1_to_gp_13449
	auto merged_1_to_gp_13449__lp_4_m_merged_1_to_gp_13449_ld618__p__3_rp__c____merged_1_to_gp_13449_ld619_value = merged_1_to_gp_13449.read();
	auto compute_result = merged_1_to_gp_13449_ld618_cu1893(merged_1_to_gp_13449__lp_4_m_merged_1_to_gp_13449_ld618__p__3_rp__c____merged_1_to_gp_13449_ld619_value);
	// Produce: merged_1_FIFO_buf617
	merged_1_FIFO_buf617_merged_1_to_gp_13449_ld618_merged1894_write_bundle_write(/* arg names */compute_result, merged_1_FIFO_buf617, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900(HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */merged_2_reconstruct_lp120_buf123_us133_to_gp_13469, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache& merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_2_reconstruct_lp120_buf123_us133_to_gp_13469
	auto merged_2_reconstruct_lp120_buf123_us133_to_gp_13469__lp_4_m_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638__p__3_rp__c____merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639_value = merged_2_reconstruct_lp120_buf123_us133_to_gp_13469.read();
	auto compute_result = merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_cu1899(merged_2_reconstruct_lp120_buf123_us133_to_gp_13469__lp_4_m_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638__p__3_rp__c____merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639_value);
	// Produce: merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637
	merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900_write_bundle_write(/* arg names */compute_result, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_1_reconstruct_lp129131_merged1727(merged_1_FIFO_buf617_cache& merged_1_FIFO_buf617, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache& merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_1_FIFO_buf617
	auto merged_1_FIFO_buf617__lp_4_m_merged_1_reconstruct_lp129131__p__3_rp__p_0_c_____merged_1_reconstruct_lp129130_p_0_value = merged_1_FIFO_buf617_merged_1_reconstruct_lp129131_merged1727_read_bundle_read(merged_1_FIFO_buf617/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637
	auto merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637__lp_4_m_merged_1_reconstruct_lp129131__p__3_rp__p_0_c_____merged_1_reconstruct_lp129130_p_0_value = merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_merged_1_reconstruct_lp129131_merged1727_read_bundle_read(merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = merged_1_reconstruct_lp129131_cu1725(merged_1_FIFO_buf617__lp_4_m_merged_1_reconstruct_lp129131__p__3_rp__p_0_c_____merged_1_reconstruct_lp129130_p_0_value, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637__lp_4_m_merged_1_reconstruct_lp129131__p__3_rp__p_0_c_____merged_1_reconstruct_lp129130_p_0_value);
	// Produce: merged_1_reconstruct_lp129_buf132
	merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129131_merged1727_write_bundle_write(/* arg names */compute_result, merged_1_reconstruct_lp129_buf132, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_1_reconstruct_lp129_buf132_ld454_merged1812(merged_1_reconstruct_lp129_buf132_cache& merged_1_reconstruct_lp129_buf132, HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */merged_1_reconstruct_lp129_buf132_to_gp_28453, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_1_reconstruct_lp129_buf132
	auto merged_1_reconstruct_lp129_buf132__lp_4_m_merged_1_reconstruct_lp129_buf132_ld454__p__3_rp__c____merged_1_reconstruct_lp129_buf132_ld455_value = merged_1_reconstruct_lp129_buf132_merged_1_reconstruct_lp129_buf132_ld454_merged1812_read_bundle_read(merged_1_reconstruct_lp129_buf132/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = merged_1_reconstruct_lp129_buf132_ld454_cu1811(merged_1_reconstruct_lp129_buf132__lp_4_m_merged_1_reconstruct_lp129_buf132_ld454__p__3_rp__c____merged_1_reconstruct_lp129_buf132_ld455_value);
	// Produce: merged_1_reconstruct_lp129_buf132_to_gp_28453
	merged_1_reconstruct_lp129_buf132_to_gp_28453.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_merged_1_reconstruct_lp129130_merged_1_reconstruct_lp129_buf132_ld455_merged_1_to_gp_13449_ld619_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639_(HWStream<hw_uint<128> >& /* get_args num ports = 4 */merged_1_to_gp_13449, HWStream<hw_uint<128> >& /* get_args num ports = 4 */merged_2_reconstruct_lp120_buf123_us133_to_gp_13469, HWStream<hw_uint<128> >& /* get_args num ports = 4 */merged_1_reconstruct_lp129_buf132_to_gp_28453) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_merged_1_reconstruct_lp129130_merged_1_reconstruct_lp129_buf132_ld455_merged_1_to_gp_13449_ld619_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  merged_1_FIFO_buf617_cache merged_1_FIFO_buf617;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_1_reconstruct_lp129_buf132_cache merged_1_reconstruct_lp129_buf132;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637_cache merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { merged_1_reconstruct_lp129131_merged1727[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 255; merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 104] : 0 <= d1 <= 1023 and 0 <= d2 <= 255; merged_1_reconstruct_lp129_buf132_ld454_merged1812[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 106] : 0 <= d1 <= 1023 and 0 <= d2 <= 255; merged_1_to_gp_13449_ld618_merged1894[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 90] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
//   { merged_1_reconstruct_lp129131_merged1727[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 105] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
// Condition for merged_1_reconstruct_lp129131_merged1727(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-105 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2060 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 104] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
// Condition for merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-104 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2060 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { merged_1_reconstruct_lp129_buf132_ld454_merged1812[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 106] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
// Condition for merged_1_reconstruct_lp129_buf132_ld454_merged1812(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-106 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2060 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { merged_1_to_gp_13449_ld618_merged1894[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 90] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
// Condition for merged_1_to_gp_13449_ld618_merged1894(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-90 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2060 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : (i1) mod 2 = 0 and 14 <= i1 <= 2060 and 3 <= i2 <= 258 and 104 <= i3 <= 106; [0, i1, i2, 90] : (i1) mod 2 = 0 and 14 <= i1 <= 2060 and 3 <= i2 <= 258 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 14; i1 <= 2060; i1++) {
	    for (int i2 = 3; i2 <= 258; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          merged_1_to_gp_13449_ld618_merged1894(merged_1_to_gp_13449 /* buf name */, merged_1_FIFO_buf617, 0, ((-7 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld638_merged1900(merged_2_reconstruct_lp120_buf123_us133_to_gp_13469 /* buf name */, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637, 0, ((-7 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          merged_1_reconstruct_lp129131_merged1727(merged_1_FIFO_buf617 /* buf name */, merged_2_reconstruct_lp120_buf123_us133_FIFO_buf637 /* buf name */, merged_1_reconstruct_lp129_buf132, 0, ((-7 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          merged_1_reconstruct_lp129_buf132_ld454_merged1812(merged_1_reconstruct_lp129_buf132 /* buf name */, merged_1_reconstruct_lp129_buf132_to_gp_28453, 0, ((-7 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void merged_2_reconstruct_lp120122_merged1758(merged_2_FIFO_buf629_cache& merged_2_FIFO_buf629, merged_3_us124_FIFO_buf645_cache& merged_3_us124_FIFO_buf645, merged_2_reconstruct_lp120_buf123_cache& merged_2_reconstruct_lp120_buf123, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_2_FIFO_buf629
	auto merged_2_FIFO_buf629__lp_2_m_merged_2_reconstruct_lp120122__p__1_rp__p_0_c_____merged_2_reconstruct_lp120121_p_0_value = merged_2_FIFO_buf629_merged_2_reconstruct_lp120122_merged1758_read_bundle_read(merged_2_FIFO_buf629/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: merged_3_us124_FIFO_buf645
	auto merged_3_us124_FIFO_buf645__lp_2_m_merged_2_reconstruct_lp120122__p__1_rp__p_0_c_____merged_2_reconstruct_lp120121_p_0_value = merged_3_us124_FIFO_buf645_merged_2_reconstruct_lp120122_merged1758_read_bundle_read(merged_3_us124_FIFO_buf645/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = merged_2_reconstruct_lp120122_cu1756(merged_2_FIFO_buf629__lp_2_m_merged_2_reconstruct_lp120122__p__1_rp__p_0_c_____merged_2_reconstruct_lp120121_p_0_value, merged_3_us124_FIFO_buf645__lp_2_m_merged_2_reconstruct_lp120122__p__1_rp__p_0_c_____merged_2_reconstruct_lp120121_p_0_value);
	// Produce: merged_2_reconstruct_lp120_buf123
	merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120122_merged1758_write_bundle_write(/* arg names */compute_result, merged_2_reconstruct_lp120_buf123, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_2_to_gp_14461_ld630_merged1938(HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */merged_2_to_gp_14461, merged_2_FIFO_buf629_cache& merged_2_FIFO_buf629, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_2_to_gp_14461
	auto merged_2_to_gp_14461__lp_2_m_merged_2_to_gp_14461_ld630__p__1_rp__c____merged_2_to_gp_14461_ld631_value = merged_2_to_gp_14461.read();
	auto compute_result = merged_2_to_gp_14461_ld630_cu1937(merged_2_to_gp_14461__lp_2_m_merged_2_to_gp_14461_ld630__p__1_rp__c____merged_2_to_gp_14461_ld631_value);
	// Produce: merged_2_FIFO_buf629
	merged_2_FIFO_buf629_merged_2_to_gp_14461_ld630_merged1938_write_bundle_write(/* arg names */compute_result, merged_2_FIFO_buf629, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_2_reconstruct_lp120_buf123_ld466_merged1908(merged_2_reconstruct_lp120_buf123_cache& merged_2_reconstruct_lp120_buf123, HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */merged_2_reconstruct_lp120_buf123_to_gp_29465, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_2_reconstruct_lp120_buf123
	auto merged_2_reconstruct_lp120_buf123__lp_2_m_merged_2_reconstruct_lp120_buf123_ld466__p__1_rp__c____merged_2_reconstruct_lp120_buf123_ld467_value = merged_2_reconstruct_lp120_buf123_merged_2_reconstruct_lp120_buf123_ld466_merged1908_read_bundle_read(merged_2_reconstruct_lp120_buf123/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = merged_2_reconstruct_lp120_buf123_ld466_cu1907(merged_2_reconstruct_lp120_buf123__lp_2_m_merged_2_reconstruct_lp120_buf123_ld466__p__1_rp__c____merged_2_reconstruct_lp120_buf123_ld467_value);
	// Produce: merged_2_reconstruct_lp120_buf123_to_gp_29465
	merged_2_reconstruct_lp120_buf123_to_gp_29465.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_3_us124_to_gp_14477_ld646_merged1902(HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */merged_3_us124_to_gp_14477, merged_3_us124_FIFO_buf645_cache& merged_3_us124_FIFO_buf645, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_3_us124_to_gp_14477
	auto merged_3_us124_to_gp_14477__lp_2_m_merged_3_us124_to_gp_14477_ld646__p__1_rp__c____merged_3_us124_to_gp_14477_ld647_value = merged_3_us124_to_gp_14477.read();
	auto compute_result = merged_3_us124_to_gp_14477_ld646_cu1901(merged_3_us124_to_gp_14477__lp_2_m_merged_3_us124_to_gp_14477_ld646__p__1_rp__c____merged_3_us124_to_gp_14477_ld647_value);
	// Produce: merged_3_us124_FIFO_buf645
	merged_3_us124_FIFO_buf645_merged_3_us124_to_gp_14477_ld646_merged1902_write_bundle_write(/* arg names */compute_result, merged_3_us124_FIFO_buf645, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_merged_2_reconstruct_lp120121_merged_2_reconstruct_lp120_buf123_ld467_merged_2_to_gp_14461_ld631_merged_3_us124_to_gp_14477_ld647_(HWStream<hw_uint<64> >& /* get_args num ports = 2 */merged_2_to_gp_14461, HWStream<hw_uint<64> >& /* get_args num ports = 2 */merged_3_us124_to_gp_14477, HWStream<hw_uint<64> >& /* get_args num ports = 2 */merged_2_reconstruct_lp120_buf123_to_gp_29465) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_merged_2_reconstruct_lp120121_merged_2_reconstruct_lp120_buf123_ld467_merged_2_to_gp_14461_ld631_merged_3_us124_to_gp_14477_ld647__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  merged_2_FIFO_buf629_cache merged_2_FIFO_buf629;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_2_reconstruct_lp120_buf123_cache merged_2_reconstruct_lp120_buf123;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_3_us124_FIFO_buf645_cache merged_3_us124_FIFO_buf645;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { merged_2_to_gp_14461_ld630_merged1938[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 98] : 0 <= d1 <= 511 and 0 <= d2 <= 255; merged_2_reconstruct_lp120122_merged1758[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 99] : 0 <= d1 <= 511 and 0 <= d2 <= 255; merged_2_reconstruct_lp120_buf123_ld466_merged1908[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 100] : 0 <= d1 <= 511 and 0 <= d2 <= 255; merged_3_us124_to_gp_14477_ld646_merged1902[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 91] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
//   { merged_2_to_gp_14461_ld630_merged1938[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 98] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
// Condition for merged_2_to_gp_14461_ld630_merged1938(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-98 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { merged_2_reconstruct_lp120122_merged1758[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 99] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
// Condition for merged_2_reconstruct_lp120122_merged1758(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-99 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { merged_2_reconstruct_lp120_buf123_ld466_merged1908[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 100] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
// Condition for merged_2_reconstruct_lp120_buf123_ld466_merged1908(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-100 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { merged_3_us124_to_gp_14477_ld646_merged1902[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 91] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
// Condition for merged_3_us124_to_gp_14477_ld646_merged1902(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-91 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 3 <= i2 <= 258 and 98 <= i3 <= 100; [0, i1, i2, 91] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 3 <= i2 <= 258 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 14; i1 <= 2058; i1++) {
	    for (int i2 = 3; i2 <= 258; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          merged_3_us124_to_gp_14477_ld646_merged1902(merged_3_us124_to_gp_14477 /* buf name */, merged_3_us124_FIFO_buf645, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          merged_2_to_gp_14461_ld630_merged1938(merged_2_to_gp_14461 /* buf name */, merged_2_FIFO_buf629, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          merged_2_reconstruct_lp120122_merged1758(merged_2_FIFO_buf629 /* buf name */, merged_3_us124_FIFO_buf645 /* buf name */, merged_2_reconstruct_lp120_buf123, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          merged_2_reconstruct_lp120_buf123_ld466_merged1908(merged_2_reconstruct_lp120_buf123 /* buf name */, merged_2_reconstruct_lp120_buf123_to_gp_29465, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void load_to_gp_in1_3_buf72_FIFO_buf557560_sm752_01668(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in1_3_buf72_to_gp_15389, gp_in1_3_buf72_FIFO_buf557_cache& gp_in1_3_buf72_FIFO_buf557, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_3_buf72_to_gp_15389
	auto gp_in1_3_buf72_to_gp_15389__lp_1_m_gp_in1_3_buf72_to_gp_15389_ld558__p__0_rp__c____gp_in1_3_buf72_to_gp_15389_ld559_value = gp_in1_3_buf72_to_gp_15389.read();
	// Produce: gp_in1_3_buf72_FIFO_buf557
	gp_in1_3_buf72_FIFO_buf557_load_to_gp_in1_3_buf72_FIFO_buf557560_sm752_01668_write_bundle_write(/* arg names */gp_in1_3_buf72_to_gp_15389__lp_1_m_gp_in1_3_buf72_to_gp_15389_ld558__p__0_rp__c____gp_in1_3_buf72_to_gp_15389_ld559_value, gp_in1_3_buf72_FIFO_buf557, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_merged_3_to_gp_30473476_sm729_01114(merged_3_cache& merged_3, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */merged_3_to_gp_30473, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_3
	auto merged_3__lp_1_m_merged_3_ld474__p__0_rp__c____merged_3_ld475_value = merged_3_load_to_merged_3_to_gp_30473476_sm729_01114_read_bundle_read(merged_3/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: merged_3_to_gp_30473
	merged_3_to_gp_30473.write(merged_3__lp_1_m_merged_3_ld474__p__0_rp__c____merged_3_ld475_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510(gp_in0_3_buf24_FIFO_buf513_cache& gp_in0_3_buf24_FIFO_buf513, gp_in1_3_buf72_FIFO_buf557_cache& gp_in1_3_buf72_FIFO_buf557, merged_3_cache& merged_3, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_3_buf24_FIFO_buf513
	auto gp_in0_3_buf24_FIFO_buf513__lp_1_m_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118__p__0_rp__p_0_c_____pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117_p_0_value = gp_in0_3_buf24_FIFO_buf513_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_read_bundle_read(gp_in0_3_buf24_FIFO_buf513/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: gp_in1_3_buf72_FIFO_buf557
	auto gp_in1_3_buf72_FIFO_buf557__lp_1_m_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118__p__0_rp__p_0_c_____pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117_p_0_value = gp_in1_3_buf72_FIFO_buf557_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_read_bundle_read(gp_in1_3_buf72_FIFO_buf557/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = llf_float_average(gp_in0_3_buf24_FIFO_buf513__lp_1_m_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118__p__0_rp__p_0_c_____pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117_p_0_value, gp_in1_3_buf72_FIFO_buf557__lp_1_m_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116118__p__0_rp__p_0_c_____pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117_p_0_value);
	// Produce: merged_3
	merged_3_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510_write_bundle_write(/* arg names */compute_result, merged_3, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in0_3_buf24_FIFO_buf513516_sm701_0854(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in0_3_buf24_to_gp_15345, gp_in0_3_buf24_FIFO_buf513_cache& gp_in0_3_buf24_FIFO_buf513, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_3_buf24_to_gp_15345
	auto gp_in0_3_buf24_to_gp_15345__lp_1_m_gp_in0_3_buf24_to_gp_15345_ld514__p__0_rp__c____gp_in0_3_buf24_to_gp_15345_ld515_value = gp_in0_3_buf24_to_gp_15345.read();
	// Produce: gp_in0_3_buf24_FIFO_buf513
	gp_in0_3_buf24_FIFO_buf513_load_to_gp_in0_3_buf24_FIFO_buf513516_sm701_0854_write_bundle_write(/* arg names */gp_in0_3_buf24_to_gp_15345__lp_1_m_gp_in0_3_buf24_to_gp_15345_ld514__p__0_rp__c____gp_in0_3_buf24_to_gp_15345_ld515_value, gp_in0_3_buf24_FIFO_buf513, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in0_3_buf24_to_gp_15345_ld515_gp_in1_3_buf72_to_gp_15389_ld559_merged_3_ld475_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in0_3_buf24_to_gp_15345, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in1_3_buf72_to_gp_15389, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */merged_3_to_gp_30473) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in0_3_buf24_to_gp_15345_ld515_gp_in1_3_buf72_to_gp_15389_ld559_merged_3_ld475_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in0_3_buf24_FIFO_buf513_cache gp_in0_3_buf24_FIFO_buf513;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in1_3_buf72_FIFO_buf557_cache gp_in1_3_buf72_FIFO_buf557;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_3_cache merged_3;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_gp_in0_3_buf24_FIFO_buf513516_sm701_0854[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 59] : 0 <= d1 <= 255 and 0 <= d2 <= 255; load_to_gp_in1_3_buf72_FIFO_buf557560_sm752_01668[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 63] : 0 <= d1 <= 255 and 0 <= d2 <= 255; load_to_merged_3_to_gp_30473476_sm729_01114[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 69] : 0 <= d1 <= 255 and 0 <= d2 <= 255; pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 67] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
//   { load_to_gp_in0_3_buf24_FIFO_buf513516_sm701_0854[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 59] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
// Condition for load_to_gp_in0_3_buf24_FIFO_buf513516_sm701_0854(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-59 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { load_to_gp_in1_3_buf72_FIFO_buf557560_sm752_01668[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 63] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
// Condition for load_to_gp_in1_3_buf72_FIFO_buf557560_sm752_01668(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-63 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { load_to_merged_3_to_gp_30473476_sm729_01114[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 69] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
// Condition for load_to_merged_3_to_gp_30473476_sm729_01114(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-69 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 67] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
// Condition for pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-67 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 69] : (2 + i1) mod 8 = 0 and 14 <= i1 <= 2054 and 3 <= i2 <= 258; [0, i1, i2, 67] : (2 + i1) mod 8 = 0 and 14 <= i1 <= 2054 and 3 <= i2 <= 258; [0, i1, i2, 63] : (2 + i1) mod 8 = 0 and 14 <= i1 <= 2054 and 3 <= i2 <= 258; [0, i1, i2, 59] : (2 + i1) mod 8 = 0 and 14 <= i1 <= 2054 and 3 <= i2 <= 258 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 14; i1 <= 2054; i1++) {
	    for (int i2 = 3; i2 <= 258; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	        if ((((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0)))) {
	          load_to_gp_in0_3_buf24_FIFO_buf513516_sm701_0854(gp_in0_3_buf24_to_gp_15345 /* buf name */, gp_in0_3_buf24_FIFO_buf513, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	        if ((((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0)))) {
	          load_to_gp_in1_3_buf72_FIFO_buf557560_sm752_01668(gp_in1_3_buf72_to_gp_15389 /* buf name */, gp_in1_3_buf72_FIFO_buf557, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	        if ((((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0)))) {
	          pw_math_gp_in0_3_buf24_gp_in1_3_buf72116119_sm673_01510(gp_in0_3_buf24_FIFO_buf513 /* buf name */, gp_in1_3_buf72_FIFO_buf557 /* buf name */, merged_3, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	        if ((((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0)))) {
	          load_to_merged_3_to_gp_30473476_sm729_01114(merged_3 /* buf name */, merged_3_to_gp_30473, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void in0_ld402_merged1796(in0_cache& in0, HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */in0_to_gp_0401, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in0
	auto in0__lp_8_m_in0_ld402__p__7_rp__c____in0_ld403_value = in0_in0_ld402_merged1796_read_bundle_read(in0/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = in0_ld402_cu1795(in0__lp_8_m_in0_ld402__p__7_rp__c____in0_ld403_value);
	// Produce: in0_to_gp_0401
	in0_to_gp_0401.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in0_ld406_merged1880(in0_cache& in0, HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */in0_to_gp_6405, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in0
	auto in0__lp__lp_8_m_in0_ld406__p__7_rp___p__7_rp__c_______lp_in0_ld407__p__7_rp__value = in0_in0_ld406_merged1880_read_bundle_read(in0/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = in0_ld406_cu1879(in0__lp__lp_8_m_in0_ld406__p__7_rp___p__7_rp__c_______lp_in0_ld407__p__7_rp__value);
	// Produce: in0_to_gp_6405
	in0_to_gp_6405.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void pw_math_in0_oc02_merged1724(HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */in0_oc, in0_cache& in0, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in0_oc
	auto in0_oc__lp__lp_8_m_pw_math_in0_oc02__p__7_rp___p___m_7_rp__p_7_c________lp_pw_math_in0_oc01__p___m_7_rp__p_7_value = in0_oc.read();
	auto compute_result = pw_math_in0_oc02_cu1722(in0_oc__lp__lp_8_m_pw_math_in0_oc02__p__7_rp___p___m_7_rp__p_7_c________lp_pw_math_in0_oc01__p___m_7_rp__p_7_value);
	// Produce: in0
	in0_pw_math_in0_oc02_merged1724_write_bundle_write(/* arg names */compute_result, in0, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_in0_ld403_in0_ld407_pw_math_in0_oc01_(HWStream<hw_uint<256> >& /* no bundle get_args num ports = 8 */in0_oc, HWStream<hw_uint<256> >& /* get_args num ports = 8 */in0_to_gp_0401, HWStream<hw_uint<256> >& /* get_args num ports = 8 */in0_to_gp_6405) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_in0_ld403_in0_ld407_pw_math_in0_oc01__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  in0_cache in0;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { in0_ld402_merged1796[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262; pw_math_in0_oc02_merged1724[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262; in0_ld406_merged1880[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
//   { in0_ld402_merged1796[d0 = 0, d1, d2] -> [0, d1, d2, 5] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
// Condition for in0_ld402_merged1796(((((-5 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((262 + -1*i2)) >= 0)))
//   { pw_math_in0_oc02_merged1724[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
// Condition for pw_math_in0_oc02_merged1724(((((1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((262 + -1*i2)) >= 0)))
//   { in0_ld406_merged1880[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 4] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
// Condition for in0_ld406_merged1880(((((-4 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((256 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 5] : 0 <= i1 <= 2054 and 0 <= i2 <= 262; [0, i1, i2, 4] : 8 <= i1 <= 2055 and 0 < i2 <= 256; [0, i1, i2, 0] : 0 <= i1 <= 2054 and 0 <= i2 <= 262 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 0; i1 <= 2055; i1++) {
	    for (int i2 = 0; i2 <= 262; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : i1 <= 2054 }
	        // { [i0, i1, i2] : i1 <= 2054 }
	          // { [i0, i1, i2] : 2054 - i1 >= 0 }
	        if ((((((2054 + -1*i1)) >= 0)))) {
	          pw_math_in0_oc02_merged1724(in0_oc /* buf name */, in0, 0, ((1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 8 and 0 < i2 <= 256 }
	        // { [i0, i1, i2] : i1 >= 8 and 0 < i2 <= 256 }
	          // { [i0, i1, i2] : -8 + i1 >= 0 }
	          // { [i0, i1, i2] : -1 + i2 >= 0 }
	          // { [i0, i1, i2] : 256 - i2 >= 0 }
	        if ((((((-8 + 1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((256 + -1*i2)) >= 0)))) {
	          in0_ld406_merged1880(in0 /* buf name */, in0_to_gp_6405, 0, ((-8 + 1*i1)), ((-1 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 <= 2054 }
	        // { [i0, i1, i2] : i1 <= 2054 }
	          // { [i0, i1, i2] : 2054 - i1 >= 0 }
	        if ((((((2054 + -1*i1)) >= 0)))) {
	          in0_ld402_merged1796(in0 /* buf name */, in0_to_gp_0401, 0, ((1*i1)), ((1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void pw_math_in1_oc46_merged1780(HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */in1_oc, in1_cache& in1, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in1_oc
	auto in1_oc__lp__lp_8_m_pw_math_in1_oc46__p__7_rp___p___m_7_rp__p_7_c________lp_pw_math_in1_oc45__p___m_7_rp__p_7_value = in1_oc.read();
	auto compute_result = pw_math_in1_oc46_cu1778(in1_oc__lp__lp_8_m_pw_math_in1_oc46__p__7_rp___p___m_7_rp__p_7_c________lp_pw_math_in1_oc45__p___m_7_rp__p_7_value);
	// Produce: in1
	in1_pw_math_in1_oc46_merged1780_write_bundle_write(/* arg names */compute_result, in1, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in1_ld414_merged1856(in1_cache& in1, HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */in1_to_gp_9413, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in1
	auto in1__lp__lp_8_m_in1_ld414__p__7_rp___p__7_rp__c_______lp_in1_ld415__p__7_rp__value = in1_in1_ld414_merged1856_read_bundle_read(in1/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = in1_ld414_cu1855(in1__lp__lp_8_m_in1_ld414__p__7_rp___p__7_rp__c_______lp_in1_ld415__p__7_rp__value);
	// Produce: in1_to_gp_9413
	in1_to_gp_9413.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in1_ld410_merged1854(in1_cache& in1, HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */in1_to_gp_3409, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in1
	auto in1__lp_8_m_in1_ld410__p__7_rp__c____in1_ld411_value = in1_in1_ld410_merged1854_read_bundle_read(in1/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = in1_ld410_cu1853(in1__lp_8_m_in1_ld410__p__7_rp__c____in1_ld411_value);
	// Produce: in1_to_gp_3409
	in1_to_gp_3409.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_in1_ld411_in1_ld415_pw_math_in1_oc45_(HWStream<hw_uint<256> >& /* no bundle get_args num ports = 8 */in1_oc, HWStream<hw_uint<256> >& /* get_args num ports = 8 */in1_to_gp_3409, HWStream<hw_uint<256> >& /* get_args num ports = 8 */in1_to_gp_9413) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_in1_ld411_in1_ld415_pw_math_in1_oc45__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  in1_cache in1;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { in1_ld414_merged1856[d0 = 0, d1, d2] -> [0, 7 + d1, 1 + d2, 2] : 0 <= d1 <= 2047 and 0 <= d2 <= 255; in1_ld410_merged1854[d0 = 0, d1, d2] -> [0, d1, d2, 6] : 0 <= d1 <= 2054 and 0 <= d2 <= 262; pw_math_in1_oc46_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
//   { in1_ld414_merged1856[d0 = 0, d1, d2] -> [0, 7 + d1, 1 + d2, 2] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
// Condition for in1_ld414_merged1856(((((-2 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-7 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((256 + -1*i2)) >= 0)))
//   { in1_ld410_merged1854[d0 = 0, d1, d2] -> [0, d1, d2, 6] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
// Condition for in1_ld410_merged1854(((((-6 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((262 + -1*i2)) >= 0)))
//   { pw_math_in1_oc46_merged1780[d0 = 0, d1, d2] -> [0, d1, d2, 1] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
// Condition for pw_math_in1_oc46_merged1780(((((-1 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((262 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 6] : 0 <= i1 <= 2054 and 0 <= i2 <= 262; [0, i1, i2, 2] : 7 <= i1 <= 2054 and 0 < i2 <= 256; [0, i1, i2, 1] : 0 <= i1 <= 2054 and 0 <= i2 <= 262 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 0; i1 <= 2054; i1++) {
	    for (int i2 = 0; i2 <= 262; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          pw_math_in1_oc46_merged1780(in1_oc /* buf name */, in1, 0, ((1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 7 and 0 < i2 <= 256 }
	        // { [i0, i1, i2] : i1 >= 7 and 0 < i2 <= 256 }
	          // { [i0, i1, i2] : -7 + i1 >= 0 }
	          // { [i0, i1, i2] : -1 + i2 >= 0 }
	          // { [i0, i1, i2] : 256 - i2 >= 0 }
	        if ((((((-7 + 1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((256 + -1*i2)) >= 0)))) {
	          in1_ld414_merged1856(in1 /* buf name */, in1_to_gp_9413, 0, ((-7 + 1*i1)), ((-1 + 1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          in1_ld410_merged1854(in1 /* buf name */, in1_to_gp_3409, 0, ((1*i1)), ((1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void lp_in0_0_buf52_to_gp_18417_ld586_merged1836(HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */lp_in0_0_buf52_to_gp_18417, lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in0_0_buf52_to_gp_18417
	auto lp_in0_0_buf52_to_gp_18417__lp_8_m_lp_in0_0_buf52_to_gp_18417_ld586__p__7_rp__c____lp_in0_0_buf52_to_gp_18417_ld587_value = lp_in0_0_buf52_to_gp_18417.read();
	auto compute_result = lp_in0_0_buf52_to_gp_18417_ld586_cu1835(lp_in0_0_buf52_to_gp_18417__lp_8_m_lp_in0_0_buf52_to_gp_18417_ld586__p__7_rp__c____lp_in0_0_buf52_to_gp_18417_ld587_value);
	// Produce: lp_in0_0_buf52_FIFO_buf585
	lp_in0_0_buf52_FIFO_buf585_lp_in0_0_buf52_to_gp_18417_ld586_merged1836_write_bundle_write(/* arg names */compute_result, lp_in0_0_buf52_FIFO_buf585, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void lp_in1_0_buf100_to_gp_18429_ld598_merged1834(HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */lp_in1_0_buf100_to_gp_18429, lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in1_0_buf100_to_gp_18429
	auto lp_in1_0_buf100_to_gp_18429__lp_8_m_lp_in1_0_buf100_to_gp_18429_ld598__p__7_rp__c____lp_in1_0_buf100_to_gp_18429_ld599_value = lp_in1_0_buf100_to_gp_18429.read();
	auto compute_result = lp_in1_0_buf100_to_gp_18429_ld598_cu1833(lp_in1_0_buf100_to_gp_18429__lp_8_m_lp_in1_0_buf100_to_gp_18429_ld598__p__7_rp__c____lp_in1_0_buf100_to_gp_18429_ld599_value);
	// Produce: lp_in1_0_buf100_FIFO_buf597
	lp_in1_0_buf100_FIFO_buf597_lp_in1_0_buf100_to_gp_18429_ld598_merged1834_write_bundle_write(/* arg names */compute_result, lp_in1_0_buf100_FIFO_buf597, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743(lp_in0_0_buf52_FIFO_buf585_cache& lp_in0_0_buf52_FIFO_buf585, lp_in1_0_buf100_FIFO_buf597_cache& lp_in1_0_buf100_FIFO_buf597, merged_0_cache& merged_0, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in0_0_buf52_FIFO_buf585
	auto lp_in0_0_buf52_FIFO_buf585__lp_8_m_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106__p__7_rp__p_0_c_____pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105_p_0_value = lp_in0_0_buf52_FIFO_buf585_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_read_bundle_read(lp_in0_0_buf52_FIFO_buf585/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: lp_in1_0_buf100_FIFO_buf597
	auto lp_in1_0_buf100_FIFO_buf597__lp_8_m_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106__p__7_rp__p_0_c_____pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105_p_0_value = lp_in1_0_buf100_FIFO_buf597_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_read_bundle_read(lp_in1_0_buf100_FIFO_buf597/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_cu1741(lp_in0_0_buf52_FIFO_buf585__lp_8_m_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106__p__7_rp__p_0_c_____pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105_p_0_value, lp_in1_0_buf100_FIFO_buf597__lp_8_m_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106__p__7_rp__p_0_c_____pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105_p_0_value);
	// Produce: merged_0
	merged_0_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743_write_bundle_write(/* arg names */compute_result, merged_0, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_0_ld442_merged1802(merged_0_cache& merged_0, HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */merged_0_to_gp_12441, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_0
	auto merged_0__lp_8_m_merged_0_ld442__p__7_rp__c____merged_0_ld443_value = merged_0_merged_0_ld442_merged1802_read_bundle_read(merged_0/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = merged_0_ld442_cu1801(merged_0__lp_8_m_merged_0_ld442__p__7_rp__c____merged_0_ld443_value);
	// Produce: merged_0_to_gp_12441
	merged_0_to_gp_12441.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_lp_in0_0_buf52_to_gp_18417_ld587_lp_in1_0_buf100_to_gp_18429_ld599_merged_0_ld443_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105_(HWStream<hw_uint<256> >& /* get_args num ports = 8 */lp_in0_0_buf52_to_gp_18417, HWStream<hw_uint<256> >& /* get_args num ports = 8 */lp_in1_0_buf100_to_gp_18429, HWStream<hw_uint<256> >& /* get_args num ports = 8 */merged_0_to_gp_12441) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_lp_in0_0_buf52_to_gp_18417_ld587_lp_in1_0_buf100_to_gp_18429_ld599_merged_0_ld443_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  lp_in0_0_buf52_FIFO_buf585_cache lp_in0_0_buf52_FIFO_buf585;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  lp_in1_0_buf100_FIFO_buf597_cache lp_in1_0_buf100_FIFO_buf597;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_0_cache merged_0;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { lp_in0_0_buf52_to_gp_18417_ld586_merged1836[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 73] : 0 <= d1 <= 2047 and 0 <= d2 <= 255; merged_0_ld442_merged1802[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 82] : 0 <= d1 <= 2047 and 0 <= d2 <= 255; lp_in1_0_buf100_to_gp_18429_ld598_merged1834[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 40] : 0 <= d1 <= 2047 and 0 <= d2 <= 255; pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 75] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
//   { lp_in0_0_buf52_to_gp_18417_ld586_merged1836[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 73] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
// Condition for lp_in0_0_buf52_to_gp_18417_ld586_merged1836(((((-73 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((257 + -1*i2)) >= 0)))
//   { merged_0_ld442_merged1802[d0 = 0, d1, d2] -> [0, 8 + d1, 3 + d2, 82] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
// Condition for merged_0_ld442_merged1802(((((-82 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { lp_in1_0_buf100_to_gp_18429_ld598_merged1834[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 40] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
// Condition for lp_in1_0_buf100_to_gp_18429_ld598_merged1834(((((-40 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((257 + -1*i2)) >= 0)))
//   { pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 75] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
// Condition for pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743(((((-75 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((257 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 82] : 8 <= i1 <= 2055 and 3 <= i2 <= 258; [0, i1, i2, 75] : 8 <= i1 <= 2055 and 2 <= i2 <= 257; [0, i1, i2, 73] : 8 <= i1 <= 2055 and 2 <= i2 <= 257; [0, i1, i2, 40] : 8 <= i1 <= 2055 and 2 <= i2 <= 257 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 8; i1 <= 2055; i1++) {
	    for (int i2 = 2; i2 <= 258; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : i2 <= 257 }
	        // { [i0, i1, i2] : i2 <= 257 }
	          // { [i0, i1, i2] : 257 - i2 >= 0 }
	        if ((((((257 + -1*i2)) >= 0)))) {
	          lp_in1_0_buf100_to_gp_18429_ld598_merged1834(lp_in1_0_buf100_to_gp_18429 /* buf name */, lp_in1_0_buf100_FIFO_buf597, 0, ((-8 + 1*i1)), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i2 <= 257 }
	        // { [i0, i1, i2] : i2 <= 257 }
	          // { [i0, i1, i2] : 257 - i2 >= 0 }
	        if ((((((257 + -1*i2)) >= 0)))) {
	          lp_in0_0_buf52_to_gp_18417_ld586_merged1836(lp_in0_0_buf52_to_gp_18417 /* buf name */, lp_in0_0_buf52_FIFO_buf585, 0, ((-8 + 1*i1)), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i2 <= 257 }
	        // { [i0, i1, i2] : i2 <= 257 }
	          // { [i0, i1, i2] : 257 - i2 >= 0 }
	        if ((((((257 + -1*i2)) >= 0)))) {
	          pw_math_lp_in0_0_buf52_lp_in1_0_buf100104106_merged1743(lp_in0_0_buf52_FIFO_buf585 /* buf name */, lp_in1_0_buf100_FIFO_buf597 /* buf name */, merged_0, 0, ((-8 + 1*i1)), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i2 >= 3 }
	        // { [i0, i1, i2] : i2 >= 3 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	        if ((((((-3 + 1*i2)) >= 0)))) {
	          merged_0_ld442_merged1802(merged_0 /* buf name */, merged_0_to_gp_12441, 0, ((-8 + 1*i1)), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void lp_in0_1_buf44_to_gp_19421_ld590_merged1844(HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */lp_in0_1_buf44_to_gp_19421, lp_in0_1_buf44_FIFO_buf589_cache& lp_in0_1_buf44_FIFO_buf589, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in0_1_buf44_to_gp_19421
	auto lp_in0_1_buf44_to_gp_19421__lp_4_m_lp_in0_1_buf44_to_gp_19421_ld590__p__3_rp__c____lp_in0_1_buf44_to_gp_19421_ld591_value = lp_in0_1_buf44_to_gp_19421.read();
	auto compute_result = lp_in0_1_buf44_to_gp_19421_ld590_cu1843(lp_in0_1_buf44_to_gp_19421__lp_4_m_lp_in0_1_buf44_to_gp_19421_ld590__p__3_rp__c____lp_in0_1_buf44_to_gp_19421_ld591_value);
	// Produce: lp_in0_1_buf44_FIFO_buf589
	lp_in0_1_buf44_FIFO_buf589_lp_in0_1_buf44_to_gp_19421_ld590_merged1844_write_bundle_write(/* arg names */compute_result, lp_in0_1_buf44_FIFO_buf589, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void lp_in1_1_buf92_to_gp_19433_ld602_merged1928(HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */lp_in1_1_buf92_to_gp_19433, lp_in1_1_buf92_FIFO_buf601_cache& lp_in1_1_buf92_FIFO_buf601, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in1_1_buf92_to_gp_19433
	auto lp_in1_1_buf92_to_gp_19433__lp_4_m_lp_in1_1_buf92_to_gp_19433_ld602__p__3_rp__c____lp_in1_1_buf92_to_gp_19433_ld603_value = lp_in1_1_buf92_to_gp_19433.read();
	auto compute_result = lp_in1_1_buf92_to_gp_19433_ld602_cu1927(lp_in1_1_buf92_to_gp_19433__lp_4_m_lp_in1_1_buf92_to_gp_19433_ld602__p__3_rp__c____lp_in1_1_buf92_to_gp_19433_ld603_value);
	// Produce: lp_in1_1_buf92_FIFO_buf601
	lp_in1_1_buf92_FIFO_buf601_lp_in1_1_buf92_to_gp_19433_ld602_merged1928_write_bundle_write(/* arg names */compute_result, lp_in1_1_buf92_FIFO_buf601, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766(lp_in0_1_buf44_FIFO_buf589_cache& lp_in0_1_buf44_FIFO_buf589, lp_in1_1_buf92_FIFO_buf601_cache& lp_in1_1_buf92_FIFO_buf601, merged_1_cache& merged_1, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in0_1_buf44_FIFO_buf589
	auto lp_in0_1_buf44_FIFO_buf589__lp_4_m_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110__p__3_rp__p_0_c_____pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109_p_0_value = lp_in0_1_buf44_FIFO_buf589_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_read_bundle_read(lp_in0_1_buf44_FIFO_buf589/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: lp_in1_1_buf92_FIFO_buf601
	auto lp_in1_1_buf92_FIFO_buf601__lp_4_m_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110__p__3_rp__p_0_c_____pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109_p_0_value = lp_in1_1_buf92_FIFO_buf601_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_read_bundle_read(lp_in1_1_buf92_FIFO_buf601/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_cu1764(lp_in0_1_buf44_FIFO_buf589__lp_4_m_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110__p__3_rp__p_0_c_____pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109_p_0_value, lp_in1_1_buf92_FIFO_buf601__lp_4_m_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110__p__3_rp__p_0_c_____pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109_p_0_value);
	// Produce: merged_1
	merged_1_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766_write_bundle_write(/* arg names */compute_result, merged_1, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_1_ld450_merged1810(merged_1_cache& merged_1, HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */merged_1_to_gp_13449, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_1
	auto merged_1__lp_4_m_merged_1_ld450__p__3_rp__c____merged_1_ld451_value = merged_1_merged_1_ld450_merged1810_read_bundle_read(merged_1/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = merged_1_ld450_cu1809(merged_1__lp_4_m_merged_1_ld450__p__3_rp__c____merged_1_ld451_value);
	// Produce: merged_1_to_gp_13449
	merged_1_to_gp_13449.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_lp_in0_1_buf44_to_gp_19421_ld591_lp_in1_1_buf92_to_gp_19433_ld603_merged_1_ld451_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109_(HWStream<hw_uint<128> >& /* get_args num ports = 4 */lp_in0_1_buf44_to_gp_19421, HWStream<hw_uint<128> >& /* get_args num ports = 4 */lp_in1_1_buf92_to_gp_19433, HWStream<hw_uint<128> >& /* get_args num ports = 4 */merged_1_to_gp_13449) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_lp_in0_1_buf44_to_gp_19421_ld591_lp_in1_1_buf92_to_gp_19433_ld603_merged_1_ld451_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  lp_in0_1_buf44_FIFO_buf589_cache lp_in0_1_buf44_FIFO_buf589;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  lp_in1_1_buf92_FIFO_buf601_cache lp_in1_1_buf92_FIFO_buf601;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_1_cache merged_1;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { lp_in1_1_buf92_to_gp_19433_ld602_merged1928[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 65] : 0 <= d1 <= 1023 and 0 <= d2 <= 255; lp_in0_1_buf44_to_gp_19421_ld590_merged1844[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 84] : 0 <= d1 <= 1023 and 0 <= d2 <= 255; merged_1_ld450_merged1810[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 88] : 0 <= d1 <= 1023 and 0 <= d2 <= 255; pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 86] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
//   { lp_in1_1_buf92_to_gp_19433_ld602_merged1928[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 65] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
// Condition for lp_in1_1_buf92_to_gp_19433_ld602_merged1928(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-65 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { lp_in0_1_buf44_to_gp_19421_ld590_merged1844[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 84] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
// Condition for lp_in0_1_buf44_to_gp_19421_ld590_merged1844(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-84 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { merged_1_ld450_merged1810[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 88] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
// Condition for merged_1_ld450_merged1810(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-88 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2060 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 86] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
// Condition for pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-86 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 88] : (i1) mod 2 = 0 and 14 <= i1 <= 2060 and 3 <= i2 <= 258; [0, i1, i2, 86] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 258; [0, i1, i2, 84] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 258; [0, i1, i2, 65] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 258 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 10; i1 <= 2060; i1++) {
	    for (int i2 = 3; i2 <= 258; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 <= 2056 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 <= 2056 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : 2056 - i1 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((2056 + -1*i1)) >= 0)))) {
	          lp_in1_1_buf92_to_gp_19433_ld602_merged1928(lp_in1_1_buf92_to_gp_19433 /* buf name */, lp_in1_1_buf92_FIFO_buf601, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 <= 2056 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 <= 2056 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : 2056 - i1 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((2056 + -1*i1)) >= 0)))) {
	          lp_in0_1_buf44_to_gp_19421_ld590_merged1844(lp_in0_1_buf44_to_gp_19421 /* buf name */, lp_in0_1_buf44_FIFO_buf589, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 <= 2056 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 <= 2056 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : 2056 - i1 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((2056 + -1*i1)) >= 0)))) {
	          pw_math_lp_in0_1_buf44_lp_in1_1_buf92108110_merged1766(lp_in0_1_buf44_FIFO_buf589 /* buf name */, lp_in1_1_buf92_FIFO_buf601 /* buf name */, merged_1, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 14 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 14 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-14 + 1*i1)) >= 0)))) {
	          merged_1_ld450_merged1810(merged_1 /* buf name */, merged_1_to_gp_13449, 0, ((-7 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void gp_in0_2_buf16_to_gp_2329_ld498_merged1914(HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */gp_in0_2_buf16_to_gp_2329, gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16_to_gp_2329
	auto gp_in0_2_buf16_to_gp_2329__lp_2_m_gp_in0_2_buf16_to_gp_2329_ld498__p__1_rp__c____gp_in0_2_buf16_to_gp_2329_ld499_value = gp_in0_2_buf16_to_gp_2329.read();
	auto compute_result = gp_in0_2_buf16_to_gp_2329_ld498_cu1913(gp_in0_2_buf16_to_gp_2329__lp_2_m_gp_in0_2_buf16_to_gp_2329_ld498__p__1_rp__c____gp_in0_2_buf16_to_gp_2329_ld499_value);
	// Produce: gp_in0_2_buf16_FIFO_buf497
	gp_in0_2_buf16_FIFO_buf497_gp_in0_2_buf16_to_gp_2329_ld498_merged1914_write_bundle_write(/* arg names */compute_result, gp_in0_2_buf16_FIFO_buf497, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_326_merged312_sm670_01532(gp_in0_2_buf16_FIFO_buf497_cache& gp_in0_2_buf16_FIFO_buf497, gp_in0_3_buf24_cache& gp_in0_3_buf24, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16_FIFO_buf497
	auto gp_in0_2_buf16_FIFO_buf497_2_m__lp_1_m_gp_in0_326__p__0_rp___p___m_1_p_1_c_______2_m_gp_in0_325__p__1_p_1_value = gp_in0_2_buf16_FIFO_buf497_gp_in0_326_merged312_sm670_01532_read_bundle_read(gp_in0_2_buf16_FIFO_buf497/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in0_326_cu310(gp_in0_2_buf16_FIFO_buf497_2_m__lp_1_m_gp_in0_326__p__0_rp___p___m_1_p_1_c_______2_m_gp_in0_325__p__1_p_1_value);
	// Produce: gp_in0_3_buf24
	gp_in0_3_buf24_gp_in0_326_merged312_sm670_01532_write_bundle_write(/* arg names */compute_result, gp_in0_3_buf24, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in0_3_buf24_to_gp_24349352_sm686_01234(gp_in0_3_buf24_cache& gp_in0_3_buf24, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in0_3_buf24_to_gp_24349, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_3_buf24
	auto gp_in0_3_buf24__lp_1_m_gp_in0_3_buf24_ld350__p__0_rp__c____gp_in0_3_buf24_ld351_value = gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_24349352_sm686_01234_read_bundle_read(gp_in0_3_buf24/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: gp_in0_3_buf24_to_gp_24349
	gp_in0_3_buf24_to_gp_24349.write(gp_in0_3_buf24__lp_1_m_gp_in0_3_buf24_ld350__p__0_rp__c____gp_in0_3_buf24_ld351_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in0_3_buf24_to_gp_15345348_sm687_01236(gp_in0_3_buf24_cache& gp_in0_3_buf24, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in0_3_buf24_to_gp_15345, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_3_buf24
	auto gp_in0_3_buf24__lp_1_m_gp_in0_3_buf24_ld346__p__0_rp__c____gp_in0_3_buf24_ld347_value = gp_in0_3_buf24_load_to_gp_in0_3_buf24_to_gp_15345348_sm687_01236_read_bundle_read(gp_in0_3_buf24/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: gp_in0_3_buf24_to_gp_15345
	gp_in0_3_buf24_to_gp_15345.write(gp_in0_3_buf24__lp_1_m_gp_in0_3_buf24_ld346__p__0_rp__c____gp_in0_3_buf24_ld347_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in0_2_buf16_to_gp_2329_ld499_gp_in0_325_gp_in0_3_buf24_ld347_gp_in0_3_buf24_ld351_(HWStream<hw_uint<64> >& /* get_args num ports = 2 */gp_in0_2_buf16_to_gp_2329, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in0_3_buf24_to_gp_15345, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in0_3_buf24_to_gp_24349) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in0_2_buf16_to_gp_2329_ld499_gp_in0_325_gp_in0_3_buf24_ld347_gp_in0_3_buf24_ld351__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in0_2_buf16_FIFO_buf497_cache gp_in0_2_buf16_FIFO_buf497;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in0_3_buf24_cache gp_in0_3_buf24;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_gp_in0_3_buf24_to_gp_24349352_sm686_01234[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 51] : 0 <= d1 <= 255 and 0 <= d2 <= 255; gp_in0_2_buf16_to_gp_2329_ld498_merged1914[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 39] : 0 <= d1 <= 512 and 0 <= d2 <= 259; gp_in0_326_merged312_sm670_01532[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 50] : 0 <= d1 <= 255 and 0 <= d2 <= 255; load_to_gp_in0_3_buf24_to_gp_15345348_sm687_01236[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 54] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
//   { load_to_gp_in0_3_buf24_to_gp_24349352_sm686_01234[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 51] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
// Condition for load_to_gp_in0_3_buf24_to_gp_24349352_sm686_01234(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-51 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { gp_in0_2_buf16_to_gp_2329_ld498_merged1914[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 39] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
// Condition for gp_in0_2_buf16_to_gp_2329_ld498_merged1914(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-39 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-6 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((261 + -1*i2)) >= 0)))
//   { gp_in0_326_merged312_sm670_01532[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 50] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
// Condition for gp_in0_326_merged312_sm670_01532(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-50 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { load_to_gp_in0_3_buf24_to_gp_15345348_sm687_01236[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 54] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
// Condition for load_to_gp_in0_3_buf24_to_gp_15345348_sm687_01236(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-54 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : (2 + i1) mod 8 = 0 and 14 <= i1 <= 2054 and 3 <= i2 <= 258 and 50 <= i3 <= 51; [0, i1, i2, 54] : (2 + i1) mod 8 = 0 and 14 <= i1 <= 2054 and 3 <= i2 <= 258; [0, i1, i2, 39] : (2 + i1) mod 4 = 0 and 6 <= i1 <= 2054 and 2 <= i2 <= 261 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 6; i1 <= 2054; i1++) {
	    for (int i2 = 2; i2 <= 261; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          gp_in0_2_buf16_to_gp_2329_ld498_merged1914(gp_in0_2_buf16_to_gp_2329 /* buf name */, gp_in0_2_buf16_FIFO_buf497, 0, ((-2 + (1*(((2 + 1*i1)) >> 2)))), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and i1 >= 14 and 3 <= i2 <= 258 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and i1 >= 14 and 3 <= i2 <= 258 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 258 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-14 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))) {
	          gp_in0_326_merged312_sm670_01532(gp_in0_2_buf16_FIFO_buf497 /* buf name */, gp_in0_3_buf24, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and i1 >= 14 and 3 <= i2 <= 258 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and i1 >= 14 and 3 <= i2 <= 258 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 258 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-14 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))) {
	          load_to_gp_in0_3_buf24_to_gp_24349352_sm686_01234(gp_in0_3_buf24 /* buf name */, gp_in0_3_buf24_to_gp_24349, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and i1 >= 14 and 3 <= i2 <= 258 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and i1 >= 14 and 3 <= i2 <= 258 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 258 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-14 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))) {
	          load_to_gp_in0_3_buf24_to_gp_15345348_sm687_01236(gp_in0_3_buf24 /* buf name */, gp_in0_3_buf24_to_gp_15345, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void lp_in0_2_buf36_to_gp_20425_ld594_merged1838(HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */lp_in0_2_buf36_to_gp_20425, lp_in0_2_buf36_FIFO_buf593_cache& lp_in0_2_buf36_FIFO_buf593, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in0_2_buf36_to_gp_20425
	auto lp_in0_2_buf36_to_gp_20425__lp_2_m_lp_in0_2_buf36_to_gp_20425_ld594__p__1_rp__c____lp_in0_2_buf36_to_gp_20425_ld595_value = lp_in0_2_buf36_to_gp_20425.read();
	auto compute_result = lp_in0_2_buf36_to_gp_20425_ld594_cu1837(lp_in0_2_buf36_to_gp_20425__lp_2_m_lp_in0_2_buf36_to_gp_20425_ld594__p__1_rp__c____lp_in0_2_buf36_to_gp_20425_ld595_value);
	// Produce: lp_in0_2_buf36_FIFO_buf593
	lp_in0_2_buf36_FIFO_buf593_lp_in0_2_buf36_to_gp_20425_ld594_merged1838_write_bundle_write(/* arg names */compute_result, lp_in0_2_buf36_FIFO_buf593, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void lp_in1_2_buf84_to_gp_20437_ld606_merged1896(HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */lp_in1_2_buf84_to_gp_20437, lp_in1_2_buf84_FIFO_buf605_cache& lp_in1_2_buf84_FIFO_buf605, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in1_2_buf84_to_gp_20437
	auto lp_in1_2_buf84_to_gp_20437__lp_2_m_lp_in1_2_buf84_to_gp_20437_ld606__p__1_rp__c____lp_in1_2_buf84_to_gp_20437_ld607_value = lp_in1_2_buf84_to_gp_20437.read();
	auto compute_result = lp_in1_2_buf84_to_gp_20437_ld606_cu1895(lp_in1_2_buf84_to_gp_20437__lp_2_m_lp_in1_2_buf84_to_gp_20437_ld606__p__1_rp__c____lp_in1_2_buf84_to_gp_20437_ld607_value);
	// Produce: lp_in1_2_buf84_FIFO_buf605
	lp_in1_2_buf84_FIFO_buf605_lp_in1_2_buf84_to_gp_20437_ld606_merged1896_write_bundle_write(/* arg names */compute_result, lp_in1_2_buf84_FIFO_buf605, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769(lp_in0_2_buf36_FIFO_buf593_cache& lp_in0_2_buf36_FIFO_buf593, lp_in1_2_buf84_FIFO_buf605_cache& lp_in1_2_buf84_FIFO_buf605, merged_2_cache& merged_2, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in0_2_buf36_FIFO_buf593
	auto lp_in0_2_buf36_FIFO_buf593__lp_2_m_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114__p__1_rp__p_0_c_____pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113_p_0_value = lp_in0_2_buf36_FIFO_buf593_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_read_bundle_read(lp_in0_2_buf36_FIFO_buf593/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: lp_in1_2_buf84_FIFO_buf605
	auto lp_in1_2_buf84_FIFO_buf605__lp_2_m_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114__p__1_rp__p_0_c_____pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113_p_0_value = lp_in1_2_buf84_FIFO_buf605_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_read_bundle_read(lp_in1_2_buf84_FIFO_buf605/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_cu1767(lp_in0_2_buf36_FIFO_buf593__lp_2_m_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114__p__1_rp__p_0_c_____pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113_p_0_value, lp_in1_2_buf84_FIFO_buf605__lp_2_m_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114__p__1_rp__p_0_c_____pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113_p_0_value);
	// Produce: merged_2
	merged_2_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769_write_bundle_write(/* arg names */compute_result, merged_2, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_2_ld462_merged1828(merged_2_cache& merged_2, HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */merged_2_to_gp_14461, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_2
	auto merged_2__lp_2_m_merged_2_ld462__p__1_rp__c____merged_2_ld463_value = merged_2_merged_2_ld462_merged1828_read_bundle_read(merged_2/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = merged_2_ld462_cu1827(merged_2__lp_2_m_merged_2_ld462__p__1_rp__c____merged_2_ld463_value);
	// Produce: merged_2_to_gp_14461
	merged_2_to_gp_14461.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_lp_in0_2_buf36_to_gp_20425_ld595_lp_in1_2_buf84_to_gp_20437_ld607_merged_2_ld463_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113_(HWStream<hw_uint<64> >& /* get_args num ports = 2 */lp_in0_2_buf36_to_gp_20425, HWStream<hw_uint<64> >& /* get_args num ports = 2 */lp_in1_2_buf84_to_gp_20437, HWStream<hw_uint<64> >& /* get_args num ports = 2 */merged_2_to_gp_14461) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_lp_in0_2_buf36_to_gp_20425_ld595_lp_in1_2_buf84_to_gp_20437_ld607_merged_2_ld463_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  lp_in0_2_buf36_FIFO_buf593_cache lp_in0_2_buf36_FIFO_buf593;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  lp_in1_2_buf84_FIFO_buf605_cache lp_in1_2_buf84_FIFO_buf605;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_2_cache merged_2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { lp_in1_2_buf84_to_gp_20437_ld606_merged1896[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 95] : 0 <= d1 <= 511 and 0 <= d2 <= 255; lp_in0_2_buf36_to_gp_20425_ld594_merged1838[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 93] : 0 <= d1 <= 511 and 0 <= d2 <= 255; pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 96] : 0 <= d1 <= 511 and 0 <= d2 <= 255; merged_2_ld462_merged1828[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 97] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
//   { lp_in1_2_buf84_to_gp_20437_ld606_merged1896[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 95] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
// Condition for lp_in1_2_buf84_to_gp_20437_ld606_merged1896(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-95 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { lp_in0_2_buf36_to_gp_20425_ld594_merged1838[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 93] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
// Condition for lp_in0_2_buf36_to_gp_20425_ld594_merged1838(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-93 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 96] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
// Condition for pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-96 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { merged_2_ld462_merged1828[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 97] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
// Condition for merged_2_ld462_merged1828(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-97 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 3 <= i2 <= 258 and 95 <= i3 <= 97; [0, i1, i2, 93] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 3 <= i2 <= 258 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 14; i1 <= 2058; i1++) {
	    for (int i2 = 3; i2 <= 258; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          lp_in0_2_buf36_to_gp_20425_ld594_merged1838(lp_in0_2_buf36_to_gp_20425 /* buf name */, lp_in0_2_buf36_FIFO_buf593, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          lp_in1_2_buf84_to_gp_20437_ld606_merged1896(lp_in1_2_buf84_to_gp_20437 /* buf name */, lp_in1_2_buf84_FIFO_buf605, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          pw_math_lp_in0_2_buf36_lp_in1_2_buf84112114_merged1769(lp_in0_2_buf36_FIFO_buf593 /* buf name */, lp_in1_2_buf84_FIFO_buf605 /* buf name */, merged_2, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          merged_2_ld462_merged1828(merged_2 /* buf name */, merged_2_to_gp_14461, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944(HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */merged_0_reconstruct_lp138_buf141_to_gp_21445, merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_0_reconstruct_lp138_buf141_to_gp_21445
	auto merged_0_reconstruct_lp138_buf141_to_gp_21445__lp_8_m_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614__p__7_rp__c____merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615_value = merged_0_reconstruct_lp138_buf141_to_gp_21445.read();
	auto compute_result = merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_cu1943(merged_0_reconstruct_lp138_buf141_to_gp_21445__lp_8_m_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614__p__7_rp__c____merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615_value);
	// Produce: merged_0_reconstruct_lp138_buf141_FIFO_buf613
	merged_0_reconstruct_lp138_buf141_FIFO_buf613_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944_write_bundle_write(/* arg names */compute_result, merged_0_reconstruct_lp138_buf141_FIFO_buf613, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735(merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache& merged_0_reconstruct_lp138_buf141_FIFO_buf613, HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */out, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_0_reconstruct_lp138_buf141_FIFO_buf613
	auto merged_0_reconstruct_lp138_buf141_FIFO_buf613__lp_8_m_pw_math_merged_0_reconstruct_lp138_buf141147149__p__7_rp__p_0_c_____pw_math_merged_0_reconstruct_lp138_buf141147148_p_0_value = merged_0_reconstruct_lp138_buf141_FIFO_buf613_pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_read_bundle_read(merged_0_reconstruct_lp138_buf141_FIFO_buf613/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = pw_math_merged_0_reconstruct_lp138_buf141147149_cu1733(merged_0_reconstruct_lp138_buf141_FIFO_buf613__lp_8_m_pw_math_merged_0_reconstruct_lp138_buf141147149__p__7_rp__p_0_c_____pw_math_merged_0_reconstruct_lp138_buf141147148_p_0_value);
	// Produce: out
	out.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615_pw_math_merged_0_reconstruct_lp138_buf141147148_(HWStream<hw_uint<256> >& /* get_args num ports = 8 */merged_0_reconstruct_lp138_buf141_to_gp_21445, HWStream<hw_uint<256> >& /* no bundle get_args num ports = 8 */out) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615_pw_math_merged_0_reconstruct_lp138_buf141147148__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  merged_0_reconstruct_lp138_buf141_FIFO_buf613_cache merged_0_reconstruct_lp138_buf141_FIFO_buf613;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 114] : 0 <= d1 <= 2047 and 0 <= d2 <= 255; merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 113] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
//   { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 114] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
// Condition for pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735(((((-114 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2061 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 113] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
// Condition for merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944(((((-113 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2061 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 14 <= i1 <= 2061 and 3 <= i2 <= 258 and 113 <= i3 <= 114 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 14; i1 <= 2061; i1++) {
	    for (int i2 = 3; i2 <= 258; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          merged_0_reconstruct_lp138_buf141_to_gp_21445_ld614_merged1944(merged_0_reconstruct_lp138_buf141_to_gp_21445 /* buf name */, merged_0_reconstruct_lp138_buf141_FIFO_buf613, 0, ((-14 + 1*i1)), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735(merged_0_reconstruct_lp138_buf141_FIFO_buf613 /* buf name */, out, 0, ((-14 + 1*i1)), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void gp_in0_1_buf8_to_gp_22317_ld486_merged1912(HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */gp_in0_1_buf8_to_gp_22317, gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8_to_gp_22317
	auto gp_in0_1_buf8_to_gp_22317__lp__lp_4_m_gp_in0_1_buf8_to_gp_22317_ld486__p__3_rp___p__3_rp__c_______lp_gp_in0_1_buf8_to_gp_22317_ld487__p__3_rp__value = gp_in0_1_buf8_to_gp_22317.read();
	auto compute_result = gp_in0_1_buf8_to_gp_22317_ld486_cu1911(gp_in0_1_buf8_to_gp_22317__lp__lp_4_m_gp_in0_1_buf8_to_gp_22317_ld486__p__3_rp___p__3_rp__c_______lp_gp_in0_1_buf8_to_gp_22317_ld487__p__3_rp__value);
	// Produce: gp_in0_1_buf8_FIFO_buf485
	gp_in0_1_buf8_FIFO_buf485_gp_in0_1_buf8_to_gp_22317_ld486_merged1912_write_bundle_write(/* arg names */compute_result, gp_in0_1_buf8_FIFO_buf485, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void us_gp_in0_1_buf850_merged1782(gp_in0_1_buf8_FIFO_buf485_cache& gp_in0_1_buf8_FIFO_buf485, gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8_FIFO_buf485
	auto gp_in0_1_buf8_FIFO_buf485_floor_lp__lp_8_m_us_gp_in0_1_buf850__p__7_rp___div__2_rp__p_3_c_____floor_lp_us_gp_in0_1_buf849__div__2_rp__p_3_value = gp_in0_1_buf8_FIFO_buf485_us_gp_in0_1_buf850_merged1782_read_bundle_read(gp_in0_1_buf8_FIFO_buf485/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = us_gp_in0_1_buf850_cu1781(gp_in0_1_buf8_FIFO_buf485_floor_lp__lp_8_m_us_gp_in0_1_buf850__p__7_rp___div__2_rp__p_3_c_____floor_lp_us_gp_in0_1_buf849__div__2_rp__p_3_value);
	// Produce: gp_in0_1_buf8_us48
	gp_in0_1_buf8_us48_us_gp_in0_1_buf850_merged1782_write_bundle_write(/* arg names */compute_result, gp_in0_1_buf8_us48, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_1_buf8_us48_ld326_merged1840(gp_in0_1_buf8_us48_cache& gp_in0_1_buf8_us48, HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */gp_in0_1_buf8_us48_to_gp_6325, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8_us48
	auto gp_in0_1_buf8_us48__lp_8_m_gp_in0_1_buf8_us48_ld326__p__7_rp__c____gp_in0_1_buf8_us48_ld327_value = gp_in0_1_buf8_us48_gp_in0_1_buf8_us48_ld326_merged1840_read_bundle_read(gp_in0_1_buf8_us48/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in0_1_buf8_us48_ld326_cu1839(gp_in0_1_buf8_us48__lp_8_m_gp_in0_1_buf8_us48_ld326__p__7_rp__c____gp_in0_1_buf8_us48_ld327_value);
	// Produce: gp_in0_1_buf8_us48_to_gp_6325
	gp_in0_1_buf8_us48_to_gp_6325.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in0_1_buf8_to_gp_22317_ld487_gp_in0_1_buf8_us48_ld327_us_gp_in0_1_buf849_(HWStream<hw_uint<128> >& /* get_args num ports = 4 */gp_in0_1_buf8_to_gp_22317, HWStream<hw_uint<256> >& /* get_args num ports = 8 */gp_in0_1_buf8_us48_to_gp_6325) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in0_1_buf8_to_gp_22317_ld487_gp_in0_1_buf8_us48_ld327_us_gp_in0_1_buf849__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in0_1_buf8_FIFO_buf485_cache gp_in0_1_buf8_FIFO_buf485;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in0_1_buf8_us48_cache gp_in0_1_buf8_us48;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { gp_in0_1_buf8_us48_ld326_merged1840[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 42] : 0 <= d1 <= 2047 and 0 <= d2 <= 255; gp_in0_1_buf8_to_gp_22317_ld486_merged1912[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 27] : 0 <= d1 <= 1023 and 0 <= d2 <= 255; us_gp_in0_1_buf850_merged1782[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 38] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
//   { gp_in0_1_buf8_us48_ld326_merged1840[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 42] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
// Condition for gp_in0_1_buf8_us48_ld326_merged1840(((((-42 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((257 + -1*i2)) >= 0)))
//   { gp_in0_1_buf8_to_gp_22317_ld486_merged1912[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 27] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
// Condition for gp_in0_1_buf8_to_gp_22317_ld486_merged1912(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-27 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((257 + -1*i2)) >= 0)))
//   { us_gp_in0_1_buf850_merged1782[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 38] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
// Condition for us_gp_in0_1_buf850_merged1782(((((-38 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((257 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 42] : 8 <= i1 <= 2055 and 2 <= i2 <= 257; [0, i1, i2, 38] : 8 <= i1 <= 2055 and 2 <= i2 <= 257; [0, i1, i2, 27] : (i1) mod 2 = 0 and 8 <= i1 <= 2054 and 2 <= i2 <= 257 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 8; i1 <= 2055; i1++) {
	    for (int i2 = 2; i2 <= 257; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          gp_in0_1_buf8_to_gp_22317_ld486_merged1912(gp_in0_1_buf8_to_gp_22317 /* buf name */, gp_in0_1_buf8_FIFO_buf485, 0, ((-4 + (1*(((1*i1)) >> 1)))), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          us_gp_in0_1_buf850_merged1782(gp_in0_1_buf8_FIFO_buf485 /* buf name */, gp_in0_1_buf8_us48, 0, ((-8 + 1*i1)), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          gp_in0_1_buf8_us48_ld326_merged1840(gp_in0_1_buf8_us48 /* buf name */, gp_in0_1_buf8_us48_to_gp_6325, 0, ((-8 + 1*i1)), ((-2 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void gp_in0_2_buf16_to_gp_23333_ld502_merged1916(HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */gp_in0_2_buf16_to_gp_23333, gp_in0_2_buf16_FIFO_buf501_cache& gp_in0_2_buf16_FIFO_buf501, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16_to_gp_23333
	auto gp_in0_2_buf16_to_gp_23333__lp__lp_2_m_gp_in0_2_buf16_to_gp_23333_ld502__p__1_rp___p__1_rp__c_______lp_gp_in0_2_buf16_to_gp_23333_ld503__p__1_rp__value = gp_in0_2_buf16_to_gp_23333.read();
	auto compute_result = gp_in0_2_buf16_to_gp_23333_ld502_cu1915(gp_in0_2_buf16_to_gp_23333__lp__lp_2_m_gp_in0_2_buf16_to_gp_23333_ld502__p__1_rp___p__1_rp__c_______lp_gp_in0_2_buf16_to_gp_23333_ld503__p__1_rp__value);
	// Produce: gp_in0_2_buf16_FIFO_buf501
	gp_in0_2_buf16_FIFO_buf501_gp_in0_2_buf16_to_gp_23333_ld502_merged1916_write_bundle_write(/* arg names */compute_result, gp_in0_2_buf16_FIFO_buf501, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void us_gp_in0_2_buf1642_merged1740(gp_in0_2_buf16_FIFO_buf501_cache& gp_in0_2_buf16_FIFO_buf501, gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16_FIFO_buf501
	auto gp_in0_2_buf16_FIFO_buf501_floor_lp__lp_4_m_us_gp_in0_2_buf1642__p__3_rp___div__2_rp__p_1_c_____floor_lp_us_gp_in0_2_buf1641__div__2_rp__p_1_value = gp_in0_2_buf16_FIFO_buf501_us_gp_in0_2_buf1642_merged1740_read_bundle_read(gp_in0_2_buf16_FIFO_buf501/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = us_gp_in0_2_buf1642_cu1739(gp_in0_2_buf16_FIFO_buf501_floor_lp__lp_4_m_us_gp_in0_2_buf1642__p__3_rp___div__2_rp__p_1_c_____floor_lp_us_gp_in0_2_buf1641__div__2_rp__p_1_value);
	// Produce: gp_in0_2_buf16_us40
	gp_in0_2_buf16_us40_us_gp_in0_2_buf1642_merged1740_write_bundle_write(/* arg names */compute_result, gp_in0_2_buf16_us40, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_2_buf16_us40_ld342_merged1874(gp_in0_2_buf16_us40_cache& gp_in0_2_buf16_us40, HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */gp_in0_2_buf16_us40_to_gp_7341, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16_us40
	auto gp_in0_2_buf16_us40__lp_4_m_gp_in0_2_buf16_us40_ld342__p__3_rp__c____gp_in0_2_buf16_us40_ld343_value = gp_in0_2_buf16_us40_gp_in0_2_buf16_us40_ld342_merged1874_read_bundle_read(gp_in0_2_buf16_us40/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in0_2_buf16_us40_ld342_cu1873(gp_in0_2_buf16_us40__lp_4_m_gp_in0_2_buf16_us40_ld342__p__3_rp__c____gp_in0_2_buf16_us40_ld343_value);
	// Produce: gp_in0_2_buf16_us40_to_gp_7341
	gp_in0_2_buf16_us40_to_gp_7341.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in0_2_buf16_to_gp_23333_ld503_gp_in0_2_buf16_us40_ld343_us_gp_in0_2_buf1641_(HWStream<hw_uint<64> >& /* get_args num ports = 2 */gp_in0_2_buf16_to_gp_23333, HWStream<hw_uint<128> >& /* get_args num ports = 4 */gp_in0_2_buf16_us40_to_gp_7341) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in0_2_buf16_to_gp_23333_ld503_gp_in0_2_buf16_us40_ld343_us_gp_in0_2_buf1641__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in0_2_buf16_FIFO_buf501_cache gp_in0_2_buf16_FIFO_buf501;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in0_2_buf16_us40_cache gp_in0_2_buf16_us40;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { gp_in0_2_buf16_us40_ld342_merged1874[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 62] : 0 <= d1 <= 1023 and 0 <= d2 <= 255; gp_in0_2_buf16_to_gp_23333_ld502_merged1916[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 49] : 0 <= d1 <= 511 and 0 <= d2 <= 255; us_gp_in0_2_buf1642_merged1740[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 57] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
//   { gp_in0_2_buf16_us40_ld342_merged1874[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 62] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
// Condition for gp_in0_2_buf16_us40_ld342_merged1874(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-62 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { gp_in0_2_buf16_to_gp_23333_ld502_merged1916[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 49] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
// Condition for gp_in0_2_buf16_to_gp_23333_ld502_merged1916(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-49 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { us_gp_in0_2_buf1642_merged1740[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 57] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
// Condition for us_gp_in0_2_buf1642_merged1740(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-57 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 62] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 258; [0, i1, i2, 57] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 258; [0, i1, i2, 49] : (2 + i1) mod 4 = 0 and 10 <= i1 <= 2054 and 3 <= i2 <= 258 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 10; i1 <= 2056; i1++) {
	    for (int i2 = 3; i2 <= 258; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          gp_in0_2_buf16_to_gp_23333_ld502_merged1916(gp_in0_2_buf16_to_gp_23333 /* buf name */, gp_in0_2_buf16_FIFO_buf501, 0, ((-3 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          us_gp_in0_2_buf1642_merged1740(gp_in0_2_buf16_FIFO_buf501 /* buf name */, gp_in0_2_buf16_us40, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          gp_in0_2_buf16_us40_ld342_merged1874(gp_in0_2_buf16_us40 /* buf name */, gp_in0_2_buf16_us40_to_gp_7341, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void load_to_gp_in0_3_buf24_FIFO_buf517520_sm750_01208(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in0_3_buf24_to_gp_24349, gp_in0_3_buf24_FIFO_buf517_cache& gp_in0_3_buf24_FIFO_buf517, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_3_buf24_to_gp_24349
	auto gp_in0_3_buf24_to_gp_24349__lp_1_m_gp_in0_3_buf24_to_gp_24349_ld518__p__0_rp__c____gp_in0_3_buf24_to_gp_24349_ld519_value = gp_in0_3_buf24_to_gp_24349.read();
	// Produce: gp_in0_3_buf24_FIFO_buf517
	gp_in0_3_buf24_FIFO_buf517_load_to_gp_in0_3_buf24_FIFO_buf517520_sm750_01208_write_bundle_write(/* arg names */gp_in0_3_buf24_to_gp_24349__lp_1_m_gp_in0_3_buf24_to_gp_24349_ld518__p__0_rp__c____gp_in0_3_buf24_to_gp_24349_ld519_value, gp_in0_3_buf24_FIFO_buf517, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void us_gp_in0_3_buf2434_merged1942(gp_in0_3_buf24_FIFO_buf517_cache& gp_in0_3_buf24_FIFO_buf517, gp_in0_3_buf24_us32_cache& gp_in0_3_buf24_us32, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_3_buf24_FIFO_buf517
	auto gp_in0_3_buf24_FIFO_buf517_floor_lp__lp_2_m_us_gp_in0_3_buf2434__p__1_rp___div__2_rp__p_0_c_____floor_lp_us_gp_in0_3_buf2433__div__2_rp__p_0_value = gp_in0_3_buf24_FIFO_buf517_us_gp_in0_3_buf2434_merged1942_read_bundle_read(gp_in0_3_buf24_FIFO_buf517/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = us_gp_in0_3_buf2434_cu1941(gp_in0_3_buf24_FIFO_buf517_floor_lp__lp_2_m_us_gp_in0_3_buf2434__p__1_rp___div__2_rp__p_0_c_____floor_lp_us_gp_in0_3_buf2433__div__2_rp__p_0_value);
	// Produce: gp_in0_3_buf24_us32
	gp_in0_3_buf24_us32_us_gp_in0_3_buf2434_merged1942_write_bundle_write(/* arg names */compute_result, gp_in0_3_buf24_us32, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_3_buf24_us32_ld354_merged1872(gp_in0_3_buf24_us32_cache& gp_in0_3_buf24_us32, HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */gp_in0_3_buf24_us32_to_gp_8353, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_3_buf24_us32
	auto gp_in0_3_buf24_us32__lp_2_m_gp_in0_3_buf24_us32_ld354__p__1_rp__c____gp_in0_3_buf24_us32_ld355_value = gp_in0_3_buf24_us32_gp_in0_3_buf24_us32_ld354_merged1872_read_bundle_read(gp_in0_3_buf24_us32/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in0_3_buf24_us32_ld354_cu1871(gp_in0_3_buf24_us32__lp_2_m_gp_in0_3_buf24_us32_ld354__p__1_rp__c____gp_in0_3_buf24_us32_ld355_value);
	// Produce: gp_in0_3_buf24_us32_to_gp_8353
	gp_in0_3_buf24_us32_to_gp_8353.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in0_3_buf24_to_gp_24349_ld519_gp_in0_3_buf24_us32_ld355_us_gp_in0_3_buf2433_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in0_3_buf24_to_gp_24349, HWStream<hw_uint<64> >& /* get_args num ports = 2 */gp_in0_3_buf24_us32_to_gp_8353) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in0_3_buf24_to_gp_24349_ld519_gp_in0_3_buf24_us32_ld355_us_gp_in0_3_buf2433__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in0_3_buf24_FIFO_buf517_cache gp_in0_3_buf24_FIFO_buf517;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in0_3_buf24_us32_cache gp_in0_3_buf24_us32;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { us_gp_in0_3_buf2434_merged1942[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 70] : 0 <= d1 <= 511 and 0 <= d2 <= 255; gp_in0_3_buf24_us32_ld354_merged1872[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 71] : 0 <= d1 <= 511 and 0 <= d2 <= 255; load_to_gp_in0_3_buf24_FIFO_buf517520_sm750_01208[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 61] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
//   { us_gp_in0_3_buf2434_merged1942[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 70] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
// Condition for us_gp_in0_3_buf2434_merged1942(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-70 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { gp_in0_3_buf24_us32_ld354_merged1872[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 71] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
// Condition for gp_in0_3_buf24_us32_ld354_merged1872(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-71 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { load_to_gp_in0_3_buf24_FIFO_buf517520_sm750_01208[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 61] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
// Condition for load_to_gp_in0_3_buf24_FIFO_buf517520_sm750_01208(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-61 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 3 <= i2 <= 258 and 70 <= i3 <= 71; [0, i1, i2, 61] : (2 + i1) mod 8 = 0 and 14 <= i1 <= 2054 and 3 <= i2 <= 258 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 14; i1 <= 2058; i1++) {
	    for (int i2 = 3; i2 <= 258; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	        if ((((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0)))) {
	          load_to_gp_in0_3_buf24_FIFO_buf517520_sm750_01208(gp_in0_3_buf24_to_gp_24349 /* buf name */, gp_in0_3_buf24_FIFO_buf517, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          us_gp_in0_3_buf2434_merged1942(gp_in0_3_buf24_FIFO_buf517 /* buf name */, gp_in0_3_buf24_us32, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          gp_in0_3_buf24_us32_ld354_merged1872(gp_in0_3_buf24_us32 /* buf name */, gp_in0_3_buf24_us32_to_gp_8353, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void gp_in1_1_buf56_to_gp_25361_ld530_merged1888(HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */gp_in1_1_buf56_to_gp_25361, gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56_to_gp_25361
	auto gp_in1_1_buf56_to_gp_25361__lp__lp_4_m_gp_in1_1_buf56_to_gp_25361_ld530__p__3_rp___p__3_rp__c_______lp_gp_in1_1_buf56_to_gp_25361_ld531__p__3_rp__value = gp_in1_1_buf56_to_gp_25361.read();
	auto compute_result = gp_in1_1_buf56_to_gp_25361_ld530_cu1887(gp_in1_1_buf56_to_gp_25361__lp__lp_4_m_gp_in1_1_buf56_to_gp_25361_ld530__p__3_rp___p__3_rp__c_______lp_gp_in1_1_buf56_to_gp_25361_ld531__p__3_rp__value);
	// Produce: gp_in1_1_buf56_FIFO_buf529
	gp_in1_1_buf56_FIFO_buf529_gp_in1_1_buf56_to_gp_25361_ld530_merged1888_write_bundle_write(/* arg names */compute_result, gp_in1_1_buf56_FIFO_buf529, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void us_gp_in1_1_buf5698_merged1774(gp_in1_1_buf56_FIFO_buf529_cache& gp_in1_1_buf56_FIFO_buf529, gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56_FIFO_buf529
	auto gp_in1_1_buf56_FIFO_buf529_floor_lp__lp_8_m_us_gp_in1_1_buf5698__p__7_rp___div__2_rp__p_3_c_____floor_lp_us_gp_in1_1_buf5697__div__2_rp__p_3_value = gp_in1_1_buf56_FIFO_buf529_us_gp_in1_1_buf5698_merged1774_read_bundle_read(gp_in1_1_buf56_FIFO_buf529/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = us_gp_in1_1_buf5698_cu1773(gp_in1_1_buf56_FIFO_buf529_floor_lp__lp_8_m_us_gp_in1_1_buf5698__p__7_rp___div__2_rp__p_3_c_____floor_lp_us_gp_in1_1_buf5697__div__2_rp__p_3_value);
	// Produce: gp_in1_1_buf56_us96
	gp_in1_1_buf56_us96_us_gp_in1_1_buf5698_merged1774_write_bundle_write(/* arg names */compute_result, gp_in1_1_buf56_us96, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_1_buf56_us96_ld370_merged1850(gp_in1_1_buf56_us96_cache& gp_in1_1_buf56_us96, HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */gp_in1_1_buf56_us96_to_gp_9369, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56_us96
	auto gp_in1_1_buf56_us96__lp_8_m_gp_in1_1_buf56_us96_ld370__p__7_rp__c____gp_in1_1_buf56_us96_ld371_value = gp_in1_1_buf56_us96_gp_in1_1_buf56_us96_ld370_merged1850_read_bundle_read(gp_in1_1_buf56_us96/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in1_1_buf56_us96_ld370_cu1849(gp_in1_1_buf56_us96__lp_8_m_gp_in1_1_buf56_us96_ld370__p__7_rp__c____gp_in1_1_buf56_us96_ld371_value);
	// Produce: gp_in1_1_buf56_us96_to_gp_9369
	gp_in1_1_buf56_us96_to_gp_9369.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in1_1_buf56_to_gp_25361_ld531_gp_in1_1_buf56_us96_ld371_us_gp_in1_1_buf5697_(HWStream<hw_uint<128> >& /* get_args num ports = 4 */gp_in1_1_buf56_to_gp_25361, HWStream<hw_uint<256> >& /* get_args num ports = 8 */gp_in1_1_buf56_us96_to_gp_9369) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in1_1_buf56_to_gp_25361_ld531_gp_in1_1_buf56_us96_ld371_us_gp_in1_1_buf5697__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in1_1_buf56_FIFO_buf529_cache gp_in1_1_buf56_FIFO_buf529;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in1_1_buf56_us96_cache gp_in1_1_buf56_us96;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { gp_in1_1_buf56_to_gp_25361_ld530_merged1888[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 16] : 0 <= d1 <= 1023 and 0 <= d2 <= 255; us_gp_in1_1_buf5698_merged1774[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 21] : 0 <= d1 <= 2047 and 0 <= d2 <= 255; gp_in1_1_buf56_us96_ld370_merged1850[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 22] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
//   { gp_in1_1_buf56_to_gp_25361_ld530_merged1888[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 16] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
// Condition for gp_in1_1_buf56_to_gp_25361_ld530_merged1888(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-16 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((257 + -1*i2)) >= 0)))
//   { us_gp_in1_1_buf5698_merged1774[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 21] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
// Condition for us_gp_in1_1_buf5698_merged1774(((((-21 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((257 + -1*i2)) >= 0)))
//   { gp_in1_1_buf56_us96_ld370_merged1850[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 22] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
// Condition for gp_in1_1_buf56_us96_ld370_merged1850(((((-22 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((257 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 8 <= i1 <= 2055 and 2 <= i2 <= 257 and 21 <= i3 <= 22; [0, i1, i2, 16] : (i1) mod 2 = 0 and 8 <= i1 <= 2054 and 2 <= i2 <= 257 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 8; i1 <= 2055; i1++) {
	    for (int i2 = 2; i2 <= 257; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          gp_in1_1_buf56_to_gp_25361_ld530_merged1888(gp_in1_1_buf56_to_gp_25361 /* buf name */, gp_in1_1_buf56_FIFO_buf529, 0, ((-4 + (1*(((1*i1)) >> 1)))), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          us_gp_in1_1_buf5698_merged1774(gp_in1_1_buf56_FIFO_buf529 /* buf name */, gp_in1_1_buf56_us96, 0, ((-8 + 1*i1)), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          gp_in1_1_buf56_us96_ld370_merged1850(gp_in1_1_buf56_us96 /* buf name */, gp_in1_1_buf56_us96_to_gp_9369, 0, ((-8 + 1*i1)), ((-2 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void gp_in1_2_buf64_to_gp_26377_ld546_merged1866(HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */gp_in1_2_buf64_to_gp_26377, gp_in1_2_buf64_FIFO_buf545_cache& gp_in1_2_buf64_FIFO_buf545, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64_to_gp_26377
	auto gp_in1_2_buf64_to_gp_26377__lp__lp_2_m_gp_in1_2_buf64_to_gp_26377_ld546__p__1_rp___p__1_rp__c_______lp_gp_in1_2_buf64_to_gp_26377_ld547__p__1_rp__value = gp_in1_2_buf64_to_gp_26377.read();
	auto compute_result = gp_in1_2_buf64_to_gp_26377_ld546_cu1865(gp_in1_2_buf64_to_gp_26377__lp__lp_2_m_gp_in1_2_buf64_to_gp_26377_ld546__p__1_rp___p__1_rp__c_______lp_gp_in1_2_buf64_to_gp_26377_ld547__p__1_rp__value);
	// Produce: gp_in1_2_buf64_FIFO_buf545
	gp_in1_2_buf64_FIFO_buf545_gp_in1_2_buf64_to_gp_26377_ld546_merged1866_write_bundle_write(/* arg names */compute_result, gp_in1_2_buf64_FIFO_buf545, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void us_gp_in1_2_buf6490_merged1789(gp_in1_2_buf64_FIFO_buf545_cache& gp_in1_2_buf64_FIFO_buf545, gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64_FIFO_buf545
	auto gp_in1_2_buf64_FIFO_buf545_floor_lp__lp_4_m_us_gp_in1_2_buf6490__p__3_rp___div__2_rp__p_1_c_____floor_lp_us_gp_in1_2_buf6489__div__2_rp__p_1_value = gp_in1_2_buf64_FIFO_buf545_us_gp_in1_2_buf6490_merged1789_read_bundle_read(gp_in1_2_buf64_FIFO_buf545/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = us_gp_in1_2_buf6490_cu1788(gp_in1_2_buf64_FIFO_buf545_floor_lp__lp_4_m_us_gp_in1_2_buf6490__p__3_rp___div__2_rp__p_1_c_____floor_lp_us_gp_in1_2_buf6489__div__2_rp__p_1_value);
	// Produce: gp_in1_2_buf64_us88
	gp_in1_2_buf64_us88_us_gp_in1_2_buf6490_merged1789_write_bundle_write(/* arg names */compute_result, gp_in1_2_buf64_us88, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_2_buf64_us88_ld386_merged1846(gp_in1_2_buf64_us88_cache& gp_in1_2_buf64_us88, HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */gp_in1_2_buf64_us88_to_gp_10385, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64_us88
	auto gp_in1_2_buf64_us88__lp_4_m_gp_in1_2_buf64_us88_ld386__p__3_rp__c____gp_in1_2_buf64_us88_ld387_value = gp_in1_2_buf64_us88_gp_in1_2_buf64_us88_ld386_merged1846_read_bundle_read(gp_in1_2_buf64_us88/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in1_2_buf64_us88_ld386_cu1845(gp_in1_2_buf64_us88__lp_4_m_gp_in1_2_buf64_us88_ld386__p__3_rp__c____gp_in1_2_buf64_us88_ld387_value);
	// Produce: gp_in1_2_buf64_us88_to_gp_10385
	gp_in1_2_buf64_us88_to_gp_10385.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in1_2_buf64_to_gp_26377_ld547_gp_in1_2_buf64_us88_ld387_us_gp_in1_2_buf6489_(HWStream<hw_uint<64> >& /* get_args num ports = 2 */gp_in1_2_buf64_to_gp_26377, HWStream<hw_uint<128> >& /* get_args num ports = 4 */gp_in1_2_buf64_us88_to_gp_10385) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in1_2_buf64_to_gp_26377_ld547_gp_in1_2_buf64_us88_ld387_us_gp_in1_2_buf6489__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in1_2_buf64_FIFO_buf545_cache gp_in1_2_buf64_FIFO_buf545;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in1_2_buf64_us88_cache gp_in1_2_buf64_us88;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { us_gp_in1_2_buf6490_merged1789[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 43] : 0 <= d1 <= 1023 and 0 <= d2 <= 255; gp_in1_2_buf64_us88_ld386_merged1846[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 46] : 0 <= d1 <= 1023 and 0 <= d2 <= 255; gp_in1_2_buf64_to_gp_26377_ld546_merged1866[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 41] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
//   { us_gp_in1_2_buf6490_merged1789[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 43] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
// Condition for us_gp_in1_2_buf6490_merged1789(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-43 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { gp_in1_2_buf64_us88_ld386_merged1846[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 46] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
// Condition for gp_in1_2_buf64_us88_ld386_merged1846(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-46 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { gp_in1_2_buf64_to_gp_26377_ld546_merged1866[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 41] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
// Condition for gp_in1_2_buf64_to_gp_26377_ld546_merged1866(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-41 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 46] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 258; [0, i1, i2, 43] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 258; [0, i1, i2, 41] : (2 + i1) mod 4 = 0 and 10 <= i1 <= 2054 and 3 <= i2 <= 258 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 10; i1 <= 2056; i1++) {
	    for (int i2 = 3; i2 <= 258; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          gp_in1_2_buf64_to_gp_26377_ld546_merged1866(gp_in1_2_buf64_to_gp_26377 /* buf name */, gp_in1_2_buf64_FIFO_buf545, 0, ((-3 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          us_gp_in1_2_buf6490_merged1789(gp_in1_2_buf64_FIFO_buf545 /* buf name */, gp_in1_2_buf64_us88, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          gp_in1_2_buf64_us88_ld386_merged1846(gp_in1_2_buf64_us88 /* buf name */, gp_in1_2_buf64_us88_to_gp_10385, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void load_to_gp_in1_3_buf72_FIFO_buf561564_sm693_0840(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in1_3_buf72_to_gp_27393, gp_in1_3_buf72_FIFO_buf561_cache& gp_in1_3_buf72_FIFO_buf561, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_3_buf72_to_gp_27393
	auto gp_in1_3_buf72_to_gp_27393__lp_1_m_gp_in1_3_buf72_to_gp_27393_ld562__p__0_rp__c____gp_in1_3_buf72_to_gp_27393_ld563_value = gp_in1_3_buf72_to_gp_27393.read();
	// Produce: gp_in1_3_buf72_FIFO_buf561
	gp_in1_3_buf72_FIFO_buf561_load_to_gp_in1_3_buf72_FIFO_buf561564_sm693_0840_write_bundle_write(/* arg names */gp_in1_3_buf72_to_gp_27393__lp_1_m_gp_in1_3_buf72_to_gp_27393_ld562__p__0_rp__c____gp_in1_3_buf72_to_gp_27393_ld563_value, gp_in1_3_buf72_FIFO_buf561, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void us_gp_in1_3_buf7282_merged1940(gp_in1_3_buf72_FIFO_buf561_cache& gp_in1_3_buf72_FIFO_buf561, gp_in1_3_buf72_us80_cache& gp_in1_3_buf72_us80, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_3_buf72_FIFO_buf561
	auto gp_in1_3_buf72_FIFO_buf561_floor_lp__lp_2_m_us_gp_in1_3_buf7282__p__1_rp___div__2_rp__p_0_c_____floor_lp_us_gp_in1_3_buf7281__div__2_rp__p_0_value = gp_in1_3_buf72_FIFO_buf561_us_gp_in1_3_buf7282_merged1940_read_bundle_read(gp_in1_3_buf72_FIFO_buf561/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = us_gp_in1_3_buf7282_cu1939(gp_in1_3_buf72_FIFO_buf561_floor_lp__lp_2_m_us_gp_in1_3_buf7282__p__1_rp___div__2_rp__p_0_c_____floor_lp_us_gp_in1_3_buf7281__div__2_rp__p_0_value);
	// Produce: gp_in1_3_buf72_us80
	gp_in1_3_buf72_us80_us_gp_in1_3_buf7282_merged1940_write_bundle_write(/* arg names */compute_result, gp_in1_3_buf72_us80, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_3_buf72_us80_ld398_merged1852(gp_in1_3_buf72_us80_cache& gp_in1_3_buf72_us80, HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */gp_in1_3_buf72_us80_to_gp_11397, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_3_buf72_us80
	auto gp_in1_3_buf72_us80__lp_2_m_gp_in1_3_buf72_us80_ld398__p__1_rp__c____gp_in1_3_buf72_us80_ld399_value = gp_in1_3_buf72_us80_gp_in1_3_buf72_us80_ld398_merged1852_read_bundle_read(gp_in1_3_buf72_us80/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in1_3_buf72_us80_ld398_cu1851(gp_in1_3_buf72_us80__lp_2_m_gp_in1_3_buf72_us80_ld398__p__1_rp__c____gp_in1_3_buf72_us80_ld399_value);
	// Produce: gp_in1_3_buf72_us80_to_gp_11397
	gp_in1_3_buf72_us80_to_gp_11397.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in1_3_buf72_to_gp_27393_ld563_gp_in1_3_buf72_us80_ld399_us_gp_in1_3_buf7281_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in1_3_buf72_to_gp_27393, HWStream<hw_uint<64> >& /* get_args num ports = 2 */gp_in1_3_buf72_us80_to_gp_11397) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in1_3_buf72_to_gp_27393_ld563_gp_in1_3_buf72_us80_ld399_us_gp_in1_3_buf7281__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in1_3_buf72_FIFO_buf561_cache gp_in1_3_buf72_FIFO_buf561;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in1_3_buf72_us80_cache gp_in1_3_buf72_us80;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_gp_in1_3_buf72_FIFO_buf561564_sm693_0840[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 64] : 0 <= d1 <= 255 and 0 <= d2 <= 255; gp_in1_3_buf72_us80_ld398_merged1852[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 77] : 0 <= d1 <= 511 and 0 <= d2 <= 255; us_gp_in1_3_buf7282_merged1940[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 68] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
//   { load_to_gp_in1_3_buf72_FIFO_buf561564_sm693_0840[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 64] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
// Condition for load_to_gp_in1_3_buf72_FIFO_buf561564_sm693_0840(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-64 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { gp_in1_3_buf72_us80_ld398_merged1852[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 77] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
// Condition for gp_in1_3_buf72_us80_ld398_merged1852(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-77 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { us_gp_in1_3_buf7282_merged1940[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 68] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
// Condition for us_gp_in1_3_buf7282_merged1940(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-68 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 77] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 3 <= i2 <= 258; [0, i1, i2, 68] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 3 <= i2 <= 258; [0, i1, i2, 64] : (2 + i1) mod 8 = 0 and 14 <= i1 <= 2054 and 3 <= i2 <= 258 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 14; i1 <= 2058; i1++) {
	    for (int i2 = 3; i2 <= 258; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	        if ((((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0)))) {
	          load_to_gp_in1_3_buf72_FIFO_buf561564_sm693_0840(gp_in1_3_buf72_to_gp_27393 /* buf name */, gp_in1_3_buf72_FIFO_buf561, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          us_gp_in1_3_buf7282_merged1940(gp_in1_3_buf72_FIFO_buf561 /* buf name */, gp_in1_3_buf72_us80, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          gp_in1_3_buf72_us80_ld398_merged1852(gp_in1_3_buf72_us80 /* buf name */, gp_in1_3_buf72_us80_to_gp_11397, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930(HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */merged_1_reconstruct_lp129_buf132_to_gp_28453, merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_1_reconstruct_lp129_buf132_to_gp_28453
	auto merged_1_reconstruct_lp129_buf132_to_gp_28453__lp_4_m_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622__p__3_rp__c____merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623_value = merged_1_reconstruct_lp129_buf132_to_gp_28453.read();
	auto compute_result = merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_cu1929(merged_1_reconstruct_lp129_buf132_to_gp_28453__lp_4_m_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622__p__3_rp__c____merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623_value);
	// Produce: merged_1_reconstruct_lp129_buf132_FIFO_buf621
	merged_1_reconstruct_lp129_buf132_FIFO_buf621_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930_write_bundle_write(/* arg names */compute_result, merged_1_reconstruct_lp129_buf132_FIFO_buf621, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void us_merged_1_reconstruct_lp129_buf132144_merged1729(merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache& merged_1_reconstruct_lp129_buf132_FIFO_buf621, merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_1_reconstruct_lp129_buf132_FIFO_buf621
	auto merged_1_reconstruct_lp129_buf132_FIFO_buf621_floor_lp__lp_8_m_us_merged_1_reconstruct_lp129_buf132144__p__7_rp___div__2_rp__p_0_c_____floor_lp_us_merged_1_reconstruct_lp129_buf132143__div__2_rp__p_0_value = merged_1_reconstruct_lp129_buf132_FIFO_buf621_us_merged_1_reconstruct_lp129_buf132144_merged1729_read_bundle_read(merged_1_reconstruct_lp129_buf132_FIFO_buf621/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = us_merged_1_reconstruct_lp129_buf132144_cu1728(merged_1_reconstruct_lp129_buf132_FIFO_buf621_floor_lp__lp_8_m_us_merged_1_reconstruct_lp129_buf132144__p__7_rp___div__2_rp__p_0_c_____floor_lp_us_merged_1_reconstruct_lp129_buf132143__div__2_rp__p_0_value);
	// Produce: merged_1_reconstruct_lp129_buf132_us142
	merged_1_reconstruct_lp129_buf132_us142_us_merged_1_reconstruct_lp129_buf132144_merged1729_write_bundle_write(/* arg names */compute_result, merged_1_reconstruct_lp129_buf132_us142, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906(merged_1_reconstruct_lp129_buf132_us142_cache& merged_1_reconstruct_lp129_buf132_us142, HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */merged_1_reconstruct_lp129_buf132_us142_to_gp_12457, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_1_reconstruct_lp129_buf132_us142
	auto merged_1_reconstruct_lp129_buf132_us142__lp_8_m_merged_1_reconstruct_lp129_buf132_us142_ld458__p__7_rp__c____merged_1_reconstruct_lp129_buf132_us142_ld459_value = merged_1_reconstruct_lp129_buf132_us142_merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906_read_bundle_read(merged_1_reconstruct_lp129_buf132_us142/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = merged_1_reconstruct_lp129_buf132_us142_ld458_cu1905(merged_1_reconstruct_lp129_buf132_us142__lp_8_m_merged_1_reconstruct_lp129_buf132_us142_ld458__p__7_rp__c____merged_1_reconstruct_lp129_buf132_us142_ld459_value);
	// Produce: merged_1_reconstruct_lp129_buf132_us142_to_gp_12457
	merged_1_reconstruct_lp129_buf132_us142_to_gp_12457.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623_merged_1_reconstruct_lp129_buf132_us142_ld459_us_merged_1_reconstruct_lp129_buf132143_(HWStream<hw_uint<128> >& /* get_args num ports = 4 */merged_1_reconstruct_lp129_buf132_to_gp_28453, HWStream<hw_uint<256> >& /* get_args num ports = 8 */merged_1_reconstruct_lp129_buf132_us142_to_gp_12457) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623_merged_1_reconstruct_lp129_buf132_us142_ld459_us_merged_1_reconstruct_lp129_buf132143__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  merged_1_reconstruct_lp129_buf132_FIFO_buf621_cache merged_1_reconstruct_lp129_buf132_FIFO_buf621;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_1_reconstruct_lp129_buf132_us142_cache merged_1_reconstruct_lp129_buf132_us142;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 109] : 0 <= d1 <= 2047 and 0 <= d2 <= 255; merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 107] : 0 <= d1 <= 1023 and 0 <= d2 <= 255; us_merged_1_reconstruct_lp129_buf132144_merged1729[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
//   { merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 109] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
// Condition for merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906(((((-109 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2061 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 107] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
// Condition for merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-107 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2060 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { us_merged_1_reconstruct_lp129_buf132144_merged1729[d0 = 0, d1, d2] -> [0, 14 + d1, 3 + d2, 108] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
// Condition for us_merged_1_reconstruct_lp129_buf132144_merged1729(((((-108 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2061 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 14 <= i1 <= 2061 and 3 <= i2 <= 258 and i3 <= 109 and 2*floor((i1)/2) >= 107 + i1 - i3 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 14; i1 <= 2061; i1++) {
	    for (int i2 = 3; i2 <= 258; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          merged_1_reconstruct_lp129_buf132_to_gp_28453_ld622_merged1930(merged_1_reconstruct_lp129_buf132_to_gp_28453 /* buf name */, merged_1_reconstruct_lp129_buf132_FIFO_buf621, 0, ((-7 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          us_merged_1_reconstruct_lp129_buf132144_merged1729(merged_1_reconstruct_lp129_buf132_FIFO_buf621 /* buf name */, merged_1_reconstruct_lp129_buf132_us142, 0, ((-14 + 1*i1)), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          merged_1_reconstruct_lp129_buf132_us142_ld458_merged1906(merged_1_reconstruct_lp129_buf132_us142 /* buf name */, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457, 0, ((-14 + 1*i1)), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898(HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */merged_2_reconstruct_lp120_buf123_to_gp_29465, merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache& merged_2_reconstruct_lp120_buf123_FIFO_buf633, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_2_reconstruct_lp120_buf123_to_gp_29465
	auto merged_2_reconstruct_lp120_buf123_to_gp_29465__lp_2_m_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634__p__1_rp__c____merged_2_reconstruct_lp120_buf123_to_gp_29465_ld635_value = merged_2_reconstruct_lp120_buf123_to_gp_29465.read();
	auto compute_result = merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_cu1897(merged_2_reconstruct_lp120_buf123_to_gp_29465__lp_2_m_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634__p__1_rp__c____merged_2_reconstruct_lp120_buf123_to_gp_29465_ld635_value);
	// Produce: merged_2_reconstruct_lp120_buf123_FIFO_buf633
	merged_2_reconstruct_lp120_buf123_FIFO_buf633_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898_write_bundle_write(/* arg names */compute_result, merged_2_reconstruct_lp120_buf123_FIFO_buf633, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void us_merged_2_reconstruct_lp120_buf123135_merged1760(merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache& merged_2_reconstruct_lp120_buf123_FIFO_buf633, merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_2_reconstruct_lp120_buf123_FIFO_buf633
	auto merged_2_reconstruct_lp120_buf123_FIFO_buf633_floor_lp__lp_4_m_us_merged_2_reconstruct_lp120_buf123135__p__3_rp___div__2_rp__p_0_c_____floor_lp_us_merged_2_reconstruct_lp120_buf123134__div__2_rp__p_0_value = merged_2_reconstruct_lp120_buf123_FIFO_buf633_us_merged_2_reconstruct_lp120_buf123135_merged1760_read_bundle_read(merged_2_reconstruct_lp120_buf123_FIFO_buf633/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = us_merged_2_reconstruct_lp120_buf123135_cu1759(merged_2_reconstruct_lp120_buf123_FIFO_buf633_floor_lp__lp_4_m_us_merged_2_reconstruct_lp120_buf123135__p__3_rp___div__2_rp__p_0_c_____floor_lp_us_merged_2_reconstruct_lp120_buf123134__div__2_rp__p_0_value);
	// Produce: merged_2_reconstruct_lp120_buf123_us133
	merged_2_reconstruct_lp120_buf123_us133_us_merged_2_reconstruct_lp120_buf123135_merged1760_write_bundle_write(/* arg names */compute_result, merged_2_reconstruct_lp120_buf123_us133, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858(merged_2_reconstruct_lp120_buf123_us133_cache& merged_2_reconstruct_lp120_buf123_us133, HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */merged_2_reconstruct_lp120_buf123_us133_to_gp_13469, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_2_reconstruct_lp120_buf123_us133
	auto merged_2_reconstruct_lp120_buf123_us133__lp_4_m_merged_2_reconstruct_lp120_buf123_us133_ld470__p__3_rp__c____merged_2_reconstruct_lp120_buf123_us133_ld471_value = merged_2_reconstruct_lp120_buf123_us133_merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858_read_bundle_read(merged_2_reconstruct_lp120_buf123_us133/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = merged_2_reconstruct_lp120_buf123_us133_ld470_cu1857(merged_2_reconstruct_lp120_buf123_us133__lp_4_m_merged_2_reconstruct_lp120_buf123_us133_ld470__p__3_rp__c____merged_2_reconstruct_lp120_buf123_us133_ld471_value);
	// Produce: merged_2_reconstruct_lp120_buf123_us133_to_gp_13469
	merged_2_reconstruct_lp120_buf123_us133_to_gp_13469.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld635_merged_2_reconstruct_lp120_buf123_us133_ld471_us_merged_2_reconstruct_lp120_buf123134_(HWStream<hw_uint<64> >& /* get_args num ports = 2 */merged_2_reconstruct_lp120_buf123_to_gp_29465, HWStream<hw_uint<128> >& /* get_args num ports = 4 */merged_2_reconstruct_lp120_buf123_us133_to_gp_13469) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld635_merged_2_reconstruct_lp120_buf123_us133_ld471_us_merged_2_reconstruct_lp120_buf123134__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  merged_2_reconstruct_lp120_buf123_FIFO_buf633_cache merged_2_reconstruct_lp120_buf123_FIFO_buf633;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_2_reconstruct_lp120_buf123_us133_cache merged_2_reconstruct_lp120_buf123_us133;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 101] : 0 <= d1 <= 511 and 0 <= d2 <= 255; merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 103] : 0 <= d1 <= 1023 and 0 <= d2 <= 255; us_merged_2_reconstruct_lp120_buf123135_merged1760[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 102] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
//   { merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 101] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
// Condition for merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-101 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 103] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
// Condition for merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-103 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2060 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { us_merged_2_reconstruct_lp120_buf123135_merged1760[d0 = 0, d1, d2] -> [0, 14 + 2d1, 3 + d2, 102] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
// Condition for us_merged_2_reconstruct_lp120_buf123135_merged1760(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-102 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2060 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : (i1) mod 2 = 0 and 14 <= i1 <= 2060 and 3 <= i2 <= 258 and 102 <= i3 <= 103; [0, i1, i2, 101] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 3 <= i2 <= 258 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 14; i1 <= 2060; i1++) {
	    for (int i2 = 3; i2 <= 258; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          merged_2_reconstruct_lp120_buf123_to_gp_29465_ld634_merged1898(merged_2_reconstruct_lp120_buf123_to_gp_29465 /* buf name */, merged_2_reconstruct_lp120_buf123_FIFO_buf633, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          us_merged_2_reconstruct_lp120_buf123135_merged1760(merged_2_reconstruct_lp120_buf123_FIFO_buf633 /* buf name */, merged_2_reconstruct_lp120_buf123_us133, 0, ((-7 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          merged_2_reconstruct_lp120_buf123_us133_ld470_merged1858(merged_2_reconstruct_lp120_buf123_us133 /* buf name */, merged_2_reconstruct_lp120_buf123_us133_to_gp_13469, 0, ((-7 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void in1_to_gp_3409_ld578_merged1868(HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */in1_to_gp_3409, in1_FIFO_buf577_cache& in1_FIFO_buf577, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in1_to_gp_3409
	auto in1_to_gp_3409__lp_8_m_in1_to_gp_3409_ld578__p__7_rp__c____in1_to_gp_3409_ld579_value = in1_to_gp_3409.read();
	auto compute_result = in1_to_gp_3409_ld578_cu1867(in1_to_gp_3409__lp_8_m_in1_to_gp_3409_ld578__p__7_rp__c____in1_to_gp_3409_ld579_value);
	// Produce: in1_FIFO_buf577
	in1_FIFO_buf577_in1_to_gp_3409_ld578_merged1868_write_bundle_write(/* arg names */compute_result, in1_FIFO_buf577, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_158_merged1738(in1_FIFO_buf577_cache& in1_FIFO_buf577, gp_in1_1_buf56_cache& gp_in1_1_buf56, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in1_FIFO_buf577
	auto in1_FIFO_buf577_2_m__lp__lp_4_m_gp_in1_158__p__3_rp___p___m_3_rp___p___m_1_p_7_c_________2_m__lp_gp_in1_157__p___m_3_rp___p__1_p_7_value = in1_FIFO_buf577_gp_in1_158_merged1738_read_bundle_read(in1_FIFO_buf577/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in1_158_cu1736(in1_FIFO_buf577_2_m__lp__lp_4_m_gp_in1_158__p__3_rp___p___m_3_rp___p___m_1_p_7_c_________2_m__lp_gp_in1_157__p___m_3_rp___p__1_p_7_value);
	// Produce: gp_in1_1_buf56
	gp_in1_1_buf56_gp_in1_158_merged1738_write_bundle_write(/* arg names */compute_result, gp_in1_1_buf56, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_1_buf56_ld366_merged1814(gp_in1_1_buf56_cache& gp_in1_1_buf56, HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */gp_in1_1_buf56_to_gp_4365, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56
	auto gp_in1_1_buf56__lp_4_m_gp_in1_1_buf56_ld366__p__3_rp__c____gp_in1_1_buf56_ld367_value = gp_in1_1_buf56_gp_in1_1_buf56_ld366_merged1814_read_bundle_read(gp_in1_1_buf56/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in1_1_buf56_ld366_cu1813(gp_in1_1_buf56__lp_4_m_gp_in1_1_buf56_ld366__p__3_rp__c____gp_in1_1_buf56_ld367_value);
	// Produce: gp_in1_1_buf56_to_gp_4365
	gp_in1_1_buf56_to_gp_4365.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_1_buf56_ld362_merged1816(gp_in1_1_buf56_cache& gp_in1_1_buf56, HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */gp_in1_1_buf56_to_gp_25361, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56
	auto gp_in1_1_buf56__lp__lp_4_m_gp_in1_1_buf56_ld362__p__3_rp___p__3_rp__c_______lp_gp_in1_1_buf56_ld363__p__3_rp__value = gp_in1_1_buf56_gp_in1_1_buf56_ld362_merged1816_read_bundle_read(gp_in1_1_buf56/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in1_1_buf56_ld362_cu1815(gp_in1_1_buf56__lp__lp_4_m_gp_in1_1_buf56_ld362__p__3_rp___p__3_rp__c_______lp_gp_in1_1_buf56_ld363__p__3_rp__value);
	// Produce: gp_in1_1_buf56_to_gp_25361
	gp_in1_1_buf56_to_gp_25361.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_1_buf56_ld358_merged1808(gp_in1_1_buf56_cache& gp_in1_1_buf56, HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */gp_in1_1_buf56_to_gp_10357, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56
	auto gp_in1_1_buf56__lp__lp_4_m_gp_in1_1_buf56_ld358__p__3_rp___p__3_rp__c_______lp_gp_in1_1_buf56_ld359__p__3_rp__value = gp_in1_1_buf56_gp_in1_1_buf56_ld358_merged1808_read_bundle_read(gp_in1_1_buf56/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in1_1_buf56_ld358_cu1807(gp_in1_1_buf56__lp__lp_4_m_gp_in1_1_buf56_ld358__p__3_rp___p__3_rp__c_______lp_gp_in1_1_buf56_ld359__p__3_rp__value);
	// Produce: gp_in1_1_buf56_to_gp_10357
	gp_in1_1_buf56_to_gp_10357.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in1_157_gp_in1_1_buf56_ld359_gp_in1_1_buf56_ld363_gp_in1_1_buf56_ld367_in1_to_gp_3409_ld579_(HWStream<hw_uint<256> >& /* get_args num ports = 8 */in1_to_gp_3409, HWStream<hw_uint<128> >& /* get_args num ports = 4 */gp_in1_1_buf56_to_gp_10357, HWStream<hw_uint<128> >& /* get_args num ports = 4 */gp_in1_1_buf56_to_gp_25361, HWStream<hw_uint<128> >& /* get_args num ports = 4 */gp_in1_1_buf56_to_gp_4365) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in1_157_gp_in1_1_buf56_ld359_gp_in1_1_buf56_ld363_gp_in1_1_buf56_ld367_in1_to_gp_3409_ld579__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in1_1_buf56_cache gp_in1_1_buf56;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  in1_FIFO_buf577_cache in1_FIFO_buf577;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { gp_in1_1_buf56_ld366_merged1814[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 12] : 0 <= d1 <= 1026 and 0 <= d2 <= 261; gp_in1_1_buf56_ld358_merged1808[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 11] : 0 <= d1 <= 1023 and 0 <= d2 <= 255; gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261; gp_in1_1_buf56_ld362_merged1816[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 13] : 0 <= d1 <= 1023 and 0 <= d2 <= 255; in1_to_gp_3409_ld578_merged1868[d0 = 0, d1, d2] -> [0, d1, d2, 7] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
//   { gp_in1_1_buf56_ld366_merged1814[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 12] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
// Condition for gp_in1_1_buf56_ld366_merged1814(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-12 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-2 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((262 + -1*i2)) >= 0)))
//   { gp_in1_1_buf56_ld358_merged1808[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 11] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
// Condition for gp_in1_1_buf56_ld358_merged1808(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-11 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((257 + -1*i2)) >= 0)))
//   { gp_in1_158_merged1738[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 10] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
// Condition for gp_in1_158_merged1738(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-10 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-2 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((262 + -1*i2)) >= 0)))
//   { gp_in1_1_buf56_ld362_merged1816[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 13] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
// Condition for gp_in1_1_buf56_ld362_merged1816(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-13 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((257 + -1*i2)) >= 0)))
//   { in1_to_gp_3409_ld578_merged1868[d0 = 0, d1, d2] -> [0, d1, d2, 7] : 0 <= d1 <= 2054 and 0 <= d2 <= 262 }
// Condition for in1_to_gp_3409_ld578_merged1868(((((-7 + 1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((262 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 7] : 0 <= i1 <= 2054 and 0 <= i2 <= 262; [0, i1, i2, 13] : (i1) mod 2 = 0 and 8 <= i1 <= 2054 and 2 <= i2 <= 257; [0, i1, i2, 12] : (i1) mod 2 = 0 and 2 <= i1 <= 2054 and 0 < i2 <= 262; [0, i1, i2, 11] : (i1) mod 2 = 0 and 8 <= i1 <= 2054 and 2 <= i2 <= 257; [0, i1, i2, 10] : (i1) mod 2 = 0 and 2 <= i1 <= 2054 and 0 < i2 <= 262 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 0; i1 <= 2054; i1++) {
	    for (int i2 = 0; i2 <= 262; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          in1_to_gp_3409_ld578_merged1868(in1_to_gp_3409 /* buf name */, in1_FIFO_buf577, 0, ((1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 2 and i2 > 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 2 and i2 > 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -2 + i1 >= 0 }
	          // { [i0, i1, i2] : -1 + i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-2 + 1*i1)) >= 0) && (((-1 + 1*i2)) >= 0)))) {
	          gp_in1_158_merged1738(in1_FIFO_buf577 /* buf name */, gp_in1_1_buf56, 0, ((-1 + (1*(((1*i1)) >> 1)))), ((-1 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 8 and 2 <= i2 <= 257 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 8 and 2 <= i2 <= 257 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -8 + i1 >= 0 }
	          // { [i0, i1, i2] : -2 + i2 >= 0 }
	          // { [i0, i1, i2] : 257 - i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-8 + 1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((257 + -1*i2)) >= 0)))) {
	          gp_in1_1_buf56_ld358_merged1808(gp_in1_1_buf56 /* buf name */, gp_in1_1_buf56_to_gp_10357, 0, ((-4 + (1*(((1*i1)) >> 1)))), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 2 and i2 > 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 2 and i2 > 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -2 + i1 >= 0 }
	          // { [i0, i1, i2] : -1 + i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-2 + 1*i1)) >= 0) && (((-1 + 1*i2)) >= 0)))) {
	          gp_in1_1_buf56_ld366_merged1814(gp_in1_1_buf56 /* buf name */, gp_in1_1_buf56_to_gp_4365, 0, ((-1 + (1*(((1*i1)) >> 1)))), ((-1 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 8 and 2 <= i2 <= 257 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 8 and 2 <= i2 <= 257 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -8 + i1 >= 0 }
	          // { [i0, i1, i2] : -2 + i2 >= 0 }
	          // { [i0, i1, i2] : 257 - i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-8 + 1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((257 + -1*i2)) >= 0)))) {
	          gp_in1_1_buf56_ld362_merged1816(gp_in1_1_buf56 /* buf name */, gp_in1_1_buf56_to_gp_25361, 0, ((-4 + (1*(((1*i1)) >> 1)))), ((-2 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void load_to_merged_3_FIFO_buf641644_sm760_01646(HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */merged_3_to_gp_30473, merged_3_FIFO_buf641_cache& merged_3_FIFO_buf641, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_3_to_gp_30473
	auto merged_3_to_gp_30473__lp_1_m_merged_3_to_gp_30473_ld642__p__0_rp__c____merged_3_to_gp_30473_ld643_value = merged_3_to_gp_30473.read();
	// Produce: merged_3_FIFO_buf641
	merged_3_FIFO_buf641_load_to_merged_3_FIFO_buf641644_sm760_01646_write_bundle_write(/* arg names */merged_3_to_gp_30473__lp_1_m_merged_3_to_gp_30473_ld642__p__0_rp__c____merged_3_to_gp_30473_ld643_value, merged_3_FIFO_buf641, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void us_merged_3126_merged1784(merged_3_FIFO_buf641_cache& merged_3_FIFO_buf641, merged_3_us124_cache& merged_3_us124, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_3_FIFO_buf641
	auto merged_3_FIFO_buf641_floor_lp__lp_2_m_us_merged_3126__p__1_rp___div__2_rp__p_0_c_____floor_lp_us_merged_3125__div__2_rp__p_0_value = merged_3_FIFO_buf641_us_merged_3126_merged1784_read_bundle_read(merged_3_FIFO_buf641/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = us_merged_3126_cu1783(merged_3_FIFO_buf641_floor_lp__lp_2_m_us_merged_3126__p__1_rp___div__2_rp__p_0_c_____floor_lp_us_merged_3125__div__2_rp__p_0_value);
	// Produce: merged_3_us124
	merged_3_us124_us_merged_3126_merged1784_write_bundle_write(/* arg names */compute_result, merged_3_us124, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void merged_3_us124_ld478_merged1910(merged_3_us124_cache& merged_3_us124, HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */merged_3_us124_to_gp_14477, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: merged_3_us124
	auto merged_3_us124__lp_2_m_merged_3_us124_ld478__p__1_rp__c____merged_3_us124_ld479_value = merged_3_us124_merged_3_us124_ld478_merged1910_read_bundle_read(merged_3_us124/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = merged_3_us124_ld478_cu1909(merged_3_us124__lp_2_m_merged_3_us124_ld478__p__1_rp__c____merged_3_us124_ld479_value);
	// Produce: merged_3_us124_to_gp_14477
	merged_3_us124_to_gp_14477.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_merged_3_to_gp_30473_ld643_merged_3_us124_ld479_us_merged_3125_(HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */merged_3_to_gp_30473, HWStream<hw_uint<64> >& /* get_args num ports = 2 */merged_3_us124_to_gp_14477) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_merged_3_to_gp_30473_ld643_merged_3_us124_ld479_us_merged_3125__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  merged_3_FIFO_buf641_cache merged_3_FIFO_buf641;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  merged_3_us124_cache merged_3_us124;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { us_merged_3126_merged1784[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 79] : 0 <= d1 <= 511 and 0 <= d2 <= 255; load_to_merged_3_FIFO_buf641644_sm760_01646[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 74] : 0 <= d1 <= 255 and 0 <= d2 <= 255; merged_3_us124_ld478_merged1910[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 85] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
//   { us_merged_3126_merged1784[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 79] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
// Condition for us_merged_3126_merged1784(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-79 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { load_to_merged_3_FIFO_buf641644_sm760_01646[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 74] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
// Condition for load_to_merged_3_FIFO_buf641644_sm760_01646(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-74 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { merged_3_us124_ld478_merged1910[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 85] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
// Condition for merged_3_us124_ld478_merged1910(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-85 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 85] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 3 <= i2 <= 258; [0, i1, i2, 79] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 3 <= i2 <= 258; [0, i1, i2, 74] : (2 + i1) mod 8 = 0 and 14 <= i1 <= 2054 and 3 <= i2 <= 258 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 14; i1 <= 2058; i1++) {
	    for (int i2 = 3; i2 <= 258; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	        if ((((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0)))) {
	          load_to_merged_3_FIFO_buf641644_sm760_01646(merged_3_to_gp_30473 /* buf name */, merged_3_FIFO_buf641, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          us_merged_3126_merged1784(merged_3_FIFO_buf641 /* buf name */, merged_3_us124, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          merged_3_us124_ld478_merged1910(merged_3_us124 /* buf name */, merged_3_us124_to_gp_14477, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void gp_in1_1_buf56_to_gp_4365_ld534_merged1890(HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */gp_in1_1_buf56_to_gp_4365, gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56_to_gp_4365
	auto gp_in1_1_buf56_to_gp_4365__lp_4_m_gp_in1_1_buf56_to_gp_4365_ld534__p__3_rp__c____gp_in1_1_buf56_to_gp_4365_ld535_value = gp_in1_1_buf56_to_gp_4365.read();
	auto compute_result = gp_in1_1_buf56_to_gp_4365_ld534_cu1889(gp_in1_1_buf56_to_gp_4365__lp_4_m_gp_in1_1_buf56_to_gp_4365_ld534__p__3_rp__c____gp_in1_1_buf56_to_gp_4365_ld535_value);
	// Produce: gp_in1_1_buf56_FIFO_buf533
	gp_in1_1_buf56_FIFO_buf533_gp_in1_1_buf56_to_gp_4365_ld534_merged1890_write_bundle_write(/* arg names */compute_result, gp_in1_1_buf56_FIFO_buf533, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_266_merged1763(gp_in1_1_buf56_FIFO_buf533_cache& gp_in1_1_buf56_FIFO_buf533, gp_in1_2_buf64_cache& gp_in1_2_buf64, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56_FIFO_buf533
	auto gp_in1_1_buf56_FIFO_buf533_2_m__lp__lp_2_m_gp_in1_266__p__1_rp___p___m_1_rp___p___m_1_p_3_c_________2_m__lp_gp_in1_265__p___m_1_rp___p__1_p_3_value = gp_in1_1_buf56_FIFO_buf533_gp_in1_266_merged1763_read_bundle_read(gp_in1_1_buf56_FIFO_buf533/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in1_266_cu1761(gp_in1_1_buf56_FIFO_buf533_2_m__lp__lp_2_m_gp_in1_266__p__1_rp___p___m_1_rp___p___m_1_p_3_c_________2_m__lp_gp_in1_265__p___m_1_rp___p__1_p_3_value);
	// Produce: gp_in1_2_buf64
	gp_in1_2_buf64_gp_in1_266_merged1763_write_bundle_write(/* arg names */compute_result, gp_in1_2_buf64, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_2_buf64_ld382_merged1876(gp_in1_2_buf64_cache& gp_in1_2_buf64, HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */gp_in1_2_buf64_to_gp_5381, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64
	auto gp_in1_2_buf64__lp_2_m_gp_in1_2_buf64_ld382__p__1_rp__c____gp_in1_2_buf64_ld383_value = gp_in1_2_buf64_gp_in1_2_buf64_ld382_merged1876_read_bundle_read(gp_in1_2_buf64/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in1_2_buf64_ld382_cu1875(gp_in1_2_buf64__lp_2_m_gp_in1_2_buf64_ld382__p__1_rp__c____gp_in1_2_buf64_ld383_value);
	// Produce: gp_in1_2_buf64_to_gp_5381
	gp_in1_2_buf64_to_gp_5381.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_2_buf64_ld378_merged1878(gp_in1_2_buf64_cache& gp_in1_2_buf64, HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */gp_in1_2_buf64_to_gp_26377, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64
	auto gp_in1_2_buf64__lp__lp_2_m_gp_in1_2_buf64_ld378__p__1_rp___p__1_rp__c_______lp_gp_in1_2_buf64_ld379__p__1_rp__value = gp_in1_2_buf64_gp_in1_2_buf64_ld378_merged1878_read_bundle_read(gp_in1_2_buf64/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in1_2_buf64_ld378_cu1877(gp_in1_2_buf64__lp__lp_2_m_gp_in1_2_buf64_ld378__p__1_rp___p__1_rp__c_______lp_gp_in1_2_buf64_ld379__p__1_rp__value);
	// Produce: gp_in1_2_buf64_to_gp_26377
	gp_in1_2_buf64_to_gp_26377.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_2_buf64_ld374_merged1822(gp_in1_2_buf64_cache& gp_in1_2_buf64, HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */gp_in1_2_buf64_to_gp_11373, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64
	auto gp_in1_2_buf64__lp__lp_2_m_gp_in1_2_buf64_ld374__p__1_rp___p__1_rp__c_______lp_gp_in1_2_buf64_ld375__p__1_rp__value = gp_in1_2_buf64_gp_in1_2_buf64_ld374_merged1822_read_bundle_read(gp_in1_2_buf64/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in1_2_buf64_ld374_cu1821(gp_in1_2_buf64__lp__lp_2_m_gp_in1_2_buf64_ld374__p__1_rp___p__1_rp__c_______lp_gp_in1_2_buf64_ld375__p__1_rp__value);
	// Produce: gp_in1_2_buf64_to_gp_11373
	gp_in1_2_buf64_to_gp_11373.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in1_1_buf56_to_gp_4365_ld535_gp_in1_265_gp_in1_2_buf64_ld375_gp_in1_2_buf64_ld379_gp_in1_2_buf64_ld383_(HWStream<hw_uint<128> >& /* get_args num ports = 4 */gp_in1_1_buf56_to_gp_4365, HWStream<hw_uint<64> >& /* get_args num ports = 2 */gp_in1_2_buf64_to_gp_11373, HWStream<hw_uint<64> >& /* get_args num ports = 2 */gp_in1_2_buf64_to_gp_26377, HWStream<hw_uint<64> >& /* get_args num ports = 2 */gp_in1_2_buf64_to_gp_5381) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in1_1_buf56_to_gp_4365_ld535_gp_in1_265_gp_in1_2_buf64_ld375_gp_in1_2_buf64_ld379_gp_in1_2_buf64_ld383__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in1_1_buf56_FIFO_buf533_cache gp_in1_1_buf56_FIFO_buf533;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in1_2_buf64_cache gp_in1_2_buf64;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { gp_in1_1_buf56_to_gp_4365_ld534_merged1890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 20] : 0 <= d1 <= 1026 and 0 <= d2 <= 261; gp_in1_2_buf64_ld374_merged1822[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 31] : 0 <= d1 <= 511 and 0 <= d2 <= 255; gp_in1_2_buf64_ld378_merged1878[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 30] : 0 <= d1 <= 511 and 0 <= d2 <= 255; gp_in1_266_merged1763[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 24] : 0 <= d1 <= 512 and 0 <= d2 <= 259; gp_in1_2_buf64_ld382_merged1876[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 26] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
//   { gp_in1_1_buf56_to_gp_4365_ld534_merged1890[d0 = 0, d1, d2] -> [0, 2 + 2d1, 1 + d2, 20] : 0 <= d1 <= 1026 and 0 <= d2 <= 261 }
// Condition for gp_in1_1_buf56_to_gp_4365_ld534_merged1890(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-20 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-2 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((262 + -1*i2)) >= 0)))
//   { gp_in1_2_buf64_ld374_merged1822[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 31] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
// Condition for gp_in1_2_buf64_ld374_merged1822(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-31 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { gp_in1_2_buf64_ld378_merged1878[d0 = 0, d1, d2] -> [0, 10 + 4d1, 3 + d2, 30] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
// Condition for gp_in1_2_buf64_ld378_merged1878(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-30 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { gp_in1_266_merged1763[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 24] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
// Condition for gp_in1_266_merged1763(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-24 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-6 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((261 + -1*i2)) >= 0)))
//   { gp_in1_2_buf64_ld382_merged1876[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 26] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
// Condition for gp_in1_2_buf64_ld382_merged1876(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-26 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-6 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((261 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : (2 + i1) mod 4 = 0 and 10 <= i1 <= 2054 and 3 <= i2 <= 258 and 30 <= i3 <= 31; [0, i1, i2, 26] : (2 + i1) mod 4 = 0 and 6 <= i1 <= 2054 and 2 <= i2 <= 261; [0, i1, i2, 24] : (2 + i1) mod 4 = 0 and 6 <= i1 <= 2054 and 2 <= i2 <= 261; [0, i1, i2, 20] : (i1) mod 2 = 0 and 2 <= i1 <= 2054 and 0 < i2 <= 262 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 2; i1 <= 2054; i1++) {
	    for (int i2 = 1; i2 <= 262; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0)))) {
	          gp_in1_1_buf56_to_gp_4365_ld534_merged1890(gp_in1_1_buf56_to_gp_4365 /* buf name */, gp_in1_1_buf56_FIFO_buf533, 0, ((-1 + (1*(((1*i1)) >> 1)))), ((-1 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 6 and 2 <= i2 <= 261 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 6 and 2 <= i2 <= 261 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -6 + i1 >= 0 }
	          // { [i0, i1, i2] : -2 + i2 >= 0 }
	          // { [i0, i1, i2] : 261 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-6 + 1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((261 + -1*i2)) >= 0)))) {
	          gp_in1_266_merged1763(gp_in1_1_buf56_FIFO_buf533 /* buf name */, gp_in1_2_buf64, 0, ((-2 + (1*(((2 + 1*i1)) >> 2)))), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 6 and 2 <= i2 <= 261 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 6 and 2 <= i2 <= 261 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -6 + i1 >= 0 }
	          // { [i0, i1, i2] : -2 + i2 >= 0 }
	          // { [i0, i1, i2] : 261 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-6 + 1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((261 + -1*i2)) >= 0)))) {
	          gp_in1_2_buf64_ld382_merged1876(gp_in1_2_buf64 /* buf name */, gp_in1_2_buf64_to_gp_5381, 0, ((-2 + (1*(((2 + 1*i1)) >> 2)))), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 10 and 3 <= i2 <= 258 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 10 and 3 <= i2 <= 258 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -10 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 258 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-10 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))) {
	          gp_in1_2_buf64_ld378_merged1878(gp_in1_2_buf64 /* buf name */, gp_in1_2_buf64_to_gp_26377, 0, ((-3 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 10 and 3 <= i2 <= 258 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 and i1 >= 10 and 3 <= i2 <= 258 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	          // { [i0, i1, i2] : -10 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 258 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-10 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))) {
	          gp_in1_2_buf64_ld374_merged1822(gp_in1_2_buf64 /* buf name */, gp_in1_2_buf64_to_gp_11373, 0, ((-3 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void gp_in1_2_buf64_to_gp_5381_ld550_merged1892(HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */gp_in1_2_buf64_to_gp_5381, gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64_to_gp_5381
	auto gp_in1_2_buf64_to_gp_5381__lp_2_m_gp_in1_2_buf64_to_gp_5381_ld550__p__1_rp__c____gp_in1_2_buf64_to_gp_5381_ld551_value = gp_in1_2_buf64_to_gp_5381.read();
	auto compute_result = gp_in1_2_buf64_to_gp_5381_ld550_cu1891(gp_in1_2_buf64_to_gp_5381__lp_2_m_gp_in1_2_buf64_to_gp_5381_ld550__p__1_rp__c____gp_in1_2_buf64_to_gp_5381_ld551_value);
	// Produce: gp_in1_2_buf64_FIFO_buf549
	gp_in1_2_buf64_FIFO_buf549_gp_in1_2_buf64_to_gp_5381_ld550_merged1892_write_bundle_write(/* arg names */compute_result, gp_in1_2_buf64_FIFO_buf549, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in1_374_merged300_sm658_01354(gp_in1_2_buf64_FIFO_buf549_cache& gp_in1_2_buf64_FIFO_buf549, gp_in1_3_buf72_cache& gp_in1_3_buf72, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_2_buf64_FIFO_buf549
	auto gp_in1_2_buf64_FIFO_buf549_2_m__lp_1_m_gp_in1_374__p__0_rp___p___m_1_p_1_c_______2_m_gp_in1_373__p__1_p_1_value = gp_in1_2_buf64_FIFO_buf549_gp_in1_374_merged300_sm658_01354_read_bundle_read(gp_in1_2_buf64_FIFO_buf549/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = gp_in1_374_cu298(gp_in1_2_buf64_FIFO_buf549_2_m__lp_1_m_gp_in1_374__p__0_rp___p___m_1_p_1_c_______2_m_gp_in1_373__p__1_p_1_value);
	// Produce: gp_in1_3_buf72
	gp_in1_3_buf72_gp_in1_374_merged300_sm658_01354_write_bundle_write(/* arg names */compute_result, gp_in1_3_buf72, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in1_3_buf72_to_gp_27393396_sm678_01360(gp_in1_3_buf72_cache& gp_in1_3_buf72, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in1_3_buf72_to_gp_27393, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_3_buf72
	auto gp_in1_3_buf72__lp_1_m_gp_in1_3_buf72_ld394__p__0_rp__c____gp_in1_3_buf72_ld395_value = gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_27393396_sm678_01360_read_bundle_read(gp_in1_3_buf72/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: gp_in1_3_buf72_to_gp_27393
	gp_in1_3_buf72_to_gp_27393.write(gp_in1_3_buf72__lp_1_m_gp_in1_3_buf72_ld394__p__0_rp__c____gp_in1_3_buf72_ld395_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void load_to_gp_in1_3_buf72_to_gp_15389392_sm727_01096(gp_in1_3_buf72_cache& gp_in1_3_buf72, HWStream<hw_uint<32> >& /* buffer_args num ports = 1 */gp_in1_3_buf72_to_gp_15389, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_3_buf72
	auto gp_in1_3_buf72__lp_1_m_gp_in1_3_buf72_ld390__p__0_rp__c____gp_in1_3_buf72_ld391_value = gp_in1_3_buf72_load_to_gp_in1_3_buf72_to_gp_15389392_sm727_01096_read_bundle_read(gp_in1_3_buf72/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Produce: gp_in1_3_buf72_to_gp_15389
	gp_in1_3_buf72_to_gp_15389.write(gp_in1_3_buf72__lp_1_m_gp_in1_3_buf72_ld390__p__0_rp__c____gp_in1_3_buf72_ld391_value);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in1_2_buf64_to_gp_5381_ld551_gp_in1_373_gp_in1_3_buf72_ld391_gp_in1_3_buf72_ld395_(HWStream<hw_uint<64> >& /* get_args num ports = 2 */gp_in1_2_buf64_to_gp_5381, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in1_3_buf72_to_gp_15389, HWStream<hw_uint<32> >& /* no bundle get_args num ports = 1 */gp_in1_3_buf72_to_gp_27393) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in1_2_buf64_to_gp_5381_ld551_gp_in1_373_gp_in1_3_buf72_ld391_gp_in1_3_buf72_ld395__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in1_2_buf64_FIFO_buf549_cache gp_in1_2_buf64_FIFO_buf549;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in1_3_buf72_cache gp_in1_3_buf72;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { load_to_gp_in1_3_buf72_to_gp_27393396_sm678_01360[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 52] : 0 <= d1 <= 255 and 0 <= d2 <= 255; gp_in1_374_merged300_sm658_01354[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 47] : 0 <= d1 <= 255 and 0 <= d2 <= 255; load_to_gp_in1_3_buf72_to_gp_15389392_sm727_01096[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 60] : 0 <= d1 <= 255 and 0 <= d2 <= 255; gp_in1_2_buf64_to_gp_5381_ld550_merged1892[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
//   { load_to_gp_in1_3_buf72_to_gp_27393396_sm678_01360[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 52] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
// Condition for load_to_gp_in1_3_buf72_to_gp_27393396_sm678_01360(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-52 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { gp_in1_374_merged300_sm658_01354[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 47] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
// Condition for gp_in1_374_merged300_sm658_01354(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-47 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { load_to_gp_in1_3_buf72_to_gp_15389392_sm727_01096[d0 = 0, d1, d2] -> [0, 14 + 8d1, 3 + d2, 60] : 0 <= d1 <= 255 and 0 <= d2 <= 255 }
// Condition for load_to_gp_in1_3_buf72_to_gp_15389392_sm727_01096(((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-60 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { gp_in1_2_buf64_to_gp_5381_ld550_merged1892[d0 = 0, d1, d2] -> [0, 6 + 4d1, 2 + d2, 35] : 0 <= d1 <= 512 and 0 <= d2 <= 259 }
// Condition for gp_in1_2_buf64_to_gp_5381_ld550_merged1892(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-35 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-6 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((261 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 60] : (2 + i1) mod 8 = 0 and 14 <= i1 <= 2054 and 3 <= i2 <= 258; [0, i1, i2, 52] : (2 + i1) mod 8 = 0 and 14 <= i1 <= 2054 and 3 <= i2 <= 258; [0, i1, i2, 47] : (2 + i1) mod 8 = 0 and 14 <= i1 <= 2054 and 3 <= i2 <= 258; [0, i1, i2, 35] : (2 + i1) mod 4 = 0 and 6 <= i1 <= 2054 and 2 <= i2 <= 261 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 6; i1 <= 2054; i1++) {
	    for (int i2 = 2; i2 <= 261; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          gp_in1_2_buf64_to_gp_5381_ld550_merged1892(gp_in1_2_buf64_to_gp_5381 /* buf name */, gp_in1_2_buf64_FIFO_buf549, 0, ((-2 + (1*(((2 + 1*i1)) >> 2)))), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and i1 >= 14 and 3 <= i2 <= 258 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and i1 >= 14 and 3 <= i2 <= 258 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 258 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-14 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))) {
	          gp_in1_374_merged300_sm658_01354(gp_in1_2_buf64_FIFO_buf549 /* buf name */, gp_in1_3_buf72, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and i1 >= 14 and 3 <= i2 <= 258 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and i1 >= 14 and 3 <= i2 <= 258 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 258 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-14 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))) {
	          load_to_gp_in1_3_buf72_to_gp_27393396_sm678_01360(gp_in1_3_buf72 /* buf name */, gp_in1_3_buf72_to_gp_27393, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and i1 >= 14 and 3 <= i2 <= 258 }
	        // { [i0, i1, i2] : (2 + i1) mod 8 = 0 and i1 >= 14 and 3 <= i2 <= 258 }
	          // { [i0, i1, i2] : -2 - i1 + 8*floor((2 + i1)/8) = 0 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	          // { [i0, i1, i2] : 258 - i2 >= 0 }
	        if ((((((-2 + -1*i1 + (8*(((2 + 1*i1)) >> 3)))) == 0) && (((-14 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))) {
	          load_to_gp_in1_3_buf72_to_gp_15389392_sm727_01096(gp_in1_3_buf72 /* buf name */, gp_in1_3_buf72_to_gp_15389, 0, ((-2 + (1*(((2 + 1*i1)) >> 3)))), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864(HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */gp_in0_1_buf8_us48_to_gp_6325, gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8_us48_to_gp_6325
	auto gp_in0_1_buf8_us48_to_gp_6325__lp_8_m_gp_in0_1_buf8_us48_to_gp_6325_ld494__p__7_rp__c____gp_in0_1_buf8_us48_to_gp_6325_ld495_value = gp_in0_1_buf8_us48_to_gp_6325.read();
	auto compute_result = gp_in0_1_buf8_us48_to_gp_6325_ld494_cu1863(gp_in0_1_buf8_us48_to_gp_6325__lp_8_m_gp_in0_1_buf8_us48_to_gp_6325_ld494__p__7_rp__c____gp_in0_1_buf8_us48_to_gp_6325_ld495_value);
	// Produce: gp_in0_1_buf8_us48_FIFO_buf493
	gp_in0_1_buf8_us48_FIFO_buf493_gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864_write_bundle_write(/* arg names */compute_result, gp_in0_1_buf8_us48_FIFO_buf493, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in0_to_gp_6405_ld574_merged1926(HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */in0_to_gp_6405, in0_FIFO_buf573_cache& in0_FIFO_buf573, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in0_to_gp_6405
	auto in0_to_gp_6405__lp__lp_8_m_in0_to_gp_6405_ld574__p__7_rp___p__7_rp__c_______lp_in0_to_gp_6405_ld575__p__7_rp__value = in0_to_gp_6405.read();
	auto compute_result = in0_to_gp_6405_ld574_cu1925(in0_to_gp_6405__lp__lp_8_m_in0_to_gp_6405_ld574__p__7_rp___p__7_rp__c_______lp_in0_to_gp_6405_ld575__p__7_rp__value);
	// Produce: in0_FIFO_buf573
	in0_FIFO_buf573_in0_to_gp_6405_ld574_merged1926_write_bundle_write(/* arg names */compute_result, in0_FIFO_buf573, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void lp_in0_054_merged1772(gp_in0_1_buf8_us48_FIFO_buf493_cache& gp_in0_1_buf8_us48_FIFO_buf493, in0_FIFO_buf573_cache& in0_FIFO_buf573, lp_in0_0_buf52_cache& lp_in0_0_buf52, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8_us48_FIFO_buf493
	auto gp_in0_1_buf8_us48_FIFO_buf493__lp_8_m_lp_in0_054__p__7_rp__p_0_c_____lp_in0_053_p_0_value = gp_in0_1_buf8_us48_FIFO_buf493_lp_in0_054_merged1772_read_bundle_read(gp_in0_1_buf8_us48_FIFO_buf493/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: in0_FIFO_buf573
	auto in0_FIFO_buf573__lp_8_m_lp_in0_054__p__7_rp__p_7_c_____lp_in0_053_p_7_value = in0_FIFO_buf573_lp_in0_054_merged1772_read_bundle_read(in0_FIFO_buf573/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = lp_in0_054_cu1770(gp_in0_1_buf8_us48_FIFO_buf493__lp_8_m_lp_in0_054__p__7_rp__p_0_c_____lp_in0_053_p_0_value, in0_FIFO_buf573__lp_8_m_lp_in0_054__p__7_rp__p_7_c_____lp_in0_053_p_7_value);
	// Produce: lp_in0_0_buf52
	lp_in0_0_buf52_lp_in0_054_merged1772_write_bundle_write(/* arg names */compute_result, lp_in0_0_buf52, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void lp_in0_0_buf52_ld418_merged1882(lp_in0_0_buf52_cache& lp_in0_0_buf52, HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */lp_in0_0_buf52_to_gp_18417, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in0_0_buf52
	auto lp_in0_0_buf52__lp_8_m_lp_in0_0_buf52_ld418__p__7_rp__c____lp_in0_0_buf52_ld419_value = lp_in0_0_buf52_lp_in0_0_buf52_ld418_merged1882_read_bundle_read(lp_in0_0_buf52/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = lp_in0_0_buf52_ld418_cu1881(lp_in0_0_buf52__lp_8_m_lp_in0_0_buf52_ld418__p__7_rp__c____lp_in0_0_buf52_ld419_value);
	// Produce: lp_in0_0_buf52_to_gp_18417
	lp_in0_0_buf52_to_gp_18417.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in0_1_buf8_us48_to_gp_6325_ld495_in0_to_gp_6405_ld575_lp_in0_053_lp_in0_0_buf52_ld419_(HWStream<hw_uint<256> >& /* get_args num ports = 8 */gp_in0_1_buf8_us48_to_gp_6325, HWStream<hw_uint<256> >& /* get_args num ports = 8 */in0_to_gp_6405, HWStream<hw_uint<256> >& /* get_args num ports = 8 */lp_in0_0_buf52_to_gp_18417) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in0_1_buf8_us48_to_gp_6325_ld495_in0_to_gp_6405_ld575_lp_in0_053_lp_in0_0_buf52_ld419__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in0_1_buf8_us48_FIFO_buf493_cache gp_in0_1_buf8_us48_FIFO_buf493;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  in0_FIFO_buf573_cache in0_FIFO_buf573;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  lp_in0_0_buf52_cache lp_in0_0_buf52;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { lp_in0_0_buf52_ld418_merged1882[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 66] : 0 <= d1 <= 2047 and 0 <= d2 <= 255; in0_to_gp_6405_ld574_merged1926[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 9] : 0 <= d1 <= 2047 and 0 <= d2 <= 255; gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 53] : 0 <= d1 <= 2047 and 0 <= d2 <= 255; lp_in0_054_merged1772[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 58] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
//   { lp_in0_0_buf52_ld418_merged1882[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 66] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
// Condition for lp_in0_0_buf52_ld418_merged1882(((((-66 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((257 + -1*i2)) >= 0)))
//   { in0_to_gp_6405_ld574_merged1926[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 9] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
// Condition for in0_to_gp_6405_ld574_merged1926(((((-9 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((256 + -1*i2)) >= 0)))
//   { gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 53] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
// Condition for gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864(((((-53 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((257 + -1*i2)) >= 0)))
//   { lp_in0_054_merged1772[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 58] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
// Condition for lp_in0_054_merged1772(((((-58 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((257 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 66] : 8 <= i1 <= 2055 and 2 <= i2 <= 257; [0, i1, i2, 58] : 8 <= i1 <= 2055 and 2 <= i2 <= 257; [0, i1, i2, 53] : 8 <= i1 <= 2055 and 2 <= i2 <= 257; [0, i1, i2, 9] : 8 <= i1 <= 2055 and 0 < i2 <= 256 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 8; i1 <= 2055; i1++) {
	    for (int i2 = 1; i2 <= 257; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : i2 <= 256 }
	        // { [i0, i1, i2] : i2 <= 256 }
	          // { [i0, i1, i2] : 256 - i2 >= 0 }
	        if ((((((256 + -1*i2)) >= 0)))) {
	          in0_to_gp_6405_ld574_merged1926(in0_to_gp_6405 /* buf name */, in0_FIFO_buf573, 0, ((-8 + 1*i1)), ((-1 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i2 >= 2 }
	        // { [i0, i1, i2] : i2 >= 2 }
	          // { [i0, i1, i2] : -2 + i2 >= 0 }
	        if ((((((-2 + 1*i2)) >= 0)))) {
	          gp_in0_1_buf8_us48_to_gp_6325_ld494_merged1864(gp_in0_1_buf8_us48_to_gp_6325 /* buf name */, gp_in0_1_buf8_us48_FIFO_buf493, 0, ((-8 + 1*i1)), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i2 >= 2 }
	        // { [i0, i1, i2] : i2 >= 2 }
	          // { [i0, i1, i2] : -2 + i2 >= 0 }
	        if ((((((-2 + 1*i2)) >= 0)))) {
	          lp_in0_054_merged1772(gp_in0_1_buf8_us48_FIFO_buf493 /* buf name */, in0_FIFO_buf573 /* buf name */, lp_in0_0_buf52, 0, ((-8 + 1*i1)), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i2 >= 2 }
	        // { [i0, i1, i2] : i2 >= 2 }
	          // { [i0, i1, i2] : -2 + i2 >= 0 }
	        if ((((((-2 + 1*i2)) >= 0)))) {
	          lp_in0_0_buf52_ld418_merged1882(lp_in0_0_buf52 /* buf name */, lp_in0_0_buf52_to_gp_18417, 0, ((-8 + 1*i1)), ((-2 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void gp_in0_1_buf8_to_gp_7321_ld490_merged1862(HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */gp_in0_1_buf8_to_gp_7321, gp_in0_1_buf8_FIFO_buf489_cache& gp_in0_1_buf8_FIFO_buf489, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8_to_gp_7321
	auto gp_in0_1_buf8_to_gp_7321__lp__lp_4_m_gp_in0_1_buf8_to_gp_7321_ld490__p__3_rp___p__3_rp__c_______lp_gp_in0_1_buf8_to_gp_7321_ld491__p__3_rp__value = gp_in0_1_buf8_to_gp_7321.read();
	auto compute_result = gp_in0_1_buf8_to_gp_7321_ld490_cu1861(gp_in0_1_buf8_to_gp_7321__lp__lp_4_m_gp_in0_1_buf8_to_gp_7321_ld490__p__3_rp___p__3_rp__c_______lp_gp_in0_1_buf8_to_gp_7321_ld491__p__3_rp__value);
	// Produce: gp_in0_1_buf8_FIFO_buf489
	gp_in0_1_buf8_FIFO_buf489_gp_in0_1_buf8_to_gp_7321_ld490_merged1862_write_bundle_write(/* arg names */compute_result, gp_in0_1_buf8_FIFO_buf489, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920(HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */gp_in0_2_buf16_us40_to_gp_7341, gp_in0_2_buf16_us40_FIFO_buf509_cache& gp_in0_2_buf16_us40_FIFO_buf509, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16_us40_to_gp_7341
	auto gp_in0_2_buf16_us40_to_gp_7341__lp_4_m_gp_in0_2_buf16_us40_to_gp_7341_ld510__p__3_rp__c____gp_in0_2_buf16_us40_to_gp_7341_ld511_value = gp_in0_2_buf16_us40_to_gp_7341.read();
	auto compute_result = gp_in0_2_buf16_us40_to_gp_7341_ld510_cu1919(gp_in0_2_buf16_us40_to_gp_7341__lp_4_m_gp_in0_2_buf16_us40_to_gp_7341_ld510__p__3_rp__c____gp_in0_2_buf16_us40_to_gp_7341_ld511_value);
	// Produce: gp_in0_2_buf16_us40_FIFO_buf509
	gp_in0_2_buf16_us40_FIFO_buf509_gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920_write_bundle_write(/* arg names */compute_result, gp_in0_2_buf16_us40_FIFO_buf509, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void lp_in0_146_merged1787(gp_in0_1_buf8_FIFO_buf489_cache& gp_in0_1_buf8_FIFO_buf489, gp_in0_2_buf16_us40_FIFO_buf509_cache& gp_in0_2_buf16_us40_FIFO_buf509, lp_in0_1_buf44_cache& lp_in0_1_buf44, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_1_buf8_FIFO_buf489
	auto gp_in0_1_buf8_FIFO_buf489__lp_4_m_lp_in0_146__p__3_rp__p_3_c_____lp_in0_145_p_3_value = gp_in0_1_buf8_FIFO_buf489_lp_in0_146_merged1787_read_bundle_read(gp_in0_1_buf8_FIFO_buf489/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: gp_in0_2_buf16_us40_FIFO_buf509
	auto gp_in0_2_buf16_us40_FIFO_buf509__lp_4_m_lp_in0_146__p__3_rp__p_0_c_____lp_in0_145_p_0_value = gp_in0_2_buf16_us40_FIFO_buf509_lp_in0_146_merged1787_read_bundle_read(gp_in0_2_buf16_us40_FIFO_buf509/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = lp_in0_146_cu1785(gp_in0_1_buf8_FIFO_buf489__lp_4_m_lp_in0_146__p__3_rp__p_3_c_____lp_in0_145_p_3_value, gp_in0_2_buf16_us40_FIFO_buf509__lp_4_m_lp_in0_146__p__3_rp__p_0_c_____lp_in0_145_p_0_value);
	// Produce: lp_in0_1_buf44
	lp_in0_1_buf44_lp_in0_146_merged1787_write_bundle_write(/* arg names */compute_result, lp_in0_1_buf44, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void lp_in0_1_buf44_ld422_merged1794(lp_in0_1_buf44_cache& lp_in0_1_buf44, HWStream<hw_uint<128> >& /* buffer_args num ports = 4 */lp_in0_1_buf44_to_gp_19421, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in0_1_buf44
	auto lp_in0_1_buf44__lp_4_m_lp_in0_1_buf44_ld422__p__3_rp__c____lp_in0_1_buf44_ld423_value = lp_in0_1_buf44_lp_in0_1_buf44_ld422_merged1794_read_bundle_read(lp_in0_1_buf44/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = lp_in0_1_buf44_ld422_cu1793(lp_in0_1_buf44__lp_4_m_lp_in0_1_buf44_ld422__p__3_rp__c____lp_in0_1_buf44_ld423_value);
	// Produce: lp_in0_1_buf44_to_gp_19421
	lp_in0_1_buf44_to_gp_19421.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in0_1_buf8_to_gp_7321_ld491_gp_in0_2_buf16_us40_to_gp_7341_ld511_lp_in0_145_lp_in0_1_buf44_ld423_(HWStream<hw_uint<128> >& /* get_args num ports = 4 */gp_in0_1_buf8_to_gp_7321, HWStream<hw_uint<128> >& /* get_args num ports = 4 */gp_in0_2_buf16_us40_to_gp_7341, HWStream<hw_uint<128> >& /* get_args num ports = 4 */lp_in0_1_buf44_to_gp_19421) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in0_1_buf8_to_gp_7321_ld491_gp_in0_2_buf16_us40_to_gp_7341_ld511_lp_in0_145_lp_in0_1_buf44_ld423__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in0_1_buf8_FIFO_buf489_cache gp_in0_1_buf8_FIFO_buf489;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in0_2_buf16_us40_FIFO_buf509_cache gp_in0_2_buf16_us40_FIFO_buf509;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  lp_in0_1_buf44_cache lp_in0_1_buf44;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { gp_in0_1_buf8_to_gp_7321_ld490_merged1862[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 18] : 0 <= d1 <= 1023 and 0 <= d2 <= 255; lp_in0_146_merged1787[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 78] : 0 <= d1 <= 1023 and 0 <= d2 <= 255; lp_in0_1_buf44_ld422_merged1794[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 83] : 0 <= d1 <= 1023 and 0 <= d2 <= 255; gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 72] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
//   { gp_in0_1_buf8_to_gp_7321_ld490_merged1862[d0 = 0, d1, d2] -> [0, 8 + 2d1, 2 + d2, 18] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
// Condition for gp_in0_1_buf8_to_gp_7321_ld490_merged1862(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-18 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2054 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((257 + -1*i2)) >= 0)))
//   { lp_in0_146_merged1787[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 78] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
// Condition for lp_in0_146_merged1787(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-78 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { lp_in0_1_buf44_ld422_merged1794[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 83] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
// Condition for lp_in0_1_buf44_ld422_merged1794(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-83 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920[d0 = 0, d1, d2] -> [0, 10 + 2d1, 3 + d2, 72] : 0 <= d1 <= 1023 and 0 <= d2 <= 255 }
// Condition for gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920(((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-72 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((2056 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 83] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 258; [0, i1, i2, 78] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 258; [0, i1, i2, 72] : (i1) mod 2 = 0 and 10 <= i1 <= 2056 and 3 <= i2 <= 258; [0, i1, i2, 18] : (i1) mod 2 = 0 and 8 <= i1 <= 2054 and 2 <= i2 <= 257 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 8; i1 <= 2056; i1++) {
	    for (int i2 = 2; i2 <= 258; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 <= 2054 and i2 <= 257 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 <= 2054 and i2 <= 257 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : 2054 - i1 >= 0 }
	          // { [i0, i1, i2] : 257 - i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((2054 + -1*i1)) >= 0) && (((257 + -1*i2)) >= 0)))) {
	          gp_in0_1_buf8_to_gp_7321_ld490_merged1862(gp_in0_1_buf8_to_gp_7321 /* buf name */, gp_in0_1_buf8_FIFO_buf489, 0, ((-4 + (1*(((1*i1)) >> 1)))), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 10 and i2 >= 3 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 10 and i2 >= 3 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -10 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-10 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0)))) {
	          gp_in0_2_buf16_us40_to_gp_7341_ld510_merged1920(gp_in0_2_buf16_us40_to_gp_7341 /* buf name */, gp_in0_2_buf16_us40_FIFO_buf509, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 10 and i2 >= 3 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 10 and i2 >= 3 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -10 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-10 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0)))) {
	          lp_in0_146_merged1787(gp_in0_1_buf8_FIFO_buf489 /* buf name */, gp_in0_2_buf16_us40_FIFO_buf509 /* buf name */, lp_in0_1_buf44, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 10 and i2 >= 3 }
	        // { [i0, i1, i2] : (i1) mod 2 = 0 and i1 >= 10 and i2 >= 3 }
	          // { [i0, i1, i2] : -i1 + 2*floor((i1)/2) = 0 }
	          // { [i0, i1, i2] : -10 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	        if ((((((-1*i1 + (2*(((1*i1)) >> 1)))) == 0) && (((-10 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0)))) {
	          lp_in0_1_buf44_ld422_merged1794(lp_in0_1_buf44 /* buf name */, lp_in0_1_buf44_to_gp_19421, 0, ((-5 + (1*(((1*i1)) >> 1)))), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void gp_in0_2_buf16_to_gp_8337_ld506_merged1918(HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */gp_in0_2_buf16_to_gp_8337, gp_in0_2_buf16_FIFO_buf505_cache& gp_in0_2_buf16_FIFO_buf505, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16_to_gp_8337
	auto gp_in0_2_buf16_to_gp_8337__lp__lp_2_m_gp_in0_2_buf16_to_gp_8337_ld506__p__1_rp___p__1_rp__c_______lp_gp_in0_2_buf16_to_gp_8337_ld507__p__1_rp__value = gp_in0_2_buf16_to_gp_8337.read();
	auto compute_result = gp_in0_2_buf16_to_gp_8337_ld506_cu1917(gp_in0_2_buf16_to_gp_8337__lp__lp_2_m_gp_in0_2_buf16_to_gp_8337_ld506__p__1_rp___p__1_rp__c_______lp_gp_in0_2_buf16_to_gp_8337_ld507__p__1_rp__value);
	// Produce: gp_in0_2_buf16_FIFO_buf505
	gp_in0_2_buf16_FIFO_buf505_gp_in0_2_buf16_to_gp_8337_ld506_merged1918_write_bundle_write(/* arg names */compute_result, gp_in0_2_buf16_FIFO_buf505, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void gp_in0_3_buf24_us32_to_gp_8353_ld522_merged1884(HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */gp_in0_3_buf24_us32_to_gp_8353, gp_in0_3_buf24_us32_FIFO_buf521_cache& gp_in0_3_buf24_us32_FIFO_buf521, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_3_buf24_us32_to_gp_8353
	auto gp_in0_3_buf24_us32_to_gp_8353__lp_2_m_gp_in0_3_buf24_us32_to_gp_8353_ld522__p__1_rp__c____gp_in0_3_buf24_us32_to_gp_8353_ld523_value = gp_in0_3_buf24_us32_to_gp_8353.read();
	auto compute_result = gp_in0_3_buf24_us32_to_gp_8353_ld522_cu1883(gp_in0_3_buf24_us32_to_gp_8353__lp_2_m_gp_in0_3_buf24_us32_to_gp_8353_ld522__p__1_rp__c____gp_in0_3_buf24_us32_to_gp_8353_ld523_value);
	// Produce: gp_in0_3_buf24_us32_FIFO_buf521
	gp_in0_3_buf24_us32_FIFO_buf521_gp_in0_3_buf24_us32_to_gp_8353_ld522_merged1884_write_bundle_write(/* arg names */compute_result, gp_in0_3_buf24_us32_FIFO_buf521, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void lp_in0_238_merged1746(gp_in0_2_buf16_FIFO_buf505_cache& gp_in0_2_buf16_FIFO_buf505, gp_in0_3_buf24_us32_FIFO_buf521_cache& gp_in0_3_buf24_us32_FIFO_buf521, lp_in0_2_buf36_cache& lp_in0_2_buf36, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in0_2_buf16_FIFO_buf505
	auto gp_in0_2_buf16_FIFO_buf505__lp_2_m_lp_in0_238__p__1_rp__p_1_c_____lp_in0_237_p_1_value = gp_in0_2_buf16_FIFO_buf505_lp_in0_238_merged1746_read_bundle_read(gp_in0_2_buf16_FIFO_buf505/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: gp_in0_3_buf24_us32_FIFO_buf521
	auto gp_in0_3_buf24_us32_FIFO_buf521__lp_2_m_lp_in0_238__p__1_rp__p_0_c_____lp_in0_237_p_0_value = gp_in0_3_buf24_us32_FIFO_buf521_lp_in0_238_merged1746_read_bundle_read(gp_in0_3_buf24_us32_FIFO_buf521/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = lp_in0_238_cu1744(gp_in0_2_buf16_FIFO_buf505__lp_2_m_lp_in0_238__p__1_rp__p_1_c_____lp_in0_237_p_1_value, gp_in0_3_buf24_us32_FIFO_buf521__lp_2_m_lp_in0_238__p__1_rp__p_0_c_____lp_in0_237_p_0_value);
	// Produce: lp_in0_2_buf36
	lp_in0_2_buf36_lp_in0_238_merged1746_write_bundle_write(/* arg names */compute_result, lp_in0_2_buf36, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void lp_in0_2_buf36_ld426_merged1800(lp_in0_2_buf36_cache& lp_in0_2_buf36, HWStream<hw_uint<64> >& /* buffer_args num ports = 2 */lp_in0_2_buf36_to_gp_20425, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in0_2_buf36
	auto lp_in0_2_buf36__lp_2_m_lp_in0_2_buf36_ld426__p__1_rp__c____lp_in0_2_buf36_ld427_value = lp_in0_2_buf36_lp_in0_2_buf36_ld426_merged1800_read_bundle_read(lp_in0_2_buf36/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = lp_in0_2_buf36_ld426_cu1799(lp_in0_2_buf36__lp_2_m_lp_in0_2_buf36_ld426__p__1_rp__c____lp_in0_2_buf36_ld427_value);
	// Produce: lp_in0_2_buf36_to_gp_20425
	lp_in0_2_buf36_to_gp_20425.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in0_2_buf16_to_gp_8337_ld507_gp_in0_3_buf24_us32_to_gp_8353_ld523_lp_in0_237_lp_in0_2_buf36_ld427_(HWStream<hw_uint<64> >& /* get_args num ports = 2 */gp_in0_2_buf16_to_gp_8337, HWStream<hw_uint<64> >& /* get_args num ports = 2 */gp_in0_3_buf24_us32_to_gp_8353, HWStream<hw_uint<64> >& /* get_args num ports = 2 */lp_in0_2_buf36_to_gp_20425) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in0_2_buf16_to_gp_8337_ld507_gp_in0_3_buf24_us32_to_gp_8353_ld523_lp_in0_237_lp_in0_2_buf36_ld427__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in0_2_buf16_FIFO_buf505_cache gp_in0_2_buf16_FIFO_buf505;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  gp_in0_3_buf24_us32_FIFO_buf521_cache gp_in0_3_buf24_us32_FIFO_buf521;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  lp_in0_2_buf36_cache lp_in0_2_buf36;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { lp_in0_2_buf36_ld426_merged1800[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 87] : 0 <= d1 <= 511 and 0 <= d2 <= 255; gp_in0_3_buf24_us32_to_gp_8353_ld522_merged1884[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 76] : 0 <= d1 <= 511 and 0 <= d2 <= 255; gp_in0_2_buf16_to_gp_8337_ld506_merged1918[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 45] : 0 <= d1 <= 511 and 0 <= d2 <= 255; lp_in0_238_merged1746[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 80] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
//   { lp_in0_2_buf36_ld426_merged1800[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 87] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
// Condition for lp_in0_2_buf36_ld426_merged1800(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-87 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { gp_in0_3_buf24_us32_to_gp_8353_ld522_merged1884[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 76] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
// Condition for gp_in0_3_buf24_us32_to_gp_8353_ld522_merged1884(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-76 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { gp_in0_2_buf16_to_gp_8337_ld506_merged1918[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 45] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
// Condition for gp_in0_2_buf16_to_gp_8337_ld506_merged1918(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-45 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))
//   { lp_in0_238_merged1746[d0 = 0, d1, d2] -> [0, 14 + 4d1, 3 + d2, 80] : 0 <= d1 <= 511 and 0 <= d2 <= 255 }
// Condition for lp_in0_238_merged1746(((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0) && (((-80 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((2058 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((258 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, 87] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 3 <= i2 <= 258; [0, i1, i2, 80] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 3 <= i2 <= 258; [0, i1, i2, 76] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 3 <= i2 <= 258; [0, i1, i2, 45] : (2 + i1) mod 4 = 0 and 14 <= i1 <= 2058 and 3 <= i2 <= 258 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 14; i1 <= 2058; i1++) {
	    for (int i2 = 3; i2 <= 258; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          gp_in0_2_buf16_to_gp_8337_ld506_merged1918(gp_in0_2_buf16_to_gp_8337 /* buf name */, gp_in0_2_buf16_FIFO_buf505, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          gp_in0_3_buf24_us32_to_gp_8353_ld522_merged1884(gp_in0_3_buf24_us32_to_gp_8353 /* buf name */, gp_in0_3_buf24_us32_FIFO_buf521, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          lp_in0_238_merged1746(gp_in0_2_buf16_FIFO_buf505 /* buf name */, gp_in0_3_buf24_us32_FIFO_buf521 /* buf name */, lp_in0_2_buf36, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	        // { [i0, i1, i2] : (2 + i1) mod 4 = 0 }
	          // { [i0, i1, i2] : -2 - i1 + 4*floor((2 + i1)/4) = 0 }
	        if ((((((-2 + -1*i1 + (4*(((2 + 1*i1)) >> 2)))) == 0)))) {
	          lp_in0_2_buf36_ld426_merged1800(lp_in0_2_buf36 /* buf name */, lp_in0_2_buf36_to_gp_20425, 0, ((-4 + (1*(((2 + 1*i1)) >> 2)))), ((-3 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Operation logic
inline void gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922(HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */gp_in1_1_buf56_us96_to_gp_9369, gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56_us96_to_gp_9369
	auto gp_in1_1_buf56_us96_to_gp_9369__lp_8_m_gp_in1_1_buf56_us96_to_gp_9369_ld538__p__7_rp__c____gp_in1_1_buf56_us96_to_gp_9369_ld539_value = gp_in1_1_buf56_us96_to_gp_9369.read();
	auto compute_result = gp_in1_1_buf56_us96_to_gp_9369_ld538_cu1921(gp_in1_1_buf56_us96_to_gp_9369__lp_8_m_gp_in1_1_buf56_us96_to_gp_9369_ld538__p__7_rp__c____gp_in1_1_buf56_us96_to_gp_9369_ld539_value);
	// Produce: gp_in1_1_buf56_us96_FIFO_buf537
	gp_in1_1_buf56_us96_FIFO_buf537_gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922_write_bundle_write(/* arg names */compute_result, gp_in1_1_buf56_us96_FIFO_buf537, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void in1_to_gp_9413_ld582_merged1932(HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */in1_to_gp_9413, in1_FIFO_buf581_cache& in1_FIFO_buf581, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: in1_to_gp_9413
	auto in1_to_gp_9413__lp__lp_8_m_in1_to_gp_9413_ld582__p__7_rp___p__7_rp__c_______lp_in1_to_gp_9413_ld583__p__7_rp__value = in1_to_gp_9413.read();
	auto compute_result = in1_to_gp_9413_ld582_cu1931(in1_to_gp_9413__lp__lp_8_m_in1_to_gp_9413_ld582__p__7_rp___p__7_rp__c_______lp_in1_to_gp_9413_ld583__p__7_rp__value);
	// Produce: in1_FIFO_buf581
	in1_FIFO_buf581_in1_to_gp_9413_ld582_merged1932_write_bundle_write(/* arg names */compute_result, in1_FIFO_buf581, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void lp_in1_0102_merged1777(gp_in1_1_buf56_us96_FIFO_buf537_cache& gp_in1_1_buf56_us96_FIFO_buf537, in1_FIFO_buf581_cache& in1_FIFO_buf581, lp_in1_0_buf100_cache& lp_in1_0_buf100, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: gp_in1_1_buf56_us96_FIFO_buf537
	auto gp_in1_1_buf56_us96_FIFO_buf537__lp_8_m_lp_in1_0102__p__7_rp__p_0_c_____lp_in1_0101_p_0_value = gp_in1_1_buf56_us96_FIFO_buf537_lp_in1_0102_merged1777_read_bundle_read(gp_in1_1_buf56_us96_FIFO_buf537/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	// Consume: in1_FIFO_buf581
	auto in1_FIFO_buf581__lp_8_m_lp_in1_0102__p__7_rp__p_7_c_____lp_in1_0101_p_7_value = in1_FIFO_buf581_lp_in1_0102_merged1777_read_bundle_read(in1_FIFO_buf581/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = lp_in1_0102_cu1775(gp_in1_1_buf56_us96_FIFO_buf537__lp_8_m_lp_in1_0102__p__7_rp__p_0_c_____lp_in1_0101_p_0_value, in1_FIFO_buf581__lp_8_m_lp_in1_0102__p__7_rp__p_7_c_____lp_in1_0101_p_7_value);
	// Produce: lp_in1_0_buf100
	lp_in1_0_buf100_lp_in1_0102_merged1777_write_bundle_write(/* arg names */compute_result, lp_in1_0_buf100, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void lp_in1_0_buf100_ld430_merged1824(lp_in1_0_buf100_cache& lp_in1_0_buf100, HWStream<hw_uint<256> >& /* buffer_args num ports = 8 */lp_in1_0_buf100_to_gp_18429, int d0, int d1, int d2) {
  // Dynamic address computation

	// Consume: lp_in1_0_buf100
	auto lp_in1_0_buf100__lp_8_m_lp_in1_0_buf100_ld430__p__7_rp__c____lp_in1_0_buf100_ld431_value = lp_in1_0_buf100_lp_in1_0_buf100_ld430_merged1824_read_bundle_read(lp_in1_0_buf100/* source_delay */, d0, d1, d2, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = lp_in1_0_buf100_ld430_cu1823(lp_in1_0_buf100__lp_8_m_lp_in1_0_buf100_ld430__p__7_rp__c____lp_in1_0_buf100_ld431_value);
	// Produce: lp_in1_0_buf100_to_gp_18429
	lp_in1_0_buf100_to_gp_18429.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void Extracted_gp_in1_1_buf56_us96_to_gp_9369_ld539_in1_to_gp_9413_ld583_lp_in1_0101_lp_in1_0_buf100_ld431_(HWStream<hw_uint<256> >& /* get_args num ports = 8 */gp_in1_1_buf56_us96_to_gp_9369, HWStream<hw_uint<256> >& /* get_args num ports = 8 */in1_to_gp_9413, HWStream<hw_uint<256> >& /* get_args num ports = 8 */lp_in1_0_buf100_to_gp_18429) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("Extracted_gp_in1_1_buf56_us96_to_gp_9369_ld539_in1_to_gp_9413_ld583_lp_in1_0101_lp_in1_0_buf100_ld431__debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  gp_in1_1_buf56_us96_FIFO_buf537_cache gp_in1_1_buf56_us96_FIFO_buf537;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  in1_FIFO_buf581_cache in1_FIFO_buf581;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  lp_in1_0_buf100_cache lp_in1_0_buf100;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { in1_to_gp_9413_ld582_merged1932[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 3] : 0 <= d1 <= 2047 and 0 <= d2 <= 255; gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 28] : 0 <= d1 <= 2047 and 0 <= d2 <= 255; lp_in1_0102_merged1777[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255; lp_in1_0_buf100_ld430_merged1824[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 33] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
//   { in1_to_gp_9413_ld582_merged1932[d0 = 0, d1, d2] -> [0, 8 + d1, 1 + d2, 3] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
// Condition for in1_to_gp_9413_ld582_merged1932(((((-3 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((256 + -1*i2)) >= 0)))
//   { gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 28] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
// Condition for gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922(((((-28 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((257 + -1*i2)) >= 0)))
//   { lp_in1_0102_merged1777[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 29] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
// Condition for lp_in1_0102_merged1777(((((-29 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((257 + -1*i2)) >= 0)))
//   { lp_in1_0_buf100_ld430_merged1824[d0 = 0, d1, d2] -> [0, 8 + d1, 2 + d2, 33] : 0 <= d1 <= 2047 and 0 <= d2 <= 255 }
// Condition for lp_in1_0_buf100_ld430_merged1824(((((-33 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((2055 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((257 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : 8 <= i1 <= 2055 and 2 <= i2 <= 257 and 28 <= i3 <= 29; [0, i1, i2, 33] : 8 <= i1 <= 2055 and 2 <= i2 <= 257; [0, i1, i2, 3] : 8 <= i1 <= 2055 and 0 < i2 <= 256 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 8; i1 <= 2055; i1++) {
	    for (int i2 = 1; i2 <= 257; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] : i2 <= 256 }
	        // { [i0, i1, i2] : i2 <= 256 }
	          // { [i0, i1, i2] : 256 - i2 >= 0 }
	        if ((((((256 + -1*i2)) >= 0)))) {
	          in1_to_gp_9413_ld582_merged1932(in1_to_gp_9413 /* buf name */, in1_FIFO_buf581, 0, ((-8 + 1*i1)), ((-1 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i2 >= 2 }
	        // { [i0, i1, i2] : i2 >= 2 }
	          // { [i0, i1, i2] : -2 + i2 >= 0 }
	        if ((((((-2 + 1*i2)) >= 0)))) {
	          gp_in1_1_buf56_us96_to_gp_9369_ld538_merged1922(gp_in1_1_buf56_us96_to_gp_9369 /* buf name */, gp_in1_1_buf56_us96_FIFO_buf537, 0, ((-8 + 1*i1)), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i2 >= 2 }
	        // { [i0, i1, i2] : i2 >= 2 }
	          // { [i0, i1, i2] : -2 + i2 >= 0 }
	        if ((((((-2 + 1*i2)) >= 0)))) {
	          lp_in1_0102_merged1777(gp_in1_1_buf56_us96_FIFO_buf537 /* buf name */, in1_FIFO_buf581 /* buf name */, lp_in1_0_buf100, 0, ((-8 + 1*i1)), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i2 >= 2 }
	        // { [i0, i1, i2] : i2 >= 2 }
	          // { [i0, i1, i2] : -2 + i2 >= 0 }
	        if ((((((-2 + 1*i2)) >= 0)))) {
	          lp_in1_0_buf100_ld430_merged1824(lp_in1_0_buf100 /* buf name */, lp_in1_0_buf100_to_gp_18429, 0, ((-8 + 1*i1)), ((-2 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

// Driver function
void two_in_blnd_d_8(HWStream<hw_uint<256> >& /* no bundle get_args num ports = 8 */in0_oc, HWStream<hw_uint<256> >& /* no bundle get_args num ports = 8 */in1_oc, HWStream<hw_uint<256> >& /* no bundle get_args num ports = 8 */out) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("two_in_blnd_d_8_debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__

#ifdef __VIVADO_SYNTH__
#pragma HLS dataflow
#endif //__VIVADO_SYNTH__

  HWStream< hw_uint<256> > in0_to_gp_0401;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=in0_to_gp_0401.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<128> > gp_in0_1_buf8_to_gp_1313;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in0_1_buf8_to_gp_1313.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<128> > gp_in0_1_buf8_to_gp_22317;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in0_1_buf8_to_gp_22317.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<128> > gp_in0_1_buf8_to_gp_7321;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in0_1_buf8_to_gp_7321.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<64> > gp_in0_2_buf16_to_gp_2329;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in0_2_buf16_to_gp_2329.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<64> > gp_in0_2_buf16_to_gp_23333;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in0_2_buf16_to_gp_23333.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<64> > gp_in0_2_buf16_to_gp_8337;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in0_2_buf16_to_gp_8337.values depth=756
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<128> > gp_in1_1_buf56_to_gp_10357;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in1_1_buf56_to_gp_10357.values depth=757
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<128> > gp_in1_2_buf64_us88_to_gp_10385;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in1_2_buf64_us88_to_gp_10385.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<128> > lp_in1_1_buf92_to_gp_19433;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=lp_in1_1_buf92_to_gp_19433.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<64> > gp_in1_2_buf64_to_gp_11373;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in1_2_buf64_to_gp_11373.values depth=756
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<64> > gp_in1_3_buf72_us80_to_gp_11397;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in1_3_buf72_us80_to_gp_11397.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<64> > lp_in1_2_buf84_to_gp_20437;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=lp_in1_2_buf84_to_gp_20437.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > merged_0_to_gp_12441;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=merged_0_to_gp_12441.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > merged_1_reconstruct_lp129_buf132_us142_to_gp_12457;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=merged_1_reconstruct_lp129_buf132_us142_to_gp_12457.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > merged_0_reconstruct_lp138_buf141_to_gp_21445;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=merged_0_reconstruct_lp138_buf141_to_gp_21445.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<128> > merged_1_to_gp_13449;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=merged_1_to_gp_13449.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<128> > merged_2_reconstruct_lp120_buf123_us133_to_gp_13469;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=merged_2_reconstruct_lp120_buf123_us133_to_gp_13469.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<128> > merged_1_reconstruct_lp129_buf132_to_gp_28453;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=merged_1_reconstruct_lp129_buf132_to_gp_28453.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<64> > merged_2_to_gp_14461;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=merged_2_to_gp_14461.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<64> > merged_3_us124_to_gp_14477;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=merged_3_us124_to_gp_14477.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<64> > merged_2_reconstruct_lp120_buf123_to_gp_29465;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=merged_2_reconstruct_lp120_buf123_to_gp_29465.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > gp_in0_3_buf24_to_gp_15345;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in0_3_buf24_to_gp_15345.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > gp_in1_3_buf72_to_gp_15389;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in1_3_buf72_to_gp_15389.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > merged_3_to_gp_30473;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=merged_3_to_gp_30473.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > in0_to_gp_6405;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=in0_to_gp_6405.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > in1_to_gp_3409;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=in1_to_gp_3409.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > in1_to_gp_9413;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=in1_to_gp_9413.values depth=756
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > lp_in0_0_buf52_to_gp_18417;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=lp_in0_0_buf52_to_gp_18417.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > lp_in1_0_buf100_to_gp_18429;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=lp_in1_0_buf100_to_gp_18429.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<128> > lp_in0_1_buf44_to_gp_19421;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=lp_in0_1_buf44_to_gp_19421.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > gp_in0_3_buf24_to_gp_24349;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in0_3_buf24_to_gp_24349.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<64> > lp_in0_2_buf36_to_gp_20425;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=lp_in0_2_buf36_to_gp_20425.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > gp_in0_1_buf8_us48_to_gp_6325;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in0_1_buf8_us48_to_gp_6325.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<128> > gp_in0_2_buf16_us40_to_gp_7341;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in0_2_buf16_us40_to_gp_7341.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<64> > gp_in0_3_buf24_us32_to_gp_8353;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in0_3_buf24_us32_to_gp_8353.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<128> > gp_in1_1_buf56_to_gp_25361;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in1_1_buf56_to_gp_25361.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<256> > gp_in1_1_buf56_us96_to_gp_9369;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in1_1_buf56_us96_to_gp_9369.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<64> > gp_in1_2_buf64_to_gp_26377;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in1_2_buf64_to_gp_26377.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<32> > gp_in1_3_buf72_to_gp_27393;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in1_3_buf72_to_gp_27393.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<128> > gp_in1_1_buf56_to_gp_4365;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in1_1_buf56_to_gp_4365.values depth=500
#endif //__VIVADO_SYNTH__
  HWStream< hw_uint<64> > gp_in1_2_buf64_to_gp_5381;
#ifdef __VIVADO_SYNTH__
#pragma HLS stream variable=gp_in1_2_buf64_to_gp_5381.values depth=500
#endif //__VIVADO_SYNTH__


  Extracted_in0_ld403_in0_ld407_pw_math_in0_oc01_(in0_oc, in0_to_gp_0401, in0_to_gp_6405);
  Extracted_in1_ld411_in1_ld415_pw_math_in1_oc45_(in1_oc, in1_to_gp_3409, in1_to_gp_9413);
  Extracted_gp_in1_157_gp_in1_1_buf56_ld359_gp_in1_1_buf56_ld363_gp_in1_1_buf56_ld367_in1_to_gp_3409_ld579_(in1_to_gp_3409, gp_in1_1_buf56_to_gp_10357, gp_in1_1_buf56_to_gp_25361, gp_in1_1_buf56_to_gp_4365);
  Extracted_gp_in1_1_buf56_to_gp_4365_ld535_gp_in1_265_gp_in1_2_buf64_ld375_gp_in1_2_buf64_ld379_gp_in1_2_buf64_ld383_(gp_in1_1_buf56_to_gp_4365, gp_in1_2_buf64_to_gp_11373, gp_in1_2_buf64_to_gp_26377, gp_in1_2_buf64_to_gp_5381);
  Extracted_gp_in1_2_buf64_to_gp_5381_ld551_gp_in1_373_gp_in1_3_buf72_ld391_gp_in1_3_buf72_ld395_(gp_in1_2_buf64_to_gp_5381, gp_in1_3_buf72_to_gp_15389, gp_in1_3_buf72_to_gp_27393);
  Extracted_gp_in0_19_gp_in0_1_buf8_ld315_gp_in0_1_buf8_ld319_gp_in0_1_buf8_ld323_in0_to_gp_0401_ld571_(in0_to_gp_0401, gp_in0_1_buf8_to_gp_1313, gp_in0_1_buf8_to_gp_22317, gp_in0_1_buf8_to_gp_7321);
  Extracted_gp_in0_1_buf8_to_gp_1313_ld483_gp_in0_217_gp_in0_2_buf16_ld331_gp_in0_2_buf16_ld335_gp_in0_2_buf16_ld339_(gp_in0_1_buf8_to_gp_1313, gp_in0_2_buf16_to_gp_2329, gp_in0_2_buf16_to_gp_23333, gp_in0_2_buf16_to_gp_8337);
  Extracted_gp_in0_2_buf16_to_gp_2329_ld499_gp_in0_325_gp_in0_3_buf24_ld347_gp_in0_3_buf24_ld351_(gp_in0_2_buf16_to_gp_2329, gp_in0_3_buf24_to_gp_15345, gp_in0_3_buf24_to_gp_24349);
  Extracted_gp_in0_1_buf8_to_gp_22317_ld487_gp_in0_1_buf8_us48_ld327_us_gp_in0_1_buf849_(gp_in0_1_buf8_to_gp_22317, gp_in0_1_buf8_us48_to_gp_6325);
  Extracted_gp_in0_2_buf16_to_gp_23333_ld503_gp_in0_2_buf16_us40_ld343_us_gp_in0_2_buf1641_(gp_in0_2_buf16_to_gp_23333, gp_in0_2_buf16_us40_to_gp_7341);
  Extracted_gp_in0_3_buf24_to_gp_24349_ld519_gp_in0_3_buf24_us32_ld355_us_gp_in0_3_buf2433_(gp_in0_3_buf24_to_gp_24349, gp_in0_3_buf24_us32_to_gp_8353);
  Extracted_gp_in1_1_buf56_to_gp_25361_ld531_gp_in1_1_buf56_us96_ld371_us_gp_in1_1_buf5697_(gp_in1_1_buf56_to_gp_25361, gp_in1_1_buf56_us96_to_gp_9369);
  Extracted_gp_in1_2_buf64_to_gp_26377_ld547_gp_in1_2_buf64_us88_ld387_us_gp_in1_2_buf6489_(gp_in1_2_buf64_to_gp_26377, gp_in1_2_buf64_us88_to_gp_10385);
  Extracted_gp_in1_3_buf72_to_gp_27393_ld563_gp_in1_3_buf72_us80_ld399_us_gp_in1_3_buf7281_(gp_in1_3_buf72_to_gp_27393, gp_in1_3_buf72_us80_to_gp_11397);
  Extracted_gp_in0_1_buf8_us48_to_gp_6325_ld495_in0_to_gp_6405_ld575_lp_in0_053_lp_in0_0_buf52_ld419_(gp_in0_1_buf8_us48_to_gp_6325, in0_to_gp_6405, lp_in0_0_buf52_to_gp_18417);
  Extracted_gp_in0_1_buf8_to_gp_7321_ld491_gp_in0_2_buf16_us40_to_gp_7341_ld511_lp_in0_145_lp_in0_1_buf44_ld423_(gp_in0_1_buf8_to_gp_7321, gp_in0_2_buf16_us40_to_gp_7341, lp_in0_1_buf44_to_gp_19421);
  Extracted_gp_in0_2_buf16_to_gp_8337_ld507_gp_in0_3_buf24_us32_to_gp_8353_ld523_lp_in0_237_lp_in0_2_buf36_ld427_(gp_in0_2_buf16_to_gp_8337, gp_in0_3_buf24_us32_to_gp_8353, lp_in0_2_buf36_to_gp_20425);
  Extracted_gp_in1_1_buf56_us96_to_gp_9369_ld539_in1_to_gp_9413_ld583_lp_in1_0101_lp_in1_0_buf100_ld431_(gp_in1_1_buf56_us96_to_gp_9369, in1_to_gp_9413, lp_in1_0_buf100_to_gp_18429);
  Extracted_gp_in1_1_buf56_to_gp_10357_ld527_gp_in1_2_buf64_us88_to_gp_10385_ld555_lp_in1_193_lp_in1_1_buf92_ld435_(gp_in1_1_buf56_to_gp_10357, gp_in1_2_buf64_us88_to_gp_10385, lp_in1_1_buf92_to_gp_19433);
  Extracted_gp_in1_2_buf64_to_gp_11373_ld543_gp_in1_3_buf72_us80_to_gp_11397_ld567_lp_in1_285_lp_in1_2_buf84_ld439_(gp_in1_2_buf64_to_gp_11373, gp_in1_3_buf72_us80_to_gp_11397, lp_in1_2_buf84_to_gp_20437);
  Extracted_gp_in0_3_buf24_to_gp_15345_ld515_gp_in1_3_buf72_to_gp_15389_ld559_merged_3_ld475_pw_math_gp_in0_3_buf24_gp_in1_3_buf72116117_(gp_in0_3_buf24_to_gp_15345, gp_in1_3_buf72_to_gp_15389, merged_3_to_gp_30473);
  Extracted_lp_in0_0_buf52_to_gp_18417_ld587_lp_in1_0_buf100_to_gp_18429_ld599_merged_0_ld443_pw_math_lp_in0_0_buf52_lp_in1_0_buf100104105_(lp_in0_0_buf52_to_gp_18417, lp_in1_0_buf100_to_gp_18429, merged_0_to_gp_12441);
  Extracted_lp_in0_1_buf44_to_gp_19421_ld591_lp_in1_1_buf92_to_gp_19433_ld603_merged_1_ld451_pw_math_lp_in0_1_buf44_lp_in1_1_buf92108109_(lp_in0_1_buf44_to_gp_19421, lp_in1_1_buf92_to_gp_19433, merged_1_to_gp_13449);
  Extracted_lp_in0_2_buf36_to_gp_20425_ld595_lp_in1_2_buf84_to_gp_20437_ld607_merged_2_ld463_pw_math_lp_in0_2_buf36_lp_in1_2_buf84112113_(lp_in0_2_buf36_to_gp_20425, lp_in1_2_buf84_to_gp_20437, merged_2_to_gp_14461);
  Extracted_merged_3_to_gp_30473_ld643_merged_3_us124_ld479_us_merged_3125_(merged_3_to_gp_30473, merged_3_us124_to_gp_14477);
  Extracted_merged_2_reconstruct_lp120121_merged_2_reconstruct_lp120_buf123_ld467_merged_2_to_gp_14461_ld631_merged_3_us124_to_gp_14477_ld647_(merged_2_to_gp_14461, merged_3_us124_to_gp_14477, merged_2_reconstruct_lp120_buf123_to_gp_29465);
  Extracted_merged_2_reconstruct_lp120_buf123_to_gp_29465_ld635_merged_2_reconstruct_lp120_buf123_us133_ld471_us_merged_2_reconstruct_lp120_buf123134_(merged_2_reconstruct_lp120_buf123_to_gp_29465, merged_2_reconstruct_lp120_buf123_us133_to_gp_13469);
  Extracted_merged_1_reconstruct_lp129130_merged_1_reconstruct_lp129_buf132_ld455_merged_1_to_gp_13449_ld619_merged_2_reconstruct_lp120_buf123_us133_to_gp_13469_ld639_(merged_1_to_gp_13449, merged_2_reconstruct_lp120_buf123_us133_to_gp_13469, merged_1_reconstruct_lp129_buf132_to_gp_28453);
  Extracted_merged_1_reconstruct_lp129_buf132_to_gp_28453_ld623_merged_1_reconstruct_lp129_buf132_us142_ld459_us_merged_1_reconstruct_lp129_buf132143_(merged_1_reconstruct_lp129_buf132_to_gp_28453, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457);
  Extracted_merged_0_reconstruct_lp138139_merged_0_reconstruct_lp138_buf141_ld447_merged_0_to_gp_12441_ld611_merged_1_reconstruct_lp129_buf132_us142_to_gp_12457_ld627_(merged_0_to_gp_12441, merged_1_reconstruct_lp129_buf132_us142_to_gp_12457, merged_0_reconstruct_lp138_buf141_to_gp_21445);
  Extracted_merged_0_reconstruct_lp138_buf141_to_gp_21445_ld615_pw_math_merged_0_reconstruct_lp138_buf141147148_(merged_0_reconstruct_lp138_buf141_to_gp_21445, out);

#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void two_in_blnd_d_8_wrapper(HWStream<hw_uint<256> >& /* no bundle get_args num ports = 8 */in0_oc, HWStream<hw_uint<256> >& /* no bundle get_args num ports = 8 */in1_oc, HWStream<hw_uint<256> >& /* no bundle get_args num ports = 8 */out, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    two_in_blnd_d_8(in0_oc, in1_oc, out);
  }
}
#ifdef __VIVADO_SYNTH__
  // { pw_math_in0_oc02_merged1724[root = 0, pw_math_in0_oc01, pw_math_in0_oc02] -> in0_oc[7 + 8pw_math_in0_oc02, pw_math_in0_oc01] : 0 <= pw_math_in0_oc01 <= 2054 and 0 <= pw_math_in0_oc02 <= 262; pw_math_in0_oc02_merged1724[root = 0, pw_math_in0_oc01, pw_math_in0_oc02] -> in0_oc[6 + 8pw_math_in0_oc02, pw_math_in0_oc01] : 0 <= pw_math_in0_oc01 <= 2054 and 0 <= pw_math_in0_oc02 <= 262; pw_math_in0_oc02_merged1724[root = 0, pw_math_in0_oc01, pw_math_in0_oc02] -> in0_oc[5 + 8pw_math_in0_oc02, pw_math_in0_oc01] : 0 <= pw_math_in0_oc01 <= 2054 and 0 <= pw_math_in0_oc02 <= 262; pw_math_in0_oc02_merged1724[root = 0, pw_math_in0_oc01, pw_math_in0_oc02] -> in0_oc[4 + 8pw_math_in0_oc02, pw_math_in0_oc01] : 0 <= pw_math_in0_oc01 <= 2054 and 0 <= pw_math_in0_oc02 <= 262; pw_math_in0_oc02_merged1724[root = 0, pw_math_in0_oc01, pw_math_in0_oc02] -> in0_oc[3 + 8pw_math_in0_oc02, pw_math_in0_oc01] : 0 <= pw_math_in0_oc01 <= 2054 and 0 <= pw_math_in0_oc02 <= 262; pw_math_in0_oc02_merged1724[root = 0, pw_math_in0_oc01, pw_math_in0_oc02] -> in0_oc[2 + 8pw_math_in0_oc02, pw_math_in0_oc01] : 0 <= pw_math_in0_oc01 <= 2054 and 0 <= pw_math_in0_oc02 <= 262; pw_math_in0_oc02_merged1724[root = 0, pw_math_in0_oc01, pw_math_in0_oc02] -> in0_oc[1 + 8pw_math_in0_oc02, pw_math_in0_oc01] : 0 <= pw_math_in0_oc01 <= 2054 and 0 <= pw_math_in0_oc02 <= 262; pw_math_in0_oc02_merged1724[root = 0, pw_math_in0_oc01, pw_math_in0_oc02] -> in0_oc[8pw_math_in0_oc02, pw_math_in0_oc01] : 0 <= pw_math_in0_oc01 <= 2054 and 0 <= pw_math_in0_oc02 <= 262 }
const int pw_math_in0_oc02_merged1724_read_pipe0_num_transfers = 540465;
  // { pw_math_in1_oc46_merged1780[root = 0, pw_math_in1_oc45, pw_math_in1_oc46] -> in1_oc[7 + 8pw_math_in1_oc46, pw_math_in1_oc45] : 0 <= pw_math_in1_oc45 <= 2054 and 0 <= pw_math_in1_oc46 <= 262; pw_math_in1_oc46_merged1780[root = 0, pw_math_in1_oc45, pw_math_in1_oc46] -> in1_oc[6 + 8pw_math_in1_oc46, pw_math_in1_oc45] : 0 <= pw_math_in1_oc45 <= 2054 and 0 <= pw_math_in1_oc46 <= 262; pw_math_in1_oc46_merged1780[root = 0, pw_math_in1_oc45, pw_math_in1_oc46] -> in1_oc[5 + 8pw_math_in1_oc46, pw_math_in1_oc45] : 0 <= pw_math_in1_oc45 <= 2054 and 0 <= pw_math_in1_oc46 <= 262; pw_math_in1_oc46_merged1780[root = 0, pw_math_in1_oc45, pw_math_in1_oc46] -> in1_oc[4 + 8pw_math_in1_oc46, pw_math_in1_oc45] : 0 <= pw_math_in1_oc45 <= 2054 and 0 <= pw_math_in1_oc46 <= 262; pw_math_in1_oc46_merged1780[root = 0, pw_math_in1_oc45, pw_math_in1_oc46] -> in1_oc[3 + 8pw_math_in1_oc46, pw_math_in1_oc45] : 0 <= pw_math_in1_oc45 <= 2054 and 0 <= pw_math_in1_oc46 <= 262; pw_math_in1_oc46_merged1780[root = 0, pw_math_in1_oc45, pw_math_in1_oc46] -> in1_oc[2 + 8pw_math_in1_oc46, pw_math_in1_oc45] : 0 <= pw_math_in1_oc45 <= 2054 and 0 <= pw_math_in1_oc46 <= 262; pw_math_in1_oc46_merged1780[root = 0, pw_math_in1_oc45, pw_math_in1_oc46] -> in1_oc[1 + 8pw_math_in1_oc46, pw_math_in1_oc45] : 0 <= pw_math_in1_oc45 <= 2054 and 0 <= pw_math_in1_oc46 <= 262; pw_math_in1_oc46_merged1780[root = 0, pw_math_in1_oc45, pw_math_in1_oc46] -> in1_oc[8pw_math_in1_oc46, pw_math_in1_oc45] : 0 <= pw_math_in1_oc45 <= 2054 and 0 <= pw_math_in1_oc46 <= 262 }
const int pw_math_in1_oc46_merged1780_read_pipe0_num_transfers = 540465;
  // { pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> out[7 + 8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255; pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> out[6 + 8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255; pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> out[5 + 8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255; pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> out[4 + 8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255; pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> out[3 + 8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255; pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> out[2 + 8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255; pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> out[1 + 8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255; pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735[root = 0, pw_math_merged_0_reconstruct_lp138_buf141147148, pw_math_merged_0_reconstruct_lp138_buf141147149] -> out[8pw_math_merged_0_reconstruct_lp138_buf141147149, pw_math_merged_0_reconstruct_lp138_buf141147148] : 0 <= pw_math_merged_0_reconstruct_lp138_buf141147148 <= 2047 and 0 <= pw_math_merged_0_reconstruct_lp138_buf141147149 <= 255 }
const int pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_write_pipe0_num_transfers = 524288;


extern "C" {

void two_in_blnd_d_8_accel(hw_uint<256>* pw_math_in0_oc02_merged1724_read_pipe0, hw_uint<256>* pw_math_in1_oc46_merged1780_read_pipe0, hw_uint<256>* pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_write_pipe0, const int size) { 
#pragma HLS dataflow
#pragma HLS INTERFACE m_axi port = pw_math_in0_oc02_merged1724_read_pipe0 offset = slave depth = 65536 bundle = gmem0
#pragma HLS INTERFACE m_axi port = pw_math_in1_oc46_merged1780_read_pipe0 offset = slave depth = 65536 bundle = gmem1
#pragma HLS INTERFACE m_axi port = pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_write_pipe0 offset = slave depth = 65536 bundle = gmem2

#pragma HLS INTERFACE s_axilite port = pw_math_in0_oc02_merged1724_read_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = pw_math_in1_oc46_merged1780_read_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_write_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = size bundle = control
#pragma HLS INTERFACE s_axilite port = return bundle = control


  // Pipeline # 0
  static HWStream<hw_uint<256> > pw_math_in0_oc02_merged1724_read_pipe0_channel;
  static HWStream<hw_uint<256> > pw_math_in1_oc46_merged1780_read_pipe0_channel;
  static HWStream<hw_uint<256> > pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_write_pipe0_channel;

  burst_read<256>(pw_math_in0_oc02_merged1724_read_pipe0, pw_math_in0_oc02_merged1724_read_pipe0_channel, pw_math_in0_oc02_merged1724_read_pipe0_num_transfers*size);
  burst_read<256>(pw_math_in1_oc46_merged1780_read_pipe0, pw_math_in1_oc46_merged1780_read_pipe0_channel, pw_math_in1_oc46_merged1780_read_pipe0_num_transfers*size);

  two_in_blnd_d_8_wrapper(pw_math_in0_oc02_merged1724_read_pipe0_channel, pw_math_in1_oc46_merged1780_read_pipe0_channel, pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_write_pipe0_channel, size);

  burst_write<256>(pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_write_pipe0, pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_write_pipe0_channel, pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_write_pipe0_num_transfers*size);
}

}
extern "C" {

void two_in_blnd_d_8_rdai(HWStream<hw_uint<256> >& pw_math_in0_oc02_merged1724_read_pipe0, HWStream<hw_uint<256> >& pw_math_in1_oc46_merged1780_read_pipe0, HWStream<hw_uint<256> >&  pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_write_pipe0) { 
#pragma HLS dataflow
#pragma HLS INTERFACE axis register port = pw_math_in0_oc02_merged1724_read_pipe0
#pragma HLS INTERFACE axis register port = pw_math_in1_oc46_merged1780_read_pipe0
#pragma HLS INTERFACE axis register port = pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_write_pipe0

#pragma HLS INTERFACE ap_ctrl_none port = return


  // Pipeline # 0

  two_in_blnd_d_8(pw_math_in0_oc02_merged1724_read_pipe0, pw_math_in1_oc46_merged1780_read_pipe0, pw_math_merged_0_reconstruct_lp138_buf141147149_merged1735_write_pipe0);

}

}
#endif //__VIVADO_SYNTH__

