Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Thu Oct 12 12:35:30 2023


Cell Usage:
GTP_APM_E1                    2 uses
GTP_DFF_C                   145 uses
GTP_DFF_CE                   87 uses
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_LUT1                     28 uses
GTP_LUT2                     63 uses
GTP_LUT3                     37 uses
GTP_LUT4                     45 uses
GTP_LUT5                    132 uses
GTP_LUT5CARRY              1934 uses
GTP_LUT5M                    67 uses
GTP_MUX2LUT6                 32 uses

I/O ports: 51
GTP_INBUF                  11 uses
GTP_IOBUF                   3 uses
GTP_OUTBUF                 16 uses
GTP_OUTBUFT                21 uses

Mapping Summary:
Total LUTs: 2306 of 42800 (5.39%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 2306
Total Registers: 232 of 64200 (0.36%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 2.00 of 84 (2.38%)

Total I/O ports = 51 of 218 (23.39%)


Overview of Control Sets:

Number of unique control sets : 10

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 3        | 0                 3
  [10, 12)    | 2        | 0                 2
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 1        | 0                 1
  [16, Inf)   | 4        | 0                 4
--------------------------------------------------------------
  The maximum fanout: 104
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                145
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                87
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file top_dvm_controlsets.txt.


Device Utilization Summary Of Each Module:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name           | LUT      | FF      | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top_dvm                    | 2306     | 232     | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 51     | 0           | 0           | 0            | 0        | 1934          | 32           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 1         | 0        | 0        
| + u_lcd_disp_char          | 515      | 38      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 241           | 32           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_clk_div              | 20       | 2       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_lcd_display          | 315      | 1       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 105           | 32           | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_lcd_driver           | 170      | 24      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 136           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rd_id                | 10       | 11      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_test_voltage           | 47       | 32      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 30            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_voltage_calibrator     | 43       | 39      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 37            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_voltage_data           | 1698     | 122     | 0                   | 2       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 1626          | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                       
******************************************************************************************************
                                                                         Clock   Non-clock            
 Clock                    Period       Waveform            Type          Loads       Loads  Sources   
------------------------------------------------------------------------------------------------------
 sys_clk                  20.0000      {0.0000 10.0000}    Declared         71           2  {sys_clk} 
======================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                    50.0000 MHz     68.3013 MHz        20.0000        14.6410          5.359
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      5.359       0.000              0             90
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      0.740       0.000              0             90
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0             71
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_lcd_disp_char/u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)
Endpoint    : u_lcd_disp_char/u_lcd_display/pixel_data[0]/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.764  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.651
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=48)       3.204       4.415         nt_sys_clk       
                                                                           r       u_lcd_disp_char/u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_lcd_disp_char/u_rd_id/lcd_id[1]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641       5.385         u_lcd_disp_char/lcd_id [1]
                                                                                   u_lcd_disp_char/u_clk_div/N39_11/I0 (GTP_LUT4)
                                   td                    0.290       5.675 f       u_lcd_disp_char/u_clk_div/N39_11/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.139         u_lcd_disp_char/u_clk_div/_N5514
                                                                                   u_lcd_disp_char/u_clk_div/N39_13/I4 (GTP_LUT5)
                                   td                    0.258       6.397 f       u_lcd_disp_char/u_clk_div/N39_13/Z (GTP_LUT5)
                                   net (fanout=28)       0.918       7.315         u_lcd_disp_char/v_disp [3]
                                                                                   u_lcd_disp_char/u_clk_div/N19_2/I1 (GTP_LUT2)
                                   td                    0.212       7.527 r       u_lcd_disp_char/u_clk_div/N19_2/Z (GTP_LUT2)
                                   net (fanout=1)        0.464       7.991         u_lcd_disp_char/u_clk_div/N46
                                                                                   u_lcd_disp_char/u_clk_div/N19/I1 (GTP_LUT2)
                                   td                    0.204       8.195 r       u_lcd_disp_char/u_clk_div/N19/Z (GTP_LUT2)
                                   net (fanout=3)        0.605       8.800         u_lcd_disp_char/u_clk_div/N19
                                                                                   u_lcd_disp_char/u_lcd_driver/N0_1_3/I1 (GTP_LUT5CARRY)
                                   td                    0.300       9.100 f       u_lcd_disp_char/u_lcd_driver/N0_1_3/Z (GTP_LUT5CARRY)
                                   net (fanout=3)        0.605       9.705         u_lcd_disp_char/u_lcd_driver/N0 [3]
                                                                                   u_lcd_disp_char/u_lcd_driver/N3_1.fsub_4/I1 (GTP_LUT5CARRY)
                                   td                    0.300      10.005 f       u_lcd_disp_char/u_lcd_driver/N3_1.fsub_4/Z (GTP_LUT5CARRY)
                                   net (fanout=7)        0.713      10.718         u_lcd_disp_char/u_lcd_driver/N3 [3]
                                                                                   u_lcd_disp_char/u_lcd_display/N56_1.fsub_3/I3 (GTP_LUT5CARRY)
                                   td                    0.300      11.018 f       u_lcd_disp_char/u_lcd_display/N56_1.fsub_3/Z (GTP_LUT5CARRY)
                                   net (fanout=6)        0.693      11.711         u_lcd_disp_char/u_lcd_display/N56 [3]
                                                                                   u_lcd_disp_char/u_lcd_display/N202_2_3/I1 (GTP_LUT5CARRY)
                                   td                    0.300      12.011 f       u_lcd_disp_char/u_lcd_display/N202_2_3/Z (GTP_LUT5CARRY)
                                   net (fanout=30)       0.928      12.939         u_lcd_disp_char/u_lcd_display/N202 [3]
                                                                                   u_lcd_disp_char/u_lcd_display/N203_795/ID (GTP_LUT5M)
                                   td                    0.265      13.204 f       u_lcd_disp_char/u_lcd_display/N203_795/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      13.668         u_lcd_disp_char/u_lcd_display/_N1154
                                                                                   u_lcd_disp_char/u_lcd_display/N203_78/ID (GTP_LUT5M)
                                   td                    0.265      13.933 f       u_lcd_disp_char/u_lcd_display/N203_78/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      14.397         u_lcd_disp_char/u_lcd_display/_N1156
                                                                                   u_lcd_disp_char/u_lcd_display/N203_85/I0 (GTP_LUT5M)
                                   td                    0.258      14.655 f       u_lcd_disp_char/u_lcd_display/N203_85/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      15.119         u_lcd_disp_char/u_lcd_display/_N1163
                                                                                   u_lcd_disp_char/u_lcd_display/N203_98/I0 (GTP_LUT5M)
                                   td                    0.258      15.377 f       u_lcd_disp_char/u_lcd_display/N203_98/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000      15.377         u_lcd_disp_char/u_lcd_display/_N1176
                                                                                   u_lcd_disp_char/u_lcd_display/N203_99/I0 (GTP_MUX2LUT6)
                                   td                    0.000      15.377 f       u_lcd_disp_char/u_lcd_display/N203_99/Z (GTP_MUX2LUT6)
                                   net (fanout=1)        0.464      15.841         u_lcd_disp_char/u_lcd_display/N203
                                                                                   u_lcd_disp_char/u_lcd_display/N2424_12/I0 (GTP_LUT5M)
                                   td                    0.258      16.099 f       u_lcd_disp_char/u_lcd_display/N2424_12/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      16.563         u_lcd_disp_char/u_lcd_display/_N1267
                                                                                   u_lcd_disp_char/u_lcd_display/N2424_14/I2 (GTP_LUT5M)
                                   td                    0.300      16.863 f       u_lcd_disp_char/u_lcd_display/N2424_14/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      17.327         u_lcd_disp_char/u_lcd_display/_N1269
                                                                                   u_lcd_disp_char/u_lcd_display/N2424_16/I1 (GTP_LUT5M)
                                   td                    0.300      17.627 f       u_lcd_disp_char/u_lcd_display/N2424_16/Z (GTP_LUT5M)
                                   net (fanout=1)        0.464      18.091         u_lcd_disp_char/u_lcd_display/N2424 [0]
                                                                                   u_lcd_disp_char/u_lcd_display/N2423/I3 (GTP_LUT5)
                                   td                    0.185      18.276 r       u_lcd_disp_char/u_lcd_display/N2423/Z (GTP_LUT5)
                                   net (fanout=1)        0.000      18.276         u_lcd_disp_char/u_lcd_display/N2423 [0]
                                                                           r       u_lcd_disp_char/u_lcd_display/pixel_data[0]/D (GTP_DFF_C)

 Data arrival time                                                  18.276         Logic Levels: 17 
                                                                                   Logic: 4.582ns(33.057%), Route: 9.279ns(66.943%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=48)       1.429      22.640         nt_sys_clk       
                                                                                   u_lcd_disp_char/u_clk_div/lcd_pclk_or[0]_3/I1 (GTP_LUT5)
                                   td                    0.281      22.921 r       u_lcd_disp_char/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=26)       0.730      23.651         nt_lcd_clk       
                                                                           r       u_lcd_disp_char/u_lcd_display/pixel_data[0]/CLK (GTP_DFF_C)
 clock pessimism                                         0.000      23.651                          
 clock uncertainty                                      -0.050      23.601                          

 Setup time                                              0.034      23.635                          

 Data required time                                                 23.635                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.635                          
 Data arrival time                                                  18.276                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         5.359                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_disp_char/u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)
Endpoint    : u_lcd_disp_char/u_lcd_driver/v_cnt[0]/CE (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.764  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.651
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=48)       3.204       4.415         nt_sys_clk       
                                                                           r       u_lcd_disp_char/u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_lcd_disp_char/u_rd_id/lcd_id[1]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641       5.385         u_lcd_disp_char/lcd_id [1]
                                                                                   u_lcd_disp_char/u_clk_div/N39_11/I0 (GTP_LUT4)
                                   td                    0.290       5.675 f       u_lcd_disp_char/u_clk_div/N39_11/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.139         u_lcd_disp_char/u_clk_div/_N5514
                                                                                   u_lcd_disp_char/u_clk_div/N39_13/I4 (GTP_LUT5)
                                   td                    0.258       6.397 f       u_lcd_disp_char/u_clk_div/N39_13/Z (GTP_LUT5)
                                   net (fanout=28)       0.918       7.315         u_lcd_disp_char/v_disp [3]
                                                                                   u_lcd_disp_char/u_clk_div/N19_2_cpy/I1 (GTP_LUT2)
                                   td                    0.212       7.527 r       u_lcd_disp_char/u_clk_div/N19_2_cpy/Z (GTP_LUT2)
                                   net (fanout=7)        0.713       8.240         u_lcd_disp_char/u_lcd_driver/v_sync[0]_cpy
                                                                                   u_lcd_disp_char/u_clk_div/N19_cpy/I1 (GTP_LUT2)
                                   td                    0.185       8.425 r       u_lcd_disp_char/u_clk_div/N19_cpy/Z (GTP_LUT2)
                                   net (fanout=11)       0.771       9.196         u_lcd_disp_char/u_clk_div/N19_cpy
                                                                                   u_lcd_disp_char/u_clk_div/N19_inv/I0 (GTP_LUT1)
                                   td                    0.185       9.381 r       u_lcd_disp_char/u_clk_div/N19_inv/Z (GTP_LUT1)
                                   net (fanout=2)        0.553       9.934         u_lcd_disp_char/h_disp [6]
                                                                                   u_lcd_disp_char/u_lcd_driver/N110_1.fsub_5/I1 (GTP_LUT5CARRY)
                                   td                    0.233      10.167 f       u_lcd_disp_char/u_lcd_driver/N110_1.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.167         u_lcd_disp_char/u_lcd_driver/N110_1.co [5]
                                                                                   u_lcd_disp_char/u_lcd_driver/N110_1.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.403 r       u_lcd_disp_char/u_lcd_driver/N110_1.fsub_6/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      10.867         u_lcd_disp_char/u_lcd_driver/N110 [10]
                                                                                   u_lcd_disp_char/u_lcd_driver/N111.eq_5/I3 (GTP_LUT5CARRY)
                                   td                    0.300      11.167 f       u_lcd_disp_char/u_lcd_driver/N111.eq_5/Z (GTP_LUT5CARRY)
                                   net (fanout=22)       0.802      11.969         u_lcd_disp_char/u_lcd_driver/N111
                                                                           f       u_lcd_disp_char/u_lcd_driver/v_cnt[0]/CE (GTP_DFF_CE)

 Data arrival time                                                  11.969         Logic Levels: 7  
                                                                                   Logic: 2.228ns(29.494%), Route: 5.326ns(70.506%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=48)       1.429      22.640         nt_sys_clk       
                                                                                   u_lcd_disp_char/u_clk_div/lcd_pclk_or[0]_3/I1 (GTP_LUT5)
                                   td                    0.281      22.921 r       u_lcd_disp_char/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=26)       0.730      23.651         nt_lcd_clk       
                                                                           r       u_lcd_disp_char/u_lcd_driver/v_cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      23.651                          
 clock uncertainty                                      -0.050      23.601                          

 Setup time                                             -0.542      23.059                          

 Data required time                                                 23.059                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.059                          
 Data arrival time                                                  11.969                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.090                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_disp_char/u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)
Endpoint    : u_lcd_disp_char/u_lcd_driver/v_cnt[1]/CE (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.764  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.651
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=48)       3.204       4.415         nt_sys_clk       
                                                                           r       u_lcd_disp_char/u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_lcd_disp_char/u_rd_id/lcd_id[1]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641       5.385         u_lcd_disp_char/lcd_id [1]
                                                                                   u_lcd_disp_char/u_clk_div/N39_11/I0 (GTP_LUT4)
                                   td                    0.290       5.675 f       u_lcd_disp_char/u_clk_div/N39_11/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.139         u_lcd_disp_char/u_clk_div/_N5514
                                                                                   u_lcd_disp_char/u_clk_div/N39_13/I4 (GTP_LUT5)
                                   td                    0.258       6.397 f       u_lcd_disp_char/u_clk_div/N39_13/Z (GTP_LUT5)
                                   net (fanout=28)       0.918       7.315         u_lcd_disp_char/v_disp [3]
                                                                                   u_lcd_disp_char/u_clk_div/N19_2_cpy/I1 (GTP_LUT2)
                                   td                    0.212       7.527 r       u_lcd_disp_char/u_clk_div/N19_2_cpy/Z (GTP_LUT2)
                                   net (fanout=7)        0.713       8.240         u_lcd_disp_char/u_lcd_driver/v_sync[0]_cpy
                                                                                   u_lcd_disp_char/u_clk_div/N19_cpy/I1 (GTP_LUT2)
                                   td                    0.185       8.425 r       u_lcd_disp_char/u_clk_div/N19_cpy/Z (GTP_LUT2)
                                   net (fanout=11)       0.771       9.196         u_lcd_disp_char/u_clk_div/N19_cpy
                                                                                   u_lcd_disp_char/u_clk_div/N19_inv/I0 (GTP_LUT1)
                                   td                    0.185       9.381 r       u_lcd_disp_char/u_clk_div/N19_inv/Z (GTP_LUT1)
                                   net (fanout=2)        0.553       9.934         u_lcd_disp_char/h_disp [6]
                                                                                   u_lcd_disp_char/u_lcd_driver/N110_1.fsub_5/I1 (GTP_LUT5CARRY)
                                   td                    0.233      10.167 f       u_lcd_disp_char/u_lcd_driver/N110_1.fsub_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.167         u_lcd_disp_char/u_lcd_driver/N110_1.co [5]
                                                                                   u_lcd_disp_char/u_lcd_driver/N110_1.fsub_6/CIN (GTP_LUT5CARRY)
                                   td                    0.236      10.403 r       u_lcd_disp_char/u_lcd_driver/N110_1.fsub_6/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.464      10.867         u_lcd_disp_char/u_lcd_driver/N110 [10]
                                                                                   u_lcd_disp_char/u_lcd_driver/N111.eq_5/I3 (GTP_LUT5CARRY)
                                   td                    0.300      11.167 f       u_lcd_disp_char/u_lcd_driver/N111.eq_5/Z (GTP_LUT5CARRY)
                                   net (fanout=22)       0.802      11.969         u_lcd_disp_char/u_lcd_driver/N111
                                                                           f       u_lcd_disp_char/u_lcd_driver/v_cnt[1]/CE (GTP_DFF_CE)

 Data arrival time                                                  11.969         Logic Levels: 7  
                                                                                   Logic: 2.228ns(29.494%), Route: 5.326ns(70.506%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=48)       1.429      22.640         nt_sys_clk       
                                                                                   u_lcd_disp_char/u_clk_div/lcd_pclk_or[0]_3/I1 (GTP_LUT5)
                                   td                    0.281      22.921 r       u_lcd_disp_char/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=26)       0.730      23.651         nt_lcd_clk       
                                                                           r       u_lcd_disp_char/u_lcd_driver/v_cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      23.651                          
 clock uncertainty                                      -0.050      23.601                          

 Setup time                                             -0.542      23.059                          

 Data required time                                                 23.059                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 23.059                          
 Data arrival time                                                  11.969                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.090                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_disp_char/u_lcd_driver/data_req/CLK (GTP_DFF_C)
Endpoint    : u_lcd_disp_char/u_lcd_driver/lcd_de/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.651
  Launch Clock Delay      :  3.651
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=48)       1.429       2.640         nt_sys_clk       
                                                                                   u_lcd_disp_char/u_clk_div/lcd_pclk_or[0]_3/I1 (GTP_LUT5)
                                   td                    0.281       2.921 r       u_lcd_disp_char/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=26)       0.730       3.651         nt_lcd_clk       
                                                                           r       u_lcd_disp_char/u_lcd_driver/data_req/CLK (GTP_DFF_C)

                                   tco                   0.323       3.974 f       u_lcd_disp_char/u_lcd_driver/data_req/Q (GTP_DFF_C)
                                   net (fanout=1)        0.464       4.438         u_lcd_disp_char/u_lcd_driver/data_req
                                                                           f       u_lcd_disp_char/u_lcd_driver/lcd_de/D (GTP_DFF_C)

 Data arrival time                                                   4.438         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=48)       1.429       2.640         nt_sys_clk       
                                                                                   u_lcd_disp_char/u_clk_div/lcd_pclk_or[0]_3/I1 (GTP_LUT5)
                                   td                    0.281       2.921 r       u_lcd_disp_char/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=26)       0.730       3.651         nt_lcd_clk       
                                                                           r       u_lcd_disp_char/u_lcd_driver/lcd_de/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       3.651                          
 clock uncertainty                                       0.000       3.651                          

 Hold time                                               0.047       3.698                          

 Data required time                                                  3.698                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.698                          
 Data arrival time                                                   4.438                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_disp_char/u_clk_div/div_4_cnt/CLK (GTP_DFF_C)
Endpoint    : u_lcd_disp_char/u_clk_div/div_4_cnt/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=48)       3.204       4.415         nt_sys_clk       
                                                                           r       u_lcd_disp_char/u_clk_div/div_4_cnt/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_lcd_disp_char/u_clk_div/div_4_cnt/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       5.291         u_lcd_disp_char/u_clk_div/div_4_cnt
                                                                                   u_lcd_disp_char/u_clk_div/div_4_cnt_inv/I0 (GTP_LUT1)
                                   td                    0.172       5.463 f       u_lcd_disp_char/u_clk_div/div_4_cnt_inv/Z (GTP_LUT1)
                                   net (fanout=1)        0.000       5.463         u_lcd_disp_char/u_clk_div/N3
                                                                           f       u_lcd_disp_char/u_clk_div/div_4_cnt/D (GTP_DFF_C)

 Data arrival time                                                   5.463         Logic Levels: 1  
                                                                                   Logic: 0.495ns(47.233%), Route: 0.553ns(52.767%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=48)       3.204       4.415         nt_sys_clk       
                                                                           r       u_lcd_disp_char/u_clk_div/div_4_cnt/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.463                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.001                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_disp_char/u_clk_div/clk_12_5m/CLK (GTP_DFF_C)
Endpoint    : u_lcd_disp_char/u_clk_div/clk_12_5m/D (GTP_DFF_C)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=48)       3.204       4.415         nt_sys_clk       
                                                                           r       u_lcd_disp_char/u_clk_div/clk_12_5m/CLK (GTP_DFF_C)

                                   tco                   0.323       4.738 f       u_lcd_disp_char/u_clk_div/clk_12_5m/Q (GTP_DFF_C)
                                   net (fanout=2)        0.553       5.291         u_lcd_disp_char/u_clk_div/clk_12_5m
                                                                                   u_lcd_disp_char/u_clk_div/clk_12_5m_ce_mux/I0 (GTP_LUT2)
                                   td                    0.215       5.506 f       u_lcd_disp_char/u_clk_div/clk_12_5m_ce_mux/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       5.506         u_lcd_disp_char/u_clk_div/_N5510
                                                                           f       u_lcd_disp_char/u_clk_div/clk_12_5m/D (GTP_DFF_C)

 Data arrival time                                                   5.506         Logic Levels: 1  
                                                                                   Logic: 0.538ns(49.313%), Route: 0.553ns(50.687%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=48)       3.204       4.415         nt_sys_clk       
                                                                           r       u_lcd_disp_char/u_clk_div/clk_12_5m/CLK (GTP_DFF_C)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.047       4.462                          

 Data required time                                                  4.462                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.462                          
 Data arrival time                                                   5.506                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.044                          
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_disp_char/u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)
Endpoint    : lcd_clk (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=48)       3.204       4.415         nt_sys_clk       
                                                                           r       u_lcd_disp_char/u_rd_id/lcd_id[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       u_lcd_disp_char/u_rd_id/lcd_id[1]/Q (GTP_DFF_CE)
                                   net (fanout=4)        0.641       5.385         u_lcd_disp_char/lcd_id [1]
                                                                                   u_lcd_disp_char/u_clk_div/N39_11/I0 (GTP_LUT4)
                                   td                    0.290       5.675 f       u_lcd_disp_char/u_clk_div/N39_11/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       6.139         u_lcd_disp_char/u_clk_div/_N5514
                                                                                   u_lcd_disp_char/u_clk_div/N39_13/I4 (GTP_LUT5)
                                   td                    0.258       6.397 f       u_lcd_disp_char/u_clk_div/N39_13/Z (GTP_LUT5)
                                   net (fanout=28)       0.918       7.315         u_lcd_disp_char/v_disp [3]
                                                                                   u_lcd_disp_char/u_clk_div/N19_2_cpy/I1 (GTP_LUT2)
                                   td                    0.212       7.527 r       u_lcd_disp_char/u_clk_div/N19_2_cpy/Z (GTP_LUT2)
                                   net (fanout=7)        0.713       8.240         u_lcd_disp_char/u_lcd_driver/v_sync[0]_cpy
                                                                                   u_lcd_disp_char/u_clk_div/lcd_pclk_or[0]_3/I3 (GTP_LUT5)
                                   td                    0.172       8.412 f       u_lcd_disp_char/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=26)       1.357       9.769         nt_lcd_clk       
                                                                                   lcd_clk_obuf/I (GTP_OUTBUF)
                                   td                    2.803      12.572 f       lcd_clk_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000      12.572         lcd_clk          
 lcd_clk                                                                   f       lcd_clk (port)   

 Data arrival time                                                  12.572         Logic Levels: 5  
                                                                                   Logic: 4.064ns(49.822%), Route: 4.093ns(50.178%)
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_disp_char/u_lcd_driver/lcd_de/CLK (GTP_DFF_C)
Endpoint    : lcd_rgb[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=48)       1.429       2.640         nt_sys_clk       
                                                                                   u_lcd_disp_char/u_clk_div/lcd_pclk_or[0]_3/I1 (GTP_LUT5)
                                   td                    0.281       2.921 r       u_lcd_disp_char/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=26)       0.730       3.651         nt_lcd_clk       
                                                                           r       u_lcd_disp_char/u_lcd_driver/lcd_de/CLK (GTP_DFF_C)

                                   tco                   0.329       3.980 r       u_lcd_disp_char/u_lcd_driver/lcd_de/Q (GTP_DFF_C)
                                   net (fanout=49)       1.023       5.003         nt_lcd_de        
                                                                                   u_lcd_disp_char/u_lcd_driver/lcd_de_inv/I0 (GTP_LUT1)
                                   td                    0.185       5.188 r       u_lcd_disp_char/u_lcd_driver/lcd_de_inv/Z (GTP_LUT1)
                                   net (fanout=24)       1.497       6.685         nt_lcd_de_inv    
                                                                                   u_lcd_disp_char.lcd_rgb_tri[0]/T (GTP_OUTBUFT)
                                   tse                   2.810       9.495 f       u_lcd_disp_char.lcd_rgb_tri[0]/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       9.495         nt_lcd_rgb[0]    
 lcd_rgb[0]                                                                f       lcd_rgb[0] (port)

 Data arrival time                                                   9.495         Logic Levels: 2  
                                                                                   Logic: 3.324ns(56.879%), Route: 2.520ns(43.121%)
====================================================================================================

====================================================================================================

Startpoint  : u_lcd_disp_char/u_lcd_driver/lcd_de/CLK (GTP_DFF_C)
Endpoint    : lcd_rgb[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=48)       1.429       2.640         nt_sys_clk       
                                                                                   u_lcd_disp_char/u_clk_div/lcd_pclk_or[0]_3/I1 (GTP_LUT5)
                                   td                    0.281       2.921 r       u_lcd_disp_char/u_clk_div/lcd_pclk_or[0]_3/Z (GTP_LUT5)
                                   net (fanout=26)       0.730       3.651         nt_lcd_clk       
                                                                           r       u_lcd_disp_char/u_lcd_driver/lcd_de/CLK (GTP_DFF_C)

                                   tco                   0.329       3.980 r       u_lcd_disp_char/u_lcd_driver/lcd_de/Q (GTP_DFF_C)
                                   net (fanout=49)       1.023       5.003         nt_lcd_de        
                                                                                   u_lcd_disp_char/u_lcd_driver/lcd_de_inv/I0 (GTP_LUT1)
                                   td                    0.185       5.188 r       u_lcd_disp_char/u_lcd_driver/lcd_de_inv/Z (GTP_LUT1)
                                   net (fanout=24)       1.497       6.685         nt_lcd_de_inv    
                                                                                   u_lcd_disp_char.lcd_rgb_tri[1]/T (GTP_OUTBUFT)
                                   tse                   2.810       9.495 f       u_lcd_disp_char.lcd_rgb_tri[1]/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       9.495         nt_lcd_rgb[1]    
 lcd_rgb[1]                                                                f       lcd_rgb[1] (port)

 Data arrival time                                                   9.495         Logic Levels: 2  
                                                                                   Logic: 3.324ns(56.879%), Route: 2.520ns(43.121%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[7] (port)
Endpoint    : u_lcd_disp_char/u_rd_id/lcd_id[1]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 lcd_rgb[7]                                              0.000       0.000 r       lcd_rgb[7] (port)
                                   net (fanout=1)        0.000       0.000         nt_lcd_rgb[7]    
                                                                                   u_lcd_disp_char.lcd_rgb_tri[7]/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       u_lcd_disp_char.lcd_rgb_tri[7]/O (GTP_IOBUF)
                                   net (fanout=9)        1.372       2.583         _N0              
                                                                                   u_lcd_disp_char/u_rd_id/N31_2/I0 (GTP_LUT2)
                                   td                    0.216       2.799 f       u_lcd_disp_char/u_rd_id/N31_2/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       2.799         u_lcd_disp_char/u_rd_id/N22 [1]
                                                                           f       u_lcd_disp_char/u_rd_id/lcd_id[1]/D (GTP_DFF_CE)

 Data arrival time                                                   2.799         Logic Levels: 2  
                                                                                   Logic: 1.427ns(50.982%), Route: 1.372ns(49.018%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[15] (port)
Endpoint    : u_lcd_disp_char/u_rd_id/lcd_id[8]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 lcd_rgb[15]                                             0.000       0.000 r       lcd_rgb[15] (port)
                                   net (fanout=1)        0.000       0.000         nt_lcd_rgb[15]   
                                                                                   u_lcd_disp_char.lcd_rgb_tri[15]/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       u_lcd_disp_char.lcd_rgb_tri[15]/O (GTP_IOBUF)
                                   net (fanout=9)        1.372       2.583         _N1              
                                                                                   u_lcd_disp_char/u_rd_id/N22_6[4]/I0 (GTP_LUT2)
                                   td                    0.216       2.799 f       u_lcd_disp_char/u_rd_id/N22_6[4]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000       2.799         u_lcd_disp_char/u_rd_id/N22 [8]
                                                                           f       u_lcd_disp_char/u_rd_id/lcd_id[8]/D (GTP_DFF_CE)

 Data arrival time                                                   2.799         Logic Levels: 2  
                                                                                   Logic: 1.427ns(50.982%), Route: 1.372ns(49.018%)
====================================================================================================

====================================================================================================

Startpoint  : lcd_rgb[7] (port)
Endpoint    : u_lcd_disp_char/u_rd_id/lcd_id[2]/D (GTP_DFF_CE)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 lcd_rgb[7]                                              0.000       0.000 r       lcd_rgb[7] (port)
                                   net (fanout=1)        0.000       0.000         nt_lcd_rgb[7]    
                                                                                   u_lcd_disp_char.lcd_rgb_tri[7]/IO (GTP_IOBUF)
                                   td                    1.211       1.211 r       u_lcd_disp_char.lcd_rgb_tri[7]/O (GTP_IOBUF)
                                   net (fanout=9)        1.372       2.583         _N0              
                                                                                   u_lcd_disp_char/u_rd_id/N22_6[1]/I0 (GTP_LUT3)
                                   td                    0.239       2.822 r       u_lcd_disp_char/u_rd_id/N22_6[1]/Z (GTP_LUT3)
                                   net (fanout=1)        0.000       2.822         u_lcd_disp_char/u_rd_id/N22 [2]
                                                                           r       u_lcd_disp_char/u_rd_id/lcd_id[2]/D (GTP_DFF_CE)

 Data arrival time                                                   2.822         Logic Levels: 2  
                                                                                   Logic: 1.450ns(51.382%), Route: 1.372ns(48.618%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width                          ad_clk/CLK   
 9.380       10.000          0.620           Low Pulse Width                           ad_clk/CLK   
 9.380       10.000          0.620           High Pulse Width                          u_lcd_disp_char/u_clk_div/clk_12_5m/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+----------------------------------------------------------------------------------------------+
| Type       | File Name                                                                      
+----------------------------------------------------------------------------------------------+
| Input      | D:/Desktop/50G/31_digital_voltmeter/prj/compile/top_dvm_comp.adf               
|            | D:/Desktop/50G/31_digital_voltmeter/prj/digital_voltmeter.fdc                  
| Output     | D:/Desktop/50G/31_digital_voltmeter/prj/synthesize/top_dvm_syn.adf             
|            | D:/Desktop/50G/31_digital_voltmeter/prj/synthesize/top_dvm_syn.vm              
|            | D:/Desktop/50G/31_digital_voltmeter/prj/synthesize/top_dvm_controlsets.txt     
|            | D:/Desktop/50G/31_digital_voltmeter/prj/synthesize/snr.db                      
|            | D:/Desktop/50G/31_digital_voltmeter/prj/synthesize/top_dvm.snr                 
+----------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 332 MB
Total CPU time to synthesize completion : 0h:0m:8s
Process Total CPU time to synthesize completion : 0h:0m:10s
Total real time to synthesize completion : 0h:0m:9s
