<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p337" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_337{left:782px;bottom:68px;letter-spacing:0.09px;}
#t2_337{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_337{left:630px;bottom:1141px;letter-spacing:-0.15px;}
#t4_337{left:118px;bottom:1088px;letter-spacing:-0.17px;}
#t5_337{left:201px;bottom:1088px;letter-spacing:-0.11px;}
#t6_337{left:118px;bottom:1069px;}
#t7_337{left:70px;bottom:1051px;}
#t8_337{left:70px;bottom:1001px;letter-spacing:-0.08px;}
#t9_337{left:156px;bottom:1001px;letter-spacing:-0.1px;word-spacing:0.01px;}
#ta_337{left:70px;bottom:977px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tb_337{left:70px;bottom:960px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_337{left:70px;bottom:943px;letter-spacing:-0.16px;}
#td_337{left:70px;bottom:917px;}
#te_337{left:96px;bottom:920px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tf_337{left:96px;bottom:904px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tg_337{left:70px;bottom:877px;}
#th_337{left:96px;bottom:881px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ti_337{left:96px;bottom:864px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tj_337{left:70px;bottom:838px;}
#tk_337{left:96px;bottom:841px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tl_337{left:96px;bottom:824px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tm_337{left:96px;bottom:807px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tn_337{left:70px;bottom:757px;letter-spacing:-0.09px;}
#to_337{left:156px;bottom:757px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tp_337{left:70px;bottom:733px;letter-spacing:-0.14px;word-spacing:-1.09px;}
#tq_337{left:70px;bottom:716px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#tr_337{left:70px;bottom:690px;}
#ts_337{left:96px;bottom:694px;letter-spacing:-0.15px;word-spacing:-1.11px;}
#tt_337{left:96px;bottom:677px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tu_337{left:70px;bottom:650px;}
#tv_337{left:96px;bottom:654px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tw_337{left:96px;bottom:637px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#tx_337{left:96px;bottom:620px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#ty_337{left:70px;bottom:596px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tz_337{left:70px;bottom:579px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t10_337{left:70px;bottom:562px;letter-spacing:-0.15px;}
#t11_337{left:70px;bottom:536px;}
#t12_337{left:96px;bottom:539px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t13_337{left:70px;bottom:513px;}
#t14_337{left:96px;bottom:516px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t15_337{left:70px;bottom:492px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t16_337{left:70px;bottom:442px;letter-spacing:-0.08px;}
#t17_337{left:156px;bottom:442px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#t18_337{left:70px;bottom:418px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t19_337{left:70px;bottom:401px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1a_337{left:70px;bottom:384px;letter-spacing:-0.14px;word-spacing:-0.72px;}
#t1b_337{left:70px;bottom:367px;letter-spacing:-0.14px;word-spacing:-0.89px;}
#t1c_337{left:70px;bottom:350px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1d_337{left:70px;bottom:334px;letter-spacing:-0.13px;word-spacing:-0.51px;}
#t1e_337{left:70px;bottom:266px;letter-spacing:0.18px;}
#t1f_337{left:151px;bottom:266px;letter-spacing:0.2px;}
#t1g_337{left:70px;bottom:240px;letter-spacing:-0.13px;word-spacing:-1.14px;}
#t1h_337{left:70px;bottom:224px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1i_337{left:70px;bottom:207px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1j_337{left:70px;bottom:190px;letter-spacing:-0.16px;word-spacing:-1.22px;}
#t1k_337{left:70px;bottom:173px;letter-spacing:-0.17px;word-spacing:-0.42px;}

.s1_337{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_337{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_337{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s4_337{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_337{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s6_337{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s7_337{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts337" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg337Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg337" style="-webkit-user-select: none;"><object width="935" height="1210" data="337/337.svg" type="image/svg+xml" id="pdf337" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_337" class="t s1_337">Vol. 3A </span><span id="t2_337" class="t s1_337">9-55 </span>
<span id="t3_337" class="t s2_337">MULTIPLE-PROCESSOR MANAGEMENT </span>
<span id="t4_337" class="t s3_337">MWAIT </span><span id="t5_337" class="t s3_337">// EAX, ECX = 0 </span>
<span id="t6_337" class="t s3_337">} </span>
<span id="t7_337" class="t s3_337">} </span>
<span id="t8_337" class="t s4_337">9.10.6.5 </span><span id="t9_337" class="t s4_337">Guidelines for Scheduling Threads on Logical Processors Sharing Execution Resources </span>
<span id="ta_337" class="t s5_337">Because the logical processors, the order in which threads are dispatched to logical processors for execution can </span>
<span id="tb_337" class="t s5_337">affect the overall efficiency of a system. The following guidelines are recommended for scheduling threads for </span>
<span id="tc_337" class="t s5_337">execution. </span>
<span id="td_337" class="t s6_337">• </span><span id="te_337" class="t s5_337">Dispatch threads to one logical processor per processor core before dispatching threads to the other logical </span>
<span id="tf_337" class="t s5_337">processor sharing execution resources in the same processor core. </span>
<span id="tg_337" class="t s6_337">• </span><span id="th_337" class="t s5_337">In an MP system with two or more physical packages, distribute threads out over all the physical processors, </span>
<span id="ti_337" class="t s5_337">rather than concentrate them in one or two physical processors. </span>
<span id="tj_337" class="t s6_337">• </span><span id="tk_337" class="t s5_337">Use processor affinity to assign a thread to a specific processor core or package, depending on the cache- </span>
<span id="tl_337" class="t s5_337">sharing topology. The practice increases the chance that the processor’s caches will contain some of the </span>
<span id="tm_337" class="t s5_337">thread’s code and data when it is dispatched for execution after being suspended. </span>
<span id="tn_337" class="t s4_337">9.10.6.6 </span><span id="to_337" class="t s4_337">Eliminate Execution-Based Timing Loops </span>
<span id="tp_337" class="t s5_337">Intel discourages the use of timing loops that depend on a processor’s execution speed to measure time. There are </span>
<span id="tq_337" class="t s5_337">several reasons: </span>
<span id="tr_337" class="t s6_337">• </span><span id="ts_337" class="t s5_337">Timing loops cause problems when they are calibrated on a IA-32 processor running at one frequency and then </span>
<span id="tt_337" class="t s5_337">executed on a processor running at another frequency. </span>
<span id="tu_337" class="t s6_337">• </span><span id="tv_337" class="t s5_337">Routines for calibrating execution-based timing loops produce unpredictable results when run on an IA-32 </span>
<span id="tw_337" class="t s5_337">processor supporting Intel Hyper-Threading Technology. This is due to the sharing of execution resources </span>
<span id="tx_337" class="t s5_337">between the logical processors within a physical package. </span>
<span id="ty_337" class="t s5_337">To avoid the problems described, timing loop routines must use a timing mechanism for the loop that does not </span>
<span id="tz_337" class="t s5_337">depend on the execution speed of the logical processors in the system. The following sources are generally avail- </span>
<span id="t10_337" class="t s5_337">able: </span>
<span id="t11_337" class="t s6_337">• </span><span id="t12_337" class="t s5_337">A high resolution system timer (for example, an Intel 8254). </span>
<span id="t13_337" class="t s6_337">• </span><span id="t14_337" class="t s5_337">A high resolution timer within the processor (such as, the local APIC timer or the time-stamp counter). </span>
<span id="t15_337" class="t s5_337">For additional information, see the Intel® 64 and IA-32 Architectures Optimization Reference Manual. </span>
<span id="t16_337" class="t s4_337">9.10.6.7 </span><span id="t17_337" class="t s4_337">Place Locks and Semaphores in Aligned, 128-Byte Blocks of Memory </span>
<span id="t18_337" class="t s5_337">When software uses locks or semaphores to synchronize processes, threads, or other code sections; Intel recom- </span>
<span id="t19_337" class="t s5_337">mends that only one lock or semaphore be present within a cache line (or 128 byte sector, if 128-byte sector is </span>
<span id="t1a_337" class="t s5_337">supported). In processors based on Intel NetBurst microarchitecture (which support 128-byte sector consisting of </span>
<span id="t1b_337" class="t s5_337">two cache lines), following this recommendation means that each lock or semaphore should be contained in a 128- </span>
<span id="t1c_337" class="t s5_337">byte block of memory that begins on a 128-byte boundary. The practice minimizes the bus traffic required to </span>
<span id="t1d_337" class="t s5_337">service locks. </span>
<span id="t1e_337" class="t s7_337">9.11 </span><span id="t1f_337" class="t s7_337">MP INITIALIZATION FOR P6 FAMILY PROCESSORS </span>
<span id="t1g_337" class="t s5_337">This section describes the MP initialization process for systems that use multiple P6 family processors. This process </span>
<span id="t1h_337" class="t s5_337">uses the MP initialization protocol that was introduced with the Pentium Pro processor (see Section 9.4, “Multiple- </span>
<span id="t1i_337" class="t s5_337">Processor (MP) Initialization”). For P6 family processors, this protocol is typically used to boot 2 or 4 processors </span>
<span id="t1j_337" class="t s5_337">that reside on single system bus; however, it can support from 2 to 15 processors in a multi-clustered system when </span>
<span id="t1k_337" class="t s5_337">the APIC buses are tied together. Larger systems are not supported. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
