
---------- Begin Simulation Statistics ----------
simSeconds                                   0.087522                       # Number of seconds simulated (Second)
simTicks                                  87521571501                       # Number of ticks simulated (Tick)
finalTick                                21229742116001                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   7691.48                       # Real time elapsed on the host (Second)
hostTickRate                                 11379033                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                   40638724                       # Number of bytes of host memory used (Byte)
simInsts                                  11635111670                       # Number of instructions simulated (Count)
simOps                                    11851229898                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  1512728                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    1540826                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                         4483792                       # Number of cpu cycles simulated (Cycle)
system.cpu0.cpi                           1034.800831                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu0.ipc                              0.000966                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.numVMExits                              6                       # total number of KVM exits (Count)
system.cpu0.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu0.numExitSignal                           2                       # exits due to signal delivery (Count)
system.cpu0.numMMIO                                 2                       # number of VM exits due to memory mapped IO (Count)
system.cpu0.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu0.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu0.numHalt                                 2                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu0.numInterrupts                           2                       # number of interrupts delivered (Count)
system.cpu0.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu0.commitStats0.numInsts                4333                       # Number of instructions committed (thread level) (Count)
system.cpu0.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu0.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu0.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.commitStats0.cpi              1034.800831                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu0.commitStats0.ipc                 0.000966                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu0.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu0.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu0.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu0.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu0.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu0.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu0.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu0.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu0.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu0.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu0.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu0.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu0.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu0.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu0.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu0.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu0.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu0.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu0.fetchStats0.fetchRate                   0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.fetchStats0.branchRate                  0                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu0.power_state.pwrStateResidencyTicks::ON 21144446698000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::OFF  85295418001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.numCycles                         2535312                       # Number of cpu cycles simulated (Cycle)
system.cpu1.cpi                            741.102602                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu1.ipc                              0.001349                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.numVMExits                              6                       # total number of KVM exits (Count)
system.cpu1.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu1.numExitSignal                           2                       # exits due to signal delivery (Count)
system.cpu1.numMMIO                                 2                       # number of VM exits due to memory mapped IO (Count)
system.cpu1.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu1.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu1.numHalt                                 2                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu1.numInterrupts                           2                       # number of interrupts delivered (Count)
system.cpu1.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu1.commitStats0.numInsts                3421                       # Number of instructions committed (thread level) (Count)
system.cpu1.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu1.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu1.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.commitStats0.cpi               741.102602                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu1.commitStats0.ipc                 0.001349                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu1.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu1.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu1.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu1.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu1.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu1.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu1.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu1.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu1.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu1.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu1.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu1.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu1.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu1.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu1.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu1.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu1.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu1.fetchStats0.fetchRate                   0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.fetchStats0.branchRate                  0                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu1.power_state.pwrStateResidencyTicks::ON 21144446698000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::OFF  85295418001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu10.numCycles                        2614208                       # Number of cpu cycles simulated (Cycle)
system.cpu10.cpi                         23765.527273                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu10.ipc                             0.000042                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu10.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu10.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu10.numVMExits                             5                       # total number of KVM exits (Count)
system.cpu10.numVMHalfEntries                       1                       # number of KVM entries to finalize pending operations (Count)
system.cpu10.numExitSignal                          4                       # exits due to signal delivery (Count)
system.cpu10.numMMIO                                1                       # number of VM exits due to memory mapped IO (Count)
system.cpu10.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu10.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu10.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu10.numInterrupts                          1                       # number of interrupts delivered (Count)
system.cpu10.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu10.commitStats0.numInsts                110                       # Number of instructions committed (thread level) (Count)
system.cpu10.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu10.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu10.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu10.commitStats0.cpi            23765.527273                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu10.commitStats0.ipc                0.000042                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu10.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu10.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu10.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu10.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu10.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu10.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu10.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu10.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu10.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu10.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu10.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu10.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu10.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu10.executeStats0.instRate                 0                       # Inst execution rate ((Count/Cycle))
system.cpu10.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu10.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu10.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu10.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu10.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu10.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu10.fetchStats0.fetchRate                  0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu10.fetchStats0.branchRate                 0                       # Number of branch fetches per cycle (Ratio)
system.cpu10.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu10.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu10.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu10.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu10.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu10.power_state.pwrStateResidencyTicks::ON 21144446698000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::OFF  85295418001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu10.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu10.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu11.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu11.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu11.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu11.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu11.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu11.numVMExits                             1                       # total number of KVM exits (Count)
system.cpu11.numVMHalfEntries                       1                       # number of KVM entries to finalize pending operations (Count)
system.cpu11.numExitSignal                          1                       # exits due to signal delivery (Count)
system.cpu11.numMMIO                                1                       # number of VM exits due to memory mapped IO (Count)
system.cpu11.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu11.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu11.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu11.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu11.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu11.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu11.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu11.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu11.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu11.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu11.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu11.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu11.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu11.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu11.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu11.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu11.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu11.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu11.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu11.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu11.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu11.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu11.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu11.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu11.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu11.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu11.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu11.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu11.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu11.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu11.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu11.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu11.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu11.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu11.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu11.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu11.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu11.power_state.pwrStateResidencyTicks::ON 21144446698000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::OFF  85295418001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu11.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu11.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu12.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu12.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu12.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu12.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu12.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu12.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu12.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu12.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu12.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu12.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu12.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu12.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu12.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu12.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu12.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu12.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu12.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu12.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu12.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu12.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu12.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu12.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu12.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu12.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu12.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu12.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu12.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu12.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu12.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu12.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu12.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu12.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu12.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu12.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu12.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu12.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu12.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu12.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu12.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu12.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu12.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu12.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu12.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu12.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu12.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu12.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu12.power_state.pwrStateResidencyTicks::ON 21144446698000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::OFF  85295418001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu12.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu12.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu13.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu13.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu13.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu13.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu13.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu13.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu13.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu13.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu13.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu13.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu13.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu13.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu13.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu13.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu13.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu13.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu13.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu13.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu13.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu13.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu13.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu13.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu13.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu13.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu13.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu13.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu13.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu13.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu13.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu13.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu13.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu13.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu13.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu13.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu13.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu13.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu13.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu13.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu13.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu13.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu13.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu13.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu13.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu13.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu13.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu13.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu13.power_state.pwrStateResidencyTicks::ON 21144446698000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::OFF  85295418001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu13.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu13.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu14.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu14.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu14.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu14.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu14.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu14.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu14.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu14.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu14.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu14.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu14.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu14.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu14.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu14.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu14.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu14.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu14.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu14.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu14.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu14.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu14.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu14.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu14.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu14.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu14.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu14.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu14.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu14.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu14.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu14.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu14.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu14.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu14.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu14.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu14.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu14.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu14.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu14.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu14.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu14.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu14.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu14.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu14.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu14.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu14.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu14.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu14.power_state.pwrStateResidencyTicks::ON 21144446698000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::OFF  85295418001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu14.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu14.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu15.numCycles                              0                       # Number of cpu cycles simulated (Cycle)
system.cpu15.cpi                                  nan                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu15.ipc                                  nan                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu15.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu15.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu15.numVMExits                             0                       # total number of KVM exits (Count)
system.cpu15.numVMHalfEntries                       0                       # number of KVM entries to finalize pending operations (Count)
system.cpu15.numExitSignal                          0                       # exits due to signal delivery (Count)
system.cpu15.numMMIO                                0                       # number of VM exits due to memory mapped IO (Count)
system.cpu15.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu15.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu15.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu15.numInterrupts                          0                       # number of interrupts delivered (Count)
system.cpu15.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu15.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu15.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu15.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu15.commitStats0.cpi                     nan                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu15.commitStats0.ipc                     nan                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu15.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu15.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu15.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu15.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu15.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu15.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu15.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu15.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu15.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu15.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu15.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu15.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu15.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu15.executeStats0.instRate               nan                       # Inst execution rate ((Count/Cycle))
system.cpu15.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu15.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu15.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu15.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu15.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu15.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu15.fetchStats0.fetchRate                nan                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu15.fetchStats0.branchRate               nan                       # Number of branch fetches per cycle (Ratio)
system.cpu15.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu15.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu15.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu15.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu15.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu15.power_state.pwrStateResidencyTicks::ON 21144446698000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::OFF  85295418001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu15.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu15.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu16.numCycles                        2653624                       # Number of cpu cycles simulated (Cycle)
system.cpu16.cpi                         24123.854545                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu16.ipc                             0.000041                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu16.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu16.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu16.numVMExits                             5                       # total number of KVM exits (Count)
system.cpu16.numVMHalfEntries                       1                       # number of KVM entries to finalize pending operations (Count)
system.cpu16.numExitSignal                          4                       # exits due to signal delivery (Count)
system.cpu16.numMMIO                                1                       # number of VM exits due to memory mapped IO (Count)
system.cpu16.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu16.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu16.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu16.numInterrupts                          1                       # number of interrupts delivered (Count)
system.cpu16.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu16.commitStats0.numInsts                110                       # Number of instructions committed (thread level) (Count)
system.cpu16.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu16.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu16.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu16.commitStats0.cpi            24123.854545                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu16.commitStats0.ipc                0.000041                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu16.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu16.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu16.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu16.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu16.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu16.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu16.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu16.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu16.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu16.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu16.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu16.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu16.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu16.executeStats0.instRate                 0                       # Inst execution rate ((Count/Cycle))
system.cpu16.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu16.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu16.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu16.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu16.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu16.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu16.fetchStats0.fetchRate                  0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu16.fetchStats0.branchRate                 0                       # Number of branch fetches per cycle (Ratio)
system.cpu16.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu16.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu16.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu16.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu16.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu16.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu16.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu16.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu16.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu16.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu16.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu16.power_state.pwrStateResidencyTicks::ON 21144446698000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.power_state.pwrStateResidencyTicks::OFF  85295418001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu16.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu16.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu16.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu17.numCycles                        2620928                       # Number of cpu cycles simulated (Cycle)
system.cpu17.cpi                         23826.618182                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu17.ipc                             0.000042                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu17.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu17.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu17.numVMExits                             5                       # total number of KVM exits (Count)
system.cpu17.numVMHalfEntries                       1                       # number of KVM entries to finalize pending operations (Count)
system.cpu17.numExitSignal                          4                       # exits due to signal delivery (Count)
system.cpu17.numMMIO                                1                       # number of VM exits due to memory mapped IO (Count)
system.cpu17.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu17.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu17.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu17.numInterrupts                          1                       # number of interrupts delivered (Count)
system.cpu17.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu17.commitStats0.numInsts                110                       # Number of instructions committed (thread level) (Count)
system.cpu17.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu17.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu17.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu17.commitStats0.cpi            23826.618182                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu17.commitStats0.ipc                0.000042                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu17.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu17.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu17.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu17.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu17.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu17.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu17.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu17.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu17.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu17.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu17.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu17.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu17.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu17.executeStats0.instRate                 0                       # Inst execution rate ((Count/Cycle))
system.cpu17.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu17.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu17.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu17.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu17.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu17.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu17.fetchStats0.fetchRate                  0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu17.fetchStats0.branchRate                 0                       # Number of branch fetches per cycle (Ratio)
system.cpu17.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu17.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu17.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu17.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu17.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu17.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu17.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu17.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu17.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu17.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu17.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu17.power_state.pwrStateResidencyTicks::ON 21144446698000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.power_state.pwrStateResidencyTicks::OFF  85295418001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu17.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu17.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu17.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu18.numCycles                        2612992                       # Number of cpu cycles simulated (Cycle)
system.cpu18.cpi                         23754.472727                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu18.ipc                             0.000042                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu18.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu18.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu18.numVMExits                             5                       # total number of KVM exits (Count)
system.cpu18.numVMHalfEntries                       1                       # number of KVM entries to finalize pending operations (Count)
system.cpu18.numExitSignal                          4                       # exits due to signal delivery (Count)
system.cpu18.numMMIO                                1                       # number of VM exits due to memory mapped IO (Count)
system.cpu18.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu18.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu18.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu18.numInterrupts                          1                       # number of interrupts delivered (Count)
system.cpu18.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu18.commitStats0.numInsts                110                       # Number of instructions committed (thread level) (Count)
system.cpu18.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu18.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu18.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu18.commitStats0.cpi            23754.472727                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu18.commitStats0.ipc                0.000042                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu18.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu18.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu18.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu18.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu18.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu18.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu18.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu18.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu18.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu18.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu18.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu18.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu18.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu18.executeStats0.instRate                 0                       # Inst execution rate ((Count/Cycle))
system.cpu18.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu18.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu18.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu18.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu18.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu18.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu18.fetchStats0.fetchRate                  0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu18.fetchStats0.branchRate                 0                       # Number of branch fetches per cycle (Ratio)
system.cpu18.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu18.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu18.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu18.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu18.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu18.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu18.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu18.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu18.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu18.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu18.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu18.power_state.pwrStateResidencyTicks::ON 21144446698000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.power_state.pwrStateResidencyTicks::OFF  85295418001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu18.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu18.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu18.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu19.numCycles                        2604184                       # Number of cpu cycles simulated (Cycle)
system.cpu19.cpi                         23674.400000                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu19.ipc                             0.000042                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu19.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu19.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu19.numVMExits                             5                       # total number of KVM exits (Count)
system.cpu19.numVMHalfEntries                       1                       # number of KVM entries to finalize pending operations (Count)
system.cpu19.numExitSignal                          4                       # exits due to signal delivery (Count)
system.cpu19.numMMIO                                1                       # number of VM exits due to memory mapped IO (Count)
system.cpu19.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu19.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu19.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu19.numInterrupts                          1                       # number of interrupts delivered (Count)
system.cpu19.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu19.commitStats0.numInsts                110                       # Number of instructions committed (thread level) (Count)
system.cpu19.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu19.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu19.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu19.commitStats0.cpi            23674.400000                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu19.commitStats0.ipc                0.000042                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu19.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu19.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu19.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu19.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu19.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu19.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu19.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu19.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu19.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu19.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu19.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu19.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu19.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu19.executeStats0.instRate                 0                       # Inst execution rate ((Count/Cycle))
system.cpu19.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu19.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu19.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu19.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu19.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu19.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu19.fetchStats0.fetchRate                  0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu19.fetchStats0.branchRate                 0                       # Number of branch fetches per cycle (Ratio)
system.cpu19.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu19.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu19.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu19.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu19.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu19.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu19.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu19.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu19.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu19.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu19.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu19.power_state.pwrStateResidencyTicks::ON 21144446698000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.power_state.pwrStateResidencyTicks::OFF  85295418001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu19.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu19.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu19.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu2.numCycles                         2665888                       # Number of cpu cycles simulated (Cycle)
system.cpu2.cpi                          24235.345455                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu2.ipc                              0.000041                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.numVMExits                              5                       # total number of KVM exits (Count)
system.cpu2.numVMHalfEntries                        1                       # number of KVM entries to finalize pending operations (Count)
system.cpu2.numExitSignal                           4                       # exits due to signal delivery (Count)
system.cpu2.numMMIO                                 1                       # number of VM exits due to memory mapped IO (Count)
system.cpu2.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu2.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu2.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu2.numInterrupts                           1                       # number of interrupts delivered (Count)
system.cpu2.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu2.commitStats0.numInsts                 110                       # Number of instructions committed (thread level) (Count)
system.cpu2.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu2.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu2.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.commitStats0.cpi             24235.345455                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu2.commitStats0.ipc                 0.000041                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu2.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu2.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu2.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu2.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu2.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu2.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu2.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu2.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu2.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu2.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu2.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu2.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu2.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu2.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu2.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu2.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu2.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu2.fetchStats0.fetchRate                   0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.fetchStats0.branchRate                  0                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu2.power_state.pwrStateResidencyTicks::ON 21144446698000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::OFF  85295418001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu20.numCycles                        2569836                       # Number of cpu cycles simulated (Cycle)
system.cpu20.cpi                         23362.145455                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu20.ipc                             0.000043                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu20.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu20.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu20.numVMExits                             5                       # total number of KVM exits (Count)
system.cpu20.numVMHalfEntries                       1                       # number of KVM entries to finalize pending operations (Count)
system.cpu20.numExitSignal                          4                       # exits due to signal delivery (Count)
system.cpu20.numMMIO                                1                       # number of VM exits due to memory mapped IO (Count)
system.cpu20.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu20.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu20.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu20.numInterrupts                          1                       # number of interrupts delivered (Count)
system.cpu20.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu20.commitStats0.numInsts                110                       # Number of instructions committed (thread level) (Count)
system.cpu20.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu20.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu20.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu20.commitStats0.cpi            23362.145455                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu20.commitStats0.ipc                0.000043                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu20.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu20.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu20.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu20.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu20.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu20.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu20.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu20.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu20.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu20.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu20.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu20.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu20.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu20.executeStats0.instRate                 0                       # Inst execution rate ((Count/Cycle))
system.cpu20.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu20.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu20.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu20.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu20.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu20.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu20.fetchStats0.fetchRate                  0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu20.fetchStats0.branchRate                 0                       # Number of branch fetches per cycle (Ratio)
system.cpu20.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu20.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu20.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu20.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu20.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu20.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu20.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu20.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu20.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu20.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu20.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu20.power_state.pwrStateResidencyTicks::ON 21144446698000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.power_state.pwrStateResidencyTicks::OFF  85295418001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu20.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu20.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu20.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu21.numCycles                        2543592                       # Number of cpu cycles simulated (Cycle)
system.cpu21.cpi                         23123.563636                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu21.ipc                             0.000043                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu21.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu21.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu21.numVMExits                             4                       # total number of KVM exits (Count)
system.cpu21.numVMHalfEntries                       1                       # number of KVM entries to finalize pending operations (Count)
system.cpu21.numExitSignal                          3                       # exits due to signal delivery (Count)
system.cpu21.numMMIO                                1                       # number of VM exits due to memory mapped IO (Count)
system.cpu21.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu21.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu21.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu21.numInterrupts                          1                       # number of interrupts delivered (Count)
system.cpu21.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu21.commitStats0.numInsts                110                       # Number of instructions committed (thread level) (Count)
system.cpu21.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu21.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu21.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu21.commitStats0.cpi            23123.563636                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu21.commitStats0.ipc                0.000043                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu21.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu21.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu21.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu21.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu21.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu21.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu21.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu21.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu21.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu21.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu21.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu21.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu21.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu21.executeStats0.instRate                 0                       # Inst execution rate ((Count/Cycle))
system.cpu21.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu21.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu21.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu21.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu21.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu21.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu21.fetchStats0.fetchRate                  0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu21.fetchStats0.branchRate                 0                       # Number of branch fetches per cycle (Ratio)
system.cpu21.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu21.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu21.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu21.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu21.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu21.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu21.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu21.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu21.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu21.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu21.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu21.power_state.pwrStateResidencyTicks::ON 21144446698000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.power_state.pwrStateResidencyTicks::OFF  85295418001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu21.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu21.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu21.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu22.numCycles                        2543688                       # Number of cpu cycles simulated (Cycle)
system.cpu22.cpi                         23124.436364                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu22.ipc                             0.000043                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu22.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu22.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu22.numVMExits                             4                       # total number of KVM exits (Count)
system.cpu22.numVMHalfEntries                       1                       # number of KVM entries to finalize pending operations (Count)
system.cpu22.numExitSignal                          3                       # exits due to signal delivery (Count)
system.cpu22.numMMIO                                1                       # number of VM exits due to memory mapped IO (Count)
system.cpu22.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu22.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu22.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu22.numInterrupts                          1                       # number of interrupts delivered (Count)
system.cpu22.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu22.commitStats0.numInsts                110                       # Number of instructions committed (thread level) (Count)
system.cpu22.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu22.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu22.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu22.commitStats0.cpi            23124.436364                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu22.commitStats0.ipc                0.000043                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu22.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu22.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu22.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu22.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu22.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu22.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu22.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu22.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu22.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu22.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu22.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu22.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu22.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu22.executeStats0.instRate                 0                       # Inst execution rate ((Count/Cycle))
system.cpu22.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu22.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu22.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu22.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu22.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu22.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu22.fetchStats0.fetchRate                  0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu22.fetchStats0.branchRate                 0                       # Number of branch fetches per cycle (Ratio)
system.cpu22.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu22.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu22.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu22.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu22.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu22.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu22.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu22.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu22.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu22.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu22.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu22.power_state.pwrStateResidencyTicks::ON 21144446698000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.power_state.pwrStateResidencyTicks::OFF  85295418001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu22.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu22.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu22.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu23.numCycles                        2539856                       # Number of cpu cycles simulated (Cycle)
system.cpu23.cpi                         23089.600000                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu23.ipc                             0.000043                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu23.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu23.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu23.numVMExits                             4                       # total number of KVM exits (Count)
system.cpu23.numVMHalfEntries                       1                       # number of KVM entries to finalize pending operations (Count)
system.cpu23.numExitSignal                          3                       # exits due to signal delivery (Count)
system.cpu23.numMMIO                                1                       # number of VM exits due to memory mapped IO (Count)
system.cpu23.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu23.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu23.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu23.numInterrupts                          1                       # number of interrupts delivered (Count)
system.cpu23.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu23.commitStats0.numInsts                110                       # Number of instructions committed (thread level) (Count)
system.cpu23.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu23.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu23.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu23.commitStats0.cpi            23089.600000                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu23.commitStats0.ipc                0.000043                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu23.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu23.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu23.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu23.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu23.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu23.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu23.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu23.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu23.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu23.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu23.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu23.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu23.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu23.executeStats0.instRate                 0                       # Inst execution rate ((Count/Cycle))
system.cpu23.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu23.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu23.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu23.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu23.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu23.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu23.fetchStats0.fetchRate                  0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu23.fetchStats0.branchRate                 0                       # Number of branch fetches per cycle (Ratio)
system.cpu23.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu23.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu23.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu23.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu23.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu23.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu23.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu23.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu23.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu23.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu23.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu23.power_state.pwrStateResidencyTicks::ON 21144446698000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.power_state.pwrStateResidencyTicks::OFF  85295418001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu23.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu23.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu23.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu24.numCycles                        2546592                       # Number of cpu cycles simulated (Cycle)
system.cpu24.cpi                         23150.836364                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu24.ipc                             0.000043                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu24.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu24.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu24.numVMExits                             4                       # total number of KVM exits (Count)
system.cpu24.numVMHalfEntries                       1                       # number of KVM entries to finalize pending operations (Count)
system.cpu24.numExitSignal                          3                       # exits due to signal delivery (Count)
system.cpu24.numMMIO                                1                       # number of VM exits due to memory mapped IO (Count)
system.cpu24.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu24.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu24.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu24.numInterrupts                          1                       # number of interrupts delivered (Count)
system.cpu24.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu24.commitStats0.numInsts                110                       # Number of instructions committed (thread level) (Count)
system.cpu24.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu24.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu24.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu24.commitStats0.cpi            23150.836364                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu24.commitStats0.ipc                0.000043                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu24.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu24.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu24.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu24.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu24.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu24.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu24.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu24.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu24.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu24.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu24.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu24.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu24.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu24.executeStats0.instRate                 0                       # Inst execution rate ((Count/Cycle))
system.cpu24.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu24.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu24.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu24.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu24.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu24.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu24.fetchStats0.fetchRate                  0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu24.fetchStats0.branchRate                 0                       # Number of branch fetches per cycle (Ratio)
system.cpu24.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu24.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu24.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu24.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu24.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu24.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu24.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu24.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu24.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu24.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu24.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu24.power_state.pwrStateResidencyTicks::ON 21144446698000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.power_state.pwrStateResidencyTicks::OFF  85295418001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu24.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu24.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu24.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu25.numCycles                        2661288                       # Number of cpu cycles simulated (Cycle)
system.cpu25.cpi                         24193.527273                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu25.ipc                             0.000041                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu25.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu25.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu25.numVMExits                             4                       # total number of KVM exits (Count)
system.cpu25.numVMHalfEntries                       1                       # number of KVM entries to finalize pending operations (Count)
system.cpu25.numExitSignal                          3                       # exits due to signal delivery (Count)
system.cpu25.numMMIO                                1                       # number of VM exits due to memory mapped IO (Count)
system.cpu25.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu25.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu25.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu25.numInterrupts                          1                       # number of interrupts delivered (Count)
system.cpu25.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu25.commitStats0.numInsts                110                       # Number of instructions committed (thread level) (Count)
system.cpu25.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu25.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu25.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu25.commitStats0.cpi            24193.527273                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu25.commitStats0.ipc                0.000041                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu25.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu25.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu25.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu25.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu25.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu25.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu25.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu25.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu25.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu25.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu25.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu25.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu25.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu25.executeStats0.instRate                 0                       # Inst execution rate ((Count/Cycle))
system.cpu25.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu25.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu25.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu25.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu25.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu25.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu25.fetchStats0.fetchRate                  0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu25.fetchStats0.branchRate                 0                       # Number of branch fetches per cycle (Ratio)
system.cpu25.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu25.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu25.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu25.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu25.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu25.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu25.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu25.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu25.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu25.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu25.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu25.power_state.pwrStateResidencyTicks::ON 21144446698000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.power_state.pwrStateResidencyTicks::OFF  85295418001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu25.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu25.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu25.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu26.numCycles                        2713792                       # Number of cpu cycles simulated (Cycle)
system.cpu26.cpi                         24670.836364                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu26.ipc                             0.000041                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu26.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu26.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu26.numVMExits                             5                       # total number of KVM exits (Count)
system.cpu26.numVMHalfEntries                       1                       # number of KVM entries to finalize pending operations (Count)
system.cpu26.numExitSignal                          4                       # exits due to signal delivery (Count)
system.cpu26.numMMIO                                1                       # number of VM exits due to memory mapped IO (Count)
system.cpu26.numCoalescedMMIO                       0                       # number of coalesced memory mapped IO requests (Count)
system.cpu26.numIO                                  0                       # number of VM exits due to legacy IO (Count)
system.cpu26.numHalt                                0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu26.numInterrupts                          1                       # number of interrupts delivered (Count)
system.cpu26.numHypercalls                          0                       # number of hypercalls (Count)
system.cpu26.commitStats0.numInsts                110                       # Number of instructions committed (thread level) (Count)
system.cpu26.commitStats0.numOps                    0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu26.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu26.commitStats0.numOpsNotNOP              0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu26.commitStats0.cpi            24670.836364                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu26.commitStats0.ipc                0.000041                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu26.commitStats0.numMemRefs                0                       # Number of memory references committed (Count)
system.cpu26.commitStats0.numFpInsts                0                       # Number of float instructions (Count)
system.cpu26.commitStats0.numIntInsts               0                       # Number of integer instructions (Count)
system.cpu26.commitStats0.numLoadInsts              0                       # Number of load instructions (Count)
system.cpu26.commitStats0.numStoreInsts             0                       # Number of store instructions (Count)
system.cpu26.commitStats0.numVecInsts               0                       # Number of vector instructions (Count)
system.cpu26.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu26.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu26.executeStats0.numInsts                 0                       # Number of executed instructions (Count)
system.cpu26.executeStats0.numNop                   0                       # Number of nop insts executed (Count)
system.cpu26.executeStats0.numBranches              0                       # Number of branches executed (Count)
system.cpu26.executeStats0.numLoadInsts             0                       # Number of load instructions executed (Count)
system.cpu26.executeStats0.numStoreInsts            0                       # Number of stores executed (Count)
system.cpu26.executeStats0.instRate                 0                       # Inst execution rate ((Count/Cycle))
system.cpu26.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu26.executeStats0.numMemRefs               0                       # Number of memory refs (Count)
system.cpu26.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu26.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu26.fetchStats0.numInsts                   0                       # Number of instructions fetched (thread level) (Count)
system.cpu26.fetchStats0.numOps                     0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu26.fetchStats0.fetchRate                  0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu26.fetchStats0.branchRate                 0                       # Number of branch fetches per cycle (Ratio)
system.cpu26.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu26.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu26.mmu.dtb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu26.mmu.dtb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu26.mmu.dtb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu26.mmu.dtb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu26.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu26.mmu.itb.wrAccesses                     0                       # TLB accesses on write requests (Count)
system.cpu26.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu26.mmu.itb.wrMisses                       0                       # TLB misses on write requests (Count)
system.cpu26.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.power_state.numTransitions             1                       # Number of power state transitions (Count)
system.cpu26.power_state.pwrStateResidencyTicks::ON 21144446698000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.power_state.pwrStateResidencyTicks::OFF  85295418001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu26.thread_0.numInsts                      0                       # Number of Instructions committed (Count)
system.cpu26.thread_0.numOps                        0                       # Number of Ops committed (Count)
system.cpu26.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu3.numCycles                         4289532                       # Number of cpu cycles simulated (Cycle)
system.cpu3.cpi                          38995.745455                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu3.ipc                              0.000026                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.numVMExits                              5                       # total number of KVM exits (Count)
system.cpu3.numVMHalfEntries                        1                       # number of KVM entries to finalize pending operations (Count)
system.cpu3.numExitSignal                           4                       # exits due to signal delivery (Count)
system.cpu3.numMMIO                                 1                       # number of VM exits due to memory mapped IO (Count)
system.cpu3.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu3.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu3.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu3.numInterrupts                           1                       # number of interrupts delivered (Count)
system.cpu3.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu3.commitStats0.numInsts                 110                       # Number of instructions committed (thread level) (Count)
system.cpu3.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu3.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu3.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.commitStats0.cpi             38995.745455                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu3.commitStats0.ipc                 0.000026                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu3.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu3.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu3.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu3.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu3.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu3.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu3.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu3.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu3.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu3.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu3.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu3.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu3.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu3.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu3.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu3.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu3.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu3.fetchStats0.fetchRate                   0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.fetchStats0.branchRate                  0                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu3.power_state.pwrStateResidencyTicks::ON 21144446698000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::OFF  85295418001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                         6227559                       # Number of cpu cycles simulated (Cycle)
system.cpu4.cpi                           1796.238535                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu4.ipc                              0.000557                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.numVMExits                              6                       # total number of KVM exits (Count)
system.cpu4.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu4.numExitSignal                           2                       # exits due to signal delivery (Count)
system.cpu4.numMMIO                                 2                       # number of VM exits due to memory mapped IO (Count)
system.cpu4.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu4.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu4.numHalt                                 2                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu4.numInterrupts                           2                       # number of interrupts delivered (Count)
system.cpu4.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu4.commitStats0.numInsts                3467                       # Number of instructions committed (thread level) (Count)
system.cpu4.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu4.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu4.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.commitStats0.cpi              1796.238535                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu4.commitStats0.ipc                 0.000557                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu4.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu4.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu4.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu4.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu4.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu4.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu4.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu4.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu4.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu4.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu4.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu4.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu4.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu4.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu4.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu4.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu4.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu4.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu4.fetchStats0.fetchRate                   0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.fetchStats0.branchRate                  0                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu4.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu4.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu4.power_state.pwrStateResidencyTicks::ON 21144446698000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::OFF  85295418001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                         2518256                       # Number of cpu cycles simulated (Cycle)
system.cpu5.cpi                            776.041911                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu5.ipc                              0.001289                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.numVMExits                              6                       # total number of KVM exits (Count)
system.cpu5.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu5.numExitSignal                           2                       # exits due to signal delivery (Count)
system.cpu5.numMMIO                                 2                       # number of VM exits due to memory mapped IO (Count)
system.cpu5.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu5.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu5.numHalt                                 2                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu5.numInterrupts                           2                       # number of interrupts delivered (Count)
system.cpu5.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu5.commitStats0.numInsts                3245                       # Number of instructions committed (thread level) (Count)
system.cpu5.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu5.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu5.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.commitStats0.cpi               776.041911                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu5.commitStats0.ipc                 0.001289                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu5.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu5.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu5.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu5.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu5.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu5.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu5.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu5.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu5.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu5.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu5.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu5.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu5.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu5.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu5.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu5.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu5.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu5.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu5.fetchStats0.fetchRate                   0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.fetchStats0.branchRate                  0                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu5.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu5.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu5.power_state.pwrStateResidencyTicks::ON 21144446698000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::OFF  85295418001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                         2622192                       # Number of cpu cycles simulated (Cycle)
system.cpu6.cpi                          23838.109091                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu6.ipc                              0.000042                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.numVMExits                              5                       # total number of KVM exits (Count)
system.cpu6.numVMHalfEntries                        1                       # number of KVM entries to finalize pending operations (Count)
system.cpu6.numExitSignal                           4                       # exits due to signal delivery (Count)
system.cpu6.numMMIO                                 1                       # number of VM exits due to memory mapped IO (Count)
system.cpu6.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu6.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu6.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu6.numInterrupts                           1                       # number of interrupts delivered (Count)
system.cpu6.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu6.commitStats0.numInsts                 110                       # Number of instructions committed (thread level) (Count)
system.cpu6.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu6.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu6.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.commitStats0.cpi             23838.109091                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu6.commitStats0.ipc                 0.000042                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu6.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu6.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu6.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu6.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu6.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu6.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu6.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu6.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu6.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu6.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu6.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu6.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu6.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu6.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu6.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu6.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu6.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu6.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu6.fetchStats0.fetchRate                   0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.fetchStats0.branchRate                  0                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu6.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu6.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu6.power_state.pwrStateResidencyTicks::ON 21144446698000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::OFF  85295418001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                         4225951                       # Number of cpu cycles simulated (Cycle)
system.cpu7.cpi                           1193.434341                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu7.ipc                              0.000838                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.numVMExits                              6                       # total number of KVM exits (Count)
system.cpu7.numVMHalfEntries                        0                       # number of KVM entries to finalize pending operations (Count)
system.cpu7.numExitSignal                           2                       # exits due to signal delivery (Count)
system.cpu7.numMMIO                                 2                       # number of VM exits due to memory mapped IO (Count)
system.cpu7.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu7.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu7.numHalt                                 2                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu7.numInterrupts                           2                       # number of interrupts delivered (Count)
system.cpu7.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu7.commitStats0.numInsts                3541                       # Number of instructions committed (thread level) (Count)
system.cpu7.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu7.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu7.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.commitStats0.cpi              1193.434341                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu7.commitStats0.ipc                 0.000838                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu7.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu7.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu7.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu7.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu7.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu7.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu7.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu7.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu7.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu7.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu7.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu7.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu7.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu7.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu7.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu7.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu7.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu7.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu7.fetchStats0.fetchRate                   0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.fetchStats0.branchRate                  0                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu7.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu7.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu7.power_state.pwrStateResidencyTicks::ON 21144446698000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::OFF  85295418001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu8.numCycles                         4321047                       # Number of cpu cycles simulated (Cycle)
system.cpu8.cpi                          39282.245455                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu8.ipc                              0.000025                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu8.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu8.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu8.numVMExits                              5                       # total number of KVM exits (Count)
system.cpu8.numVMHalfEntries                        1                       # number of KVM entries to finalize pending operations (Count)
system.cpu8.numExitSignal                           4                       # exits due to signal delivery (Count)
system.cpu8.numMMIO                                 1                       # number of VM exits due to memory mapped IO (Count)
system.cpu8.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu8.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu8.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu8.numInterrupts                           1                       # number of interrupts delivered (Count)
system.cpu8.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu8.commitStats0.numInsts                 110                       # Number of instructions committed (thread level) (Count)
system.cpu8.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu8.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu8.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu8.commitStats0.cpi             39282.245455                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu8.commitStats0.ipc                 0.000025                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu8.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu8.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu8.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu8.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu8.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu8.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu8.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu8.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu8.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu8.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu8.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu8.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu8.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu8.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu8.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu8.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu8.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu8.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu8.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu8.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu8.fetchStats0.fetchRate                   0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu8.fetchStats0.branchRate                  0                       # Number of branch fetches per cycle (Ratio)
system.cpu8.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu8.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu8.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu8.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu8.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu8.power_state.pwrStateResidencyTicks::ON 21144446698000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::OFF  85295418001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu8.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu8.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu9.numCycles                         3128164                       # Number of cpu cycles simulated (Cycle)
system.cpu9.cpi                          28437.854545                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu9.ipc                              0.000035                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu9.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu9.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu9.numVMExits                              5                       # total number of KVM exits (Count)
system.cpu9.numVMHalfEntries                        1                       # number of KVM entries to finalize pending operations (Count)
system.cpu9.numExitSignal                           4                       # exits due to signal delivery (Count)
system.cpu9.numMMIO                                 1                       # number of VM exits due to memory mapped IO (Count)
system.cpu9.numCoalescedMMIO                        0                       # number of coalesced memory mapped IO requests (Count)
system.cpu9.numIO                                   0                       # number of VM exits due to legacy IO (Count)
system.cpu9.numHalt                                 0                       # number of VM exits due to wait for interrupt instructions (Count)
system.cpu9.numInterrupts                           1                       # number of interrupts delivered (Count)
system.cpu9.numHypercalls                           0                       # number of hypercalls (Count)
system.cpu9.commitStats0.numInsts                 110                       # Number of instructions committed (thread level) (Count)
system.cpu9.commitStats0.numOps                     0                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu9.commitStats0.numInstsNotNOP             0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu9.commitStats0.numOpsNotNOP               0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu9.commitStats0.cpi             28437.854545                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu9.commitStats0.ipc                 0.000035                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu9.commitStats0.numMemRefs                 0                       # Number of memory references committed (Count)
system.cpu9.commitStats0.numFpInsts                 0                       # Number of float instructions (Count)
system.cpu9.commitStats0.numIntInsts                0                       # Number of integer instructions (Count)
system.cpu9.commitStats0.numLoadInsts               0                       # Number of load instructions (Count)
system.cpu9.commitStats0.numStoreInsts              0                       # Number of store instructions (Count)
system.cpu9.commitStats0.numVecInsts                0                       # Number of vector instructions (Count)
system.cpu9.commitStats0.committedInstType::No_OpClass            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IntDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatCvt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMisc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAddAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdCvt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMisc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShift            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShiftAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSqrt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatCvt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatDiv            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMisc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMult            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatMatMultAcc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatSqrt            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceAdd            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdFloatReduceCmp            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAes            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdAesMix            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha1Hash2            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdSha256Hash2            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma2            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdShaSigma3            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::SimdPredAlu            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::Matrix            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixMov            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MatrixOP            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemRead            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::MemWrite            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemRead            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::FloatMemWrite            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::IprAccess            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::InstPrefetch            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideMaskStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorStridedLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorStridedStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIndexedLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIndexedStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorWholeRegisterLoad            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorWholeRegisterStore            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIntegerArith            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorFloatArith            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorFloatConvert            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIntegerReduce            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorFloatReduce            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorMisc            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorIntegerExtension            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::VectorConfig            0                       # Class of committed instruction. (Count)
system.cpu9.commitStats0.committedInstType::total            0                       # Class of committed instruction. (Count)
system.cpu9.executeStats0.numInsts                  0                       # Number of executed instructions (Count)
system.cpu9.executeStats0.numNop                    0                       # Number of nop insts executed (Count)
system.cpu9.executeStats0.numBranches               0                       # Number of branches executed (Count)
system.cpu9.executeStats0.numLoadInsts              0                       # Number of load instructions executed (Count)
system.cpu9.executeStats0.numStoreInsts             0                       # Number of stores executed (Count)
system.cpu9.executeStats0.instRate                  0                       # Inst execution rate ((Count/Cycle))
system.cpu9.executeStats0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu9.executeStats0.numMemRefs                0                       # Number of memory refs (Count)
system.cpu9.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu9.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu9.fetchStats0.numInsts                    0                       # Number of instructions fetched (thread level) (Count)
system.cpu9.fetchStats0.numOps                      0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu9.fetchStats0.fetchRate                   0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu9.fetchStats0.branchRate                  0                       # Number of branch fetches per cycle (Ratio)
system.cpu9.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu9.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu9.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu9.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu9.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu9.power_state.pwrStateResidencyTicks::ON 21144446698000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::OFF  85295418001                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu9.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu9.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                  1537                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                 1537                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                 7400                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                7399                       # Transaction distribution (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::system.ruby.l1_cntrl1.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::system.ruby.l1_cntrl5.sequencer.pio-response-port          212                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::total          220                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          290                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::total          300                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.south_bridge.ide.pio          116                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port          354                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::total          498                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port          312                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::total          328                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           34                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port          884                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::total         1128                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port           22                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port         2062                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port           22                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port           22                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port           22                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port           22                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port           26                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port           26                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port           24                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port           26                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port           26                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port           26                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port           26                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port           26                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl4.sequencer.mem-request-port::total         2670                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.pc.com_1.pio          844                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port         1150                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl5.sequencer.mem-request-port::total         2292                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port          302                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl6.sequencer.mem-request-port::total          316                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           34                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port          485                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl7.sequencer.mem-request-port::total          593                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port          318                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl8.sequencer.mem-request-port::total          338                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port         1478                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port           20                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port           16                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl9.sequencer.mem-request-port::total         1888                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port          452                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl10.sequencer.mem-request-port::total          514                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.pc.com_1.pio            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port          498                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl11.sequencer.mem-request-port::total          578                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port           12                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port          700                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            8                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl12.sequencer.mem-request-port::total          842                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port          426                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl13.sequencer.mem-request-port::total          482                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port          332                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl14.sequencer.mem-request-port::total          356                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port          438                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl15.sequencer.mem-request-port::total          498                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port          332                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl16.sequencer.mem-request-port::total          352                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port          422                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl17.sequencer.mem-request-port::total          476                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port          284                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl18.sequencer.mem-request-port::total          290                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port          360                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl19.sequencer.mem-request-port::total          392                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port          454                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl20.sequencer.mem-request-port::total          516                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port          280                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl21.sequencer.mem-request-port::total          286                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port          330                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl22.sequencer.mem-request-port::total          348                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            6                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port          304                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl23.sequencer.mem-request-port::total          318                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port          408                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl24.sequencer.mem-request-port::total          454                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl25.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl25.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl25.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port          288                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl25.sequencer.mem-request-port::total          294                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl26.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl26.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl26.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            4                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl26.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port          298                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl26.sequencer.mem-request-port::total          306                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                    17873                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::system.ruby.l1_cntrl1.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::system.ruby.l1_cntrl5.sequencer.pio-response-port          424                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::total          440                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          580                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::total          600                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           64                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port          708                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::total          828                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port          624                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::total          656                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port         1768                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::total         2208                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port           48                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           48                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port           44                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           48                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port         4124                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port           48                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port           44                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port           44                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port           44                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port           48                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port           48                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port           48                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port           48                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port           44                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port           48                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port           48                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port           48                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port           48                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port           52                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port           52                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port           48                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port           52                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port           52                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port           52                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port           52                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port           52                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl4.sequencer.mem-request-port::total         5340                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.pc.com_1.pio          422                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port         2300                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl5.sequencer.mem-request-port::total         3318                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port          604                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl6.sequencer.mem-request-port::total          632                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port          972                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl7.sequencer.mem-request-port::total         1140                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port          636                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl8.sequencer.mem-request-port::total          676                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port         2956                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port           32                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl9.sequencer.mem-request-port::total         3776                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port          904                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl10.sequencer.mem-request-port::total         1028                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.pc.com_1.pio            2                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port          996                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl11.sequencer.mem-request-port::total         1150                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port           24                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port         1400                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port           16                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl12.sequencer.mem-request-port::total         1684                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port          852                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl13.sequencer.mem-request-port::total          964                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port           20                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port          664                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl14.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl14.sequencer.mem-request-port::total          712                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port          876                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl15.sequencer.mem-request-port::total          996                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port          664                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl16.sequencer.mem-request-port::total          704                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port          844                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl17.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl17.sequencer.mem-request-port::total          952                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port          568                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl18.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl18.sequencer.mem-request-port::total          580                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port          720                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl19.sequencer.mem-request-port::total          784                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port          908                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl20.sequencer.mem-request-port::total         1032                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl21.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port          560                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl21.sequencer.mem-request-port::total          572                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl15.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl22.sequencer.pio-response-port          660                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl22.sequencer.mem-request-port::total          696                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl5.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port           12                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::system.ruby.l1_cntrl23.sequencer.pio-response-port          608                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl23.sequencer.mem-request-port::total          636                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl4.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl6.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl7.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl8.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl11.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl13.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl14.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl16.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl17.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl19.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl20.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl21.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::system.ruby.l1_cntrl24.sequencer.pio-response-port          816                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl24.sequencer.mem-request-port::total          908                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl25.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl25.sequencer.mem-request-port::system.ruby.l1_cntrl18.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl25.sequencer.mem-request-port::system.ruby.l1_cntrl25.sequencer.pio-response-port          576                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl25.sequencer.mem-request-port::total          588                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl26.sequencer.mem-request-port::system.ruby.l1_cntrl9.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl26.sequencer.mem-request-port::system.ruby.l1_cntrl10.sequencer.pio-response-port            4                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl26.sequencer.mem-request-port::system.ruby.l1_cntrl12.sequencer.pio-response-port            8                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl26.sequencer.mem-request-port::system.ruby.l1_cntrl26.sequencer.pio-response-port          596                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl26.sequencer.mem-request-port::total          612                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                     34212                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer15.occupancy              456423                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer15.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer16.occupancy              532919                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer17.occupancy              492922                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer18.occupancy              973421                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer19.occupancy             1973916                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer19.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer2.occupancy               159500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer20.occupancy             1412423                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer20.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer21.occupancy              471924                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer21.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer22.occupancy              623922                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer23.occupancy              482924                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer24.occupancy             1488917                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer24.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer25.occupancy              607925                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer26.occupancy              656416                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer26.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer27.occupancy              854916                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer28.occupancy              590419                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer28.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer29.occupancy              506921                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer29.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer30.occupancy              594422                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer30.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer31.occupancy              523914                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer31.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer32.occupancy              575922                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer32.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer33.occupancy              469919                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer33.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer34.occupancy              539919                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer34.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer35.occupancy              623418                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer35.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer36.occupancy              461924                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer36.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer37.occupancy              523416                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer37.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer38.occupancy              485423                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer38.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer39.occupancy              590417                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer39.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer40.occupancy              483417                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer40.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer41.occupancy              497417                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer41.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer9.occupancy               538000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer9.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy              162496                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer11.occupancy            2151500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer11.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer13.occupancy            1896000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer13.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer15.occupancy             239000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer15.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer17.occupancy             455000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer17.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer19.occupancy             257000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer19.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer21.occupancy            1517000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer21.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer23.occupancy             399500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer23.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer25.occupancy             450000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer25.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer27.occupancy             666000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer27.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer29.occupancy             375500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer29.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer3.occupancy              224500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer31.occupancy             273500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer31.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer33.occupancy             389000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer33.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer35.occupancy             267500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer35.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer37.occupancy             369000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer37.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer39.occupancy             217500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer39.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer41.occupancy             300500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer41.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer43.occupancy             401000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer43.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer45.occupancy             214500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer45.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer47.occupancy             264000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer47.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer49.occupancy             241000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer49.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer5.occupancy              372500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer51.occupancy             350500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer51.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer53.occupancy             220500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer53.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer55.occupancy             230000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer55.utilization              0.0                       # Layer utilization (Ratio)
system.iobus.respLayer7.occupancy              248500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer9.occupancy              892500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (Ratio)
system.mem_ctrls0.bytesRead::ruby.dir_cntrl0      1240128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.bytesRead::total            1240128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.bytesWritten::ruby.dir_cntrl0        98304                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.bytesWritten::total           98304                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.numReads::ruby.dir_cntrl0        19377                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.numReads::total               19377                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.numWrites::ruby.dir_cntrl0         1536                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.numWrites::total               1536                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.bwRead::ruby.dir_cntrl0     14169398                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.bwRead::total              14169398                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.bwWrite::ruby.dir_cntrl0      1123197                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.bwWrite::total              1123197                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.bwTotal::ruby.dir_cntrl0     15292596                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.bwTotal::total             15292596                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.bytesRead::ruby.dir_cntrl1      1242112                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.bytesRead::total            1242112                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.bytesWritten::ruby.dir_cntrl1        92800                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.bytesWritten::total           92800                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.numReads::ruby.dir_cntrl1        19408                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.numReads::total               19408                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.numWrites::ruby.dir_cntrl1         1450                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.numWrites::total               1450                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.bwRead::ruby.dir_cntrl1     14192067                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.bwRead::total              14192067                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.bwWrite::ruby.dir_cntrl1      1060310                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.bwWrite::total              1060310                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.bwTotal::ruby.dir_cntrl1     15252377                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.bwTotal::total             15252377                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls10.bytesRead::ruby.dir_cntrl10      1249088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.bytesRead::total           1249088                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.bytesWritten::ruby.dir_cntrl10        97152                       # Number of bytes written to this memory (Byte)
system.mem_ctrls10.bytesWritten::total          97152                       # Number of bytes written to this memory (Byte)
system.mem_ctrls10.numReads::ruby.dir_cntrl10        19517                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.numReads::total              19517                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.numWrites::ruby.dir_cntrl10         1518                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls10.numWrites::total              1518                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls10.bwRead::ruby.dir_cntrl10     14271773                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.bwRead::total             14271773                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.bwWrite::ruby.dir_cntrl10      1110035                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.bwWrite::total             1110035                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.bwTotal::ruby.dir_cntrl10     15381808                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.bwTotal::total            15381808                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls11.bytesRead::ruby.dir_cntrl11      1241536                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.bytesRead::total           1241536                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.bytesWritten::ruby.dir_cntrl11        98368                       # Number of bytes written to this memory (Byte)
system.mem_ctrls11.bytesWritten::total          98368                       # Number of bytes written to this memory (Byte)
system.mem_ctrls11.numReads::ruby.dir_cntrl11        19399                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.numReads::total              19399                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.numWrites::ruby.dir_cntrl11         1537                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls11.numWrites::total              1537                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls11.bwRead::ruby.dir_cntrl11     14185486                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.bwRead::total             14185486                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.bwWrite::ruby.dir_cntrl11      1123929                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.bwWrite::total             1123929                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.bwTotal::ruby.dir_cntrl11     15309414                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.bwTotal::total            15309414                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls12.bytesRead::ruby.dir_cntrl12      1243904                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.bytesRead::total           1243904                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.bytesWritten::ruby.dir_cntrl12        94528                       # Number of bytes written to this memory (Byte)
system.mem_ctrls12.bytesWritten::total          94528                       # Number of bytes written to this memory (Byte)
system.mem_ctrls12.numReads::ruby.dir_cntrl12        19436                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.numReads::total              19436                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.numWrites::ruby.dir_cntrl12         1477                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls12.numWrites::total              1477                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls12.bwRead::ruby.dir_cntrl12     14212542                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.bwRead::total             14212542                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.bwWrite::ruby.dir_cntrl12      1080054                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.bwWrite::total             1080054                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.bwTotal::ruby.dir_cntrl12     15292596                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.bwTotal::total            15292596                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls13.bytesRead::ruby.dir_cntrl13      1248960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.bytesRead::total           1248960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.bytesWritten::ruby.dir_cntrl13        94208                       # Number of bytes written to this memory (Byte)
system.mem_ctrls13.bytesWritten::total          94208                       # Number of bytes written to this memory (Byte)
system.mem_ctrls13.numReads::ruby.dir_cntrl13        19515                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.numReads::total              19515                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.numWrites::ruby.dir_cntrl13         1472                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls13.numWrites::total              1472                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls13.bwRead::ruby.dir_cntrl13     14270310                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.bwRead::total             14270310                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.bwWrite::ruby.dir_cntrl13      1076397                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.bwWrite::total             1076397                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.bwTotal::ruby.dir_cntrl13     15346708                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.bwTotal::total            15346708                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls14.bytesRead::ruby.dir_cntrl14      1238976                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.bytesRead::total           1238976                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.bytesWritten::ruby.dir_cntrl14        99008                       # Number of bytes written to this memory (Byte)
system.mem_ctrls14.bytesWritten::total          99008                       # Number of bytes written to this memory (Byte)
system.mem_ctrls14.numReads::ruby.dir_cntrl14        19359                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.numReads::total              19359                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.numWrites::ruby.dir_cntrl14         1547                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls14.numWrites::total              1547                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls14.bwRead::ruby.dir_cntrl14     14156236                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.bwRead::total             14156236                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.bwWrite::ruby.dir_cntrl14      1131241                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.bwWrite::total             1131241                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.bwTotal::ruby.dir_cntrl14     15287477                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.bwTotal::total            15287477                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls15.bytesRead::ruby.dir_cntrl15      1239360                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.bytesRead::total           1239360                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.bytesWritten::ruby.dir_cntrl15        96896                       # Number of bytes written to this memory (Byte)
system.mem_ctrls15.bytesWritten::total          96896                       # Number of bytes written to this memory (Byte)
system.mem_ctrls15.numReads::ruby.dir_cntrl15        19365                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.numReads::total              19365                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.numWrites::ruby.dir_cntrl15         1514                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls15.numWrites::total              1514                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls15.bwRead::ruby.dir_cntrl15     14160623                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.bwRead::total             14160623                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.bwWrite::ruby.dir_cntrl15      1107110                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.bwWrite::total             1107110                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.bwTotal::ruby.dir_cntrl15     15267733                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.bwTotal::total            15267733                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls16.bytesRead::ruby.dir_cntrl16      1236224                       # Number of bytes read from this memory (Byte)
system.mem_ctrls16.bytesRead::total           1236224                       # Number of bytes read from this memory (Byte)
system.mem_ctrls16.bytesWritten::ruby.dir_cntrl16        95232                       # Number of bytes written to this memory (Byte)
system.mem_ctrls16.bytesWritten::total          95232                       # Number of bytes written to this memory (Byte)
system.mem_ctrls16.numReads::ruby.dir_cntrl16        19316                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls16.numReads::total              19316                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls16.numWrites::ruby.dir_cntrl16         1488                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls16.numWrites::total              1488                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls16.bwRead::ruby.dir_cntrl16     14124792                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls16.bwRead::total             14124792                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls16.bwWrite::ruby.dir_cntrl16      1088097                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls16.bwWrite::total             1088097                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls16.bwTotal::ruby.dir_cntrl16     15212890                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls16.bwTotal::total            15212890                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls16.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls17.bytesRead::ruby.dir_cntrl17      1253440                       # Number of bytes read from this memory (Byte)
system.mem_ctrls17.bytesRead::total           1253440                       # Number of bytes read from this memory (Byte)
system.mem_ctrls17.bytesWritten::ruby.dir_cntrl17        95168                       # Number of bytes written to this memory (Byte)
system.mem_ctrls17.bytesWritten::total          95168                       # Number of bytes written to this memory (Byte)
system.mem_ctrls17.numReads::ruby.dir_cntrl17        19585                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls17.numReads::total              19585                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls17.numWrites::ruby.dir_cntrl17         1487                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls17.numWrites::total              1487                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls17.bwRead::ruby.dir_cntrl17     14321498                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls17.bwRead::total             14321498                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls17.bwWrite::ruby.dir_cntrl17      1087366                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls17.bwWrite::total             1087366                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls17.bwTotal::ruby.dir_cntrl17     15408864                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls17.bwTotal::total            15408864                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls17.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls18.bytesRead::ruby.dir_cntrl18      1239616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls18.bytesRead::total           1239616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls18.bytesWritten::ruby.dir_cntrl18        94272                       # Number of bytes written to this memory (Byte)
system.mem_ctrls18.bytesWritten::total          94272                       # Number of bytes written to this memory (Byte)
system.mem_ctrls18.numReads::ruby.dir_cntrl18        19369                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls18.numReads::total              19369                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls18.numWrites::ruby.dir_cntrl18         1473                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls18.numWrites::total              1473                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls18.bwRead::ruby.dir_cntrl18     14163548                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls18.bwRead::total             14163548                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls18.bwWrite::ruby.dir_cntrl18      1077129                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls18.bwWrite::total             1077129                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls18.bwTotal::ruby.dir_cntrl18     15240677                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls18.bwTotal::total            15240677                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls18.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls19.bytesRead::ruby.dir_cntrl19      1246208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls19.bytesRead::total           1246208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls19.bytesWritten::ruby.dir_cntrl19        96320                       # Number of bytes written to this memory (Byte)
system.mem_ctrls19.bytesWritten::total          96320                       # Number of bytes written to this memory (Byte)
system.mem_ctrls19.numReads::ruby.dir_cntrl19        19472                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls19.numReads::total              19472                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls19.numWrites::ruby.dir_cntrl19         1505                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls19.numWrites::total              1505                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls19.bwRead::ruby.dir_cntrl19     14238867                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls19.bwRead::total             14238867                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls19.bwWrite::ruby.dir_cntrl19      1100529                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls19.bwWrite::total             1100529                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls19.bwTotal::ruby.dir_cntrl19     15339395                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls19.bwTotal::total            15339395                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls19.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.bytesRead::ruby.dir_cntrl2      1238464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.bytesRead::total            1238464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.bytesWritten::ruby.dir_cntrl2        94080                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.bytesWritten::total           94080                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.numReads::ruby.dir_cntrl2        19351                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.numReads::total               19351                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.numWrites::ruby.dir_cntrl2         1470                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.numWrites::total               1470                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.bwRead::ruby.dir_cntrl2     14150386                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.bwRead::total              14150386                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.bwWrite::ruby.dir_cntrl2      1074935                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.bwWrite::total              1074935                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.bwTotal::ruby.dir_cntrl2     15225321                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.bwTotal::total             15225321                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls20.bytesRead::ruby.dir_cntrl20      1240576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls20.bytesRead::total           1240576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls20.bytesWritten::ruby.dir_cntrl20        98624                       # Number of bytes written to this memory (Byte)
system.mem_ctrls20.bytesWritten::total          98624                       # Number of bytes written to this memory (Byte)
system.mem_ctrls20.numReads::ruby.dir_cntrl20        19384                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls20.numReads::total              19384                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls20.numWrites::ruby.dir_cntrl20         1541                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls20.numWrites::total              1541                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls20.bwRead::ruby.dir_cntrl20     14174517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls20.bwRead::total             14174517                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls20.bwWrite::ruby.dir_cntrl20      1126854                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls20.bwWrite::total             1126854                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls20.bwTotal::ruby.dir_cntrl20     15301371                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls20.bwTotal::total            15301371                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls20.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls21.bytesRead::ruby.dir_cntrl21      1246016                       # Number of bytes read from this memory (Byte)
system.mem_ctrls21.bytesRead::total           1246016                       # Number of bytes read from this memory (Byte)
system.mem_ctrls21.bytesWritten::ruby.dir_cntrl21        96256                       # Number of bytes written to this memory (Byte)
system.mem_ctrls21.bytesWritten::total          96256                       # Number of bytes written to this memory (Byte)
system.mem_ctrls21.numReads::ruby.dir_cntrl21        19469                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls21.numReads::total              19469                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls21.numWrites::ruby.dir_cntrl21         1504                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls21.numWrites::total              1504                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls21.bwRead::ruby.dir_cntrl21     14236673                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls21.bwRead::total             14236673                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls21.bwWrite::ruby.dir_cntrl21      1099797                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls21.bwWrite::total             1099797                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls21.bwTotal::ruby.dir_cntrl21     15336471                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls21.bwTotal::total            15336471                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls21.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls22.bytesRead::ruby.dir_cntrl22      1250240                       # Number of bytes read from this memory (Byte)
system.mem_ctrls22.bytesRead::total           1250240                       # Number of bytes read from this memory (Byte)
system.mem_ctrls22.bytesWritten::ruby.dir_cntrl22        95232                       # Number of bytes written to this memory (Byte)
system.mem_ctrls22.bytesWritten::total          95232                       # Number of bytes written to this memory (Byte)
system.mem_ctrls22.numReads::ruby.dir_cntrl22        19535                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls22.numReads::total              19535                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls22.numWrites::ruby.dir_cntrl22         1488                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls22.numWrites::total              1488                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls22.bwRead::ruby.dir_cntrl22     14284935                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls22.bwRead::total             14284935                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls22.bwWrite::ruby.dir_cntrl22      1088097                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls22.bwWrite::total             1088097                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls22.bwTotal::ruby.dir_cntrl22     15373033                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls22.bwTotal::total            15373033                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls22.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls23.bytesRead::ruby.dir_cntrl23      1238144                       # Number of bytes read from this memory (Byte)
system.mem_ctrls23.bytesRead::total           1238144                       # Number of bytes read from this memory (Byte)
system.mem_ctrls23.bytesWritten::ruby.dir_cntrl23        93696                       # Number of bytes written to this memory (Byte)
system.mem_ctrls23.bytesWritten::total          93696                       # Number of bytes written to this memory (Byte)
system.mem_ctrls23.numReads::ruby.dir_cntrl23        19346                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls23.numReads::total              19346                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls23.numWrites::ruby.dir_cntrl23         1464                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls23.numWrites::total              1464                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls23.bwRead::ruby.dir_cntrl23     14146730                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls23.bwRead::total             14146730                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls23.bwWrite::ruby.dir_cntrl23      1070548                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls23.bwWrite::total             1070548                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls23.bwTotal::ruby.dir_cntrl23     15217277                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls23.bwTotal::total            15217277                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls23.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls24.bytesRead::ruby.dir_cntrl24      1247808                       # Number of bytes read from this memory (Byte)
system.mem_ctrls24.bytesRead::total           1247808                       # Number of bytes read from this memory (Byte)
system.mem_ctrls24.bytesWritten::ruby.dir_cntrl24        95936                       # Number of bytes written to this memory (Byte)
system.mem_ctrls24.bytesWritten::total          95936                       # Number of bytes written to this memory (Byte)
system.mem_ctrls24.numReads::ruby.dir_cntrl24        19497                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls24.numReads::total              19497                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls24.numWrites::ruby.dir_cntrl24         1499                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls24.numWrites::total              1499                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls24.bwRead::ruby.dir_cntrl24     14257148                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls24.bwRead::total             14257148                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls24.bwWrite::ruby.dir_cntrl24      1096141                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls24.bwWrite::total             1096141                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls24.bwTotal::ruby.dir_cntrl24     15353289                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls24.bwTotal::total            15353289                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls24.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls25.bytesRead::ruby.dir_cntrl25      1240320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls25.bytesRead::total           1240320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls25.bytesWritten::ruby.dir_cntrl25        96704                       # Number of bytes written to this memory (Byte)
system.mem_ctrls25.bytesWritten::total          96704                       # Number of bytes written to this memory (Byte)
system.mem_ctrls25.numReads::ruby.dir_cntrl25        19380                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls25.numReads::total              19380                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls25.numWrites::ruby.dir_cntrl25         1511                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls25.numWrites::total              1511                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls25.bwRead::ruby.dir_cntrl25     14171592                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls25.bwRead::total             14171592                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls25.bwWrite::ruby.dir_cntrl25      1104916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls25.bwWrite::total             1104916                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls25.bwTotal::ruby.dir_cntrl25     15276508                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls25.bwTotal::total            15276508                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls25.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls26.bytesRead::ruby.dir_cntrl26      1242048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls26.bytesRead::total           1242048                       # Number of bytes read from this memory (Byte)
system.mem_ctrls26.bytesWritten::ruby.dir_cntrl26        93504                       # Number of bytes written to this memory (Byte)
system.mem_ctrls26.bytesWritten::total          93504                       # Number of bytes written to this memory (Byte)
system.mem_ctrls26.numReads::ruby.dir_cntrl26        19407                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls26.numReads::total              19407                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls26.numWrites::ruby.dir_cntrl26         1461                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls26.numWrites::total              1461                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls26.bwRead::ruby.dir_cntrl26     14191336                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls26.bwRead::total             14191336                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls26.bwWrite::ruby.dir_cntrl26      1068354                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls26.bwWrite::total             1068354                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls26.bwTotal::ruby.dir_cntrl26     15259689                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls26.bwTotal::total            15259689                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls26.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls27.bytesRead::ruby.dir_cntrl27      1249216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls27.bytesRead::total           1249216                       # Number of bytes read from this memory (Byte)
system.mem_ctrls27.bytesWritten::ruby.dir_cntrl27        92928                       # Number of bytes written to this memory (Byte)
system.mem_ctrls27.bytesWritten::total          92928                       # Number of bytes written to this memory (Byte)
system.mem_ctrls27.numReads::ruby.dir_cntrl27        19519                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls27.numReads::total              19519                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls27.numWrites::ruby.dir_cntrl27         1452                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls27.numWrites::total              1452                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls27.bwRead::ruby.dir_cntrl27     14273235                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls27.bwRead::total             14273235                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls27.bwWrite::ruby.dir_cntrl27      1061773                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls27.bwWrite::total             1061773                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls27.bwTotal::ruby.dir_cntrl27     15335008                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls27.bwTotal::total            15335008                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls27.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls28.bytesRead::ruby.dir_cntrl28      1243584                       # Number of bytes read from this memory (Byte)
system.mem_ctrls28.bytesRead::total           1243584                       # Number of bytes read from this memory (Byte)
system.mem_ctrls28.bytesWritten::ruby.dir_cntrl28        94016                       # Number of bytes written to this memory (Byte)
system.mem_ctrls28.bytesWritten::total          94016                       # Number of bytes written to this memory (Byte)
system.mem_ctrls28.numReads::ruby.dir_cntrl28        19431                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls28.numReads::total              19431                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls28.numWrites::ruby.dir_cntrl28         1469                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls28.numWrites::total              1469                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls28.bwRead::ruby.dir_cntrl28     14208886                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls28.bwRead::total             14208886                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls28.bwWrite::ruby.dir_cntrl28      1074204                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls28.bwWrite::total             1074204                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls28.bwTotal::ruby.dir_cntrl28     15283089                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls28.bwTotal::total            15283089                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls28.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls29.bytesRead::ruby.dir_cntrl29      1239104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls29.bytesRead::total           1239104                       # Number of bytes read from this memory (Byte)
system.mem_ctrls29.bytesWritten::ruby.dir_cntrl29        95360                       # Number of bytes written to this memory (Byte)
system.mem_ctrls29.bytesWritten::total          95360                       # Number of bytes written to this memory (Byte)
system.mem_ctrls29.numReads::ruby.dir_cntrl29        19361                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls29.numReads::total              19361                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls29.numWrites::ruby.dir_cntrl29         1490                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls29.numWrites::total              1490                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls29.bwRead::ruby.dir_cntrl29     14157698                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls29.bwRead::total             14157698                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls29.bwWrite::ruby.dir_cntrl29      1089560                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls29.bwWrite::total             1089560                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls29.bwTotal::ruby.dir_cntrl29     15247258                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls29.bwTotal::total            15247258                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls29.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.bytesRead::ruby.dir_cntrl3      1243200                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.bytesRead::total            1243200                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.bytesWritten::ruby.dir_cntrl3        96640                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.bytesWritten::total           96640                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.numReads::ruby.dir_cntrl3        19425                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.numReads::total               19425                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.numWrites::ruby.dir_cntrl3         1510                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.numWrites::total               1510                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.bwRead::ruby.dir_cntrl3     14204498                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.bwRead::total              14204498                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.bwWrite::ruby.dir_cntrl3      1104185                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.bwWrite::total              1104185                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.bwTotal::ruby.dir_cntrl3     15308683                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.bwTotal::total             15308683                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls30.bytesRead::ruby.dir_cntrl30      1244864                       # Number of bytes read from this memory (Byte)
system.mem_ctrls30.bytesRead::total           1244864                       # Number of bytes read from this memory (Byte)
system.mem_ctrls30.bytesWritten::ruby.dir_cntrl30        98368                       # Number of bytes written to this memory (Byte)
system.mem_ctrls30.bytesWritten::total          98368                       # Number of bytes written to this memory (Byte)
system.mem_ctrls30.numReads::ruby.dir_cntrl30        19451                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls30.numReads::total              19451                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls30.numWrites::ruby.dir_cntrl30         1537                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls30.numWrites::total              1537                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls30.bwRead::ruby.dir_cntrl30     14223511                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls30.bwRead::total             14223511                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls30.bwWrite::ruby.dir_cntrl30      1123929                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls30.bwWrite::total             1123929                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls30.bwTotal::ruby.dir_cntrl30     15347439                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls30.bwTotal::total            15347439                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls30.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls31.bytesRead::ruby.dir_cntrl31      1244416                       # Number of bytes read from this memory (Byte)
system.mem_ctrls31.bytesRead::total           1244416                       # Number of bytes read from this memory (Byte)
system.mem_ctrls31.bytesWritten::ruby.dir_cntrl31        97280                       # Number of bytes written to this memory (Byte)
system.mem_ctrls31.bytesWritten::total          97280                       # Number of bytes written to this memory (Byte)
system.mem_ctrls31.numReads::ruby.dir_cntrl31        19444                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls31.numReads::total              19444                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls31.numWrites::ruby.dir_cntrl31         1520                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls31.numWrites::total              1520                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls31.bwRead::ruby.dir_cntrl31     14218392                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls31.bwRead::total             14218392                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls31.bwWrite::ruby.dir_cntrl31      1111497                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls31.bwWrite::total             1111497                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls31.bwTotal::ruby.dir_cntrl31     15329889                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls31.bwTotal::total            15329889                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls31.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.bytesRead::ruby.dir_cntrl4      1243008                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.bytesRead::total            1243008                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.bytesWritten::ruby.dir_cntrl4        96128                       # Number of bytes written to this memory (Byte)
system.mem_ctrls4.bytesWritten::total           96128                       # Number of bytes written to this memory (Byte)
system.mem_ctrls4.numReads::ruby.dir_cntrl4        19422                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.numReads::total               19422                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.numWrites::ruby.dir_cntrl4         1502                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls4.numWrites::total               1502                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls4.bwRead::ruby.dir_cntrl4     14202304                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.bwRead::total              14202304                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.bwWrite::ruby.dir_cntrl4      1098335                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.bwWrite::total              1098335                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.bwTotal::ruby.dir_cntrl4     15300639                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.bwTotal::total             15300639                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.bytesRead::ruby.dir_cntrl5      1246976                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.bytesRead::total            1246976                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.bytesWritten::ruby.dir_cntrl5        99648                       # Number of bytes written to this memory (Byte)
system.mem_ctrls5.bytesWritten::total           99648                       # Number of bytes written to this memory (Byte)
system.mem_ctrls5.numReads::ruby.dir_cntrl5        19484                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.numReads::total               19484                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.numWrites::ruby.dir_cntrl5         1557                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls5.numWrites::total               1557                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls5.bwRead::ruby.dir_cntrl5     14247642                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.bwRead::total              14247642                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.bwWrite::ruby.dir_cntrl5      1138554                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.bwWrite::total              1138554                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.bwTotal::ruby.dir_cntrl5     15386195                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.bwTotal::total             15386195                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.bytesRead::ruby.dir_cntrl6      1246208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.bytesRead::total            1246208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.bytesWritten::ruby.dir_cntrl6        96320                       # Number of bytes written to this memory (Byte)
system.mem_ctrls6.bytesWritten::total           96320                       # Number of bytes written to this memory (Byte)
system.mem_ctrls6.numReads::ruby.dir_cntrl6        19472                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.numReads::total               19472                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.numWrites::ruby.dir_cntrl6         1505                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls6.numWrites::total               1505                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls6.bwRead::ruby.dir_cntrl6     14238867                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.bwRead::total              14238867                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.bwWrite::ruby.dir_cntrl6      1100529                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.bwWrite::total              1100529                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.bwTotal::ruby.dir_cntrl6     15339395                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.bwTotal::total             15339395                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.bytesRead::ruby.dir_cntrl7      1246784                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.bytesRead::total            1246784                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.bytesWritten::ruby.dir_cntrl7        98368                       # Number of bytes written to this memory (Byte)
system.mem_ctrls7.bytesWritten::total           98368                       # Number of bytes written to this memory (Byte)
system.mem_ctrls7.numReads::ruby.dir_cntrl7        19481                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.numReads::total               19481                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.numWrites::ruby.dir_cntrl7         1537                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls7.numWrites::total               1537                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls7.bwRead::ruby.dir_cntrl7     14245448                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.bwRead::total              14245448                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.bwWrite::ruby.dir_cntrl7      1123929                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.bwWrite::total              1123929                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.bwTotal::ruby.dir_cntrl7     15369377                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.bwTotal::total             15369377                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls8.bytesRead::ruby.dir_cntrl8      1250176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.bytesRead::total            1250176                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.bytesWritten::ruby.dir_cntrl8        98176                       # Number of bytes written to this memory (Byte)
system.mem_ctrls8.bytesWritten::total           98176                       # Number of bytes written to this memory (Byte)
system.mem_ctrls8.numReads::ruby.dir_cntrl8        19534                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.numReads::total               19534                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.numWrites::ruby.dir_cntrl8         1534                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls8.numWrites::total               1534                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls8.bwRead::ruby.dir_cntrl8     14284204                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.bwRead::total              14284204                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.bwWrite::ruby.dir_cntrl8      1121735                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.bwWrite::total              1121735                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.bwTotal::ruby.dir_cntrl8     15405939                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.bwTotal::total             15405939                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls9.bytesRead::ruby.dir_cntrl9      1248960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.bytesRead::total            1248960                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.bytesWritten::ruby.dir_cntrl9        97344                       # Number of bytes written to this memory (Byte)
system.mem_ctrls9.bytesWritten::total           97344                       # Number of bytes written to this memory (Byte)
system.mem_ctrls9.numReads::ruby.dir_cntrl9        19515                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.numReads::total               19515                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.numWrites::ruby.dir_cntrl9         1521                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls9.numWrites::total               1521                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls9.bwRead::ruby.dir_cntrl9     14270310                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.bwRead::total              14270310                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.bwWrite::ruby.dir_cntrl9      1112229                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.bwWrite::total              1112229                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.bwTotal::ruby.dir_cntrl9     15382539                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.bwTotal::total             15382539                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages           32                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes       131072                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs           32                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.delayHistogram::bucket_size           128                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::max_bucket           1279                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::samples          33753877                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::mean            36.210095                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::gmean           32.105203                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::stdev           17.124508                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram               |    33740573     99.96%     99.96% |       13096      0.04%    100.00% |         146      0.00%    100.00% |          35      0.00%    100.00% |          11      0.00%    100.00% |           4      0.00%    100.00% |           4      0.00%    100.00% |           3      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::total            33753877                       # delay histogram for all message (Unspecified)
system.ruby.m_outstandReqHistSeqr::bucket_size            1                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::max_bucket            9                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::samples    519875882                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::mean      1.000000                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::gmean     1.000000                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::stdev     0.000325                       (Unspecified)
system.ruby.m_outstandReqHistSeqr        |           0      0.00%      0.00% |   519875827    100.00%    100.00% |          55      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_outstandReqHistSeqr::total    519875882                       (Unspecified)
system.ruby.m_latencyHistSeqr::bucket_size           64                       (Unspecified)
system.ruby.m_latencyHistSeqr::max_bucket          639                       (Unspecified)
system.ruby.m_latencyHistSeqr::samples      519875879                       (Unspecified)
system.ruby.m_latencyHistSeqr::mean          2.672200                       (Unspecified)
system.ruby.m_latencyHistSeqr::gmean         1.085245                       (Unspecified)
system.ruby.m_latencyHistSeqr::stdev        13.523997                       (Unspecified)
system.ruby.m_latencyHistSeqr            |   512790069     98.64%     98.64% |     5682932      1.09%     99.73% |      950706      0.18%     99.91% |      369734      0.07%     99.98% |       82312      0.02%    100.00% |          99      0.00%    100.00% |          18      0.00%    100.00% |           6      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_latencyHistSeqr::total        519875879                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::bucket_size            1                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::max_bucket            9                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::samples    510240973                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::mean              1                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::gmean             1                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr         |           0      0.00%      0.00% |   510240973    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_hitLatencyHistSeqr::total     510240973                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::bucket_size           64                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::max_bucket          639                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::samples      9634906                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::mean     91.227802                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::gmean    82.600433                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::stdev    43.342550                       (Unspecified)
system.ruby.m_missLatencyHistSeqr        |     2549096     26.46%     26.46% |     5682932     58.98%     85.44% |      950706      9.87%     95.31% |      369734      3.84%     99.14% |       82312      0.85%    100.00% |          99      0.00%    100.00% |          18      0.00%    100.00% |           6      0.00%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_missLatencyHistSeqr::total      9634906                       (Unspecified)
system.ruby.delayVCHist.vnet_0::bucket_size          128                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::max_bucket         1279                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::samples      18656382                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::mean        38.529649                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::gmean       33.117983                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::stdev       19.768302                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0           |    18655512    100.00%    100.00% |         698      0.00%    100.00% |         116      0.00%    100.00% |          29      0.00%    100.00% |          11      0.00%    100.00% |           4      0.00%    100.00% |           4      0.00%    100.00% |           3      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::total        18656382                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_1::bucket_size           32                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::max_bucket          319                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::samples      14929087                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::mean        33.221471                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::gmean       30.876749                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::stdev       11.745950                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1           |     6845036     45.85%     45.85% |     7986447     53.50%     99.35% |       96130      0.64%     99.99% |         964      0.01%    100.00% |         267      0.00%    100.00% |         141      0.00%    100.00% |          66      0.00%    100.00% |          31      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::total        14929087                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_2::bucket_size           64                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::max_bucket          639                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::samples        168408                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::mean        44.184504                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::gmean       32.685631                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::stdev       42.450485                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2           |      141809     84.21%     84.21% |       14675      8.71%     92.92% |        8612      5.11%     98.03% |        3281      1.95%     99.98% |          17      0.01%     99.99% |           8      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::total          168408                       # delay histogram for vnet_2 (Unspecified)
system.ruby.Directory_Controller.Fetch   |       19377      3.12%      3.12% |       19408      3.12%      6.24% |       19351      3.11%      9.35% |       19425      3.12%     12.47% |       19422      3.12%     15.59% |       19484      3.13%     18.72% |       19472      3.13%     21.85% |       19481      3.13%     24.99% |       19534      3.14%     28.13% |       19515      3.14%     31.26% |       19517      3.14%     34.40% |       19399      3.12%     37.52% |       19436      3.12%     40.64% |       19515      3.14%     43.78% |       19359      3.11%     46.89% |       19365      3.11%     50.01% |       19316      3.11%     53.11% |       19585      3.15%     56.26% |       19369      3.11%     59.38% |       19472      3.13%     62.51% |       19384      3.12%     65.62% |       19469      3.13%     68.75% |       19533      3.14%     71.89% |       19346      3.11%     75.00% |       19497      3.13%     78.14% |       19380      3.12%     81.25% |       19407      3.12%     84.37% |       19519      3.14%     87.51% |       19431      3.12%     90.63% |       19361      3.11%     93.75% |       19451      3.13%     96.87% |       19444      3.13%    100.00% (Unspecified)
system.ruby.Directory_Controller.Fetch::total       622024                       (Unspecified)
system.ruby.Directory_Controller.Data    |        1472      3.20%      3.20% |        1386      3.01%      6.21% |        1406      3.05%      9.26% |        1446      3.14%     12.41% |        1438      3.12%     15.53% |        1493      3.24%     18.77% |        1441      3.13%     21.90% |        1473      3.20%     25.10% |        1470      3.19%     28.30% |        1457      3.17%     31.46% |        1454      3.16%     34.62% |        1473      3.20%     37.82% |        1413      3.07%     40.89% |        1408      3.06%     43.95% |        1483      3.22%     47.17% |        1450      3.15%     50.32% |        1424      3.09%     53.42% |        1423      3.09%     56.51% |        1409      3.06%     59.57% |        1441      3.13%     62.70% |        1477      3.21%     65.91% |        1440      3.13%     69.04% |        1424      3.09%     72.13% |        1400      3.04%     75.17% |        1435      3.12%     78.29% |        1447      3.14%     81.44% |        1397      3.04%     84.47% |        1388      3.02%     87.49% |        1405      3.05%     90.54% |        1426      3.10%     93.64% |        1473      3.20%     96.84% |        1456      3.16%    100.00% (Unspecified)
system.ruby.Directory_Controller.Data::total        46028                       (Unspecified)
system.ruby.Directory_Controller.Memory_Data |       19377      3.12%      3.12% |       19408      3.12%      6.24% |       19351      3.11%      9.35% |       19425      3.12%     12.47% |       19422      3.12%     15.59% |       19484      3.13%     18.72% |       19472      3.13%     21.85% |       19481      3.13%     24.99% |       19534      3.14%     28.13% |       19515      3.14%     31.26% |       19517      3.14%     34.40% |       19399      3.12%     37.52% |       19436      3.12%     40.64% |       19515      3.14%     43.78% |       19359      3.11%     46.89% |       19365      3.11%     50.01% |       19316      3.11%     53.11% |       19585      3.15%     56.26% |       19369      3.11%     59.38% |       19472      3.13%     62.51% |       19384      3.12%     65.62% |       19469      3.13%     68.75% |       19535      3.14%     71.89% |       19346      3.11%     75.00% |       19497      3.13%     78.14% |       19380      3.12%     81.25% |       19407      3.12%     84.37% |       19519      3.14%     87.51% |       19431      3.12%     90.63% |       19361      3.11%     93.75% |       19451      3.13%     96.87% |       19444      3.13%    100.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Data::total       622026                       (Unspecified)
system.ruby.Directory_Controller.Memory_Ack |        1536      3.19%      3.19% |        1450      3.02%      6.21% |        1470      3.06%      9.27% |        1510      3.14%     12.41% |        1502      3.12%     15.53% |        1557      3.24%     18.77% |        1505      3.13%     21.90% |        1537      3.20%     25.10% |        1534      3.19%     28.29% |        1521      3.16%     31.45% |        1518      3.16%     34.61% |        1537      3.20%     37.81% |        1477      3.07%     40.88% |        1472      3.06%     43.94% |        1547      3.22%     47.16% |        1514      3.15%     50.31% |        1488      3.10%     53.41% |        1487      3.09%     56.50% |        1473      3.06%     59.56% |        1505      3.13%     62.69% |        1541      3.21%     65.90% |        1504      3.13%     69.03% |        1488      3.10%     72.12% |        1464      3.05%     75.17% |        1499      3.12%     78.28% |        1511      3.14%     81.43% |        1461      3.04%     84.47% |        1452      3.02%     87.49% |        1469      3.06%     90.54% |        1490      3.10%     93.64% |        1537      3.20%     96.84% |        1520      3.16%    100.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Ack::total        48076                       (Unspecified)
system.ruby.Directory_Controller.DMA_READ |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           6    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.Directory_Controller.DMA_READ::total            6                       (Unspecified)
system.ruby.Directory_Controller.DMA_WRITE |          64      3.12%      3.12% |          64      3.12%      6.25% |          64      3.12%      9.38% |          64      3.12%     12.50% |          64      3.12%     15.62% |          64      3.12%     18.75% |          64      3.12%     21.88% |          64      3.12%     25.00% |          64      3.12%     28.12% |          64      3.12%     31.25% |          64      3.12%     34.38% |          64      3.12%     37.50% |          64      3.12%     40.62% |          64      3.12%     43.75% |          64      3.12%     46.88% |          64      3.12%     50.00% |          64      3.12%     53.12% |          64      3.12%     56.25% |          64      3.12%     59.38% |          64      3.12%     62.50% |          64      3.12%     65.62% |          64      3.12%     68.75% |          64      3.12%     71.88% |          64      3.12%     75.00% |          64      3.12%     78.12% |          64      3.12%     81.25% |          64      3.12%     84.38% |          64      3.12%     87.50% |          64      3.12%     90.62% |          64      3.12%     93.75% |          64      3.12%     96.88% |          64      3.12%    100.00% (Unspecified)
system.ruby.Directory_Controller.DMA_WRITE::total         2048                       (Unspecified)
system.ruby.Directory_Controller.CleanReplacement |        2062      3.14%      3.14% |        2058      3.13%      6.27% |        2017      3.07%      9.34% |        2093      3.19%     12.53% |        1986      3.02%     15.55% |        2026      3.08%     18.64% |        2080      3.17%     21.81% |        2071      3.15%     24.96% |        2069      3.15%     28.11% |        2152      3.28%     31.39% |        2048      3.12%     34.50% |        2081      3.17%     37.67% |        2063      3.14%     40.81% |        2164      3.29%     44.11% |        2080      3.17%     47.27% |        1992      3.03%     50.31% |        2013      3.06%     53.37% |        2113      3.22%     56.59% |        2050      3.12%     59.71% |        2050      3.12%     62.83% |        1986      3.02%     65.86% |        2101      3.20%     69.05% |        2029      3.09%     72.14% |        2058      3.13%     75.28% |        2068      3.15%     78.43% |        2038      3.10%     81.53% |        2006      3.05%     84.58% |        2039      3.10%     87.69% |        2028      3.09%     90.77% |        2043      3.11%     93.89% |        2061      3.14%     97.02% |        1955      2.98%    100.00% (Unspecified)
system.ruby.Directory_Controller.CleanReplacement::total        65680                       (Unspecified)
system.ruby.Directory_Controller.I.Fetch |       19377      3.12%      3.12% |       19408      3.12%      6.24% |       19351      3.11%      9.35% |       19425      3.12%     12.47% |       19422      3.12%     15.59% |       19484      3.13%     18.72% |       19472      3.13%     21.85% |       19481      3.13%     24.99% |       19534      3.14%     28.13% |       19515      3.14%     31.26% |       19517      3.14%     34.40% |       19399      3.12%     37.52% |       19436      3.12%     40.64% |       19515      3.14%     43.78% |       19359      3.11%     46.89% |       19365      3.11%     50.01% |       19316      3.11%     53.11% |       19585      3.15%     56.26% |       19369      3.11%     59.38% |       19472      3.13%     62.51% |       19384      3.12%     65.62% |       19469      3.13%     68.75% |       19533      3.14%     71.89% |       19346      3.11%     75.00% |       19497      3.13%     78.14% |       19380      3.12%     81.25% |       19407      3.12%     84.37% |       19519      3.14%     87.51% |       19431      3.12%     90.63% |       19361      3.11%     93.75% |       19451      3.13%     96.87% |       19444      3.13%    100.00% (Unspecified)
system.ruby.Directory_Controller.I.Fetch::total       622024                       (Unspecified)
system.ruby.Directory_Controller.I.DMA_READ |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.Directory_Controller.I.DMA_READ::total            2                       (Unspecified)
system.ruby.Directory_Controller.I.DMA_WRITE |          64      3.12%      3.12% |          64      3.12%      6.25% |          64      3.12%      9.38% |          64      3.12%     12.50% |          64      3.12%     15.62% |          64      3.12%     18.75% |          64      3.12%     21.88% |          64      3.12%     25.00% |          64      3.12%     28.12% |          64      3.12%     31.25% |          64      3.12%     34.38% |          64      3.12%     37.50% |          64      3.12%     40.62% |          64      3.12%     43.75% |          64      3.12%     46.88% |          64      3.12%     50.00% |          64      3.12%     53.12% |          64      3.12%     56.25% |          64      3.12%     59.38% |          64      3.12%     62.50% |          64      3.12%     65.62% |          64      3.12%     68.75% |          64      3.12%     71.88% |          64      3.12%     75.00% |          64      3.12%     78.12% |          64      3.12%     81.25% |          64      3.12%     84.38% |          64      3.12%     87.50% |          64      3.12%     90.62% |          64      3.12%     93.75% |          64      3.12%     96.88% |          64      3.12%    100.00% (Unspecified)
system.ruby.Directory_Controller.I.DMA_WRITE::total         2048                       (Unspecified)
system.ruby.Directory_Controller.ID.Memory_Data |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.Directory_Controller.ID.Memory_Data::total            2                       (Unspecified)
system.ruby.Directory_Controller.ID_W.Memory_Ack |          64      3.12%      3.12% |          64      3.12%      6.25% |          64      3.12%      9.38% |          64      3.12%     12.50% |          64      3.12%     15.62% |          64      3.12%     18.75% |          64      3.12%     21.88% |          64      3.12%     25.00% |          64      3.12%     28.12% |          64      3.12%     31.25% |          64      3.12%     34.38% |          64      3.12%     37.50% |          64      3.12%     40.62% |          64      3.12%     43.75% |          64      3.12%     46.88% |          64      3.12%     50.00% |          64      3.12%     53.12% |          64      3.12%     56.25% |          64      3.12%     59.38% |          64      3.12%     62.50% |          64      3.12%     65.62% |          64      3.12%     68.75% |          64      3.12%     71.88% |          64      3.12%     75.00% |          64      3.12%     78.12% |          64      3.12%     81.25% |          64      3.12%     84.38% |          64      3.12%     87.50% |          64      3.12%     90.62% |          64      3.12%     93.75% |          64      3.12%     96.88% |          64      3.12%    100.00% (Unspecified)
system.ruby.Directory_Controller.ID_W.Memory_Ack::total         2048                       (Unspecified)
system.ruby.Directory_Controller.M.Data  |        1472      3.20%      3.20% |        1386      3.01%      6.21% |        1406      3.05%      9.26% |        1446      3.14%     12.41% |        1438      3.12%     15.53% |        1493      3.24%     18.77% |        1441      3.13%     21.91% |        1473      3.20%     25.11% |        1470      3.19%     28.30% |        1457      3.17%     31.47% |        1454      3.16%     34.63% |        1473      3.20%     37.83% |        1413      3.07%     40.90% |        1408      3.06%     43.96% |        1483      3.22%     47.18% |        1450      3.15%     50.33% |        1424      3.09%     53.42% |        1423      3.09%     56.51% |        1409      3.06%     59.58% |        1441      3.13%     62.71% |        1477      3.21%     65.92% |        1440      3.13%     69.04% |        1420      3.09%     72.13% |        1400      3.04%     75.17% |        1435      3.12%     78.29% |        1447      3.14%     81.43% |        1397      3.04%     84.47% |        1388      3.02%     87.48% |        1405      3.05%     90.54% |        1426      3.10%     93.64% |        1473      3.20%     96.84% |        1456      3.16%    100.00% (Unspecified)
system.ruby.Directory_Controller.M.Data::total        46024                       (Unspecified)
system.ruby.Directory_Controller.M.DMA_READ |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.Directory_Controller.M.DMA_READ::total            4                       (Unspecified)
system.ruby.Directory_Controller.M.CleanReplacement |        2062      3.14%      3.14% |        2058      3.13%      6.27% |        2017      3.07%      9.34% |        2093      3.19%     12.53% |        1986      3.02%     15.55% |        2026      3.08%     18.64% |        2080      3.17%     21.81% |        2071      3.15%     24.96% |        2069      3.15%     28.11% |        2152      3.28%     31.39% |        2048      3.12%     34.50% |        2081      3.17%     37.67% |        2063      3.14%     40.81% |        2164      3.29%     44.11% |        2080      3.17%     47.27% |        1992      3.03%     50.31% |        2013      3.06%     53.37% |        2113      3.22%     56.59% |        2050      3.12%     59.71% |        2050      3.12%     62.83% |        1986      3.02%     65.86% |        2101      3.20%     69.05% |        2029      3.09%     72.14% |        2058      3.13%     75.28% |        2068      3.15%     78.43% |        2038      3.10%     81.53% |        2006      3.05%     84.58% |        2039      3.10%     87.69% |        2028      3.09%     90.77% |        2043      3.11%     93.89% |        2061      3.14%     97.02% |        1955      2.98%    100.00% (Unspecified)
system.ruby.Directory_Controller.M.CleanReplacement::total        65680                       (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data |       19377      3.12%      3.12% |       19408      3.12%      6.24% |       19351      3.11%      9.35% |       19425      3.12%     12.47% |       19422      3.12%     15.59% |       19484      3.13%     18.72% |       19472      3.13%     21.85% |       19481      3.13%     24.99% |       19534      3.14%     28.13% |       19515      3.14%     31.26% |       19517      3.14%     34.40% |       19399      3.12%     37.52% |       19436      3.12%     40.64% |       19515      3.14%     43.78% |       19359      3.11%     46.89% |       19365      3.11%     50.01% |       19316      3.11%     53.11% |       19585      3.15%     56.26% |       19369      3.11%     59.38% |       19472      3.13%     62.51% |       19384      3.12%     65.62% |       19469      3.13%     68.75% |       19533      3.14%     71.89% |       19346      3.11%     75.00% |       19497      3.13%     78.14% |       19380      3.12%     81.25% |       19407      3.12%     84.37% |       19519      3.14%     87.51% |       19431      3.12%     90.63% |       19361      3.11%     93.75% |       19451      3.13%     96.87% |       19444      3.13%    100.00% (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data::total       622024                       (Unspecified)
system.ruby.Directory_Controller.MI.Memory_Ack |        1472      3.20%      3.20% |        1386      3.01%      6.21% |        1406      3.05%      9.26% |        1446      3.14%     12.41% |        1438      3.12%     15.53% |        1493      3.24%     18.77% |        1441      3.13%     21.91% |        1473      3.20%     25.11% |        1470      3.19%     28.30% |        1457      3.17%     31.47% |        1454      3.16%     34.63% |        1473      3.20%     37.83% |        1413      3.07%     40.90% |        1408      3.06%     43.96% |        1483      3.22%     47.18% |        1450      3.15%     50.33% |        1424      3.09%     53.42% |        1423      3.09%     56.51% |        1409      3.06%     59.58% |        1441      3.13%     62.71% |        1477      3.21%     65.92% |        1440      3.13%     69.04% |        1420      3.09%     72.13% |        1400      3.04%     75.17% |        1435      3.12%     78.29% |        1447      3.14%     81.43% |        1397      3.04%     84.47% |        1388      3.02%     87.48% |        1405      3.05%     90.54% |        1426      3.10%     93.64% |        1473      3.20%     96.84% |        1456      3.16%    100.00% (Unspecified)
system.ruby.Directory_Controller.MI.Memory_Ack::total        46024                       (Unspecified)
system.ruby.Directory_Controller.M_DRD.Data |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.Directory_Controller.M_DRD.Data::total            4                       (Unspecified)
system.ruby.Directory_Controller.M_DRDI.Memory_Ack |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.Directory_Controller.M_DRDI.Memory_Ack::total            4                       (Unspecified)
system.ruby.DMA_Controller.ReadRequest   |           6    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.ReadRequest::total            6                       (Unspecified)
system.ruby.DMA_Controller.WriteRequest  |        2048    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.WriteRequest::total         2048                       (Unspecified)
system.ruby.DMA_Controller.Data          |           6    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.Data::total              6                       (Unspecified)
system.ruby.DMA_Controller.Ack           |        2048    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.Ack::total            2048                       (Unspecified)
system.ruby.DMA_Controller.READY.ReadRequest |           6    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.READY.ReadRequest::total            6                       (Unspecified)
system.ruby.DMA_Controller.READY.WriteRequest |        2048    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.READY.WriteRequest::total         2048                       (Unspecified)
system.ruby.DMA_Controller.BUSY_RD.Data  |           6    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.BUSY_RD.Data::total            6                       (Unspecified)
system.ruby.DMA_Controller.BUSY_WR.Ack   |        2048    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.BUSY_WR.Ack::total         2048                       (Unspecified)
system.ruby.L1Cache_Controller.Load      |     3122355      3.70%      3.70% |     3109485      3.68%      7.38% |     3100337      3.67%     11.04% |     3516379      4.16%     15.21% |     4165120      4.93%     20.14% |     3631765      4.30%     24.43% |     3105144      3.67%     28.11% |     3152758      3.73%     31.84% |     3140992      3.72%     35.56% |     3779910      4.47%     40.03% |     3225893      3.82%     43.85% |     3251350      3.85%     47.70% |      563503      0.67%     48.36% |     3178870      3.76%     52.13% |     3103272      3.67%     55.80% |     3176608      3.76%     59.56% |     3147004      3.72%     63.28% |     3098893      3.67%     66.95% |     3073938      3.64%     70.59% |     3087280      3.65%     74.24% |     3206486      3.79%     78.04% |     3083683      3.65%     81.69% |     3124369      3.70%     85.38% |     3085469      3.65%     89.04% |     3099718      3.67%     92.70% |     3095351      3.66%     96.37% |     3069701      3.63%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Load::total     84495633                       (Unspecified)
system.ruby.L1Cache_Controller.Ifetch    |    14831936      3.67%      3.67% |    14868708      3.68%      7.36% |    14772151      3.66%     11.02% |    16791733      4.16%     15.18% |    19815927      4.91%     20.09% |    17294959      4.29%     24.37% |    14801509      3.67%     28.04% |    15074526      3.73%     31.78% |    14956683      3.71%     35.48% |    17974071      4.45%     39.93% |    15361895      3.81%     43.74% |    15500767      3.84%     47.58% |     3625424      0.90%     48.48% |    15133164      3.75%     52.23% |    14791495      3.66%     55.89% |    15139228      3.75%     59.64% |    15011210      3.72%     63.36% |    14768012      3.66%     67.02% |    14643922      3.63%     70.65% |    14696142      3.64%     74.29% |    15272944      3.78%     78.08% |    14708110      3.64%     81.72% |    14920320      3.70%     85.42% |    14723063      3.65%     89.06% |    14764888      3.66%     92.72% |    14741340      3.65%     96.37% |    14631472      3.63%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ifetch::total    403615599                       (Unspecified)
system.ruby.L1Cache_Controller.Store     |     1140994      3.59%      3.59% |     1132558      3.57%      7.16% |     1124924      3.54%     10.70% |     1289490      4.06%     14.76% |     1529859      4.82%     19.57% |     1334764      4.20%     23.78% |     1119693      3.52%     27.30% |     1147220      3.61%     30.91% |     1123585      3.54%     34.45% |     1382188      4.35%     38.80% |     1179162      3.71%     42.51% |     1198394      3.77%     46.29% |     1240464      3.91%     50.19% |     1154144      3.63%     53.83% |     1123767      3.54%     57.36% |     1162594      3.66%     61.02% |     1149685      3.62%     64.64% |     1115964      3.51%     68.16% |     1121078      3.53%     71.69% |     1115058      3.51%     75.20% |     1159466      3.65%     78.85% |     1116367      3.51%     82.36% |     1137809      3.58%     85.94% |     1113587      3.51%     89.45% |     1119185      3.52%     92.97% |     1116720      3.52%     96.49% |     1115961      3.51%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Store::total     31764680                       (Unspecified)
system.ruby.L1Cache_Controller.Inv       |        2228      2.91%      2.91% |        2559      3.35%      6.26% |        2708      3.54%      9.80% |        3827      5.01%     14.81% |        4732      6.19%     21.00% |        3796      4.97%     25.96% |        2426      3.17%     29.14% |        2920      3.82%     32.96% |        2401      3.14%     36.10% |        3667      4.80%     40.89% |        2897      3.79%     44.68% |        3111      4.07%     48.75% |        2650      3.47%     52.22% |        2989      3.91%     56.13% |        2646      3.46%     59.59% |        3022      3.95%     63.54% |        2970      3.88%     67.43% |        2276      2.98%     70.40% |        2593      3.39%     73.80% |        2414      3.16%     76.95% |        2797      3.66%     80.61% |        2667      3.49%     84.10% |        2390      3.13%     87.23% |        2374      3.11%     90.33% |        2426      3.17%     93.50% |        2411      3.15%     96.66% |        2555      3.34%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Inv::total        76452                       (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement |      347817      3.63%      3.63% |      351258      3.67%      7.31% |      351362      3.67%     10.98% |      389069      4.07%     15.04% |      456978      4.78%     19.82% |      398547      4.16%     23.98% |      346765      3.62%     27.61% |      347238      3.63%     31.23% |      346253      3.62%     34.85% |      420079      4.39%     39.24% |      367467      3.84%     43.08% |      366826      3.83%     46.92% |      231289      2.42%     49.33% |      354173      3.70%     53.03% |      341715      3.57%     56.60% |      357132      3.73%     60.34% |      352878      3.69%     64.02% |      340604      3.56%     67.58% |      338444      3.54%     71.12% |      340231      3.56%     74.68% |      360230      3.76%     78.44% |      338147      3.53%     81.97% |      358157      3.74%     85.72% |      336509      3.52%     89.23% |      346668      3.62%     92.85% |      340835      3.56%     96.42% |      342959      3.58%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement::total      9569630                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX  |        1905      3.75%      3.75% |        1949      3.84%      7.59% |        1957      3.86%     11.45% |        1939      3.82%     15.27% |        1729      3.41%     18.68% |        1853      3.65%     22.33% |        1920      3.78%     26.11% |        1923      3.79%     29.90% |        1988      3.92%     33.82% |        1903      3.75%     37.57% |        1920      3.78%     41.35% |        2251      4.44%     45.79% |         416      0.82%     46.61% |        1901      3.75%     50.36% |        1847      3.64%     54.00% |        1797      3.54%     57.54% |        1962      3.87%     61.40% |        1979      3.90%     65.30% |        1957      3.86%     69.16% |        1904      3.75%     72.91% |        1788      3.52%     76.43% |        1958      3.86%     80.29% |        2414      4.76%     85.05% |        1971      3.88%     88.93% |        1982      3.91%     92.84% |        1897      3.74%     96.58% |        1737      3.42%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX::total        50747                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS  |        1638      3.97%      3.97% |        1519      3.69%      7.66% |        1381      3.35%     11.01% |        1908      4.63%     15.64% |        2188      5.31%     20.95% |        1824      4.43%     25.38% |        1373      3.33%     28.71% |        1565      3.80%     32.51% |        1315      3.19%     35.70% |        2062      5.00%     40.70% |        1601      3.89%     44.59% |        1402      3.40%     47.99% |        1507      3.66%     51.65% |        1640      3.98%     55.63% |        1522      3.69%     59.32% |        1599      3.88%     63.20% |        1494      3.63%     66.83% |        1385      3.36%     70.19% |        1382      3.35%     73.54% |        1409      3.42%     76.96% |        1431      3.47%     80.43% |        1344      3.26%     83.69% |        1371      3.33%     87.02% |        1375      3.34%     90.36% |        1323      3.21%     93.57% |        1321      3.21%     96.77% |        1330      3.23%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS::total        41209                       (Unspecified)
system.ruby.L1Cache_Controller.Data      |         287     10.88%     10.88% |          75      2.84%     13.72% |          94      3.56%     17.29% |          83      3.15%     20.43% |         121      4.59%     25.02% |         110      4.17%     29.19% |          86      3.26%     32.45% |          93      3.53%     35.97% |          82      3.11%     39.08% |         115      4.36%     43.44% |         113      4.28%     47.73% |          96      3.64%     51.36% |          86      3.26%     54.62% |          88      3.34%     57.96% |          92      3.49%     61.45% |          95      3.60%     65.05% |          85      3.22%     68.27% |          78      2.96%     71.23% |         101      3.83%     75.06% |          83      3.15%     78.20% |          76      2.88%     81.08% |          88      3.34%     84.42% |          85      3.22%     87.64% |          78      2.96%     90.60% |          89      3.37%     93.97% |          80      3.03%     97.01% |          79      2.99%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data::total         2638                       (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive |       61208      3.54%      3.54% |       63859      3.70%      7.24% |       61933      3.59%     10.82% |       70200      4.06%     14.89% |       84163      4.87%     19.76% |       73383      4.25%     24.01% |       64188      3.72%     27.72% |       61811      3.58%     31.30% |       61396      3.55%     34.86% |       78272      4.53%     39.39% |       68304      3.95%     43.34% |       67771      3.92%     47.26% |       27483      1.59%     48.85% |       64642      3.74%     52.60% |       61398      3.55%     56.15% |       69005      3.99%     60.14% |       66282      3.84%     63.98% |       60837      3.52%     67.50% |       59969      3.47%     70.97% |       60498      3.50%     74.48% |       66486      3.85%     78.33% |       59994      3.47%     81.80% |       67987      3.94%     85.73% |       59494      3.44%     89.18% |       63016      3.65%     92.83% |       60169      3.48%     96.31% |       63771      3.69%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive::total      1727519                       (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1 |        1533      3.72%      3.72% |        1772      4.30%      8.02% |        1454      3.53%     11.55% |        2107      5.11%     16.66% |        2837      6.88%     23.55% |        2243      5.44%     28.99% |        1187      2.88%     31.87% |        1695      4.11%     35.98% |        1356      3.29%     39.27% |        2434      5.91%     45.18% |        1408      3.42%     48.60% |        1828      4.44%     53.03% |        1354      3.29%     56.32% |        1419      3.44%     59.76% |        1393      3.38%     63.14% |        1688      4.10%     67.24% |        1539      3.73%     70.97% |        1393      3.38%     74.35% |        1294      3.14%     77.49% |        1151      2.79%     80.29% |        1239      3.01%     83.29% |        1074      2.61%     85.90% |        1152      2.80%     88.69% |        1189      2.89%     91.58% |        1192      2.89%     94.47% |        1127      2.73%     97.21% |        1151      2.79%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1::total        41209                       (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks |      286437      3.65%      3.65% |      287160      3.66%      7.31% |      289534      3.69%     11.00% |      318392      4.06%     15.06% |      371497      4.74%     19.80% |      324408      4.14%     23.93% |      282969      3.61%     27.54% |      285346      3.64%     31.18% |      285077      3.63%     34.81% |      340942      4.35%     39.16% |      299277      3.82%     42.98% |      299123      3.81%     46.79% |      203528      2.59%     49.38% |      289710      3.69%     53.08% |      280539      3.58%     56.65% |      287975      3.67%     60.33% |      286636      3.65%     63.98% |      279949      3.57%     67.55% |      278799      3.55%     71.10% |      280159      3.57%     74.68% |      294138      3.75%     78.43% |      278716      3.55%     81.98% |      291085      3.71%     85.69% |      277473      3.54%     89.23% |      284136      3.62%     92.85% |      281235      3.59%     96.43% |      279665      3.57%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks::total      7843905                       (Unspecified)
system.ruby.L1Cache_Controller.Ack       |       10493     16.33%     16.33% |        1944      3.02%     19.35% |        1800      2.80%     22.15% |        2659      4.14%     26.29% |        3639      5.66%     31.95% |        2853      4.44%     36.39% |        1669      2.60%     38.99% |        2155      3.35%     42.34% |        1772      2.76%     45.10% |        3333      5.19%     50.28% |        2490      3.87%     54.16% |        2095      3.26%     57.42% |        2730      4.25%     61.67% |        2122      3.30%     64.97% |        1876      2.92%     67.89% |        2053      3.19%     71.08% |        1731      2.69%     73.77% |        1811      2.82%     76.59% |        1716      2.67%     79.26% |        1610      2.51%     81.77% |        1735      2.70%     84.47% |        1660      2.58%     87.05% |        1524      2.37%     89.42% |        1711      2.66%     92.08% |        1755      2.73%     94.81% |        1585      2.47%     97.28% |        1748      2.72%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack::total        64269                       (Unspecified)
system.ruby.L1Cache_Controller.Ack_all   |        1036      4.65%      4.65% |         683      3.07%      7.72% |         690      3.10%     10.82% |        1058      4.75%     15.57% |        1472      6.61%     22.17% |        1104      4.96%     27.13% |         701      3.15%     30.28% |         887      3.98%     34.26% |         705      3.17%     37.43% |        1173      5.27%     42.69% |         889      3.99%     46.68% |         777      3.49%     50.17% |        1164      5.23%     55.40% |         753      3.38%     58.78% |         741      3.33%     62.11% |         778      3.49%     65.60% |         732      3.29%     68.89% |         713      3.20%     72.09% |         677      3.04%     75.13% |         670      3.01%     78.13% |         750      3.37%     81.50% |         697      3.13%     84.63% |         655      2.94%     87.57% |         730      3.28%     90.85% |         702      3.15%     94.00% |         674      3.03%     97.03% |         662      2.97%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack_all::total        22273                       (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack    |      157507      3.55%      3.55% |      159931      3.60%      7.15% |      159191      3.58%     10.73% |      177891      4.00%     14.73% |      213066      4.80%     19.53% |      184280      4.15%     23.68% |      160332      3.61%     27.28% |      157826      3.55%     30.84% |      158261      3.56%     34.40% |      195287      4.40%     38.79% |      168469      3.79%     42.59% |      168928      3.80%     46.39% |      152100      3.42%     49.81% |      162832      3.67%     53.48% |      156127      3.51%     56.99% |      167228      3.76%     60.76% |      163128      3.67%     64.43% |      155884      3.51%     67.94% |      154221      3.47%     71.41% |      155598      3.50%     74.91% |      166262      3.74%     78.65% |      154437      3.48%     82.13% |      166859      3.76%     85.88% |      153573      3.46%     89.34% |      159076      3.58%     92.92% |      155790      3.51%     96.43% |      158700      3.57%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack::total      4442784                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Load   |      220409      3.63%      3.63% |      224563      3.70%      7.33% |      226422      3.73%     11.06% |      251258      4.14%     15.20% |      298844      4.92%     20.12% |      258498      4.26%     24.38% |      223654      3.68%     28.06% |      222768      3.67%     31.73% |      222771      3.67%     35.40% |      273568      4.51%     39.90% |      237393      3.91%     43.81% |      235426      3.88%     47.69% |       55275      0.91%     48.60% |      227303      3.74%     52.34% |      219169      3.61%     55.95% |      230423      3.80%     59.75% |      226793      3.74%     63.48% |      219323      3.61%     67.10% |      217354      3.58%     70.68% |      218466      3.60%     74.27% |      232733      3.83%     78.11% |      216602      3.57%     81.67% |      232238      3.82%     85.50% |      216223      3.56%     89.06% |      223948      3.69%     92.75% |      219217      3.61%     96.36% |      221062      3.64%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Load::total      6071703                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch |       29018      3.98%      3.98% |       28443      3.90%      7.87% |       25670      3.52%     11.39% |       27969      3.83%     15.22% |       27312      3.74%     18.97% |       27156      3.72%     22.69% |       24971      3.42%     26.11% |       26464      3.63%     29.74% |       24639      3.38%     33.11% |       27286      3.74%     36.85% |       27900      3.82%     40.67% |       28338      3.88%     44.56% |       51101      7.00%     51.56% |       26517      3.63%     55.19% |       25814      3.54%     58.73% |       26468      3.63%     62.36% |       27107      3.71%     66.07% |       24193      3.32%     69.39% |       24745      3.39%     72.78% |       24650      3.38%     76.16% |       25839      3.54%     79.70% |       25102      3.44%     83.14% |       24991      3.42%     86.56% |       24199      3.32%     89.88% |       24681      3.38%     93.26% |       24075      3.30%     96.56% |       25127      3.44%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch::total       729775                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Store  |       98902      3.56%      3.56% |       98764      3.55%      7.11% |       99782      3.59%     10.69% |      110354      3.97%     14.66% |      131334      4.72%     19.38% |      113405      4.08%     23.46% |       98652      3.55%     27.00% |       98518      3.54%     30.54% |       99355      3.57%     34.11% |      119737      4.30%     38.42% |      102686      3.69%     42.11% |      103574      3.72%     45.83% |      125425      4.51%     50.34% |      100865      3.63%     53.97% |       97244      3.50%     57.46% |      100753      3.62%     61.08% |       99490      3.58%     64.66% |       97600      3.51%     68.17% |       96857      3.48%     71.65% |       97627      3.51%     75.16% |      102170      3.67%     78.83% |       96955      3.49%     82.32% |      101440      3.65%     85.96% |       96599      3.47%     89.44% |       98551      3.54%     92.98% |       98055      3.52%     96.50% |       97282      3.50%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Store::total      2781976                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Inv    |        1213      2.86%      2.86% |        1510      3.56%      6.42% |        1626      3.84%     10.26% |        2233      5.27%     15.53% |        2339      5.52%     21.05% |        2165      5.11%     26.16% |        1341      3.16%     29.32% |        1721      4.06%     33.38% |        1277      3.01%     36.39% |        1774      4.19%     40.58% |        1649      3.89%     44.47% |        1934      4.56%     49.03% |        1475      3.48%     52.51% |        1748      4.12%     56.64% |        1506      3.55%     60.19% |        1781      4.20%     64.39% |        1817      4.29%     68.68% |        1201      2.83%     71.51% |        1387      3.27%     74.79% |        1319      3.11%     77.90% |        1524      3.60%     81.49% |        1556      3.67%     85.17% |        1263      2.98%     88.15% |        1231      2.90%     91.05% |        1242      2.93%     93.98% |        1179      2.78%     96.76% |        1372      3.24%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Inv::total        42383                       (Unspecified)
system.ruby.L1Cache_Controller.I.Load    |         841      3.58%      3.58% |         824      3.51%      7.09% |         832      3.55%     10.64% |         894      3.81%     14.45% |         895      3.81%     18.26% |         808      3.44%     21.71% |         893      3.81%     25.51% |         914      3.89%     29.40% |         868      3.70%     33.10% |         866      3.69%     36.79% |         832      3.55%     40.34% |         780      3.32%     43.66% |         453      1.93%     45.59% |         876      3.73%     49.32% |         895      3.81%     53.14% |         829      3.53%     56.67% |         878      3.74%     60.41% |         870      3.71%     64.12% |         943      4.02%     68.14% |         864      3.68%     71.82% |         957      4.08%     75.90% |         930      3.96%     79.86% |         918      3.91%     83.77% |         942      4.01%     87.78% |         964      4.11%     91.89% |         949      4.04%     95.94% |         954      4.06%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Load::total        23469                       (Unspecified)
system.ruby.L1Cache_Controller.I.Store   |         292      3.54%      3.54% |         271      3.28%      6.82% |         308      3.73%     10.56% |         299      3.62%     14.18% |         228      2.76%     16.94% |         273      3.31%     20.25% |         257      3.11%     23.36% |         277      3.36%     26.72% |         277      3.36%     30.08% |         299      3.62%     33.70% |         284      3.44%     37.14% |         696      8.43%     45.58% |         198      2.40%     47.98% |         287      3.48%     51.45% |         295      3.57%     55.03% |         284      3.44%     58.47% |         270      3.27%     61.74% |         267      3.24%     64.98% |         262      3.17%     68.15% |         279      3.38%     71.53% |         237      2.87%     74.41% |         282      3.42%     77.82% |         720      8.73%     86.55% |         270      3.27%     89.82% |         289      3.50%     93.32% |         314      3.81%     97.13% |         237      2.87%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Store::total         8252                       (Unspecified)
system.ruby.L1Cache_Controller.I.Inv     |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Inv::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.I.L1_Replacement |        1766      3.39%      3.39% |        1878      3.60%      6.99% |        1872      3.59%     10.58% |        2294      4.40%     14.98% |        2961      5.68%     20.66% |        2374      4.55%     25.22% |        1815      3.48%     28.70% |        1900      3.65%     32.35% |        1923      3.69%     36.04% |        2616      5.02%     41.06% |        2005      3.85%     44.90% |        1947      3.74%     48.64% |         940      1.80%     50.44% |        1932      3.71%     54.15% |        1755      3.37%     57.52% |        1881      3.61%     61.12% |        1913      3.67%     64.79% |        1874      3.60%     68.39% |        1925      3.69%     72.08% |        1806      3.46%     75.55% |        1834      3.52%     79.07% |        1825      3.50%     82.57% |        1818      3.49%     86.06% |        1860      3.57%     89.62% |        1884      3.61%     93.24% |        1837      3.52%     96.76% |        1687      3.24%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.L1_Replacement::total        52122                       (Unspecified)
system.ruby.L1Cache_Controller.S.Load    |     1499316      3.71%      3.71% |     1487866      3.68%      7.39% |     1488598      3.68%     11.08% |     1685738      4.17%     15.25% |     2004132      4.96%     20.21% |     1742231      4.31%     24.52% |     1499268      3.71%     28.23% |     1515450      3.75%     31.98% |     1528838      3.78%     35.76% |     1812430      4.48%     40.24% |     1550645      3.84%     44.08% |     1536933      3.80%     47.88% |       97020      0.24%     48.12% |     1523870      3.77%     51.89% |     1491754      3.69%     55.59% |     1508991      3.73%     59.32% |     1499031      3.71%     63.03% |     1498371      3.71%     66.74% |     1474826      3.65%     70.39% |     1489787      3.69%     74.07% |     1550370      3.84%     77.91% |     1488827      3.68%     81.59% |     1474880      3.65%     85.24% |     1488329      3.68%     88.93% |     1500374      3.71%     92.64% |     1499874      3.71%     96.35% |     1475294      3.65%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Load::total     40413043                       (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch  |    14802918      3.67%      3.67% |    14840265      3.68%      7.36% |    14746481      3.66%     11.02% |    16763764      4.16%     15.18% |    19788615      4.91%     20.09% |    17267803      4.29%     24.38% |    14776538      3.67%     28.04% |    15048062      3.74%     31.78% |    14932044      3.71%     35.49% |    17946785      4.45%     39.94% |    15333995      3.81%     43.75% |    15472429      3.84%     47.59% |     3574323      0.89%     48.47% |    15106647      3.75%     52.22% |    14765681      3.66%     55.89% |    15112760      3.75%     59.64% |    14984103      3.72%     63.36% |    14743819      3.66%     67.02% |    14619177      3.63%     70.65% |    14671492      3.64%     74.29% |    15247105      3.78%     78.07% |    14683008      3.64%     81.72% |    14895329      3.70%     85.41% |    14698864      3.65%     89.06% |    14740207      3.66%     92.72% |    14717265      3.65%     96.37% |    14606345      3.63%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch::total    402885824                       (Unspecified)
system.ruby.L1Cache_Controller.S.Store   |         752      3.81%      3.81% |         609      3.09%      6.90% |         597      3.03%      9.92% |         984      4.99%     14.91% |        1356      6.87%     21.78% |         998      5.06%     26.84% |         619      3.14%     29.97% |         798      4.04%     34.02% |         624      3.16%     37.18% |        1065      5.40%     42.58% |         783      3.97%     46.54% |         685      3.47%     50.02% |        1078      5.46%     55.48% |         676      3.43%     58.90% |         654      3.31%     62.22% |         689      3.49%     65.71% |         651      3.30%     69.01% |         639      3.24%     72.25% |         578      2.93%     75.17% |         592      3.00%     78.17% |         677      3.43%     81.61% |         610      3.09%     84.70% |         572      2.90%     87.60% |         653      3.31%     90.90% |         613      3.11%     94.01% |         595      3.02%     97.03% |         587      2.97%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Store::total        19734                       (Unspecified)
system.ruby.L1Cache_Controller.S.Inv     |        1009      2.98%      2.98% |        1047      3.09%      6.07% |        1081      3.19%      9.26% |        1579      4.66%     13.93% |        2380      7.03%     20.96% |        1625      4.80%     25.76% |        1077      3.18%     28.94% |        1192      3.52%     32.46% |        1121      3.31%     35.77% |        1880      5.55%     41.32% |        1240      3.66%     44.98% |        1170      3.46%     48.44% |        1148      3.39%     51.83% |        1226      3.62%     55.45% |        1134      3.35%     58.80% |        1232      3.64%     62.43% |        1143      3.38%     65.81% |        1069      3.16%     68.97% |        1199      3.54%     72.51% |        1086      3.21%     75.72% |        1269      3.75%     79.46% |        1106      3.27%     82.73% |        1120      3.31%     86.04% |        1139      3.36%     89.40% |        1184      3.50%     92.90% |        1230      3.63%     96.53% |        1175      3.47%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Inv::total        33861                       (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement |      188544      3.72%      3.72% |      189449      3.73%      7.45% |      190299      3.75%     11.20% |      208884      4.12%     15.31% |      240951      4.75%     20.06% |      211893      4.18%     24.24% |      184618      3.64%     27.88% |      187512      3.70%     31.57% |      186069      3.67%     35.24% |      222176      4.38%     39.62% |      196993      3.88%     43.50% |      195951      3.86%     47.36% |       78249      1.54%     48.90% |      189409      3.73%     52.63% |      183833      3.62%     56.26% |      188023      3.71%     59.96% |      187837      3.70%     63.66% |      182846      3.60%     67.27% |      182298      3.59%     70.86% |      182827      3.60%     74.46% |      192134      3.79%     78.25% |      181885      3.58%     81.83% |      189480      3.73%     85.56% |      181076      3.57%     89.13% |      185708      3.66%     92.79% |      183208      3.61%     96.40% |      182572      3.60%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement::total      5074724                       (Unspecified)
system.ruby.L1Cache_Controller.E.Load    |      569292      3.64%      3.64% |      577893      3.70%      7.34% |      562253      3.60%     10.94% |      639761      4.10%     15.04% |      758033      4.85%     19.89% |      667915      4.28%     24.17% |      571007      3.66%     27.82% |      574808      3.68%     31.50% |      575703      3.69%     35.19% |      694533      4.45%     39.63% |      590672      3.78%     43.41% |      604030      3.87%     47.28% |      192177      1.23%     48.51% |      589645      3.77%     52.28% |      569345      3.64%     55.93% |      597240      3.82%     59.75% |      579973      3.71%     63.46% |      571663      3.66%     67.12% |      568384      3.64%     70.76% |      571665      3.66%     74.42% |      584196      3.74%     78.16% |      566367      3.63%     81.79% |      587902      3.76%     85.55% |      564095      3.61%     89.16% |      564624      3.61%     92.77% |      565219      3.62%     96.39% |      563531      3.61%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Load::total     15621926                       (Unspecified)
system.ruby.L1Cache_Controller.E.Store   |        8326      3.22%      3.22% |       10250      3.96%      7.18% |        8597      3.32%     10.51% |       10108      3.91%     14.42% |       12370      4.78%     19.20% |       10127      3.92%     23.12% |       10330      3.99%     27.11% |        8371      3.24%     30.35% |        8155      3.15%     33.50% |       12130      4.69%     38.19% |       12089      4.67%     42.87% |       10655      4.12%     46.99% |        5571      2.15%     49.14% |        9375      3.63%     52.77% |        7952      3.07%     55.84% |       10962      4.24%     60.08% |       10719      4.14%     64.22% |        7906      3.06%     67.28% |        8278      3.20%     70.48% |        8035      3.11%     73.59% |       11027      4.26%     77.85% |        8008      3.10%     80.95% |       13138      5.08%     86.03% |        7803      3.02%     89.05% |        9932      3.84%     92.89% |        7994      3.09%     95.98% |       10398      4.02%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Store::total       258606                       (Unspecified)
system.ruby.L1Cache_Controller.E.Inv     |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           9    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Inv::total            9                       (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement |       51924      3.59%      3.59% |       52642      3.64%      7.23% |       52456      3.63%     10.86% |       59073      4.09%     14.95% |       70900      4.90%     19.85% |       62262      4.31%     24.16% |       53045      3.67%     27.83% |       52522      3.63%     31.46% |       52425      3.63%     35.09% |       65069      4.50%     39.59% |       55324      3.83%     43.42% |       56243      3.89%     47.31% |       21540      1.49%     48.80% |       54267      3.75%     52.55% |       52513      3.63%     56.19% |       57082      3.95%     60.14% |       54605      3.78%     63.91% |       52072      3.60%     67.51% |       50861      3.52%     71.03% |       51644      3.57%     74.61% |       54659      3.78%     78.39% |       51208      3.54%     81.93% |       54010      3.74%     85.67% |       50884      3.52%     89.19% |       52294      3.62%     92.80% |       51411      3.56%     96.36% |       52619      3.64%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement::total      1445554                       (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETX |          82      4.28%      4.28% |          71      3.71%      7.99% |          76      3.97%     11.96% |          81      4.23%     16.20% |          65      3.40%     19.59% |          87      4.55%     24.14% |          73      3.81%     27.95% |          87      4.55%     32.50% |          79      4.13%     36.62% |          72      3.76%     40.39% |          76      3.97%     44.36% |          76      3.97%     48.33% |          48      2.51%     50.84% |          82      4.28%     55.12% |          54      2.82%     57.94% |          57      2.98%     60.92% |          92      4.81%     65.73% |          76      3.97%     69.70% |          80      4.18%     73.88% |          49      2.56%     76.44% |          77      4.02%     80.46% |          45      2.35%     82.81% |          72      3.76%     86.57% |          75      3.92%     90.49% |          71      3.71%     94.20% |          67      3.50%     97.70% |          44      2.30%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETX::total         1914                       (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETS |         852      4.15%      4.15% |         854      4.16%      8.31% |         770      3.75%     12.07% |         906      4.42%     16.48% |         792      3.86%     20.34% |         867      4.23%     24.57% |         710      3.46%     28.03% |         792      3.86%     31.89% |         702      3.42%     35.31% |         951      4.63%     39.94% |         789      3.85%     43.79% |         735      3.58%     47.37% |         268      1.31%     48.67% |         886      4.32%     52.99% |         849      4.14%     57.13% |         876      4.27%     61.40% |         838      4.08%     65.48% |         753      3.67%     69.15% |         721      3.51%     72.67% |         739      3.60%     76.27% |         693      3.38%     79.64% |         702      3.42%     83.07% |         741      3.61%     86.68% |         703      3.43%     90.10% |         691      3.37%     93.47% |         663      3.23%     96.70% |         677      3.30%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETS::total        20520                       (Unspecified)
system.ruby.L1Cache_Controller.M.Load    |      832497      3.72%      3.72% |      818339      3.66%      7.38% |      822232      3.68%     11.06% |      938728      4.20%     15.25% |     1103215      4.93%     20.19% |      962294      4.30%     24.49% |      810322      3.62%     28.11% |      838818      3.75%     31.86% |      812812      3.63%     35.50% |      998513      4.46%     39.96% |      846351      3.78%     43.75% |      874181      3.91%     47.66% |      218578      0.98%     48.63% |      837176      3.74%     52.38% |      822109      3.68%     56.05% |      839125      3.75%     59.80% |      840329      3.76%     63.56% |      808666      3.62%     67.18% |      812431      3.63%     70.81% |      806498      3.61%     74.41% |      838230      3.75%     78.16% |      810957      3.63%     81.79% |      828431      3.70%     85.49% |      815880      3.65%     89.14% |      809808      3.62%     92.76% |      810092      3.62%     96.38% |      808860      3.62%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Load::total     22365472                       (Unspecified)
system.ruby.L1Cache_Controller.M.Store   |     1032722      3.60%      3.60% |     1022663      3.56%      7.16% |     1015640      3.54%     10.70% |     1167745      4.07%     14.77% |     1384571      4.82%     19.60% |     1209961      4.22%     23.81% |     1009834      3.52%     27.33% |     1039252      3.62%     30.95% |     1015174      3.54%     34.49% |     1248956      4.35%     38.84% |     1063318      3.71%     42.55% |     1082784      3.77%     46.32% |     1108192      3.86%     50.18% |     1042940      3.63%     53.82% |     1017622      3.55%     57.36% |     1049906      3.66%     61.02% |     1038555      3.62%     64.64% |     1009552      3.52%     68.16% |     1015103      3.54%     71.70% |     1008525      3.51%     75.21% |     1045355      3.64%     78.86% |     1010512      3.52%     82.38% |     1021939      3.56%     85.94% |     1008262      3.51%     89.45% |     1009800      3.52%     92.97% |     1009762      3.52%     96.49% |     1007457      3.51%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Store::total     28696102                       (Unspecified)
system.ruby.L1Cache_Controller.M.Inv     |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |          18    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Inv::total           18                       (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement |      105583      3.52%      3.52% |      107289      3.58%      7.10% |      106735      3.56%     10.66% |      118818      3.96%     14.63% |      142166      4.74%     19.37% |      122018      4.07%     23.44% |      107287      3.58%     27.02% |      105304      3.51%     30.53% |      105836      3.53%     34.07% |      130218      4.34%     38.41% |      113145      3.77%     42.19% |      112685      3.76%     45.95% |      130560      4.36%     50.30% |      108565      3.62%     53.92% |      103614      3.46%     57.38% |      110146      3.67%     61.06% |      108523      3.62%     64.68% |      103812      3.46%     68.14% |      103360      3.45%     71.59% |      103954      3.47%     75.06% |      111603      3.72%     78.78% |      103229      3.44%     82.22% |      112849      3.77%     85.99% |      102689      3.43%     89.42% |      106782      3.56%     92.98% |      104379      3.48%     96.46% |      106081      3.54%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement::total      2997230                       (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETX |        1821      3.74%      3.74% |        1874      3.84%      7.58% |        1878      3.85%     11.43% |        1849      3.79%     15.23% |        1664      3.41%     18.64% |        1763      3.62%     22.26% |        1841      3.78%     26.04% |        1834      3.76%     29.80% |        1904      3.91%     33.71% |        1828      3.75%     37.46% |        1841      3.78%     41.23% |        2175      4.46%     45.70% |         368      0.76%     46.45% |        1812      3.72%     50.17% |        1787      3.67%     53.83% |        1735      3.56%     57.39% |        1865      3.83%     61.22% |        1898      3.89%     65.11% |        1874      3.84%     68.96% |        1853      3.80%     72.76% |        1709      3.51%     76.27% |        1912      3.92%     80.19% |        2336      4.79%     84.98% |        1896      3.89%     88.87% |        1908      3.91%     92.79% |        1827      3.75%     96.54% |        1688      3.46%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETX::total        48740                       (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETS |         786      3.83%      3.83% |         637      3.10%      6.93% |         596      2.90%      9.83% |         998      4.86%     14.69% |        1393      6.78%     21.47% |         931      4.53%     26.00% |         663      3.23%     29.23% |         772      3.76%     32.99% |         613      2.98%     35.97% |        1102      5.36%     41.34% |         801      3.90%     45.24% |         667      3.25%     48.48% |        1238      6.03%     54.51% |         752      3.66%     58.17% |         666      3.24%     61.41% |         721      3.51%     64.92% |         653      3.18%     68.10% |         627      3.05%     71.16% |         660      3.21%     74.37% |         667      3.25%     77.62% |         730      3.55%     81.17% |         639      3.11%     84.28% |         629      3.06%     87.34% |         668      3.25%     90.59% |         629      3.06%     93.66% |         654      3.18%     96.84% |         649      3.16%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETS::total        20541                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Inv    |           3      3.80%      3.80% |           1      1.27%      5.06% |           0      0.00%      5.06% |           6      7.59%     12.66% |           8     10.13%     22.78% |           2      2.53%     25.32% |           4      5.06%     30.38% |           2      2.53%     32.91% |           2      2.53%     35.44% |           6      7.59%     43.04% |           1      1.27%     44.30% |           3      3.80%     48.10% |           0      0.00%     48.10% |           3      3.80%     51.90% |           0      0.00%     51.90% |           3      3.80%     55.70% |           6      7.59%     63.29% |           2      2.53%     65.82% |           5      6.33%     72.15% |           4      5.06%     77.22% |           1      1.27%     78.48% |           4      5.06%     83.54% |           5      6.33%     89.87% |           3      3.80%     93.67% |           0      0.00%     93.67% |           1      1.27%     94.94% |           4      5.06%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Inv::total           79                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive |       61208      3.54%      3.54% |       63859      3.70%      7.24% |       61933      3.59%     10.82% |       70200      4.06%     14.89% |       84163      4.87%     19.76% |       73383      4.25%     24.01% |       64188      3.72%     27.72% |       61811      3.58%     31.30% |       61396      3.55%     34.86% |       78272      4.53%     39.39% |       68304      3.95%     43.34% |       67771      3.92%     47.26% |       27483      1.59%     48.85% |       64642      3.74%     52.60% |       61398      3.55%     56.15% |       69005      3.99%     60.14% |       66282      3.84%     63.98% |       60837      3.52%     67.50% |       59969      3.47%     70.97% |       60498      3.50%     74.48% |       66486      3.85%     78.33% |       59994      3.47%     81.80% |       67987      3.94%     85.73% |       59494      3.44%     89.18% |       63016      3.65%     92.83% |       60169      3.48%     96.31% |       63771      3.69%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total      1727519                       (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |        1533      3.72%      3.72% |        1772      4.30%      8.02% |        1454      3.53%     11.55% |        2106      5.11%     16.67% |        2837      6.89%     23.55% |        2243      5.45%     29.00% |        1186      2.88%     31.88% |        1694      4.11%     35.99% |        1355      3.29%     39.28% |        2434      5.91%     45.19% |        1407      3.42%     48.61% |        1827      4.44%     53.04% |        1354      3.29%     56.33% |        1418      3.44%     59.77% |        1393      3.38%     63.15% |        1687      4.10%     67.25% |        1538      3.73%     70.98% |        1391      3.38%     74.36% |        1292      3.14%     77.50% |        1150      2.79%     80.29% |        1239      3.01%     83.29% |        1073      2.60%     85.90% |        1150      2.79%     88.69% |        1189      2.89%     91.58% |        1192      2.89%     94.47% |        1127      2.74%     97.21% |        1150      2.79%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total        41191                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks |      187524      3.71%      3.71% |      188198      3.72%      7.43% |      189537      3.75%     11.18% |      207808      4.11%     15.29% |      240043      4.75%     20.04% |      210834      4.17%     24.21% |      184139      3.64%     27.85% |      186639      3.69%     31.54% |      185525      3.67%     35.21% |      221008      4.37%     39.58% |      196413      3.88%     43.47% |      194943      3.86%     47.32% |       77991      1.54%     48.86% |      188633      3.73%     52.59% |      183087      3.62%     56.22% |      187025      3.70%     59.91% |      186952      3.70%     63.61% |      182156      3.60%     67.21% |      181776      3.60%     70.81% |      182328      3.61%     74.42% |      191803      3.79%     78.21% |      181563      3.59%     81.80% |      189005      3.74%     85.54% |      180678      3.57%     89.11% |      185385      3.67%     92.78% |      182944      3.62%     96.40% |      182218      3.60%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total      5056155                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data   |         287     10.88%     10.88% |          75      2.84%     13.72% |          94      3.56%     17.29% |          83      3.15%     20.43% |         121      4.59%     25.02% |         110      4.17%     29.19% |          86      3.26%     32.45% |          93      3.53%     35.97% |          82      3.11%     39.08% |         115      4.36%     43.44% |         113      4.28%     47.73% |          96      3.64%     51.36% |          86      3.26%     54.62% |          88      3.34%     57.96% |          92      3.49%     61.45% |          95      3.60%     65.05% |          85      3.22%     68.27% |          78      2.96%     71.23% |         101      3.83%     75.06% |          83      3.15%     78.20% |          76      2.88%     81.08% |          88      3.34%     84.42% |          85      3.22%     87.64% |          78      2.96%     90.60% |          89      3.37%     93.97% |          80      3.03%     97.01% |          79      2.99%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data::total         2638                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks |       98910      3.55%      3.55% |       98961      3.55%      7.10% |       99997      3.59%     10.69% |      110579      3.97%     14.65% |      131446      4.72%     19.37% |      113572      4.07%     23.44% |       98827      3.55%     26.99% |       98706      3.54%     30.53% |       99551      3.57%     34.10% |      119928      4.30%     38.40% |      102864      3.69%     42.09% |      104178      3.74%     45.83% |      125537      4.50%     50.33% |      101075      3.63%     53.96% |       97452      3.50%     57.45% |      100948      3.62%     61.07% |       99679      3.58%     64.65% |       97793      3.51%     68.16% |       97020      3.48%     71.64% |       97828      3.51%     75.15% |      102334      3.67%     78.82% |       97150      3.48%     82.30% |      102077      3.66%     85.96% |       96792      3.47%     89.44% |       98751      3.54%     92.98% |       98290      3.53%     96.50% |       97444      3.50%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total      2787689                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Ack    |          28      7.95%      7.95% |          17      4.83%     12.78% |          20      5.68%     18.47% |          14      3.98%     22.44% |           7      1.99%     24.43% |          11      3.12%     27.56% |          15      4.26%     31.82% |          17      4.83%     36.65% |           9      2.56%     39.20% |          16      4.55%     43.75% |           9      2.56%     46.31% |          11      3.12%     49.43% |           8      2.27%     51.70% |           8      2.27%     53.98% |          10      2.84%     56.82% |           7      1.99%     58.81% |           9      2.56%     61.36% |          17      4.83%     66.19% |          19      5.40%     71.59% |          13      3.69%     75.28% |           5      1.42%     76.70% |          17      4.83%     81.53% |           8      2.27%     83.81% |          13      3.69%     87.50% |           8      2.27%     89.77% |          18      5.11%     94.89% |          18      5.11%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Ack::total          352                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Inv    |           3      3.03%      3.03% |           1      1.01%      4.04% |           1      1.01%      5.05% |           9      9.09%     14.14% |           5      5.05%     19.19% |           4      4.04%     23.23% |           4      4.04%     27.27% |           4      4.04%     31.31% |           1      1.01%     32.32% |           7      7.07%     39.39% |           7      7.07%     46.46% |           4      4.04%     50.51% |           0      0.00%     50.51% |          11     11.11%     61.62% |           5      5.05%     66.67% |           6      6.06%     72.73% |           4      4.04%     76.77% |           4      4.04%     80.81% |           2      2.02%     82.83% |           5      5.05%     87.88% |           3      3.03%     90.91% |           1      1.01%     91.92% |           2      2.02%     93.94% |           1      1.01%     94.95% |           0      0.00%     94.95% |           1      1.01%     95.96% |           4      4.04%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Inv::total           99                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack    |       10465     16.37%     16.37% |        1927      3.01%     19.39% |        1780      2.78%     22.17% |        2645      4.14%     26.31% |        3632      5.68%     31.99% |        2842      4.45%     36.44% |        1654      2.59%     39.03% |        2138      3.34%     42.37% |        1763      2.76%     45.13% |        3317      5.19%     50.32% |        2481      3.88%     54.20% |        2084      3.26%     57.46% |        2722      4.26%     61.72% |        2114      3.31%     65.03% |        1866      2.92%     67.95% |        2046      3.20%     71.15% |        1722      2.69%     73.84% |        1794      2.81%     76.65% |        1697      2.66%     79.30% |        1597      2.50%     81.80% |        1730      2.71%     84.51% |        1643      2.57%     87.08% |        1516      2.37%     89.45% |        1698      2.66%     92.11% |        1747      2.73%     94.84% |        1567      2.45%     97.29% |        1730      2.71%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack::total        63917                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all |        1036      4.65%      4.65% |         683      3.07%      7.72% |         690      3.10%     10.82% |        1058      4.75%     15.57% |        1472      6.61%     22.17% |        1104      4.96%     27.13% |         701      3.15%     30.28% |         887      3.98%     34.26% |         705      3.17%     37.43% |        1173      5.27%     42.69% |         889      3.99%     46.68% |         777      3.49%     50.17% |        1164      5.23%     55.40% |         753      3.38%     58.78% |         741      3.33%     62.11% |         778      3.49%     65.60% |         732      3.29%     68.89% |         713      3.20%     72.09% |         677      3.04%     75.13% |         670      3.01%     78.13% |         750      3.37%     81.50% |         697      3.13%     84.63% |         655      2.94%     87.57% |         730      3.28%     90.85% |         702      3.15%     94.00% |         674      3.03%     97.03% |         662      2.97%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all::total        22273                       (Unspecified)
system.ruby.L1Cache_Controller.IS_I.DataS_fromL1 |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      5.56%      5.56% |           0      0.00%      5.56% |           0      0.00%      5.56% |           1      5.56%     11.11% |           1      5.56%     16.67% |           1      5.56%     22.22% |           0      0.00%     22.22% |           1      5.56%     27.78% |           1      5.56%     33.33% |           0      0.00%     33.33% |           1      5.56%     38.89% |           0      0.00%     38.89% |           1      5.56%     44.44% |           1      5.56%     50.00% |           2     11.11%     61.11% |           2     11.11%     72.22% |           1      5.56%     77.78% |           0      0.00%     77.78% |           1      5.56%     83.33% |           2     11.11%     94.44% |           0      0.00%     94.44% |           0      0.00%     94.44% |           0      0.00%     94.44% |           1      5.56%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS_I.DataS_fromL1::total           18                       (Unspecified)
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |           3      4.92%      4.92% |           1      1.64%      6.56% |           0      0.00%      6.56% |           5      8.20%     14.75% |           8     13.11%     27.87% |           2      3.28%     31.15% |           3      4.92%     36.07% |           1      1.64%     37.70% |           1      1.64%     39.34% |           6      9.84%     49.18% |           0      0.00%     49.18% |           2      3.28%     52.46% |           0      0.00%     52.46% |           2      3.28%     55.74% |           0      0.00%     55.74% |           2      3.28%     59.02% |           5      8.20%     67.21% |           0      0.00%     67.21% |           3      4.92%     72.13% |           3      4.92%     77.05% |           1      1.64%     78.69% |           3      4.92%     83.61% |           3      4.92%     88.52% |           3      4.92%     93.44% |           0      0.00%     93.44% |           1      1.64%     95.08% |           3      4.92%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total           61                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      5.00%      5.00% |          19     95.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load::total           20                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store |           0      0.00%      0.00% |           1     10.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           1     10.00%     20.00% |           4     40.00%     60.00% |           0      0.00%     60.00% |           1     10.00%     70.00% |           2     20.00%     90.00% |           0      0.00%     90.00% |           0      0.00%     90.00% |           1     10.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store::total           10                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETX |           2      2.15%      2.15% |           4      4.30%      6.45% |           3      3.23%      9.68% |           9      9.68%     19.35% |           0      0.00%     19.35% |           3      3.23%     22.58% |           6      6.45%     29.03% |           2      2.15%     31.18% |           5      5.38%     36.56% |           3      3.23%     39.78% |           3      3.23%     43.01% |           0      0.00%     43.01% |           0      0.00%     43.01% |           7      7.53%     50.54% |           6      6.45%     56.99% |           5      5.38%     62.37% |           5      5.38%     67.74% |           5      5.38%     73.12% |           3      3.23%     76.34% |           2      2.15%     78.49% |           2      2.15%     80.65% |           1      1.08%     81.72% |           6      6.45%     88.17% |           0      0.00%     88.17% |           3      3.23%     91.40% |           3      3.23%     94.62% |           5      5.38%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETX::total           93                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETS |           0      0.00%      0.00% |          28     18.92%     18.92% |          15     10.14%     29.05% |           4      2.70%     31.76% |           3      2.03%     33.78% |          26     17.57%     51.35% |           0      0.00%     51.35% |           1      0.68%     52.03% |           0      0.00%     52.03% |           9      6.08%     58.11% |          11      7.43%     65.54% |           0      0.00%     65.54% |           1      0.68%     66.22% |           2      1.35%     67.57% |           7      4.73%     72.30% |           2      1.35%     73.65% |           3      2.03%     75.68% |           5      3.38%     79.05% |           1      0.68%     79.73% |           3      2.03%     81.76% |           8      5.41%     87.16% |           3      2.03%     89.19% |           1      0.68%     89.86% |           4      2.70%     92.57% |           3      2.03%     94.59% |           4      2.70%     97.30% |           4      2.70%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETS::total          148                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack |      157505      3.55%      3.55% |      159899      3.60%      7.14% |      159173      3.58%     10.73% |      177878      4.00%     14.73% |      213063      4.80%     19.53% |      184251      4.15%     23.67% |      160326      3.61%     27.28% |      157823      3.55%     30.84% |      158256      3.56%     34.40% |      195275      4.40%     38.79% |      168455      3.79%     42.59% |      168928      3.80%     46.39% |      152099      3.42%     49.81% |      162823      3.67%     53.48% |      156114      3.51%     56.99% |      167221      3.76%     60.76% |      163120      3.67%     64.43% |      155874      3.51%     67.94% |      154217      3.47%     71.41% |      155593      3.50%     74.91% |      166252      3.74%     78.65% |      154433      3.48%     82.13% |      166852      3.76%     85.88% |      153569      3.46%     89.34% |      159070      3.58%     92.92% |      155783      3.51%     96.43% |      158691      3.57%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack::total      4442543                       (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.Inv |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.Inv::total            2                       (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack |           2      0.83%      0.83% |          32     13.28%     14.11% |          18      7.47%     21.58% |          13      5.39%     26.97% |           3      1.24%     28.22% |          29     12.03%     40.25% |           6      2.49%     42.74% |           3      1.24%     43.98% |           5      2.07%     46.06% |          12      4.98%     51.04% |          14      5.81%     56.85% |           0      0.00%     56.85% |           1      0.41%     57.26% |           9      3.73%     61.00% |          13      5.39%     66.39% |           7      2.90%     69.29% |           8      3.32%     72.61% |          10      4.15%     76.76% |           4      1.66%     78.42% |           5      2.07%     80.50% |          10      4.15%     84.65% |           4      1.66%     86.31% |           7      2.90%     89.21% |           4      1.66%     90.87% |           6      2.49%     93.36% |           7      2.90%     96.27% |           9      3.73%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total          241                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GET_INSTR |       43381      5.94%      5.94% |       40907      5.61%     11.55% |       40835      5.60%     17.15% |       43514      5.96%     23.11% |       47752      6.54%     29.65% |       50581      6.93%     36.58% |       43125      5.91%     42.49% |       52673      7.22%     49.71% |       46680      6.40%     56.11% |       53491      7.33%     63.44% |       50811      6.96%     70.40% |       31015      4.25%     74.65% |       50453      6.91%     81.56% |       49629      6.80%     88.36% |       45561      6.24%     94.61% |       39367      5.39%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GET_INSTR::total       729775                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS   |      468536      7.68%      7.68% |      472028      7.74%     15.42% |      325645      5.34%     20.76% |      301242      4.94%     25.70% |      338895      5.56%     31.26% |      416718      6.83%     38.09% |      368812      6.05%     44.14% |      311409      5.11%     49.24% |      370287      6.07%     55.32% |      342771      5.62%     60.94% |      554928      9.10%     70.03% |      374342      6.14%     76.17% |      355651      5.83%     82.00% |      356225      5.84%     87.85% |      347559      5.70%     93.54% |      393745      6.46%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS::total      6098793                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX   |      177522      6.36%      6.36% |      178393      6.39%     12.75% |      159838      5.73%     18.48% |      161875      5.80%     24.28% |      164600      5.90%     30.18% |      178056      6.38%     36.56% |      184287      6.60%     43.16% |      184779      6.62%     49.78% |      184843      6.62%     56.41% |      180185      6.46%     62.86% |      190871      6.84%     69.70% |      166751      5.97%     75.68% |      170282      6.10%     81.78% |      171628      6.15%     87.93% |      168088      6.02%     93.95% |      168859      6.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX::total      2790857                       (Unspecified)
system.ruby.L2Cache_Controller.L1_UPGRADE |        1378      6.96%      6.96% |         941      4.75%     11.71% |         945      4.77%     16.47% |        1347      6.80%     23.27% |        2240     11.31%     34.58% |         663      3.35%     37.93% |        1091      5.51%     43.43% |         531      2.68%     46.11% |        2102     10.61%     56.72% |         650      3.28%     60.00% |         717      3.62%     63.62% |         404      2.04%     65.66% |        2170     10.95%     76.62% |         359      1.81%     78.43% |        2345     11.84%     90.26% |        1929      9.74%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_UPGRADE::total        19812                       (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX   |      303399      6.83%      6.83% |      282074      6.35%     13.18% |      250879      5.65%     18.82% |      254303      5.72%     24.55% |      259506      5.84%     30.39% |      288576      6.50%     36.88% |      281319      6.33%     43.22% |      279173      6.28%     49.50% |      278406      6.27%     55.77% |      284228      6.40%     62.16% |      359873      8.10%     70.26% |      256898      5.78%     76.05% |      275266      6.20%     82.24% |      259518      5.84%     88.08% |      259858      5.85%     93.93% |      269652      6.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX::total      4442928                       (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX_old |           5      5.38%      5.38% |          23     24.73%     30.11% |           2      2.15%     32.26% |           8      8.60%     40.86% |           5      5.38%     46.24% |           3      3.23%     49.46% |           8      8.60%     58.06% |           4      4.30%     62.37% |           8      8.60%     70.97% |           3      3.23%     74.19% |           5      5.38%     79.57% |           3      3.23%     82.80% |           7      7.53%     90.32% |           2      2.15%     92.47% |           5      5.38%     97.85% |           2      2.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX_old::total           93                       (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement |        2982      6.48%      6.48% |        2907      6.32%     12.80% |        2922      6.35%     19.15% |        2899      6.30%     25.45% |        2984      6.48%     31.93% |        2902      6.31%     38.24% |        2843      6.18%     44.42% |        2823      6.13%     50.55% |        2938      6.38%     56.94% |        2775      6.03%     62.97% |        2808      6.10%     69.07% |        2772      6.02%     75.09% |        2807      6.10%     81.19% |        2796      6.08%     87.27% |        2944      6.40%     93.67% |        2914      6.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement::total        46016                       (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement_clean |        4263      6.49%      6.49% |        4185      6.37%     12.86% |        4150      6.32%     19.18% |        4076      6.21%     25.38% |        4178      6.36%     31.74% |        3915      5.96%     37.70% |        3984      6.07%     43.77% |        4074      6.20%     49.97% |        4081      6.21%     56.18% |        4212      6.41%     62.60% |        4110      6.26%     68.85% |        3974      6.05%     74.90% |        4086      6.22%     81.12% |        4034      6.14%     87.26% |        4207      6.40%     93.67% |        4159      6.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement_clean::total        65688                       (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data  |       39167      6.30%      6.30% |       38981      6.27%     12.56% |       38983      6.27%     18.83% |       38875      6.25%     25.08% |       39113      6.29%     31.37% |       38702      6.22%     37.59% |       38729      6.23%     43.82% |       38792      6.24%     50.05% |       38900      6.25%     56.31% |       38846      6.25%     62.55% |       38807      6.24%     68.79% |       38604      6.21%     75.00% |       38778      6.23%     81.23% |       38691      6.22%     87.45% |       39065      6.28%     93.73% |       38991      6.27%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data::total       622024                       (Unspecified)
system.ruby.L2Cache_Controller.Mem_Ack   |        7249      6.49%      6.49% |        7092      6.35%     12.84% |        7072      6.33%     19.17% |        6975      6.24%     25.41% |        7162      6.41%     31.82% |        6817      6.10%     37.93% |        6827      6.11%     44.04% |        6897      6.17%     50.21% |        7019      6.28%     56.50% |        6987      6.25%     62.75% |        6918      6.19%     68.94% |        6746      6.04%     74.98% |        6893      6.17%     81.15% |        6830      6.11%     87.27% |        7151      6.40%     93.67% |        7073      6.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Ack::total       111708                       (Unspecified)
system.ruby.L2Cache_Controller.WB_Data   |        1125      5.46%      5.46% |         929      4.51%      9.96% |         919      4.46%     14.42% |        1424      6.91%     21.33% |        2101     10.19%     31.52% |         696      3.38%     34.90% |        1159      5.62%     40.52% |         643      3.12%     43.64% |        2240     10.87%     54.51% |         758      3.68%     58.18% |         836      4.06%     62.24% |         515      2.50%     64.74% |        2374     11.52%     76.25% |         452      2.19%     78.45% |        2491     12.08%     90.53% |        1952      9.47%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data::total        20614                       (Unspecified)
system.ruby.L2Cache_Controller.WB_Data_clean |        1663      8.07%      8.07% |        1272      6.17%     14.24% |        1345      6.53%     20.76% |        1286      6.24%     27.00% |        1442      7.00%     34.00% |        1216      5.90%     39.90% |        1175      5.70%     45.60% |        1150      5.58%     51.18% |        1168      5.67%     56.84% |        1172      5.69%     62.53% |        1140      5.53%     68.06% |        1185      5.75%     73.81% |        1332      6.46%     80.27% |        1161      5.63%     85.90% |        1498      7.27%     93.17% |        1408      6.83%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data_clean::total        20613                       (Unspecified)
system.ruby.L2Cache_Controller.Ack       |         689      8.91%      8.91% |         516      6.67%     15.57% |         595      7.69%     23.26% |         752      9.72%     32.98% |         383      4.95%     37.93% |         363      4.69%     42.63% |         389      5.03%     47.65% |         389      5.03%     52.68% |         492      6.36%     59.04% |         417      5.39%     64.43% |         538      6.95%     71.38% |         462      5.97%     77.36% |         449      5.80%     83.16% |         402      5.20%     88.35% |         382      4.94%     93.29% |         519      6.71%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.Ack::total         7737                       (Unspecified)
system.ruby.L2Cache_Controller.Ack_all   |         108      6.03%      6.03% |         104      5.81%     11.84% |         121      6.76%     18.60% |         127      7.09%     25.70% |         102      5.70%     31.40% |         105      5.87%     37.26% |          94      5.25%     42.51% |          93      5.20%     47.71% |         122      6.82%     54.53% |         105      5.87%     60.39% |         129      7.21%     67.60% |         125      6.98%     74.58% |         115      6.42%     81.01% |         115      6.42%     87.43% |         121      6.76%     94.19% |         104      5.81%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.Ack_all::total         1790                       (Unspecified)
system.ruby.L2Cache_Controller.Unblock   |        2785      6.76%      6.76% |        2201      5.34%     12.10% |        2264      5.49%     17.59% |        2710      6.58%     24.17% |        3543      8.60%     32.77% |        1910      4.63%     37.40% |        2332      5.66%     43.06% |        1792      4.35%     47.41% |        3406      8.27%     55.67% |        1929      4.68%     60.36% |        1975      4.79%     65.15% |        1700      4.13%     69.27% |        3704      8.99%     78.26% |        1610      3.91%     82.17% |        3988      9.68%     91.85% |        3360      8.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.Unblock::total        41209                       (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock |      308986      6.81%      6.81% |      288944      6.37%     13.18% |      256408      5.65%     18.83% |      260485      5.74%     24.57% |      266149      5.87%     30.43% |      294117      6.48%     36.92% |      286642      6.32%     43.23% |      284293      6.27%     49.50% |      285102      6.28%     55.78% |      289932      6.39%     62.17% |      365468      8.05%     70.23% |      261552      5.76%     75.99% |      282080      6.22%     82.21% |      264204      5.82%     88.03% |      267056      5.89%     93.92% |      276063      6.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock::total      4537481                       (Unspecified)
system.ruby.L2Cache_Controller.MEM_Inv   |           8    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MEM_Inv::total            8                       (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |         332      5.99%      5.99% |         335      6.04%     12.03% |         338      6.09%     18.12% |         359      6.47%     24.59% |         333      6.00%     30.60% |         320      5.77%     36.37% |         326      5.88%     42.25% |         339      6.11%     48.36% |         374      6.74%     55.10% |         348      6.27%     61.38% |         356      6.42%     67.80% |         364      6.56%     74.36% |         354      6.38%     80.74% |         343      6.18%     86.93% |         375      6.76%     93.69% |         350      6.31%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total         5546                       (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS |       22041      6.30%      6.30% |       21875      6.26%     12.56% |       21987      6.29%     18.85% |       21878      6.26%     25.11% |       22157      6.34%     31.44% |       21648      6.19%     37.63% |       21720      6.21%     43.85% |       21726      6.21%     50.06% |       21789      6.23%     56.29% |       21807      6.24%     62.53% |       21859      6.25%     68.78% |       21662      6.20%     74.98% |       21797      6.23%     81.21% |       21737      6.22%     87.43% |       22053      6.31%     93.73% |       21906      6.27%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS::total       349642                       (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX |       16794      6.29%      6.29% |       16771      6.29%     12.58% |       16658      6.24%     18.82% |       16638      6.24%     25.06% |       16623      6.23%     31.29% |       16734      6.27%     37.56% |       16683      6.25%     43.81% |       16727      6.27%     50.08% |       16737      6.27%     56.35% |       16691      6.26%     62.61% |       16592      6.22%     68.82% |       16578      6.21%     75.04% |       16627      6.23%     81.27% |       16611      6.23%     87.49% |       16637      6.23%     93.73% |       16735      6.27%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX::total       266836                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |       42941      5.94%      5.94% |       40485      5.60%     11.54% |       40407      5.59%     17.14% |       43050      5.96%     23.09% |       47313      6.55%     29.64% |       50165      6.94%     36.58% |       42701      5.91%     42.49% |       52230      7.23%     49.72% |       46208      6.39%     56.11% |       53048      7.34%     63.45% |       50363      6.97%     70.42% |       30586      4.23%     74.65% |       50011      6.92%     81.57% |       49179      6.81%     88.38% |       45084      6.24%     94.62% |       38913      5.38%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total       722684                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS |      335427      7.76%      7.76% |      360021      8.32%     16.08% |      227501      5.26%     21.34% |      200623      4.64%     25.98% |      235794      5.45%     31.43% |      299181      6.92%     38.35% |      265029      6.13%     44.47% |      210271      4.86%     49.34% |      267348      6.18%     55.52% |      231362      5.35%     60.87% |      378564      8.75%     69.62% |      278094      6.43%     76.05% |      242138      5.60%     81.65% |      262284      6.06%     87.71% |      246651      5.70%     93.41% |      284903      6.59%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS::total      4325191                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX |         243      9.07%      9.07% |         107      3.99%     13.06% |          92      3.43%     16.49% |         179      6.68%     23.17% |         122      4.55%     27.72% |         104      3.88%     31.60% |         101      3.77%     35.37% |         131      4.89%     40.26% |         147      5.49%     45.75% |         118      4.40%     50.15% |         118      4.40%     54.55% |         119      4.44%     58.99% |         342     12.76%     71.75% |          90      3.36%     75.11% |         418     15.60%     90.71% |         249      9.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX::total         2680                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |        1371      6.98%      6.98% |         933      4.75%     11.73% |         937      4.77%     16.51% |        1319      6.72%     23.22% |        2226     11.34%     34.56% |         648      3.30%     37.86% |        1074      5.47%     43.33% |         526      2.68%     46.01% |        2084     10.61%     56.62% |         634      3.23%     59.85% |         701      3.57%     63.42% |         399      2.03%     65.45% |        2162     11.01%     76.47% |         358      1.82%     78.29% |        2338     11.91%     90.20% |        1925      9.80%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total        19635                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_PUTX |          10      6.80%      6.80% |           3      2.04%      8.84% |           1      0.68%      9.52% |          36     24.49%     34.01% |           4      2.72%     36.73% |           5      3.40%     40.14% |           3      2.04%     42.18% |           2      1.36%     43.54% |           1      0.68%     44.22% |           2      1.36%     45.58% |           5      3.40%     48.98% |           2      1.36%     50.34% |          29     19.73%     70.07% |           2      1.36%     71.43% |          23     15.65%     87.07% |          19     12.93%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_PUTX::total          147                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L2_Replacement |           1      3.57%      3.57% |           1      3.57%      7.14% |           3     10.71%     17.86% |           2      7.14%     25.00% |           3     10.71%     35.71% |           1      3.57%     39.29% |           2      7.14%     46.43% |           2      7.14%     53.57% |           3     10.71%     64.29% |           2      7.14%     71.43% |           2      7.14%     78.57% |           0      0.00%     78.57% |           3     10.71%     89.29% |           0      0.00%     89.29% |           2      7.14%     96.43% |           1      3.57%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L2_Replacement::total           28                       (Unspecified)
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |         106      6.05%      6.05% |         103      5.88%     11.92% |         116      6.62%     18.54% |         125      7.13%     25.67% |          98      5.59%     31.26% |         104      5.93%     37.19% |          92      5.25%     42.44% |          90      5.13%     47.58% |         117      6.67%     54.25% |         103      5.88%     60.13% |         126      7.19%     67.31% |         125      7.13%     74.44% |         112      6.39%     80.83% |         115      6.56%     87.39% |         118      6.73%     94.12% |         103      5.88%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total         1753                       (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETS |      108095      7.84%      7.84% |       87814      6.37%     14.21% |       73695      5.35%     19.56% |       75458      5.48%     25.04% |       77244      5.60%     30.64% |       93830      6.81%     37.45% |       79609      5.78%     43.23% |       77311      5.61%     48.84% |       76432      5.55%     54.38% |       87378      6.34%     60.72% |      152147     11.04%     71.76% |       72765      5.28%     77.04% |       87867      6.38%     83.42% |       70509      5.12%     88.53% |       74635      5.42%     93.95% |       83405      6.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETS::total      1378194                       (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETX |      157839      6.39%      6.39% |      156993      6.36%     12.75% |      139949      5.67%     18.41% |      141702      5.74%     24.15% |      144872      5.87%     30.01% |      157721      6.39%     36.40% |      164651      6.67%     43.06% |      164725      6.67%     49.73% |      164806      6.67%     56.41% |      159720      6.47%     62.87% |      170603      6.91%     69.78% |      147249      5.96%     75.74% |      150302      6.08%     81.83% |      152023      6.15%     87.98% |      147911      5.99%     93.97% |      148998      6.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETX::total      2470064                       (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement |        2979      6.48%      6.48% |        2906      6.32%     12.80% |        2918      6.35%     19.15% |        2897      6.30%     25.45% |        2980      6.48%     31.93% |        2900      6.31%     38.24% |        2840      6.18%     44.42% |        2820      6.13%     50.55% |        2934      6.38%     56.93% |        2773      6.03%     62.96% |        2806      6.10%     69.07% |        2772      6.03%     75.10% |        2802      6.09%     81.19% |        2794      6.08%     87.27% |        2940      6.39%     93.66% |        2913      6.34%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement::total        45974                       (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |        4155      6.50%      6.50% |        4082      6.39%     12.89% |        4033      6.31%     19.20% |        3951      6.18%     25.38% |        4080      6.38%     31.76% |        3810      5.96%     37.72% |        3891      6.09%     43.81% |        3983      6.23%     50.04% |        3961      6.20%     56.23% |        4108      6.43%     62.66% |        3982      6.23%     68.89% |        3849      6.02%     74.91% |        3974      6.22%     81.13% |        3918      6.13%     87.26% |        4089      6.40%     93.65% |        4056      6.35%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total        63922                       (Unspecified)
system.ruby.L2Cache_Controller.M.MEM_Inv |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M.MEM_Inv::total            4                       (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETS |        2785      6.76%      6.76% |        2201      5.34%     12.10% |        2264      5.49%     17.59% |        2710      6.58%     24.17% |        3543      8.60%     32.77% |        1910      4.63%     37.40% |        2332      5.66%     43.06% |        1792      4.35%     47.41% |        3406      8.27%     55.67% |        1929      4.68%     60.36% |        1975      4.79%     65.15% |        1700      4.13%     69.27% |        3704      8.99%     78.26% |        1610      3.91%     82.17% |        3988      9.68%     91.85% |        3360      8.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETS::total        41209                       (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETX |        2633      5.19%      5.19% |        4473      8.81%     14.00% |        3112      6.13%     20.14% |        3329      6.56%     26.70% |        2927      5.77%     32.46% |        3451      6.80%     39.26% |        2815      5.55%     44.81% |        3164      6.23%     51.05% |        3124      6.16%     57.20% |        3599      7.09%     64.29% |        3462      6.82%     71.12% |        2796      5.51%     76.63% |        3002      5.92%     82.54% |        2894      5.70%     88.24% |        3105      6.12%     94.36% |        2861      5.64%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETX::total        50747                       (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX |      303374      6.83%      6.83% |      282046      6.35%     13.18% |      250875      5.65%     18.82% |      254223      5.72%     24.55% |      259493      5.84%     30.39% |      288563      6.50%     36.88% |      281305      6.33%     43.22% |      279165      6.28%     49.50% |      278396      6.27%     55.77% |      284221      6.40%     62.16% |      359858      8.10%     70.26% |      256891      5.78%     76.05% |      275201      6.19%     82.24% |      259512      5.84%     88.08% |      259808      5.85%     93.93% |      269612      6.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX::total      4442543                       (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX_old |           5      5.38%      5.38% |          23     24.73%     30.11% |           2      2.15%     32.26% |           8      8.60%     40.86% |           5      5.38%     46.24% |           3      3.23%     49.46% |           8      8.60%     58.06% |           4      4.30%     62.37% |           8      8.60%     70.97% |           3      3.23%     74.19% |           5      5.38%     79.57% |           3      3.23%     82.80% |           7      7.53%     90.32% |           2      2.15%     92.47% |           5      5.38%     97.85% |           2      2.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX_old::total           93                       (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement |           2     14.29%     14.29% |           0      0.00%     14.29% |           1      7.14%     21.43% |           0      0.00%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           2     14.29%     71.43% |           2     14.29%     85.71% |           2     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement::total           14                       (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |           2     15.38%     15.38% |           0      0.00%     15.38% |           1      7.69%     23.08% |           0      0.00%     23.08% |           0      0.00%     23.08% |           1      7.69%     30.77% |           1      7.69%     38.46% |           1      7.69%     46.15% |           3     23.08%     69.23% |           1      7.69%     76.92% |           2     15.38%     92.31% |           0      0.00%     92.31% |           0      0.00%     92.31% |           1      7.69%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total           13                       (Unspecified)
system.ruby.L2Cache_Controller.M_I.L1_GETX |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.L1_GETX::total            1                       (Unspecified)
system.ruby.L2Cache_Controller.M_I.Mem_Ack |        7249      6.49%      6.49% |        7092      6.35%     12.84% |        7072      6.33%     19.17% |        6975      6.24%     25.41% |        7162      6.41%     31.82% |        6817      6.10%     37.93% |        6827      6.11%     44.04% |        6897      6.17%     50.21% |        7019      6.28%     56.50% |        6987      6.25%     62.75% |        6918      6.19%     68.94% |        6746      6.04%     74.98% |        6893      6.17%     81.15% |        6830      6.11%     87.27% |        7151      6.40%     93.67% |        7073      6.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total       111708                       (Unspecified)
system.ruby.L2Cache_Controller.M_I.MEM_Inv |           4    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.MEM_Inv::total            4                       (Unspecified)
system.ruby.L2Cache_Controller.MT_I.WB_Data |           1     10.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           0      0.00%     10.00% |           1     10.00%     20.00% |           1     10.00%     30.00% |           1     10.00%     40.00% |           1     10.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           2     20.00%     70.00% |           2     20.00%     90.00% |           1     10.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.WB_Data::total           10                       (Unspecified)
system.ruby.L2Cache_Controller.MT_I.Ack_all |           1     25.00%     25.00% |           0      0.00%     25.00% |           1     25.00%     50.00% |           0      0.00%     50.00% |           1     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           1     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.Ack_all::total            4                       (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.WB_Data |           2     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           1     12.50%     37.50% |           1     12.50%     50.00% |           0      0.00%     50.00% |           1     12.50%     62.50% |           1     12.50%     75.00% |           1     12.50%     87.50% |           0      0.00%     87.50% |           0      0.00%     87.50% |           1     12.50%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total            8                       (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.Ack_all |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     20.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           0      0.00%     20.00% |           1     20.00%     40.00% |           2     40.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.Ack_all::total            5                       (Unspecified)
system.ruby.L2Cache_Controller.I_I.Ack   |         688      9.00%      9.00% |         515      6.73%     15.73% |         581      7.60%     23.33% |         745      9.74%     33.07% |         358      4.68%     37.75% |         362      4.73%     42.48% |         386      5.05%     47.53% |         385      5.03%     52.56% |         487      6.37%     58.93% |         410      5.36%     64.29% |         535      7.00%     71.29% |         462      6.04%     77.33% |         444      5.81%     83.13% |         402      5.26%     88.39% |         376      4.92%     93.31% |         512      6.69%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.I_I.Ack::total         7648                       (Unspecified)
system.ruby.L2Cache_Controller.I_I.Ack_all |         106      6.05%      6.05% |         103      5.88%     11.92% |         116      6.62%     18.54% |         125      7.13%     25.67% |          98      5.59%     31.26% |         104      5.93%     37.19% |          92      5.25%     42.44% |          90      5.13%     47.58% |         117      6.67%     54.25% |         103      5.88%     60.13% |         126      7.19%     67.31% |         125      7.13%     74.44% |         112      6.39%     80.83% |         115      6.56%     87.39% |         118      6.73%     94.12% |         103      5.88%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.I_I.Ack_all::total         1753                       (Unspecified)
system.ruby.L2Cache_Controller.S_I.Ack   |           1      1.12%      1.12% |           1      1.12%      2.25% |          14     15.73%     17.98% |           7      7.87%     25.84% |          25     28.09%     53.93% |           1      1.12%     55.06% |           3      3.37%     58.43% |           4      4.49%     62.92% |           5      5.62%     68.54% |           7      7.87%     76.40% |           3      3.37%     79.78% |           0      0.00%     79.78% |           5      5.62%     85.39% |           0      0.00%     85.39% |           6      6.74%     92.13% |           7      7.87%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.S_I.Ack::total           89                       (Unspecified)
system.ruby.L2Cache_Controller.S_I.Ack_all |           1      3.57%      3.57% |           1      3.57%      7.14% |           3     10.71%     17.86% |           2      7.14%     25.00% |           3     10.71%     35.71% |           1      3.57%     39.29% |           2      7.14%     46.43% |           2      7.14%     53.57% |           3     10.71%     64.29% |           2      7.14%     71.43% |           2      7.14%     78.57% |           0      0.00%     78.57% |           3     10.71%     89.29% |           0      0.00%     89.29% |           2      7.14%     96.43% |           1      3.57%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.S_I.Ack_all::total           28                       (Unspecified)
system.ruby.L2Cache_Controller.ISS.L1_GETS |          30      9.46%      9.46% |          22      6.94%     16.40% |          22      6.94%     23.34% |          18      5.68%     29.02% |          22      6.94%     35.96% |          19      5.99%     41.96% |          11      3.47%     45.43% |          17      5.36%     50.79% |          17      5.36%     56.15% |          15      4.73%     60.88% |          14      4.42%     65.30% |          16      5.05%     70.35% |          19      5.99%     76.34% |          18      5.68%     82.02% |          41     12.93%     94.95% |          16      5.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.L1_GETS::total          317                       (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data |       22011      6.30%      6.30% |       21853      6.26%     12.56% |       21965      6.29%     18.84% |       21860      6.26%     25.10% |       22135      6.34%     31.44% |       21629      6.19%     37.63% |       21709      6.21%     43.85% |       21709      6.21%     50.06% |       21772      6.23%     56.29% |       21792      6.24%     62.53% |       21845      6.25%     68.78% |       21646      6.20%     74.98% |       21778      6.23%     81.21% |       21719      6.22%     87.43% |       22012      6.30%     93.73% |       21890      6.27%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data::total       349325                       (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR |         108      6.99%      6.99% |          87      5.63%     12.62% |          90      5.83%     18.45% |         105      6.80%     25.24% |         106      6.86%     32.10% |          96      6.21%     38.32% |          98      6.34%     44.66% |         104      6.73%     51.39% |          98      6.34%     57.73% |          95      6.15%     63.88% |          92      5.95%     69.84% |          65      4.21%     74.05% |          88      5.70%     79.74% |         107      6.93%     86.67% |         102      6.60%     93.27% |         104      6.73%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR::total         1545                       (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GETS |          56      9.06%      9.06% |          48      7.77%     16.83% |          47      7.61%     24.43% |          30      4.85%     29.29% |          30      4.85%     34.14% |          32      5.18%     39.32% |          21      3.40%     42.72% |          43      6.96%     49.68% |          35      5.66%     55.34% |          22      3.56%     58.90% |          17      2.75%     61.65% |          25      4.05%     65.70% |          49      7.93%     73.62% |          30      4.85%     78.48% |          88     14.24%     92.72% |          45      7.28%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GETS::total          618                       (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data |         362      6.17%      6.17% |         357      6.09%     12.26% |         360      6.14%     18.40% |         377      6.43%     24.83% |         355      6.05%     30.89% |         339      5.78%     36.67% |         337      5.75%     42.42% |         356      6.07%     48.49% |         391      6.67%     55.16% |         363      6.19%     61.35% |         370      6.31%     67.66% |         380      6.48%     74.14% |         373      6.36%     80.50% |         361      6.16%     86.66% |         416      7.10%     93.76% |         366      6.24%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data::total         5863                       (Unspecified)
system.ruby.L2Cache_Controller.IM.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     11.11%     11.11% |           0      0.00%     11.11% |           2     22.22%     33.33% |           1     11.11%     44.44% |           0      0.00%     44.44% |           3     33.33%     77.78% |           0      0.00%     77.78% |           1     11.11%     88.89% |           0      0.00%     88.89% |           0      0.00%     88.89% |           0      0.00%     88.89% |           0      0.00%     88.89% |           0      0.00%     88.89% |           1     11.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.L1_GETX::total            9                       (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data |       16794      6.29%      6.29% |       16771      6.29%     12.58% |       16658      6.24%     18.82% |       16638      6.24%     25.06% |       16623      6.23%     31.29% |       16734      6.27%     37.56% |       16683      6.25%     43.81% |       16727      6.27%     50.08% |       16737      6.27%     56.35% |       16691      6.26%     62.61% |       16592      6.22%     68.82% |       16578      6.21%     75.04% |       16627      6.23%     81.27% |       16611      6.23%     87.49% |       16637      6.23%     93.73% |       16735      6.27%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data::total       266836                       (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETS |          12      0.62%      0.62% |          21      1.08%      1.70% |          72      3.72%      5.42% |         338     17.45%     22.87% |          45      2.32%     25.19% |          49      2.53%     27.72% |          39      2.01%     29.74% |         117      6.04%     35.78% |         673     34.74%     70.52% |         198     10.22%     80.74% |         229     11.82%     92.57% |          26      1.34%     93.91% |          22      1.14%     95.04% |          20      1.03%     96.08% |          31      1.60%     97.68% |          45      2.32%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETS::total         1937                       (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETX |           2      2.06%      2.06% |           4      4.12%      6.19% |           4      4.12%     10.31% |           7      7.22%     17.53% |           6      6.19%     23.71% |          10     10.31%     34.02% |          10     10.31%     44.33% |           0      0.00%     44.33% |           9      9.28%     53.61% |          11     11.34%     64.95% |          25     25.77%     90.72% |           4      4.12%     94.85% |           2      2.06%     96.91% |           0      0.00%     96.91% |           3      3.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETX::total           97                       (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE |           3      3.03%      3.03% |           6      6.06%      9.09% |           5      5.05%     14.14% |           9      9.09%     23.23% |          10     10.10%     33.33% |          14     14.14%     47.47% |          10     10.10%     57.58% |           3      3.03%     60.61% |          15     15.15%     75.76% |          10     10.10%     85.86% |           7      7.07%     92.93% |           2      2.02%     94.95% |           1      1.01%     95.96% |           1      1.01%     96.97% |           1      1.01%     97.98% |           2      2.02%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE::total           99                       (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |        1614      7.23%      7.23% |        1040      4.66%     11.89% |        1029      4.61%     16.50% |        1498      6.71%     23.22% |        2348     10.52%     33.74% |         752      3.37%     37.11% |        1175      5.27%     42.38% |         657      2.94%     45.32% |        2231     10.00%     55.32% |         752      3.37%     58.69% |         819      3.67%     62.36% |         518      2.32%     64.68% |        2504     11.22%     75.90% |         448      2.01%     77.91% |        2756     12.35%     90.26% |        2174      9.74%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total        22315                       (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETS |          29      5.87%      5.87% |          16      3.24%      9.11% |          38      7.69%     16.80% |          26      5.26%     22.06% |          18      3.64%     25.71% |          26      5.26%     30.97% |          25      5.06%     36.03% |         124     25.10%     61.13% |          32      6.48%     67.61% |          34      6.88%     74.49% |          48      9.72%     84.21% |          20      4.05%     88.26% |          15      3.04%     91.30% |           5      1.01%     92.31% |          16      3.24%     95.55% |          22      4.45%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETS::total          494                       (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETX |           9      2.75%      2.75% |          38     11.62%     14.37% |          19      5.81%     20.18% |           8      2.45%     22.63% |          46     14.07%     36.70% |          23      7.03%     43.73% |          15      4.59%     48.32% |          26      7.95%     56.27% |          10      3.06%     59.33% |          37     11.31%     70.64% |          48     14.68%     85.32% |           5      1.53%     86.85% |           7      2.14%     88.99% |          10      3.06%     92.05% |          12      3.67%     95.72% |          14      4.28%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETX::total          327                       (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_PUTX |           5      5.49%      5.49% |          22     24.18%     29.67% |           2      2.20%     31.87% |           8      8.79%     40.66% |           5      5.49%     46.15% |           3      3.30%     49.45% |           8      8.79%     58.24% |           4      4.40%     62.64% |           8      8.79%     71.43% |           3      3.30%     74.73% |           5      5.49%     80.22% |           3      3.30%     83.52% |           7      7.69%     91.21% |           2      2.20%     93.41% |           4      4.40%     97.80% |           2      2.20%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_PUTX::total           91                       (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |      307372      6.81%      6.81% |      287904      6.38%     13.18% |      255379      5.66%     18.84% |      258987      5.74%     24.58% |      263801      5.84%     30.42% |      293365      6.50%     36.92% |      285467      6.32%     43.24% |      283636      6.28%     49.52% |      282871      6.26%     55.78% |      289180      6.40%     62.19% |      364649      8.08%     70.27% |      261034      5.78%     76.05% |      279576      6.19%     82.24% |      263756      5.84%     88.08% |      264300      5.85%     93.93% |      273889      6.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total      4515166                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS |          57      5.29%      5.29% |           9      0.84%      6.13% |          17      1.58%      7.71% |         158     14.67%     22.38% |          38      3.53%     25.91% |          22      2.04%     27.95% |          25      2.32%     30.27% |           8      0.74%     31.01% |         485     45.03%     76.04% |          26      2.41%     78.46% |          70      6.50%     84.96% |          29      2.69%     87.65% |          38      3.53%     91.18% |          11      1.02%     92.20% |          48      4.46%     96.66% |          36      3.34%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS::total         1077                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX |           1      1.15%      1.15% |           5      5.75%      6.90% |           3      3.45%     10.34% |          11     12.64%     22.99% |           2      2.30%     25.29% |           9     10.34%     35.63% |          11     12.64%     48.28% |           3      3.45%     51.72% |           8      9.20%     60.92% |           8      9.20%     70.11% |          23     26.44%     96.55% |           0      0.00%     96.55% |           0      0.00%     96.55% |           0      0.00%     96.55% |           2      2.30%     98.85% |           1      1.15%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETX::total           87                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_UPGRADE |           2      6.06%      6.06% |           1      3.03%      9.09% |           2      6.06%     15.15% |           8     24.24%     39.39% |           2      6.06%     45.45% |           1      3.03%     48.48% |           3      9.09%     57.58% |           0      0.00%     57.58% |           0      0.00%     57.58% |           4     12.12%     69.70% |           2      6.06%     75.76% |           1      3.03%     78.79% |           5     15.15%     93.94% |           0      0.00%     93.94% |           1      3.03%     96.97% |           1      3.03%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_UPGRADE::total           33                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_PUTX |          10      6.85%      6.85% |           3      2.05%      8.90% |           1      0.68%      9.59% |          35     23.97%     33.56% |           4      2.74%     36.30% |           5      3.42%     39.73% |           3      2.05%     41.78% |           2      1.37%     43.15% |           1      0.68%     43.84% |           2      1.37%     45.21% |           5      3.42%     48.63% |           2      1.37%     50.00% |          29     19.86%     69.86% |           2      1.37%     71.23% |          23     15.75%     86.99% |          19     13.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_PUTX::total          146                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |         702      4.85%      4.85% |         599      4.14%      8.99% |         631      4.36%     13.35% |         951      6.57%     19.92% |        1493     10.32%     30.23% |         520      3.59%     33.83% |         818      5.65%     39.48% |         497      3.43%     42.91% |        1570     10.85%     53.76% |         586      4.05%     57.81% |         609      4.21%     62.01% |         380      2.63%     64.64% |        1695     11.71%     76.35% |         322      2.22%     78.58% |        1644     11.36%     89.93% |        1457     10.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total        14474                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean |        1142      7.84%      7.84% |         942      6.47%     14.31% |         963      6.61%     20.92% |         928      6.37%     27.29% |        1053      7.23%     34.52% |         926      6.36%     40.88% |         812      5.58%     46.45% |         874      6.00%     52.45% |         848      5.82%     58.28% |         838      5.75%     64.03% |         765      5.25%     69.28% |         885      6.08%     75.36% |         835      5.73%     81.09% |         839      5.76%     86.85% |         945      6.49%     93.34% |         970      6.66%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean::total        14565                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.Unblock |         941      7.73%      7.73% |         660      5.42%     13.16% |         670      5.51%     18.66% |         831      6.83%     25.49% |         997      8.19%     33.68% |         464      3.81%     37.49% |         702      5.77%     43.26% |         421      3.46%     46.72% |         988      8.12%     54.84% |         505      4.15%     58.99% |         601      4.94%     63.93% |         435      3.57%     67.50% |        1174      9.65%     77.15% |         449      3.69%     80.84% |        1399     11.50%     92.33% |         933      7.67%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total        12170                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.L1_GETS |           1      7.14%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           0      0.00%      7.14% |           9     64.29%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           0      0.00%     71.43% |           3     21.43%     92.86% |           1      7.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.L1_GETS::total           14                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.L1_GETX::total            1                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.L1_UPGRADE |           2      8.33%      8.33% |           0      0.00%      8.33% |           0      0.00%      8.33% |           7     29.17%     37.50% |           1      4.17%     41.67% |           0      0.00%     41.67% |           1      4.17%     45.83% |           2      8.33%     54.17% |           3     12.50%     66.67% |           0      0.00%     66.67% |           2      8.33%     75.00% |           2      8.33%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           3     12.50%     95.83% |           1      4.17%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.L1_UPGRADE::total           24                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.L1_PUTX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.L1_PUTX::total            1                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data |         420      6.86%      6.86% |         330      5.39%     12.25% |         288      4.70%     16.96% |         473      7.73%     24.68% |         608      9.93%     34.61% |         174      2.84%     37.46% |         339      5.54%     42.99% |         145      2.37%     45.36% |         668     10.91%     56.27% |         171      2.79%     59.07% |         226      3.69%     62.76% |         135      2.21%     64.96% |         677     11.06%     76.02% |         127      2.07%     78.10% |         846     13.82%     91.91% |         495      8.09%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total         6122                       (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean |         521      8.61%      8.61% |         330      5.46%     14.07% |         382      6.32%     20.39% |         358      5.92%     26.31% |         389      6.43%     32.74% |         290      4.79%     37.53% |         363      6.00%     43.54% |         276      4.56%     48.10% |         320      5.29%     53.39% |         334      5.52%     58.91% |         375      6.20%     65.11% |         300      4.96%     70.07% |         497      8.22%     78.29% |         322      5.32%     83.61% |         553      9.14%     92.76% |         438      7.24%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean::total         6048                       (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.L1_GETS |           3      3.00%      3.00% |           1      1.00%      4.00% |           2      2.00%      6.00% |           3      3.00%      9.00% |           4      4.00%     13.00% |           1      1.00%     14.00% |           1      1.00%     15.00% |           0      0.00%     15.00% |          61     61.00%     76.00% |           0      0.00%     76.00% |           5      5.00%     81.00% |           5      5.00%     86.00% |           2      2.00%     88.00% |           1      1.00%     89.00% |           5      5.00%     94.00% |           6      6.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.L1_GETS::total          100                       (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.L1_GETX |           0      0.00%      0.00% |           2     25.00%     25.00% |           0      0.00%     25.00% |           1     12.50%     37.50% |           0      0.00%     37.50% |           2     25.00%     62.50% |           1     12.50%     75.00% |           0      0.00%     75.00% |           2     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.L1_GETX::total            8                       (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.L1_UPGRADE |           0      0.00%      0.00% |           1      4.76%      4.76% |           1      4.76%      9.52% |           4     19.05%     28.57% |           1      4.76%     33.33% |           0      0.00%     33.33% |           3     14.29%     47.62% |           0      0.00%     47.62% |           0      0.00%     47.62% |           2      9.52%     57.14% |           5     23.81%     80.95% |           0      0.00%     80.95% |           2      9.52%     90.48% |           0      0.00%     90.48% |           2      9.52%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.L1_UPGRADE::total           21                       (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.Unblock |        1844      6.35%      6.35% |        1541      5.31%     11.66% |        1594      5.49%     17.15% |        1879      6.47%     23.62% |        2546      8.77%     32.38% |        1446      4.98%     37.36% |        1630      5.61%     42.98% |        1371      4.72%     47.70% |        2418      8.33%     56.02% |        1424      4.90%     60.93% |        1374      4.73%     65.66% |        1265      4.36%     70.02% |        2530      8.71%     78.73% |        1161      4.00%     82.73% |        2589      8.92%     91.64% |        2427      8.36%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.Unblock::total        29039                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::samples     84495611                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::mean     7.499048                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::gmean     1.375312                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::stdev    25.844943                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr |    79958256     94.63%     94.63% |     3654647      4.33%     98.96% |      637191      0.75%     99.71% |      202176      0.24%     99.95% |       43275      0.05%    100.00% |          53      0.00%    100.00% |           9      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::total     84495611                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::samples     78400441                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |    78400441    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::total     78400441                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::samples      6095170                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::mean    91.094458                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::gmean    82.911909                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::stdev    41.572484                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr |     1557815     25.56%     25.56% |     3654647     59.96%     85.52% |      637191     10.45%     95.97% |      202176      3.32%     99.29% |       43275      0.71%    100.00% |          53      0.00%    100.00% |           9      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::total      6095170                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::samples     21277014                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::mean     2.748460                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::gmean     1.058385                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::stdev    18.052044                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr |    21061132     98.99%     98.99% |       86308      0.41%     99.39% |       32546      0.15%     99.54% |       77401      0.36%     99.91% |       19609      0.09%    100.00% |          13      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::total     21277014                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::samples     21028729                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr |           0      0.00%      0.00% |    21028729    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::total     21028729                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::samples       248285                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::mean   150.835935                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::gmean   129.375967                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::stdev    75.746070                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr |       32403     13.05%     13.05% |       86308     34.76%     47.81% |       32546     13.11%     60.92% |       77401     31.17%     92.09% |       19609      7.90%     99.99% |          13      0.01%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::total       248285                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::samples    403615598                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::mean     1.124415                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::gmean     1.007601                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::stdev     3.093947                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr |   403202212     99.90%     99.90% |      406260      0.10%    100.00% |        4050      0.00%    100.00% |        2965      0.00%    100.00% |         110      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::total    403615598                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::samples    402885824                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |   402885824    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::total    402885824                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::samples       729774                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::mean    69.809915                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::gmean    65.900231                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::stdev    23.833111                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr |      316388     43.35%     43.35% |      406260     55.67%     99.02% |        4050      0.55%     99.58% |        2965      0.41%     99.98% |         110      0.02%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::total       729774                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::samples       302086                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::mean     9.677072                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::gmean     1.539186                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::stdev    28.874627                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr |      279479     92.52%     92.52% |       19071      6.31%     98.83% |        2907      0.96%     99.79% |         402      0.13%     99.92% |         213      0.07%    100.00% |          11      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::total       302086                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::samples       272611                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |      272611    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::total       272611                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::samples        29475                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::mean    89.930348                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    83.085612                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    37.523567                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr |        6868     23.30%     23.30% |       19071     64.70%     88.00% |        2907      9.86%     97.87% |         402      1.36%     99.23% |         213      0.72%     99.95% |          11      0.04%     99.99% |           2      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::total        29475                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::samples      5092785                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::mean    46.192646                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     9.030980                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    54.243850                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr |     3196205     62.76%     62.76% |     1516646     29.78%     92.54% |      274012      5.38%     97.92% |       86790      1.70%     99.62% |       19105      0.38%    100.00% |          21      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::total      5092785                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples      2560583                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |     2560583    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total      2560583                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size           64                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket          639                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples      2532202                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean    91.891812                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    83.595260                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    42.001054                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |      635622     25.10%     25.10% |     1516646     59.89%     85.00% |      274012     10.82%     95.82% |       86790      3.43%     99.24% |       19105      0.75%    100.00% |          21      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total      2532202                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::samples      5092785                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |     5092785    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::total      5092785                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples      5092785                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |     5092785    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total      5092785                       (Unspecified)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks (Tick)
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl0.requestToDir.m_msg_count        19441                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_msg_count        20913                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_stall_time       167408                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl0.requestToMemory.m_avg_stall_time     8.004973                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl0.responseFromDir.m_msg_count        22975                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromDir.m_stall_time       403500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl0.responseFromDir.m_avg_stall_time    17.562568                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl0.responseFromMemory.m_msg_count        20913                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseToDir.m_msg_count         3534                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl1.requestToDir.m_msg_count        19472                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.requestToMemory.m_msg_count        20858                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.requestToMemory.m_stall_time       196144                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl1.requestToMemory.m_avg_stall_time     9.403778                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl1.responseFromDir.m_msg_count        22916                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseFromDir.m_stall_time       416500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl1.responseFromDir.m_avg_stall_time    18.175074                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl1.responseFromMemory.m_msg_count        20858                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseToDir.m_msg_count         3444                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl10.requestToDir.m_msg_count        19581                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.requestToMemory.m_msg_count        21035                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.requestToMemory.m_stall_time       218336                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl10.requestToMemory.m_avg_stall_time    10.379653                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl10.responseFromDir.m_msg_count        23083                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.responseFromDir.m_stall_time       512000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl10.responseFromDir.m_avg_stall_time    22.180826                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl10.responseFromMemory.m_msg_count        21035                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.responseToDir.m_msg_count         3502                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl11.requestToDir.m_msg_count        19463                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.requestToMemory.m_msg_count        20936                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.requestToMemory.m_stall_time       146848                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl11.requestToMemory.m_avg_stall_time     7.014138                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl11.responseFromDir.m_msg_count        23017                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.responseFromDir.m_stall_time       418000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl11.responseFromDir.m_avg_stall_time    18.160490                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl11.responseFromMemory.m_msg_count        20936                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.responseToDir.m_msg_count         3554                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl12.requestToDir.m_msg_count        19500                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.requestToMemory.m_msg_count        20913                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.requestToMemory.m_stall_time       111972                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl12.requestToMemory.m_avg_stall_time     5.354182                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl12.responseFromDir.m_msg_count        22976                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.responseFromDir.m_stall_time       498500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl12.responseFromDir.m_avg_stall_time    21.696553                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl12.responseFromMemory.m_msg_count        20913                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.responseToDir.m_msg_count         3476                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl13.requestToDir.m_msg_count        19579                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.requestToMemory.m_msg_count        20987                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.requestToMemory.m_stall_time        94736                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl13.requestToMemory.m_avg_stall_time     4.514032                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl13.responseFromDir.m_msg_count        23151                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.responseFromDir.m_stall_time       497000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl13.responseFromDir.m_avg_stall_time    21.467755                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl13.responseFromMemory.m_msg_count        20987                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.responseToDir.m_msg_count         3572                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl14.requestToDir.m_msg_count        19423                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.requestToMemory.m_msg_count        20906                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.requestToMemory.m_stall_time       165632                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl14.requestToMemory.m_avg_stall_time     7.922702                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl14.responseFromDir.m_msg_count        22986                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.responseFromDir.m_stall_time       551500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl14.responseFromDir.m_avg_stall_time    23.992865                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl14.responseFromMemory.m_msg_count        20906                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.responseToDir.m_msg_count         3563                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl15.requestToDir.m_msg_count        19429                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.requestToMemory.m_msg_count        20879                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.requestToMemory.m_stall_time       105144                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl15.requestToMemory.m_avg_stall_time     5.035873                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl15.responseFromDir.m_msg_count        22871                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.responseFromDir.m_stall_time       451000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl15.responseFromDir.m_avg_stall_time    19.719295                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl15.responseFromMemory.m_msg_count        20879                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.responseToDir.m_msg_count         3442                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl16.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl16.requestToDir.m_msg_count        19380                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl16.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl16.requestToMemory.m_msg_count        20804                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl16.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl16.requestToMemory.m_stall_time       108468                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl16.requestToMemory.m_avg_stall_time     5.213805                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl16.responseFromDir.m_msg_count        22817                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl16.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl16.responseFromDir.m_stall_time       415500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl16.responseFromDir.m_avg_stall_time    18.210106                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl16.responseFromMemory.m_msg_count        20804                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl16.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl16.responseToDir.m_msg_count         3437                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl16.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl17.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl17.requestToDir.m_msg_count        19649                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl17.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl17.requestToMemory.m_msg_count        21072                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl17.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl17.requestToMemory.m_stall_time       147656                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl17.requestToMemory.m_avg_stall_time     7.007213                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl17.responseFromDir.m_msg_count        23185                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl17.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl17.responseFromDir.m_stall_time       384500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl17.responseFromDir.m_avg_stall_time    16.583998                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl17.responseFromMemory.m_msg_count        21072                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl17.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl17.responseToDir.m_msg_count         3536                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl17.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl18.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl18.requestToDir.m_msg_count        19433                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl18.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl18.requestToMemory.m_msg_count        20842                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl18.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl18.requestToMemory.m_stall_time       118472                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl18.requestToMemory.m_avg_stall_time     5.684291                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl18.responseFromDir.m_msg_count        22892                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl18.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl18.responseFromDir.m_stall_time       621000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl18.responseFromDir.m_avg_stall_time    27.127381                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl18.responseFromMemory.m_msg_count        20842                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl18.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl18.responseToDir.m_msg_count         3459                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl18.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl19.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl19.requestToDir.m_msg_count        19536                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl19.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl19.requestToMemory.m_msg_count        20977                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl19.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl19.requestToMemory.m_stall_time       128080                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl19.requestToMemory.m_avg_stall_time     6.105735                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl19.responseFromDir.m_msg_count        23027                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl19.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl19.responseFromDir.m_stall_time       604500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl19.responseFromDir.m_avg_stall_time    26.251791                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl19.responseFromMemory.m_msg_count        20977                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl19.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl19.responseToDir.m_msg_count         3491                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl19.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl2.requestToDir.m_msg_count        19415                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.requestToMemory.m_msg_count        20821                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.requestToMemory.m_stall_time       172064                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl2.requestToMemory.m_avg_stall_time     8.263964                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl2.responseFromDir.m_msg_count        22838                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseFromDir.m_stall_time       405500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl2.responseFromDir.m_avg_stall_time    17.755495                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl2.responseFromMemory.m_msg_count        20821                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseToDir.m_msg_count         3423                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl20.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl20.requestToDir.m_msg_count        19448                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl20.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl20.requestToMemory.m_msg_count        20925                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl20.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl20.requestToMemory.m_stall_time       135536                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl20.requestToMemory.m_avg_stall_time     6.477228                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl20.responseFromDir.m_msg_count        22911                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl20.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl20.responseFromDir.m_stall_time       594500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl20.responseFromDir.m_avg_stall_time    25.948234                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl20.responseFromMemory.m_msg_count        20925                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl20.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl20.responseToDir.m_msg_count         3463                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl20.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl21.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl21.requestToDir.m_msg_count        19533                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl21.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl21.requestToMemory.m_msg_count        20973                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl21.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl21.requestToMemory.m_stall_time       113860                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl21.requestToMemory.m_avg_stall_time     5.428885                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl21.responseFromDir.m_msg_count        23074                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl21.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl21.responseFromDir.m_stall_time       546000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl21.responseFromDir.m_avg_stall_time    23.662997                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl21.responseFromMemory.m_msg_count        20973                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl21.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl21.responseToDir.m_msg_count         3541                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl21.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl22.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl22.requestToDir.m_msg_count        19603                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl22.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl22.requestToMemory.m_msg_count        21023                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl22.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl22.requestToMemory.m_stall_time       123628                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl22.requestToMemory.m_avg_stall_time     5.880607                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl22.responseFromDir.m_msg_count        23060                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl22.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl22.responseFromDir.m_stall_time       620500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl22.responseFromDir.m_avg_stall_time    26.908066                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl22.responseFromMemory.m_msg_count        21023                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl22.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl22.responseToDir.m_msg_count         3453                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl22.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl23.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl23.requestToDir.m_msg_count        19410                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl23.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl23.requestToMemory.m_msg_count        20810                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl23.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl23.requestToMemory.m_stall_time       138472                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl23.requestToMemory.m_avg_stall_time     6.654109                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl23.responseFromDir.m_msg_count        22868                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl23.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl23.responseFromDir.m_stall_time       604000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl23.responseFromDir.m_avg_stall_time    26.412454                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl23.responseFromMemory.m_msg_count        20810                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl23.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl23.responseToDir.m_msg_count         3458                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl23.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl24.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl24.requestToDir.m_msg_count        19561                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl24.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl24.requestToMemory.m_msg_count        20996                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl24.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl24.requestToMemory.m_stall_time       126784                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl24.requestToMemory.m_avg_stall_time     6.038484                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl24.responseFromDir.m_msg_count        23064                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl24.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl24.responseFromDir.m_stall_time       577500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl24.responseFromDir.m_avg_stall_time    25.039022                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl24.responseFromMemory.m_msg_count        20996                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl24.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl24.responseToDir.m_msg_count         3503                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl24.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl25.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl25.requestToDir.m_msg_count        19444                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl25.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl25.requestToMemory.m_msg_count        20891                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl25.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl25.requestToMemory.m_stall_time       119252                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl25.requestToMemory.m_avg_stall_time     5.708295                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl25.responseFromDir.m_msg_count        22929                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl25.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl25.responseFromDir.m_stall_time       571000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl25.responseFromDir.m_avg_stall_time    24.902961                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl25.responseFromMemory.m_msg_count        20891                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl25.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl25.responseToDir.m_msg_count         3485                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl25.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl26.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl26.requestToDir.m_msg_count        19471                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl26.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl26.requestToMemory.m_msg_count        20868                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl26.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl26.requestToMemory.m_stall_time       121236                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl26.requestToMemory.m_avg_stall_time     5.809661                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl26.responseFromDir.m_msg_count        22874                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl26.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl26.responseFromDir.m_stall_time       528000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl26.responseFromDir.m_avg_stall_time    23.082976                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl26.responseFromMemory.m_msg_count        20868                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl26.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl26.responseToDir.m_msg_count         3403                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl26.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl27.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl27.requestToDir.m_msg_count        19583                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl27.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl27.requestToMemory.m_msg_count        20971                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl27.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl27.requestToMemory.m_stall_time       131112                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl27.requestToMemory.m_avg_stall_time     6.252062                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl27.responseFromDir.m_msg_count        23010                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl27.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl27.responseFromDir.m_stall_time       523500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl27.responseFromDir.m_avg_stall_time    22.750978                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl27.responseFromMemory.m_msg_count        20971                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl27.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl27.responseToDir.m_msg_count         3427                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl27.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl28.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl28.requestToDir.m_msg_count        19495                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl28.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl28.requestToMemory.m_msg_count        20900                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl28.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl28.requestToMemory.m_stall_time       156676                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl28.requestToMemory.m_avg_stall_time     7.496459                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl28.responseFromDir.m_msg_count        22928                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl28.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl28.responseFromDir.m_stall_time       613500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl28.responseFromDir.m_avg_stall_time    26.757676                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl28.responseFromMemory.m_msg_count        20900                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl28.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl28.responseToDir.m_msg_count         3433                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl28.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl29.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl29.requestToDir.m_msg_count        19425                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl29.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl29.requestToMemory.m_msg_count        20851                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl29.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl29.requestToMemory.m_stall_time       160332                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl29.requestToMemory.m_avg_stall_time     7.689415                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl29.responseFromDir.m_msg_count        22894                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl29.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl29.responseFromDir.m_stall_time       535000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl29.responseFromDir.m_avg_stall_time    23.368568                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl29.responseFromMemory.m_msg_count        20851                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl29.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl29.responseToDir.m_msg_count         3469                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl29.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl3.requestToDir.m_msg_count        19489                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.requestToMemory.m_msg_count        20935                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.requestToMemory.m_stall_time       143348                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl3.requestToMemory.m_avg_stall_time     6.847289                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl3.responseFromDir.m_msg_count        23028                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.responseFromDir.m_stall_time       382500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl3.responseFromDir.m_avg_stall_time    16.610214                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl3.responseFromMemory.m_msg_count        20935                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.responseToDir.m_msg_count         3539                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl30.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl30.requestToDir.m_msg_count        19515                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl30.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl30.requestToMemory.m_msg_count        20988                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl30.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl30.requestToMemory.m_stall_time       138924                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl30.requestToMemory.m_avg_stall_time     6.619211                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl30.responseFromDir.m_msg_count        23049                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl30.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl30.responseFromDir.m_stall_time       534500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl30.responseFromDir.m_avg_stall_time    23.189726                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl30.responseFromMemory.m_msg_count        20988                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl30.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl30.responseToDir.m_msg_count         3534                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl30.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl31.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl31.requestToDir.m_msg_count        19508                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl31.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl31.requestToMemory.m_msg_count        20964                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl31.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl31.requestToMemory.m_stall_time       164800                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl31.requestToMemory.m_avg_stall_time     7.861095                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl31.responseFromDir.m_msg_count        22919                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl31.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl31.responseFromDir.m_stall_time       532500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl31.responseFromDir.m_avg_stall_time    23.233998                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl31.responseFromMemory.m_msg_count        20964                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl31.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl31.responseToDir.m_msg_count         3411                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl31.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl4.requestToDir.m_msg_count        19486                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.requestToMemory.m_msg_count        20924                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.requestToMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.requestToMemory.m_stall_time       146380                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl4.requestToMemory.m_avg_stall_time     6.995794                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl4.responseFromDir.m_msg_count        22910                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.responseFromDir.m_stall_time       518500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl4.responseFromDir.m_avg_stall_time    22.632038                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl4.responseFromMemory.m_msg_count        20924                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.responseToDir.m_msg_count         3424                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl5.requestToDir.m_msg_count        19548                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.requestToMemory.m_msg_count        21041                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.requestToMemory.m_stall_time       184008                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl5.requestToMemory.m_avg_stall_time     8.745212                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl5.responseFromDir.m_msg_count        23067                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.responseFromDir.m_stall_time       495000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl5.responseFromDir.m_avg_stall_time    21.459227                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl5.responseFromMemory.m_msg_count        21041                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.responseToDir.m_msg_count         3519                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl6.requestToDir.m_msg_count        19536                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.requestToMemory.m_msg_count        20977                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.requestToMemory.m_stall_time       172176                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl6.requestToMemory.m_avg_stall_time     8.207847                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl6.responseFromDir.m_msg_count        23057                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.responseFromDir.m_stall_time       415500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl6.responseFromDir.m_avg_stall_time    18.020558                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl6.responseFromMemory.m_msg_count        20977                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.responseToDir.m_msg_count         3521                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl7.requestToDir.m_msg_count        19545                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.requestToMemory.m_msg_count        21018                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.requestToMemory.m_stall_time       140676                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl7.requestToMemory.m_avg_stall_time     6.693120                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl7.responseFromDir.m_msg_count        23089                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.responseFromDir.m_stall_time       451500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl7.responseFromDir.m_avg_stall_time    19.554766                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl7.responseFromMemory.m_msg_count        21018                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.responseToDir.m_msg_count         3544                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl8.requestToDir.m_msg_count        19598                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.requestToMemory.m_msg_count        21068                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.requestToMemory.m_stall_time       139708                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl8.requestToMemory.m_avg_stall_time     6.631289                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl8.responseFromDir.m_msg_count        23137                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.responseFromDir.m_stall_time       456500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl8.responseFromDir.m_avg_stall_time    19.730302                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl8.responseFromMemory.m_msg_count        21068                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.responseToDir.m_msg_count         3539                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl9.requestToDir.m_msg_count        19579                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.requestToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.requestToMemory.m_msg_count        21036                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.requestToMemory.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.requestToMemory.m_stall_time       141752                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl9.requestToMemory.m_avg_stall_time     6.738543                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl9.responseFromDir.m_msg_count        23188                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.responseFromDir.m_stall_time       414500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl9.responseFromDir.m_avg_stall_time    17.875625                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl9.responseFromMemory.m_msg_count        21036                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseFromMemory.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.responseToDir.m_msg_count         3609                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseToDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dma_cntrl0.mandatoryQueue.m_msg_count         2054                       # Number of messages passed the buffer (Count)
system.ruby.dma_cntrl0.mandatoryQueue.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dma_cntrl0.requestToDir.m_msg_count         2054                       # Number of messages passed the buffer (Count)
system.ruby.dma_cntrl0.requestToDir.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dma_cntrl0.requestToDir.m_stall_time    149684500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dma_cntrl0.requestToDir.m_avg_stall_time 72874.634859                       # Average stall ticks per message ((Tick/Count))
system.ruby.dma_cntrl0.responseFromDir.m_msg_count         2054                       # Number of messages passed the buffer (Count)
system.ruby.dma_cntrl0.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.delayHistogram::samples       524272                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::mean    31.545637                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::gmean    28.939938                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::stdev    12.155663                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::0-31       288520     55.03%     55.03% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::32-63       232603     44.37%     99.40% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::64-95         3136      0.60%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::96-127           12      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::224-255            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::total       524272                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_hits      3942153                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_misses       321196                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_accesses      4263349                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_hits     14802918                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_misses        29018                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_accesses     14831936                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.mandatoryQueue.m_msg_count     19095285                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_buf_msgs     0.000458                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl0.requestFromL1Cache.m_msg_count       507721                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestFromL1Cache.m_buf_msgs     0.000126                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.requestFromL1Cache.m_stall_time   2177049500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.requestFromL1Cache.m_avg_stall_time  4287.885473                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.requestToL1Cache.m_msg_count         5771                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestToL1Cache.m_buf_msgs     0.005144                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseFromL1Cache.m_msg_count         7409                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseFromL1Cache.m_stall_time     11572000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.responseFromL1Cache.m_avg_stall_time  1561.884195                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.responseToL1Cache.m_msg_count       518501                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseToL1Cache.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_msg_count       162687                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.delayHistogram::samples       521451                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::mean    28.626816                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::gmean    26.475590                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::stdev    10.699641                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::0-31       326688     62.65%     62.65% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::32-63       193507     37.11%     99.76% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::64-95         1249      0.24%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::96-127            6      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::256-287            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::total       521451                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_hits      3917011                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_misses       325031                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_accesses      4242042                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_hits     14840265                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_misses        28443                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_accesses     14868708                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.mandatoryQueue.m_msg_count     19110750                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_buf_msgs     0.000459                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_time         8500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_count            1                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_avg_stall_time     0.000445                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl1.requestFromL1Cache.m_msg_count       513405                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestFromL1Cache.m_buf_msgs     0.000129                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.requestFromL1Cache.m_stall_time   2228035500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.requestFromL1Cache.m_avg_stall_time  4339.723026                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.requestToL1Cache.m_msg_count         6027                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseFromL1Cache.m_msg_count         7546                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseFromL1Cache.m_stall_time      9618500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.responseFromL1Cache.m_avg_stall_time  1274.648821                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.responseToL1Cache.m_msg_count       515424                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseToL1Cache.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_msg_count       165275                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.delayHistogram::samples       547368                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::mean    27.590219                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::gmean    25.397640                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::stdev    10.682133                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::0-31       343219     62.70%     62.70% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::32-63       202146     36.93%     99.63% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::64-95         1604      0.29%     99.93% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::96-127          394      0.07%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::128-159            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::160-191            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::total       547368                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_hits      4063075                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_misses       341978                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_accesses      4405053                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_hits     15333995                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_misses        27900                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_accesses     15361895                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.mandatoryQueue.m_msg_count     19766948                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.mandatoryQueue.m_buf_msgs     0.000474                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.mandatoryQueue.m_stall_time        16000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl10.mandatoryQueue.m_stall_count            2                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl10.mandatoryQueue.m_avg_stall_time     0.000809                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl10.requestFromL1Cache.m_msg_count       538347                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.requestFromL1Cache.m_buf_msgs     0.000131                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.requestFromL1Cache.m_stall_time   2242933000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl10.requestFromL1Cache.m_avg_stall_time  4166.333239                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl10.requestToL1Cache.m_msg_count         6418                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.responseFromL1Cache.m_msg_count         8019                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.responseFromL1Cache.m_stall_time      7453000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl10.responseFromL1Cache.m_avg_stall_time   929.417633                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl10.responseToL1Cache.m_msg_count       540950                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.responseToL1Cache.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl10.unblockFromL1Cache.m_msg_count       173465                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.delayHistogram::samples       547382                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::mean    28.432963                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::gmean    26.388996                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::stdev    10.528963                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::0-31       338623     61.86%     61.86% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::32-63       206521     37.73%     99.59% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::64-95         1550      0.28%     99.87% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::96-127          661      0.12%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::128-159           20      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::160-191            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::192-223            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::224-255            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::288-319            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::total       547382                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_hits      4108583                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_misses       341161                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_accesses      4449744                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_hits     15472429                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_misses        28338                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_accesses     15500767                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.mandatoryQueue.m_msg_count     19950511                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.mandatoryQueue.m_buf_msgs     0.000479                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl11.requestFromL1Cache.m_msg_count       538427                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.requestFromL1Cache.m_buf_msgs     0.000136                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.requestFromL1Cache.m_stall_time   2351137000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl11.requestFromL1Cache.m_avg_stall_time  4366.677377                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl11.requestToL1Cache.m_msg_count         6764                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.requestToL1Cache.m_buf_msgs     0.006013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.responseFromL1Cache.m_msg_count         8166                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.responseFromL1Cache.m_stall_time      5405000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl11.responseFromL1Cache.m_avg_stall_time   661.890767                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl11.responseToL1Cache.m_msg_count       540618                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.responseToL1Cache.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.unblockFromL1Cache.m_msg_count       174554                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.fullyBusyCycles              1                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::samples       393018                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::mean    29.618219                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::gmean    27.144013                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::stdev    11.375100                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::0-31       208965     53.17%     53.17% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::32-63       183379     46.66%     99.83% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::64-95          239      0.06%     99.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::96-127          425      0.11%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::128-159            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::160-191            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::192-223            5      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::224-255            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::total       393018                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_hits      1621538                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_misses       182429                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_accesses      1803967                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_hits      3574323                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_misses        51101                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_accesses      3625424                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.mandatoryQueue.m_msg_count      5429391                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.mandatoryQueue.m_buf_msgs     0.000129                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl12.requestFromL1Cache.m_msg_count       385630                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.requestFromL1Cache.m_buf_msgs     0.000138                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.requestFromL1Cache.m_stall_time   2542259000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl12.requestFromL1Cache.m_avg_stall_time  6592.482431                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl12.requestToL1Cache.m_msg_count         4573                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.requestToL1Cache.m_buf_msgs     0.006713                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.responseFromL1Cache.m_msg_count         6080                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.responseFromL1Cache.m_stall_time      9111000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl12.responseFromL1Cache.m_avg_stall_time  1498.519737                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl12.responseToL1Cache.m_msg_count       388445                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.responseToL1Cache.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.unblockFromL1Cache.m_msg_count       155538                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.delayHistogram::samples       528096                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::mean    34.672274                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::gmean    31.638350                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::stdev    13.631230                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::0-63       521571     98.76%     98.76% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::64-127         6248      1.18%     99.95% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::128-191          275      0.05%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::192-255            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::320-383            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::total       528096                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_hits      4003006                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_misses       330007                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_accesses      4333013                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_hits     15106647                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_misses        26517                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_accesses     15133164                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.mandatoryQueue.m_msg_count     19466177                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.mandatoryQueue.m_buf_msgs     0.000467                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.mandatoryQueue.m_stall_time         8000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl13.mandatoryQueue.m_stall_count            1                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl13.mandatoryQueue.m_avg_stall_time     0.000411                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl13.requestFromL1Cache.m_msg_count       519356                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.requestFromL1Cache.m_buf_msgs     0.000131                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.requestFromL1Cache.m_stall_time   2253723500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl13.requestFromL1Cache.m_avg_stall_time  4339.457906                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl13.requestToL1Cache.m_msg_count         6530                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.responseFromL1Cache.m_msg_count         8170                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.responseFromL1Cache.m_stall_time     12733000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl13.responseFromL1Cache.m_avg_stall_time  1558.506732                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl13.responseToL1Cache.m_msg_count       521566                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.responseToL1Cache.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.unblockFromL1Cache.m_msg_count       167889                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.delayHistogram::samples       508181                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::mean    34.565432                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::gmean    31.445068                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::stdev    13.949464                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::0-63       501490     98.68%     98.68% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::64-127         6266      1.23%     99.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::128-191          419      0.08%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::192-255            5      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::320-383            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::total       508181                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_hits      3908782                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_misses       318257                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_accesses      4227039                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_hits     14765681                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_misses        25814                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_accesses     14791495                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.mandatoryQueue.m_msg_count     19018534                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.mandatoryQueue.m_buf_msgs     0.000457                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl14.requestFromL1Cache.m_msg_count       500198                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.requestFromL1Cache.m_buf_msgs     0.000125                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.requestFromL1Cache.m_stall_time   2159503000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl14.requestFromL1Cache.m_avg_stall_time  4317.296351                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl14.requestToL1Cache.m_msg_count         6015                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.responseFromL1Cache.m_msg_count         7537                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.responseFromL1Cache.m_stall_time      8785000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl14.responseFromL1Cache.m_avg_stall_time  1165.583123                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl14.responseToL1Cache.m_msg_count       502166                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.responseToL1Cache.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.unblockFromL1Cache.m_msg_count       160984                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.delayHistogram::samples       535240                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::mean    32.008749                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::gmean    29.675650                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::stdev    11.956450                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::0-63       531711     99.34%     99.34% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::64-127         3076      0.57%     99.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::128-191          450      0.08%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::192-255            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::320-383            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::total       535240                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_hits      4006224                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_misses       332978                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_accesses      4339202                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_hits     15112760                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_misses        26468                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_accesses     15139228                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.mandatoryQueue.m_msg_count     19478430                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.mandatoryQueue.m_buf_msgs     0.000468                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl15.requestFromL1Cache.m_msg_count       526674                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.requestFromL1Cache.m_buf_msgs     0.000133                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.requestFromL1Cache.m_stall_time   2303519000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl15.requestFromL1Cache.m_avg_stall_time  4373.709353                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl15.requestToL1Cache.m_msg_count         6418                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.responseFromL1Cache.m_msg_count         8017                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.responseFromL1Cache.m_stall_time      6026000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl15.responseFromL1Cache.m_avg_stall_time   751.652738                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl15.responseToL1Cache.m_msg_count       528822                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.responseToL1Cache.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.unblockFromL1Cache.m_msg_count       172419                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl16.delayHistogram::samples       526559                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::mean    35.284583                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::gmean    32.747805                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::stdev    13.362352                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::0-63       519704     98.70%     98.70% # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::64-127         6150      1.17%     99.87% # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::128-191          698      0.13%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::192-255            6      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::320-383            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.delayHistogram::total       526559                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl16.L1Dcache.m_demand_hits      3968607                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl16.L1Dcache.m_demand_misses       328082                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl16.L1Dcache.m_demand_accesses      4296689                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl16.L1Icache.m_demand_hits     14984103                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl16.L1Icache.m_demand_misses        27107                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl16.L1Icache.m_demand_accesses     15011210                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl16.mandatoryQueue.m_msg_count     19307899                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl16.mandatoryQueue.m_buf_msgs     0.000463                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl16.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl16.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl16.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl16.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl16.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl16.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl16.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl16.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl16.requestFromL1Cache.m_msg_count       518317                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl16.requestFromL1Cache.m_buf_msgs     0.000137                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl16.requestFromL1Cache.m_stall_time   2391116500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl16.requestFromL1Cache.m_avg_stall_time  4613.231864                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl16.requestToL1Cache.m_msg_count         6426                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl16.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl16.responseFromL1Cache.m_msg_count         7920                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl16.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl16.responseFromL1Cache.m_stall_time      6832500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl16.responseFromL1Cache.m_avg_stall_time   862.689394                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl16.responseToL1Cache.m_msg_count       520133                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl16.responseToL1Cache.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl16.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl16.unblockFromL1Cache.m_msg_count       168232                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl16.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl17.delayHistogram::samples       506305                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::mean    36.200450                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::gmean    34.016967                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::stdev    12.815375                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::0-63       499740     98.70%     98.70% # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::64-127         5721      1.13%     99.83% # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::128-191          838      0.17%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::192-255            5      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::320-383            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.delayHistogram::total       506305                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl17.L1Dcache.m_demand_hits      3896158                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl17.L1Dcache.m_demand_misses       318699                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl17.L1Dcache.m_demand_accesses      4214857                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl17.L1Icache.m_demand_hits     14743819                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl17.L1Icache.m_demand_misses        24193                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl17.L1Icache.m_demand_accesses     14768012                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl17.mandatoryQueue.m_msg_count     18982869                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl17.mandatoryQueue.m_buf_msgs     0.000456                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl17.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl17.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl17.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl17.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl17.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl17.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl17.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl17.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl17.requestFromL1Cache.m_msg_count       498776                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl17.requestFromL1Cache.m_buf_msgs     0.000131                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl17.requestFromL1Cache.m_stall_time   2289142500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl17.requestFromL1Cache.m_avg_stall_time  4589.520145                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl17.requestToL1Cache.m_msg_count         5640                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl17.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl17.responseFromL1Cache.m_msg_count         7025                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl17.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl17.responseFromL1Cache.m_stall_time      6265500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl17.responseFromL1Cache.m_avg_stall_time   891.886121                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl17.responseToL1Cache.m_msg_count       500665                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl17.responseToL1Cache.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl17.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl17.unblockFromL1Cache.m_msg_count       160736                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl17.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl18.delayHistogram::samples       502709                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::mean    36.685188                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::gmean    34.612669                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::stdev    12.465714                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::0-63       495728     98.61%     98.61% # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::64-127         6203      1.23%     99.85% # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::128-191          770      0.15%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::192-255            7      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::320-383            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.delayHistogram::total       502709                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl18.L1Dcache.m_demand_hits      3879022                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl18.L1Dcache.m_demand_misses       315994                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl18.L1Dcache.m_demand_accesses      4195016                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl18.L1Icache.m_demand_hits     14619177                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl18.L1Icache.m_demand_misses        24745                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl18.L1Icache.m_demand_accesses     14643922                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl18.mandatoryQueue.m_msg_count     18838938                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl18.mandatoryQueue.m_buf_msgs     0.000452                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl18.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl18.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl18.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl18.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl18.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl18.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl18.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl18.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl18.requestFromL1Cache.m_msg_count       494960                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl18.requestFromL1Cache.m_buf_msgs     0.000131                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl18.requestFromL1Cache.m_stall_time   2277158000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl18.requestFromL1Cache.m_avg_stall_time  4600.690965                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl18.requestToL1Cache.m_msg_count         5932                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl18.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl18.responseFromL1Cache.m_msg_count         7314                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl18.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl18.responseFromL1Cache.m_stall_time      8351000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl18.responseFromL1Cache.m_avg_stall_time  1141.782882                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl18.responseToL1Cache.m_msg_count       496777                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl18.responseToL1Cache.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl18.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl18.unblockFromL1Cache.m_msg_count       158960                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl18.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl19.delayHistogram::samples       505496                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::mean    37.289660                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::gmean    36.161640                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::stdev     9.999664                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::0-63       501596     99.23%     99.23% # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::64-127         2956      0.58%     99.81% # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::128-191          936      0.19%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::192-255            7      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::320-383            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.delayHistogram::total       505496                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl19.L1Dcache.m_demand_hits      3884510                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl19.L1Dcache.m_demand_misses       317828                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl19.L1Dcache.m_demand_accesses      4202338                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl19.L1Icache.m_demand_hits     14671492                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl19.L1Icache.m_demand_misses        24650                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl19.L1Icache.m_demand_accesses     14696142                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl19.mandatoryQueue.m_msg_count     18898480                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl19.mandatoryQueue.m_buf_msgs     0.000454                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl19.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl19.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl19.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl19.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl19.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl19.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl19.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl19.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl19.requestFromL1Cache.m_msg_count       498076                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl19.requestFromL1Cache.m_buf_msgs     0.000131                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl19.requestFromL1Cache.m_stall_time   2290265000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl19.requestFromL1Cache.m_avg_stall_time  4598.223966                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl19.requestToL1Cache.m_msg_count         5727                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl19.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl19.responseFromL1Cache.m_msg_count         7136                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl19.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl19.responseFromL1Cache.m_stall_time      8404000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl19.responseFromL1Cache.m_avg_stall_time  1177.690583                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl19.responseToL1Cache.m_msg_count       499769                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl19.responseToL1Cache.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl19.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl19.unblockFromL1Cache.m_msg_count       160147                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl19.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.delayHistogram::samples       520742                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::mean    30.935759                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::gmean    28.174538                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::stdev    12.609907                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::0-31       285916     54.91%     54.91% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::32-63       231571     44.47%     99.37% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::64-95         3219      0.62%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::96-127           29      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::128-159            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::160-191            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::192-223            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::224-255            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::256-287            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::total       520742                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_hits      3897320                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_misses       327941                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_accesses      4225261                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_hits     14746481                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_misses        25670                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_accesses     14772151                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.mandatoryQueue.m_msg_count     18997412                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_buf_msgs     0.000456                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl2.requestFromL1Cache.m_msg_count       512802                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestFromL1Cache.m_buf_msgs     0.000129                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.requestFromL1Cache.m_stall_time   2228164500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.requestFromL1Cache.m_avg_stall_time  4345.077632                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.requestToL1Cache.m_msg_count         6046                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseFromL1Cache.m_msg_count         7427                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseFromL1Cache.m_stall_time      8762000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.responseFromL1Cache.m_avg_stall_time  1179.749562                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.responseToL1Cache.m_msg_count       514696                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseToL1Cache.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_msg_count       164074                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl20.delayHistogram::samples       536702                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::mean    39.474466                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::gmean    38.054775                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::stdev    11.229549                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::0-63       528964     98.56%     98.56% # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::64-127         6751      1.26%     99.82% # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::128-191          963      0.18%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::192-255           22      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::256-319            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::320-383            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.delayHistogram::total       536702                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl20.L1Dcache.m_demand_hits      4029178                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl20.L1Dcache.m_demand_misses       336774                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl20.L1Dcache.m_demand_accesses      4365952                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl20.L1Icache.m_demand_hits     15247105                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl20.L1Icache.m_demand_misses        25839                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl20.L1Icache.m_demand_accesses     15272944                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl20.mandatoryQueue.m_msg_count     19638896                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl20.mandatoryQueue.m_buf_msgs     0.000471                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl20.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl20.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl20.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl20.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl20.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl20.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl20.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl20.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl20.requestFromL1Cache.m_msg_count       528875                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl20.requestFromL1Cache.m_buf_msgs     0.000140                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl20.requestFromL1Cache.m_stall_time   2453219000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl20.requestFromL1Cache.m_avg_stall_time  4638.561097                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl20.requestToL1Cache.m_msg_count         6016                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl20.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl20.responseFromL1Cache.m_msg_count         7447                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl20.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl20.responseFromL1Cache.m_stall_time      9297500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl20.responseFromL1Cache.m_avg_stall_time  1248.489325                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl20.responseToL1Cache.m_msg_count       530686                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl20.responseToL1Cache.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl20.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl20.unblockFromL1Cache.m_msg_count       170809                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl20.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl21.delayHistogram::samples       502635                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::mean    37.917344                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::gmean    36.968589                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::stdev     9.950047                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::0-63       498637     99.20%     99.20% # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::64-127         2958      0.59%     99.79% # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::128-191          824      0.16%     99.96% # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::192-255          213      0.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::256-319            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.delayHistogram::total       502635                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl21.L1Dcache.m_demand_hits      3884671                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl21.L1Dcache.m_demand_misses       315379                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl21.L1Dcache.m_demand_accesses      4200050                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl21.L1Icache.m_demand_hits     14683008                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl21.L1Icache.m_demand_misses        25102                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl21.L1Icache.m_demand_accesses     14708110                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl21.mandatoryQueue.m_msg_count     18908160                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl21.mandatoryQueue.m_buf_msgs     0.000454                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl21.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl21.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl21.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl21.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl21.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl21.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl21.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl21.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl21.requestFromL1Cache.m_msg_count       494918                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl21.requestFromL1Cache.m_buf_msgs     0.000130                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl21.requestFromL1Cache.m_stall_time   2274021500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl21.requestFromL1Cache.m_avg_stall_time  4594.743978                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl21.requestToL1Cache.m_msg_count         5969                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl21.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl21.responseFromL1Cache.m_msg_count         7313                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl21.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl21.responseFromL1Cache.m_stall_time      7978500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl21.responseFromL1Cache.m_avg_stall_time  1091.002325                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl21.responseToL1Cache.m_msg_count       496666                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl21.responseToL1Cache.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl21.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl21.unblockFromL1Cache.m_msg_count       158915                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl21.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl22.delayHistogram::samples       535522                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::mean    38.265287                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::gmean    36.812829                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::stdev    11.774247                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::0-63       528694     98.72%     98.72% # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::64-127         5718      1.07%     99.79% # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::128-191          733      0.14%     99.93% # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::192-255          375      0.07%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::256-319            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.delayHistogram::total       535522                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl22.L1Dcache.m_demand_hits      3926290                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl22.L1Dcache.m_demand_misses       335888                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl22.L1Dcache.m_demand_accesses      4262178                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl22.L1Icache.m_demand_hits     14895329                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl22.L1Icache.m_demand_misses        24991                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl22.L1Icache.m_demand_accesses     14920320                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl22.mandatoryQueue.m_msg_count     19182498                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl22.mandatoryQueue.m_buf_msgs     0.000460                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl22.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl22.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl22.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl22.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl22.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl22.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl22.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl22.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl22.requestFromL1Cache.m_msg_count       527738                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl22.requestFromL1Cache.m_buf_msgs     0.000142                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl22.requestFromL1Cache.m_stall_time   2478562000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl22.requestFromL1Cache.m_avg_stall_time  4696.576710                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl22.requestToL1Cache.m_msg_count         6175                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl22.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl22.responseFromL1Cache.m_msg_count         7546                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl22.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl22.responseFromL1Cache.m_stall_time      7901000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl22.responseFromL1Cache.m_avg_stall_time  1047.044792                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl22.responseToL1Cache.m_msg_count       529347                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl22.responseToL1Cache.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl22.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl22.unblockFromL1Cache.m_msg_count       171871                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl22.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl23.delayHistogram::samples       499968                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::mean    40.716794                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::gmean    39.624150                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::stdev    11.087672                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::0-63       492960     98.60%     98.60% # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::64-127         5865      1.17%     99.77% # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::128-191          679      0.14%     99.91% # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::192-255          461      0.09%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::256-319            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.delayHistogram::total       499968                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl23.L1Dcache.m_demand_hits      3884369                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl23.L1Dcache.m_demand_misses       314687                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl23.L1Dcache.m_demand_accesses      4199056                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl23.L1Icache.m_demand_hits     14698864                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl23.L1Icache.m_demand_misses        24199                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl23.L1Icache.m_demand_accesses     14723063                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl23.mandatoryQueue.m_msg_count     18922119                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl23.mandatoryQueue.m_buf_msgs     0.000454                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl23.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl23.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl23.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl23.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl23.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl23.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl23.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl23.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl23.requestFromL1Cache.m_msg_count       492459                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl23.requestFromL1Cache.m_buf_msgs     0.000130                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl23.requestFromL1Cache.m_stall_time   2259308500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl23.requestFromL1Cache.m_avg_stall_time  4587.810356                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl23.requestToL1Cache.m_msg_count         5720                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl23.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl23.responseFromL1Cache.m_msg_count         7095                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl23.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl23.responseFromL1Cache.m_stall_time      8678500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl23.responseFromL1Cache.m_avg_stall_time  1223.185342                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl23.responseToL1Cache.m_msg_count       494248                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl23.responseToL1Cache.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl23.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl23.unblockFromL1Cache.m_msg_count       158205                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl23.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl24.delayHistogram::samples       515697                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::mean    42.328261                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::gmean    41.265320                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::stdev    11.039353                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::0-63       507339     98.38%     98.38% # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::64-127         7208      1.40%     99.78% # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::128-191          536      0.10%     99.88% # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::192-255          612      0.12%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::256-319            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.delayHistogram::total       515697                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl24.L1Dcache.m_demand_hits      3894538                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl24.L1Dcache.m_demand_misses       324365                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl24.L1Dcache.m_demand_accesses      4218903                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl24.L1Icache.m_demand_hits     14740207                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl24.L1Icache.m_demand_misses        24681                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl24.L1Icache.m_demand_accesses     14764888                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl24.mandatoryQueue.m_msg_count     18983791                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl24.mandatoryQueue.m_buf_msgs     0.000456                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl24.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl24.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl24.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl24.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl24.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl24.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl24.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl24.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl24.requestFromL1Cache.m_msg_count       508122                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl24.requestFromL1Cache.m_buf_msgs     0.000135                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl24.requestFromL1Cache.m_stall_time   2347462500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl24.requestFromL1Cache.m_avg_stall_time  4619.879675                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl24.requestToL1Cache.m_msg_count         5731                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl24.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl24.responseFromL1Cache.m_msg_count         7054                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl24.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl24.responseFromL1Cache.m_stall_time      9688000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl24.responseFromL1Cache.m_avg_stall_time  1373.405160                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl24.responseToL1Cache.m_msg_count       509966                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl24.responseToL1Cache.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl24.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl24.unblockFromL1Cache.m_msg_count       163661                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl24.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl25.delayHistogram::samples       506289                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::mean    42.902161                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::gmean    41.981851                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::stdev    10.973649                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::0-63       498125     98.39%     98.39% # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::64-127         6943      1.37%     99.76% # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::128-191          434      0.09%     99.84% # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::192-255          784      0.15%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::256-319            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.delayHistogram::total       506289                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl25.L1Dcache.m_demand_hits      3892941                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl25.L1Dcache.m_demand_misses       319130                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl25.L1Dcache.m_demand_accesses      4212071                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl25.L1Icache.m_demand_hits     14717265                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl25.L1Icache.m_demand_misses        24075                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl25.L1Icache.m_demand_accesses     14741340                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl25.mandatoryQueue.m_msg_count     18953411                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl25.mandatoryQueue.m_buf_msgs     0.000455                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl25.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl25.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl25.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl25.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl25.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl25.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl25.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl25.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl25.requestFromL1Cache.m_msg_count       498995                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl25.requestFromL1Cache.m_buf_msgs     0.000132                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl25.requestFromL1Cache.m_stall_time   2295328500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl25.requestFromL1Cache.m_avg_stall_time  4599.902805                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl25.requestToL1Cache.m_msg_count         5629                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl25.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl25.responseFromL1Cache.m_msg_count         6950                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl25.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl25.responseFromL1Cache.m_stall_time      9542000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl25.responseFromL1Cache.m_avg_stall_time  1372.949640                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl25.responseToL1Cache.m_msg_count       500660                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl25.responseToL1Cache.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl25.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl25.unblockFromL1Cache.m_msg_count       160260                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl25.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl26.delayHistogram::samples       511398                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::mean    45.110106                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::gmean    44.224055                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::stdev    11.094161                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::0-63       500416     97.85%     97.85% # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::64-127         9713      1.90%     99.75% # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::128-191          408      0.08%     99.83% # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::192-255          857      0.17%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::256-319            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::384-447            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.delayHistogram::total       511398                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl26.L1Dcache.m_demand_hits      3865540                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl26.L1Dcache.m_demand_misses       320122                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl26.L1Dcache.m_demand_accesses      4185662                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl26.L1Icache.m_demand_hits     14606345                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl26.L1Icache.m_demand_misses        25127                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl26.L1Icache.m_demand_accesses     14631472                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl26.mandatoryQueue.m_msg_count     18817134                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl26.mandatoryQueue.m_buf_msgs     0.000452                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl26.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl26.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl26.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl26.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl26.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl26.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl26.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl26.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl26.requestFromL1Cache.m_msg_count       503949                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl26.requestFromL1Cache.m_buf_msgs     0.000134                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl26.requestFromL1Cache.m_stall_time   2332924500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl26.requestFromL1Cache.m_avg_stall_time  4629.286892                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl26.requestToL1Cache.m_msg_count         5622                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl26.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl26.responseFromL1Cache.m_msg_count         6952                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl26.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl26.responseFromL1Cache.m_stall_time     10766000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl26.responseFromL1Cache.m_avg_stall_time  1548.619102                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl26.responseToL1Cache.m_msg_count       505776                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl26.responseToL1Cache.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl26.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl26.unblockFromL1Cache.m_msg_count       163028                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl26.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.delayHistogram::samples       580064                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::mean    26.443589                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::gmean    24.802321                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::stdev     9.038683                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::0-31       431722     74.43%     74.43% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::32-63       147715     25.47%     99.89% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::64-95          605      0.10%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::96-127           12      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::128-159            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::160-191            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::192-223            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::224-255            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::256-287            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::total       580064                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_hits      4442080                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_misses       363789                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_accesses      4805869                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_hits     16763764                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_misses        27969                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_accesses     16791733                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.mandatoryQueue.m_msg_count     21597602                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_buf_msgs     0.000518                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl3.requestFromL1Cache.m_msg_count       569649                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestFromL1Cache.m_buf_msgs     0.000143                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.requestFromL1Cache.m_stall_time   2474868500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.requestFromL1Cache.m_avg_stall_time  4344.549889                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.requestToL1Cache.m_msg_count         7674                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseFromL1Cache.m_msg_count         9582                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseFromL1Cache.m_stall_time      8528500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.responseFromL1Cache.m_avg_stall_time   890.054268                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.responseToL1Cache.m_msg_count       572390                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseToL1Cache.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_msg_count       183944                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.delayHistogram::samples       685444                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::mean    25.077688                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::gmean    23.753909                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::stdev     7.813130                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::0-31       588617     85.87%     85.87% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::32-63        96398     14.06%     99.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::64-95          419      0.06%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::96-127            7      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::128-159            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::160-191            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::256-287            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::total       685444                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_hits      5262321                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_misses       432657                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_accesses      5694978                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_hits     19788615                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_misses        27312                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_accesses     19815927                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.mandatoryQueue.m_msg_count     25510905                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.mandatoryQueue.m_buf_msgs     0.000612                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.mandatoryQueue.m_stall_time         2000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.mandatoryQueue.m_stall_count            1                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl4.mandatoryQueue.m_avg_stall_time     0.000078                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl4.requestFromL1Cache.m_msg_count       673035                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestFromL1Cache.m_buf_msgs     0.000172                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.requestFromL1Cache.m_stall_time   2967975500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.requestFromL1Cache.m_avg_stall_time  4409.838270                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.requestToL1Cache.m_msg_count         8649                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestToL1Cache.m_buf_msgs     0.000144                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.responseFromL1Cache.m_msg_count        10837                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.responseFromL1Cache.m_stall_time      8148500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.responseFromL1Cache.m_avg_stall_time   751.914737                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.responseToL1Cache.m_msg_count       676795                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseToL1Cache.m_buf_msgs     0.000016                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.unblockFromL1Cache.m_msg_count       219918                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.unblockFromL1Cache.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.delayHistogram::samples       595854                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::mean    26.467039                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::gmean    24.766939                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::stdev     9.168594                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::0-31       441809     74.15%     74.15% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::32-63       153221     25.71%     99.86% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::64-95          812      0.14%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::96-127           10      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::192-223            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::256-287            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::total       595854                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_hits      4592528                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_misses       373982                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_accesses      4966510                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_hits     17267803                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_misses        27156                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_accesses     17294959                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.mandatoryQueue.m_msg_count     22261469                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.mandatoryQueue.m_buf_msgs     0.000534                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.mandatoryQueue.m_stall_time        36000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.mandatoryQueue.m_stall_count           19                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl5.mandatoryQueue.m_avg_stall_time     0.001617                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl5.requestFromL1Cache.m_msg_count       585418                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestFromL1Cache.m_buf_msgs     0.000146                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.requestFromL1Cache.m_stall_time   2524208500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.requestFromL1Cache.m_avg_stall_time  4311.805411                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.requestToL1Cache.m_msg_count         7473                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.responseFromL1Cache.m_msg_count         9297                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.responseFromL1Cache.m_stall_time      6381500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.responseFromL1Cache.m_avg_stall_time   686.404216                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.responseToL1Cache.m_msg_count       588381                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseToL1Cache.m_buf_msgs     0.000014                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.unblockFromL1Cache.m_msg_count       190302                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.delayHistogram::samples       516851                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::mean    30.989254                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::gmean    28.172644                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::stdev    12.710029                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::0-31       281406     54.45%     54.45% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::32-63       231804     44.85%     99.30% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::64-95         3614      0.70%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::96-127           24      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::128-159            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::256-287            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::total       516851                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_hits      3900761                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_misses       324075                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_accesses      4224836                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_hits     14776538                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_misses        24971                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_accesses     14801509                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.mandatoryQueue.m_msg_count     19026345                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.mandatoryQueue.m_buf_msgs     0.000457                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.mandatoryQueue.m_stall_time         8000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl6.mandatoryQueue.m_stall_count            1                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl6.mandatoryQueue.m_avg_stall_time     0.000420                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl6.requestFromL1Cache.m_msg_count       509378                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestFromL1Cache.m_buf_msgs     0.000129                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.requestFromL1Cache.m_stall_time   2219377500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl6.requestFromL1Cache.m_avg_stall_time  4357.034462                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl6.requestToL1Cache.m_msg_count         5719                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.responseFromL1Cache.m_msg_count         7092                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.responseFromL1Cache.m_stall_time      6104000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl6.responseFromL1Cache.m_avg_stall_time   860.688099                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl6.responseToL1Cache.m_msg_count       511132                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseToL1Cache.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.unblockFromL1Cache.m_msg_count       164903                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.delayHistogram::samples       516221                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::mean    28.949469                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::gmean    26.730966                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::stdev    10.950658                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::0-31       317826     61.57%     61.57% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::32-63       196455     38.06%     99.62% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::64-95         1927      0.37%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::96-127           11      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::128-159            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::256-287            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::total       516221                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_hits      3976699                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_misses       323275                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_accesses      4299974                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_hits     15048062                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_misses        26464                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_accesses     15074526                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.mandatoryQueue.m_msg_count     19374500                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.mandatoryQueue.m_buf_msgs     0.000465                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.mandatoryQueue.m_stall_time        32000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.mandatoryQueue.m_stall_count            4                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl7.mandatoryQueue.m_avg_stall_time     0.001652                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl7.requestFromL1Cache.m_msg_count       507565                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestFromL1Cache.m_buf_msgs     0.000127                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.requestFromL1Cache.m_stall_time   2181399500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.requestFromL1Cache.m_avg_stall_time  4297.773684                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.requestToL1Cache.m_msg_count         6408                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestToL1Cache.m_buf_msgs     0.002041                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.responseFromL1Cache.m_msg_count         7973                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.responseFromL1Cache.m_stall_time      5737500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.responseFromL1Cache.m_avg_stall_time   719.616205                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.responseToL1Cache.m_msg_count       509813                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseToL1Cache.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.unblockFromL1Cache.m_msg_count       163099                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.delayHistogram::samples       514353                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::mean    31.944340                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::gmean    29.314199                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::stdev    12.371700                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::0-31       279762     54.39%     54.39% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::32-63       230385     44.79%     99.18% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::64-95         3967      0.77%     99.95% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::96-127          227      0.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::128-159            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::160-191            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::192-223            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::224-255            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::288-319            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::total       514353                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_hits      3940682                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_misses       323895                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_accesses      4264577                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_hits     14932044                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_misses        24639                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_accesses     14956683                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.mandatoryQueue.m_msg_count     19221260                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.mandatoryQueue.m_buf_msgs     0.000461                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl8.requestFromL1Cache.m_msg_count       506795                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.requestFromL1Cache.m_buf_msgs     0.000127                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.requestFromL1Cache.m_stall_time   2185052000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl8.requestFromL1Cache.m_avg_stall_time  4311.510571                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl8.requestToL1Cache.m_msg_count         5704                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.responseFromL1Cache.m_msg_count         7019                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.responseFromL1Cache.m_stall_time      5166500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl8.responseFromL1Cache.m_avg_stall_time   736.073515                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl8.responseToL1Cache.m_msg_count       508649                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseToL1Cache.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.unblockFromL1Cache.m_msg_count       163008                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.unblockFromL1Cache.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.delayHistogram::samples       629188                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::mean    25.847483                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::gmean    24.309098                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::stdev     8.715278                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::0-31       487659     77.51%     77.51% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::32-63       139997     22.25%     99.76% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::64-95         1502      0.24%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::96-127           25      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::128-159            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::160-191            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::192-223            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::288-319            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::total       629188                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_hits      4766562                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_misses       395535                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_accesses      5162097                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_hits     17946785                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_misses        27286                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_accesses     17974071                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.mandatoryQueue.m_msg_count     23136168                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.mandatoryQueue.m_buf_msgs     0.000555                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.mandatoryQueue.m_stall_time         2500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl9.mandatoryQueue.m_stall_count            1                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl9.mandatoryQueue.m_avg_stall_time     0.000108                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl9.requestFromL1Cache.m_msg_count       618108                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.requestFromL1Cache.m_buf_msgs     0.000156                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.requestFromL1Cache.m_stall_time   2702576500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl9.requestFromL1Cache.m_avg_stall_time  4372.337035                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl9.requestToL1Cache.m_msg_count         7632                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.requestToL1Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.responseFromL1Cache.m_msg_count         9694                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.responseFromL1Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.responseFromL1Cache.m_stall_time      9419500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl9.responseFromL1Cache.m_avg_stall_time   971.683516                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl9.responseToL1Cache.m_msg_count       621556                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.responseToL1Cache.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl9.unblockFromL1Cache.m_msg_count       201807                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.unblockFromL1Cache.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.fullyBusyCycles              15                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::samples      1355860                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::mean    40.876085                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::gmean    35.667013                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::stdev    19.656728                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::0-63      1117425     82.41%     82.41% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::64-127       238400     17.58%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::128-191           27      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::192-255            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::256-319            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::320-383            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::512-575            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::total      1355860                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_msg_count        39167                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_stall_time       223000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_avg_stall_time     5.693569                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_msg_count         7143                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_stall_time     31109500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_avg_stall_time  4355.242895                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_msg_count       994084                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_buf_msgs     0.000024                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_time      4038500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_count          137                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_avg_stall_time     4.062534                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L2cache.m_demand_hits       645916                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_misses        44779                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_accesses       690695                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_msg_count       995721                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseFromL2Cache.m_buf_msgs     0.000076                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.responseFromL2Cache.m_stall_time    789753500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_avg_stall_time   793.147378                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.responseToL2Cache.m_msg_count        50005                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseToL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.unblockToL2Cache.m_msg_count       311771                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.unblockToL2Cache.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.fullyBusyCycles               1                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::samples      1314276                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::mean    38.646351                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::gmean    33.349693                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::stdev    19.494344                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::0-63      1103484     83.96%     83.96% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::64-127       210770     16.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::128-191           20      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::192-255            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::256-319            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.delayHistogram::total      1314276                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl1.DirRequestFromL2Cache.m_msg_count        38981                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.DirRequestFromL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.DirRequestFromL2Cache.m_stall_time       225500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl1.DirRequestFromL2Cache.m_avg_stall_time     5.784870                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl1.L1RequestFromL2Cache.m_msg_count         7818                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.L1RequestFromL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.L1RequestFromL2Cache.m_stall_time     12530500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl1.L1RequestFromL2Cache.m_avg_stall_time  1602.775646                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl1.L1RequestToL2Cache.m_msg_count       974237                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.L1RequestToL2Cache.m_buf_msgs     0.000023                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.L1RequestToL2Cache.m_stall_time      2985500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl1.L1RequestToL2Cache.m_stall_count          129                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl1.L1RequestToL2Cache.m_avg_stall_time     3.064449                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl1.L2cache.m_demand_hits       646353                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl1.L2cache.m_demand_misses        45812                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl1.L2cache.m_demand_accesses       692165                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl1.responseFromL2Cache.m_msg_count       974498                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.responseFromL2Cache.m_buf_msgs     0.000069                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.responseFromL2Cache.m_stall_time    661423500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl1.responseFromL2Cache.m_avg_stall_time   678.732537                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl1.responseToL2Cache.m_msg_count        48894                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.responseToL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl1.unblockToL2Cache.m_msg_count       291145                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl1.unblockToL2Cache.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.fullyBusyCycles             33                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::samples      1572542                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::mean    38.660686                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::gmean    33.159398                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::stdev    19.996941                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::0-127      1572451     99.99%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::128-255           60      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::256-383           11      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::384-511            8      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::512-639            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::640-767            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::768-895            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::896-1023            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::1024-1151            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::1152-1279            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.delayHistogram::total      1572542                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl10.DirRequestFromL2Cache.m_msg_count        38807                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.DirRequestFromL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.DirRequestFromL2Cache.m_stall_time       202000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl10.DirRequestFromL2Cache.m_avg_stall_time     5.205246                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl10.L1RequestFromL2Cache.m_msg_count         6386                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.L1RequestFromL2Cache.m_stall_time      3219000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl10.L1RequestFromL2Cache.m_avg_stall_time   504.071406                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl10.L1RequestToL2Cache.m_msg_count      1156731                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.L1RequestToL2Cache.m_buf_msgs     0.000028                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.L1RequestToL2Cache.m_stall_time     11540000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl10.L1RequestToL2Cache.m_stall_count          474                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl10.L1RequestToL2Cache.m_avg_stall_time     9.976390                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl10.L2cache.m_demand_hits       752496                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl10.L2cache.m_demand_misses        44367                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl10.L2cache.m_demand_accesses       796863                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl10.responseFromL2Cache.m_msg_count      1158089                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.responseFromL2Cache.m_buf_msgs     0.000083                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.responseFromL2Cache.m_stall_time    802175000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl10.responseFromL2Cache.m_avg_stall_time   692.671289                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl10.responseToL2Cache.m_msg_count        48368                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.responseToL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl10.unblockToL2Cache.m_msg_count       367443                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl10.unblockToL2Cache.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.fullyBusyCycles              4                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::samples      1140203                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::mean    36.305536                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::gmean    31.377938                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::stdev    18.607557                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::0-127      1140190    100.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::128-255            9      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::256-383            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.delayHistogram::total      1140203                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl11.DirRequestFromL2Cache.m_msg_count        38604                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.DirRequestFromL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.DirRequestFromL2Cache.m_stall_time       171500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl11.DirRequestFromL2Cache.m_avg_stall_time     4.442545                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl11.L1RequestFromL2Cache.m_msg_count         5139                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.L1RequestFromL2Cache.m_stall_time      3815500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl11.L1RequestFromL2Cache.m_avg_stall_time   742.459622                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl11.L1RequestToL2Cache.m_msg_count       829314                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.L1RequestToL2Cache.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.L1RequestToL2Cache.m_stall_time      2301500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl11.L1RequestToL2Cache.m_stall_count           99                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl11.L1RequestToL2Cache.m_avg_stall_time     2.775185                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl11.L2cache.m_demand_hits       529212                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl11.L2cache.m_demand_misses        43206                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl11.L2cache.m_demand_accesses       572418                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl11.responseFromL2Cache.m_msg_count       831458                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.responseFromL2Cache.m_buf_msgs     0.000047                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.responseFromL2Cache.m_stall_time    319370000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl11.responseFromL2Cache.m_avg_stall_time   384.108398                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl11.responseToL2Cache.m_msg_count        47637                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.responseToL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl11.unblockToL2Cache.m_msg_count       263252                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl11.unblockToL2Cache.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.fullyBusyCycles              9                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::samples      1189424                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::mean    39.615373                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::gmean    34.568566                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::stdev    19.310454                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::0-127      1189414    100.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::128-255           10      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.delayHistogram::total      1189424                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl12.DirRequestFromL2Cache.m_msg_count        38778                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.DirRequestFromL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.DirRequestFromL2Cache.m_stall_time       248000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl12.DirRequestFromL2Cache.m_avg_stall_time     6.395379                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl12.L1RequestFromL2Cache.m_msg_count         9327                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.L1RequestFromL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.L1RequestFromL2Cache.m_stall_time      9765000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl12.L1RequestFromL2Cache.m_avg_stall_time  1046.960437                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl12.L1RequestToL2Cache.m_msg_count       853699                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.L1RequestToL2Cache.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.L1RequestToL2Cache.m_stall_time      3275500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl12.L1RequestToL2Cache.m_stall_count          130                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl12.L1RequestToL2Cache.m_avg_stall_time     3.836832                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl12.L2cache.m_demand_hits       532822                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl12.L2cache.m_demand_misses        45640                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl12.L2cache.m_demand_accesses       578462                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl12.responseFromL2Cache.m_msg_count       853730                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.responseFromL2Cache.m_buf_msgs     0.000058                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.responseFromL2Cache.m_stall_time    531777500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl12.responseFromL2Cache.m_avg_stall_time   622.887213                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl12.responseToL2Cache.m_msg_count        49941                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.responseToL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl12.unblockToL2Cache.m_msg_count       285784                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl12.unblockToL2Cache.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.fullyBusyCycles              2                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::samples      1150774                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::mean    42.225964                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::gmean    37.079876                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::stdev    19.655760                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::0-127      1150770    100.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::128-255            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::256-383            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.delayHistogram::total      1150774                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl13.DirRequestFromL2Cache.m_msg_count        38691                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.DirRequestFromL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.DirRequestFromL2Cache.m_stall_time       287500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl13.DirRequestFromL2Cache.m_avg_stall_time     7.430669                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl13.L1RequestFromL2Cache.m_msg_count         5070                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.L1RequestFromL2Cache.m_stall_time      3176000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl13.L1RequestFromL2Cache.m_avg_stall_time   626.429980                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl13.L1RequestToL2Cache.m_msg_count       837309                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.L1RequestToL2Cache.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.L1RequestToL2Cache.m_stall_time      1074000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl13.L1RequestToL2Cache.m_stall_count           52                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl13.L1RequestToL2Cache.m_avg_stall_time     1.282681                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl13.L2cache.m_demand_hits       534443                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl13.L2cache.m_demand_misses        43350                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl13.L2cache.m_demand_accesses       577793                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl13.responseFromL2Cache.m_msg_count       839480                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.responseFromL2Cache.m_buf_msgs     0.000059                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.responseFromL2Cache.m_stall_time    552522500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl13.responseFromL2Cache.m_avg_stall_time   658.172321                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl13.responseToL2Cache.m_msg_count        47651                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.responseToL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl13.unblockToL2Cache.m_msg_count       265814                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl13.unblockToL2Cache.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.fullyBusyCycles             11                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::samples      1145014                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::mean    40.072024                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::gmean    34.843955                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::stdev    19.511216                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::0-127      1144998    100.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::128-255           12      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::256-383            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.delayHistogram::total      1145014                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl14.DirRequestFromL2Cache.m_msg_count        39065                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.DirRequestFromL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.DirRequestFromL2Cache.m_stall_time       256000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl14.DirRequestFromL2Cache.m_avg_stall_time     6.553181                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl14.L1RequestFromL2Cache.m_msg_count         9971                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.L1RequestFromL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.L1RequestFromL2Cache.m_stall_time     23321000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl14.L1RequestFromL2Cache.m_avg_stall_time  2338.882760                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl14.L1RequestToL2Cache.m_msg_count       823262                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.L1RequestToL2Cache.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.L1RequestToL2Cache.m_stall_time      3466000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl14.L1RequestToL2Cache.m_stall_count          154                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl14.L1RequestToL2Cache.m_avg_stall_time     4.210081                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl14.L2cache.m_demand_hits       517037                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl14.L2cache.m_demand_misses        46389                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl14.L2cache.m_demand_accesses       563426                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl14.responseFromL2Cache.m_msg_count       823089                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.responseFromL2Cache.m_buf_msgs     0.000055                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.responseFromL2Cache.m_stall_time    487815000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl14.responseFromL2Cache.m_avg_stall_time   592.663734                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl14.responseToL2Cache.m_msg_count        50708                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.responseToL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl14.unblockToL2Cache.m_msg_count       271044                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl14.unblockToL2Cache.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.fullyBusyCycles              4                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::samples      1202873                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::mean    36.226528                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::gmean    31.347623                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::stdev    18.546198                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::0-127      1202853    100.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::128-255           19      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::256-383            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.delayHistogram::total      1202873                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl15.DirRequestFromL2Cache.m_msg_count        38991                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.DirRequestFromL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.DirRequestFromL2Cache.m_stall_time       285000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl15.DirRequestFromL2Cache.m_avg_stall_time     7.309379                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl15.L1RequestFromL2Cache.m_msg_count         8499                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.L1RequestFromL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.L1RequestFromL2Cache.m_stall_time      8141500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl15.L1RequestFromL2Cache.m_avg_stall_time   957.936228                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl15.L1RequestToL2Cache.m_msg_count       873403                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.L1RequestToL2Cache.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.L1RequestToL2Cache.m_stall_time      3313000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl15.L1RequestToL2Cache.m_stall_count          151                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl15.L1RequestToL2Cache.m_avg_stall_time     3.793209                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl15.L2cache.m_demand_hits       558393                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl15.L2cache.m_demand_misses        45377                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl15.L2cache.m_demand_accesses       603770                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl15.responseFromL2Cache.m_msg_count       874090                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.responseFromL2Cache.m_buf_msgs     0.000050                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.responseFromL2Cache.m_stall_time    350580000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl15.responseFromL2Cache.m_avg_stall_time   401.079980                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl15.responseToL2Cache.m_msg_count        50047                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.responseToL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl15.unblockToL2Cache.m_msg_count       279423                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl15.unblockToL2Cache.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl16.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl16.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl16.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl16.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl17.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl17.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl17.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl17.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl18.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl18.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl18.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl18.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl19.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl19.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl19.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl19.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl2.fullyBusyCycles               9                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::samples      1085684                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::mean    39.868613                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::gmean    34.473630                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::stdev    19.867127                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::0-127      1085658    100.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::128-255           17      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::256-383            5      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::384-511            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::640-767            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::896-1023            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.delayHistogram::total      1085684                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl2.DirRequestFromL2Cache.m_msg_count        38983                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.DirRequestFromL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.DirRequestFromL2Cache.m_stall_time       171500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl2.DirRequestFromL2Cache.m_avg_stall_time     4.399354                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl2.L1RequestFromL2Cache.m_msg_count         6526                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.L1RequestFromL2Cache.m_stall_time      4007000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl2.L1RequestFromL2Cache.m_avg_stall_time   614.005516                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl2.L1RequestToL2Cache.m_msg_count       777977                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.L1RequestToL2Cache.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.L1RequestToL2Cache.m_stall_time      3709000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl2.L1RequestToL2Cache.m_stall_count          167                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl2.L1RequestToL2Cache.m_avg_stall_time     4.767493                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl2.L2cache.m_demand_hits       482581                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl2.L2cache.m_demand_misses        44518                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl2.L2cache.m_demand_accesses       527099                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl2.responseFromL2Cache.m_msg_count       779514                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.responseFromL2Cache.m_buf_msgs     0.000049                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.responseFromL2Cache.m_stall_time    402545000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl2.responseFromL2Cache.m_avg_stall_time   516.405093                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl2.responseToL2Cache.m_msg_count        49035                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.responseToL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl2.unblockToL2Cache.m_msg_count       258672                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl2.unblockToL2Cache.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl20.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl20.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl20.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl20.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl21.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl21.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl21.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl21.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl22.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl22.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl22.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl22.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl23.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl23.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl23.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl23.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl24.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl24.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl24.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl24.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl25.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl25.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl25.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl25.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl26.L2cache.m_demand_hits            0                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl26.L2cache.m_demand_misses            0                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl26.L2cache.m_demand_accesses            0                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl26.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl3.fullyBusyCycles              27                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::samples      1074300                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::mean    38.255621                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::gmean    32.758068                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::stdev    19.848989                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::0-127      1074143     99.99%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::128-255          139      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::256-383           13      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::384-511            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::640-767            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.delayHistogram::total      1074300                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl3.DirRequestFromL2Cache.m_msg_count        38875                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.DirRequestFromL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.DirRequestFromL2Cache.m_stall_time       144000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl3.DirRequestFromL2Cache.m_avg_stall_time     3.704180                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl3.L1RequestFromL2Cache.m_msg_count         7664                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.L1RequestFromL2Cache.m_stall_time      5904500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl3.L1RequestFromL2Cache.m_avg_stall_time   770.420146                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl3.L1RequestToL2Cache.m_msg_count       761666                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.L1RequestToL2Cache.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.L1RequestToL2Cache.m_stall_time     16484500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl3.L1RequestToL2Cache.m_stall_count          623                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl3.L1RequestToL2Cache.m_avg_stall_time    21.642689                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl3.L2cache.m_demand_hits       462331                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl3.L2cache.m_demand_misses        45067                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl3.L2cache.m_demand_accesses       507398                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl3.responseFromL2Cache.m_msg_count       762449                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.responseFromL2Cache.m_buf_msgs     0.000042                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.responseFromL2Cache.m_stall_time    286203000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl3.responseFromL2Cache.m_avg_stall_time   375.373304                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl3.responseToL2Cache.m_msg_count        49439                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.responseToL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl3.unblockToL2Cache.m_msg_count       263195                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl3.unblockToL2Cache.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.fullyBusyCycles              19                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::samples      1132809                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::mean    36.464169                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::gmean    31.078897                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::stdev    19.483025                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::0-127      1132783    100.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::128-255           14      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::256-383            6      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::384-511            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::512-639            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::768-895            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::1024-1151            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.delayHistogram::total      1132809                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl4.DirRequestFromL2Cache.m_msg_count        39113                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.DirRequestFromL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.DirRequestFromL2Cache.m_stall_time       157000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl4.DirRequestFromL2Cache.m_avg_stall_time     4.014011                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl4.L1RequestFromL2Cache.m_msg_count         8920                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.L1RequestFromL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.L1RequestFromL2Cache.m_stall_time      7656000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl4.L1RequestFromL2Cache.m_avg_stall_time   858.295964                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl4.L1RequestToL2Cache.m_msg_count       812814                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.L1RequestToL2Cache.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.L1RequestToL2Cache.m_stall_time      4081000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl4.L1RequestToL2Cache.m_stall_count          184                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl4.L1RequestToL2Cache.m_avg_stall_time     5.020829                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl4.L2cache.m_demand_hits       507571                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl4.L2cache.m_demand_misses        45741                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl4.L2cache.m_demand_accesses       553312                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl4.responseFromL2Cache.m_msg_count       813348                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.responseFromL2Cache.m_buf_msgs     0.000045                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.responseFromL2Cache.m_stall_time    295593500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl4.responseFromL2Cache.m_avg_stall_time   363.428078                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl4.responseToL2Cache.m_msg_count        50303                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.responseToL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl4.unblockToL2Cache.m_msg_count       269692                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl4.unblockToL2Cache.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.fullyBusyCycles               8                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::samples      1278356                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::mean    35.777362                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::gmean    30.744296                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::stdev    18.722098                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::0-127      1278322    100.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::128-255           27      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::256-383            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::384-511            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.delayHistogram::total      1278356                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl5.DirRequestFromL2Cache.m_msg_count        38702                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.DirRequestFromL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.DirRequestFromL2Cache.m_stall_time       151000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl5.DirRequestFromL2Cache.m_avg_stall_time     3.901607                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl5.L1RequestFromL2Cache.m_msg_count         6220                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.L1RequestFromL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.L1RequestFromL2Cache.m_stall_time      9233000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl5.L1RequestFromL2Cache.m_avg_stall_time  1484.405145                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl5.L1RequestToL2Cache.m_msg_count       934430                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.L1RequestToL2Cache.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.L1RequestToL2Cache.m_stall_time      4195500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl5.L1RequestToL2Cache.m_stall_count          167                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl5.L1RequestToL2Cache.m_avg_stall_time     4.489903                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl5.L2cache.m_demand_hits       601649                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl5.L2cache.m_demand_misses        44210                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl5.L2cache.m_demand_accesses       645859                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl5.responseFromL2Cache.m_msg_count       935739                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.responseFromL2Cache.m_buf_msgs     0.000053                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.responseFromL2Cache.m_stall_time    362035500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl5.responseFromL2Cache.m_avg_stall_time   386.897949                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl5.responseToL2Cache.m_msg_count        47899                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.responseToL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl5.unblockToL2Cache.m_msg_count       296027                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl5.unblockToL2Cache.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.fullyBusyCycles              10                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::samples      1215834                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::mean    38.361281                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::gmean    33.016659                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::stdev    19.690565                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::0-127      1215799    100.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::128-255           22      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::256-383            9      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::384-511            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::512-639            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.delayHistogram::total      1215834                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl6.DirRequestFromL2Cache.m_msg_count        38729                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.DirRequestFromL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.DirRequestFromL2Cache.m_stall_time       142500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl6.DirRequestFromL2Cache.m_avg_stall_time     3.679413                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl6.L1RequestFromL2Cache.m_msg_count         6418                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.L1RequestFromL2Cache.m_stall_time      2487500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl6.L1RequestFromL2Cache.m_avg_stall_time   387.581801                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl6.L1RequestToL2Cache.m_msg_count       878487                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.L1RequestToL2Cache.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.L1RequestToL2Cache.m_stall_time      4362500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl6.L1RequestToL2Cache.m_stall_count          155                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl6.L1RequestToL2Cache.m_avg_stall_time     4.965924                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl6.L2cache.m_demand_hits       553165                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl6.L2cache.m_demand_misses        44006                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl6.L2cache.m_demand_accesses       597171                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl6.responseFromL2Cache.m_msg_count       880037                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.responseFromL2Cache.m_buf_msgs     0.000053                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.responseFromL2Cache.m_stall_time    395413000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl6.responseFromL2Cache.m_avg_stall_time   449.314063                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl6.responseToL2Cache.m_msg_count        48373                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.responseToL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl6.unblockToL2Cache.m_msg_count       288974                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl6.unblockToL2Cache.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.fullyBusyCycles               3                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::samples      1162326                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::mean    37.251891                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::gmean    32.146282                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::stdev    19.073883                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::0-127      1162314    100.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::128-255            8      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::256-383            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::512-639            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::768-895            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.delayHistogram::total      1162326                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl7.DirRequestFromL2Cache.m_msg_count        38792                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.DirRequestFromL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.DirRequestFromL2Cache.m_stall_time       168500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl7.DirRequestFromL2Cache.m_avg_stall_time     4.343679                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl7.L1RequestFromL2Cache.m_msg_count         5707                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.L1RequestFromL2Cache.m_stall_time      3076000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl7.L1RequestFromL2Cache.m_avg_stall_time   538.987209                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl7.L1RequestToL2Cache.m_msg_count       828277                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.L1RequestToL2Cache.m_buf_msgs     0.000020                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.L1RequestToL2Cache.m_stall_time      5562000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl7.L1RequestToL2Cache.m_stall_count          292                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl7.L1RequestToL2Cache.m_avg_stall_time     6.715145                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl7.L2cache.m_demand_hits       505194                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl7.L2cache.m_demand_misses        43912                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl7.L2cache.m_demand_accesses       549106                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl7.responseFromL2Cache.m_msg_count       830054                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.responseFromL2Cache.m_buf_msgs     0.000045                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.responseFromL2Cache.m_stall_time    294761500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl7.responseFromL2Cache.m_avg_stall_time   355.111234                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl7.responseToL2Cache.m_msg_count        47964                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.responseToL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl7.unblockToL2Cache.m_msg_count       286085                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl7.unblockToL2Cache.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.fullyBusyCycles              50                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::samples      1219459                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::mean    37.330484                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::gmean    32.023397                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::stdev    19.751065                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::0-127      1219116     99.97%     99.97% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::128-255          285      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::256-383           50      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::384-511            7      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::512-639            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.delayHistogram::total      1219459                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl8.DirRequestFromL2Cache.m_msg_count        38900                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.DirRequestFromL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.DirRequestFromL2Cache.m_stall_time       163000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl8.DirRequestFromL2Cache.m_avg_stall_time     4.190231                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl8.L1RequestFromL2Cache.m_msg_count         8885                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.L1RequestFromL2Cache.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.L1RequestFromL2Cache.m_stall_time     56355500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl8.L1RequestFromL2Cache.m_avg_stall_time  6342.768711                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl8.L1RequestToL2Cache.m_msg_count       881010                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.L1RequestToL2Cache.m_buf_msgs     0.000023                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.L1RequestToL2Cache.m_stall_time     43023000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl8.L1RequestToL2Cache.m_stall_count         1316                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl8.L1RequestToL2Cache.m_avg_stall_time    48.833725                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl8.L2cache.m_demand_hits       557025                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl8.L2cache.m_demand_misses        45580                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl8.L2cache.m_demand_accesses       602605                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl8.responseFromL2Cache.m_msg_count       881349                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.responseFromL2Cache.m_buf_msgs     0.000051                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.responseFromL2Cache.m_stall_time    363811000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl8.responseFromL2Cache.m_avg_stall_time   412.788804                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl8.responseToL2Cache.m_msg_count        49941                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.responseToL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl8.unblockToL2Cache.m_msg_count       288508                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl8.unblockToL2Cache.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.fullyBusyCycles               3                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::samples      1201138                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::mean    37.473377                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::gmean    32.031095                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::stdev    19.637029                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::0-127      1201112    100.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::128-255           22      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::256-383            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::384-511            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::768-895            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.delayHistogram::total      1201138                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl9.DirRequestFromL2Cache.m_msg_count        38846                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.DirRequestFromL2Cache.m_buf_msgs     0.000002                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.DirRequestFromL2Cache.m_stall_time       170000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl9.DirRequestFromL2Cache.m_avg_stall_time     4.376255                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl9.L1RequestFromL2Cache.m_msg_count         6386                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.L1RequestFromL2Cache.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.L1RequestFromL2Cache.m_stall_time      2519500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl9.L1RequestFromL2Cache.m_avg_stall_time   394.534920                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl9.L1RequestToL2Cache.m_msg_count       860992                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.L1RequestToL2Cache.m_buf_msgs     0.000021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.L1RequestToL2Cache.m_stall_time      6187500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl9.L1RequestToL2Cache.m_stall_count          336                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl9.L1RequestToL2Cache.m_avg_stall_time     7.186478                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl9.L2cache.m_demand_hits       532260                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl9.L2cache.m_demand_misses        44506                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl9.L2cache.m_demand_accesses       576766                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl9.responseFromL2Cache.m_msg_count       862319                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.responseFromL2Cache.m_buf_msgs     0.000050                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.responseFromL2Cache.m_stall_time    367219500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl9.responseFromL2Cache.m_avg_stall_time   425.851106                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl9.responseToL2Cache.m_msg_count        48285                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.responseToL2Cache.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl9.unblockToL2Cache.m_msg_count       291861                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl9.unblockToL2Cache.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks (Tick)
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links33.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links34.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links35.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links36.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links37.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links38.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links39.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links40.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links41.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links42.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links43.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links44.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links45.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links46.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links47.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links48.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links49.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links50.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links51.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links52.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links53.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links54.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links55.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links56.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links57.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links58.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links59.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links60.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links61.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links62.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links63.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links64.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links65.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links66.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links67.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links68.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links69.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links70.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links71.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links72.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links73.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links74.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links75.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links76.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links77.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links78.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links79.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links80.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links81.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links82.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links83.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links84.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links85.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links86.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links87.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links48.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links48.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links48.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links48.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links48.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links48.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links49.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links49.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links49.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links49.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links49.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links49.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links50.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links50.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links50.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links50.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links50.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links50.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links51.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links51.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links51.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links51.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links51.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links51.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links52.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links52.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links52.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links52.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links52.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links52.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links53.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links53.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links53.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links53.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links53.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links53.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links54.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links54.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links54.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links54.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links54.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links54.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links55.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links55.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links55.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links55.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links55.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links55.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links56.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links56.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links56.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links56.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links56.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links56.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links57.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links57.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links57.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links57.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links57.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links57.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links58.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links58.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links58.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links58.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links58.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links58.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links59.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links59.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links59.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links59.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links59.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links59.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links60.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links60.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links60.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links60.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links60.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links60.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links61.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links61.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links61.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links61.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links61.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links61.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links62.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links62.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links62.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links62.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links62.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links62.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links63.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links63.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links63.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links63.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links63.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links63.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links64.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links64.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links64.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links64.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links64.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links64.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links65.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links65.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links65.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links65.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links65.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links65.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links66.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links66.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links66.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links66.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links66.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links66.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links67.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links67.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links67.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links67.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links67.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links67.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links68.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links68.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links68.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links68.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links68.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links68.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links69.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links69.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links69.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links69.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links69.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links69.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links70.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links70.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links70.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links70.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links70.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links70.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links71.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links71.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links71.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links71.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links71.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links71.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links72.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links72.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links72.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links72.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links72.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links72.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links73.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links73.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links73.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links73.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links73.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links73.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links74.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links74.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links74.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links74.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links74.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links74.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links75.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links75.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links75.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links75.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links75.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links75.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links76.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links76.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links76.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links76.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links76.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links76.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links77.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links77.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links77.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links77.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links77.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links77.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.network_link.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs10.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs11.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs12.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs13.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs14.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs15.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs16.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs17.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs18.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs19.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs20.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs21.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs22.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs23.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs24.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs25.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs26.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs27.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs28.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs29.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs30.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs31.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs32.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs33.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs34.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs35.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs36.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs37.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs38.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs39.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs40.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs41.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs42.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs43.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs44.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs45.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs46.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs47.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs48.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs49.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs50.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs51.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs52.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs53.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs54.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs55.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs56.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs57.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs58.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs59.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs60.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs61.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs62.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs63.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs64.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs65.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs66.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs67.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs68.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs69.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs70.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs71.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs72.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs73.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs74.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs75.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs76.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs77.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs78.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs79.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs80.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs81.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs82.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs83.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs84.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs85.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs86.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs87.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers10.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers11.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers12.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers13.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers14.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers15.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers16.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers17.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers18.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers19.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers20.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers21.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers22.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers23.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers24.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers25.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers26.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers9.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.numCycles               170561656                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus0.cpi                     16.121318                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus0.ipc                      0.062030                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus0.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus0.commitStats0.numInsts     10579883                       # Number of instructions committed (thread level) (Count)
system.switch_cpus0.commitStats0.numOps      18566621                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus0.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus0.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus0.commitStats0.cpi        16.121318                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus0.commitStats0.ipc         0.062030                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus0.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus0.commitStats0.numFpInsts      5854366                       # Number of float instructions (Count)
system.switch_cpus0.commitStats0.numIntInsts     13368168                       # Number of integer instructions (Count)
system.switch_cpus0.commitStats0.numLoadInsts      2955234                       # Number of load instructions (Count)
system.switch_cpus0.commitStats0.numStoreInsts       941573                       # Number of store instructions (Count)
system.switch_cpus0.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus0.commitStats0.committedInstType::No_OpClass        50364      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntAlu      9500302     51.17%     51.44% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntMult         2788      0.02%     51.45% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IntDiv         6854      0.04%     51.49% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatAdd       128370      0.69%     52.18% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatCmp            0      0.00%     52.18% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatCvt          528      0.00%     52.19% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMult            0      0.00%     52.19% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMultAcc            0      0.00%     52.19% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatDiv            0      0.00%     52.19% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMisc            0      0.00%     52.19% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatSqrt            0      0.00%     52.19% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAdd        30230      0.16%     52.35% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.35% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAlu      2805481     15.11%     67.46% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdCmp            0      0.00%     67.46% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdCvt           64      0.00%     67.46% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMisc       648178      3.49%     70.95% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMult            0      0.00%     70.95% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.95% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.95% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShift        30129      0.16%     71.11% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.11% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdDiv            0      0.00%     71.11% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.11% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatAdd       712417      3.84%     74.95% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.95% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.95% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatCvt       660695      3.56%     78.51% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatDiv        10559      0.06%     78.57% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.57% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMult        82855      0.45%     79.01% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAes            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::Matrix            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MatrixMov            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MatrixOP            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MemRead      2550789     13.74%     92.75% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::MemWrite       857634      4.62%     97.37% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMemRead       404445      2.18%     99.55% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::FloatMemWrite        83939      0.45%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedInstType::total     18566621                       # Class of committed instruction. (Count)
system.switch_cpus0.commitStats0.committedControl::IsControl       996017                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsDirectControl       873764                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsIndirectControl       121822                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsCondControl       715839                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsUncondControl       280083                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsCall        98956                       # Class of control type instructions committed (Count)
system.switch_cpus0.commitStats0.committedControl::IsReturn        96710                       # Class of control type instructions committed (Count)
system.switch_cpus0.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus0.exec_context.thread_0.numCallsReturns       195666                       # Number of times a function call or return occured (Count)
system.switch_cpus0.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus0.exec_context.thread_0.numIdleCycles 104360254.855381                       # Number of idle cycles (Cycle)
system.switch_cpus0.exec_context.thread_0.numBusyCycles 66201401.144619                       # Number of busy cycles (Cycle)
system.switch_cpus0.exec_context.thread_0.notIdleFraction     0.388138                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus0.exec_context.thread_0.idleFraction     0.611862                       # Percentage of idle cycles (Ratio)
system.switch_cpus0.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus0.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus0.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus0.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus0.executeStats0.numStoreInsts      3896807                       # Number of stores executed (Count)
system.switch_cpus0.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus0.executeStats0.numFpAluAccesses      5854366                       # Number of float alu accesses (Count)
system.switch_cpus0.executeStats0.numFpRegReads     10746706                       # Number of times the floating registers were read (Count)
system.switch_cpus0.executeStats0.numFpRegWrites      5669741                       # Number of times the floating registers were written (Count)
system.switch_cpus0.executeStats0.numIntAluAccesses     13368168                       # Number of integer alu accesses (Count)
system.switch_cpus0.executeStats0.numIntRegReads     18373090                       # Number of times the integer registers were read (Count)
system.switch_cpus0.executeStats0.numIntRegWrites      9665672                       # Number of times the integer registers were written (Count)
system.switch_cpus0.executeStats0.numMemRefs      3896807                       # Number of memory refs (Count)
system.switch_cpus0.executeStats0.numMiscRegReads      6177885                       # Number of times the Misc registers were read (Count)
system.switch_cpus0.executeStats0.numMiscRegWrites         5587                       # Number of times the Misc registers were written (Count)
system.switch_cpus0.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus0.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus0.fetchStats0.numInsts     10579883                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus0.fetchStats0.numOps       18566621                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus0.fetchStats0.fetchRate     0.062030                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus0.fetchStats0.numBranches       996017                       # Number of branches fetched (Count)
system.switch_cpus0.fetchStats0.branchRate     0.005840                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus0.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus0.mmu.dtb.rdAccesses        3046487                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrAccesses         941779                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.dtb.rdMisses            91252                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrMisses              242                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.itb.wrAccesses       14832704                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.itb.wrMisses              768                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.numTransitions          172                       # Number of power state transitions (Count)
system.switch_cpus0.power_state.ticksClkGated::samples           86                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::mean 593584959.313954                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::stdev 322716680.059471                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10           86    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::min_value     14590001                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::max_value    992276000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::total           86                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON  33970417500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED  51048306501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 21144723392000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus0.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus0.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus1.numCycles               170575248                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus1.cpi                     16.061811                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus1.ipc                      0.062259                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus1.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus1.commitStats0.numInsts     10619926                       # Number of instructions committed (thread level) (Count)
system.switch_cpus1.commitStats0.numOps      18587973                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus1.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus1.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus1.commitStats0.cpi        16.061811                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus1.commitStats0.ipc         0.062259                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus1.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus1.commitStats0.numFpInsts      5878797                       # Number of float instructions (Count)
system.switch_cpus1.commitStats0.numIntInsts     13397319                       # Number of integer instructions (Count)
system.switch_cpus1.commitStats0.numLoadInsts      2940687                       # Number of load instructions (Count)
system.switch_cpus1.commitStats0.numStoreInsts       934090                       # Number of store instructions (Count)
system.switch_cpus1.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus1.commitStats0.committedInstType::No_OpClass        49717      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntAlu      9526630     51.25%     51.52% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntMult         2841      0.02%     51.53% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IntDiv         6999      0.04%     51.57% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatAdd       128852      0.69%     52.27% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatCmp            0      0.00%     52.27% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatCvt          576      0.00%     52.27% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMult            0      0.00%     52.27% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMultAcc            0      0.00%     52.27% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatDiv            0      0.00%     52.27% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMisc            0      0.00%     52.27% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatSqrt            0      0.00%     52.27% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAdd        30936      0.17%     52.43% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.43% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAlu      2815459     15.15%     67.58% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdCmp            0      0.00%     67.58% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdCvt          232      0.00%     67.58% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMisc       649826      3.50%     71.08% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMult            0      0.00%     71.08% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMultAcc            0      0.00%     71.08% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     71.08% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShift        30792      0.17%     71.24% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.24% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdDiv            0      0.00%     71.24% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.24% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatAdd       714184      3.84%     75.09% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     75.09% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     75.09% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatCvt       662239      3.56%     78.65% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatDiv        10585      0.06%     78.71% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.71% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMult        83328      0.45%     79.15% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.15% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.15% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.15% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.15% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.15% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.15% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.15% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.15% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAes            0      0.00%     79.15% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.15% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.15% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.15% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.15% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.15% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.15% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.15% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.15% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::Matrix            0      0.00%     79.15% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MatrixMov            0      0.00%     79.15% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MatrixOP            0      0.00%     79.15% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MemRead      2533295     13.63%     92.78% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::MemWrite       849243      4.57%     97.35% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMemRead       407392      2.19%     99.54% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::FloatMemWrite        84847      0.46%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedInstType::total     18587973                       # Class of committed instruction. (Count)
system.switch_cpus1.commitStats0.committedControl::IsControl       999779                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsDirectControl       876942                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsIndirectControl       122382                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsCondControl       733436                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsUncondControl       266238                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsCall        99742                       # Class of control type instructions committed (Count)
system.switch_cpus1.commitStats0.committedControl::IsReturn        97143                       # Class of control type instructions committed (Count)
system.switch_cpus1.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus1.exec_context.thread_0.numCallsReturns       196885                       # Number of times a function call or return occured (Count)
system.switch_cpus1.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus1.exec_context.thread_0.numIdleCycles 106071291.758095                       # Number of idle cycles (Cycle)
system.switch_cpus1.exec_context.thread_0.numBusyCycles 64503956.241905                       # Number of busy cycles (Cycle)
system.switch_cpus1.exec_context.thread_0.notIdleFraction     0.378155                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus1.exec_context.thread_0.idleFraction     0.621845                       # Percentage of idle cycles (Ratio)
system.switch_cpus1.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus1.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus1.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus1.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus1.executeStats0.numStoreInsts      3874777                       # Number of stores executed (Count)
system.switch_cpus1.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus1.executeStats0.numFpAluAccesses      5878797                       # Number of float alu accesses (Count)
system.switch_cpus1.executeStats0.numFpRegReads     10789246                       # Number of times the floating registers were read (Count)
system.switch_cpus1.executeStats0.numFpRegWrites      5692628                       # Number of times the floating registers were written (Count)
system.switch_cpus1.executeStats0.numIntAluAccesses     13397319                       # Number of integer alu accesses (Count)
system.switch_cpus1.executeStats0.numIntRegReads     18357340                       # Number of times the integer registers were read (Count)
system.switch_cpus1.executeStats0.numIntRegWrites      9697696                       # Number of times the integer registers were written (Count)
system.switch_cpus1.executeStats0.numMemRefs      3874777                       # Number of memory refs (Count)
system.switch_cpus1.executeStats0.numMiscRegReads      6182114                       # Number of times the Misc registers were read (Count)
system.switch_cpus1.executeStats0.numMiscRegWrites         5876                       # Number of times the Misc registers were written (Count)
system.switch_cpus1.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus1.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus1.fetchStats0.numInsts     10619926                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus1.fetchStats0.numOps       18587973                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus1.fetchStats0.fetchRate     0.062259                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus1.fetchStats0.numBranches       999779                       # Number of branches fetched (Count)
system.switch_cpus1.fetchStats0.branchRate     0.005861                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus1.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus1.mmu.dtb.rdAccesses        3032093                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrAccesses         934259                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.dtb.rdMisses            91429                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrMisses              239                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.itb.wrAccesses       14869496                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.itb.wrMisses              788                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.numTransitions          174                       # Number of power state transitions (Count)
system.switch_cpus1.power_state.ticksClkGated::samples           87                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::mean 596758603.471264                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::stdev 321963281.544288                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10           87    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::min_value      7794001                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::max_value    995347000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::total           87                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON  33096757499                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED  51917998502                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 21144727360000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus1.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus1.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus10.numCycles              168620971                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus10.cpi                    15.392328                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus10.ipc                     0.064967                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus10.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus10.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus10.commitStats0.numInsts     10954871                       # Number of instructions committed (thread level) (Count)
system.switch_cpus10.commitStats0.numOps     19190256                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus10.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus10.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus10.commitStats0.cpi       15.392328                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus10.commitStats0.ipc        0.064967                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus10.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus10.commitStats0.numFpInsts      6063956                       # Number of float instructions (Count)
system.switch_cpus10.commitStats0.numIntInsts     13817927                       # Number of integer instructions (Count)
system.switch_cpus10.commitStats0.numLoadInsts      3055081                       # Number of load instructions (Count)
system.switch_cpus10.commitStats0.numStoreInsts       972326                       # Number of store instructions (Count)
system.switch_cpus10.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus10.commitStats0.committedInstType::No_OpClass        51947      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::IntAlu      9804801     51.09%     51.36% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::IntMult         2990      0.02%     51.38% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::IntDiv        11666      0.06%     51.44% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatAdd       133008      0.69%     52.13% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatCmp            0      0.00%     52.13% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatCvt          576      0.00%     52.14% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatMult            0      0.00%     52.14% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatMultAcc            0      0.00%     52.14% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatDiv            0      0.00%     52.14% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatMisc            0      0.00%     52.14% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatSqrt            0      0.00%     52.14% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdAdd        31530      0.16%     52.30% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.30% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdAlu      2904753     15.14%     67.44% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdCmp            0      0.00%     67.44% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdCvt          176      0.00%     67.44% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdMisc       670997      3.50%     70.93% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdMult            0      0.00%     70.93% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.93% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.93% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdShift        31400      0.16%     71.10% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.10% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdDiv            0      0.00%     71.10% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.10% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatAdd       738083      3.85%     74.94% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.94% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.94% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatCvt       683777      3.56%     78.51% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatDiv        10894      0.06%     78.56% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.56% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatMult        86251      0.45%     79.01% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdAes            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::Matrix            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::MatrixMov            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::MatrixOP            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::MemRead      2635947     13.74%     92.75% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::MemWrite       885402      4.61%     97.36% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatMemRead       419134      2.18%     99.55% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::FloatMemWrite        86924      0.45%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedInstType::total     19190256                       # Class of committed instruction. (Count)
system.switch_cpus10.commitStats0.committedControl::IsControl      1021668                       # Class of control type instructions committed (Count)
system.switch_cpus10.commitStats0.committedControl::IsDirectControl       893777                       # Class of control type instructions committed (Count)
system.switch_cpus10.commitStats0.committedControl::IsIndirectControl       127434                       # Class of control type instructions committed (Count)
system.switch_cpus10.commitStats0.committedControl::IsCondControl       735982                       # Class of control type instructions committed (Count)
system.switch_cpus10.commitStats0.committedControl::IsUncondControl       285582                       # Class of control type instructions committed (Count)
system.switch_cpus10.commitStats0.committedControl::IsCall       104190                       # Class of control type instructions committed (Count)
system.switch_cpus10.commitStats0.committedControl::IsReturn       101531                       # Class of control type instructions committed (Count)
system.switch_cpus10.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus10.exec_context.thread_0.numCallsReturns       205721                       # Number of times a function call or return occured (Count)
system.switch_cpus10.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus10.exec_context.thread_0.numIdleCycles 103537939.774383                       # Number of idle cycles (Cycle)
system.switch_cpus10.exec_context.thread_0.numBusyCycles 65083031.225617                       # Number of busy cycles (Cycle)
system.switch_cpus10.exec_context.thread_0.notIdleFraction     0.385972                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus10.exec_context.thread_0.idleFraction     0.614028                       # Percentage of idle cycles (Ratio)
system.switch_cpus10.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus10.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus10.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus10.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus10.executeStats0.numStoreInsts      4027407                       # Number of stores executed (Count)
system.switch_cpus10.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus10.executeStats0.numFpAluAccesses      6063956                       # Number of float alu accesses (Count)
system.switch_cpus10.executeStats0.numFpRegReads     11132189                       # Number of times the floating registers were read (Count)
system.switch_cpus10.executeStats0.numFpRegWrites      5872857                       # Number of times the floating registers were written (Count)
system.switch_cpus10.executeStats0.numIntAluAccesses     13817927                       # Number of integer alu accesses (Count)
system.switch_cpus10.executeStats0.numIntRegReads     19026964                       # Number of times the integer registers were read (Count)
system.switch_cpus10.executeStats0.numIntRegWrites      9999104                       # Number of times the integer registers were written (Count)
system.switch_cpus10.executeStats0.numMemRefs      4027407                       # Number of memory refs (Count)
system.switch_cpus10.executeStats0.numMiscRegReads      6373796                       # Number of times the Misc registers were read (Count)
system.switch_cpus10.executeStats0.numMiscRegWrites         5963                       # Number of times the Misc registers were written (Count)
system.switch_cpus10.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus10.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus10.fetchStats0.numInsts     10954871                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus10.fetchStats0.numOps      19190256                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus10.fetchStats0.fetchRate     0.064967                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus10.fetchStats0.numBranches      1021668                       # Number of branches fetched (Count)
system.switch_cpus10.fetchStats0.branchRate     0.006059                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus10.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus10.mmu.dtb.rdAccesses       3149122                       # TLB accesses on read requests (Count)
system.switch_cpus10.mmu.dtb.wrAccesses        972550                       # TLB accesses on write requests (Count)
system.switch_cpus10.mmu.dtb.rdMisses           94040                       # TLB misses on read requests (Count)
system.switch_cpus10.mmu.dtb.wrMisses             261                       # TLB misses on write requests (Count)
system.switch_cpus10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus10.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus10.mmu.itb.wrAccesses      15362674                       # TLB accesses on write requests (Count)
system.switch_cpus10.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus10.mmu.itb.wrMisses             779                       # TLB misses on write requests (Count)
system.switch_cpus10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus10.power_state.numTransitions          183                       # Number of power state transitions (Count)
system.switch_cpus10.power_state.ticksClkGated::samples           92                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus10.power_state.ticksClkGated::mean 559940347.836957                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus10.power_state.ticksClkGated::stdev 340100538.500214                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus10.power_state.ticksClkGated::1000-5e+10           92    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus10.power_state.ticksClkGated::min_value     11837500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus10.power_state.ticksClkGated::max_value    995049000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus10.power_state.ticksClkGated::total           92                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus10.power_state.pwrStateResidencyTicks::ON  33752103500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus10.power_state.pwrStateResidencyTicks::CLK_GATED  51514512001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus10.power_state.pwrStateResidencyTicks::OFF 21144475500500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus10.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus10.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus10.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus11.numCycles              168919807                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus11.cpi                    15.276569                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus11.ipc                     0.065460                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus11.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus11.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus11.commitStats0.numInsts     11057444                       # Number of instructions committed (thread level) (Count)
system.switch_cpus11.commitStats0.numOps     19400115                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus11.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus11.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus11.commitStats0.cpi       15.276569                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus11.commitStats0.ipc        0.065460                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus11.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus11.commitStats0.numFpInsts      6026582                       # Number of float instructions (Count)
system.switch_cpus11.commitStats0.numIntInsts     14058619                       # Number of integer instructions (Count)
system.switch_cpus11.commitStats0.numLoadInsts      3082552                       # Number of load instructions (Count)
system.switch_cpus11.commitStats0.numStoreInsts       989015                       # Number of store instructions (Count)
system.switch_cpus11.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus11.commitStats0.committedInstType::No_OpClass        51686      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::IntAlu     10000849     51.55%     51.82% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::IntMult         3926      0.02%     51.84% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::IntDiv        10370      0.05%     51.89% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatAdd       131859      0.68%     52.57% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatCmp            0      0.00%     52.57% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatCvt          592      0.00%     52.57% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatMult            0      0.00%     52.57% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatMultAcc            0      0.00%     52.57% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatDiv            0      0.00%     52.57% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatMisc            0      0.00%     52.57% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatSqrt            0      0.00%     52.57% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdAdd        30852      0.16%     52.73% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.73% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdAlu      2889874     14.90%     67.63% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdCmp            0      0.00%     67.63% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdCvt           64      0.00%     67.63% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdMisc       668029      3.44%     71.07% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdMult            0      0.00%     71.07% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdMultAcc            0      0.00%     71.07% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     71.07% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdShift        30760      0.16%     71.23% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.23% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdDiv            0      0.00%     71.23% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.23% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatAdd       733155      3.78%     75.01% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     75.01% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     75.01% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatCvt       681085      3.51%     78.52% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatDiv        10896      0.06%     78.58% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.58% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatMult        84551      0.44%     79.01% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdAes            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::Matrix            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::MatrixMov            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::MatrixOP            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::MemRead      2667135     13.75%     92.76% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::MemWrite       902525      4.65%     97.41% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatMemRead       415417      2.14%     99.55% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::FloatMemWrite        86490      0.45%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedInstType::total     19400115                       # Class of committed instruction. (Count)
system.switch_cpus11.commitStats0.committedControl::IsControl      1042082                       # Class of control type instructions committed (Count)
system.switch_cpus11.commitStats0.committedControl::IsDirectControl       910715                       # Class of control type instructions committed (Count)
system.switch_cpus11.commitStats0.committedControl::IsIndirectControl       130898                       # Class of control type instructions committed (Count)
system.switch_cpus11.commitStats0.committedControl::IsCondControl       755092                       # Class of control type instructions committed (Count)
system.switch_cpus11.commitStats0.committedControl::IsUncondControl       286888                       # Class of control type instructions committed (Count)
system.switch_cpus11.commitStats0.committedControl::IsCall       107401                       # Class of control type instructions committed (Count)
system.switch_cpus11.commitStats0.committedControl::IsReturn       104901                       # Class of control type instructions committed (Count)
system.switch_cpus11.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus11.exec_context.thread_0.numCallsReturns       212302                       # Number of times a function call or return occured (Count)
system.switch_cpus11.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus11.exec_context.thread_0.numIdleCycles 102390952.228620                       # Number of idle cycles (Cycle)
system.switch_cpus11.exec_context.thread_0.numBusyCycles 66528854.771380                       # Number of busy cycles (Cycle)
system.switch_cpus11.exec_context.thread_0.notIdleFraction     0.393849                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus11.exec_context.thread_0.idleFraction     0.606151                       # Percentage of idle cycles (Ratio)
system.switch_cpus11.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus11.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus11.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus11.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus11.executeStats0.numStoreInsts      4071567                       # Number of stores executed (Count)
system.switch_cpus11.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus11.executeStats0.numFpAluAccesses      6026582                       # Number of float alu accesses (Count)
system.switch_cpus11.executeStats0.numFpRegReads     11063143                       # Number of times the floating registers were read (Count)
system.switch_cpus11.executeStats0.numFpRegWrites      5836181                       # Number of times the floating registers were written (Count)
system.switch_cpus11.executeStats0.numIntAluAccesses     14058619                       # Number of integer alu accesses (Count)
system.switch_cpus11.executeStats0.numIntRegReads     19378685                       # Number of times the integer registers were read (Count)
system.switch_cpus11.executeStats0.numIntRegWrites     10190730                       # Number of times the integer registers were written (Count)
system.switch_cpus11.executeStats0.numMemRefs      4071567                       # Number of memory refs (Count)
system.switch_cpus11.executeStats0.numMiscRegReads      6457480                       # Number of times the Misc registers were read (Count)
system.switch_cpus11.executeStats0.numMiscRegWrites         7088                       # Number of times the Misc registers were written (Count)
system.switch_cpus11.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus11.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus11.fetchStats0.numInsts     11057444                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus11.fetchStats0.numOps      19400115                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus11.fetchStats0.fetchRate     0.065460                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus11.fetchStats0.numBranches      1042082                       # Number of branches fetched (Count)
system.switch_cpus11.fetchStats0.branchRate     0.006169                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus11.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus11.mmu.dtb.rdAccesses       3176720                       # TLB accesses on read requests (Count)
system.switch_cpus11.mmu.dtb.wrAccesses        989275                       # TLB accesses on write requests (Count)
system.switch_cpus11.mmu.dtb.rdMisses           94166                       # TLB misses on read requests (Count)
system.switch_cpus11.mmu.dtb.wrMisses             302                       # TLB misses on write requests (Count)
system.switch_cpus11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus11.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus11.mmu.itb.wrAccesses      15501575                       # TLB accesses on write requests (Count)
system.switch_cpus11.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus11.mmu.itb.wrMisses             808                       # TLB misses on write requests (Count)
system.switch_cpus11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus11.power_state.numTransitions          179                       # Number of power state transitions (Count)
system.switch_cpus11.power_state.ticksClkGated::samples           90                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus11.power_state.ticksClkGated::mean 564723961.122222                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus11.power_state.ticksClkGated::stdev 345517960.218606                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus11.power_state.ticksClkGated::1000-5e+10           90    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus11.power_state.ticksClkGated::min_value      1277000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus11.power_state.ticksClkGated::max_value    995002500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus11.power_state.ticksClkGated::total           90                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus11.power_state.pwrStateResidencyTicks::ON  34282642500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus11.power_state.pwrStateResidencyTicks::CLK_GATED  50825156501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus11.power_state.pwrStateResidencyTicks::OFF 21144634317000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus11.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus11.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus11.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus12.numCycles              170590758                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus12.cpi                    63.779756                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus12.ipc                     0.015679                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus12.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus12.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus12.commitStats0.numInsts      2674685                       # Number of instructions committed (thread level) (Count)
system.switch_cpus12.commitStats0.numOps      5174162                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus12.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus12.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus12.commitStats0.cpi       63.779756                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus12.commitStats0.ipc        0.015679                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus12.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus12.commitStats0.numFpInsts        97251                       # Number of float instructions (Count)
system.switch_cpus12.commitStats0.numIntInsts      4889471                       # Number of integer instructions (Count)
system.switch_cpus12.commitStats0.numLoadInsts       552812                       # Number of load instructions (Count)
system.switch_cpus12.commitStats0.numStoreInsts      1204120                       # Number of store instructions (Count)
system.switch_cpus12.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus12.commitStats0.committedInstType::No_OpClass         7620      0.15%      0.15% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::IntAlu      3312435     64.02%     64.17% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::IntMult         8914      0.17%     64.34% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::IntDiv        13549      0.26%     64.60% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatAdd         1077      0.02%     64.62% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatCmp            0      0.00%     64.62% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatCvt         1168      0.02%     64.64% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatMult            0      0.00%     64.64% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatMultAcc            0      0.00%     64.64% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatDiv            0      0.00%     64.64% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatMisc            0      0.00%     64.64% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatSqrt            0      0.00%     64.64% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdAdd           58      0.00%     64.64% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdAddAcc            0      0.00%     64.64% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdAlu        41299      0.80%     65.44% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdCmp            0      0.00%     65.44% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdCvt          124      0.00%     65.45% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdMisc        10361      0.20%     65.65% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdMult            0      0.00%     65.65% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdMultAcc            0      0.00%     65.65% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     65.65% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdShift           17      0.00%     65.65% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     65.65% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdDiv            0      0.00%     65.65% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdSqrt            0      0.00%     65.65% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatAdd        10793      0.21%     65.85% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     65.85% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     65.85% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatCvt         9814      0.19%     66.04% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     66.04% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     66.04% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatMult            1      0.00%     66.04% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     66.04% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     66.04% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     66.04% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     66.04% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     66.04% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     66.04% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     66.04% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     66.04% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdAes            0      0.00%     66.04% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdAesMix            0      0.00%     66.04% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     66.04% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     66.04% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     66.04% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     66.04% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     66.04% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     66.04% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::SimdPredAlu            0      0.00%     66.04% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::Matrix            0      0.00%     66.04% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::MatrixMov            0      0.00%     66.04% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::MatrixOP            0      0.00%     66.04% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::MemRead       550826     10.65%     76.69% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::MemWrite      1199344     23.18%     99.87% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatMemRead         1986      0.04%     99.91% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::FloatMemWrite         4776      0.09%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedInstType::total      5174162                       # Class of committed instruction. (Count)
system.switch_cpus12.commitStats0.committedControl::IsControl       574762                       # Class of control type instructions committed (Count)
system.switch_cpus12.commitStats0.committedControl::IsDirectControl       532366                       # Class of control type instructions committed (Count)
system.switch_cpus12.commitStats0.committedControl::IsIndirectControl        41702                       # Class of control type instructions committed (Count)
system.switch_cpus12.commitStats0.committedControl::IsCondControl       452764                       # Class of control type instructions committed (Count)
system.switch_cpus12.commitStats0.committedControl::IsUncondControl       121859                       # Class of control type instructions committed (Count)
system.switch_cpus12.commitStats0.committedControl::IsCall        43538                       # Class of control type instructions committed (Count)
system.switch_cpus12.commitStats0.committedControl::IsReturn        40536                       # Class of control type instructions committed (Count)
system.switch_cpus12.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus12.exec_context.thread_0.numCallsReturns        84074                       # Number of times a function call or return occured (Count)
system.switch_cpus12.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus12.exec_context.thread_0.numIdleCycles 126329071.255484                       # Number of idle cycles (Cycle)
system.switch_cpus12.exec_context.thread_0.numBusyCycles 44261686.744516                       # Number of busy cycles (Cycle)
system.switch_cpus12.exec_context.thread_0.notIdleFraction     0.259461                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus12.exec_context.thread_0.idleFraction     0.740539                       # Percentage of idle cycles (Ratio)
system.switch_cpus12.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus12.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus12.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus12.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus12.executeStats0.numStoreInsts      1756932                       # Number of stores executed (Count)
system.switch_cpus12.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus12.executeStats0.numFpAluAccesses        97251                       # Number of float alu accesses (Count)
system.switch_cpus12.executeStats0.numFpRegReads       183599                       # Number of times the floating registers were read (Count)
system.switch_cpus12.executeStats0.numFpRegWrites        91241                       # Number of times the floating registers were written (Count)
system.switch_cpus12.executeStats0.numIntAluAccesses      4889471                       # Number of integer alu accesses (Count)
system.switch_cpus12.executeStats0.numIntRegReads      7031257                       # Number of times the integer registers were read (Count)
system.switch_cpus12.executeStats0.numIntRegWrites      3049963                       # Number of times the integer registers were written (Count)
system.switch_cpus12.executeStats0.numMemRefs      1756932                       # Number of memory refs (Count)
system.switch_cpus12.executeStats0.numMiscRegReads      2640823                       # Number of times the Misc registers were read (Count)
system.switch_cpus12.executeStats0.numMiscRegWrites         9989                       # Number of times the Misc registers were written (Count)
system.switch_cpus12.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus12.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus12.fetchStats0.numInsts      2674685                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus12.fetchStats0.numOps       5174163                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus12.fetchStats0.fetchRate     0.015679                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus12.fetchStats0.numBranches       574762                       # Number of branches fetched (Count)
system.switch_cpus12.fetchStats0.branchRate     0.003369                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus12.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus12.mmu.dtb.rdAccesses        563588                       # TLB accesses on read requests (Count)
system.switch_cpus12.mmu.dtb.wrAccesses       1204873                       # TLB accesses on write requests (Count)
system.switch_cpus12.mmu.dtb.rdMisses           10750                       # TLB misses on read requests (Count)
system.switch_cpus12.mmu.dtb.wrMisses             841                       # TLB misses on write requests (Count)
system.switch_cpus12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus12.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus12.mmu.itb.wrAccesses       3626295                       # TLB accesses on write requests (Count)
system.switch_cpus12.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus12.mmu.itb.wrMisses             871                       # TLB misses on write requests (Count)
system.switch_cpus12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus12.power_state.numTransitions          224                       # Number of power state transitions (Count)
system.switch_cpus12.power_state.ticksClkGated::samples          112                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus12.power_state.ticksClkGated::mean 558812178.571429                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus12.power_state.ticksClkGated::stdev 484682808.728818                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus12.power_state.ticksClkGated::1000-5e+10          112    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus12.power_state.ticksClkGated::min_value       865000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus12.power_state.ticksClkGated::max_value    994778000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus12.power_state.ticksClkGated::total          112                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus12.power_state.pwrStateResidencyTicks::ON  22524943001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus12.power_state.pwrStateResidencyTicks::CLK_GATED  62586964000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus12.power_state.pwrStateResidencyTicks::OFF 21144630209000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus12.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus12.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus12.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus13.numCycles              168635440                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus13.cpi                    15.630343                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus13.ipc                     0.063978                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus13.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus13.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus13.commitStats0.numInsts     10788979                       # Number of instructions committed (thread level) (Count)
system.switch_cpus13.commitStats0.numOps     18851847                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus13.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus13.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus13.commitStats0.cpi       15.630343                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus13.commitStats0.ipc        0.063978                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus13.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus13.commitStats0.numFpInsts      6007899                       # Number of float instructions (Count)
system.switch_cpus13.commitStats0.numIntInsts     13542736                       # Number of integer instructions (Count)
system.switch_cpus13.commitStats0.numLoadInsts      3004644                       # Number of load instructions (Count)
system.switch_cpus13.commitStats0.numStoreInsts       951804                       # Number of store instructions (Count)
system.switch_cpus13.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus13.commitStats0.committedInstType::No_OpClass        51074      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::IntAlu      9597591     50.91%     51.18% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::IntMult         3446      0.02%     51.20% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::IntDiv         6140      0.03%     51.23% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatAdd       132767      0.70%     51.94% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatCmp            0      0.00%     51.94% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatCvt          608      0.00%     51.94% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatMult            0      0.00%     51.94% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatMultAcc            0      0.00%     51.94% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatDiv            0      0.00%     51.94% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatMisc            0      0.00%     51.94% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatSqrt            0      0.00%     51.94% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdAdd        31554      0.17%     52.11% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.11% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdAlu      2872471     15.24%     67.34% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdCmp            0      0.00%     67.34% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdCvt          224      0.00%     67.35% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdMisc       663314      3.52%     70.86% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdMult            0      0.00%     70.86% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.86% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.86% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdShift        31402      0.17%     71.03% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.03% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdDiv            0      0.00%     71.03% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.03% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatAdd       731263      3.88%     74.91% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.91% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.91% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatCvt       675720      3.58%     78.49% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatDiv        10842      0.06%     78.55% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.55% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatMult        86983      0.46%     79.01% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdAes            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::Matrix            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::MatrixMov            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::MatrixOP            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::MemRead      2586502     13.72%     92.73% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::MemWrite       865258      4.59%     97.32% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatMemRead       418142      2.22%     99.54% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::FloatMemWrite        86546      0.46%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedInstType::total     18851847                       # Class of committed instruction. (Count)
system.switch_cpus13.commitStats0.committedControl::IsControl       988469                       # Class of control type instructions committed (Count)
system.switch_cpus13.commitStats0.committedControl::IsDirectControl       863650                       # Class of control type instructions committed (Count)
system.switch_cpus13.commitStats0.committedControl::IsIndirectControl       124363                       # Class of control type instructions committed (Count)
system.switch_cpus13.commitStats0.committedControl::IsCondControl       712137                       # Class of control type instructions committed (Count)
system.switch_cpus13.commitStats0.committedControl::IsUncondControl       276231                       # Class of control type instructions committed (Count)
system.switch_cpus13.commitStats0.committedControl::IsCall       101055                       # Class of control type instructions committed (Count)
system.switch_cpus13.commitStats0.committedControl::IsReturn        98689                       # Class of control type instructions committed (Count)
system.switch_cpus13.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus13.exec_context.thread_0.numCallsReturns       199744                       # Number of times a function call or return occured (Count)
system.switch_cpus13.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus13.exec_context.thread_0.numIdleCycles 99436472.680809                       # Number of idle cycles (Cycle)
system.switch_cpus13.exec_context.thread_0.numBusyCycles 69198967.319191                       # Number of busy cycles (Cycle)
system.switch_cpus13.exec_context.thread_0.notIdleFraction     0.410347                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus13.exec_context.thread_0.idleFraction     0.589653                       # Percentage of idle cycles (Ratio)
system.switch_cpus13.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus13.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus13.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus13.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus13.executeStats0.numStoreInsts      3956448                       # Number of stores executed (Count)
system.switch_cpus13.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus13.executeStats0.numFpAluAccesses      6007899                       # Number of float alu accesses (Count)
system.switch_cpus13.executeStats0.numFpRegReads     11024598                       # Number of times the floating registers were read (Count)
system.switch_cpus13.executeStats0.numFpRegWrites      5817772                       # Number of times the floating registers were written (Count)
system.switch_cpus13.executeStats0.numIntAluAccesses     13542736                       # Number of integer alu accesses (Count)
system.switch_cpus13.executeStats0.numIntRegReads     18635998                       # Number of times the integer registers were read (Count)
system.switch_cpus13.executeStats0.numIntRegWrites      9790494                       # Number of times the integer registers were written (Count)
system.switch_cpus13.executeStats0.numMemRefs      3956448                       # Number of memory refs (Count)
system.switch_cpus13.executeStats0.numMiscRegReads      6249486                       # Number of times the Misc registers were read (Count)
system.switch_cpus13.executeStats0.numMiscRegWrites         5870                       # Number of times the Misc registers were written (Count)
system.switch_cpus13.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus13.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus13.fetchStats0.numInsts     10788979                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus13.fetchStats0.numOps      18851847                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus13.fetchStats0.fetchRate     0.063978                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus13.fetchStats0.numBranches       988469                       # Number of branches fetched (Count)
system.switch_cpus13.fetchStats0.branchRate     0.005862                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus13.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus13.mmu.dtb.rdAccesses       3098330                       # TLB accesses on read requests (Count)
system.switch_cpus13.mmu.dtb.wrAccesses        952046                       # TLB accesses on write requests (Count)
system.switch_cpus13.mmu.dtb.rdMisses           93687                       # TLB misses on read requests (Count)
system.switch_cpus13.mmu.dtb.wrMisses             281                       # TLB misses on write requests (Count)
system.switch_cpus13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus13.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus13.mmu.itb.wrAccesses      15134001                       # TLB accesses on write requests (Count)
system.switch_cpus13.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus13.mmu.itb.wrMisses             837                       # TLB misses on write requests (Count)
system.switch_cpus13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus13.power_state.numTransitions          171                       # Number of power state transitions (Count)
system.switch_cpus13.power_state.ticksClkGated::samples           86                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus13.power_state.ticksClkGated::mean 574200523.267442                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus13.power_state.ticksClkGated::stdev 329644763.325247                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus13.power_state.ticksClkGated::1000-5e+10           86    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus13.power_state.ticksClkGated::min_value      3087500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus13.power_state.ticksClkGated::max_value    994708500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus13.power_state.ticksClkGated::total           86                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus13.power_state.pwrStateResidencyTicks::ON  35763193000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus13.power_state.pwrStateResidencyTicks::CLK_GATED  49381245001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus13.power_state.pwrStateResidencyTicks::OFF 21144597678000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus13.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus13.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus13.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus14.numCycles              168642217                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus14.cpi                    15.978395                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus14.ipc                     0.062585                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus14.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus14.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus14.commitStats0.numInsts     10554390                       # Number of instructions committed (thread level) (Count)
system.switch_cpus14.commitStats0.numOps     18447856                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus14.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus14.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus14.commitStats0.cpi       15.978395                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus14.commitStats0.ipc        0.062585                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus14.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus14.commitStats0.numFpInsts      5833277                       # Number of float instructions (Count)
system.switch_cpus14.commitStats0.numIntInsts     13276519                       # Number of integer instructions (Count)
system.switch_cpus14.commitStats0.numLoadInsts      2935073                       # Number of load instructions (Count)
system.switch_cpus14.commitStats0.numStoreInsts       926465                       # Number of store instructions (Count)
system.switch_cpus14.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus14.commitStats0.committedInstType::No_OpClass        49639      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::IntAlu      9440733     51.18%     51.44% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::IntMult         2609      0.01%     51.46% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::IntDiv         5969      0.03%     51.49% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatAdd       128698      0.70%     52.19% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatCmp            0      0.00%     52.19% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatCvt          624      0.00%     52.19% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatMult            0      0.00%     52.19% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatMultAcc            0      0.00%     52.19% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatDiv            0      0.00%     52.19% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatMisc            0      0.00%     52.19% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatSqrt            0      0.00%     52.19% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdAdd        30310      0.16%     52.36% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.36% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdAlu      2791531     15.13%     67.49% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdCmp            0      0.00%     67.49% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdCvt          224      0.00%     67.49% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdMisc       644843      3.50%     70.98% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdMult            0      0.00%     70.98% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.98% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.98% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdShift        30169      0.16%     71.15% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.15% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdDiv            0      0.00%     71.15% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.15% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatAdd       709731      3.85%     75.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     75.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     75.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatCvt       657211      3.56%     78.56% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatDiv        10590      0.06%     78.62% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.62% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatMult        83437      0.45%     79.07% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdAes            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::Matrix            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::MatrixMov            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::MatrixOP            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::MemRead      2529788     13.71%     92.78% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::MemWrite       842450      4.57%     97.35% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatMemRead       405285      2.20%     99.54% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::FloatMemWrite        84015      0.46%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedInstType::total     18447856                       # Class of committed instruction. (Count)
system.switch_cpus14.commitStats0.committedControl::IsControl       990760                       # Class of control type instructions committed (Count)
system.switch_cpus14.commitStats0.committedControl::IsDirectControl       869160                       # Class of control type instructions committed (Count)
system.switch_cpus14.commitStats0.committedControl::IsIndirectControl       121147                       # Class of control type instructions committed (Count)
system.switch_cpus14.commitStats0.committedControl::IsCondControl       706299                       # Class of control type instructions committed (Count)
system.switch_cpus14.commitStats0.committedControl::IsUncondControl       284359                       # Class of control type instructions committed (Count)
system.switch_cpus14.commitStats0.committedControl::IsCall        98526                       # Class of control type instructions committed (Count)
system.switch_cpus14.commitStats0.committedControl::IsReturn        96058                       # Class of control type instructions committed (Count)
system.switch_cpus14.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus14.exec_context.thread_0.numCallsReturns       194584                       # Number of times a function call or return occured (Count)
system.switch_cpus14.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus14.exec_context.thread_0.numIdleCycles 101647671.918307                       # Number of idle cycles (Cycle)
system.switch_cpus14.exec_context.thread_0.numBusyCycles 66994545.081693                       # Number of busy cycles (Cycle)
system.switch_cpus14.exec_context.thread_0.notIdleFraction     0.397258                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus14.exec_context.thread_0.idleFraction     0.602742                       # Percentage of idle cycles (Ratio)
system.switch_cpus14.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus14.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus14.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus14.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus14.executeStats0.numStoreInsts      3861538                       # Number of stores executed (Count)
system.switch_cpus14.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus14.executeStats0.numFpAluAccesses      5833277                       # Number of float alu accesses (Count)
system.switch_cpus14.executeStats0.numFpRegReads     10703522                       # Number of times the floating registers were read (Count)
system.switch_cpus14.executeStats0.numFpRegWrites      5648449                       # Number of times the floating registers were written (Count)
system.switch_cpus14.executeStats0.numIntAluAccesses     13276519                       # Number of integer alu accesses (Count)
system.switch_cpus14.executeStats0.numIntRegReads     18210032                       # Number of times the integer registers were read (Count)
system.switch_cpus14.executeStats0.numIntRegWrites      9581023                       # Number of times the integer registers were written (Count)
system.switch_cpus14.executeStats0.numMemRefs      3861538                       # Number of memory refs (Count)
system.switch_cpus14.executeStats0.numMiscRegReads      6149647                       # Number of times the Misc registers were read (Count)
system.switch_cpus14.executeStats0.numMiscRegWrites         5694                       # Number of times the Misc registers were written (Count)
system.switch_cpus14.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus14.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus14.fetchStats0.numInsts     10554390                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus14.fetchStats0.numOps      18447856                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus14.fetchStats0.fetchRate     0.062585                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus14.fetchStats0.numBranches       990760                       # Number of branches fetched (Count)
system.switch_cpus14.fetchStats0.branchRate     0.005875                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus14.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus14.mmu.dtb.rdAccesses       3026019                       # TLB accesses on read requests (Count)
system.switch_cpus14.mmu.dtb.wrAccesses        926676                       # TLB accesses on write requests (Count)
system.switch_cpus14.mmu.dtb.rdMisses           90945                       # TLB misses on read requests (Count)
system.switch_cpus14.mmu.dtb.wrMisses             250                       # TLB misses on write requests (Count)
system.switch_cpus14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus14.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus14.mmu.itb.wrAccesses      14792289                       # TLB accesses on write requests (Count)
system.switch_cpus14.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus14.mmu.itb.wrMisses             794                       # TLB misses on write requests (Count)
system.switch_cpus14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus14.power_state.numTransitions          179                       # Number of power state transitions (Count)
system.switch_cpus14.power_state.ticksClkGated::samples           90                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus14.power_state.ticksClkGated::mean 561408161.122222                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus14.power_state.ticksClkGated::stdev 337167000.647942                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus14.power_state.ticksClkGated::1000-5e+10           90    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus14.power_state.ticksClkGated::min_value      4540500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus14.power_state.ticksClkGated::max_value    994844000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus14.power_state.ticksClkGated::total           90                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus14.power_state.pwrStateResidencyTicks::ON  34617844500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus14.power_state.pwrStateResidencyTicks::CLK_GATED  50526734501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus14.power_state.pwrStateResidencyTicks::OFF 21144597537000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus14.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus14.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus14.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus15.numCycles              168648910                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus15.cpi                    15.622035                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus15.ipc                     0.064012                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus15.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus15.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus15.commitStats0.numInsts     10795579                       # Number of instructions committed (thread level) (Count)
system.switch_cpus15.commitStats0.numOps     18874268                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus15.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus15.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus15.commitStats0.cpi       15.622035                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus15.commitStats0.ipc        0.064012                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus15.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus15.commitStats0.numFpInsts      5985747                       # Number of float instructions (Count)
system.switch_cpus15.commitStats0.numIntInsts     13584365                       # Number of integer instructions (Count)
system.switch_cpus15.commitStats0.numLoadInsts      3005160                       # Number of load instructions (Count)
system.switch_cpus15.commitStats0.numStoreInsts       960018                       # Number of store instructions (Count)
system.switch_cpus15.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus15.commitStats0.committedInstType::No_OpClass        51468      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::IntAlu      9634154     51.04%     51.32% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::IntMult         4122      0.02%     51.34% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::IntDiv         6794      0.04%     51.37% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatAdd       132881      0.70%     52.08% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatCmp            0      0.00%     52.08% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatCvt          592      0.00%     52.08% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatMult            0      0.00%     52.08% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatMultAcc            0      0.00%     52.08% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatDiv            0      0.00%     52.08% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatMisc            0      0.00%     52.08% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatSqrt            0      0.00%     52.08% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdAdd        31928      0.17%     52.25% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.25% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdAlu      2858170     15.14%     67.39% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdCmp            0      0.00%     67.39% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdCvt          288      0.00%     67.40% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdMisc       659650      3.49%     70.89% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdMult            0      0.00%     70.89% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.89% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.89% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdShift        31591      0.17%     71.06% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.06% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdDiv            0      0.00%     71.06% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.06% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatAdd       727510      3.85%     74.91% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.91% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.91% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatCvt       672122      3.56%     78.47% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatDiv        10896      0.06%     78.53% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.53% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatMult        86924      0.46%     78.99% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdAes            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::Matrix            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::MatrixMov            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::MatrixOP            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::MemRead      2585808     13.70%     92.69% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::MemWrite       872927      4.62%     97.32% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatMemRead       419352      2.22%     99.54% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::FloatMemWrite        87091      0.46%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedInstType::total     18874268                       # Class of committed instruction. (Count)
system.switch_cpus15.commitStats0.committedControl::IsControl       994481                       # Class of control type instructions committed (Count)
system.switch_cpus15.commitStats0.committedControl::IsDirectControl       868783                       # Class of control type instructions committed (Count)
system.switch_cpus15.commitStats0.committedControl::IsIndirectControl       125237                       # Class of control type instructions committed (Count)
system.switch_cpus15.commitStats0.committedControl::IsCondControl       716994                       # Class of control type instructions committed (Count)
system.switch_cpus15.commitStats0.committedControl::IsUncondControl       277385                       # Class of control type instructions committed (Count)
system.switch_cpus15.commitStats0.committedControl::IsCall       101748                       # Class of control type instructions committed (Count)
system.switch_cpus15.commitStats0.committedControl::IsReturn        99436                       # Class of control type instructions committed (Count)
system.switch_cpus15.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus15.exec_context.thread_0.numCallsReturns       201184                       # Number of times a function call or return occured (Count)
system.switch_cpus15.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus15.exec_context.thread_0.numIdleCycles 100879845.738096                       # Number of idle cycles (Cycle)
system.switch_cpus15.exec_context.thread_0.numBusyCycles 67769064.261904                       # Number of busy cycles (Cycle)
system.switch_cpus15.exec_context.thread_0.notIdleFraction     0.401835                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus15.exec_context.thread_0.idleFraction     0.598165                       # Percentage of idle cycles (Ratio)
system.switch_cpus15.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus15.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus15.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus15.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus15.executeStats0.numStoreInsts      3965178                       # Number of stores executed (Count)
system.switch_cpus15.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus15.executeStats0.numFpAluAccesses      5985747                       # Number of float alu accesses (Count)
system.switch_cpus15.executeStats0.numFpRegReads     10977585                       # Number of times the floating registers were read (Count)
system.switch_cpus15.executeStats0.numFpRegWrites      5794698                       # Number of times the floating registers were written (Count)
system.switch_cpus15.executeStats0.numIntAluAccesses     13584365                       # Number of integer alu accesses (Count)
system.switch_cpus15.executeStats0.numIntRegReads     18706592                       # Number of times the integer registers were read (Count)
system.switch_cpus15.executeStats0.numIntRegWrites      9816862                       # Number of times the integer registers were written (Count)
system.switch_cpus15.executeStats0.numMemRefs      3965178                       # Number of memory refs (Count)
system.switch_cpus15.executeStats0.numMiscRegReads      6266186                       # Number of times the Misc registers were read (Count)
system.switch_cpus15.executeStats0.numMiscRegWrites         5862                       # Number of times the Misc registers were written (Count)
system.switch_cpus15.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus15.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus15.fetchStats0.numInsts     10795579                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus15.fetchStats0.numOps      18874268                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus15.fetchStats0.fetchRate     0.064012                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus15.fetchStats0.numBranches       994481                       # Number of branches fetched (Count)
system.switch_cpus15.fetchStats0.branchRate     0.005897                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus15.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus15.mmu.dtb.rdAccesses       3098173                       # TLB accesses on read requests (Count)
system.switch_cpus15.mmu.dtb.wrAccesses        960275                       # TLB accesses on write requests (Count)
system.switch_cpus15.mmu.dtb.rdMisses           93011                       # TLB misses on read requests (Count)
system.switch_cpus15.mmu.dtb.wrMisses             297                       # TLB misses on write requests (Count)
system.switch_cpus15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus15.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus15.mmu.itb.wrAccesses      15140083                       # TLB accesses on write requests (Count)
system.switch_cpus15.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus15.mmu.itb.wrMisses             855                       # TLB misses on write requests (Count)
system.switch_cpus15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus15.power_state.numTransitions          169                       # Number of power state transitions (Count)
system.switch_cpus15.power_state.ticksClkGated::samples           85                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus15.power_state.ticksClkGated::mean 589719670.600000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus15.power_state.ticksClkGated::stdev 323195446.092512                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus15.power_state.ticksClkGated::1000-5e+10           85    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus15.power_state.ticksClkGated::min_value      4936000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus15.power_state.ticksClkGated::max_value    994799500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus15.power_state.ticksClkGated::total           85                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus15.power_state.pwrStateResidencyTicks::ON  35018410000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus15.power_state.pwrStateResidencyTicks::CLK_GATED  50126172001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus15.power_state.pwrStateResidencyTicks::OFF 21144597534000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus15.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus15.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus15.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus16.numCycles              168664933                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus16.cpi                    15.750361                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus16.ipc                     0.063491                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus16.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus16.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus16.commitStats0.numInsts     10708639                       # Number of instructions committed (thread level) (Count)
system.switch_cpus16.commitStats0.numOps     18754777                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus16.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus16.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus16.commitStats0.cpi       15.750361                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus16.commitStats0.ipc        0.063491                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus16.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus16.commitStats0.numFpInsts      5853271                       # Number of float instructions (Count)
system.switch_cpus16.commitStats0.numIntInsts     13567289                       # Number of integer instructions (Count)
system.switch_cpus16.commitStats0.numLoadInsts      2980983                       # Number of load instructions (Count)
system.switch_cpus16.commitStats0.numStoreInsts       947428                       # Number of store instructions (Count)
system.switch_cpus16.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus16.commitStats0.committedInstType::No_OpClass        49875      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::IntAlu      9659609     51.50%     51.77% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::IntMult         3749      0.02%     51.79% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::IntDiv         6489      0.03%     51.83% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatAdd       128778      0.69%     52.51% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatCmp            0      0.00%     52.51% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatCvt          624      0.00%     52.52% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatMult            0      0.00%     52.52% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatMultAcc            0      0.00%     52.52% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatDiv            0      0.00%     52.52% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatMisc            0      0.00%     52.52% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatSqrt            0      0.00%     52.52% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdAdd        30310      0.16%     52.68% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.68% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdAlu      2802434     14.94%     67.62% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdCmp            0      0.00%     67.62% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdCvt          224      0.00%     67.62% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdMisc       647606      3.45%     71.07% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdMult            0      0.00%     71.07% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdMultAcc            0      0.00%     71.07% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     71.07% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdShift        30154      0.16%     71.23% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.23% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdDiv            0      0.00%     71.23% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.23% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatAdd       712469      3.80%     75.03% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     75.03% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     75.03% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatCvt       659956      3.52%     78.55% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatDiv        10571      0.06%     78.61% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.61% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatMult        83518      0.45%     79.05% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdAes            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::Matrix            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::MatrixMov            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::MatrixOP            0      0.00%     79.05% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::MemRead      2575591     13.73%     92.79% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::MemWrite       863323      4.60%     97.39% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatMemRead       405392      2.16%     99.55% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::FloatMemWrite        84105      0.45%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedInstType::total     18754777                       # Class of committed instruction. (Count)
system.switch_cpus16.commitStats0.committedControl::IsControl      1008100                       # Class of control type instructions committed (Count)
system.switch_cpus16.commitStats0.committedControl::IsDirectControl       882436                       # Class of control type instructions committed (Count)
system.switch_cpus16.commitStats0.committedControl::IsIndirectControl       125196                       # Class of control type instructions committed (Count)
system.switch_cpus16.commitStats0.committedControl::IsCondControl       726499                       # Class of control type instructions committed (Count)
system.switch_cpus16.commitStats0.committedControl::IsUncondControl       281494                       # Class of control type instructions committed (Count)
system.switch_cpus16.commitStats0.committedControl::IsCall       102570                       # Class of control type instructions committed (Count)
system.switch_cpus16.commitStats0.committedControl::IsReturn       100075                       # Class of control type instructions committed (Count)
system.switch_cpus16.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus16.exec_context.thread_0.numCallsReturns       202645                       # Number of times a function call or return occured (Count)
system.switch_cpus16.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus16.exec_context.thread_0.numIdleCycles 99378039.667901                       # Number of idle cycles (Cycle)
system.switch_cpus16.exec_context.thread_0.numBusyCycles 69286893.332099                       # Number of busy cycles (Cycle)
system.switch_cpus16.exec_context.thread_0.notIdleFraction     0.410796                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus16.exec_context.thread_0.idleFraction     0.589204                       # Percentage of idle cycles (Ratio)
system.switch_cpus16.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus16.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus16.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus16.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus16.executeStats0.numStoreInsts      3928411                       # Number of stores executed (Count)
system.switch_cpus16.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus16.executeStats0.numFpAluAccesses      5853271                       # Number of float alu accesses (Count)
system.switch_cpus16.executeStats0.numFpRegReads     10743083                       # Number of times the floating registers were read (Count)
system.switch_cpus16.executeStats0.numFpRegWrites      5668175                       # Number of times the floating registers were written (Count)
system.switch_cpus16.executeStats0.numIntAluAccesses     13567289                       # Number of integer alu accesses (Count)
system.switch_cpus16.executeStats0.numIntRegReads     18647009                       # Number of times the integer registers were read (Count)
system.switch_cpus16.executeStats0.numIntRegWrites      9813150                       # Number of times the integer registers were written (Count)
system.switch_cpus16.executeStats0.numMemRefs      3928411                       # Number of memory refs (Count)
system.switch_cpus16.executeStats0.numMiscRegReads      6249851                       # Number of times the Misc registers were read (Count)
system.switch_cpus16.executeStats0.numMiscRegWrites         6902                       # Number of times the Misc registers were written (Count)
system.switch_cpus16.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus16.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus16.fetchStats0.numInsts     10708639                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus16.fetchStats0.numOps      18754777                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus16.fetchStats0.fetchRate     0.063491                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus16.fetchStats0.numBranches      1008100                       # Number of branches fetched (Count)
system.switch_cpus16.fetchStats0.branchRate     0.005977                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus16.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus16.mmu.dtb.rdAccesses       3072629                       # TLB accesses on read requests (Count)
system.switch_cpus16.mmu.dtb.wrAccesses        947696                       # TLB accesses on write requests (Count)
system.switch_cpus16.mmu.dtb.rdMisses           91645                       # TLB misses on read requests (Count)
system.switch_cpus16.mmu.dtb.wrMisses             308                       # TLB misses on write requests (Count)
system.switch_cpus16.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus16.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus16.mmu.itb.wrAccesses      15012016                       # TLB accesses on write requests (Count)
system.switch_cpus16.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus16.mmu.itb.wrMisses             806                       # TLB misses on write requests (Count)
system.switch_cpus16.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus16.power_state.numTransitions          179                       # Number of power state transitions (Count)
system.switch_cpus16.power_state.ticksClkGated::samples           90                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus16.power_state.ticksClkGated::mean 548243327.788889                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus16.power_state.ticksClkGated::stdev 334323424.070494                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus16.power_state.ticksClkGated::1000-5e+10           90    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus16.power_state.ticksClkGated::min_value      1015000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus16.power_state.ticksClkGated::max_value    994641500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus16.power_state.ticksClkGated::total           90                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus16.power_state.pwrStateResidencyTicks::ON  35802576000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus16.power_state.pwrStateResidencyTicks::CLK_GATED  49341899501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus16.power_state.pwrStateResidencyTicks::OFF 21144597640500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus16.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus16.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus16.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus17.numCycles              168663396                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus17.cpi                    16.013125                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus17.ipc                     0.062449                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus17.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus17.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus17.commitStats0.numInsts     10532822                       # Number of instructions committed (thread level) (Count)
system.switch_cpus17.commitStats0.numOps     18381661                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus17.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus17.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus17.commitStats0.cpi       16.013125                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus17.commitStats0.ipc        0.062449                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus17.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus17.commitStats0.numFpInsts      5866323                       # Number of float instructions (Count)
system.switch_cpus17.commitStats0.numIntInsts     13189852                       # Number of integer instructions (Count)
system.switch_cpus17.commitStats0.numLoadInsts      2928288                       # Number of load instructions (Count)
system.switch_cpus17.commitStats0.numStoreInsts       919246                       # Number of store instructions (Count)
system.switch_cpus17.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus17.commitStats0.committedInstType::No_OpClass        49319      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::IntAlu      9361831     50.93%     51.20% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::IntMult         2503      0.01%     51.21% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::IntDiv         4566      0.02%     51.24% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatAdd       128646      0.70%     51.94% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatCmp            0      0.00%     51.94% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatCvt          528      0.00%     51.94% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatMult            0      0.00%     51.94% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatMultAcc            0      0.00%     51.94% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatDiv            0      0.00%     51.94% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatMisc            0      0.00%     51.94% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatSqrt            0      0.00%     51.94% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdAdd        30852      0.17%     52.11% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.11% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdAlu      2809429     15.28%     67.39% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdCmp            0      0.00%     67.39% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdCvt           64      0.00%     67.39% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdMisc       648197      3.53%     70.92% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdMult            0      0.00%     70.92% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.92% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.92% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdShift        30757      0.17%     71.09% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.09% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdDiv            0      0.00%     71.09% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.09% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatAdd       712855      3.88%     74.96% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.96% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.96% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatCvt       660716      3.59%     78.56% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatDiv        10584      0.06%     78.62% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.62% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatMult        83280      0.45%     79.07% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdAes            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::Matrix            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::MatrixMov            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::MatrixOP            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::MemRead      2521431     13.72%     92.79% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::MemWrite       834655      4.54%     97.33% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatMemRead       406857      2.21%     99.54% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::FloatMemWrite        84591      0.46%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedInstType::total     18381661                       # Class of committed instruction. (Count)
system.switch_cpus17.commitStats0.committedControl::IsControl       972863                       # Class of control type instructions committed (Count)
system.switch_cpus17.commitStats0.committedControl::IsDirectControl       852607                       # Class of control type instructions committed (Count)
system.switch_cpus17.commitStats0.committedControl::IsIndirectControl       119816                       # Class of control type instructions committed (Count)
system.switch_cpus17.commitStats0.committedControl::IsCondControl       695944                       # Class of control type instructions committed (Count)
system.switch_cpus17.commitStats0.committedControl::IsUncondControl       276822                       # Class of control type instructions committed (Count)
system.switch_cpus17.commitStats0.committedControl::IsCall        96908                       # Class of control type instructions committed (Count)
system.switch_cpus17.commitStats0.committedControl::IsReturn        94664                       # Class of control type instructions committed (Count)
system.switch_cpus17.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus17.exec_context.thread_0.numCallsReturns       191572                       # Number of times a function call or return occured (Count)
system.switch_cpus17.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus17.exec_context.thread_0.numIdleCycles 100639722.258318                       # Number of idle cycles (Cycle)
system.switch_cpus17.exec_context.thread_0.numBusyCycles 68023673.741682                       # Number of busy cycles (Cycle)
system.switch_cpus17.exec_context.thread_0.notIdleFraction     0.403310                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus17.exec_context.thread_0.idleFraction     0.596690                       # Percentage of idle cycles (Ratio)
system.switch_cpus17.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus17.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus17.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus17.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus17.executeStats0.numStoreInsts      3847534                       # Number of stores executed (Count)
system.switch_cpus17.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus17.executeStats0.numFpAluAccesses      5866323                       # Number of float alu accesses (Count)
system.switch_cpus17.executeStats0.numFpRegReads     10766083                       # Number of times the floating registers were read (Count)
system.switch_cpus17.executeStats0.numFpRegWrites      5680800                       # Number of times the floating registers were written (Count)
system.switch_cpus17.executeStats0.numIntAluAccesses     13189852                       # Number of integer alu accesses (Count)
system.switch_cpus17.executeStats0.numIntRegReads     18098083                       # Number of times the integer registers were read (Count)
system.switch_cpus17.executeStats0.numIntRegWrites      9515564                       # Number of times the integer registers were written (Count)
system.switch_cpus17.executeStats0.numMemRefs      3847534                       # Number of memory refs (Count)
system.switch_cpus17.executeStats0.numMiscRegReads      6107501                       # Number of times the Misc registers were read (Count)
system.switch_cpus17.executeStats0.numMiscRegWrites         5479                       # Number of times the Misc registers were written (Count)
system.switch_cpus17.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus17.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus17.fetchStats0.numInsts     10532822                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus17.fetchStats0.numOps      18381661                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus17.fetchStats0.fetchRate     0.062449                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus17.fetchStats0.numBranches       972863                       # Number of branches fetched (Count)
system.switch_cpus17.fetchStats0.branchRate     0.005768                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus17.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus17.mmu.dtb.rdAccesses       3019696                       # TLB accesses on read requests (Count)
system.switch_cpus17.mmu.dtb.wrAccesses        919488                       # TLB accesses on write requests (Count)
system.switch_cpus17.mmu.dtb.rdMisses           91407                       # TLB misses on read requests (Count)
system.switch_cpus17.mmu.dtb.wrMisses             278                       # TLB misses on write requests (Count)
system.switch_cpus17.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus17.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus17.mmu.itb.wrAccesses      14768783                       # TLB accesses on write requests (Count)
system.switch_cpus17.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus17.mmu.itb.wrMisses             771                       # TLB misses on write requests (Count)
system.switch_cpus17.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus17.power_state.numTransitions          173                       # Number of power state transitions (Count)
system.switch_cpus17.power_state.ticksClkGated::samples           87                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus17.power_state.ticksClkGated::mean 574678994.264368                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus17.power_state.ticksClkGated::stdev 326456569.304168                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus17.power_state.ticksClkGated::1000-5e+10           87    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus17.power_state.ticksClkGated::min_value      4739500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus17.power_state.ticksClkGated::max_value    994756000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus17.power_state.ticksClkGated::total           87                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus17.power_state.pwrStateResidencyTicks::ON  35270079000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus17.power_state.pwrStateResidencyTicks::CLK_GATED  49997072501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus17.power_state.pwrStateResidencyTicks::OFF 21144474964500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus17.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus17.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus17.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus18.numCycles              168670297                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus18.cpi                    16.161408                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus18.ipc                     0.061876                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus18.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus18.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus18.commitStats0.numInsts     10436609                       # Number of instructions committed (thread level) (Count)
system.switch_cpus18.commitStats0.numOps     18239740                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus18.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus18.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus18.commitStats0.cpi       16.161408                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus18.commitStats0.ipc        0.061876                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus18.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus18.commitStats0.numFpInsts      5821614                       # Number of float instructions (Count)
system.switch_cpus18.commitStats0.numIntInsts     13100178                       # Number of integer instructions (Count)
system.switch_cpus18.commitStats0.numLoadInsts      2907974                       # Number of load instructions (Count)
system.switch_cpus18.commitStats0.numStoreInsts       925097                       # Number of store instructions (Count)
system.switch_cpus18.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus18.commitStats0.committedInstType::No_OpClass        49242      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::IntAlu      9277918     50.87%     51.14% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::IntMult         2551      0.01%     51.15% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::IntDiv         5951      0.03%     51.18% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatAdd       128402      0.70%     51.89% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatCmp            0      0.00%     51.89% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatCvt          560      0.00%     51.89% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatMult            0      0.00%     51.89% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatMultAcc            0      0.00%     51.89% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatDiv            0      0.00%     51.89% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatMisc            0      0.00%     51.89% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatSqrt            0      0.00%     51.89% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdAdd        30852      0.17%     52.06% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.06% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdAlu      2784501     15.27%     67.33% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdCmp            0      0.00%     67.33% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdCvt           64      0.00%     67.33% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdMisc       642002      3.52%     70.85% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdMult            0      0.00%     70.85% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.85% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.85% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdShift        30775      0.17%     71.01% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.01% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdDiv            0      0.00%     71.01% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.01% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatAdd       705730      3.87%     74.88% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.88% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.88% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatCvt       654617      3.59%     78.47% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatDiv        10653      0.06%     78.53% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.53% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatMult        82851      0.45%     78.99% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdAes            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::Matrix            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::MatrixMov            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::MatrixOP            0      0.00%     78.99% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::MemRead      2501135     13.71%     92.70% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::MemWrite       840216      4.61%     97.30% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatMemRead       406839      2.23%     99.53% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::FloatMemWrite        84881      0.47%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedInstType::total     18239740                       # Class of committed instruction. (Count)
system.switch_cpus18.commitStats0.committedControl::IsControl       952997                       # Class of control type instructions committed (Count)
system.switch_cpus18.commitStats0.committedControl::IsDirectControl       831580                       # Class of control type instructions committed (Count)
system.switch_cpus18.commitStats0.committedControl::IsIndirectControl       120969                       # Class of control type instructions committed (Count)
system.switch_cpus18.commitStats0.committedControl::IsCondControl       686667                       # Class of control type instructions committed (Count)
system.switch_cpus18.commitStats0.committedControl::IsUncondControl       266231                       # Class of control type instructions committed (Count)
system.switch_cpus18.commitStats0.committedControl::IsCall        98007                       # Class of control type instructions committed (Count)
system.switch_cpus18.commitStats0.committedControl::IsReturn        95635                       # Class of control type instructions committed (Count)
system.switch_cpus18.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus18.exec_context.thread_0.numCallsReturns       193642                       # Number of times a function call or return occured (Count)
system.switch_cpus18.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus18.exec_context.thread_0.numIdleCycles 100886504.458000                       # Number of idle cycles (Cycle)
system.switch_cpus18.exec_context.thread_0.numBusyCycles 67783792.542000                       # Number of busy cycles (Cycle)
system.switch_cpus18.exec_context.thread_0.notIdleFraction     0.401872                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus18.exec_context.thread_0.idleFraction     0.598128                       # Percentage of idle cycles (Ratio)
system.switch_cpus18.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus18.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus18.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus18.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus18.executeStats0.numStoreInsts      3833071                       # Number of stores executed (Count)
system.switch_cpus18.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus18.executeStats0.numFpAluAccesses      5821614                       # Number of float alu accesses (Count)
system.switch_cpus18.executeStats0.numFpRegReads     10675577                       # Number of times the floating registers were read (Count)
system.switch_cpus18.executeStats0.numFpRegWrites      5635457                       # Number of times the floating registers were written (Count)
system.switch_cpus18.executeStats0.numIntAluAccesses     13100178                       # Number of integer alu accesses (Count)
system.switch_cpus18.executeStats0.numIntRegReads     18039677                       # Number of times the integer registers were read (Count)
system.switch_cpus18.executeStats0.numIntRegWrites      9471470                       # Number of times the integer registers were written (Count)
system.switch_cpus18.executeStats0.numMemRefs      3833071                       # Number of memory refs (Count)
system.switch_cpus18.executeStats0.numMiscRegReads      6045390                       # Number of times the Misc registers were read (Count)
system.switch_cpus18.executeStats0.numMiscRegWrites         5579                       # Number of times the Misc registers were written (Count)
system.switch_cpus18.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus18.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus18.fetchStats0.numInsts     10436609                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus18.fetchStats0.numOps      18239740                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus18.fetchStats0.fetchRate     0.061876                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus18.fetchStats0.numBranches       952997                       # Number of branches fetched (Count)
system.switch_cpus18.fetchStats0.branchRate     0.005650                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus18.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus18.mmu.dtb.rdAccesses       2998020                       # TLB accesses on read requests (Count)
system.switch_cpus18.mmu.dtb.wrAccesses        925347                       # TLB accesses on write requests (Count)
system.switch_cpus18.mmu.dtb.rdMisses           90045                       # TLB misses on read requests (Count)
system.switch_cpus18.mmu.dtb.wrMisses             288                       # TLB misses on write requests (Count)
system.switch_cpus18.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus18.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus18.mmu.itb.wrAccesses      14644685                       # TLB accesses on write requests (Count)
system.switch_cpus18.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus18.mmu.itb.wrMisses             763                       # TLB misses on write requests (Count)
system.switch_cpus18.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus18.power_state.numTransitions          171                       # Number of power state transitions (Count)
system.switch_cpus18.power_state.ticksClkGated::samples           86                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus18.power_state.ticksClkGated::mean 582825453.500000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus18.power_state.ticksClkGated::stdev 316294846.887292                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus18.power_state.ticksClkGated::1000-5e+10           86    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus18.power_state.ticksClkGated::min_value      8223000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus18.power_state.ticksClkGated::max_value    994646500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus18.power_state.ticksClkGated::total           86                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus18.power_state.pwrStateResidencyTicks::ON  35143031500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus18.power_state.pwrStateResidencyTicks::CLK_GATED  50122989001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus18.power_state.pwrStateResidencyTicks::OFF 21144476095500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus18.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus18.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus18.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus19.numCycles              168677352                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus19.cpi                    16.103180                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus19.ipc                     0.062100                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus19.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus19.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus19.commitStats0.numInsts     10474785                       # Number of instructions committed (thread level) (Count)
system.switch_cpus19.commitStats0.numOps     18281725                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus19.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus19.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus19.commitStats0.cpi       16.103180                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus19.commitStats0.ipc        0.062100                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus19.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus19.commitStats0.numFpInsts      5853573                       # Number of float instructions (Count)
system.switch_cpus19.commitStats0.numIntInsts     13109997                       # Number of integer instructions (Count)
system.switch_cpus19.commitStats0.numLoadInsts      2916915                       # Number of load instructions (Count)
system.switch_cpus19.commitStats0.numStoreInsts       918465                       # Number of store instructions (Count)
system.switch_cpus19.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus19.commitStats0.committedInstType::No_OpClass        49558      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::IntAlu      9282283     50.77%     51.04% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::IntMult         2518      0.01%     51.06% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::IntDiv         4599      0.03%     51.08% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatAdd       128839      0.70%     51.79% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatCmp            0      0.00%     51.79% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatCvt          560      0.00%     51.79% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatMult            0      0.00%     51.79% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatMultAcc            0      0.00%     51.79% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatDiv            0      0.00%     51.79% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatMisc            0      0.00%     51.79% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatSqrt            0      0.00%     51.79% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdAdd        30258      0.17%     51.96% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdAddAcc            0      0.00%     51.96% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdAlu      2802967     15.33%     67.29% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdCmp            0      0.00%     67.29% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdCvt          120      0.00%     67.29% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdMisc       647685      3.54%     70.83% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdMult            0      0.00%     70.83% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.83% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.83% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdShift        30155      0.16%     71.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdDiv            0      0.00%     71.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatAdd       712662      3.90%     74.90% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.90% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.90% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatCvt       660069      3.61%     78.51% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatDiv        10557      0.06%     78.56% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.56% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatMult        83515      0.46%     79.02% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdAes            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::Matrix            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::MatrixMov            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::MatrixOP            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::MemRead      2511748     13.74%     92.76% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::MemWrite       834530      4.56%     97.32% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatMemRead       405167      2.22%     99.54% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::FloatMemWrite        83935      0.46%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedInstType::total     18281725                       # Class of committed instruction. (Count)
system.switch_cpus19.commitStats0.committedControl::IsControl       953348                       # Class of control type instructions committed (Count)
system.switch_cpus19.commitStats0.committedControl::IsDirectControl       833091                       # Class of control type instructions committed (Count)
system.switch_cpus19.commitStats0.committedControl::IsIndirectControl       119812                       # Class of control type instructions committed (Count)
system.switch_cpus19.commitStats0.committedControl::IsCondControl       686586                       # Class of control type instructions committed (Count)
system.switch_cpus19.commitStats0.committedControl::IsUncondControl       266662                       # Class of control type instructions committed (Count)
system.switch_cpus19.commitStats0.committedControl::IsCall        96978                       # Class of control type instructions committed (Count)
system.switch_cpus19.commitStats0.committedControl::IsReturn        94734                       # Class of control type instructions committed (Count)
system.switch_cpus19.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus19.exec_context.thread_0.numCallsReturns       191712                       # Number of times a function call or return occured (Count)
system.switch_cpus19.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus19.exec_context.thread_0.numIdleCycles 100201329.630297                       # Number of idle cycles (Cycle)
system.switch_cpus19.exec_context.thread_0.numBusyCycles 68476022.369703                       # Number of busy cycles (Cycle)
system.switch_cpus19.exec_context.thread_0.notIdleFraction     0.405959                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus19.exec_context.thread_0.idleFraction     0.594041                       # Percentage of idle cycles (Ratio)
system.switch_cpus19.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus19.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus19.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus19.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus19.executeStats0.numStoreInsts      3835380                       # Number of stores executed (Count)
system.switch_cpus19.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus19.executeStats0.numFpAluAccesses      5853573                       # Number of float alu accesses (Count)
system.switch_cpus19.executeStats0.numFpRegReads     10744190                       # Number of times the floating registers were read (Count)
system.switch_cpus19.executeStats0.numFpRegWrites      5668843                       # Number of times the floating registers were written (Count)
system.switch_cpus19.executeStats0.numIntAluAccesses     13109997                       # Number of integer alu accesses (Count)
system.switch_cpus19.executeStats0.numIntRegReads     18031785                       # Number of times the integer registers were read (Count)
system.switch_cpus19.executeStats0.numIntRegWrites      9471476                       # Number of times the integer registers were written (Count)
system.switch_cpus19.executeStats0.numMemRefs      3835380                       # Number of memory refs (Count)
system.switch_cpus19.executeStats0.numMiscRegReads      6055916                       # Number of times the Misc registers were read (Count)
system.switch_cpus19.executeStats0.numMiscRegWrites         5519                       # Number of times the Misc registers were written (Count)
system.switch_cpus19.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus19.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus19.fetchStats0.numInsts     10474785                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus19.fetchStats0.numOps      18281725                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus19.fetchStats0.fetchRate     0.062100                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus19.fetchStats0.numBranches       953348                       # Number of branches fetched (Count)
system.switch_cpus19.fetchStats0.branchRate     0.005652                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus19.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus19.mmu.dtb.rdAccesses       3008251                       # TLB accesses on read requests (Count)
system.switch_cpus19.mmu.dtb.wrAccesses        918711                       # TLB accesses on write requests (Count)
system.switch_cpus19.mmu.dtb.rdMisses           91335                       # TLB misses on read requests (Count)
system.switch_cpus19.mmu.dtb.wrMisses             283                       # TLB misses on write requests (Count)
system.switch_cpus19.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus19.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus19.mmu.itb.wrAccesses      14696917                       # TLB accesses on write requests (Count)
system.switch_cpus19.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus19.mmu.itb.wrMisses             775                       # TLB misses on write requests (Count)
system.switch_cpus19.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus19.power_state.numTransitions          171                       # Number of power state transitions (Count)
system.switch_cpus19.power_state.ticksClkGated::samples           86                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus19.power_state.ticksClkGated::mean 578666081.406977                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus19.power_state.ticksClkGated::stdev 322622163.588573                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus19.power_state.ticksClkGated::1000-5e+10           86    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus19.power_state.ticksClkGated::min_value       760000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus19.power_state.ticksClkGated::max_value    994390500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus19.power_state.ticksClkGated::total           86                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus19.power_state.pwrStateResidencyTicks::ON  35499640000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus19.power_state.pwrStateResidencyTicks::CLK_GATED  49765283001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus19.power_state.pwrStateResidencyTicks::OFF 21144477193000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus19.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus19.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus19.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus2.numCycles               170571369                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus2.cpi                     16.193686                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus2.ipc                      0.061752                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus2.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus2.commitStats0.numInsts     10533202                       # Number of instructions committed (thread level) (Count)
system.switch_cpus2.commitStats0.numOps      18408887                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus2.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus2.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus2.commitStats0.cpi        16.193686                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus2.commitStats0.ipc         0.061752                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus2.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus2.commitStats0.numFpInsts      5853180                       # Number of float instructions (Count)
system.switch_cpus2.commitStats0.numIntInsts     13230138                       # Number of integer instructions (Count)
system.switch_cpus2.commitStats0.numLoadInsts      2933745                       # Number of load instructions (Count)
system.switch_cpus2.commitStats0.numStoreInsts       927332                       # Number of store instructions (Count)
system.switch_cpus2.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus2.commitStats0.committedInstType::No_OpClass        49636      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntAlu      9382427     50.97%     51.24% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntMult         2645      0.01%     51.25% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IntDiv         7282      0.04%     51.29% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatAdd       129030      0.70%     51.99% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatCmp            0      0.00%     51.99% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatCvt          576      0.00%     51.99% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMult            0      0.00%     51.99% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMultAcc            0      0.00%     51.99% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatDiv            0      0.00%     51.99% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMisc            0      0.00%     51.99% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatSqrt            0      0.00%     51.99% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAdd        30258      0.16%     52.16% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.16% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAlu      2801539     15.22%     67.38% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdCmp            0      0.00%     67.38% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdCvt          120      0.00%     67.38% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMisc       647438      3.52%     70.89% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMult            0      0.00%     70.89% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.89% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.89% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShift        30161      0.16%     71.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdDiv            0      0.00%     71.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.06% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatAdd       712509      3.87%     74.93% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.93% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.93% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatCvt       659849      3.58%     78.51% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatDiv        10590      0.06%     78.57% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.57% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMult        83750      0.45%     79.03% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAes            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::Matrix            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MatrixMov            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MatrixOP            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MemRead      2528102     13.73%     92.76% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::MemWrite       843267      4.58%     97.34% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMemRead       405643      2.20%     99.54% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::FloatMemWrite        84065      0.46%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedInstType::total     18408887                       # Class of committed instruction. (Count)
system.switch_cpus2.commitStats0.committedControl::IsControl       973929                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsDirectControl       852238                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsIndirectControl       121247                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsCondControl       700081                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsUncondControl       273749                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsCall        98421                       # Class of control type instructions committed (Count)
system.switch_cpus2.commitStats0.committedControl::IsReturn        96081                       # Class of control type instructions committed (Count)
system.switch_cpus2.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus2.exec_context.thread_0.numCallsReturns       194502                       # Number of times a function call or return occured (Count)
system.switch_cpus2.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus2.exec_context.thread_0.numIdleCycles 104767531.339759                       # Number of idle cycles (Cycle)
system.switch_cpus2.exec_context.thread_0.numBusyCycles 65803837.660241                       # Number of busy cycles (Cycle)
system.switch_cpus2.exec_context.thread_0.notIdleFraction     0.385785                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus2.exec_context.thread_0.idleFraction     0.614215                       # Percentage of idle cycles (Ratio)
system.switch_cpus2.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus2.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus2.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus2.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus2.executeStats0.numStoreInsts      3861077                       # Number of stores executed (Count)
system.switch_cpus2.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus2.executeStats0.numFpAluAccesses      5853180                       # Number of float alu accesses (Count)
system.switch_cpus2.executeStats0.numFpRegReads     10742286                       # Number of times the floating registers were read (Count)
system.switch_cpus2.executeStats0.numFpRegWrites      5667997                       # Number of times the floating registers were written (Count)
system.switch_cpus2.executeStats0.numIntAluAccesses     13230138                       # Number of integer alu accesses (Count)
system.switch_cpus2.executeStats0.numIntRegReads     18186188                       # Number of times the integer registers were read (Count)
system.switch_cpus2.executeStats0.numIntRegWrites      9558926                       # Number of times the integer registers were written (Count)
system.switch_cpus2.executeStats0.numMemRefs      3861077                       # Number of memory refs (Count)
system.switch_cpus2.executeStats0.numMiscRegReads      6114437                       # Number of times the Misc registers were read (Count)
system.switch_cpus2.executeStats0.numMiscRegWrites         5588                       # Number of times the Misc registers were written (Count)
system.switch_cpus2.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus2.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus2.fetchStats0.numInsts     10533202                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus2.fetchStats0.numOps       18408887                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus2.fetchStats0.fetchRate     0.061752                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus2.fetchStats0.numBranches       973929                       # Number of branches fetched (Count)
system.switch_cpus2.fetchStats0.branchRate     0.005710                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus2.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus2.mmu.dtb.rdAccesses        3024396                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrAccesses         927542                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.dtb.rdMisses            90650                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrMisses              248                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.itb.wrAccesses       14772934                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.itb.wrMisses              783                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.numTransitions          177                       # Number of power state transitions (Count)
system.switch_cpus2.power_state.ticksClkGated::samples           89                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::mean 578999191.022472                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::stdev 330925827.451264                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10           89    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::min_value      9733501                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::max_value    995146000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::total           89                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON  33736229500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED  51530928001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 21144474958500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus2.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus2.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus20.numCycles              168684151                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus20.cpi                    15.494216                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus20.ipc                     0.064540                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus20.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus20.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus20.commitStats0.numInsts     10886911                       # Number of instructions committed (thread level) (Count)
system.switch_cpus20.commitStats0.numOps     19004888                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus20.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus20.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus20.commitStats0.cpi       15.494216                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus20.commitStats0.ipc        0.064540                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus20.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus20.commitStats0.numFpInsts      6075424                       # Number of float instructions (Count)
system.switch_cpus20.commitStats0.numIntInsts     13636720                       # Number of integer instructions (Count)
system.switch_cpus20.commitStats0.numLoadInsts      3030255                       # Number of load instructions (Count)
system.switch_cpus20.commitStats0.numStoreInsts       955589                       # Number of store instructions (Count)
system.switch_cpus20.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus20.commitStats0.committedInstType::No_OpClass        51283      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::IntAlu      9660232     50.83%     51.10% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::IntMult         3379      0.02%     51.12% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::IntDiv         5574      0.03%     51.15% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatAdd       134278      0.71%     51.85% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatCmp            0      0.00%     51.85% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatCvt          592      0.00%     51.86% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatMult            0      0.00%     51.86% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatMultAcc            0      0.00%     51.86% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatDiv            0      0.00%     51.86% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatMisc            0      0.00%     51.86% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatSqrt            0      0.00%     51.86% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdAdd        31502      0.17%     52.02% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.02% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdAlu      2905198     15.29%     67.31% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdCmp            0      0.00%     67.31% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdCvt          120      0.00%     67.31% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdMisc       671638      3.53%     70.84% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdMult            0      0.00%     70.84% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.84% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.84% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdShift        31396      0.17%     71.01% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.01% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdDiv            0      0.00%     71.01% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.01% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatAdd       740523      3.90%     74.91% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.91% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.91% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatCvt       684187      3.60%     78.51% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatDiv        10964      0.06%     78.56% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.56% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatMult        88178      0.46%     79.03% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdAes            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::Matrix            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::MatrixMov            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::MatrixOP            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::MemRead      2608835     13.73%     92.75% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::MemWrite       868535      4.57%     97.32% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatMemRead       421420      2.22%     99.54% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::FloatMemWrite        87054      0.46%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedInstType::total     19004888                       # Class of committed instruction. (Count)
system.switch_cpus20.commitStats0.committedControl::IsControl       993870                       # Class of control type instructions committed (Count)
system.switch_cpus20.commitStats0.committedControl::IsDirectControl       868711                       # Class of control type instructions committed (Count)
system.switch_cpus20.commitStats0.committedControl::IsIndirectControl       124700                       # Class of control type instructions committed (Count)
system.switch_cpus20.commitStats0.committedControl::IsCondControl       716343                       # Class of control type instructions committed (Count)
system.switch_cpus20.commitStats0.committedControl::IsUncondControl       277425                       # Class of control type instructions committed (Count)
system.switch_cpus20.commitStats0.committedControl::IsCall       101075                       # Class of control type instructions committed (Count)
system.switch_cpus20.commitStats0.committedControl::IsReturn        98735                       # Class of control type instructions committed (Count)
system.switch_cpus20.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus20.exec_context.thread_0.numCallsReturns       199810                       # Number of times a function call or return occured (Count)
system.switch_cpus20.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus20.exec_context.thread_0.numIdleCycles 95483893.901104                       # Number of idle cycles (Cycle)
system.switch_cpus20.exec_context.thread_0.numBusyCycles 73200257.098896                       # Number of busy cycles (Cycle)
system.switch_cpus20.exec_context.thread_0.notIdleFraction     0.433949                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus20.exec_context.thread_0.idleFraction     0.566051                       # Percentage of idle cycles (Ratio)
system.switch_cpus20.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus20.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus20.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus20.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus20.executeStats0.numStoreInsts      3985844                       # Number of stores executed (Count)
system.switch_cpus20.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus20.executeStats0.numFpAluAccesses      6075424                       # Number of float alu accesses (Count)
system.switch_cpus20.executeStats0.numFpRegReads     11151675                       # Number of times the floating registers were read (Count)
system.switch_cpus20.executeStats0.numFpRegWrites      5883633                       # Number of times the floating registers were written (Count)
system.switch_cpus20.executeStats0.numIntAluAccesses     13636720                       # Number of integer alu accesses (Count)
system.switch_cpus20.executeStats0.numIntRegReads     18756946                       # Number of times the integer registers were read (Count)
system.switch_cpus20.executeStats0.numIntRegWrites      9853013                       # Number of times the integer registers were written (Count)
system.switch_cpus20.executeStats0.numMemRefs      3985844                       # Number of memory refs (Count)
system.switch_cpus20.executeStats0.numMiscRegReads      6295469                       # Number of times the Misc registers were read (Count)
system.switch_cpus20.executeStats0.numMiscRegWrites         5801                       # Number of times the Misc registers were written (Count)
system.switch_cpus20.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus20.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus20.fetchStats0.numInsts     10886911                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus20.fetchStats0.numOps      19004888                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus20.fetchStats0.fetchRate     0.064540                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus20.fetchStats0.numBranches       993870                       # Number of branches fetched (Count)
system.switch_cpus20.fetchStats0.branchRate     0.005892                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus20.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus20.mmu.dtb.rdAccesses       3124828                       # TLB accesses on read requests (Count)
system.switch_cpus20.mmu.dtb.wrAccesses        955871                       # TLB accesses on write requests (Count)
system.switch_cpus20.mmu.dtb.rdMisses           94573                       # TLB misses on read requests (Count)
system.switch_cpus20.mmu.dtb.wrMisses             322                       # TLB misses on write requests (Count)
system.switch_cpus20.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus20.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus20.mmu.itb.wrAccesses      15273765                       # TLB accesses on write requests (Count)
system.switch_cpus20.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus20.mmu.itb.wrMisses             821                       # TLB misses on write requests (Count)
system.switch_cpus20.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus20.power_state.numTransitions          173                       # Number of power state transitions (Count)
system.switch_cpus20.power_state.ticksClkGated::samples           87                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus20.power_state.ticksClkGated::mean 543856913.804598                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus20.power_state.ticksClkGated::stdev 333213484.520733                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus20.power_state.ticksClkGated::1000-5e+10           87    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus20.power_state.ticksClkGated::min_value      2769000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus20.power_state.ticksClkGated::max_value    994302500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus20.power_state.ticksClkGated::total           87                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus20.power_state.pwrStateResidencyTicks::ON  37951574000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus20.power_state.pwrStateResidencyTicks::CLK_GATED  47315551501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus20.power_state.pwrStateResidencyTicks::OFF 21144474990500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus20.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus20.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus20.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus21.numCycles              168693569                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus21.cpi                    16.073128                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus21.ipc                     0.062216                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus21.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus21.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus21.commitStats0.numInsts     10495379                       # Number of instructions committed (thread level) (Count)
system.switch_cpus21.commitStats0.numOps     18337306                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus21.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus21.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus21.commitStats0.cpi       16.073128                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus21.commitStats0.ipc        0.062216                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus21.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus21.commitStats0.numFpInsts      5813127                       # Number of float instructions (Count)
system.switch_cpus21.commitStats0.numIntInsts     13187345                       # Number of integer instructions (Count)
system.switch_cpus21.commitStats0.numLoadInsts      2915321                       # Number of load instructions (Count)
system.switch_cpus21.commitStats0.numStoreInsts       921154                       # Number of store instructions (Count)
system.switch_cpus21.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus21.commitStats0.committedInstType::No_OpClass        49271      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::IntAlu      9380045     51.15%     51.42% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::IntMult         2500      0.01%     51.44% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::IntDiv         4515      0.02%     51.46% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatAdd       128023      0.70%     52.16% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatCmp            0      0.00%     52.16% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatCvt          544      0.00%     52.16% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatMult            0      0.00%     52.16% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatMultAcc            0      0.00%     52.16% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatDiv            0      0.00%     52.16% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatMisc            0      0.00%     52.16% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatSqrt            0      0.00%     52.16% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdAdd        30852      0.17%     52.33% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.33% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdAlu      2781289     15.17%     67.50% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdCmp            0      0.00%     67.50% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdCvt           66      0.00%     67.50% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdMisc       641029      3.50%     70.99% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdMult            0      0.00%     70.99% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.99% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.99% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdShift        30769      0.17%     71.16% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.16% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdDiv            0      0.00%     71.16% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.16% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatAdd       705100      3.85%     75.01% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     75.01% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     75.01% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatCvt       653563      3.56%     78.57% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatDiv        10566      0.06%     78.63% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.63% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatMult        82699      0.45%     79.08% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.08% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.08% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.08% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.08% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.08% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.08% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.08% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.08% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdAes            0      0.00%     79.08% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.08% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.08% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.08% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.08% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.08% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.08% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.08% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.08% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::Matrix            0      0.00%     79.08% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::MatrixMov            0      0.00%     79.08% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::MatrixOP            0      0.00%     79.08% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::MemRead      2509418     13.68%     92.76% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::MemWrite       836565      4.56%     97.33% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatMemRead       405903      2.21%     99.54% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::FloatMemWrite        84589      0.46%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedInstType::total     18337306                       # Class of committed instruction. (Count)
system.switch_cpus21.commitStats0.committedControl::IsControl       982236                       # Class of control type instructions committed (Count)
system.switch_cpus21.commitStats0.committedControl::IsDirectControl       861759                       # Class of control type instructions committed (Count)
system.switch_cpus21.commitStats0.committedControl::IsIndirectControl       120030                       # Class of control type instructions committed (Count)
system.switch_cpus21.commitStats0.committedControl::IsCondControl       700181                       # Class of control type instructions committed (Count)
system.switch_cpus21.commitStats0.committedControl::IsUncondControl       281957                       # Class of control type instructions committed (Count)
system.switch_cpus21.commitStats0.committedControl::IsCall        97153                       # Class of control type instructions committed (Count)
system.switch_cpus21.commitStats0.committedControl::IsReturn        94909                       # Class of control type instructions committed (Count)
system.switch_cpus21.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus21.exec_context.thread_0.numCallsReturns       192062                       # Number of times a function call or return occured (Count)
system.switch_cpus21.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus21.exec_context.thread_0.numIdleCycles 100032396.399015                       # Number of idle cycles (Cycle)
system.switch_cpus21.exec_context.thread_0.numBusyCycles 68661172.600985                       # Number of busy cycles (Cycle)
system.switch_cpus21.exec_context.thread_0.notIdleFraction     0.407017                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus21.exec_context.thread_0.idleFraction     0.592983                       # Percentage of idle cycles (Ratio)
system.switch_cpus21.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus21.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus21.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus21.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus21.executeStats0.numStoreInsts      3836475                       # Number of stores executed (Count)
system.switch_cpus21.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus21.executeStats0.numFpAluAccesses      5813127                       # Number of float alu accesses (Count)
system.switch_cpus21.executeStats0.numFpRegReads     10661657                       # Number of times the floating registers were read (Count)
system.switch_cpus21.executeStats0.numFpRegWrites      5627877                       # Number of times the floating registers were written (Count)
system.switch_cpus21.executeStats0.numIntAluAccesses     13187345                       # Number of integer alu accesses (Count)
system.switch_cpus21.executeStats0.numIntRegReads     18086479                       # Number of times the integer registers were read (Count)
system.switch_cpus21.executeStats0.numIntRegWrites      9515198                       # Number of times the integer registers were written (Count)
system.switch_cpus21.executeStats0.numMemRefs      3836475                       # Number of memory refs (Count)
system.switch_cpus21.executeStats0.numMiscRegReads      6109219                       # Number of times the Misc registers were read (Count)
system.switch_cpus21.executeStats0.numMiscRegWrites         5588                       # Number of times the Misc registers were written (Count)
system.switch_cpus21.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus21.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus21.fetchStats0.numInsts     10495379                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus21.fetchStats0.numOps      18337306                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus21.fetchStats0.fetchRate     0.062216                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus21.fetchStats0.numBranches       982236                       # Number of branches fetched (Count)
system.switch_cpus21.fetchStats0.branchRate     0.005823                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus21.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus21.mmu.dtb.rdAccesses       3005764                       # TLB accesses on read requests (Count)
system.switch_cpus21.mmu.dtb.wrAccesses        921408                       # TLB accesses on write requests (Count)
system.switch_cpus21.mmu.dtb.rdMisses           90442                       # TLB misses on read requests (Count)
system.switch_cpus21.mmu.dtb.wrMisses             292                       # TLB misses on write requests (Count)
system.switch_cpus21.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus21.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus21.mmu.itb.wrAccesses      14708887                       # TLB accesses on write requests (Count)
system.switch_cpus21.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus21.mmu.itb.wrMisses             777                       # TLB misses on write requests (Count)
system.switch_cpus21.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus21.power_state.numTransitions          175                       # Number of power state transitions (Count)
system.switch_cpus21.power_state.ticksClkGated::samples           88                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus21.power_state.ticksClkGated::mean 564461806.829545                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus21.power_state.ticksClkGated::stdev 323118254.488155                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus21.power_state.ticksClkGated::1000-5e+10           88    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus21.power_state.ticksClkGated::min_value      1500000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus21.power_state.ticksClkGated::max_value    994200500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus21.power_state.ticksClkGated::total           88                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus21.power_state.pwrStateResidencyTicks::ON  35590349500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus21.power_state.pwrStateResidencyTicks::CLK_GATED  49672639001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus21.power_state.pwrStateResidencyTicks::OFF 21144479127500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus21.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus21.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus21.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus22.numCycles              168697729                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus22.cpi                    15.859453                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus22.ipc                     0.063054                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus22.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus22.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus22.commitStats0.numInsts     10637046                       # Number of instructions committed (thread level) (Count)
system.switch_cpus22.commitStats0.numOps     18593441                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus22.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus22.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus22.commitStats0.cpi       15.859453                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus22.commitStats0.ipc        0.063054                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus22.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus22.commitStats0.numFpInsts      5866648                       # Number of float instructions (Count)
system.switch_cpus22.commitStats0.numIntInsts     13408600                       # Number of integer instructions (Count)
system.switch_cpus22.commitStats0.numLoadInsts      2960310                       # Number of load instructions (Count)
system.switch_cpus22.commitStats0.numStoreInsts       937483                       # Number of store instructions (Count)
system.switch_cpus22.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus22.commitStats0.committedInstType::No_OpClass        49422      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::IntAlu      9521258     51.21%     51.47% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::IntMult         3494      0.02%     51.49% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::IntDiv         4468      0.02%     51.52% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatAdd       129529      0.70%     52.21% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatCmp            0      0.00%     52.21% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatCvt          576      0.00%     52.22% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatMult            0      0.00%     52.22% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatMultAcc            0      0.00%     52.22% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatDiv            0      0.00%     52.22% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatMisc            0      0.00%     52.22% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatSqrt            0      0.00%     52.22% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdAdd        30258      0.16%     52.38% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.38% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdAlu      2806659     15.09%     67.47% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdCmp            0      0.00%     67.47% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdCvt          120      0.00%     67.47% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdMisc       648925      3.49%     70.96% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdMult            0      0.00%     70.96% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.96% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.96% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdShift        30143      0.16%     71.13% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.13% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdDiv            0      0.00%     71.13% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.13% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatAdd       714454      3.84%     74.97% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.97% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.97% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatCvt       661289      3.56%     78.53% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatDiv        10627      0.06%     78.58% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.58% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatMult        84426      0.45%     79.04% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.04% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.04% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.04% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.04% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.04% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.04% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.04% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.04% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdAes            0      0.00%     79.04% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.04% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.04% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.04% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.04% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.04% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.04% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.04% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.04% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::Matrix            0      0.00%     79.04% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::MatrixMov            0      0.00%     79.04% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::MatrixOP            0      0.00%     79.04% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::MemRead      2553678     13.73%     92.77% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::MemWrite       853286      4.59%     97.36% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatMemRead       406632      2.19%     99.55% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::FloatMemWrite        84197      0.45%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedInstType::total     18593441                       # Class of committed instruction. (Count)
system.switch_cpus22.commitStats0.committedControl::IsControl       979142                       # Class of control type instructions committed (Count)
system.switch_cpus22.commitStats0.committedControl::IsDirectControl       854867                       # Class of control type instructions committed (Count)
system.switch_cpus22.commitStats0.committedControl::IsIndirectControl       123813                       # Class of control type instructions committed (Count)
system.switch_cpus22.commitStats0.committedControl::IsCondControl       709095                       # Class of control type instructions committed (Count)
system.switch_cpus22.commitStats0.committedControl::IsUncondControl       269940                       # Class of control type instructions committed (Count)
system.switch_cpus22.commitStats0.committedControl::IsCall       100858                       # Class of control type instructions committed (Count)
system.switch_cpus22.commitStats0.committedControl::IsReturn        98550                       # Class of control type instructions committed (Count)
system.switch_cpus22.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus22.exec_context.thread_0.numCallsReturns       199408                       # Number of times a function call or return occured (Count)
system.switch_cpus22.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus22.exec_context.thread_0.numIdleCycles 97329513.513788                       # Number of idle cycles (Cycle)
system.switch_cpus22.exec_context.thread_0.numBusyCycles 71368215.486212                       # Number of busy cycles (Cycle)
system.switch_cpus22.exec_context.thread_0.notIdleFraction     0.423054                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus22.exec_context.thread_0.idleFraction     0.576946                       # Percentage of idle cycles (Ratio)
system.switch_cpus22.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus22.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus22.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus22.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus22.executeStats0.numStoreInsts      3897793                       # Number of stores executed (Count)
system.switch_cpus22.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus22.executeStats0.numFpAluAccesses      5866648                       # Number of float alu accesses (Count)
system.switch_cpus22.executeStats0.numFpRegReads     10767285                       # Number of times the floating registers were read (Count)
system.switch_cpus22.executeStats0.numFpRegWrites      5680856                       # Number of times the floating registers were written (Count)
system.switch_cpus22.executeStats0.numIntAluAccesses     13408600                       # Number of integer alu accesses (Count)
system.switch_cpus22.executeStats0.numIntRegReads     18448526                       # Number of times the integer registers were read (Count)
system.switch_cpus22.executeStats0.numIntRegWrites      9698798                       # Number of times the integer registers were written (Count)
system.switch_cpus22.executeStats0.numMemRefs      3897793                       # Number of memory refs (Count)
system.switch_cpus22.executeStats0.numMiscRegReads      6170868                       # Number of times the Misc registers were read (Count)
system.switch_cpus22.executeStats0.numMiscRegWrites         6647                       # Number of times the Misc registers were written (Count)
system.switch_cpus22.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus22.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus22.fetchStats0.numInsts     10637046                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus22.fetchStats0.numOps      18593441                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus22.fetchStats0.fetchRate     0.063054                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus22.fetchStats0.numBranches       979142                       # Number of branches fetched (Count)
system.switch_cpus22.fetchStats0.branchRate     0.005804                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus22.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus22.mmu.dtb.rdAccesses       3051018                       # TLB accesses on read requests (Count)
system.switch_cpus22.mmu.dtb.wrAccesses        937734                       # TLB accesses on write requests (Count)
system.switch_cpus22.mmu.dtb.rdMisses           90707                       # TLB misses on read requests (Count)
system.switch_cpus22.mmu.dtb.wrMisses             289                       # TLB misses on write requests (Count)
system.switch_cpus22.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus22.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus22.mmu.itb.wrAccesses      14921087                       # TLB accesses on write requests (Count)
system.switch_cpus22.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus22.mmu.itb.wrMisses             767                       # TLB misses on write requests (Count)
system.switch_cpus22.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus22.power_state.numTransitions          171                       # Number of power state transitions (Count)
system.switch_cpus22.power_state.ticksClkGated::samples           86                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus22.power_state.ticksClkGated::mean 561268424.430233                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus22.power_state.ticksClkGated::stdev 330113560.408212                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus22.power_state.ticksClkGated::1000-5e+10           86    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus22.power_state.ticksClkGated::min_value     11782000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus22.power_state.ticksClkGated::max_value    994175000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus22.power_state.ticksClkGated::total           86                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus22.power_state.pwrStateResidencyTicks::ON  36993018500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus22.power_state.pwrStateResidencyTicks::CLK_GATED  48269084501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus22.power_state.pwrStateResidencyTicks::OFF 21144480013000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus22.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus22.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus22.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus23.numCycles              168719383                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus23.cpi                    16.061770                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus23.ipc                     0.062260                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus23.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus23.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus23.commitStats0.numInsts     10504408                       # Number of instructions committed (thread level) (Count)
system.switch_cpus23.commitStats0.numOps     18339378                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus23.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus23.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus23.commitStats0.cpi       16.061770                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus23.commitStats0.ipc        0.062260                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus23.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus23.commitStats0.numFpInsts      5829104                       # Number of float instructions (Count)
system.switch_cpus23.commitStats0.numIntInsts     13178631                       # Number of integer instructions (Count)
system.switch_cpus23.commitStats0.numLoadInsts      2918147                       # Number of load instructions (Count)
system.switch_cpus23.commitStats0.numStoreInsts       917960                       # Number of store instructions (Count)
system.switch_cpus23.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus23.commitStats0.committedInstType::No_OpClass        49222      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::IntAlu      9368602     51.08%     51.35% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::IntMult         2507      0.01%     51.37% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::IntDiv         4679      0.03%     51.39% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatAdd       128783      0.70%     52.09% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatCmp            0      0.00%     52.09% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatCvt          528      0.00%     52.10% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatMult            0      0.00%     52.10% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatMultAcc            0      0.00%     52.10% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatDiv            0      0.00%     52.10% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatMisc            0      0.00%     52.10% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatSqrt            0      0.00%     52.10% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdAdd        30852      0.17%     52.27% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.27% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdAlu      2787206     15.20%     67.46% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdCmp            0      0.00%     67.46% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdCvt           64      0.00%     67.46% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdMisc       642722      3.50%     70.97% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdMult            0      0.00%     70.97% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.97% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.97% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdShift        30766      0.17%     71.14% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.14% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdDiv            0      0.00%     71.14% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.14% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatAdd       707837      3.86%     75.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     75.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     75.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatCvt       655180      3.57%     78.57% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatDiv        10615      0.06%     78.63% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.63% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatMult        83708      0.46%     79.08% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.08% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.08% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.08% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.08% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.08% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.08% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.08% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.08% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdAes            0      0.00%     79.08% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.08% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.08% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.08% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.08% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.08% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.08% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.08% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.08% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::Matrix            0      0.00%     79.08% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::MatrixMov            0      0.00%     79.08% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::MatrixOP            0      0.00%     79.08% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::MemRead      2510880     13.69%     92.77% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::MemWrite       833441      4.54%     97.32% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatMemRead       407267      2.22%     99.54% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::FloatMemWrite        84519      0.46%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedInstType::total     18339378                       # Class of committed instruction. (Count)
system.switch_cpus23.commitStats0.committedControl::IsControl       977823                       # Class of control type instructions committed (Count)
system.switch_cpus23.commitStats0.committedControl::IsDirectControl       857558                       # Class of control type instructions committed (Count)
system.switch_cpus23.commitStats0.committedControl::IsIndirectControl       119826                       # Class of control type instructions committed (Count)
system.switch_cpus23.commitStats0.committedControl::IsCondControl       697532                       # Class of control type instructions committed (Count)
system.switch_cpus23.commitStats0.committedControl::IsUncondControl       280193                       # Class of control type instructions committed (Count)
system.switch_cpus23.commitStats0.committedControl::IsCall        96859                       # Class of control type instructions committed (Count)
system.switch_cpus23.commitStats0.committedControl::IsReturn        94679                       # Class of control type instructions committed (Count)
system.switch_cpus23.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus23.exec_context.thread_0.numCallsReturns       191538                       # Number of times a function call or return occured (Count)
system.switch_cpus23.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus23.exec_context.thread_0.numIdleCycles 98494018.238949                       # Number of idle cycles (Cycle)
system.switch_cpus23.exec_context.thread_0.numBusyCycles 70225364.761051                       # Number of busy cycles (Cycle)
system.switch_cpus23.exec_context.thread_0.notIdleFraction     0.416226                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus23.exec_context.thread_0.idleFraction     0.583774                       # Percentage of idle cycles (Ratio)
system.switch_cpus23.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus23.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus23.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus23.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus23.executeStats0.numStoreInsts      3836107                       # Number of stores executed (Count)
system.switch_cpus23.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus23.executeStats0.numFpAluAccesses      5829104                       # Number of float alu accesses (Count)
system.switch_cpus23.executeStats0.numFpRegReads     10691539                       # Number of times the floating registers were read (Count)
system.switch_cpus23.executeStats0.numFpRegWrites      5643662                       # Number of times the floating registers were written (Count)
system.switch_cpus23.executeStats0.numIntAluAccesses     13178631                       # Number of integer alu accesses (Count)
system.switch_cpus23.executeStats0.numIntRegReads     18076813                       # Number of times the integer registers were read (Count)
system.switch_cpus23.executeStats0.numIntRegWrites      9509615                       # Number of times the integer registers were written (Count)
system.switch_cpus23.executeStats0.numMemRefs      3836107                       # Number of memory refs (Count)
system.switch_cpus23.executeStats0.numMiscRegReads      6104470                       # Number of times the Misc registers were read (Count)
system.switch_cpus23.executeStats0.numMiscRegWrites         5446                       # Number of times the Misc registers were written (Count)
system.switch_cpus23.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus23.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus23.fetchStats0.numInsts     10504408                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus23.fetchStats0.numOps      18339378                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus23.fetchStats0.fetchRate     0.062260                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus23.fetchStats0.numBranches       977823                       # Number of branches fetched (Count)
system.switch_cpus23.fetchStats0.branchRate     0.005796                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus23.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus23.mmu.dtb.rdAccesses       3008462                       # TLB accesses on read requests (Count)
system.switch_cpus23.mmu.dtb.wrAccesses        918196                       # TLB accesses on write requests (Count)
system.switch_cpus23.mmu.dtb.rdMisses           90314                       # TLB misses on read requests (Count)
system.switch_cpus23.mmu.dtb.wrMisses             272                       # TLB misses on write requests (Count)
system.switch_cpus23.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus23.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus23.mmu.itb.wrAccesses      14723820                       # TLB accesses on write requests (Count)
system.switch_cpus23.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus23.mmu.itb.wrMisses             757                       # TLB misses on write requests (Count)
system.switch_cpus23.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus23.power_state.numTransitions          171                       # Number of power state transitions (Count)
system.switch_cpus23.power_state.ticksClkGated::samples           86                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus23.power_state.ticksClkGated::mean 568217203.500000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus23.power_state.ticksClkGated::stdev 324929125.556803                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus23.power_state.ticksClkGated::1000-5e+10           86    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus23.power_state.ticksClkGated::min_value       613500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus23.power_state.ticksClkGated::max_value    994338500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus23.power_state.ticksClkGated::total           86                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus23.power_state.pwrStateResidencyTicks::ON  36394457500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus23.power_state.pwrStateResidencyTicks::CLK_GATED  48866679501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus23.power_state.pwrStateResidencyTicks::OFF 21144480979000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus23.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus23.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus23.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus24.numCycles              168713261                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus24.cpi                    16.028560                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus24.ipc                     0.062389                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus24.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus24.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus24.commitStats0.numInsts     10525790                       # Number of instructions committed (thread level) (Count)
system.switch_cpus24.commitStats0.numOps     18370491                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus24.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus24.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus24.commitStats0.cpi       16.028560                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus24.commitStats0.ipc        0.062389                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus24.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus24.commitStats0.numFpInsts      5873541                       # Number of float instructions (Count)
system.switch_cpus24.commitStats0.numIntInsts     13177005                       # Number of integer instructions (Count)
system.switch_cpus24.commitStats0.numLoadInsts      2928370                       # Number of load instructions (Count)
system.switch_cpus24.commitStats0.numStoreInsts       921974                       # Number of store instructions (Count)
system.switch_cpus24.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus24.commitStats0.committedInstType::No_OpClass        49697      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::IntAlu      9339434     50.84%     51.11% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::IntMult         2521      0.01%     51.12% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::IntDiv         4941      0.03%     51.15% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatAdd       128742      0.70%     51.85% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatCmp            0      0.00%     51.85% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatCvt          544      0.00%     51.85% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatMult            0      0.00%     51.85% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatMultAcc            0      0.00%     51.85% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatDiv            0      0.00%     51.85% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatMisc            0      0.00%     51.85% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatSqrt            0      0.00%     51.85% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdAdd        30852      0.17%     52.02% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.02% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdAlu      2813913     15.32%     67.34% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdCmp            0      0.00%     67.34% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdCvt           64      0.00%     67.34% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdMisc       649265      3.53%     70.87% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdMult            0      0.00%     70.87% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.87% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.87% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdShift        30775      0.17%     71.04% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.04% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdDiv            0      0.00%     71.04% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.04% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatAdd       713917      3.89%     74.93% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.93% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.93% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatCvt       661725      3.60%     78.53% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatDiv        10557      0.06%     78.59% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.59% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatMult        83200      0.45%     79.04% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.04% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.04% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.04% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.04% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.04% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.04% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.04% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.04% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdAes            0      0.00%     79.04% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.04% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.04% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.04% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.04% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.04% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.04% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.04% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.04% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::Matrix            0      0.00%     79.04% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::MatrixMov            0      0.00%     79.04% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::MatrixOP            0      0.00%     79.04% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::MemRead      2521644     13.73%     92.77% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::MemWrite       837419      4.56%     97.33% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatMemRead       406726      2.21%     99.54% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::FloatMemWrite        84555      0.46%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedInstType::total     18370491                       # Class of committed instruction. (Count)
system.switch_cpus24.commitStats0.committedControl::IsControl       963567                       # Class of control type instructions committed (Count)
system.switch_cpus24.commitStats0.committedControl::IsDirectControl       843175                       # Class of control type instructions committed (Count)
system.switch_cpus24.commitStats0.committedControl::IsIndirectControl       119943                       # Class of control type instructions committed (Count)
system.switch_cpus24.commitStats0.committedControl::IsCondControl       692481                       # Class of control type instructions committed (Count)
system.switch_cpus24.commitStats0.committedControl::IsUncondControl       270986                       # Class of control type instructions committed (Count)
system.switch_cpus24.commitStats0.committedControl::IsCall        97160                       # Class of control type instructions committed (Count)
system.switch_cpus24.commitStats0.committedControl::IsReturn        94852                       # Class of control type instructions committed (Count)
system.switch_cpus24.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus24.exec_context.thread_0.numCallsReturns       192012                       # Number of times a function call or return occured (Count)
system.switch_cpus24.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus24.exec_context.thread_0.numIdleCycles 96272516.864461                       # Number of idle cycles (Cycle)
system.switch_cpus24.exec_context.thread_0.numBusyCycles 72440744.135539                       # Number of busy cycles (Cycle)
system.switch_cpus24.exec_context.thread_0.notIdleFraction     0.429372                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus24.exec_context.thread_0.idleFraction     0.570628                       # Percentage of idle cycles (Ratio)
system.switch_cpus24.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus24.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus24.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus24.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus24.executeStats0.numStoreInsts      3850344                       # Number of stores executed (Count)
system.switch_cpus24.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus24.executeStats0.numFpAluAccesses      5873541                       # Number of float alu accesses (Count)
system.switch_cpus24.executeStats0.numFpRegReads     10780496                       # Number of times the floating registers were read (Count)
system.switch_cpus24.executeStats0.numFpRegWrites      5688259                       # Number of times the floating registers were written (Count)
system.switch_cpus24.executeStats0.numIntAluAccesses     13177005                       # Number of integer alu accesses (Count)
system.switch_cpus24.executeStats0.numIntRegReads     18115150                       # Number of times the integer registers were read (Count)
system.switch_cpus24.executeStats0.numIntRegWrites      9515131                       # Number of times the integer registers were written (Count)
system.switch_cpus24.executeStats0.numMemRefs      3850344                       # Number of memory refs (Count)
system.switch_cpus24.executeStats0.numMiscRegReads      6090482                       # Number of times the Misc registers were read (Count)
system.switch_cpus24.executeStats0.numMiscRegWrites         5558                       # Number of times the Misc registers were written (Count)
system.switch_cpus24.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus24.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus24.fetchStats0.numInsts     10525790                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus24.fetchStats0.numOps      18370491                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus24.fetchStats0.fetchRate     0.062389                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus24.fetchStats0.numBranches       963567                       # Number of branches fetched (Count)
system.switch_cpus24.fetchStats0.branchRate     0.005711                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus24.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus24.mmu.dtb.rdAccesses       3020111                       # TLB accesses on read requests (Count)
system.switch_cpus24.mmu.dtb.wrAccesses        922229                       # TLB accesses on write requests (Count)
system.switch_cpus24.mmu.dtb.rdMisses           91740                       # TLB misses on read requests (Count)
system.switch_cpus24.mmu.dtb.wrMisses             292                       # TLB misses on write requests (Count)
system.switch_cpus24.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus24.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus24.mmu.itb.wrAccesses      14765650                       # TLB accesses on write requests (Count)
system.switch_cpus24.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus24.mmu.itb.wrMisses             762                       # TLB misses on write requests (Count)
system.switch_cpus24.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus24.power_state.numTransitions          169                       # Number of power state transitions (Count)
system.switch_cpus24.power_state.ticksClkGated::samples           85                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus24.power_state.ticksClkGated::mean 561365988.247059                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus24.power_state.ticksClkGated::stdev 322104034.636111                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus24.power_state.ticksClkGated::1000-5e+10           85    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus24.power_state.ticksClkGated::min_value      2406500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus24.power_state.ticksClkGated::max_value    994241000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus24.power_state.ticksClkGated::total           85                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus24.power_state.pwrStateResidencyTicks::ON  37542972000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus24.power_state.pwrStateResidencyTicks::CLK_GATED  47716109001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus24.power_state.pwrStateResidencyTicks::OFF 21144483035000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus24.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus24.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus24.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus25.numCycles              168717051                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus25.cpi                    16.056858                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus25.ipc                     0.062279                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus25.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus25.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus25.commitStats0.numInsts     10507476                       # Number of instructions committed (thread level) (Count)
system.switch_cpus25.commitStats0.numOps     18337402                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus25.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus25.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus25.commitStats0.cpi       16.056858                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus25.commitStats0.ipc        0.062279                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus25.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus25.commitStats0.numFpInsts      5879098                       # Number of float instructions (Count)
system.switch_cpus25.commitStats0.numIntInsts     13142163                       # Number of integer instructions (Count)
system.switch_cpus25.commitStats0.numLoadInsts      2924803                       # Number of load instructions (Count)
system.switch_cpus25.commitStats0.numStoreInsts       919703                       # Number of store instructions (Count)
system.switch_cpus25.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus25.commitStats0.committedInstType::No_OpClass        49331      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::IntAlu      9308546     50.76%     51.03% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::IntMult         2501      0.01%     51.05% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::IntDiv         4581      0.02%     51.07% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatAdd       128980      0.70%     51.77% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatCmp            0      0.00%     51.77% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatCvt          528      0.00%     51.78% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatMult            0      0.00%     51.78% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatMultAcc            0      0.00%     51.78% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatDiv            0      0.00%     51.78% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatMisc            0      0.00%     51.78% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatSqrt            0      0.00%     51.78% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdAdd        30852      0.17%     51.94% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdAddAcc            0      0.00%     51.94% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdAlu      2815492     15.35%     67.30% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdCmp            0      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdCvt           64      0.00%     67.30% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdMisc       649792      3.54%     70.84% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdMult            0      0.00%     70.84% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.84% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.84% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdShift        30754      0.17%     71.01% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.01% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdDiv            0      0.00%     71.01% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.01% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatAdd       714931      3.90%     74.91% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.91% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.91% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatCvt       662207      3.61%     78.52% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatDiv        10589      0.06%     78.58% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.58% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatMult        83748      0.46%     79.03% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdAes            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::Matrix            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::MatrixMov            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::MatrixOP            0      0.00%     79.03% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::MemRead      2517420     13.73%     92.76% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::MemWrite       835168      4.55%     97.32% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatMemRead       407383      2.22%     99.54% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::FloatMemWrite        84535      0.46%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedInstType::total     18337402                       # Class of committed instruction. (Count)
system.switch_cpus25.commitStats0.committedControl::IsControl       956889                       # Class of control type instructions committed (Count)
system.switch_cpus25.commitStats0.committedControl::IsDirectControl       836749                       # Class of control type instructions committed (Count)
system.switch_cpus25.commitStats0.committedControl::IsIndirectControl       119694                       # Class of control type instructions committed (Count)
system.switch_cpus25.commitStats0.committedControl::IsCondControl       688500                       # Class of control type instructions committed (Count)
system.switch_cpus25.commitStats0.committedControl::IsUncondControl       268290                       # Class of control type instructions committed (Count)
system.switch_cpus25.commitStats0.committedControl::IsCall        96809                       # Class of control type instructions committed (Count)
system.switch_cpus25.commitStats0.committedControl::IsReturn        94565                       # Class of control type instructions committed (Count)
system.switch_cpus25.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus25.exec_context.thread_0.numCallsReturns       191374                       # Number of times a function call or return occured (Count)
system.switch_cpus25.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus25.exec_context.thread_0.numIdleCycles 96564021.585702                       # Number of idle cycles (Cycle)
system.switch_cpus25.exec_context.thread_0.numBusyCycles 72153029.414298                       # Number of busy cycles (Cycle)
system.switch_cpus25.exec_context.thread_0.notIdleFraction     0.427657                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus25.exec_context.thread_0.idleFraction     0.572343                       # Percentage of idle cycles (Ratio)
system.switch_cpus25.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus25.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus25.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus25.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus25.executeStats0.numStoreInsts      3844506                       # Number of stores executed (Count)
system.switch_cpus25.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus25.executeStats0.numFpAluAccesses      5879098                       # Number of float alu accesses (Count)
system.switch_cpus25.executeStats0.numFpRegReads     10790923                       # Number of times the floating registers were read (Count)
system.switch_cpus25.executeStats0.numFpRegWrites      5693635                       # Number of times the floating registers were written (Count)
system.switch_cpus25.executeStats0.numIntAluAccesses     13142163                       # Number of integer alu accesses (Count)
system.switch_cpus25.executeStats0.numIntRegReads     18069424                       # Number of times the integer registers were read (Count)
system.switch_cpus25.executeStats0.numIntRegWrites      9493959                       # Number of times the integer registers were written (Count)
system.switch_cpus25.executeStats0.numMemRefs      3844506                       # Number of memory refs (Count)
system.switch_cpus25.executeStats0.numMiscRegReads      6072427                       # Number of times the Misc registers were read (Count)
system.switch_cpus25.executeStats0.numMiscRegWrites         5510                       # Number of times the Misc registers were written (Count)
system.switch_cpus25.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus25.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus25.fetchStats0.numInsts     10507476                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus25.fetchStats0.numOps      18337402                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus25.fetchStats0.fetchRate     0.062279                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus25.fetchStats0.numBranches       956889                       # Number of branches fetched (Count)
system.switch_cpus25.fetchStats0.branchRate     0.005672                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus25.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus25.mmu.dtb.rdAccesses       3016221                       # TLB accesses on read requests (Count)
system.switch_cpus25.mmu.dtb.wrAccesses        919957                       # TLB accesses on write requests (Count)
system.switch_cpus25.mmu.dtb.rdMisses           91417                       # TLB misses on read requests (Count)
system.switch_cpus25.mmu.dtb.wrMisses             290                       # TLB misses on write requests (Count)
system.switch_cpus25.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus25.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus25.mmu.itb.wrAccesses      14742114                       # TLB accesses on write requests (Count)
system.switch_cpus25.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus25.mmu.itb.wrMisses             774                       # TLB misses on write requests (Count)
system.switch_cpus25.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus25.power_state.numTransitions          165                       # Number of power state transitions (Count)
system.switch_cpus25.power_state.ticksClkGated::samples           83                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus25.power_state.ticksClkGated::mean 576701259.048193                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus25.power_state.ticksClkGated::stdev 323361736.693006                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus25.power_state.ticksClkGated::1000-5e+10           83    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus25.power_state.ticksClkGated::min_value     19952000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus25.power_state.ticksClkGated::max_value    994145000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus25.power_state.ticksClkGated::total           83                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus25.power_state.pwrStateResidencyTicks::ON  37393882000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus25.power_state.pwrStateResidencyTicks::CLK_GATED  47866204501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus25.power_state.pwrStateResidencyTicks::OFF 21144482029500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus25.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus25.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus25.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus26.numCycles              168698120                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus26.cpi                    16.167820                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus26.ipc                     0.061851                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus26.numWorkItemsStarted            0                       # Number of work items this cpu started (Count)
system.switch_cpus26.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus26.commitStats0.numInsts     10434191                       # Number of instructions committed (thread level) (Count)
system.switch_cpus26.commitStats0.numOps     18226856                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus26.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus26.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus26.commitStats0.cpi       16.167820                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus26.commitStats0.ipc        0.061851                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus26.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus26.commitStats0.numFpInsts      5799394                       # Number of float instructions (Count)
system.switch_cpus26.commitStats0.numIntInsts     13104819                       # Number of integer instructions (Count)
system.switch_cpus26.commitStats0.numLoadInsts      2901880                       # Number of load instructions (Count)
system.switch_cpus26.commitStats0.numStoreInsts       921508                       # Number of store instructions (Count)
system.switch_cpus26.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus26.commitStats0.committedInstType::No_OpClass        49386      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::IntAlu      9297626     51.01%     51.28% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::IntMult         3294      0.02%     51.30% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::IntDiv         4564      0.03%     51.32% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatAdd       128424      0.70%     52.03% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatCmp            0      0.00%     52.03% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatCvt          560      0.00%     52.03% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatMult            0      0.00%     52.03% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatMultAcc            0      0.00%     52.03% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatDiv            0      0.00%     52.03% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatMisc            0      0.00%     52.03% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatSqrt            0      0.00%     52.03% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdAdd        30852      0.17%     52.20% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.20% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdAlu      2771471     15.21%     67.41% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdCmp            0      0.00%     67.41% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdCvt           64      0.00%     67.41% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdMisc       638849      3.50%     70.91% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdMult            0      0.00%     70.91% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.91% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.91% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdShift        30757      0.17%     71.08% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.08% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdDiv            0      0.00%     71.08% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.08% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatAdd       702635      3.85%     74.94% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.94% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.94% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatCvt       651423      3.57%     78.51% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatDiv        10642      0.06%     78.57% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.57% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatMult        82921      0.45%     79.02% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdAes            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::Matrix            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::MatrixMov            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::MatrixOP            0      0.00%     79.02% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::MemRead      2494955     13.69%     92.71% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::MemWrite       836515      4.59%     97.30% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatMemRead       406925      2.23%     99.53% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::FloatMemWrite        84993      0.47%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedInstType::total     18226856                       # Class of committed instruction. (Count)
system.switch_cpus26.commitStats0.committedControl::IsControl       960258                       # Class of control type instructions committed (Count)
system.switch_cpus26.commitStats0.committedControl::IsDirectControl       839275                       # Class of control type instructions committed (Count)
system.switch_cpus26.commitStats0.committedControl::IsIndirectControl       120526                       # Class of control type instructions committed (Count)
system.switch_cpus26.commitStats0.committedControl::IsCondControl       688665                       # Class of control type instructions committed (Count)
system.switch_cpus26.commitStats0.committedControl::IsUncondControl       271491                       # Class of control type instructions committed (Count)
system.switch_cpus26.commitStats0.committedControl::IsCall        97574                       # Class of control type instructions committed (Count)
system.switch_cpus26.commitStats0.committedControl::IsReturn        95202                       # Class of control type instructions committed (Count)
system.switch_cpus26.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus26.exec_context.thread_0.numCallsReturns       192776                       # Number of times a function call or return occured (Count)
system.switch_cpus26.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus26.exec_context.thread_0.numIdleCycles 95140187.843741                       # Number of idle cycles (Cycle)
system.switch_cpus26.exec_context.thread_0.numBusyCycles 73557932.156259                       # Number of busy cycles (Cycle)
system.switch_cpus26.exec_context.thread_0.notIdleFraction     0.436033                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus26.exec_context.thread_0.idleFraction     0.563967                       # Percentage of idle cycles (Ratio)
system.switch_cpus26.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus26.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus26.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus26.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus26.executeStats0.numStoreInsts      3823388                       # Number of stores executed (Count)
system.switch_cpus26.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus26.executeStats0.numFpAluAccesses      5799394                       # Number of float alu accesses (Count)
system.switch_cpus26.executeStats0.numFpRegReads     10631022                       # Number of times the floating registers were read (Count)
system.switch_cpus26.executeStats0.numFpRegWrites      5613112                       # Number of times the floating registers were written (Count)
system.switch_cpus26.executeStats0.numIntAluAccesses     13104819                       # Number of integer alu accesses (Count)
system.switch_cpus26.executeStats0.numIntRegReads     18012920                       # Number of times the integer registers were read (Count)
system.switch_cpus26.executeStats0.numIntRegWrites      9465988                       # Number of times the integer registers were written (Count)
system.switch_cpus26.executeStats0.numMemRefs      3823388                       # Number of memory refs (Count)
system.switch_cpus26.executeStats0.numMiscRegReads      6055314                       # Number of times the Misc registers were read (Count)
system.switch_cpus26.executeStats0.numMiscRegWrites         5683                       # Number of times the Misc registers were written (Count)
system.switch_cpus26.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus26.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus26.fetchStats0.numInsts     10434191                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus26.fetchStats0.numOps      18226856                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus26.fetchStats0.fetchRate     0.061851                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus26.fetchStats0.numBranches       960258                       # Number of branches fetched (Count)
system.switch_cpus26.fetchStats0.branchRate     0.005692                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus26.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus26.mmu.dtb.rdAccesses       2992006                       # TLB accesses on read requests (Count)
system.switch_cpus26.mmu.dtb.wrAccesses        921758                       # TLB accesses on write requests (Count)
system.switch_cpus26.mmu.dtb.rdMisses           90125                       # TLB misses on read requests (Count)
system.switch_cpus26.mmu.dtb.wrMisses             289                       # TLB misses on write requests (Count)
system.switch_cpus26.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus26.mmu.itb.rdAccesses             0                       # TLB accesses on read requests (Count)
system.switch_cpus26.mmu.itb.wrAccesses      14632258                       # TLB accesses on write requests (Count)
system.switch_cpus26.mmu.itb.rdMisses               0                       # TLB misses on read requests (Count)
system.switch_cpus26.mmu.itb.wrMisses             786                       # TLB misses on write requests (Count)
system.switch_cpus26.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus26.power_state.numTransitions          167                       # Number of power state transitions (Count)
system.switch_cpus26.power_state.ticksClkGated::samples           84                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus26.power_state.ticksClkGated::mean 561108720.250000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus26.power_state.ticksClkGated::stdev 330630739.139815                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus26.power_state.ticksClkGated::1000-5e+10           84    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus26.power_state.ticksClkGated::min_value      1330500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus26.power_state.ticksClkGated::max_value    993982000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus26.power_state.ticksClkGated::total           84                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus26.power_state.pwrStateResidencyTicks::ON  38124997000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus26.power_state.pwrStateResidencyTicks::CLK_GATED  47133132501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus26.power_state.pwrStateResidencyTicks::OFF 21144483986500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus26.thread_0.numInsts              0                       # Number of Instructions committed (Count)
system.switch_cpus26.thread_0.numOps                0                       # Number of Ops committed (Count)
system.switch_cpus26.thread_0.numMemRefs            0                       # Number of Memory References (Count)
system.switch_cpus3.numCycles               170590818                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus3.cpi                     14.230580                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus3.ipc                      0.070271                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus3.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus3.commitStats0.numInsts     11987622                       # Number of instructions committed (thread level) (Count)
system.switch_cpus3.commitStats0.numOps      20994443                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus3.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus3.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus3.commitStats0.cpi        14.230580                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus3.commitStats0.ipc         0.070271                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus3.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus3.commitStats0.numFpInsts      6591725                       # Number of float instructions (Count)
system.switch_cpus3.commitStats0.numIntInsts     15159608                       # Number of integer instructions (Count)
system.switch_cpus3.commitStats0.numLoadInsts      3329686                       # Number of load instructions (Count)
system.switch_cpus3.commitStats0.numStoreInsts      1064296                       # Number of store instructions (Count)
system.switch_cpus3.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus3.commitStats0.committedInstType::No_OpClass        56545      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntAlu     10775846     51.33%     51.60% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntMult         4252      0.02%     51.62% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IntDiv        11371      0.05%     51.67% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatAdd       144807      0.69%     52.36% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatCmp            0      0.00%     52.36% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatCvt          608      0.00%     52.36% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMult            0      0.00%     52.36% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMultAcc            0      0.00%     52.36% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatDiv            0      0.00%     52.36% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMisc            0      0.00%     52.36% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatSqrt            0      0.00%     52.36% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAdd        34070      0.16%     52.53% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.53% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAlu      3157046     15.04%     67.56% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdCmp            0      0.00%     67.56% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdCvt          280      0.00%     67.56% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMisc       729712      3.48%     71.04% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMult            0      0.00%     71.04% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMultAcc            0      0.00%     71.04% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     71.04% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShift        33921      0.16%     71.20% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.20% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdDiv            0      0.00%     71.20% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.20% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatAdd       802639      3.82%     75.03% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     75.03% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     75.03% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatCvt       743524      3.54%     78.57% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatDiv        11887      0.06%     78.62% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.62% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMult        93953      0.45%     79.07% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAes            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::Matrix            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MatrixMov            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MatrixOP            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MemRead      2873650     13.69%     92.76% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::MemWrite       969865      4.62%     97.38% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMemRead       456036      2.17%     99.55% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::FloatMemWrite        94431      0.45%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedInstType::total     20994443                       # Class of committed instruction. (Count)
system.switch_cpus3.commitStats0.committedControl::IsControl      1128971                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsDirectControl       989075                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsIndirectControl       139455                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsCondControl       821315                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsUncondControl       307561                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsCall       113395                       # Class of control type instructions committed (Count)
system.switch_cpus3.commitStats0.committedControl::IsReturn       111241                       # Class of control type instructions committed (Count)
system.switch_cpus3.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus3.exec_context.thread_0.numCallsReturns       224636                       # Number of times a function call or return occured (Count)
system.switch_cpus3.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus3.exec_context.thread_0.numIdleCycles 99853831.799848                       # Number of idle cycles (Cycle)
system.switch_cpus3.exec_context.thread_0.numBusyCycles 70736986.200152                       # Number of busy cycles (Cycle)
system.switch_cpus3.exec_context.thread_0.notIdleFraction     0.414659                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus3.exec_context.thread_0.idleFraction     0.585341                       # Percentage of idle cycles (Ratio)
system.switch_cpus3.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus3.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus3.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus3.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus3.executeStats0.numStoreInsts      4393982                       # Number of stores executed (Count)
system.switch_cpus3.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus3.executeStats0.numFpAluAccesses      6591725                       # Number of float alu accesses (Count)
system.switch_cpus3.executeStats0.numFpRegReads     12100062                       # Number of times the floating registers were read (Count)
system.switch_cpus3.executeStats0.numFpRegWrites      6383930                       # Number of times the floating registers were written (Count)
system.switch_cpus3.executeStats0.numIntAluAccesses     15159608                       # Number of integer alu accesses (Count)
system.switch_cpus3.executeStats0.numIntRegReads     20852278                       # Number of times the integer registers were read (Count)
system.switch_cpus3.executeStats0.numIntRegWrites     10978678                       # Number of times the integer registers were written (Count)
system.switch_cpus3.executeStats0.numMemRefs      4393982                       # Number of memory refs (Count)
system.switch_cpus3.executeStats0.numMiscRegReads      6982286                       # Number of times the Misc registers were read (Count)
system.switch_cpus3.executeStats0.numMiscRegWrites         6244                       # Number of times the Misc registers were written (Count)
system.switch_cpus3.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus3.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus3.fetchStats0.numInsts     11987622                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus3.fetchStats0.numOps       20994444                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus3.fetchStats0.fetchRate     0.070271                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus3.fetchStats0.numBranches      1128971                       # Number of branches fetched (Count)
system.switch_cpus3.fetchStats0.branchRate     0.006618                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus3.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus3.mmu.dtb.rdAccesses        3432224                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrAccesses        1064592                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.dtb.rdMisses           102542                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrMisses              347                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.itb.wrAccesses       16792603                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.itb.wrMisses              870                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.numTransitions          160                       # Number of power state transitions (Count)
system.switch_cpus3.power_state.ticksClkGated::samples           80                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::mean 612547837.500000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::stdev 328546158.188076                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10           80    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::min_value      2285000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::max_value    995310500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::total           80                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON  36263374001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED  49003827000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 21144474915000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus3.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus3.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus4.numCycles               170590453                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus4.cpi                     12.071337                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus4.ipc                      0.082841                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus4.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus4.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus4.commitStats0.numInsts     14131861                       # Number of instructions committed (thread level) (Count)
system.switch_cpus4.commitStats0.numOps      24741559                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus4.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus4.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus4.commitStats0.cpi        12.071337                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus4.commitStats0.ipc         0.082841                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus4.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus4.commitStats0.numFpInsts      7817720                       # Number of float instructions (Count)
system.switch_cpus4.commitStats0.numIntInsts     17826382                       # Number of integer instructions (Count)
system.switch_cpus4.commitStats0.numLoadInsts      3944791                       # Number of load instructions (Count)
system.switch_cpus4.commitStats0.numStoreInsts      1263200                       # Number of store instructions (Count)
system.switch_cpus4.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus4.commitStats0.committedInstType::No_OpClass        66843      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IntAlu     12627631     51.04%     51.31% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IntMult         3649      0.01%     51.32% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IntDiv        14776      0.06%     51.38% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatAdd       170321      0.69%     52.07% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatCmp            0      0.00%     52.07% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatCvt          528      0.00%     52.07% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMult            0      0.00%     52.07% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMultAcc            0      0.00%     52.07% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatDiv            0      0.00%     52.07% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMisc            0      0.00%     52.07% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatSqrt            0      0.00%     52.07% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAdd        40804      0.16%     52.24% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.24% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAlu      3751600     15.16%     67.40% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdCmp            0      0.00%     67.40% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdCvt           64      0.00%     67.40% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMisc       865252      3.50%     70.90% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMult            0      0.00%     70.90% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.90% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.90% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShift        40736      0.16%     71.06% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.06% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdDiv            0      0.00%     71.06% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.06% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatAdd       946906      3.83%     74.89% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.89% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.89% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatCvt       882712      3.57%     78.46% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatDiv        14225      0.06%     78.52% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.52% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMult       107521      0.43%     78.95% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.95% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.95% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     78.95% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.95% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.95% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.95% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.95% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.95% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAes            0      0.00%     78.95% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.95% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.95% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.95% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.95% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.95% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.95% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.95% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.95% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::Matrix            0      0.00%     78.95% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MatrixMov            0      0.00%     78.95% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MatrixOP            0      0.00%     78.95% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MemRead      3403319     13.76%     92.71% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::MemWrite      1150000      4.65%     97.35% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMemRead       541472      2.19%     99.54% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::FloatMemWrite       113200      0.46%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedInstType::total     24741559                       # Class of committed instruction. (Count)
system.switch_cpus4.commitStats0.committedControl::IsControl      1305785                       # Class of control type instructions committed (Count)
system.switch_cpus4.commitStats0.committedControl::IsDirectControl      1138700                       # Class of control type instructions committed (Count)
system.switch_cpus4.commitStats0.committedControl::IsIndirectControl       166671                       # Class of control type instructions committed (Count)
system.switch_cpus4.commitStats0.committedControl::IsCondControl       944878                       # Class of control type instructions committed (Count)
system.switch_cpus4.commitStats0.committedControl::IsUncondControl       360831                       # Class of control type instructions committed (Count)
system.switch_cpus4.commitStats0.committedControl::IsCall       134458                       # Class of control type instructions committed (Count)
system.switch_cpus4.commitStats0.committedControl::IsReturn       132625                       # Class of control type instructions committed (Count)
system.switch_cpus4.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus4.exec_context.thread_0.numCallsReturns       267083                       # Number of times a function call or return occured (Count)
system.switch_cpus4.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus4.exec_context.thread_0.numIdleCycles 88383255.394133                       # Number of idle cycles (Cycle)
system.switch_cpus4.exec_context.thread_0.numBusyCycles 82207197.605867                       # Number of busy cycles (Cycle)
system.switch_cpus4.exec_context.thread_0.notIdleFraction     0.481898                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus4.exec_context.thread_0.idleFraction     0.518102                       # Percentage of idle cycles (Ratio)
system.switch_cpus4.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus4.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus4.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus4.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus4.executeStats0.numStoreInsts      5207991                       # Number of stores executed (Count)
system.switch_cpus4.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus4.executeStats0.numFpAluAccesses      7817720                       # Number of float alu accesses (Count)
system.switch_cpus4.executeStats0.numFpRegReads     14342518                       # Number of times the floating registers were read (Count)
system.switch_cpus4.executeStats0.numFpRegWrites      7569469                       # Number of times the floating registers were written (Count)
system.switch_cpus4.executeStats0.numIntAluAccesses     17826382                       # Number of integer alu accesses (Count)
system.switch_cpus4.executeStats0.numIntRegReads     24603424                       # Number of times the integer registers were read (Count)
system.switch_cpus4.executeStats0.numIntRegWrites     12902322                       # Number of times the integer registers were written (Count)
system.switch_cpus4.executeStats0.numMemRefs      5207991                       # Number of memory refs (Count)
system.switch_cpus4.executeStats0.numMiscRegReads      8206956                       # Number of times the Misc registers were read (Count)
system.switch_cpus4.executeStats0.numMiscRegWrites         6603                       # Number of times the Misc registers were written (Count)
system.switch_cpus4.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus4.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus4.fetchStats0.numInsts     14131861                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus4.fetchStats0.numOps       24741559                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus4.fetchStats0.fetchRate     0.082841                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus4.fetchStats0.numBranches      1305785                       # Number of branches fetched (Count)
system.switch_cpus4.fetchStats0.branchRate     0.007655                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus4.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus4.mmu.dtb.rdAccesses        4066062                       # TLB accesses on read requests (Count)
system.switch_cpus4.mmu.dtb.wrAccesses        1263713                       # TLB accesses on write requests (Count)
system.switch_cpus4.mmu.dtb.rdMisses           121270                       # TLB misses on read requests (Count)
system.switch_cpus4.mmu.dtb.wrMisses              549                       # TLB misses on write requests (Count)
system.switch_cpus4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus4.mmu.itb.wrAccesses       19816895                       # TLB accesses on write requests (Count)
system.switch_cpus4.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus4.mmu.itb.wrMisses              968                       # TLB misses on write requests (Count)
system.switch_cpus4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.power_state.numTransitions          134                       # Number of power state transitions (Count)
system.switch_cpus4.power_state.ticksClkGated::samples           67                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.ticksClkGated::mean 639223611.955224                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.ticksClkGated::stdev 329413568.130879                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.ticksClkGated::1000-5e+10           67    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.ticksClkGated::min_value       191501                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.ticksClkGated::max_value    995440000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.ticksClkGated::total           67                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus4.power_state.pwrStateResidencyTicks::ON  42176470000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.power_state.pwrStateResidencyTicks::CLK_GATED  42827982001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.power_state.pwrStateResidencyTicks::OFF 21144737664000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus4.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus4.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus4.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus5.numCycles               170590835                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus5.cpi                     13.820327                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus5.ipc                      0.072357                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus5.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus5.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus5.commitStats0.numInsts     12343473                       # Number of instructions committed (thread level) (Count)
system.switch_cpus5.commitStats0.numOps      21652926                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus5.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus5.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus5.commitStats0.cpi        13.820327                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus5.commitStats0.ipc         0.072357                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus5.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus5.commitStats0.numFpInsts      6777869                       # Number of float instructions (Count)
system.switch_cpus5.commitStats0.numIntInsts     15637124                       # Number of integer instructions (Count)
system.switch_cpus5.commitStats0.numLoadInsts      3442047                       # Number of load instructions (Count)
system.switch_cpus5.commitStats0.numStoreInsts      1102669                       # Number of store instructions (Count)
system.switch_cpus5.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus5.commitStats0.committedInstType::No_OpClass        58227      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IntAlu     11121714     51.36%     51.63% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IntMult         3336      0.02%     51.65% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IntDiv        15713      0.07%     51.72% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatAdd       149988      0.69%     52.41% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatCmp            0      0.00%     52.41% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatCvt          544      0.00%     52.42% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMult            0      0.00%     52.42% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMultAcc            0      0.00%     52.42% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatDiv            0      0.00%     52.42% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMisc            0      0.00%     52.42% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatSqrt            0      0.00%     52.42% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAdd        35262      0.16%     52.58% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.58% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAlu      3240580     14.97%     67.54% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdCmp            0      0.00%     67.54% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdCvt          176      0.00%     67.55% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMisc       748658      3.46%     71.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMult            0      0.00%     71.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMultAcc            0      0.00%     71.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     71.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShift        35159      0.16%     71.17% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.17% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdDiv            0      0.00%     71.17% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.17% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatAdd       825467      3.81%     74.98% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.98% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.98% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatCvt       762831      3.52%     78.50% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatDiv        12286      0.06%     78.56% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.56% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMult        98269      0.45%     79.01% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAes            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::Matrix            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MatrixMov            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MatrixOP            0      0.00%     79.01% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MemRead      2970446     13.72%     92.73% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::MemWrite      1005557      4.64%     97.37% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMemRead       471601      2.18%     99.55% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::FloatMemWrite        97112      0.45%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedInstType::total     21652926                       # Class of committed instruction. (Count)
system.switch_cpus5.commitStats0.committedControl::IsControl      1170618                       # Class of control type instructions committed (Count)
system.switch_cpus5.commitStats0.committedControl::IsDirectControl      1023684                       # Class of control type instructions committed (Count)
system.switch_cpus5.commitStats0.committedControl::IsIndirectControl       146494                       # Class of control type instructions committed (Count)
system.switch_cpus5.commitStats0.committedControl::IsCondControl       839314                       # Class of control type instructions committed (Count)
system.switch_cpus5.commitStats0.committedControl::IsUncondControl       331210                       # Class of control type instructions committed (Count)
system.switch_cpus5.commitStats0.committedControl::IsCall       119441                       # Class of control type instructions committed (Count)
system.switch_cpus5.commitStats0.committedControl::IsReturn       117421                       # Class of control type instructions committed (Count)
system.switch_cpus5.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus5.exec_context.thread_0.numCallsReturns       236862                       # Number of times a function call or return occured (Count)
system.switch_cpus5.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus5.exec_context.thread_0.numIdleCycles 97821888.389897                       # Number of idle cycles (Cycle)
system.switch_cpus5.exec_context.thread_0.numBusyCycles 72768946.610103                       # Number of busy cycles (Cycle)
system.switch_cpus5.exec_context.thread_0.notIdleFraction     0.426570                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus5.exec_context.thread_0.idleFraction     0.573430                       # Percentage of idle cycles (Ratio)
system.switch_cpus5.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus5.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus5.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus5.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus5.executeStats0.numStoreInsts      4544716                       # Number of stores executed (Count)
system.switch_cpus5.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus5.executeStats0.numFpAluAccesses      6777869                       # Number of float alu accesses (Count)
system.switch_cpus5.executeStats0.numFpRegReads     12437830                       # Number of times the floating registers were read (Count)
system.switch_cpus5.executeStats0.numFpRegWrites      6563707                       # Number of times the floating registers were written (Count)
system.switch_cpus5.executeStats0.numIntAluAccesses     15637124                       # Number of integer alu accesses (Count)
system.switch_cpus5.executeStats0.numIntRegReads     21542320                       # Number of times the integer registers were read (Count)
system.switch_cpus5.executeStats0.numIntRegWrites     11317959                       # Number of times the integer registers were written (Count)
system.switch_cpus5.executeStats0.numMemRefs      4544716                       # Number of memory refs (Count)
system.switch_cpus5.executeStats0.numMiscRegReads      7211443                       # Number of times the Misc registers were read (Count)
system.switch_cpus5.executeStats0.numMiscRegWrites         6687                       # Number of times the Misc registers were written (Count)
system.switch_cpus5.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus5.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus5.fetchStats0.numInsts     12343474                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus5.fetchStats0.numOps       21652927                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus5.fetchStats0.fetchRate     0.072357                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus5.fetchStats0.numBranches      1170618                       # Number of branches fetched (Count)
system.switch_cpus5.fetchStats0.branchRate     0.006862                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus5.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus5.mmu.dtb.rdAccesses        3546886                       # TLB accesses on read requests (Count)
system.switch_cpus5.mmu.dtb.wrAccesses        1102898                       # TLB accesses on write requests (Count)
system.switch_cpus5.mmu.dtb.rdMisses           105153                       # TLB misses on read requests (Count)
system.switch_cpus5.mmu.dtb.wrMisses              370                       # TLB misses on write requests (Count)
system.switch_cpus5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus5.mmu.itb.wrAccesses       17295812                       # TLB accesses on write requests (Count)
system.switch_cpus5.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus5.mmu.itb.wrMisses              853                       # TLB misses on write requests (Count)
system.switch_cpus5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.power_state.numTransitions          157                       # Number of power state transitions (Count)
system.switch_cpus5.power_state.ticksClkGated::samples           78                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.ticksClkGated::mean 613724782.051282                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.ticksClkGated::stdev 325233188.535795                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.ticksClkGated::1000-5e+10           78    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.ticksClkGated::min_value      4549000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.ticksClkGated::max_value    995355000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.ticksClkGated::total           78                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus5.power_state.pwrStateResidencyTicks::ON  37334084001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.power_state.pwrStateResidencyTicks::CLK_GATED  47870533000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.power_state.pwrStateResidencyTicks::OFF 21144537499000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus5.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus5.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus5.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus6.numCycles               170590802                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus6.cpi                     16.157429                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus6.ipc                      0.061891                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus6.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus6.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus6.commitStats0.numInsts     10558041                       # Number of instructions committed (thread level) (Count)
system.switch_cpus6.commitStats0.numOps      18437034                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus6.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus6.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus6.commitStats0.cpi        16.157429                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus6.commitStats0.ipc         0.061891                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus6.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus6.commitStats0.numFpInsts      5867623                       # Number of float instructions (Count)
system.switch_cpus6.commitStats0.numIntInsts     13242359                       # Number of integer instructions (Count)
system.switch_cpus6.commitStats0.numLoadInsts      2935998                       # Number of load instructions (Count)
system.switch_cpus6.commitStats0.numStoreInsts       922647                       # Number of store instructions (Count)
system.switch_cpus6.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus6.commitStats0.committedInstType::No_OpClass        49302      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IntAlu      9405307     51.01%     51.28% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IntMult         2556      0.01%     51.29% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IntDiv         5637      0.03%     51.32% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatAdd       129033      0.70%     52.02% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatCmp            0      0.00%     52.02% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatCvt          544      0.00%     52.03% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMult            0      0.00%     52.03% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMultAcc            0      0.00%     52.03% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatDiv            0      0.00%     52.03% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMisc            0      0.00%     52.03% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatSqrt            0      0.00%     52.03% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAdd        30852      0.17%     52.20% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.20% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAlu      2808234     15.23%     67.43% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdCmp            0      0.00%     67.43% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdCvt           64      0.00%     67.43% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMisc       648054      3.51%     70.94% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMult            0      0.00%     70.94% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.94% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.94% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShift        30760      0.17%     71.11% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.11% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdDiv            0      0.00%     71.11% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.11% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatAdd       713102      3.87%     74.98% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.98% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.98% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatCvt       660518      3.58%     78.56% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatDiv        10611      0.06%     78.62% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.62% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMult        83815      0.45%     79.07% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAes            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::Matrix            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MatrixMov            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MatrixOP            0      0.00%     79.07% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MemRead      2528413     13.71%     92.79% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::MemWrite       837958      4.54%     97.33% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMemRead       407585      2.21%     99.54% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::FloatMemWrite        84689      0.46%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedInstType::total     18437034                       # Class of committed instruction. (Count)
system.switch_cpus6.commitStats0.committedControl::IsControl       981000                       # Class of control type instructions committed (Count)
system.switch_cpus6.commitStats0.committedControl::IsDirectControl       860145                       # Class of control type instructions committed (Count)
system.switch_cpus6.commitStats0.committedControl::IsIndirectControl       120416                       # Class of control type instructions committed (Count)
system.switch_cpus6.commitStats0.committedControl::IsCondControl       701789                       # Class of control type instructions committed (Count)
system.switch_cpus6.commitStats0.committedControl::IsUncondControl       279114                       # Class of control type instructions committed (Count)
system.switch_cpus6.commitStats0.committedControl::IsCall        97452                       # Class of control type instructions committed (Count)
system.switch_cpus6.commitStats0.committedControl::IsReturn        95204                       # Class of control type instructions committed (Count)
system.switch_cpus6.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus6.exec_context.thread_0.numCallsReturns       192656                       # Number of times a function call or return occured (Count)
system.switch_cpus6.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus6.exec_context.thread_0.numIdleCycles 105060768.549901                       # Number of idle cycles (Cycle)
system.switch_cpus6.exec_context.thread_0.numBusyCycles 65530033.450099                       # Number of busy cycles (Cycle)
system.switch_cpus6.exec_context.thread_0.notIdleFraction     0.384136                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus6.exec_context.thread_0.idleFraction     0.615864                       # Percentage of idle cycles (Ratio)
system.switch_cpus6.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus6.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus6.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus6.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus6.executeStats0.numStoreInsts      3858645                       # Number of stores executed (Count)
system.switch_cpus6.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus6.executeStats0.numFpAluAccesses      5867623                       # Number of float alu accesses (Count)
system.switch_cpus6.executeStats0.numFpRegReads     10767291                       # Number of times the floating registers were read (Count)
system.switch_cpus6.executeStats0.numFpRegWrites      5681693                       # Number of times the floating registers were written (Count)
system.switch_cpus6.executeStats0.numIntAluAccesses     13242359                       # Number of integer alu accesses (Count)
system.switch_cpus6.executeStats0.numIntRegReads     18164673                       # Number of times the integer registers were read (Count)
system.switch_cpus6.executeStats0.numIntRegWrites      9556932                       # Number of times the integer registers were written (Count)
system.switch_cpus6.executeStats0.numMemRefs      3858645                       # Number of memory refs (Count)
system.switch_cpus6.executeStats0.numMiscRegReads      6132085                       # Number of times the Misc registers were read (Count)
system.switch_cpus6.executeStats0.numMiscRegWrites         5478                       # Number of times the Misc registers were written (Count)
system.switch_cpus6.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus6.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus6.fetchStats0.numInsts     10558041                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus6.fetchStats0.numOps       18437034                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus6.fetchStats0.fetchRate     0.061891                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus6.fetchStats0.numBranches       981000                       # Number of branches fetched (Count)
system.switch_cpus6.fetchStats0.branchRate     0.005751                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus6.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus6.mmu.dtb.rdAccesses        3027143                       # TLB accesses on read requests (Count)
system.switch_cpus6.mmu.dtb.wrAccesses         922854                       # TLB accesses on write requests (Count)
system.switch_cpus6.mmu.dtb.rdMisses            91144                       # TLB misses on read requests (Count)
system.switch_cpus6.mmu.dtb.wrMisses              244                       # TLB misses on write requests (Count)
system.switch_cpus6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus6.mmu.itb.wrAccesses       14802282                       # TLB accesses on write requests (Count)
system.switch_cpus6.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus6.mmu.itb.wrMisses              773                       # TLB misses on write requests (Count)
system.switch_cpus6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.power_state.numTransitions          174                       # Number of power state transitions (Count)
system.switch_cpus6.power_state.ticksClkGated::samples           87                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.ticksClkGated::mean 593968385.057471                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.ticksClkGated::stdev 325542487.585193                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.ticksClkGated::1000-5e+10           87    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.ticksClkGated::min_value     15625000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.ticksClkGated::max_value    995085000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.ticksClkGated::total           87                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus6.power_state.pwrStateResidencyTicks::ON  33590520001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.power_state.pwrStateResidencyTicks::CLK_GATED  51675249500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.power_state.pwrStateResidencyTicks::OFF 21144476346500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus6.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus6.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus6.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus7.numCycles               170590756                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus7.cpi                     15.832659                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus7.ipc                      0.063161                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus7.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus7.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus7.commitStats0.numInsts     10774612                       # Number of instructions committed (thread level) (Count)
system.switch_cpus7.commitStats0.numOps      18870520                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus7.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus7.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus7.commitStats0.cpi        15.832659                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus7.commitStats0.ipc         0.063161                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus7.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus7.commitStats0.numFpInsts      5905397                       # Number of float instructions (Count)
system.switch_cpus7.commitStats0.numIntInsts     13630557                       # Number of integer instructions (Count)
system.switch_cpus7.commitStats0.numLoadInsts      2983796                       # Number of load instructions (Count)
system.switch_cpus7.commitStats0.numStoreInsts       947514                       # Number of store instructions (Count)
system.switch_cpus7.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus7.commitStats0.committedInstType::No_OpClass        50059      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IntAlu      9733416     51.58%     51.85% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IntMult         2999      0.02%     51.86% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IntDiv         8684      0.05%     51.91% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatAdd       130240      0.69%     52.60% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatCmp            0      0.00%     52.60% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatCvt          560      0.00%     52.60% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMult            0      0.00%     52.60% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMultAcc            0      0.00%     52.60% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatDiv            0      0.00%     52.60% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMisc            0      0.00%     52.60% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatSqrt            0      0.00%     52.60% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAdd        31502      0.17%     52.77% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.77% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAlu      2823506     14.96%     67.73% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdCmp            0      0.00%     67.73% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdCvt          120      0.00%     67.73% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMisc       650861      3.45%     71.18% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMult            0      0.00%     71.18% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMultAcc            0      0.00%     71.18% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     71.18% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShift        31384      0.17%     71.35% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.35% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdDiv            0      0.00%     71.35% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.35% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatAdd       716934      3.80%     75.15% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     75.15% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     75.15% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatCvt       663327      3.52%     78.66% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatDiv        10700      0.06%     78.72% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.72% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMult        84918      0.45%     79.17% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.17% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.17% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.17% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.17% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.17% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.17% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.17% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.17% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAes            0      0.00%     79.17% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.17% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.17% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.17% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.17% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.17% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.17% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.17% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.17% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::Matrix            0      0.00%     79.17% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MatrixMov            0      0.00%     79.17% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MatrixOP            0      0.00%     79.17% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MemRead      2571363     13.63%     92.79% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::MemWrite       861815      4.57%     97.36% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMemRead       412433      2.19%     99.55% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::FloatMemWrite        85699      0.45%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedInstType::total     18870520                       # Class of committed instruction. (Count)
system.switch_cpus7.commitStats0.committedControl::IsControl      1040941                       # Class of control type instructions committed (Count)
system.switch_cpus7.commitStats0.committedControl::IsDirectControl       916814                       # Class of control type instructions committed (Count)
system.switch_cpus7.commitStats0.committedControl::IsIndirectControl       123679                       # Class of control type instructions committed (Count)
system.switch_cpus7.commitStats0.committedControl::IsCondControl       748527                       # Class of control type instructions committed (Count)
system.switch_cpus7.commitStats0.committedControl::IsUncondControl       292313                       # Class of control type instructions committed (Count)
system.switch_cpus7.commitStats0.committedControl::IsCall       100579                       # Class of control type instructions committed (Count)
system.switch_cpus7.commitStats0.committedControl::IsReturn        98293                       # Class of control type instructions committed (Count)
system.switch_cpus7.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus7.exec_context.thread_0.numCallsReturns       198872                       # Number of times a function call or return occured (Count)
system.switch_cpus7.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus7.exec_context.thread_0.numIdleCycles 105713435.982152                       # Number of idle cycles (Cycle)
system.switch_cpus7.exec_context.thread_0.numBusyCycles 64877320.017848                       # Number of busy cycles (Cycle)
system.switch_cpus7.exec_context.thread_0.notIdleFraction     0.380310                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus7.exec_context.thread_0.idleFraction     0.619690                       # Percentage of idle cycles (Ratio)
system.switch_cpus7.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus7.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus7.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus7.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus7.executeStats0.numStoreInsts      3931310                       # Number of stores executed (Count)
system.switch_cpus7.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus7.executeStats0.numFpAluAccesses      5905397                       # Number of float alu accesses (Count)
system.switch_cpus7.executeStats0.numFpRegReads     10832626                       # Number of times the floating registers were read (Count)
system.switch_cpus7.executeStats0.numFpRegWrites      5717616                       # Number of times the floating registers were written (Count)
system.switch_cpus7.executeStats0.numIntAluAccesses     13630557                       # Number of integer alu accesses (Count)
system.switch_cpus7.executeStats0.numIntRegReads     18648695                       # Number of times the integer registers were read (Count)
system.switch_cpus7.executeStats0.numIntRegWrites      9846732                       # Number of times the integer registers were written (Count)
system.switch_cpus7.executeStats0.numMemRefs      3931310                       # Number of memory refs (Count)
system.switch_cpus7.executeStats0.numMiscRegReads      6311940                       # Number of times the Misc registers were read (Count)
system.switch_cpus7.executeStats0.numMiscRegWrites         5780                       # Number of times the Misc registers were written (Count)
system.switch_cpus7.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus7.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus7.fetchStats0.numInsts     10774613                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus7.fetchStats0.numOps       18870521                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus7.fetchStats0.fetchRate     0.063161                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus7.fetchStats0.numBranches      1040941                       # Number of branches fetched (Count)
system.switch_cpus7.fetchStats0.branchRate     0.006102                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus7.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus7.mmu.dtb.rdAccesses        3075577                       # TLB accesses on read requests (Count)
system.switch_cpus7.mmu.dtb.wrAccesses         947721                       # TLB accesses on write requests (Count)
system.switch_cpus7.mmu.dtb.rdMisses            91786                       # TLB misses on read requests (Count)
system.switch_cpus7.mmu.dtb.wrMisses              256                       # TLB misses on write requests (Count)
system.switch_cpus7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus7.mmu.itb.wrAccesses       15075307                       # TLB accesses on write requests (Count)
system.switch_cpus7.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus7.mmu.itb.wrMisses              781                       # TLB misses on write requests (Count)
system.switch_cpus7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.power_state.numTransitions          175                       # Number of power state transitions (Count)
system.switch_cpus7.power_state.ticksClkGated::samples           87                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus7.power_state.ticksClkGated::mean 594364103.448276                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus7.power_state.ticksClkGated::stdev 321560624.923899                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus7.power_state.ticksClkGated::1000-5e+10           87    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus7.power_state.ticksClkGated::min_value      3410000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus7.power_state.ticksClkGated::max_value    995146500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus7.power_state.ticksClkGated::total           87                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus7.power_state.pwrStateResidencyTicks::ON  33285303001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.power_state.pwrStateResidencyTicks::CLK_GATED  51709677000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.power_state.pwrStateResidencyTicks::OFF 21144747136000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus7.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus7.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus7.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus8.numCycles               168606755                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus8.cpi                     15.805723                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus8.ipc                      0.063268                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus8.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus8.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus8.commitStats0.numInsts     10667450                       # Number of instructions committed (thread level) (Count)
system.switch_cpus8.commitStats0.numOps      18618837                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus8.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus8.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus8.commitStats0.cpi        15.805723                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus8.commitStats0.ipc         0.063268                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus8.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus8.commitStats0.numFpInsts      5949583                       # Number of float instructions (Count)
system.switch_cpus8.commitStats0.numIntInsts     13346658                       # Number of integer instructions (Count)
system.switch_cpus8.commitStats0.numLoadInsts      2967781                       # Number of load instructions (Count)
system.switch_cpus8.commitStats0.numStoreInsts       923863                       # Number of store instructions (Count)
system.switch_cpus8.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus8.commitStats0.committedInstType::No_OpClass        49919      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IntAlu      9471529     50.87%     51.14% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IntMult         2508      0.01%     51.15% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IntDiv         5173      0.03%     51.18% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatAdd       129207      0.69%     51.87% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatCmp            0      0.00%     51.87% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatCvt          528      0.00%     51.88% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMult            0      0.00%     51.88% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMultAcc            0      0.00%     51.88% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatDiv            0      0.00%     51.88% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMisc            0      0.00%     51.88% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatSqrt            0      0.00%     51.88% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAdd        30852      0.17%     52.04% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.04% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAlu      2855968     15.34%     67.38% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdCmp            0      0.00%     67.38% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdCvt           64      0.00%     67.38% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMisc       659873      3.54%     70.93% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMult            0      0.00%     70.93% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.93% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.93% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShift        30748      0.17%     71.09% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     71.09% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdDiv            0      0.00%     71.09% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSqrt            0      0.00%     71.09% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatAdd       724523      3.89%     74.98% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.98% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.98% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatCvt       672311      3.61%     78.59% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatDiv        10563      0.06%     78.65% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.65% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMult        83427      0.45%     79.10% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     79.10% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     79.10% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     79.10% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     79.10% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     79.10% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     79.10% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     79.10% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     79.10% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAes            0      0.00%     79.10% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdAesMix            0      0.00%     79.10% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     79.10% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     79.10% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     79.10% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     79.10% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     79.10% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     79.10% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::SimdPredAlu            0      0.00%     79.10% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::Matrix            0      0.00%     79.10% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MatrixMov            0      0.00%     79.10% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MatrixOP            0      0.00%     79.10% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MemRead      2560331     13.75%     92.85% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::MemWrite       839206      4.51%     97.36% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMemRead       407450      2.19%     99.55% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::FloatMemWrite        84657      0.45%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedInstType::total     18618837                       # Class of committed instruction. (Count)
system.switch_cpus8.commitStats0.committedControl::IsControl       987361                       # Class of control type instructions committed (Count)
system.switch_cpus8.commitStats0.committedControl::IsDirectControl       866888                       # Class of control type instructions committed (Count)
system.switch_cpus8.commitStats0.committedControl::IsIndirectControl       120030                       # Class of control type instructions committed (Count)
system.switch_cpus8.commitStats0.committedControl::IsCondControl       707759                       # Class of control type instructions committed (Count)
system.switch_cpus8.commitStats0.committedControl::IsUncondControl       279506                       # Class of control type instructions committed (Count)
system.switch_cpus8.commitStats0.committedControl::IsCall        97046                       # Class of control type instructions committed (Count)
system.switch_cpus8.commitStats0.committedControl::IsReturn        94866                       # Class of control type instructions committed (Count)
system.switch_cpus8.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus8.exec_context.thread_0.numCallsReturns       191912                       # Number of times a function call or return occured (Count)
system.switch_cpus8.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus8.exec_context.thread_0.numIdleCycles 102959141.557662                       # Number of idle cycles (Cycle)
system.switch_cpus8.exec_context.thread_0.numBusyCycles 65647613.442338                       # Number of busy cycles (Cycle)
system.switch_cpus8.exec_context.thread_0.notIdleFraction     0.389353                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus8.exec_context.thread_0.idleFraction     0.610647                       # Percentage of idle cycles (Ratio)
system.switch_cpus8.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus8.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus8.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus8.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus8.executeStats0.numStoreInsts      3891644                       # Number of stores executed (Count)
system.switch_cpus8.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus8.executeStats0.numFpAluAccesses      5949583                       # Number of float alu accesses (Count)
system.switch_cpus8.executeStats0.numFpRegReads     10930347                       # Number of times the floating registers were read (Count)
system.switch_cpus8.executeStats0.numFpRegWrites      5763896                       # Number of times the floating registers were written (Count)
system.switch_cpus8.executeStats0.numIntAluAccesses     13346658                       # Number of integer alu accesses (Count)
system.switch_cpus8.executeStats0.numIntRegReads     18295460                       # Number of times the integer registers were read (Count)
system.switch_cpus8.executeStats0.numIntRegWrites      9630607                       # Number of times the integer registers were written (Count)
system.switch_cpus8.executeStats0.numMemRefs      3891644                       # Number of memory refs (Count)
system.switch_cpus8.executeStats0.numMiscRegReads      6181969                       # Number of times the Misc registers were read (Count)
system.switch_cpus8.executeStats0.numMiscRegWrites         5532                       # Number of times the Misc registers were written (Count)
system.switch_cpus8.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus8.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus8.fetchStats0.numInsts     10667450                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus8.fetchStats0.numOps       18618837                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus8.fetchStats0.fetchRate     0.063268                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus8.fetchStats0.numBranches       987361                       # Number of branches fetched (Count)
system.switch_cpus8.fetchStats0.branchRate     0.005856                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus8.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus8.mmu.dtb.rdAccesses        3060630                       # TLB accesses on read requests (Count)
system.switch_cpus8.mmu.dtb.wrAccesses         924073                       # TLB accesses on write requests (Count)
system.switch_cpus8.mmu.dtb.rdMisses            92849                       # TLB misses on read requests (Count)
system.switch_cpus8.mmu.dtb.wrMisses              246                       # TLB misses on write requests (Count)
system.switch_cpus8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus8.mmu.itb.wrAccesses       14957464                       # TLB accesses on write requests (Count)
system.switch_cpus8.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus8.mmu.itb.wrMisses              781                       # TLB misses on write requests (Count)
system.switch_cpus8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.power_state.numTransitions          173                       # Number of power state transitions (Count)
system.switch_cpus8.power_state.ticksClkGated::samples           87                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus8.power_state.ticksClkGated::mean 588719500.011494                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus8.power_state.ticksClkGated::stdev 307252919.098602                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus8.power_state.ticksClkGated::1000-5e+10           87    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus8.power_state.ticksClkGated::min_value     56958500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus8.power_state.ticksClkGated::max_value    994789000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus8.power_state.ticksClkGated::total           87                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus8.power_state.pwrStateResidencyTicks::ON  34048537000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.power_state.pwrStateResidencyTicks::CLK_GATED  51218596501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.power_state.pwrStateResidencyTicks::OFF 21144474982500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus8.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus8.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus8.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus9.numCycles               168880054                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus9.cpi                     13.180241                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.switch_cpus9.ipc                      0.075871                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.switch_cpus9.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus9.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus9.commitStats0.numInsts     12813123                       # Number of instructions committed (thread level) (Count)
system.switch_cpus9.commitStats0.numOps      22412462                       # Number of ops (including micro ops) committed (thread level) (Count)
system.switch_cpus9.commitStats0.numInstsNotNOP            0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.switch_cpus9.commitStats0.numOpsNotNOP            0                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus9.commitStats0.cpi        13.180241                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.switch_cpus9.commitStats0.ipc         0.075871                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.switch_cpus9.commitStats0.numMemRefs            0                       # Number of memory references committed (Count)
system.switch_cpus9.commitStats0.numFpInsts      7129511                       # Number of float instructions (Count)
system.switch_cpus9.commitStats0.numIntInsts     16114852                       # Number of integer instructions (Count)
system.switch_cpus9.commitStats0.numLoadInsts      3576642                       # Number of load instructions (Count)
system.switch_cpus9.commitStats0.numStoreInsts      1140395                       # Number of store instructions (Count)
system.switch_cpus9.commitStats0.numVecInsts            0                       # Number of vector instructions (Count)
system.switch_cpus9.commitStats0.committedInstType::No_OpClass        60708      0.27%      0.27% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::IntAlu     11402395     50.88%     51.15% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::IntMult         3282      0.01%     51.16% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::IntDiv        11080      0.05%     51.21% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatAdd       156852      0.70%     51.91% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatCmp            0      0.00%     51.91% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatCvt          592      0.00%     51.91% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatMult            0      0.00%     51.91% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatMultAcc            0      0.00%     51.91% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatDiv            0      0.00%     51.91% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatMisc            0      0.00%     51.91% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatSqrt            0      0.00%     51.91% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdAdd        37156      0.17%     52.08% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdAddAcc            0      0.00%     52.08% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdAlu      3413679     15.23%     67.31% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdCmp            0      0.00%     67.31% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdCvt          232      0.00%     67.31% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdMisc       788201      3.52%     70.83% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdMult            0      0.00%     70.83% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdMultAcc            0      0.00%     70.83% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     70.83% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdShift        37018      0.17%     70.99% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     70.99% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdDiv            0      0.00%     70.99% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdSqrt            0      0.00%     70.99% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatAdd       866600      3.87%     74.86% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     74.86% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     74.86% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatCvt       803416      3.58%     78.44% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatDiv        12917      0.06%     78.50% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     78.50% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatMult       101297      0.45%     78.95% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     78.95% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     78.95% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     78.95% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     78.95% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     78.95% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     78.95% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     78.95% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     78.95% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdAes            0      0.00%     78.95% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdAesMix            0      0.00%     78.95% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     78.95% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     78.95% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     78.95% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     78.95% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     78.95% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     78.95% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::SimdPredAlu            0      0.00%     78.95% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::Matrix            0      0.00%     78.95% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::MatrixMov            0      0.00%     78.95% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::MatrixOP            0      0.00%     78.95% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::MemRead      3081552     13.75%     92.70% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::MemWrite      1037843      4.63%     97.33% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatMemRead       495090      2.21%     99.54% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::FloatMemWrite       102552      0.46%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorIntegerArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorFloatArith            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorFloatConvert            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorIntegerReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorFloatReduce            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorMisc            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorIntegerExtension            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::VectorConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedInstType::total     22412462                       # Class of committed instruction. (Count)
system.switch_cpus9.commitStats0.committedControl::IsControl      1168656                       # Class of control type instructions committed (Count)
system.switch_cpus9.commitStats0.committedControl::IsDirectControl      1018109                       # Class of control type instructions committed (Count)
system.switch_cpus9.commitStats0.committedControl::IsIndirectControl       150107                       # Class of control type instructions committed (Count)
system.switch_cpus9.commitStats0.committedControl::IsCondControl       846570                       # Class of control type instructions committed (Count)
system.switch_cpus9.commitStats0.committedControl::IsUncondControl       321995                       # Class of control type instructions committed (Count)
system.switch_cpus9.commitStats0.committedControl::IsCall       121478                       # Class of control type instructions committed (Count)
system.switch_cpus9.commitStats0.committedControl::IsReturn       119394                       # Class of control type instructions committed (Count)
system.switch_cpus9.exec_context.thread_0.numMatAluAccesses            0                       # Number of matrix alu accesses (Count)
system.switch_cpus9.exec_context.thread_0.numCallsReturns       240872                       # Number of times a function call or return occured (Count)
system.switch_cpus9.exec_context.thread_0.numMatInsts            0                       # Number of matrix instructions (Count)
system.switch_cpus9.exec_context.thread_0.numIdleCycles 94112424.167306                       # Number of idle cycles (Cycle)
system.switch_cpus9.exec_context.thread_0.numBusyCycles 74767629.832694                       # Number of busy cycles (Cycle)
system.switch_cpus9.exec_context.thread_0.notIdleFraction     0.442726                       # Percentage of non-idle cycles (Ratio)
system.switch_cpus9.exec_context.thread_0.idleFraction     0.557274                       # Percentage of idle cycles (Ratio)
system.switch_cpus9.executeStats0.numInsts            0                       # Number of executed instructions (Count)
system.switch_cpus9.executeStats0.numNop            0                       # Number of nop insts executed (Count)
system.switch_cpus9.executeStats0.numBranches            0                       # Number of branches executed (Count)
system.switch_cpus9.executeStats0.numLoadInsts            0                       # Number of load instructions executed (Count)
system.switch_cpus9.executeStats0.numStoreInsts      4717037                       # Number of stores executed (Count)
system.switch_cpus9.executeStats0.instRate            0                       # Inst execution rate ((Count/Cycle))
system.switch_cpus9.executeStats0.numFpAluAccesses      7129511                       # Number of float alu accesses (Count)
system.switch_cpus9.executeStats0.numFpRegReads     13082119                       # Number of times the floating registers were read (Count)
system.switch_cpus9.executeStats0.numFpRegWrites      6903903                       # Number of times the floating registers were written (Count)
system.switch_cpus9.executeStats0.numIntAluAccesses     16114852                       # Number of integer alu accesses (Count)
system.switch_cpus9.executeStats0.numIntRegReads     22241425                       # Number of times the integer registers were read (Count)
system.switch_cpus9.executeStats0.numIntRegWrites     11666831                       # Number of times the integer registers were written (Count)
system.switch_cpus9.executeStats0.numMemRefs      4717037                       # Number of memory refs (Count)
system.switch_cpus9.executeStats0.numMiscRegReads      7417746                       # Number of times the Misc registers were read (Count)
system.switch_cpus9.executeStats0.numMiscRegWrites         6399                       # Number of times the Misc registers were written (Count)
system.switch_cpus9.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.switch_cpus9.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus9.fetchStats0.numInsts     12813123                       # Number of instructions fetched (thread level) (Count)
system.switch_cpus9.fetchStats0.numOps       22412462                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.switch_cpus9.fetchStats0.fetchRate     0.075871                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus9.fetchStats0.numBranches      1168656                       # Number of branches fetched (Count)
system.switch_cpus9.fetchStats0.branchRate     0.006920                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus9.fetchStats0.numFetchSuspends            0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus9.mmu.dtb.rdAccesses        3687455                       # TLB accesses on read requests (Count)
system.switch_cpus9.mmu.dtb.wrAccesses        1140786                       # TLB accesses on write requests (Count)
system.switch_cpus9.mmu.dtb.rdMisses           110812                       # TLB misses on read requests (Count)
system.switch_cpus9.mmu.dtb.wrMisses              428                       # TLB misses on write requests (Count)
system.switch_cpus9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus9.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus9.mmu.itb.wrAccesses       17975002                       # TLB accesses on write requests (Count)
system.switch_cpus9.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus9.mmu.itb.wrMisses              931                       # TLB misses on write requests (Count)
system.switch_cpus9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus9.power_state.numTransitions          149                       # Number of power state transitions (Count)
system.switch_cpus9.power_state.ticksClkGated::samples           75                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus9.power_state.ticksClkGated::mean 620630966.680000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus9.power_state.ticksClkGated::stdev 333606339.397265                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus9.power_state.ticksClkGated::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus9.power_state.ticksClkGated::min_value        43000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus9.power_state.ticksClkGated::max_value    995214000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus9.power_state.ticksClkGated::total           75                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus9.power_state.pwrStateResidencyTicks::ON  38719837000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus9.power_state.pwrStateResidencyTicks::CLK_GATED  46547322501                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus9.power_state.pwrStateResidencyTicks::OFF 21144474956500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus9.thread_0.numInsts               0                       # Number of Instructions committed (Count)
system.switch_cpus9.thread_0.numOps                 0                       # Number of Ops committed (Count)
system.switch_cpus9.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 21229742116001                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.ruby.network.average_flit_latency 17064.691868                       (Unspecified)
system.ruby.network.average_flit_network_latency 15071.079545                       (Unspecified)
system.ruby.network.average_flit_queueing_latency  1993.612323                       (Unspecified)
system.ruby.network.average_flit_vnet_latency |17270.096727                       |14225.343543                       |12744.687281                       (Unspecified)
system.ruby.network.average_flit_vqueue_latency | 3383.717656                       | 1434.247596                       |  816.543391                       (Unspecified)
system.ruby.network.average_hops             3.897604                       (Unspecified)
system.ruby.network.average_packet_latency 18356.189777                       (Unspecified)
system.ruby.network.average_packet_network_latency 15404.107485                       (Unspecified)
system.ruby.network.average_packet_queueing_latency  2952.082293                       (Unspecified)
system.ruby.network.average_packet_vnet_latency |16058.243293                       |15604.041296                       |12744.687281                       (Unspecified)
system.ruby.network.average_packet_vqueue_latency | 5325.142415                       | 1306.744254                       |  816.543391                       (Unspecified)
system.ruby.network.avg_link_utilization     2.957471                       (Unspecified)
system.ruby.network.avg_vc_load          |    0.696015     23.53%     23.53% |    0.127986      4.33%     27.86% |    0.074360      2.51%     30.38% |    1.607495     54.35%     84.73% |    0.246552      8.34%     93.07% |    0.045358      1.53%     94.60% |    0.136763      4.62%     99.22% |    0.011255      0.38%     99.60% |    0.011687      0.40%    100.00% (Unspecified)
system.ruby.network.avg_vc_load::total       2.957471                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n0        54821                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n1        47862                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n10        52235                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n11        40460                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n12        43750                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n13        41815                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n14        40736                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n15        44286                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n16         2193                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n17         2111                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n18         1622                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n19         1536                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n2        39695                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n20         1966                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n21         1982                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n22         1945                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n23         1938                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n24         1783                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n25         1836                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n26         1832                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n3        39270                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n4        40794                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n5        46765                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n6        43299                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n7        42305                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n8        44359                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n9        43416                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n0        55342                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n1        46949                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n10        60575                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n11        41118                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n12        42513                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n13        41358                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n14        41685                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n15        42561                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n16         1977                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n17         1851                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n18         1387                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n19         1362                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n2        38747                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n20         1846                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n21         1727                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n22         1781                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n23         1745                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n24         1622                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n25         1600                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n26         1322                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n3        37837                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n4        41484                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n5        46319                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n6        43685                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n7        42801                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n8        44739                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n9        42897                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n0        59010                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n1        48097                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n10        67851                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n11        43005                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n12        46431                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n13        42325                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n14        43023                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n15        44734                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n16         1578                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n17         1196                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n18         1521                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n19         1507                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n2        39754                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n20         1432                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n21         1443                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n22         1343                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n23         1435                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n24         1242                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n25         1165                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n26         1810                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n3        40406                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n4        41976                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n5        46946                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n6        45617                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n7        43687                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n8        44304                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n9        45130                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n0        58181                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n1        48704                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n10        62164                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n11        42703                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n12        45270                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n13        43069                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n14        43040                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n15        45586                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n16         1153                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n17         1510                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n18         1589                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n19         1422                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n2        40790                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n20         1403                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n21         1463                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n22         1394                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n23          813                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n24         1178                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n25         1242                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n26         1758                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n3        39748                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n4        42595                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n5        47973                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n6        45465                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n7        42551                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n8        45949                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n9        49219                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n0        45072                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n1        38118                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n10        34837                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n11        32658                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n12        32633                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n13        33684                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n14        34410                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n15        36857                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n16         1142                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n17         1543                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n18         1572                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n19         1527                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n2        36652                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n20         1678                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n21         1603                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n22         1625                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n23         1307                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n24         1708                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n25         1737                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n26         1685                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n3        35976                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n4        36420                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n5        38927                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n6        37962                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n7        32990                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n8        34194                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n9        33520                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n0        55655                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n1        47180                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n10        57520                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n11        42512                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n12        43178                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n13        43115                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n14        41280                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n15        43160                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n16         1371                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n17          862                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n18         1380                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n19         1398                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n2        39490                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n20         1443                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n21         1455                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n22         1221                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n23         1487                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n24         1639                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n25         1504                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n26         1580                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n3        39754                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n4        41370                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n5        46646                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n6        44223                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n7        43119                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n8        44588                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n9        43704                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n0        54848                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n1        46729                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n10        52617                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n11        41827                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n12        41971                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n13        40846                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n14        40812                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n15        42709                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n16         1846                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n17         1677                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n18         1174                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n19         1684                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n2        38199                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n20         1828                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n21         1507                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n22         1689                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n23         1794                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n24         1891                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n25         1873                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n26         1836                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n3        38877                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n4        41657                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n5        46280                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n6        43213                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n7        40898                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n8        43707                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n9        42731                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n0        56070                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n1        49378                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n10        63674                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n11        42393                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n12        43949                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n13        42628                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n14        42054                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n15        44306                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n16         1585                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n17         1562                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n18         1522                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n19          971                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n2        40576                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n20         1319                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n21         1635                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n22         1624                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n23         1589                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n24         1764                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n25         1700                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n26         1822                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n3        39920                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n4        41568                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n5        48162                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n6        45061                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n7        42977                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n8        45063                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n9        44609                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n0        47416                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n1        46511                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n10        61145                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n11        39610                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n12        41227                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n13        40548                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n14        39920                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n15        41355                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n2        37656                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n3        37738                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n4        39533                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n5        45285                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n6        42883                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n7        40956                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n8        43205                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n16.n9        41561                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n0        45879                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n1        44982                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n10        51045                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n11        38764                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n12        39455                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n13        40112                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n14        39802                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n15        41636                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n2        36801                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n3        35917                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n4        38187                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n5        43440                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n6        40850                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n7        40078                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n8        41984                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n17.n9        40580                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n0        46004                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n1        44796                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n10        50997                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n11        39344                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n12        39629                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n13        39110                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n14        39348                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n15        40638                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n2        36545                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n3        35863                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n4        37800                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n5        42604                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n6        39971                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n7        39340                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n8        41935                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n18.n9        39996                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n0        47088                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n1        45254                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n10        50911                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n11        39862                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n12        40175                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n13        39159                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n14        38574                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n15        40379                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n2        35881                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n3        36186                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n4        38627                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n5        42956                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n6        40203                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n7        39753                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n8        42192                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n19.n9        41023                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n0        53947                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n1        47179                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n10        52255                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n11        40529                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n12        46625                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n13        40683                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n14        40685                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n15        43549                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n16         1252                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n17         1172                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n18         1717                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n19         1782                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n2        38128                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n20         1619                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n21         1655                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n22         1662                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n23         1644                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n24         1549                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n25         1206                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n26         1434                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n3        38961                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n4        39898                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n5        45847                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n6        44806                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n7        41240                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n8        43715                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n9        48737                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n0        47785                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n1        47489                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n10        62902                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n11        40691                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n12        42430                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n13        40913                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n14        40419                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n15        42324                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n2        38387                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n3        37749                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n4        39281                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n5        45537                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n6        43853                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n7        42660                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n8        44355                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n20.n9        42909                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n0        45101                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n1        44991                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n10        50764                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n11        39641                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n12        39579                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n13        39384                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n14        38605                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n15        39936                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n2        37564                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n3        35989                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n4        38336                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n5        42559                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n6        40973                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n7        39450                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n8        40810                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n21.n9        40151                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n0        47190                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n1        44941                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n10        68913                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n11        39327                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n12        44834                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n13        40207                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n14        39521                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n15        41544                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n2        37155                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n3        36718                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n4        39160                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n5        43415                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n6        44290                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n7        41491                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n8        42729                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n22.n9        48174                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n0        45901                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n1        44649                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n10        48768                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n11        38257                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n12        39094                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n13        39599                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n14        39102                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n15        40464                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n2        36356                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n3        35665                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n4        38248                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n5        43516                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n6        40961                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n7        39065                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n8        41290                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n23.n9        39729                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n0        47356                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n1        46355                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n10        58006                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n11        39226                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n12        40497                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n13        39544                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n14        38941                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n15        41221                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n2        37100                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n3        36159                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n4        38333                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n5        44401                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n6        42016                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n7        39655                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n8        42239                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n24.n9        40734                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n0        46822                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n1        45516                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n10        49701                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n11        39048                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n12        39614                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n13        39486                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n14        38711                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n15        41894                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n2        36476                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n3        35853                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n4        37933                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n5        43456                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n6        41612                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n7        39988                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n8        41948                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n25.n9        41197                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n0        46894                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n1        45522                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n10        59935                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n11        38273                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n12        39634                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n13        38447                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n14        38920                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n15        41456                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n16            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n17            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n18            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n19            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n2        37340                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n20            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n21            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n22            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n23            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n24            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n25            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n26            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n3        35930                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n4        37667                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n5        43161                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n6        41963                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n7        40222                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n8        41481                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n26.n9        40132                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n0        59304                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n1        52661                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n10        61267                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n11        45522                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n12        46670                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n13        46473                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n14        46361                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n15        48260                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n16         1269                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n17         1343                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n18         1878                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n19         1897                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n2        43749                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n20         1695                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n21         1723                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n22         1657                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n23         1644                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n24         1288                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n25         1666                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n26         1615                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n3        43499                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n4        46425                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n5        53084                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n6        48857                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n7        46044                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n8        48317                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n9        47729                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n0        70920                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n1        60877                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n10        73748                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n11        53534                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n12        56600                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n13        53883                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n14        54613                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n15        56571                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n16         1731                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n17         1789                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n18         1682                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n19         1743                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n2        50872                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n20         1922                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n21         1968                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n22         1349                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n23         1293                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n24          944                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n25         1470                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n26         1544                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n3        50822                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n4        53981                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n5        63778                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n6        58088                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n7        54810                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n8        56495                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n9        56375                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n0        61807                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n1        55020                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n10        61754                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n11        48039                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n12        49374                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n13        47699                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n14        47543                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n15        50456                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n16         1757                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n17         1673                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n18         1652                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n19         1688                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n2        44397                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n20         1854                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n21         1834                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n22         1265                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n23         1368                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n24         1414                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n25          917                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n26         1418                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n3        44708                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n4        47369                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n5        54273                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n6        49029                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n7        47530                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n8        49938                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n9        47433                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n0        54741                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n1        47127                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n10        61098                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n11        41387                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n12        41601                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n13        41020                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n14        39403                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n15        42855                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n16         1582                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n17         1646                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n18         1593                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n19         1685                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n2        38564                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n20         1287                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n21         1301                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n22         1829                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n23         1803                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n24         1475                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n25         1403                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n26          851                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n3        38228                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n4        40357                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n5        44579                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n6        44154                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n7        42500                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n8        43660                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n9        42446                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n0        54040                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n1        47182                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n10        52642                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n11        40321                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n12        42433                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n13        42091                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n14        41430                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n15        43746                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n16         1632                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n17         1638                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n18         1610                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n19         1592                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n2        38475                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n20         1193                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n21         1213                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n22         1857                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n23         1712                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n24         1437                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n25         1444                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n26         1396                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n3        39283                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n4        41248                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n5        45185                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n6        43486                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n7        41760                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n8        43816                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n9        42237                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n0        56097                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n1        48351                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n10        52438                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n11        41737                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n12        42776                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n13        42579                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n14        41406                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n15        43335                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n16         2208                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n17         2228                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n18         2253                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n19         1915                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n2        39921                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n20         1591                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n21         2117                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n22         2145                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n23         2098                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n24         2509                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n25         2580                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n26         1985                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n3        39018                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n4        42293                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n5        46288                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n6        43155                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n7        42607                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n8        45094                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n9        42493                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n0        65302                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n1        58461                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n10        70411                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n11        49005                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n12        51614                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n13        49455                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n14        49400                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n15        52855                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n16         1530                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n17         1488                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n18         1213                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n19         1554                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n2        46841                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n20         1388                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n21          876                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n22         1392                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n23         1460                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n24         1849                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n25         1730                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n26         1205                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n3        45950                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n4        48101                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n5        56096                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n6        53041                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n7        49838                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n8        52714                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n9        51202                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n0        45259                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n1        45567                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n10        48913                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n11        47653                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n12        36213                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n13        45899                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n14        45276                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n15        45877                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n16        36518                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n17        35396                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n18        35313                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n19        36027                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n2        43786                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n20        36751                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n21        34902                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n22        36269                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n23        35260                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n24        36216                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n25        36007                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n26        35897                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n3        47585                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n4        56864                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n5        50352                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n6        44912                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n7        43981                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n8        45437                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n9        52969                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n0        39264                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n1        36547                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n10        37656                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n11        38010                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n12        27495                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n13        36594                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n14        36376                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n15        38532                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n16        36078                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n17        34868                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n18        34659                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n19        35039                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n2        36893                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n20        36979                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n21        34911                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n22        34884                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n23        34653                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n24        35857                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n25        35143                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n26        35271                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n3        41182                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n4        47982                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n5        42912                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n6        36969                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n7        37188                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n8        37512                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n9        45663                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n0        42699                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n1        46108                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n10        51603                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n11        47912                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n12        25760                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n13        44511                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n14        40831                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n15        48751                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n16        46130                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n17        39325                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n18        39200                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n19        39232                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n2        40679                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n20        47434                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n21        39059                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n22        50903                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n23        37765                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n24        43996                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n25        38422                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n26        45312                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n3        47361                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n4        56786                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n5        47640                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n6        46199                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n7        41236                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n8        40549                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n9        53911                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n0        32706                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n1        31885                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n10        33796                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n11        33083                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n12        24058                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n13        33122                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n14        32504                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n15        32811                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n16        30249                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n17        29747                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n18        29965                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n19        30356                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n2        31514                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n20        31080                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n21        30213                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n22        30662                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n23        29120                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n24        30002                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n25        29807                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n26        29622                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n3        35113                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n4        41208                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n5        37142                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n6        32311                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n7        30997                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n8        31761                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n9        37913                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n0        34259                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n1        32469                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n10        35981                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n11        34729                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n12        23850                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n13        33631                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n14        31713                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n15        32937                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n16        30869                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n17        29716                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n18        29737                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n19        30072                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n2        35953                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n20        31856                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n21        29895                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n22        34280                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n23        29366                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n24        30572                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n25        30082                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n26        29981                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n3        35262                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n4        42334                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n5        37296                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n6        31953                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n7        32029                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n8        32649                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n9        39471                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n0        33897                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n1        31661                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n10        33057                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n11        33720                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n12        25456                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n13        33342                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n14        31538                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n15        32832                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n16        31143                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n17        30552                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n18        29923                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n19        30026                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n2        31490                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n20        31366                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n21        30077                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n22        30635                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n23        30260                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n24        30519                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n25        30201                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n26        29467                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n3        35904                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n4        41540                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n5        36659                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n6        31662                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n7        32752                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n8        32988                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n9        38289                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n0        32774                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n1        31539                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n10        33098                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n11        33224                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n12        25158                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n13        31625                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n14        31203                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n15        32798                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n16        30254                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n17        30105                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n18        29686                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n19        29505                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n2        30718                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n20        30773                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n21        29366                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n22        29940                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n23        29612                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n24        29594                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n25        29397                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n26        29443                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n3        35628                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n4        41417                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n5        35837                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n6        30245                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n7        31821                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n8        31532                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n9        37551                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n0        35380                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n1        32836                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n10        35103                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n11        35164                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n12        26938                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n13        33227                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n14        33442                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n15        34042                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n16        31709                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n17        31756                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n18        31150                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n19        30805                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n2        33723                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n20        32418                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n21        30539                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n22        31702                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n23        30865                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n24        31635                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n25        32008                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n26        31813                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n3        36751                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n4        43048                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n5        38726                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n6        33093                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n7        33512                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n8        33087                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n9        40671                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n0         2574                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n1         2346                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n10         1845                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n11         1291                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n12         1172                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n13         1669                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n14         1790                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n15         1663                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n16            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n17          252                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n18          214                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n19          218                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n2         1474                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n20          232                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n21          184                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n22          186                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n23          180                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n24          202                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n25          190                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n26          159                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n3         1401                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n4         1947                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n5         2187                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n6         1885                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n7         1897                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n8         1729                       (Unspecified)
system.ruby.network.data_traffic_distribution.n16.n9         1850                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n0         2717                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n1         1975                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n10         1369                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n11         1797                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n12         1713                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n13         1030                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n14         1675                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n15         1779                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n16          228                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n17            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n18          239                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n19          182                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n2         1382                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n20          141                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n21          149                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n22          139                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n23          177                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n24          189                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n25          168                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n26          156                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n3         1558                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n4         2240                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n5         1817                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n6         1866                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n7         2009                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n8         1840                       (Unspecified)
system.ruby.network.data_traffic_distribution.n17.n9         1675                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n0         1918                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n1         1358                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n10         1633                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n11         1757                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n12         1606                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n13         1605                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n14         1028                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n15         1845                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n16          253                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n17          286                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n18            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n19          266                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n2         1990                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n20          217                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n21          169                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n22          136                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n23          163                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n24          165                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n25          200                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n26          168                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n3         2369                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n4         2107                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n5         1871                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n6         1762                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n7         2002                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n8         1874                       (Unspecified)
system.ruby.network.data_traffic_distribution.n18.n9         1458                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n0         1751                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n1         1422                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n10         1758                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n11         1559                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n12         1610                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n13         1688                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n14         1830                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n15         1051                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n16          217                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n17          190                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n18          233                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n19            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n2         2241                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n20          299                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n21          157                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n22          157                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n23          152                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n24          161                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n25          111                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n26          199                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n3         2176                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n4         2036                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n5         1984                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n6         2049                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n7         1764                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n8         1425                       (Unspecified)
system.ruby.network.data_traffic_distribution.n19.n9         1943                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n0        31587                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n1        29486                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n10        30449                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n11        31338                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n12        26241                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n13        30248                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n14        28704                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n15        31017                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n16        28407                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n17        27914                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n18        27702                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n19        27414                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n2        29343                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n20        29152                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n21        28431                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n22        28048                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n23        27753                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n24        28196                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n25        27541                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n26        28210                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n3        34173                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n4        39013                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n5        34084                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n6        29736                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n7        29990                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n8        30212                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n9        35549                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n0         2288                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n1         2086                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n10         1719                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n11         1566                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n12         1636                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n13         1720                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n14         1808                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n15         1427                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n16          230                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n17          190                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n18          199                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n19          208                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n2         1941                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n20            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n21          188                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n22          207                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n23          192                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n24          234                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n25          234                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n26          203                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n3         1944                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n4         2209                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n5         2310                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n6         1450                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n7         1337                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n8         1042                       (Unspecified)
system.ruby.network.data_traffic_distribution.n20.n9         1790                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n0         2502                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n1         1820                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n10         1614                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n11         1668                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n12         1787                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n13         1656                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n14         1491                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n15         1833                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n16          183                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n17          196                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n18          161                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n19          139                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n2         1903                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n20          141                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n21            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n22          218                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n23          262                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n24          154                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n25          156                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n26          201                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n3         2015                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n4         2573                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n5         2100                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n6         1362                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n7         1443                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n8         1742                       (Unspecified)
system.ruby.network.data_traffic_distribution.n21.n9         1067                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n0         2369                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n1         1919                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n10          972                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n11         2133                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n12         1902                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n13         1391                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n14         1663                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n15         1798                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n16          180                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n17          158                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n18          178                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n19          170                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n2         1861                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n20          180                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n21          206                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n22            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n23          232                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n24          194                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n25          174                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n26          201                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n3         2063                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n4         1691                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n5         1344                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n6         2010                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n7         2311                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n8         1646                       (Unspecified)
system.ruby.network.data_traffic_distribution.n22.n9         1660                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n0         2270                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n1         1937                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n10         1682                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n11          930                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n12         1371                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n13         1767                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n14         1829                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n15         1704                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n16          145                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n17          187                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n18          179                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n19          156                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n2         2066                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n20          177                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n21          194                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n22          203                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n23            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n24          238                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n25          239                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n26          190                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n3         1910                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n4         1495                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n5         1520                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n6         2246                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n7         1984                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n8         1601                       (Unspecified)
system.ruby.network.data_traffic_distribution.n23.n9         1743                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n0         2030                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n1         1707                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n10         1433                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n11         1327                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n12         1824                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n13         2040                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n14         1983                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n15         1931                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n16          180                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n17          213                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n18          145                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n19          151                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n2         1900                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n20          212                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n21          154                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n22          195                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n23          309                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n24            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n25          232                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n26          219                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n3         1421                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n4         1150                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n5         1657                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n6         1634                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n7         1600                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n8         2068                       (Unspecified)
system.ruby.network.data_traffic_distribution.n24.n9         2403                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n0         2200                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n1         1600                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n10         1322                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n11         1458                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n12         2079                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n13         1744                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n14         1921                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n15         1965                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n16          177                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n17          191                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n18          186                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n19          117                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n2         1332                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n20          208                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n21          155                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n22          186                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n23          210                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n24          193                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n25            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n26          317                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n3         1871                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n4         1898                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n5          999                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n6         1519                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n7         1625                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n8         2361                       (Unspecified)
system.ruby.network.data_traffic_distribution.n25.n9         2045                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n0         2184                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n1         1353                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n10         2013                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n11         2270                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n12         1919                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n13         1847                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n14         1826                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n15         2142                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n16          181                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n17          167                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n18          189                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n19          163                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n2         1615                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n20          235                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n21          148                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n22          189                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n23          155                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n24          202                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n25          288                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n26            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n3         1824                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n4         1844                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n5         1539                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n6         1009                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n7         1696                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n8         1427                       (Unspecified)
system.ruby.network.data_traffic_distribution.n26.n9         1401                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n0        30589                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n1        28701                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n10        30662                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n11        30129                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n12        25954                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n13        30120                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n14        29308                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n15        29828                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n16        28168                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n17        26893                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n18        27259                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n19        27226                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n2        30210                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n20        28351                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n21        27067                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n22        27720                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n23        26845                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n24        26980                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n25        26934                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n26        26973                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n3        32852                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n4        38577                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n5        34199                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n6        29601                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n7        30102                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n8        29002                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n9        34962                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n0        32514                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n1        32038                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n10        32338                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n11        32553                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n12        26265                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n13        31891                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n14        31602                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n15        31394                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n16        30027                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n17        29168                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n18        28950                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n19        29338                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n2        30840                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n20        29973                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n21        29432                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n22        29734                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n23        28995                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n24        29042                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n25        28949                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n26        28648                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n3        35484                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n4        40532                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n5        36845                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n6        30849                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n7        31325                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n8        31645                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n9        36882                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n0        37655                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n1        35922                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n10        36445                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n11        37264                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n12        28511                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n13        35919                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n14        35223                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n15        37057                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n16        34877                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n17        33268                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n18        32782                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n19        33131                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n2        35611                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n20        35084                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n21        32772                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n22        33240                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n23        33349                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n24        34228                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n25        33161                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n26        33054                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n3        41017                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n4        49280                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n5        41532                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n6        34454                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n7        34998                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n8        35602                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n9        42814                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n0        34662                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n1        33582                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n10        34736                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n11        35056                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n12        27933                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n13        33751                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n14        32934                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n15        34419                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n16        32502                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n17        30941                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n18        30375                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n19        30820                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n2        34565                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n20        33187                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n21        30971                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n22        33414                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n23        31294                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n24        31897                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n25        31557                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n26        31720                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n3        37783                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n4        43914                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n5        37141                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n6        33852                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n7        34144                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n8        32765                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n9        40401                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n0        33299                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n1        32835                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n10        33323                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n11        31875                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n12        23806                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n13        32801                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n14        31019                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n15        32341                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n16        30673                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n17        30118                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n18        29705                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n19        29643                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n2        31798                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n20        31764                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n21        29594                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n22        31157                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n23        29320                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n24        29692                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n25        29838                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n26        30200                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n3        35473                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n4        41058                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n5        35892                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n6        32834                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n7        31751                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n8        31826                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n9        37645                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n0        35280                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n1        34371                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n10        33971                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n11        34880                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n12        24935                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n13        34709                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n14        33667                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n15        34501                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n16        32682                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n17        31937                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n18        31782                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n19        31866                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n2        33590                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n20        33561                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n21        31067                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n22        32279                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n23        31274                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n24        32115                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n25        32036                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n26        31321                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n3        36778                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n4        42719                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n5        38334                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n6        33388                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n7        33578                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n8        34116                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n9        40918                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n0        34741                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n1        32692                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n10        34329                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n11        37463                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n12        24671                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n13        33242                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n14        32253                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n15        34036                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n16        31310                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n17        30467                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n18        30125                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n19        30990                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n2        36736                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n20        32378                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n21        30207                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n22        36117                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n23        29943                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n24        30996                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n25        31070                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n26        30234                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n3        36470                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n4        43060                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n5        35880                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n6        32177                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n7        32249                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n8        32691                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n9        38806                       (Unspecified)
system.ruby.network.ext_in_link_utilization     87778870                       (Unspecified)
system.ruby.network.ext_out_link_utilization     87778861                       (Unspecified)
system.ruby.network.flit_network_latency |460950798000                       |801471119000                       | 60500279500                       (Unspecified)
system.ruby.network.flit_queueing_latency | 90313759000                       | 80807048500                       |  3876211500                       (Unspecified)
system.ruby.network.flits_injected       |    26690691     30.41%     30.41% |    56341083     64.19%     94.59% |     4747098      5.41%    100.00% (Unspecified)
system.ruby.network.flits_injected::total     87778872                       (Unspecified)
system.ruby.network.flits_received       |    26690690     30.41%     30.41% |    56341073     64.19%     94.59% |     4747098      5.41%    100.00% (Unspecified)
system.ruby.network.flits_received::total     87778861                       (Unspecified)
system.ruby.network.int_link_utilization    342127218                       (Unspecified)
system.ruby.network.packet_network_latency |236084599500                       |234729237000                       | 60500279500                       (Unspecified)
system.ruby.network.packet_queueing_latency | 78289019000                       | 19657156500                       |  3876211500                       (Unspecified)
system.ruby.network.packets_injected     |    14701771     42.62%     42.62% |    15042851     43.61%     86.24% |     4747098     13.76%    100.00% (Unspecified)
system.ruby.network.packets_injected::total     34491720                       (Unspecified)
system.ruby.network.packets_received     |    14701770     42.62%     42.62% |    15042849     43.61%     86.24% |     4747098     13.76%    100.00% (Unspecified)
system.ruby.network.packets_received::total     34491717                       (Unspecified)
system.ruby.network.routers111.buffer_reads      9653600                       (Unspecified)
system.ruby.network.routers111.buffer_writes      9653600                       (Unspecified)
system.ruby.network.routers111.crossbar_activity      9653599                       (Unspecified)
system.ruby.network.routers111.forwarded_packets            0                       (Unspecified)
system.ruby.network.routers111.generated_packets      1867711                       (Unspecified)
system.ruby.network.routers111.received_packets      1919881                       (Unspecified)
system.ruby.network.routers111.sw_input_arbiter_activity      9713595                       (Unspecified)
system.ruby.network.routers111.sw_output_arbiter_activity      9653599                       (Unspecified)
system.ruby.network.routers112.buffer_reads     18333998                       (Unspecified)
system.ruby.network.routers112.buffer_writes     18333998                       (Unspecified)
system.ruby.network.routers112.crossbar_activity     18333998                       (Unspecified)
system.ruby.network.routers112.forwarded_packets      3672752                       (Unspecified)
system.ruby.network.routers112.generated_packets      1733947                       (Unspecified)
system.ruby.network.routers112.received_packets      1775147                       (Unspecified)
system.ruby.network.routers112.sw_input_arbiter_activity     18720184                       (Unspecified)
system.ruby.network.routers112.sw_output_arbiter_activity     18333998                       (Unspecified)
system.ruby.network.routers113.buffer_reads     14384179                       (Unspecified)
system.ruby.network.routers113.buffer_writes     14384179                       (Unspecified)
system.ruby.network.routers113.crossbar_activity     14384177                       (Unspecified)
system.ruby.network.routers113.forwarded_packets      2553992                       (Unspecified)
system.ruby.network.routers113.generated_packets      1533414                       (Unspecified)
system.ruby.network.routers113.received_packets      1561794                       (Unspecified)
system.ruby.network.routers113.sw_input_arbiter_activity     14625960                       (Unspecified)
system.ruby.network.routers113.sw_output_arbiter_activity     14384177                       (Unspecified)
system.ruby.network.routers121.buffer_reads     20923345                       (Unspecified)
system.ruby.network.routers121.buffer_writes     20923345                       (Unspecified)
system.ruby.network.routers121.crossbar_activity     20923345                       (Unspecified)
system.ruby.network.routers121.forwarded_packets      5030943                       (Unspecified)
system.ruby.network.routers121.generated_packets      1597109                       (Unspecified)
system.ruby.network.routers121.received_packets      1601041                       (Unspecified)
system.ruby.network.routers121.sw_input_arbiter_activity     21211845                       (Unspecified)
system.ruby.network.routers121.sw_output_arbiter_activity     20923345                       (Unspecified)
system.ruby.network.routers122.buffer_reads     35050711                       (Unspecified)
system.ruby.network.routers122.buffer_writes     35050711                       (Unspecified)
system.ruby.network.routers122.crossbar_activity     35050711                       (Unspecified)
system.ruby.network.routers122.forwarded_packets     10261570                       (Unspecified)
system.ruby.network.routers122.generated_packets      1790655                       (Unspecified)
system.ruby.network.routers122.received_packets      1746650                       (Unspecified)
system.ruby.network.routers122.sw_input_arbiter_activity     36361633                       (Unspecified)
system.ruby.network.routers122.sw_output_arbiter_activity     35050711                       (Unspecified)
system.ruby.network.routers123.buffer_reads     24176602                       (Unspecified)
system.ruby.network.routers123.buffer_writes     24176602                       (Unspecified)
system.ruby.network.routers123.crossbar_activity     24176602                       (Unspecified)
system.ruby.network.routers123.forwarded_packets      5927491                       (Unspecified)
system.ruby.network.routers123.generated_packets      1791459                       (Unspecified)
system.ruby.network.routers123.received_packets      1801472                       (Unspecified)
system.ruby.network.routers123.sw_input_arbiter_activity     24791368                       (Unspecified)
system.ruby.network.routers123.sw_output_arbiter_activity     24176602                       (Unspecified)
system.ruby.network.routers131.buffer_reads     16368583                       (Unspecified)
system.ruby.network.routers131.buffer_writes     16368583                       (Unspecified)
system.ruby.network.routers131.crossbar_activity     16368583                       (Unspecified)
system.ruby.network.routers131.forwarded_packets      3120324                       (Unspecified)
system.ruby.network.routers131.generated_packets      1630491                       (Unspecified)
system.ruby.network.routers131.received_packets      1677736                       (Unspecified)
system.ruby.network.routers131.sw_input_arbiter_activity     16569260                       (Unspecified)
system.ruby.network.routers131.sw_output_arbiter_activity     16368583                       (Unspecified)
system.ruby.network.routers132.buffer_reads     21995580                       (Unspecified)
system.ruby.network.routers132.buffer_writes     21995580                       (Unspecified)
system.ruby.network.routers132.crossbar_activity     21995578                       (Unspecified)
system.ruby.network.routers132.forwarded_packets      5457287                       (Unspecified)
system.ruby.network.routers132.generated_packets      1577379                       (Unspecified)
system.ruby.network.routers132.received_packets      1628125                       (Unspecified)
system.ruby.network.routers132.sw_input_arbiter_activity     22506923                       (Unspecified)
system.ruby.network.routers132.sw_output_arbiter_activity     21995578                       (Unspecified)
system.ruby.network.routers133.buffer_reads     22344686                       (Unspecified)
system.ruby.network.routers133.buffer_writes     22344686                       (Unspecified)
system.ruby.network.routers133.crossbar_activity     22344686                       (Unspecified)
system.ruby.network.routers133.forwarded_packets      5467331                       (Unspecified)
system.ruby.network.routers133.generated_packets      1644872                       (Unspecified)
system.ruby.network.routers133.received_packets      1677739                       (Unspecified)
system.ruby.network.routers133.sw_input_arbiter_activity     22999536                       (Unspecified)
system.ruby.network.routers133.sw_output_arbiter_activity     22344686                       (Unspecified)
system.ruby.network.routers211.buffer_reads     34536797                       (Unspecified)
system.ruby.network.routers211.buffer_writes     34536797                       (Unspecified)
system.ruby.network.routers211.crossbar_activity     34536797                       (Unspecified)
system.ruby.network.routers211.forwarded_packets     10062915                       (Unspecified)
system.ruby.network.routers211.generated_packets      1761304                       (Unspecified)
system.ruby.network.routers211.received_packets      1763506                       (Unspecified)
system.ruby.network.routers211.sw_input_arbiter_activity     35774459                       (Unspecified)
system.ruby.network.routers211.sw_output_arbiter_activity     34536797                       (Unspecified)
system.ruby.network.routers212.buffer_reads     22989045                       (Unspecified)
system.ruby.network.routers212.buffer_writes     22989045                       (Unspecified)
system.ruby.network.routers212.crossbar_activity     22989045                       (Unspecified)
system.ruby.network.routers212.forwarded_packets      5039844                       (Unspecified)
system.ruby.network.routers212.generated_packets      1947282                       (Unspecified)
system.ruby.network.routers212.received_packets      2023539                       (Unspecified)
system.ruby.network.routers212.sw_input_arbiter_activity     23346667                       (Unspecified)
system.ruby.network.routers212.sw_output_arbiter_activity     22989045                       (Unspecified)
system.ruby.network.routers213.buffer_reads     21431564                       (Unspecified)
system.ruby.network.routers213.buffer_writes     21431564                       (Unspecified)
system.ruby.network.routers213.crossbar_activity     21431564                       (Unspecified)
system.ruby.network.routers213.forwarded_packets      5157221                       (Unspecified)
system.ruby.network.routers213.generated_packets      1620679                       (Unspecified)
system.ruby.network.routers213.received_packets      1634816                       (Unspecified)
system.ruby.network.routers213.sw_input_arbiter_activity     22015655                       (Unspecified)
system.ruby.network.routers213.sw_output_arbiter_activity     21431564                       (Unspecified)
system.ruby.network.routers221.buffer_reads     17293808                       (Unspecified)
system.ruby.network.routers221.buffer_writes     17293808                       (Unspecified)
system.ruby.network.routers221.crossbar_activity     17293808                       (Unspecified)
system.ruby.network.routers221.forwarded_packets      3790626                       (Unspecified)
system.ruby.network.routers221.generated_packets      1474979                       (Unspecified)
system.ruby.network.routers221.received_packets      1548935                       (Unspecified)
system.ruby.network.routers221.sw_input_arbiter_activity     17597364                       (Unspecified)
system.ruby.network.routers221.sw_output_arbiter_activity     17293808                       (Unspecified)
system.ruby.network.routers222.buffer_reads      8246546                       (Unspecified)
system.ruby.network.routers222.buffer_writes      8246546                       (Unspecified)
system.ruby.network.routers222.crossbar_activity      8246546                       (Unspecified)
system.ruby.network.routers222.forwarded_packets            0                       (Unspecified)
system.ruby.network.routers222.generated_packets      1602790                       (Unspecified)
system.ruby.network.routers222.received_packets      1625564                       (Unspecified)
system.ruby.network.routers222.sw_input_arbiter_activity      8282873                       (Unspecified)
system.ruby.network.routers222.sw_output_arbiter_activity      8246546                       (Unspecified)
system.ruby.network.routers223.buffer_reads     12917212                       (Unspecified)
system.ruby.network.routers223.buffer_writes     12917212                       (Unspecified)
system.ruby.network.routers223.crossbar_activity     12917212                       (Unspecified)
system.ruby.network.routers223.forwarded_packets      1915043                       (Unspecified)
system.ruby.network.routers223.generated_packets      1570563                       (Unspecified)
system.ruby.network.routers223.received_packets      1604166                       (Unspecified)
system.ruby.network.routers223.sw_input_arbiter_activity     13091220                       (Unspecified)
system.ruby.network.routers223.sw_output_arbiter_activity     12917212                       (Unspecified)
system.ruby.network.routers231.buffer_reads     19012631                       (Unspecified)
system.ruby.network.routers231.buffer_writes     19012631                       (Unspecified)
system.ruby.network.routers231.crossbar_activity     19012631                       (Unspecified)
system.ruby.network.routers231.forwarded_packets      4128819                       (Unspecified)
system.ruby.network.routers231.generated_packets      1654624                       (Unspecified)
system.ruby.network.routers231.received_packets      1682636                       (Unspecified)
system.ruby.network.routers231.sw_input_arbiter_activity     19348228                       (Unspecified)
system.ruby.network.routers231.sw_output_arbiter_activity     19012631                       (Unspecified)
system.ruby.network.routers232.buffer_reads      9927046                       (Unspecified)
system.ruby.network.routers232.buffer_writes      9927046                       (Unspecified)
system.ruby.network.routers232.crossbar_activity      9927046                       (Unspecified)
system.ruby.network.routers232.forwarded_packets      2640276                       (Unspecified)
system.ruby.network.routers232.generated_packets       717286                       (Unspecified)
system.ruby.network.routers232.received_packets       549376                       (Unspecified)
system.ruby.network.routers232.sw_input_arbiter_activity      9956200                       (Unspecified)
system.ruby.network.routers232.sw_output_arbiter_activity      9927046                       (Unspecified)
system.ruby.network.routers233.buffer_reads     15633647                       (Unspecified)
system.ruby.network.routers233.buffer_writes     15633647                       (Unspecified)
system.ruby.network.routers233.crossbar_activity     15633647                       (Unspecified)
system.ruby.network.routers233.forwarded_packets      4909419                       (Unspecified)
system.ruby.network.routers233.generated_packets       689722                       (Unspecified)
system.ruby.network.routers233.received_packets       529490                       (Unspecified)
system.ruby.network.routers233.sw_input_arbiter_activity     15929877                       (Unspecified)
system.ruby.network.routers233.sw_output_arbiter_activity     15633647                       (Unspecified)
system.ruby.network.routers311.buffer_reads     17043623                       (Unspecified)
system.ruby.network.routers311.buffer_writes     17043623                       (Unspecified)
system.ruby.network.routers311.crossbar_activity     17043623                       (Unspecified)
system.ruby.network.routers311.forwarded_packets      5491960                       (Unspecified)
system.ruby.network.routers311.generated_packets       684126                       (Unspecified)
system.ruby.network.routers311.received_packets       525601                       (Unspecified)
system.ruby.network.routers311.sw_input_arbiter_activity     17208908                       (Unspecified)
system.ruby.network.routers311.sw_output_arbiter_activity     17043623                       (Unspecified)
system.ruby.network.routers312.buffer_reads     11140296                       (Unspecified)
system.ruby.network.routers312.buffer_writes     11140296                       (Unspecified)
system.ruby.network.routers312.crossbar_activity     11140296                       (Unspecified)
system.ruby.network.routers312.forwarded_packets      3156763                       (Unspecified)
system.ruby.network.routers312.generated_packets       688386                       (Unspecified)
system.ruby.network.routers312.received_packets       528523                       (Unspecified)
system.ruby.network.routers312.sw_input_arbiter_activity     11223232                       (Unspecified)
system.ruby.network.routers312.sw_output_arbiter_activity     11140296                       (Unspecified)
system.ruby.network.routers313.buffer_reads      8488550                       (Unspecified)
system.ruby.network.routers313.buffer_writes      8488550                       (Unspecified)
system.ruby.network.routers313.crossbar_activity      8488550                       (Unspecified)
system.ruby.network.routers313.forwarded_packets      2048639                       (Unspecified)
system.ruby.network.routers313.generated_packets       730042                       (Unspecified)
system.ruby.network.routers313.received_packets       559613                       (Unspecified)
system.ruby.network.routers313.sw_input_arbiter_activity      8504421                       (Unspecified)
system.ruby.network.routers313.sw_output_arbiter_activity      8488550                       (Unspecified)
system.ruby.network.routers321.buffer_reads     10758514                       (Unspecified)
system.ruby.network.routers321.buffer_writes     10758514                       (Unspecified)
system.ruby.network.routers321.crossbar_activity     10758514                       (Unspecified)
system.ruby.network.routers321.forwarded_packets      3012217                       (Unspecified)
system.ruby.network.routers321.generated_packets       684220                       (Unspecified)
system.ruby.network.routers321.received_packets       525709                       (Unspecified)
system.ruby.network.routers321.sw_input_arbiter_activity     10840822                       (Unspecified)
system.ruby.network.routers321.sw_output_arbiter_activity     10758514                       (Unspecified)
system.ruby.network.routers322.buffer_reads     14320945                       (Unspecified)
system.ruby.network.routers322.buffer_writes     14320945                       (Unspecified)
system.ruby.network.routers322.crossbar_activity     14320945                       (Unspecified)
system.ruby.network.routers322.forwarded_packets      4323508                       (Unspecified)
system.ruby.network.routers322.generated_packets       730215                       (Unspecified)
system.ruby.network.routers322.received_packets       558578                       (Unspecified)
system.ruby.network.routers322.sw_input_arbiter_activity     14439796                       (Unspecified)
system.ruby.network.routers322.sw_output_arbiter_activity     14320945                       (Unspecified)
system.ruby.network.routers323.buffer_reads      7252276                       (Unspecified)
system.ruby.network.routers323.buffer_writes      7252276                       (Unspecified)
system.ruby.network.routers323.crossbar_activity      7252276                       (Unspecified)
system.ruby.network.routers323.forwarded_packets      1635881                       (Unspecified)
system.ruby.network.routers323.generated_packets       680627                       (Unspecified)
system.ruby.network.routers323.received_packets       522836                       (Unspecified)
system.ruby.network.routers323.sw_input_arbiter_activity      7262709                       (Unspecified)
system.ruby.network.routers323.sw_output_arbiter_activity      7252276                       (Unspecified)
system.ruby.network.routers331.buffer_reads      6623002                       (Unspecified)
system.ruby.network.routers331.buffer_writes      6623002                       (Unspecified)
system.ruby.network.routers331.crossbar_activity      6623002                       (Unspecified)
system.ruby.network.routers331.forwarded_packets      1361872                       (Unspecified)
system.ruby.network.routers331.generated_packets       701901                       (Unspecified)
system.ruby.network.routers331.received_packets       538761                       (Unspecified)
system.ruby.network.routers331.sw_input_arbiter_activity      6647323                       (Unspecified)
system.ruby.network.routers331.sw_output_arbiter_activity      6623002                       (Unspecified)
system.ruby.network.routers332.buffer_reads      5924433                       (Unspecified)
system.ruby.network.routers332.buffer_writes      5924433                       (Unspecified)
system.ruby.network.routers332.crossbar_activity      5924433                       (Unspecified)
system.ruby.network.routers332.forwarded_packets      1101253                       (Unspecified)
system.ruby.network.routers332.generated_packets       689134                       (Unspecified)
system.ruby.network.routers332.received_packets       529218                       (Unspecified)
system.ruby.network.routers332.sw_input_arbiter_activity      5942919                       (Unspecified)
system.ruby.network.routers332.sw_output_arbiter_activity      5924433                       (Unspecified)
system.ruby.network.routers333.buffer_reads      3134867                       (Unspecified)
system.ruby.network.routers333.buffer_writes      3134867                       (Unspecified)
system.ruby.network.routers333.crossbar_activity      3134867                       (Unspecified)
system.ruby.network.routers333.forwarded_packets            0                       (Unspecified)
system.ruby.network.routers333.generated_packets       696803                       (Unspecified)
system.ruby.network.routers333.received_packets       534272                       (Unspecified)
system.ruby.network.routers333.sw_input_arbiter_activity      3135495                       (Unspecified)
system.ruby.network.routers333.sw_output_arbiter_activity      3134867                       (Unspecified)

---------- End Simulation Statistics   ----------
