Coverage Report by instance with details

=================================================================================
=== Instance: /top/SPI_wrapper/sva_try
=== Design Unit: work.project_tb_sva
=================================================================================

Assertion Coverage:
    Assertions                       7         7         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/SPI_wrapper/sva_try/check_async_reset
                     project_tb_sva.sv(11)              0          1
/top/SPI_wrapper/sva_try/serial_to_parallel_sva
                     project_tb_sva.sv(53)              0          1
/top/SPI_wrapper/sva_try/parallel_to_serial_sva
                     project_tb_sva.sv(54)              0          1
/top/SPI_wrapper/sva_try/check_ss_n_sva
                     project_tb_sva.sv(55)              0          1
/top/SPI_wrapper/sva_try/miso_check_sva
                     project_tb_sva.sv(56)              0          1
/top/SPI_wrapper/sva_try/pattern1_sva
                     project_tb_sva.sv(57)              0          1
/top/SPI_wrapper/sva_try/pattern2_sva
                     project_tb_sva.sv(58)              0          1

=================================================================================
=== Instance: /SPI_sequence_pkg
=== Design Unit: work.SPI_sequence_pkg
=================================================================================

Assertion Coverage:
    Assertions                       1         1         0   100.00%
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/SPI_sequence_pkg/SPI_sequence_main/body/#ublk#33843783#43/immed__44
                     SPI_sequences.sv(44)               0          1


ASSERTION RESULTS:
--------------------------------------------------------------------
Name                 File(Line)                   Failure      Pass 
                                                  Count        Count
--------------------------------------------------------------------
/top/SPI_wrapper/sva_try/check_async_reset
                     project_tb_sva.sv(11)              0          1
/top/SPI_wrapper/sva_try/serial_to_parallel_sva
                     project_tb_sva.sv(53)              0          1
/top/SPI_wrapper/sva_try/parallel_to_serial_sva
                     project_tb_sva.sv(54)              0          1
/top/SPI_wrapper/sva_try/check_ss_n_sva
                     project_tb_sva.sv(55)              0          1
/top/SPI_wrapper/sva_try/miso_check_sva
                     project_tb_sva.sv(56)              0          1
/top/SPI_wrapper/sva_try/pattern1_sva
                     project_tb_sva.sv(57)              0          1
/top/SPI_wrapper/sva_try/pattern2_sva
                     project_tb_sva.sv(58)              0          1
/SPI_sequence_pkg/SPI_sequence_main/body/#ublk#33843783#43/immed__44
                     SPI_sequences.sv(44)               0          1

Total Coverage By Instance (filtered view): 100.00%

