<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>auichreg.h source code [netbsd/sys/dev/pci/auichreg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="auich_dmalist "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/pci/auichreg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>pci</a>/<a href='auichreg.h.html'>auichreg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: auichreg.h,v 1.13 2018/02/08 09:05:19 dholland Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2000 Michael Shalayeff</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="8">8</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="9">9</th><td><i> * are met:</i></td></tr>
<tr><th id="10">10</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="11">11</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="12">12</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="13">13</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="14">14</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="15">15</th><td><i> * 3. The name of the author may not be used to endorse or promote products</i></td></tr>
<tr><th id="16">16</th><td><i> *    derived from this software without specific prior written permission.</i></td></tr>
<tr><th id="17">17</th><td><i> *</i></td></tr>
<tr><th id="18">18</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR</i></td></tr>
<tr><th id="19">19</th><td><i> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES</i></td></tr>
<tr><th id="20">20</th><td><i> * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.</i></td></tr>
<tr><th id="21">21</th><td><i> * IN NO EVENT SHALL THE AUTHOR OR HIS RELATIVES BE LIABLE FOR ANY DIRECT,</i></td></tr>
<tr><th id="22">22</th><td><i> * INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES</i></td></tr>
<tr><th id="23">23</th><td><i> * (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR</i></td></tr>
<tr><th id="24">24</th><td><i> * SERVICES; LOSS OF MIND, USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)</i></td></tr>
<tr><th id="25">25</th><td><i> * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT,</i></td></tr>
<tr><th id="26">26</th><td><i> * STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING</i></td></tr>
<tr><th id="27">27</th><td><i> * IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF</i></td></tr>
<tr><th id="28">28</th><td><i> * THE POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="29">29</th><td><i> *</i></td></tr>
<tr><th id="30">30</th><td><i> *	from OpenBSD: ich.c,v 1.3 2000/08/11 06:17:18 mickey Exp</i></td></tr>
<tr><th id="31">31</th><td><i> */</i></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><u>#<span data-ppcond="33">ifndef</span> <span class="macro" data-ref="_M/_DEV_PCI_AUICHREG_H_">_DEV_PCI_AUICHREG_H_</span></u></td></tr>
<tr><th id="34">34</th><td><u>#define	<dfn class="macro" id="_M/_DEV_PCI_AUICHREG_H_" data-ref="_M/_DEV_PCI_AUICHREG_H_">_DEV_PCI_AUICHREG_H_</dfn></u></td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><i>/*</i></td></tr>
<tr><th id="37">37</th><td><i> * AC'97 audio found on Intel 810/820/440MX chipsets.</i></td></tr>
<tr><th id="38">38</th><td><i> *	<a href="http://developer.intel.com/design/chipsets/datashts/290655.htm">http://developer.intel.com/design/chipsets/datashts/290655.htm</a></i></td></tr>
<tr><th id="39">39</th><td><i> *	<a href="http://developer.intel.com/design/chipsets/manuals/298028.htm">http://developer.intel.com/design/chipsets/manuals/298028.htm</a></i></td></tr>
<tr><th id="40">40</th><td><i> */</i></td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><i>/* 12.1.10 NAMBAR - native audio mixer base address register */</i></td></tr>
<tr><th id="43">43</th><td><u>#define	<dfn class="macro" id="_M/ICH_NAMBAR" data-ref="_M/ICH_NAMBAR">ICH_NAMBAR</dfn>	0x10</u></td></tr>
<tr><th id="44">44</th><td><i>/* 12.1.11 NABMBAR - native audio bus mastering base address register */</i></td></tr>
<tr><th id="45">45</th><td><u>#define	<dfn class="macro" id="_M/ICH_NABMBAR" data-ref="_M/ICH_NABMBAR">ICH_NABMBAR</dfn>	0x14</u></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/ICH_MMBAR" data-ref="_M/ICH_MMBAR">ICH_MMBAR</dfn>	0x18	/* ICH4/ICH5/ICH6/ICH7 native audio mixer BAR */</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/ICH_MBBAR" data-ref="_M/ICH_MBBAR">ICH_MBBAR</dfn>	0x1c	/* ICH4/ICH5/ICH6/ICH7 native bus mastering BAR */</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/ICH_CFG" data-ref="_M/ICH_CFG">ICH_CFG</dfn>		0x40</u></td></tr>
<tr><th id="49">49</th><td><u>#define		<dfn class="macro" id="_M/ICH_CFG_IOSE" data-ref="_M/ICH_CFG_IOSE">ICH_CFG_IOSE</dfn>	0x0100</u></td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><i>/* table 12-3. native audio bus master control registers */</i></td></tr>
<tr><th id="52">52</th><td><u>#define	<dfn class="macro" id="_M/ICH_BDBAR" data-ref="_M/ICH_BDBAR">ICH_BDBAR</dfn>	0x00	/* 8-byte aligned address */</u></td></tr>
<tr><th id="53">53</th><td><u>#define	<dfn class="macro" id="_M/ICH_CIV" data-ref="_M/ICH_CIV">ICH_CIV</dfn>		0x04	/* 5 bits current index value */</u></td></tr>
<tr><th id="54">54</th><td><u>#define	<dfn class="macro" id="_M/ICH_LVI" data-ref="_M/ICH_LVI">ICH_LVI</dfn>		0x05	/* 5 bits last valid index value */</u></td></tr>
<tr><th id="55">55</th><td><u>#define		<dfn class="macro" id="_M/ICH_LVI_MASK" data-ref="_M/ICH_LVI_MASK">ICH_LVI_MASK</dfn>	0x1f</u></td></tr>
<tr><th id="56">56</th><td><u>#define	<dfn class="macro" id="_M/ICH_STS" data-ref="_M/ICH_STS">ICH_STS</dfn>		0x06	/* 16 bits status */</u></td></tr>
<tr><th id="57">57</th><td><u>#define		<dfn class="macro" id="_M/ICH_FIFOE" data-ref="_M/ICH_FIFOE">ICH_FIFOE</dfn>	0x10	/* fifo error */</u></td></tr>
<tr><th id="58">58</th><td><u>#define		<dfn class="macro" id="_M/ICH_BCIS" data-ref="_M/ICH_BCIS">ICH_BCIS</dfn>	0x08	/* r- buf cmplt int sts; wr ack */</u></td></tr>
<tr><th id="59">59</th><td><u>#define		<dfn class="macro" id="_M/ICH_LVBCI" data-ref="_M/ICH_LVBCI">ICH_LVBCI</dfn>	0x04	/* r- last valid bci, wr ack */</u></td></tr>
<tr><th id="60">60</th><td><u>#define		<dfn class="macro" id="_M/ICH_CELV" data-ref="_M/ICH_CELV">ICH_CELV</dfn>	0x02	/* current equals last valid */</u></td></tr>
<tr><th id="61">61</th><td><u>#define		<dfn class="macro" id="_M/ICH_DCH" data-ref="_M/ICH_DCH">ICH_DCH</dfn>		0x01	/* DMA halted */</u></td></tr>
<tr><th id="62">62</th><td><u>#define		<dfn class="macro" id="_M/ICH_ISTS_BITS" data-ref="_M/ICH_ISTS_BITS">ICH_ISTS_BITS</dfn>	"\020\01dch\02celv\03lvbci\04bcis\05fifoe"</u></td></tr>
<tr><th id="63">63</th><td><u>#define	<dfn class="macro" id="_M/ICH_PICB" data-ref="_M/ICH_PICB">ICH_PICB</dfn>	0x08	/* 16 bits */</u></td></tr>
<tr><th id="64">64</th><td><u>#define	<dfn class="macro" id="_M/ICH_PIV" data-ref="_M/ICH_PIV">ICH_PIV</dfn>		0x0a	/* 5 bits prefetched index value */</u></td></tr>
<tr><th id="65">65</th><td><u>#define	<dfn class="macro" id="_M/ICH_CTRL" data-ref="_M/ICH_CTRL">ICH_CTRL</dfn>	0x0b	/* control */</u></td></tr>
<tr><th id="66">66</th><td><u>#define		<dfn class="macro" id="_M/ICH_IOCE" data-ref="_M/ICH_IOCE">ICH_IOCE</dfn>	0x10	/* int on completion enable */</u></td></tr>
<tr><th id="67">67</th><td><u>#define		<dfn class="macro" id="_M/ICH_FEIE" data-ref="_M/ICH_FEIE">ICH_FEIE</dfn>	0x08	/* fifo error int enable */</u></td></tr>
<tr><th id="68">68</th><td><u>#define		<dfn class="macro" id="_M/ICH_LVBIE" data-ref="_M/ICH_LVBIE">ICH_LVBIE</dfn>	0x04	/* last valid buf int enable */</u></td></tr>
<tr><th id="69">69</th><td><u>#define		<dfn class="macro" id="_M/ICH_RR" data-ref="_M/ICH_RR">ICH_RR</dfn>		0x02	/* 1 - reset regs */</u></td></tr>
<tr><th id="70">70</th><td><u>#define		<dfn class="macro" id="_M/ICH_RPBM" data-ref="_M/ICH_RPBM">ICH_RPBM</dfn>	0x01	/* 1 - run, 0 - pause */</u></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><u>#define	<dfn class="macro" id="_M/ICH_CODEC_OFFSET" data-ref="_M/ICH_CODEC_OFFSET">ICH_CODEC_OFFSET</dfn>	0x80</u></td></tr>
<tr><th id="73">73</th><td></td></tr>
<tr><th id="74">74</th><td><u>#define	<dfn class="macro" id="_M/ICH_PCMI" data-ref="_M/ICH_PCMI">ICH_PCMI</dfn>	0x00</u></td></tr>
<tr><th id="75">75</th><td><u>#define	<dfn class="macro" id="_M/ICH_PCMO" data-ref="_M/ICH_PCMO">ICH_PCMO</dfn>	0x10</u></td></tr>
<tr><th id="76">76</th><td><u>#define	<dfn class="macro" id="_M/ICH_MICI" data-ref="_M/ICH_MICI">ICH_MICI</dfn>	0x20</u></td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><u>#define	<dfn class="macro" id="_M/ICH_GCTRL" data-ref="_M/ICH_GCTRL">ICH_GCTRL</dfn>	0x2c</u></td></tr>
<tr><th id="79">79</th><td><u>#define		<dfn class="macro" id="_M/ICH_SSM_78" data-ref="_M/ICH_SSM_78">ICH_SSM_78</dfn>	0x40000000 /* S/PDIF slots 7 and 8 */</u></td></tr>
<tr><th id="80">80</th><td><u>#define		<dfn class="macro" id="_M/ICH_SSM_69" data-ref="_M/ICH_SSM_69">ICH_SSM_69</dfn>	0x80000000 /* S/PDIF slots 6 and 9 */</u></td></tr>
<tr><th id="81">81</th><td><u>#define		<dfn class="macro" id="_M/ICH_SSM_1011" data-ref="_M/ICH_SSM_1011">ICH_SSM_1011</dfn>	0xc0000000 /* S/PDIF slots 10 and 11 */</u></td></tr>
<tr><th id="82">82</th><td><u>#define		<dfn class="macro" id="_M/ICH_POM16" data-ref="_M/ICH_POM16">ICH_POM16</dfn>	0x000000 /* PCM out precision 16bit */</u></td></tr>
<tr><th id="83">83</th><td><u>#define		<dfn class="macro" id="_M/ICH_POM20" data-ref="_M/ICH_POM20">ICH_POM20</dfn>	0x400000 /* PCM out precision 20bit */</u></td></tr>
<tr><th id="84">84</th><td><u>#define		<dfn class="macro" id="_M/ICH_PCM246_MASK" data-ref="_M/ICH_PCM246_MASK">ICH_PCM246_MASK</dfn>	0x300000</u></td></tr>
<tr><th id="85">85</th><td><u>#define		 <dfn class="macro" id="_M/ICH_PCM2" data-ref="_M/ICH_PCM2">ICH_PCM2</dfn>	0x000000 /* 2ch output */</u></td></tr>
<tr><th id="86">86</th><td><u>#define		 <dfn class="macro" id="_M/ICH_PCM4" data-ref="_M/ICH_PCM4">ICH_PCM4</dfn>	0x100000 /* 4ch output */</u></td></tr>
<tr><th id="87">87</th><td><u>#define		 <dfn class="macro" id="_M/ICH_PCM6" data-ref="_M/ICH_PCM6">ICH_PCM6</dfn>	0x200000 /* 6ch output */</u></td></tr>
<tr><th id="88">88</th><td><u>#define		<dfn class="macro" id="_M/ICH_SIS_PCM246_MASK" data-ref="_M/ICH_SIS_PCM246_MASK">ICH_SIS_PCM246_MASK</dfn>	0x0000c0</u></td></tr>
<tr><th id="89">89</th><td><u>#define		 <dfn class="macro" id="_M/ICH_SIS_PCM2" data-ref="_M/ICH_SIS_PCM2">ICH_SIS_PCM2</dfn>	0x000000 /* 2ch output */</u></td></tr>
<tr><th id="90">90</th><td><u>#define		 <dfn class="macro" id="_M/ICH_SIS_PCM4" data-ref="_M/ICH_SIS_PCM4">ICH_SIS_PCM4</dfn>	0x000040 /* 4ch output */</u></td></tr>
<tr><th id="91">91</th><td><u>#define		 <dfn class="macro" id="_M/ICH_SIS_PCM6" data-ref="_M/ICH_SIS_PCM6">ICH_SIS_PCM6</dfn>	0x000080 /* 6ch output */</u></td></tr>
<tr><th id="92">92</th><td><u>#define		<dfn class="macro" id="_M/ICH_S2RIE" data-ref="_M/ICH_S2RIE">ICH_S2RIE</dfn>	0x40	/* int when tertiary codec resume */</u></td></tr>
<tr><th id="93">93</th><td><u>#define		<dfn class="macro" id="_M/ICH_SRIE" data-ref="_M/ICH_SRIE">ICH_SRIE</dfn>	0x20	/* int when 2ndary codec resume */</u></td></tr>
<tr><th id="94">94</th><td><u>#define		<dfn class="macro" id="_M/ICH_PRIE" data-ref="_M/ICH_PRIE">ICH_PRIE</dfn>	0x10	/* int when primary codec resume */</u></td></tr>
<tr><th id="95">95</th><td><u>#define		<dfn class="macro" id="_M/ICH_ACLSO" data-ref="_M/ICH_ACLSO">ICH_ACLSO</dfn>	0x08	/* aclink shut off */</u></td></tr>
<tr><th id="96">96</th><td><u>#define		<dfn class="macro" id="_M/ICH_WRESET" data-ref="_M/ICH_WRESET">ICH_WRESET</dfn>	0x04	/* warm reset */</u></td></tr>
<tr><th id="97">97</th><td><u>#define		<dfn class="macro" id="_M/ICH_CRESET" data-ref="_M/ICH_CRESET">ICH_CRESET</dfn>	0x02	/* cold reset */</u></td></tr>
<tr><th id="98">98</th><td><u>#define		<dfn class="macro" id="_M/ICH_GIE" data-ref="_M/ICH_GIE">ICH_GIE</dfn>		0x01	/* gpi int enable */</u></td></tr>
<tr><th id="99">99</th><td><u>#define	<dfn class="macro" id="_M/ICH_GSTS" data-ref="_M/ICH_GSTS">ICH_GSTS</dfn>	0x30</u></td></tr>
<tr><th id="100">100</th><td><u>#define		<dfn class="macro" id="_M/ICH_S2RI" data-ref="_M/ICH_S2RI">ICH_S2RI</dfn>	0x20000000 /* tertiary resume int */</u></td></tr>
<tr><th id="101">101</th><td><u>#define		<dfn class="macro" id="_M/ICH_S2CR" data-ref="_M/ICH_S2CR">ICH_S2CR</dfn>	0x10000000 /* tertiary codec ready */</u></td></tr>
<tr><th id="102">102</th><td><u>#define		<dfn class="macro" id="_M/ICH_BCS" data-ref="_M/ICH_BCS">ICH_BCS</dfn>		0x08000000 /* bit clock stopped */</u></td></tr>
<tr><th id="103">103</th><td><u>#define		<dfn class="macro" id="_M/ICH_SPINT" data-ref="_M/ICH_SPINT">ICH_SPINT</dfn>	0x04000000 /* S/PDIF int */</u></td></tr>
<tr><th id="104">104</th><td><u>#define		<dfn class="macro" id="_M/ICH_P2INT" data-ref="_M/ICH_P2INT">ICH_P2INT</dfn>	0x02000000 /* PCM-In 2 int */</u></td></tr>
<tr><th id="105">105</th><td><u>#define		<dfn class="macro" id="_M/ICH_M2INT" data-ref="_M/ICH_M2INT">ICH_M2INT</dfn>	0x01000000 /* mic 2 int */</u></td></tr>
<tr><th id="106">106</th><td><u>#define		<dfn class="macro" id="_M/ICH_SAMPLE_CAP" data-ref="_M/ICH_SAMPLE_CAP">ICH_SAMPLE_CAP</dfn>	0x00c00000 /* sampling precision capability */</u></td></tr>
<tr><th id="107">107</th><td><u>#define		<dfn class="macro" id="_M/ICH_CHAN_CAP" data-ref="_M/ICH_CHAN_CAP">ICH_CHAN_CAP</dfn>	0x00300000 /* multi-channel capability */</u></td></tr>
<tr><th id="108">108</th><td><u>#define		<dfn class="macro" id="_M/ICH_MD3" data-ref="_M/ICH_MD3">ICH_MD3</dfn>		0x20000	/* pwr-dn semaphore for modem */</u></td></tr>
<tr><th id="109">109</th><td><u>#define		<dfn class="macro" id="_M/ICH_AD3" data-ref="_M/ICH_AD3">ICH_AD3</dfn>		0x10000	/* pwr-dn semaphore for audio */</u></td></tr>
<tr><th id="110">110</th><td><u>#define		<dfn class="macro" id="_M/ICH_RCS" data-ref="_M/ICH_RCS">ICH_RCS</dfn>		0x08000	/* read completion status */</u></td></tr>
<tr><th id="111">111</th><td><u>#define		<dfn class="macro" id="_M/ICH_B3S12" data-ref="_M/ICH_B3S12">ICH_B3S12</dfn>	0x04000	/* bit 3 of slot 12 */</u></td></tr>
<tr><th id="112">112</th><td><u>#define		<dfn class="macro" id="_M/ICH_B2S12" data-ref="_M/ICH_B2S12">ICH_B2S12</dfn>	0x02000	/* bit 2 of slot 12 */</u></td></tr>
<tr><th id="113">113</th><td><u>#define		<dfn class="macro" id="_M/ICH_B1S12" data-ref="_M/ICH_B1S12">ICH_B1S12</dfn>	0x01000	/* bit 1 of slot 12 */</u></td></tr>
<tr><th id="114">114</th><td><u>#define		<dfn class="macro" id="_M/ICH_SRI" data-ref="_M/ICH_SRI">ICH_SRI</dfn>		0x00800	/* secondary resume int */</u></td></tr>
<tr><th id="115">115</th><td><u>#define		<dfn class="macro" id="_M/ICH_PRI" data-ref="_M/ICH_PRI">ICH_PRI</dfn>		0x00400	/* primary resume int */</u></td></tr>
<tr><th id="116">116</th><td><u>#define		<dfn class="macro" id="_M/ICH_SCR" data-ref="_M/ICH_SCR">ICH_SCR</dfn>		0x00200	/* secondary codec ready */</u></td></tr>
<tr><th id="117">117</th><td><u>#define		<dfn class="macro" id="_M/ICH_PCR" data-ref="_M/ICH_PCR">ICH_PCR</dfn>		0x00100	/* primary codec ready */</u></td></tr>
<tr><th id="118">118</th><td><u>#define		<dfn class="macro" id="_M/ICH_MINT" data-ref="_M/ICH_MINT">ICH_MINT</dfn>	0x00080	/* mic in int */</u></td></tr>
<tr><th id="119">119</th><td><u>#define		<dfn class="macro" id="_M/ICH_POINT" data-ref="_M/ICH_POINT">ICH_POINT</dfn>	0x00040	/* pcm out int */</u></td></tr>
<tr><th id="120">120</th><td><u>#define		<dfn class="macro" id="_M/ICH_PIINT" data-ref="_M/ICH_PIINT">ICH_PIINT</dfn>	0x00020	/* pcm in int */</u></td></tr>
<tr><th id="121">121</th><td><u>#define		<dfn class="macro" id="_M/ICH_MOINT" data-ref="_M/ICH_MOINT">ICH_MOINT</dfn>	0x00004	/* modem out int */</u></td></tr>
<tr><th id="122">122</th><td><u>#define		<dfn class="macro" id="_M/ICH_MIINT" data-ref="_M/ICH_MIINT">ICH_MIINT</dfn>	0x00002	/* modem in int */</u></td></tr>
<tr><th id="123">123</th><td><u>#define		<dfn class="macro" id="_M/ICH_GSCI" data-ref="_M/ICH_GSCI">ICH_GSCI</dfn>	0x00001	/* gpi status change */</u></td></tr>
<tr><th id="124">124</th><td><u>#define		<dfn class="macro" id="_M/ICH_GSTS_BITS" data-ref="_M/ICH_GSTS_BITS">ICH_GSTS_BITS</dfn>	"\020\01gsci\02miict\03moint\06piint\07point\010mint\011pcr\012scr\013pri\014sri\015b1s12\016b2s12\017b3s12\020rcs\021ad3\022md3"</u></td></tr>
<tr><th id="125">125</th><td><u>#define	<dfn class="macro" id="_M/ICH_CAS" data-ref="_M/ICH_CAS">ICH_CAS</dfn>		0x34	/* 1/8 bit */</u></td></tr>
<tr><th id="126">126</th><td><u>#define	<dfn class="macro" id="_M/ICH_SEMATIMO" data-ref="_M/ICH_SEMATIMO">ICH_SEMATIMO</dfn>	1000	/* us */</u></td></tr>
<tr><th id="127">127</th><td></td></tr>
<tr><th id="128">128</th><td><u>#define	<dfn class="macro" id="_M/ICH_SIS_NV_CTL" data-ref="_M/ICH_SIS_NV_CTL">ICH_SIS_NV_CTL</dfn>	0x4c	/* some SiS/nVidia register.  From Linux */</u></td></tr>
<tr><th id="129">129</th><td><u>#define		<dfn class="macro" id="_M/ICH_SIS_CTL_UNMUTE" data-ref="_M/ICH_SIS_CTL_UNMUTE">ICH_SIS_CTL_UNMUTE</dfn>	0x01	/* un-mute the output */</u></td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><i>/*</i></td></tr>
<tr><th id="132">132</th><td><i> * according to the dev/audiovar.h AU_RING_SIZE is 2^16, what fits</i></td></tr>
<tr><th id="133">133</th><td><i> * in our limits perfectly, i.e. setting it to higher value</i></td></tr>
<tr><th id="134">134</th><td><i> * in your kernel config would improve performance, still 2^21 is the max</i></td></tr>
<tr><th id="135">135</th><td><i> */</i></td></tr>
<tr><th id="136">136</th><td><u>#define	<dfn class="macro" id="_M/ICH_DMALIST_MAX" data-ref="_M/ICH_DMALIST_MAX">ICH_DMALIST_MAX</dfn>	32</u></td></tr>
<tr><th id="137">137</th><td><u>#define	<dfn class="macro" id="_M/ICH_DMASEG_MAX" data-ref="_M/ICH_DMASEG_MAX">ICH_DMASEG_MAX</dfn>	(65536*2)	/* 64k samples, 2x16 bit samples */</u></td></tr>
<tr><th id="138">138</th><td><b>struct</b> <dfn class="type def" id="auich_dmalist" title='auich_dmalist' data-ref="auich_dmalist" data-ref-filename="auich_dmalist">auich_dmalist</dfn> {</td></tr>
<tr><th id="139">139</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="auich_dmalist::base" title='auich_dmalist::base' data-ref="auich_dmalist::base" data-ref-filename="auich_dmalist..base">base</dfn>;</td></tr>
<tr><th id="140">140</th><td>	<a class="typedef" href="../../sys/types.h.html#u_int32_t" title='u_int32_t' data-type='uint32_t' data-ref="u_int32_t" data-ref-filename="u_int32_t">u_int32_t</a>	<dfn class="decl field" id="auich_dmalist::len" title='auich_dmalist::len' data-ref="auich_dmalist::len" data-ref-filename="auich_dmalist..len">len</dfn>;</td></tr>
<tr><th id="141">141</th><td><u>#define	<dfn class="macro" id="_M/ICH_DMAF_IOC" data-ref="_M/ICH_DMAF_IOC">ICH_DMAF_IOC</dfn>	0x80000000	/* 1-int on complete */</u></td></tr>
<tr><th id="142">142</th><td><u>#define	<dfn class="macro" id="_M/ICH_DMAF_BUP" data-ref="_M/ICH_DMAF_BUP">ICH_DMAF_BUP</dfn>	0x40000000	/* 0-retrans last, 1-transmit 0 */</u></td></tr>
<tr><th id="143">143</th><td>};</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td><u>#<span data-ppcond="33">endif</span> /* _DEV_PCI_AUICHREG_H_ */</u></td></tr>
<tr><th id="146">146</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='auich.c.html'>netbsd/sys/dev/pci/auich.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
