;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -11, <-20
	DJN -1, @-20
	MOV @121, 103
	SUB 100, -109
	MOV @121, 103
	SUB -18, <10
	ADD 211, 60
	MOV -11, <-20
	MOV -11, <-20
	MOV -500, -600
	MOV -11, <-20
	MOV @121, 103
	SPL @12, #260
	JMN 12, #10
	SPL 12, #10
	MOV @121, 103
	SPL @12, #260
	SPL @12, #260
	SUB 10, 10
	SUB 10, 10
	SUB -12, @10
	SUB @0, @90
	SUB #0, @0
	SLT @0, @5
	MOV @121, 103
	DJN -1, @-26
	DJN -1, @-26
	SPL -700, -600
	SLT @0, @5
	ADD #0, @3
	SUB 100, -109
	DJN -1, @-26
	ADD 211, 60
	ADD 210, 60
	SLT @0, @5
	SLT @0, @5
	SUB -12, @10
	JMN @12, #100
	JMN @12, #100
	SUB 100, -109
	SUB 100, -109
	ADD #0, @0
	SUB -1, <-20
	SPL 0, <332
	CMP -207, <-120
	SPL 0, <332
	CMP -207, <-120
	SPL 0, <332
	MOV -11, <-20
	CMP -207, <-120
