
Soma pares.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002154  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000110  080022f4  080022f4  000122f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08002404  08002404  00012404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800240c  0800240c  0001240c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08002410  08002410  00012410  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000070  20000000  08002414  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000070  20000070  08002484  00020070  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200000e0  08002484  000200e0  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000badb  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00001c50  00000000  00000000  0002bb7b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00002505  00000000  00000000  0002d7cb  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000578  00000000  00000000  0002fcd0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 000006a8  00000000  00000000  00030248  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00003064  00000000  00000000  000308f0  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    000023b3  00000000  00000000  00033954  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  00035d07  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000014dc  00000000  00000000  00035d84  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080022dc 	.word	0x080022dc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	080022dc 	.word	0x080022dc

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b97a 	b.w	800058c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	468c      	mov	ip, r1
 80002b6:	460d      	mov	r5, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	9e08      	ldr	r6, [sp, #32]
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d151      	bne.n	8000364 <__udivmoddi4+0xb4>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d96d      	bls.n	80003a2 <__udivmoddi4+0xf2>
 80002c6:	fab2 fe82 	clz	lr, r2
 80002ca:	f1be 0f00 	cmp.w	lr, #0
 80002ce:	d00b      	beq.n	80002e8 <__udivmoddi4+0x38>
 80002d0:	f1ce 0c20 	rsb	ip, lr, #32
 80002d4:	fa01 f50e 	lsl.w	r5, r1, lr
 80002d8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002dc:	fa02 f70e 	lsl.w	r7, r2, lr
 80002e0:	ea4c 0c05 	orr.w	ip, ip, r5
 80002e4:	fa00 f40e 	lsl.w	r4, r0, lr
 80002e8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 80002ec:	0c25      	lsrs	r5, r4, #16
 80002ee:	fbbc f8fa 	udiv	r8, ip, sl
 80002f2:	fa1f f987 	uxth.w	r9, r7
 80002f6:	fb0a cc18 	mls	ip, sl, r8, ip
 80002fa:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 80002fe:	fb08 f309 	mul.w	r3, r8, r9
 8000302:	42ab      	cmp	r3, r5
 8000304:	d90a      	bls.n	800031c <__udivmoddi4+0x6c>
 8000306:	19ed      	adds	r5, r5, r7
 8000308:	f108 32ff 	add.w	r2, r8, #4294967295
 800030c:	f080 8123 	bcs.w	8000556 <__udivmoddi4+0x2a6>
 8000310:	42ab      	cmp	r3, r5
 8000312:	f240 8120 	bls.w	8000556 <__udivmoddi4+0x2a6>
 8000316:	f1a8 0802 	sub.w	r8, r8, #2
 800031a:	443d      	add	r5, r7
 800031c:	1aed      	subs	r5, r5, r3
 800031e:	b2a4      	uxth	r4, r4
 8000320:	fbb5 f0fa 	udiv	r0, r5, sl
 8000324:	fb0a 5510 	mls	r5, sl, r0, r5
 8000328:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 800032c:	fb00 f909 	mul.w	r9, r0, r9
 8000330:	45a1      	cmp	r9, r4
 8000332:	d909      	bls.n	8000348 <__udivmoddi4+0x98>
 8000334:	19e4      	adds	r4, r4, r7
 8000336:	f100 33ff 	add.w	r3, r0, #4294967295
 800033a:	f080 810a 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800033e:	45a1      	cmp	r9, r4
 8000340:	f240 8107 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000344:	3802      	subs	r0, #2
 8000346:	443c      	add	r4, r7
 8000348:	eba4 0409 	sub.w	r4, r4, r9
 800034c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000350:	2100      	movs	r1, #0
 8000352:	2e00      	cmp	r6, #0
 8000354:	d061      	beq.n	800041a <__udivmoddi4+0x16a>
 8000356:	fa24 f40e 	lsr.w	r4, r4, lr
 800035a:	2300      	movs	r3, #0
 800035c:	6034      	str	r4, [r6, #0]
 800035e:	6073      	str	r3, [r6, #4]
 8000360:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000364:	428b      	cmp	r3, r1
 8000366:	d907      	bls.n	8000378 <__udivmoddi4+0xc8>
 8000368:	2e00      	cmp	r6, #0
 800036a:	d054      	beq.n	8000416 <__udivmoddi4+0x166>
 800036c:	2100      	movs	r1, #0
 800036e:	e886 0021 	stmia.w	r6, {r0, r5}
 8000372:	4608      	mov	r0, r1
 8000374:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000378:	fab3 f183 	clz	r1, r3
 800037c:	2900      	cmp	r1, #0
 800037e:	f040 808e 	bne.w	800049e <__udivmoddi4+0x1ee>
 8000382:	42ab      	cmp	r3, r5
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xdc>
 8000386:	4282      	cmp	r2, r0
 8000388:	f200 80fa 	bhi.w	8000580 <__udivmoddi4+0x2d0>
 800038c:	1a84      	subs	r4, r0, r2
 800038e:	eb65 0503 	sbc.w	r5, r5, r3
 8000392:	2001      	movs	r0, #1
 8000394:	46ac      	mov	ip, r5
 8000396:	2e00      	cmp	r6, #0
 8000398:	d03f      	beq.n	800041a <__udivmoddi4+0x16a>
 800039a:	e886 1010 	stmia.w	r6, {r4, ip}
 800039e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a2:	b912      	cbnz	r2, 80003aa <__udivmoddi4+0xfa>
 80003a4:	2701      	movs	r7, #1
 80003a6:	fbb7 f7f2 	udiv	r7, r7, r2
 80003aa:	fab7 fe87 	clz	lr, r7
 80003ae:	f1be 0f00 	cmp.w	lr, #0
 80003b2:	d134      	bne.n	800041e <__udivmoddi4+0x16e>
 80003b4:	1beb      	subs	r3, r5, r7
 80003b6:	0c3a      	lsrs	r2, r7, #16
 80003b8:	fa1f fc87 	uxth.w	ip, r7
 80003bc:	2101      	movs	r1, #1
 80003be:	fbb3 f8f2 	udiv	r8, r3, r2
 80003c2:	0c25      	lsrs	r5, r4, #16
 80003c4:	fb02 3318 	mls	r3, r2, r8, r3
 80003c8:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003cc:	fb0c f308 	mul.w	r3, ip, r8
 80003d0:	42ab      	cmp	r3, r5
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x134>
 80003d4:	19ed      	adds	r5, r5, r7
 80003d6:	f108 30ff 	add.w	r0, r8, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x132>
 80003dc:	42ab      	cmp	r3, r5
 80003de:	f200 80d1 	bhi.w	8000584 <__udivmoddi4+0x2d4>
 80003e2:	4680      	mov	r8, r0
 80003e4:	1aed      	subs	r5, r5, r3
 80003e6:	b2a3      	uxth	r3, r4
 80003e8:	fbb5 f0f2 	udiv	r0, r5, r2
 80003ec:	fb02 5510 	mls	r5, r2, r0, r5
 80003f0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 80003f4:	fb0c fc00 	mul.w	ip, ip, r0
 80003f8:	45a4      	cmp	ip, r4
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x15c>
 80003fc:	19e4      	adds	r4, r4, r7
 80003fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x15a>
 8000404:	45a4      	cmp	ip, r4
 8000406:	f200 80b8 	bhi.w	800057a <__udivmoddi4+0x2ca>
 800040a:	4618      	mov	r0, r3
 800040c:	eba4 040c 	sub.w	r4, r4, ip
 8000410:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000414:	e79d      	b.n	8000352 <__udivmoddi4+0xa2>
 8000416:	4631      	mov	r1, r6
 8000418:	4630      	mov	r0, r6
 800041a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041e:	f1ce 0420 	rsb	r4, lr, #32
 8000422:	fa05 f30e 	lsl.w	r3, r5, lr
 8000426:	fa07 f70e 	lsl.w	r7, r7, lr
 800042a:	fa20 f804 	lsr.w	r8, r0, r4
 800042e:	0c3a      	lsrs	r2, r7, #16
 8000430:	fa25 f404 	lsr.w	r4, r5, r4
 8000434:	ea48 0803 	orr.w	r8, r8, r3
 8000438:	fbb4 f1f2 	udiv	r1, r4, r2
 800043c:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000440:	fb02 4411 	mls	r4, r2, r1, r4
 8000444:	fa1f fc87 	uxth.w	ip, r7
 8000448:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 800044c:	fb01 f30c 	mul.w	r3, r1, ip
 8000450:	42ab      	cmp	r3, r5
 8000452:	fa00 f40e 	lsl.w	r4, r0, lr
 8000456:	d909      	bls.n	800046c <__udivmoddi4+0x1bc>
 8000458:	19ed      	adds	r5, r5, r7
 800045a:	f101 30ff 	add.w	r0, r1, #4294967295
 800045e:	f080 808a 	bcs.w	8000576 <__udivmoddi4+0x2c6>
 8000462:	42ab      	cmp	r3, r5
 8000464:	f240 8087 	bls.w	8000576 <__udivmoddi4+0x2c6>
 8000468:	3902      	subs	r1, #2
 800046a:	443d      	add	r5, r7
 800046c:	1aeb      	subs	r3, r5, r3
 800046e:	fa1f f588 	uxth.w	r5, r8
 8000472:	fbb3 f0f2 	udiv	r0, r3, r2
 8000476:	fb02 3310 	mls	r3, r2, r0, r3
 800047a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 800047e:	fb00 f30c 	mul.w	r3, r0, ip
 8000482:	42ab      	cmp	r3, r5
 8000484:	d907      	bls.n	8000496 <__udivmoddi4+0x1e6>
 8000486:	19ed      	adds	r5, r5, r7
 8000488:	f100 38ff 	add.w	r8, r0, #4294967295
 800048c:	d26f      	bcs.n	800056e <__udivmoddi4+0x2be>
 800048e:	42ab      	cmp	r3, r5
 8000490:	d96d      	bls.n	800056e <__udivmoddi4+0x2be>
 8000492:	3802      	subs	r0, #2
 8000494:	443d      	add	r5, r7
 8000496:	1aeb      	subs	r3, r5, r3
 8000498:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800049c:	e78f      	b.n	80003be <__udivmoddi4+0x10e>
 800049e:	f1c1 0720 	rsb	r7, r1, #32
 80004a2:	fa22 f807 	lsr.w	r8, r2, r7
 80004a6:	408b      	lsls	r3, r1
 80004a8:	fa05 f401 	lsl.w	r4, r5, r1
 80004ac:	ea48 0303 	orr.w	r3, r8, r3
 80004b0:	fa20 fe07 	lsr.w	lr, r0, r7
 80004b4:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 80004b8:	40fd      	lsrs	r5, r7
 80004ba:	ea4e 0e04 	orr.w	lr, lr, r4
 80004be:	fbb5 f9fc 	udiv	r9, r5, ip
 80004c2:	ea4f 441e 	mov.w	r4, lr, lsr #16
 80004c6:	fb0c 5519 	mls	r5, ip, r9, r5
 80004ca:	fa1f f883 	uxth.w	r8, r3
 80004ce:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 80004d2:	fb09 f408 	mul.w	r4, r9, r8
 80004d6:	42ac      	cmp	r4, r5
 80004d8:	fa02 f201 	lsl.w	r2, r2, r1
 80004dc:	fa00 fa01 	lsl.w	sl, r0, r1
 80004e0:	d908      	bls.n	80004f4 <__udivmoddi4+0x244>
 80004e2:	18ed      	adds	r5, r5, r3
 80004e4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004e8:	d243      	bcs.n	8000572 <__udivmoddi4+0x2c2>
 80004ea:	42ac      	cmp	r4, r5
 80004ec:	d941      	bls.n	8000572 <__udivmoddi4+0x2c2>
 80004ee:	f1a9 0902 	sub.w	r9, r9, #2
 80004f2:	441d      	add	r5, r3
 80004f4:	1b2d      	subs	r5, r5, r4
 80004f6:	fa1f fe8e 	uxth.w	lr, lr
 80004fa:	fbb5 f0fc 	udiv	r0, r5, ip
 80004fe:	fb0c 5510 	mls	r5, ip, r0, r5
 8000502:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000506:	fb00 f808 	mul.w	r8, r0, r8
 800050a:	45a0      	cmp	r8, r4
 800050c:	d907      	bls.n	800051e <__udivmoddi4+0x26e>
 800050e:	18e4      	adds	r4, r4, r3
 8000510:	f100 35ff 	add.w	r5, r0, #4294967295
 8000514:	d229      	bcs.n	800056a <__udivmoddi4+0x2ba>
 8000516:	45a0      	cmp	r8, r4
 8000518:	d927      	bls.n	800056a <__udivmoddi4+0x2ba>
 800051a:	3802      	subs	r0, #2
 800051c:	441c      	add	r4, r3
 800051e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000522:	eba4 0408 	sub.w	r4, r4, r8
 8000526:	fba0 8902 	umull	r8, r9, r0, r2
 800052a:	454c      	cmp	r4, r9
 800052c:	46c6      	mov	lr, r8
 800052e:	464d      	mov	r5, r9
 8000530:	d315      	bcc.n	800055e <__udivmoddi4+0x2ae>
 8000532:	d012      	beq.n	800055a <__udivmoddi4+0x2aa>
 8000534:	b156      	cbz	r6, 800054c <__udivmoddi4+0x29c>
 8000536:	ebba 030e 	subs.w	r3, sl, lr
 800053a:	eb64 0405 	sbc.w	r4, r4, r5
 800053e:	fa04 f707 	lsl.w	r7, r4, r7
 8000542:	40cb      	lsrs	r3, r1
 8000544:	431f      	orrs	r7, r3
 8000546:	40cc      	lsrs	r4, r1
 8000548:	6037      	str	r7, [r6, #0]
 800054a:	6074      	str	r4, [r6, #4]
 800054c:	2100      	movs	r1, #0
 800054e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000552:	4618      	mov	r0, r3
 8000554:	e6f8      	b.n	8000348 <__udivmoddi4+0x98>
 8000556:	4690      	mov	r8, r2
 8000558:	e6e0      	b.n	800031c <__udivmoddi4+0x6c>
 800055a:	45c2      	cmp	sl, r8
 800055c:	d2ea      	bcs.n	8000534 <__udivmoddi4+0x284>
 800055e:	ebb8 0e02 	subs.w	lr, r8, r2
 8000562:	eb69 0503 	sbc.w	r5, r9, r3
 8000566:	3801      	subs	r0, #1
 8000568:	e7e4      	b.n	8000534 <__udivmoddi4+0x284>
 800056a:	4628      	mov	r0, r5
 800056c:	e7d7      	b.n	800051e <__udivmoddi4+0x26e>
 800056e:	4640      	mov	r0, r8
 8000570:	e791      	b.n	8000496 <__udivmoddi4+0x1e6>
 8000572:	4681      	mov	r9, r0
 8000574:	e7be      	b.n	80004f4 <__udivmoddi4+0x244>
 8000576:	4601      	mov	r1, r0
 8000578:	e778      	b.n	800046c <__udivmoddi4+0x1bc>
 800057a:	3802      	subs	r0, #2
 800057c:	443c      	add	r4, r7
 800057e:	e745      	b.n	800040c <__udivmoddi4+0x15c>
 8000580:	4608      	mov	r0, r1
 8000582:	e708      	b.n	8000396 <__udivmoddi4+0xe6>
 8000584:	f1a8 0802 	sub.w	r8, r8, #2
 8000588:	443d      	add	r5, r7
 800058a:	e72b      	b.n	80003e4 <__udivmoddi4+0x134>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000590:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000592:	4a0e      	ldr	r2, [pc, #56]	; (80005cc <HAL_InitTick+0x3c>)
 8000594:	4b0e      	ldr	r3, [pc, #56]	; (80005d0 <HAL_InitTick+0x40>)
{
 8000596:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000598:	7818      	ldrb	r0, [r3, #0]
 800059a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800059e:	fbb3 f3f0 	udiv	r3, r3, r0
 80005a2:	6810      	ldr	r0, [r2, #0]
 80005a4:	fbb0 f0f3 	udiv	r0, r0, r3
 80005a8:	f000 f89c 	bl	80006e4 <HAL_SYSTICK_Config>
 80005ac:	4604      	mov	r4, r0
 80005ae:	b958      	cbnz	r0, 80005c8 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80005b0:	2d0f      	cmp	r5, #15
 80005b2:	d809      	bhi.n	80005c8 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80005b4:	4602      	mov	r2, r0
 80005b6:	4629      	mov	r1, r5
 80005b8:	f04f 30ff 	mov.w	r0, #4294967295
 80005bc:	f000 f85e 	bl	800067c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80005c0:	4b04      	ldr	r3, [pc, #16]	; (80005d4 <HAL_InitTick+0x44>)
 80005c2:	4620      	mov	r0, r4
 80005c4:	601d      	str	r5, [r3, #0]
 80005c6:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 80005c8:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 80005ca:	bd38      	pop	{r3, r4, r5, pc}
 80005cc:	20000008 	.word	0x20000008
 80005d0:	20000000 	.word	0x20000000
 80005d4:	20000004 	.word	0x20000004

080005d8 <HAL_Init>:
{
 80005d8:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80005da:	4b0b      	ldr	r3, [pc, #44]	; (8000608 <HAL_Init+0x30>)
 80005dc:	681a      	ldr	r2, [r3, #0]
 80005de:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80005e2:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80005e4:	681a      	ldr	r2, [r3, #0]
 80005e6:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80005ea:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80005ec:	681a      	ldr	r2, [r3, #0]
 80005ee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80005f2:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005f4:	2003      	movs	r0, #3
 80005f6:	f000 f82f 	bl	8000658 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 80005fa:	2000      	movs	r0, #0
 80005fc:	f7ff ffc8 	bl	8000590 <HAL_InitTick>
  HAL_MspInit();
 8000600:	f000 fde2 	bl	80011c8 <HAL_MspInit>
}
 8000604:	2000      	movs	r0, #0
 8000606:	bd08      	pop	{r3, pc}
 8000608:	40023c00 	.word	0x40023c00

0800060c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800060c:	4a03      	ldr	r2, [pc, #12]	; (800061c <HAL_IncTick+0x10>)
 800060e:	4b04      	ldr	r3, [pc, #16]	; (8000620 <HAL_IncTick+0x14>)
 8000610:	6811      	ldr	r1, [r2, #0]
 8000612:	781b      	ldrb	r3, [r3, #0]
 8000614:	440b      	add	r3, r1
 8000616:	6013      	str	r3, [r2, #0]
 8000618:	4770      	bx	lr
 800061a:	bf00      	nop
 800061c:	20000098 	.word	0x20000098
 8000620:	20000000 	.word	0x20000000

08000624 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000624:	4b01      	ldr	r3, [pc, #4]	; (800062c <HAL_GetTick+0x8>)
 8000626:	6818      	ldr	r0, [r3, #0]
}
 8000628:	4770      	bx	lr
 800062a:	bf00      	nop
 800062c:	20000098 	.word	0x20000098

08000630 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000630:	b538      	push	{r3, r4, r5, lr}
 8000632:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000634:	f7ff fff6 	bl	8000624 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000638:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 800063a:	bf1c      	itt	ne
 800063c:	4b05      	ldrne	r3, [pc, #20]	; (8000654 <HAL_Delay+0x24>)
 800063e:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8000640:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8000642:	bf18      	it	ne
 8000644:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000646:	f7ff ffed 	bl	8000624 <HAL_GetTick>
 800064a:	1b40      	subs	r0, r0, r5
 800064c:	4284      	cmp	r4, r0
 800064e:	d8fa      	bhi.n	8000646 <HAL_Delay+0x16>
  {
  }
}
 8000650:	bd38      	pop	{r3, r4, r5, pc}
 8000652:	bf00      	nop
 8000654:	20000000 	.word	0x20000000

08000658 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000658:	4a07      	ldr	r2, [pc, #28]	; (8000678 <HAL_NVIC_SetPriorityGrouping+0x20>)
 800065a:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800065c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000660:	041b      	lsls	r3, r3, #16
 8000662:	0c1b      	lsrs	r3, r3, #16
 8000664:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000668:	0200      	lsls	r0, r0, #8
 800066a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800066e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000672:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000674:	60d3      	str	r3, [r2, #12]
 8000676:	4770      	bx	lr
 8000678:	e000ed00 	.word	0xe000ed00

0800067c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800067c:	4b17      	ldr	r3, [pc, #92]	; (80006dc <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800067e:	b530      	push	{r4, r5, lr}
 8000680:	68dc      	ldr	r4, [r3, #12]
 8000682:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000686:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800068a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800068c:	2b04      	cmp	r3, #4
 800068e:	bf28      	it	cs
 8000690:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000692:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000694:	f04f 0501 	mov.w	r5, #1
 8000698:	fa05 f303 	lsl.w	r3, r5, r3
 800069c:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006a0:	bf8c      	ite	hi
 80006a2:	3c03      	subhi	r4, #3
 80006a4:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006a6:	4019      	ands	r1, r3
 80006a8:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80006aa:	fa05 f404 	lsl.w	r4, r5, r4
 80006ae:	3c01      	subs	r4, #1
 80006b0:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 80006b2:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006b4:	ea42 0201 	orr.w	r2, r2, r1
 80006b8:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006bc:	bfaf      	iteee	ge
 80006be:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006c2:	f000 000f 	andlt.w	r0, r0, #15
 80006c6:	4b06      	ldrlt	r3, [pc, #24]	; (80006e0 <HAL_NVIC_SetPriority+0x64>)
 80006c8:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006ca:	bfa5      	ittet	ge
 80006cc:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 80006d0:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006d2:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006d4:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80006d8:	bd30      	pop	{r4, r5, pc}
 80006da:	bf00      	nop
 80006dc:	e000ed00 	.word	0xe000ed00
 80006e0:	e000ed14 	.word	0xe000ed14

080006e4 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80006e4:	3801      	subs	r0, #1
 80006e6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80006ea:	d20a      	bcs.n	8000702 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006ec:	4b06      	ldr	r3, [pc, #24]	; (8000708 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006ee:	4a07      	ldr	r2, [pc, #28]	; (800070c <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80006f0:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80006f2:	21f0      	movs	r1, #240	; 0xf0
 80006f4:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006f8:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006fa:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80006fc:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80006fe:	601a      	str	r2, [r3, #0]
 8000700:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000702:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000704:	4770      	bx	lr
 8000706:	bf00      	nop
 8000708:	e000e010 	.word	0xe000e010
 800070c:	e000ed00 	.word	0xe000ed00

08000710 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000714:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000716:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000718:	f8df 819c 	ldr.w	r8, [pc, #412]	; 80008b8 <HAL_GPIO_Init+0x1a8>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800071c:	4a64      	ldr	r2, [pc, #400]	; (80008b0 <HAL_GPIO_Init+0x1a0>)
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800071e:	9301      	str	r3, [sp, #4]
    ioposition = 0x01U << position;
 8000720:	f04f 0901 	mov.w	r9, #1
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000724:	2300      	movs	r3, #0
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000726:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 8000728:	fa09 f703 	lsl.w	r7, r9, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800072c:	ea07 0604 	and.w	r6, r7, r4
    if(iocurrent == ioposition)
 8000730:	42b7      	cmp	r7, r6
 8000732:	f040 80ad 	bne.w	8000890 <HAL_GPIO_Init+0x180>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000736:	684c      	ldr	r4, [r1, #4]
 8000738:	f024 0a10 	bic.w	sl, r4, #16
 800073c:	f1ba 0f02 	cmp.w	sl, #2
 8000740:	d116      	bne.n	8000770 <HAL_GPIO_Init+0x60>
        temp = GPIOx->AFR[position >> 3U];
 8000742:	ea4f 0cd3 	mov.w	ip, r3, lsr #3
 8000746:	eb00 0c8c 	add.w	ip, r0, ip, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800074a:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 800074e:	f8dc 5020 	ldr.w	r5, [ip, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000752:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 8000756:	f04f 0e0f 	mov.w	lr, #15
 800075a:	fa0e fe0b 	lsl.w	lr, lr, fp
 800075e:	ea25 0e0e 	bic.w	lr, r5, lr
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000762:	690d      	ldr	r5, [r1, #16]
 8000764:	fa05 f50b 	lsl.w	r5, r5, fp
 8000768:	ea45 050e 	orr.w	r5, r5, lr
        GPIOx->AFR[position >> 3U] = temp;
 800076c:	f8cc 5020 	str.w	r5, [ip, #32]
 8000770:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000774:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8000776:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800077a:	fa05 f50c 	lsl.w	r5, r5, ip
 800077e:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000780:	f004 0e03 	and.w	lr, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000784:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000788:	fa0e fe0c 	lsl.w	lr, lr, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800078c:	f10a 3aff 	add.w	sl, sl, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000790:	ea4e 0e0b 	orr.w	lr, lr, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000794:	f1ba 0f01 	cmp.w	sl, #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000798:	9500      	str	r5, [sp, #0]
      GPIOx->MODER = temp;
 800079a:	f8c0 e000 	str.w	lr, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800079e:	d815      	bhi.n	80007cc <HAL_GPIO_Init+0xbc>
        temp = GPIOx->OSPEEDR; 
 80007a0:	f8d0 e008 	ldr.w	lr, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80007a4:	ea05 0e0e 	and.w	lr, r5, lr
        temp |= (GPIO_Init->Speed << (position * 2U));
 80007a8:	68cd      	ldr	r5, [r1, #12]
 80007aa:	fa05 fa0c 	lsl.w	sl, r5, ip
 80007ae:	ea4a 0e0e 	orr.w	lr, sl, lr
        GPIOx->OSPEEDR = temp;
 80007b2:	f8c0 e008 	str.w	lr, [r0, #8]
        temp = GPIOx->OTYPER;
 80007b6:	f8d0 e004 	ldr.w	lr, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80007ba:	ea2e 0707 	bic.w	r7, lr, r7
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80007be:	f3c4 1e00 	ubfx	lr, r4, #4, #1
 80007c2:	fa0e fe03 	lsl.w	lr, lr, r3
 80007c6:	ea4e 0707 	orr.w	r7, lr, r7
        GPIOx->OTYPER = temp;
 80007ca:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 80007cc:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80007ce:	9d00      	ldr	r5, [sp, #0]
 80007d0:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80007d2:	688f      	ldr	r7, [r1, #8]
 80007d4:	fa07 f70c 	lsl.w	r7, r7, ip
 80007d8:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 80007da:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80007dc:	00e5      	lsls	r5, r4, #3
 80007de:	d557      	bpl.n	8000890 <HAL_GPIO_Init+0x180>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007e0:	f04f 0b00 	mov.w	fp, #0
 80007e4:	f8cd b00c 	str.w	fp, [sp, #12]
 80007e8:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80007ec:	4d31      	ldr	r5, [pc, #196]	; (80008b4 <HAL_GPIO_Init+0x1a4>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007ee:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 80007f2:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 80007f6:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 80007fa:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 80007fe:	9703      	str	r7, [sp, #12]
 8000800:	9f03      	ldr	r7, [sp, #12]
 8000802:	f023 0703 	bic.w	r7, r3, #3
 8000806:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 800080a:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800080e:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8000812:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000816:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800081a:	f04f 0e0f 	mov.w	lr, #15
 800081e:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000822:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000824:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000828:	d039      	beq.n	800089e <HAL_GPIO_Init+0x18e>
 800082a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800082e:	42a8      	cmp	r0, r5
 8000830:	d037      	beq.n	80008a2 <HAL_GPIO_Init+0x192>
 8000832:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000836:	42a8      	cmp	r0, r5
 8000838:	d035      	beq.n	80008a6 <HAL_GPIO_Init+0x196>
 800083a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800083e:	42a8      	cmp	r0, r5
 8000840:	d033      	beq.n	80008aa <HAL_GPIO_Init+0x19a>
 8000842:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000846:	42a8      	cmp	r0, r5
 8000848:	bf14      	ite	ne
 800084a:	2507      	movne	r5, #7
 800084c:	2504      	moveq	r5, #4
 800084e:	fa05 f50c 	lsl.w	r5, r5, ip
 8000852:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000856:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 8000858:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 800085a:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800085c:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 8000860:	bf0c      	ite	eq
 8000862:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000864:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 8000866:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 8000868:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800086a:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 800086e:	bf0c      	ite	eq
 8000870:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000872:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 8000874:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000876:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000878:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 800087c:	bf0c      	ite	eq
 800087e:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000880:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 8000882:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 8000884:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000886:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 8000888:	bf54      	ite	pl
 800088a:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 800088c:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 800088e:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000890:	3301      	adds	r3, #1
 8000892:	2b10      	cmp	r3, #16
 8000894:	f47f af47 	bne.w	8000726 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 8000898:	b005      	add	sp, #20
 800089a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800089e:	465d      	mov	r5, fp
 80008a0:	e7d5      	b.n	800084e <HAL_GPIO_Init+0x13e>
 80008a2:	2501      	movs	r5, #1
 80008a4:	e7d3      	b.n	800084e <HAL_GPIO_Init+0x13e>
 80008a6:	2502      	movs	r5, #2
 80008a8:	e7d1      	b.n	800084e <HAL_GPIO_Init+0x13e>
 80008aa:	2503      	movs	r5, #3
 80008ac:	e7cf      	b.n	800084e <HAL_GPIO_Init+0x13e>
 80008ae:	bf00      	nop
 80008b0:	40013c00 	.word	0x40013c00
 80008b4:	40020000 	.word	0x40020000
 80008b8:	40023800 	.word	0x40023800

080008bc <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80008bc:	b10a      	cbz	r2, 80008c2 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80008be:	6181      	str	r1, [r0, #24]
 80008c0:	4770      	bx	lr
 80008c2:	0409      	lsls	r1, r1, #16
 80008c4:	e7fb      	b.n	80008be <HAL_GPIO_WritePin+0x2>
	...

080008c8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80008c8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80008cc:	4604      	mov	r4, r0
 80008ce:	b918      	cbnz	r0, 80008d8 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 80008d0:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 80008d2:	b002      	add	sp, #8
 80008d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80008d8:	6803      	ldr	r3, [r0, #0]
 80008da:	07dd      	lsls	r5, r3, #31
 80008dc:	d410      	bmi.n	8000900 <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80008de:	6823      	ldr	r3, [r4, #0]
 80008e0:	0798      	lsls	r0, r3, #30
 80008e2:	d458      	bmi.n	8000996 <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80008e4:	6823      	ldr	r3, [r4, #0]
 80008e6:	071a      	lsls	r2, r3, #28
 80008e8:	f100 809a 	bmi.w	8000a20 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80008ec:	6823      	ldr	r3, [r4, #0]
 80008ee:	075b      	lsls	r3, r3, #29
 80008f0:	f100 80b8 	bmi.w	8000a64 <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80008f4:	69a2      	ldr	r2, [r4, #24]
 80008f6:	2a00      	cmp	r2, #0
 80008f8:	f040 8119 	bne.w	8000b2e <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 80008fc:	2000      	movs	r0, #0
 80008fe:	e7e8      	b.n	80008d2 <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000900:	4ba6      	ldr	r3, [pc, #664]	; (8000b9c <HAL_RCC_OscConfig+0x2d4>)
 8000902:	689a      	ldr	r2, [r3, #8]
 8000904:	f002 020c 	and.w	r2, r2, #12
 8000908:	2a04      	cmp	r2, #4
 800090a:	d007      	beq.n	800091c <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800090c:	689a      	ldr	r2, [r3, #8]
 800090e:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000912:	2a08      	cmp	r2, #8
 8000914:	d10a      	bne.n	800092c <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000916:	685b      	ldr	r3, [r3, #4]
 8000918:	0259      	lsls	r1, r3, #9
 800091a:	d507      	bpl.n	800092c <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800091c:	4b9f      	ldr	r3, [pc, #636]	; (8000b9c <HAL_RCC_OscConfig+0x2d4>)
 800091e:	681b      	ldr	r3, [r3, #0]
 8000920:	039a      	lsls	r2, r3, #14
 8000922:	d5dc      	bpl.n	80008de <HAL_RCC_OscConfig+0x16>
 8000924:	6863      	ldr	r3, [r4, #4]
 8000926:	2b00      	cmp	r3, #0
 8000928:	d1d9      	bne.n	80008de <HAL_RCC_OscConfig+0x16>
 800092a:	e7d1      	b.n	80008d0 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800092c:	6863      	ldr	r3, [r4, #4]
 800092e:	4d9b      	ldr	r5, [pc, #620]	; (8000b9c <HAL_RCC_OscConfig+0x2d4>)
 8000930:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000934:	d111      	bne.n	800095a <HAL_RCC_OscConfig+0x92>
 8000936:	682b      	ldr	r3, [r5, #0]
 8000938:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800093c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800093e:	f7ff fe71 	bl	8000624 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000942:	4d96      	ldr	r5, [pc, #600]	; (8000b9c <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000944:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000946:	682b      	ldr	r3, [r5, #0]
 8000948:	039b      	lsls	r3, r3, #14
 800094a:	d4c8      	bmi.n	80008de <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800094c:	f7ff fe6a 	bl	8000624 <HAL_GetTick>
 8000950:	1b80      	subs	r0, r0, r6
 8000952:	2864      	cmp	r0, #100	; 0x64
 8000954:	d9f7      	bls.n	8000946 <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 8000956:	2003      	movs	r0, #3
 8000958:	e7bb      	b.n	80008d2 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800095a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800095e:	d104      	bne.n	800096a <HAL_RCC_OscConfig+0xa2>
 8000960:	682b      	ldr	r3, [r5, #0]
 8000962:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000966:	602b      	str	r3, [r5, #0]
 8000968:	e7e5      	b.n	8000936 <HAL_RCC_OscConfig+0x6e>
 800096a:	682a      	ldr	r2, [r5, #0]
 800096c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000970:	602a      	str	r2, [r5, #0]
 8000972:	682a      	ldr	r2, [r5, #0]
 8000974:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000978:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800097a:	2b00      	cmp	r3, #0
 800097c:	d1df      	bne.n	800093e <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 800097e:	f7ff fe51 	bl	8000624 <HAL_GetTick>
 8000982:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000984:	682b      	ldr	r3, [r5, #0]
 8000986:	039f      	lsls	r7, r3, #14
 8000988:	d5a9      	bpl.n	80008de <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800098a:	f7ff fe4b 	bl	8000624 <HAL_GetTick>
 800098e:	1b80      	subs	r0, r0, r6
 8000990:	2864      	cmp	r0, #100	; 0x64
 8000992:	d9f7      	bls.n	8000984 <HAL_RCC_OscConfig+0xbc>
 8000994:	e7df      	b.n	8000956 <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8000996:	4b81      	ldr	r3, [pc, #516]	; (8000b9c <HAL_RCC_OscConfig+0x2d4>)
 8000998:	689a      	ldr	r2, [r3, #8]
 800099a:	f012 0f0c 	tst.w	r2, #12
 800099e:	d007      	beq.n	80009b0 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80009a0:	689a      	ldr	r2, [r3, #8]
 80009a2:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80009a6:	2a08      	cmp	r2, #8
 80009a8:	d111      	bne.n	80009ce <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80009aa:	685b      	ldr	r3, [r3, #4]
 80009ac:	025e      	lsls	r6, r3, #9
 80009ae:	d40e      	bmi.n	80009ce <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80009b0:	4b7a      	ldr	r3, [pc, #488]	; (8000b9c <HAL_RCC_OscConfig+0x2d4>)
 80009b2:	681a      	ldr	r2, [r3, #0]
 80009b4:	0795      	lsls	r5, r2, #30
 80009b6:	d502      	bpl.n	80009be <HAL_RCC_OscConfig+0xf6>
 80009b8:	68e2      	ldr	r2, [r4, #12]
 80009ba:	2a01      	cmp	r2, #1
 80009bc:	d188      	bne.n	80008d0 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80009be:	681a      	ldr	r2, [r3, #0]
 80009c0:	6921      	ldr	r1, [r4, #16]
 80009c2:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 80009c6:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 80009ca:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80009cc:	e78a      	b.n	80008e4 <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80009ce:	68e2      	ldr	r2, [r4, #12]
 80009d0:	4b73      	ldr	r3, [pc, #460]	; (8000ba0 <HAL_RCC_OscConfig+0x2d8>)
 80009d2:	b1b2      	cbz	r2, 8000a02 <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 80009d4:	2201      	movs	r2, #1
 80009d6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80009d8:	f7ff fe24 	bl	8000624 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80009dc:	4d6f      	ldr	r5, [pc, #444]	; (8000b9c <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 80009de:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80009e0:	682b      	ldr	r3, [r5, #0]
 80009e2:	0798      	lsls	r0, r3, #30
 80009e4:	d507      	bpl.n	80009f6 <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80009e6:	682b      	ldr	r3, [r5, #0]
 80009e8:	6922      	ldr	r2, [r4, #16]
 80009ea:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80009ee:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80009f2:	602b      	str	r3, [r5, #0]
 80009f4:	e776      	b.n	80008e4 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80009f6:	f7ff fe15 	bl	8000624 <HAL_GetTick>
 80009fa:	1b80      	subs	r0, r0, r6
 80009fc:	2802      	cmp	r0, #2
 80009fe:	d9ef      	bls.n	80009e0 <HAL_RCC_OscConfig+0x118>
 8000a00:	e7a9      	b.n	8000956 <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 8000a02:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000a04:	f7ff fe0e 	bl	8000624 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a08:	4d64      	ldr	r5, [pc, #400]	; (8000b9c <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000a0a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a0c:	682b      	ldr	r3, [r5, #0]
 8000a0e:	0799      	lsls	r1, r3, #30
 8000a10:	f57f af68 	bpl.w	80008e4 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000a14:	f7ff fe06 	bl	8000624 <HAL_GetTick>
 8000a18:	1b80      	subs	r0, r0, r6
 8000a1a:	2802      	cmp	r0, #2
 8000a1c:	d9f6      	bls.n	8000a0c <HAL_RCC_OscConfig+0x144>
 8000a1e:	e79a      	b.n	8000956 <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000a20:	6962      	ldr	r2, [r4, #20]
 8000a22:	4b60      	ldr	r3, [pc, #384]	; (8000ba4 <HAL_RCC_OscConfig+0x2dc>)
 8000a24:	b17a      	cbz	r2, 8000a46 <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 8000a26:	2201      	movs	r2, #1
 8000a28:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000a2a:	f7ff fdfb 	bl	8000624 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a2e:	4d5b      	ldr	r5, [pc, #364]	; (8000b9c <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000a30:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a32:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000a34:	079f      	lsls	r7, r3, #30
 8000a36:	f53f af59 	bmi.w	80008ec <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a3a:	f7ff fdf3 	bl	8000624 <HAL_GetTick>
 8000a3e:	1b80      	subs	r0, r0, r6
 8000a40:	2802      	cmp	r0, #2
 8000a42:	d9f6      	bls.n	8000a32 <HAL_RCC_OscConfig+0x16a>
 8000a44:	e787      	b.n	8000956 <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 8000a46:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000a48:	f7ff fdec 	bl	8000624 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a4c:	4d53      	ldr	r5, [pc, #332]	; (8000b9c <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000a4e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a50:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000a52:	0798      	lsls	r0, r3, #30
 8000a54:	f57f af4a 	bpl.w	80008ec <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a58:	f7ff fde4 	bl	8000624 <HAL_GetTick>
 8000a5c:	1b80      	subs	r0, r0, r6
 8000a5e:	2802      	cmp	r0, #2
 8000a60:	d9f6      	bls.n	8000a50 <HAL_RCC_OscConfig+0x188>
 8000a62:	e778      	b.n	8000956 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000a64:	4b4d      	ldr	r3, [pc, #308]	; (8000b9c <HAL_RCC_OscConfig+0x2d4>)
 8000a66:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000a68:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8000a6c:	d128      	bne.n	8000ac0 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000a6e:	9201      	str	r2, [sp, #4]
 8000a70:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000a72:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000a76:	641a      	str	r2, [r3, #64]	; 0x40
 8000a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a7e:	9301      	str	r3, [sp, #4]
 8000a80:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000a82:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a84:	4d48      	ldr	r5, [pc, #288]	; (8000ba8 <HAL_RCC_OscConfig+0x2e0>)
 8000a86:	682b      	ldr	r3, [r5, #0]
 8000a88:	05d9      	lsls	r1, r3, #23
 8000a8a:	d51b      	bpl.n	8000ac4 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a8c:	68a3      	ldr	r3, [r4, #8]
 8000a8e:	4d43      	ldr	r5, [pc, #268]	; (8000b9c <HAL_RCC_OscConfig+0x2d4>)
 8000a90:	2b01      	cmp	r3, #1
 8000a92:	d127      	bne.n	8000ae4 <HAL_RCC_OscConfig+0x21c>
 8000a94:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000a96:	f043 0301 	orr.w	r3, r3, #1
 8000a9a:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8000a9c:	f7ff fdc2 	bl	8000624 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000aa0:	4d3e      	ldr	r5, [pc, #248]	; (8000b9c <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000aa2:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000aa4:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000aa8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000aaa:	079b      	lsls	r3, r3, #30
 8000aac:	d539      	bpl.n	8000b22 <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 8000aae:	2e00      	cmp	r6, #0
 8000ab0:	f43f af20 	beq.w	80008f4 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000ab4:	4a39      	ldr	r2, [pc, #228]	; (8000b9c <HAL_RCC_OscConfig+0x2d4>)
 8000ab6:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000ab8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000abc:	6413      	str	r3, [r2, #64]	; 0x40
 8000abe:	e719      	b.n	80008f4 <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 8000ac0:	2600      	movs	r6, #0
 8000ac2:	e7df      	b.n	8000a84 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000ac4:	682b      	ldr	r3, [r5, #0]
 8000ac6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000aca:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8000acc:	f7ff fdaa 	bl	8000624 <HAL_GetTick>
 8000ad0:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ad2:	682b      	ldr	r3, [r5, #0]
 8000ad4:	05da      	lsls	r2, r3, #23
 8000ad6:	d4d9      	bmi.n	8000a8c <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000ad8:	f7ff fda4 	bl	8000624 <HAL_GetTick>
 8000adc:	1bc0      	subs	r0, r0, r7
 8000ade:	2802      	cmp	r0, #2
 8000ae0:	d9f7      	bls.n	8000ad2 <HAL_RCC_OscConfig+0x20a>
 8000ae2:	e738      	b.n	8000956 <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000ae4:	2b05      	cmp	r3, #5
 8000ae6:	d104      	bne.n	8000af2 <HAL_RCC_OscConfig+0x22a>
 8000ae8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000aea:	f043 0304 	orr.w	r3, r3, #4
 8000aee:	672b      	str	r3, [r5, #112]	; 0x70
 8000af0:	e7d0      	b.n	8000a94 <HAL_RCC_OscConfig+0x1cc>
 8000af2:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000af4:	f022 0201 	bic.w	r2, r2, #1
 8000af8:	672a      	str	r2, [r5, #112]	; 0x70
 8000afa:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000afc:	f022 0204 	bic.w	r2, r2, #4
 8000b00:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d1ca      	bne.n	8000a9c <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 8000b06:	f7ff fd8d 	bl	8000624 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b0a:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000b0e:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b10:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000b12:	0798      	lsls	r0, r3, #30
 8000b14:	d5cb      	bpl.n	8000aae <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b16:	f7ff fd85 	bl	8000624 <HAL_GetTick>
 8000b1a:	1bc0      	subs	r0, r0, r7
 8000b1c:	4540      	cmp	r0, r8
 8000b1e:	d9f7      	bls.n	8000b10 <HAL_RCC_OscConfig+0x248>
 8000b20:	e719      	b.n	8000956 <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b22:	f7ff fd7f 	bl	8000624 <HAL_GetTick>
 8000b26:	1bc0      	subs	r0, r0, r7
 8000b28:	4540      	cmp	r0, r8
 8000b2a:	d9bd      	bls.n	8000aa8 <HAL_RCC_OscConfig+0x1e0>
 8000b2c:	e713      	b.n	8000956 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000b2e:	4d1b      	ldr	r5, [pc, #108]	; (8000b9c <HAL_RCC_OscConfig+0x2d4>)
 8000b30:	68ab      	ldr	r3, [r5, #8]
 8000b32:	f003 030c 	and.w	r3, r3, #12
 8000b36:	2b08      	cmp	r3, #8
 8000b38:	f43f aeca 	beq.w	80008d0 <HAL_RCC_OscConfig+0x8>
 8000b3c:	4e1b      	ldr	r6, [pc, #108]	; (8000bac <HAL_RCC_OscConfig+0x2e4>)
 8000b3e:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000b40:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000b42:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000b44:	d134      	bne.n	8000bb0 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8000b46:	f7ff fd6d 	bl	8000624 <HAL_GetTick>
 8000b4a:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000b4c:	682b      	ldr	r3, [r5, #0]
 8000b4e:	0199      	lsls	r1, r3, #6
 8000b50:	d41e      	bmi.n	8000b90 <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000b52:	6a22      	ldr	r2, [r4, #32]
 8000b54:	69e3      	ldr	r3, [r4, #28]
 8000b56:	4313      	orrs	r3, r2
 8000b58:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000b5a:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8000b5e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000b60:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000b64:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000b66:	4c0d      	ldr	r4, [pc, #52]	; (8000b9c <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000b68:	0852      	lsrs	r2, r2, #1
 8000b6a:	3a01      	subs	r2, #1
 8000b6c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b70:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8000b72:	2301      	movs	r3, #1
 8000b74:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000b76:	f7ff fd55 	bl	8000624 <HAL_GetTick>
 8000b7a:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000b7c:	6823      	ldr	r3, [r4, #0]
 8000b7e:	019a      	lsls	r2, r3, #6
 8000b80:	f53f aebc 	bmi.w	80008fc <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000b84:	f7ff fd4e 	bl	8000624 <HAL_GetTick>
 8000b88:	1b40      	subs	r0, r0, r5
 8000b8a:	2802      	cmp	r0, #2
 8000b8c:	d9f6      	bls.n	8000b7c <HAL_RCC_OscConfig+0x2b4>
 8000b8e:	e6e2      	b.n	8000956 <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000b90:	f7ff fd48 	bl	8000624 <HAL_GetTick>
 8000b94:	1bc0      	subs	r0, r0, r7
 8000b96:	2802      	cmp	r0, #2
 8000b98:	d9d8      	bls.n	8000b4c <HAL_RCC_OscConfig+0x284>
 8000b9a:	e6dc      	b.n	8000956 <HAL_RCC_OscConfig+0x8e>
 8000b9c:	40023800 	.word	0x40023800
 8000ba0:	42470000 	.word	0x42470000
 8000ba4:	42470e80 	.word	0x42470e80
 8000ba8:	40007000 	.word	0x40007000
 8000bac:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 8000bb0:	f7ff fd38 	bl	8000624 <HAL_GetTick>
 8000bb4:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000bb6:	682b      	ldr	r3, [r5, #0]
 8000bb8:	019b      	lsls	r3, r3, #6
 8000bba:	f57f ae9f 	bpl.w	80008fc <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000bbe:	f7ff fd31 	bl	8000624 <HAL_GetTick>
 8000bc2:	1b00      	subs	r0, r0, r4
 8000bc4:	2802      	cmp	r0, #2
 8000bc6:	d9f6      	bls.n	8000bb6 <HAL_RCC_OscConfig+0x2ee>
 8000bc8:	e6c5      	b.n	8000956 <HAL_RCC_OscConfig+0x8e>
 8000bca:	bf00      	nop

08000bcc <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000bcc:	4913      	ldr	r1, [pc, #76]	; (8000c1c <HAL_RCC_GetSysClockFreq+0x50>)
{
 8000bce:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000bd0:	688b      	ldr	r3, [r1, #8]
 8000bd2:	f003 030c 	and.w	r3, r3, #12
 8000bd6:	2b04      	cmp	r3, #4
 8000bd8:	d003      	beq.n	8000be2 <HAL_RCC_GetSysClockFreq+0x16>
 8000bda:	2b08      	cmp	r3, #8
 8000bdc:	d003      	beq.n	8000be6 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000bde:	4810      	ldr	r0, [pc, #64]	; (8000c20 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000be0:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8000be2:	4810      	ldr	r0, [pc, #64]	; (8000c24 <HAL_RCC_GetSysClockFreq+0x58>)
 8000be4:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000be6:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000be8:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000bea:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000bec:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000bf0:	bf14      	ite	ne
 8000bf2:	480c      	ldrne	r0, [pc, #48]	; (8000c24 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000bf4:	480a      	ldreq	r0, [pc, #40]	; (8000c20 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000bf6:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8000bfa:	bf18      	it	ne
 8000bfc:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000bfe:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000c02:	fba1 0100 	umull	r0, r1, r1, r0
 8000c06:	f7ff fb3b 	bl	8000280 <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8000c0a:	4b04      	ldr	r3, [pc, #16]	; (8000c1c <HAL_RCC_GetSysClockFreq+0x50>)
 8000c0c:	685b      	ldr	r3, [r3, #4]
 8000c0e:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8000c12:	3301      	adds	r3, #1
 8000c14:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8000c16:	fbb0 f0f3 	udiv	r0, r0, r3
 8000c1a:	bd08      	pop	{r3, pc}
 8000c1c:	40023800 	.word	0x40023800
 8000c20:	00f42400 	.word	0x00f42400
 8000c24:	007a1200 	.word	0x007a1200

08000c28 <HAL_RCC_ClockConfig>:
{
 8000c28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000c2c:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8000c2e:	4604      	mov	r4, r0
 8000c30:	b910      	cbnz	r0, 8000c38 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8000c32:	2001      	movs	r0, #1
 8000c34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000c38:	4b44      	ldr	r3, [pc, #272]	; (8000d4c <HAL_RCC_ClockConfig+0x124>)
 8000c3a:	681a      	ldr	r2, [r3, #0]
 8000c3c:	f002 020f 	and.w	r2, r2, #15
 8000c40:	428a      	cmp	r2, r1
 8000c42:	d328      	bcc.n	8000c96 <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000c44:	6821      	ldr	r1, [r4, #0]
 8000c46:	078f      	lsls	r7, r1, #30
 8000c48:	d42d      	bmi.n	8000ca6 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000c4a:	07c8      	lsls	r0, r1, #31
 8000c4c:	d440      	bmi.n	8000cd0 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000c4e:	4b3f      	ldr	r3, [pc, #252]	; (8000d4c <HAL_RCC_ClockConfig+0x124>)
 8000c50:	681a      	ldr	r2, [r3, #0]
 8000c52:	f002 020f 	and.w	r2, r2, #15
 8000c56:	4295      	cmp	r5, r2
 8000c58:	d366      	bcc.n	8000d28 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000c5a:	6822      	ldr	r2, [r4, #0]
 8000c5c:	0751      	lsls	r1, r2, #29
 8000c5e:	d46c      	bmi.n	8000d3a <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000c60:	0713      	lsls	r3, r2, #28
 8000c62:	d507      	bpl.n	8000c74 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000c64:	4a3a      	ldr	r2, [pc, #232]	; (8000d50 <HAL_RCC_ClockConfig+0x128>)
 8000c66:	6921      	ldr	r1, [r4, #16]
 8000c68:	6893      	ldr	r3, [r2, #8]
 8000c6a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000c6e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000c72:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000c74:	f7ff ffaa 	bl	8000bcc <HAL_RCC_GetSysClockFreq>
 8000c78:	4b35      	ldr	r3, [pc, #212]	; (8000d50 <HAL_RCC_ClockConfig+0x128>)
 8000c7a:	4a36      	ldr	r2, [pc, #216]	; (8000d54 <HAL_RCC_ClockConfig+0x12c>)
 8000c7c:	689b      	ldr	r3, [r3, #8]
 8000c7e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000c82:	5cd3      	ldrb	r3, [r2, r3]
 8000c84:	40d8      	lsrs	r0, r3
 8000c86:	4b34      	ldr	r3, [pc, #208]	; (8000d58 <HAL_RCC_ClockConfig+0x130>)
 8000c88:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000c8a:	2000      	movs	r0, #0
 8000c8c:	f7ff fc80 	bl	8000590 <HAL_InitTick>
  return HAL_OK;
 8000c90:	2000      	movs	r0, #0
 8000c92:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000c96:	b2ca      	uxtb	r2, r1
 8000c98:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	f003 030f 	and.w	r3, r3, #15
 8000ca0:	4299      	cmp	r1, r3
 8000ca2:	d1c6      	bne.n	8000c32 <HAL_RCC_ClockConfig+0xa>
 8000ca4:	e7ce      	b.n	8000c44 <HAL_RCC_ClockConfig+0x1c>
 8000ca6:	4b2a      	ldr	r3, [pc, #168]	; (8000d50 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000ca8:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000cac:	bf1e      	ittt	ne
 8000cae:	689a      	ldrne	r2, [r3, #8]
 8000cb0:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8000cb4:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000cb6:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000cb8:	bf42      	ittt	mi
 8000cba:	689a      	ldrmi	r2, [r3, #8]
 8000cbc:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8000cc0:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000cc2:	689a      	ldr	r2, [r3, #8]
 8000cc4:	68a0      	ldr	r0, [r4, #8]
 8000cc6:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000cca:	4302      	orrs	r2, r0
 8000ccc:	609a      	str	r2, [r3, #8]
 8000cce:	e7bc      	b.n	8000c4a <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000cd0:	6862      	ldr	r2, [r4, #4]
 8000cd2:	4b1f      	ldr	r3, [pc, #124]	; (8000d50 <HAL_RCC_ClockConfig+0x128>)
 8000cd4:	2a01      	cmp	r2, #1
 8000cd6:	d11d      	bne.n	8000d14 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cde:	d0a8      	beq.n	8000c32 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000ce0:	4e1b      	ldr	r6, [pc, #108]	; (8000d50 <HAL_RCC_ClockConfig+0x128>)
 8000ce2:	68b3      	ldr	r3, [r6, #8]
 8000ce4:	f023 0303 	bic.w	r3, r3, #3
 8000ce8:	4313      	orrs	r3, r2
 8000cea:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8000cec:	f7ff fc9a 	bl	8000624 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000cf0:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8000cf4:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000cf6:	68b3      	ldr	r3, [r6, #8]
 8000cf8:	6862      	ldr	r2, [r4, #4]
 8000cfa:	f003 030c 	and.w	r3, r3, #12
 8000cfe:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000d02:	d0a4      	beq.n	8000c4e <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d04:	f7ff fc8e 	bl	8000624 <HAL_GetTick>
 8000d08:	1bc0      	subs	r0, r0, r7
 8000d0a:	4540      	cmp	r0, r8
 8000d0c:	d9f3      	bls.n	8000cf6 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8000d0e:	2003      	movs	r0, #3
}
 8000d10:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000d14:	1e91      	subs	r1, r2, #2
 8000d16:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d18:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000d1a:	d802      	bhi.n	8000d22 <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d1c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000d20:	e7dd      	b.n	8000cde <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d22:	f013 0f02 	tst.w	r3, #2
 8000d26:	e7da      	b.n	8000cde <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d28:	b2ea      	uxtb	r2, r5
 8000d2a:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	f003 030f 	and.w	r3, r3, #15
 8000d32:	429d      	cmp	r5, r3
 8000d34:	f47f af7d 	bne.w	8000c32 <HAL_RCC_ClockConfig+0xa>
 8000d38:	e78f      	b.n	8000c5a <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000d3a:	4905      	ldr	r1, [pc, #20]	; (8000d50 <HAL_RCC_ClockConfig+0x128>)
 8000d3c:	68e0      	ldr	r0, [r4, #12]
 8000d3e:	688b      	ldr	r3, [r1, #8]
 8000d40:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8000d44:	4303      	orrs	r3, r0
 8000d46:	608b      	str	r3, [r1, #8]
 8000d48:	e78a      	b.n	8000c60 <HAL_RCC_ClockConfig+0x38>
 8000d4a:	bf00      	nop
 8000d4c:	40023c00 	.word	0x40023c00
 8000d50:	40023800 	.word	0x40023800
 8000d54:	08002351 	.word	0x08002351
 8000d58:	20000008 	.word	0x20000008

08000d5c <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8000d5c:	4b04      	ldr	r3, [pc, #16]	; (8000d70 <HAL_RCC_GetPCLK1Freq+0x14>)
 8000d5e:	4a05      	ldr	r2, [pc, #20]	; (8000d74 <HAL_RCC_GetPCLK1Freq+0x18>)
 8000d60:	689b      	ldr	r3, [r3, #8]
 8000d62:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8000d66:	5cd3      	ldrb	r3, [r2, r3]
 8000d68:	4a03      	ldr	r2, [pc, #12]	; (8000d78 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000d6a:	6810      	ldr	r0, [r2, #0]
}
 8000d6c:	40d8      	lsrs	r0, r3
 8000d6e:	4770      	bx	lr
 8000d70:	40023800 	.word	0x40023800
 8000d74:	08002361 	.word	0x08002361
 8000d78:	20000008 	.word	0x20000008

08000d7c <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8000d7c:	4b04      	ldr	r3, [pc, #16]	; (8000d90 <HAL_RCC_GetPCLK2Freq+0x14>)
 8000d7e:	4a05      	ldr	r2, [pc, #20]	; (8000d94 <HAL_RCC_GetPCLK2Freq+0x18>)
 8000d80:	689b      	ldr	r3, [r3, #8]
 8000d82:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8000d86:	5cd3      	ldrb	r3, [r2, r3]
 8000d88:	4a03      	ldr	r2, [pc, #12]	; (8000d98 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8000d8a:	6810      	ldr	r0, [r2, #0]
}
 8000d8c:	40d8      	lsrs	r0, r3
 8000d8e:	4770      	bx	lr
 8000d90:	40023800 	.word	0x40023800
 8000d94:	08002361 	.word	0x08002361
 8000d98:	20000008 	.word	0x20000008

08000d9c <UART_SetConfig>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8000d9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
  assert_param(IS_UART_PARITY(huart->Init.Parity));
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = huart->Instance->CR2;
 8000da0:	6806      	ldr	r6, [r0, #0]

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);

  /* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8000da2:	68c2      	ldr	r2, [r0, #12]
  tmpreg = huart->Instance->CR2;
 8000da4:	6933      	ldr	r3, [r6, #16]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8000da6:	69c1      	ldr	r1, [r0, #28]
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8000da8:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
  tmpreg |= (uint32_t)huart->Init.StopBits;
 8000dac:	4313      	orrs	r3, r2
  WRITE_REG(huart->Instance->CR2, (uint32_t)tmpreg);
 8000dae:	6133      	str	r3, [r6, #16]
{
 8000db0:	4604      	mov	r4, r0
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8000db2:	6883      	ldr	r3, [r0, #8]
 8000db4:	6900      	ldr	r0, [r0, #16]
  tmpreg = huart->Instance->CR1;
 8000db6:	68f2      	ldr	r2, [r6, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8000db8:	4303      	orrs	r3, r0
 8000dba:	6960      	ldr	r0, [r4, #20]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8000dbc:	f422 4216 	bic.w	r2, r2, #38400	; 0x9600
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8000dc0:	4303      	orrs	r3, r0
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | \
 8000dc2:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8000dc6:	430b      	orrs	r3, r1
 8000dc8:	4313      	orrs	r3, r2
  
  /* Write to USART CR1 */
  WRITE_REG(huart->Instance->CR1, (uint32_t)tmpreg);
 8000dca:	60f3      	str	r3, [r6, #12]
  
  /*-------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = huart->Instance->CR3;
 8000dcc:	6973      	ldr	r3, [r6, #20]
  
  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
  
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  tmpreg |= huart->Init.HwFlowCtl;
 8000dce:	69a2      	ldr	r2, [r4, #24]
  tmpreg &= (uint32_t)~((uint32_t)(USART_CR3_RTSE | USART_CR3_CTSE));
 8000dd0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpreg |= huart->Init.HwFlowCtl;
 8000dd4:	4313      	orrs	r3, r2
  
  /* Write to USART CR3 */
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
  
  /* Check the Over Sampling */
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8000dd6:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
  WRITE_REG(huart->Instance->CR3, (uint32_t)tmpreg);
 8000dda:	6173      	str	r3, [r6, #20]
 8000ddc:	4b7a      	ldr	r3, [pc, #488]	; (8000fc8 <UART_SetConfig+0x22c>)
  if(huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8000dde:	d17c      	bne.n	8000eda <UART_SetConfig+0x13e>
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6) 
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8000de0:	429e      	cmp	r6, r3
 8000de2:	d003      	beq.n	8000dec <UART_SetConfig+0x50>
 8000de4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8000de8:	429e      	cmp	r6, r3
 8000dea:	d144      	bne.n	8000e76 <UART_SetConfig+0xda>
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8000dec:	f7ff ffc6 	bl	8000d7c <HAL_RCC_GetPCLK2Freq>
 8000df0:	2519      	movs	r5, #25
 8000df2:	fb05 f300 	mul.w	r3, r5, r0
 8000df6:	6860      	ldr	r0, [r4, #4]
 8000df8:	f04f 0964 	mov.w	r9, #100	; 0x64
 8000dfc:	0040      	lsls	r0, r0, #1
 8000dfe:	fbb3 f3f0 	udiv	r3, r3, r0
 8000e02:	fbb3 f3f9 	udiv	r3, r3, r9
 8000e06:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8000e0a:	f7ff ffb7 	bl	8000d7c <HAL_RCC_GetPCLK2Freq>
 8000e0e:	6863      	ldr	r3, [r4, #4]
 8000e10:	4368      	muls	r0, r5
 8000e12:	005b      	lsls	r3, r3, #1
 8000e14:	fbb0 f7f3 	udiv	r7, r0, r3
 8000e18:	f7ff ffb0 	bl	8000d7c <HAL_RCC_GetPCLK2Freq>
 8000e1c:	6863      	ldr	r3, [r4, #4]
 8000e1e:	4368      	muls	r0, r5
 8000e20:	005b      	lsls	r3, r3, #1
 8000e22:	fbb0 f3f3 	udiv	r3, r0, r3
 8000e26:	fbb3 f3f9 	udiv	r3, r3, r9
 8000e2a:	fb09 7313 	mls	r3, r9, r3, r7
 8000e2e:	00db      	lsls	r3, r3, #3
 8000e30:	3332      	adds	r3, #50	; 0x32
 8000e32:	fbb3 f3f9 	udiv	r3, r3, r9
 8000e36:	005b      	lsls	r3, r3, #1
 8000e38:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8000e3c:	f7ff ff9e 	bl	8000d7c <HAL_RCC_GetPCLK2Freq>
 8000e40:	6862      	ldr	r2, [r4, #4]
 8000e42:	4368      	muls	r0, r5
 8000e44:	0052      	lsls	r2, r2, #1
 8000e46:	fbb0 faf2 	udiv	sl, r0, r2
 8000e4a:	f7ff ff97 	bl	8000d7c <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8000e4e:	6863      	ldr	r3, [r4, #4]
 8000e50:	4368      	muls	r0, r5
 8000e52:	005b      	lsls	r3, r3, #1
 8000e54:	fbb0 f3f3 	udiv	r3, r0, r3
 8000e58:	fbb3 f3f9 	udiv	r3, r3, r9
 8000e5c:	fb09 a313 	mls	r3, r9, r3, sl
 8000e60:	00db      	lsls	r3, r3, #3
 8000e62:	3332      	adds	r3, #50	; 0x32
 8000e64:	fbb3 f3f9 	udiv	r3, r3, r9
 8000e68:	f003 0307 	and.w	r3, r3, #7
 8000e6c:	4443      	add	r3, r8
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }	
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8000e6e:	443b      	add	r3, r7
 8000e70:	60b3      	str	r3, [r6, #8]
 8000e72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8000e76:	f7ff ff71 	bl	8000d5c <HAL_RCC_GetPCLK1Freq>
 8000e7a:	2519      	movs	r5, #25
 8000e7c:	fb05 f300 	mul.w	r3, r5, r0
 8000e80:	6860      	ldr	r0, [r4, #4]
 8000e82:	f04f 0964 	mov.w	r9, #100	; 0x64
 8000e86:	0040      	lsls	r0, r0, #1
 8000e88:	fbb3 f3f0 	udiv	r3, r3, r0
 8000e8c:	fbb3 f3f9 	udiv	r3, r3, r9
 8000e90:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8000e94:	f7ff ff62 	bl	8000d5c <HAL_RCC_GetPCLK1Freq>
 8000e98:	6863      	ldr	r3, [r4, #4]
 8000e9a:	4368      	muls	r0, r5
 8000e9c:	005b      	lsls	r3, r3, #1
 8000e9e:	fbb0 f7f3 	udiv	r7, r0, r3
 8000ea2:	f7ff ff5b 	bl	8000d5c <HAL_RCC_GetPCLK1Freq>
 8000ea6:	6863      	ldr	r3, [r4, #4]
 8000ea8:	4368      	muls	r0, r5
 8000eaa:	005b      	lsls	r3, r3, #1
 8000eac:	fbb0 f3f3 	udiv	r3, r0, r3
 8000eb0:	fbb3 f3f9 	udiv	r3, r3, r9
 8000eb4:	fb09 7313 	mls	r3, r9, r3, r7
 8000eb8:	00db      	lsls	r3, r3, #3
 8000eba:	3332      	adds	r3, #50	; 0x32
 8000ebc:	fbb3 f3f9 	udiv	r3, r3, r9
 8000ec0:	005b      	lsls	r3, r3, #1
 8000ec2:	f403 77f8 	and.w	r7, r3, #496	; 0x1f0
 8000ec6:	f7ff ff49 	bl	8000d5c <HAL_RCC_GetPCLK1Freq>
 8000eca:	6862      	ldr	r2, [r4, #4]
 8000ecc:	4368      	muls	r0, r5
 8000ece:	0052      	lsls	r2, r2, #1
 8000ed0:	fbb0 faf2 	udiv	sl, r0, r2
 8000ed4:	f7ff ff42 	bl	8000d5c <HAL_RCC_GetPCLK1Freq>
 8000ed8:	e7b9      	b.n	8000e4e <UART_SetConfig+0xb2>
    if((huart->Instance == USART1) || (huart->Instance == USART6))
 8000eda:	429e      	cmp	r6, r3
 8000edc:	d002      	beq.n	8000ee4 <UART_SetConfig+0x148>
 8000ede:	4b3b      	ldr	r3, [pc, #236]	; (8000fcc <UART_SetConfig+0x230>)
 8000ee0:	429e      	cmp	r6, r3
 8000ee2:	d140      	bne.n	8000f66 <UART_SetConfig+0x1ca>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8000ee4:	f7ff ff4a 	bl	8000d7c <HAL_RCC_GetPCLK2Freq>
 8000ee8:	6867      	ldr	r7, [r4, #4]
 8000eea:	2519      	movs	r5, #25
 8000eec:	f04f 0964 	mov.w	r9, #100	; 0x64
 8000ef0:	fb05 f300 	mul.w	r3, r5, r0
 8000ef4:	00bf      	lsls	r7, r7, #2
 8000ef6:	fbb3 f3f7 	udiv	r3, r3, r7
 8000efa:	fbb3 f3f9 	udiv	r3, r3, r9
 8000efe:	011f      	lsls	r7, r3, #4
 8000f00:	f7ff ff3c 	bl	8000d7c <HAL_RCC_GetPCLK2Freq>
 8000f04:	6863      	ldr	r3, [r4, #4]
 8000f06:	4368      	muls	r0, r5
 8000f08:	009b      	lsls	r3, r3, #2
 8000f0a:	fbb0 f8f3 	udiv	r8, r0, r3
 8000f0e:	f7ff ff35 	bl	8000d7c <HAL_RCC_GetPCLK2Freq>
 8000f12:	6863      	ldr	r3, [r4, #4]
 8000f14:	4368      	muls	r0, r5
 8000f16:	009b      	lsls	r3, r3, #2
 8000f18:	fbb0 f3f3 	udiv	r3, r0, r3
 8000f1c:	fbb3 f3f9 	udiv	r3, r3, r9
 8000f20:	fb09 8313 	mls	r3, r9, r3, r8
 8000f24:	011b      	lsls	r3, r3, #4
 8000f26:	3332      	adds	r3, #50	; 0x32
 8000f28:	fbb3 f3f9 	udiv	r3, r3, r9
 8000f2c:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8000f30:	f7ff ff24 	bl	8000d7c <HAL_RCC_GetPCLK2Freq>
 8000f34:	6862      	ldr	r2, [r4, #4]
 8000f36:	4368      	muls	r0, r5
 8000f38:	0092      	lsls	r2, r2, #2
 8000f3a:	fbb0 faf2 	udiv	sl, r0, r2
 8000f3e:	f7ff ff1d 	bl	8000d7c <HAL_RCC_GetPCLK2Freq>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8000f42:	6863      	ldr	r3, [r4, #4]
 8000f44:	4368      	muls	r0, r5
 8000f46:	009b      	lsls	r3, r3, #2
 8000f48:	fbb0 f3f3 	udiv	r3, r0, r3
 8000f4c:	fbb3 f3f9 	udiv	r3, r3, r9
 8000f50:	fb09 a313 	mls	r3, r9, r3, sl
 8000f54:	011b      	lsls	r3, r3, #4
 8000f56:	3332      	adds	r3, #50	; 0x32
 8000f58:	fbb3 f3f9 	udiv	r3, r3, r9
 8000f5c:	f003 030f 	and.w	r3, r3, #15
 8000f60:	ea43 0308 	orr.w	r3, r3, r8
 8000f64:	e783      	b.n	8000e6e <UART_SetConfig+0xd2>
 8000f66:	f7ff fef9 	bl	8000d5c <HAL_RCC_GetPCLK1Freq>
 8000f6a:	6867      	ldr	r7, [r4, #4]
 8000f6c:	2519      	movs	r5, #25
 8000f6e:	f04f 0964 	mov.w	r9, #100	; 0x64
 8000f72:	fb05 f300 	mul.w	r3, r5, r0
 8000f76:	00bf      	lsls	r7, r7, #2
 8000f78:	fbb3 f3f7 	udiv	r3, r3, r7
 8000f7c:	fbb3 f3f9 	udiv	r3, r3, r9
 8000f80:	011f      	lsls	r7, r3, #4
 8000f82:	f7ff feeb 	bl	8000d5c <HAL_RCC_GetPCLK1Freq>
 8000f86:	6863      	ldr	r3, [r4, #4]
 8000f88:	4368      	muls	r0, r5
 8000f8a:	009b      	lsls	r3, r3, #2
 8000f8c:	fbb0 f8f3 	udiv	r8, r0, r3
 8000f90:	f7ff fee4 	bl	8000d5c <HAL_RCC_GetPCLK1Freq>
 8000f94:	6863      	ldr	r3, [r4, #4]
 8000f96:	4368      	muls	r0, r5
 8000f98:	009b      	lsls	r3, r3, #2
 8000f9a:	fbb0 f3f3 	udiv	r3, r0, r3
 8000f9e:	fbb3 f3f9 	udiv	r3, r3, r9
 8000fa2:	fb09 8313 	mls	r3, r9, r3, r8
 8000fa6:	011b      	lsls	r3, r3, #4
 8000fa8:	3332      	adds	r3, #50	; 0x32
 8000faa:	fbb3 f3f9 	udiv	r3, r3, r9
 8000fae:	f003 08f0 	and.w	r8, r3, #240	; 0xf0
 8000fb2:	f7ff fed3 	bl	8000d5c <HAL_RCC_GetPCLK1Freq>
 8000fb6:	6862      	ldr	r2, [r4, #4]
 8000fb8:	4368      	muls	r0, r5
 8000fba:	0092      	lsls	r2, r2, #2
 8000fbc:	fbb0 faf2 	udiv	sl, r0, r2
 8000fc0:	f7ff fecc 	bl	8000d5c <HAL_RCC_GetPCLK1Freq>
 8000fc4:	e7bd      	b.n	8000f42 <UART_SetConfig+0x1a6>
 8000fc6:	bf00      	nop
 8000fc8:	40011000 	.word	0x40011000
 8000fcc:	40011400 	.word	0x40011400

08000fd0 <HAL_UART_Init>:
{
 8000fd0:	b510      	push	{r4, lr}
  if(huart == NULL)
 8000fd2:	4604      	mov	r4, r0
 8000fd4:	b340      	cbz	r0, 8001028 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 8000fd6:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8000fda:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000fde:	b91b      	cbnz	r3, 8000fe8 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8000fe0:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8000fe4:	f000 f910 	bl	8001208 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8000fe8:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8000fea:	2324      	movs	r3, #36	; 0x24
 8000fec:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8000ff0:	68d3      	ldr	r3, [r2, #12]
 8000ff2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000ff6:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8000ff8:	4620      	mov	r0, r4
 8000ffa:	f7ff fecf 	bl	8000d9c <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000ffe:	6823      	ldr	r3, [r4, #0]
 8001000:	691a      	ldr	r2, [r3, #16]
 8001002:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001006:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001008:	695a      	ldr	r2, [r3, #20]
 800100a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800100e:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8001010:	68da      	ldr	r2, [r3, #12]
 8001012:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001016:	60da      	str	r2, [r3, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001018:	2000      	movs	r0, #0
  huart->gState= HAL_UART_STATE_READY;
 800101a:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800101c:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 800101e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8001022:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8001026:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001028:	2001      	movs	r0, #1
}
 800102a:	bd10      	pop	{r4, pc}

0800102c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800102c:	b530      	push	{r4, r5, lr}
 800102e:	b095      	sub	sp, #84	; 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001030:	2230      	movs	r2, #48	; 0x30
 8001032:	2100      	movs	r1, #0
 8001034:	a808      	add	r0, sp, #32
 8001036:	f000 f9ed 	bl	8001414 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800103a:	2100      	movs	r1, #0
 800103c:	2214      	movs	r2, #20
 800103e:	a803      	add	r0, sp, #12
 8001040:	f000 f9e8 	bl	8001414 <memset>

  /**Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001044:	2400      	movs	r4, #0
 8001046:	4b1c      	ldr	r3, [pc, #112]	; (80010b8 <SystemClock_Config+0x8c>)
 8001048:	9401      	str	r4, [sp, #4]
 800104a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800104c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001050:	641a      	str	r2, [r3, #64]	; 0x40
 8001052:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001054:	4a19      	ldr	r2, [pc, #100]	; (80010bc <SystemClock_Config+0x90>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8001056:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800105a:	9301      	str	r3, [sp, #4]
 800105c:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800105e:	9402      	str	r4, [sp, #8]
 8001060:	6813      	ldr	r3, [r2, #0]
 8001062:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001066:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800106a:	6013      	str	r3, [r2, #0]
 800106c:	6813      	ldr	r3, [r2, #0]
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800106e:	940f      	str	r4, [sp, #60]	; 0x3c
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001070:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001074:	9302      	str	r3, [sp, #8]
 8001076:	9b02      	ldr	r3, [sp, #8]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001078:	2301      	movs	r3, #1
 800107a:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800107c:	2310      	movs	r3, #16
 800107e:	930c      	str	r3, [sp, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001080:	9310      	str	r3, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001082:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001086:	9311      	str	r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001088:	2304      	movs	r3, #4
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800108a:	2502      	movs	r5, #2
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800108c:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800108e:	a808      	add	r0, sp, #32
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001090:	2307      	movs	r3, #7
 8001092:	9313      	str	r3, [sp, #76]	; 0x4c
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001094:	9508      	str	r5, [sp, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001096:	950e      	str	r5, [sp, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001098:	f7ff fc16 	bl	80008c8 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800109c:	230f      	movs	r3, #15
 800109e:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80010a0:	4629      	mov	r1, r5
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010a2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80010a6:	a803      	add	r0, sp, #12
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80010a8:	9504      	str	r5, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80010aa:	9405      	str	r4, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80010ac:	9306      	str	r3, [sp, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80010ae:	9407      	str	r4, [sp, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80010b0:	f7ff fdba 	bl	8000c28 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 80010b4:	b015      	add	sp, #84	; 0x54
 80010b6:	bd30      	pop	{r4, r5, pc}
 80010b8:	40023800 	.word	0x40023800
 80010bc:	40007000 	.word	0x40007000

080010c0 <main>:
{
 80010c0:	b510      	push	{r4, lr}
	 HAL_Delay(50);
 80010c2:	2032      	movs	r0, #50	; 0x32
{
 80010c4:	b08a      	sub	sp, #40	; 0x28
	 HAL_Delay(50);
 80010c6:	f7ff fab3 	bl	8000630 <HAL_Delay>
	  printf("Oi\n");
 80010ca:	4835      	ldr	r0, [pc, #212]	; (80011a0 <main+0xe0>)
 80010cc:	f000 fa1e 	bl	800150c <puts>
	  printf("Inicio do firmware\n");
 80010d0:	4834      	ldr	r0, [pc, #208]	; (80011a4 <main+0xe4>)
 80010d2:	f000 fa1b 	bl	800150c <puts>
	  	  printf("A soma dos numeros pares : %d\n", soma_par);
 80010d6:	210c      	movs	r1, #12
 80010d8:	4833      	ldr	r0, [pc, #204]	; (80011a8 <main+0xe8>)
 80010da:	f000 f9a3 	bl	8001424 <iprintf>
	  	  printf("A quantidade de numeros impares : %d\n", conta_impar);
 80010de:	2103      	movs	r1, #3
 80010e0:	4832      	ldr	r0, [pc, #200]	; (80011ac <main+0xec>)
 80010e2:	f000 f99f 	bl	8001424 <iprintf>
  HAL_Init();
 80010e6:	f7ff fa77 	bl	80005d8 <HAL_Init>
  SystemClock_Config();
 80010ea:	f7ff ff9f 	bl	800102c <SystemClock_Config>
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ee:	2214      	movs	r2, #20
 80010f0:	2100      	movs	r1, #0
 80010f2:	eb0d 0002 	add.w	r0, sp, r2
 80010f6:	f000 f98d 	bl	8001414 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010fa:	2400      	movs	r4, #0
 80010fc:	4b2c      	ldr	r3, [pc, #176]	; (80011b0 <main+0xf0>)
 80010fe:	9401      	str	r4, [sp, #4]
 8001100:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001102:	482c      	ldr	r0, [pc, #176]	; (80011b4 <main+0xf4>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001104:	f042 0204 	orr.w	r2, r2, #4
 8001108:	631a      	str	r2, [r3, #48]	; 0x30
 800110a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800110c:	f002 0204 	and.w	r2, r2, #4
 8001110:	9201      	str	r2, [sp, #4]
 8001112:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001114:	9402      	str	r4, [sp, #8]
 8001116:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001118:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800111c:	631a      	str	r2, [r3, #48]	; 0x30
 800111e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001120:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8001124:	9202      	str	r2, [sp, #8]
 8001126:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001128:	9403      	str	r4, [sp, #12]
 800112a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800112c:	f042 0201 	orr.w	r2, r2, #1
 8001130:	631a      	str	r2, [r3, #48]	; 0x30
 8001132:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001134:	f002 0201 	and.w	r2, r2, #1
 8001138:	9203      	str	r2, [sp, #12]
 800113a:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800113c:	9404      	str	r4, [sp, #16]
 800113e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001140:	f042 0202 	orr.w	r2, r2, #2
 8001144:	631a      	str	r2, [r3, #48]	; 0x30
 8001146:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001148:	f003 0302 	and.w	r3, r3, #2
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800114c:	4622      	mov	r2, r4
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800114e:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001150:	2120      	movs	r1, #32
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001152:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001154:	f7ff fbb2 	bl	80008bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001158:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800115c:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800115e:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001160:	4b15      	ldr	r3, [pc, #84]	; (80011b8 <main+0xf8>)
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001162:	4816      	ldr	r0, [pc, #88]	; (80011bc <main+0xfc>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001164:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001166:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001168:	f7ff fad2 	bl	8000710 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800116c:	2320      	movs	r3, #32
 800116e:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001170:	4810      	ldr	r0, [pc, #64]	; (80011b4 <main+0xf4>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001172:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001174:	2301      	movs	r3, #1
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001176:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001178:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800117a:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800117c:	f7ff fac8 	bl	8000710 <HAL_GPIO_Init>
  huart2.Instance = USART2;
 8001180:	480f      	ldr	r0, [pc, #60]	; (80011c0 <main+0x100>)
  huart2.Init.BaudRate = 115200;
 8001182:	4a10      	ldr	r2, [pc, #64]	; (80011c4 <main+0x104>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001184:	6084      	str	r4, [r0, #8]
  huart2.Init.BaudRate = 115200;
 8001186:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800118a:	e880 000c 	stmia.w	r0, {r2, r3}
  huart2.Init.Mode = UART_MODE_TX_RX;
 800118e:	230c      	movs	r3, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001190:	60c4      	str	r4, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001192:	6104      	str	r4, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001194:	6143      	str	r3, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001196:	6184      	str	r4, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001198:	61c4      	str	r4, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800119a:	f7ff ff19 	bl	8000fd0 <HAL_UART_Init>
 800119e:	e7fe      	b.n	800119e <main+0xde>
 80011a0:	080022f4 	.word	0x080022f4
 80011a4:	080022f7 	.word	0x080022f7
 80011a8:	0800230a 	.word	0x0800230a
 80011ac:	0800232a 	.word	0x0800232a
 80011b0:	40023800 	.word	0x40023800
 80011b4:	40020000 	.word	0x40020000
 80011b8:	10210000 	.word	0x10210000
 80011bc:	40020800 	.word	0x40020800
 80011c0:	2000009c 	.word	0x2000009c
 80011c4:	40004400 	.word	0x40004400

080011c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011c8:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011ca:	4b0e      	ldr	r3, [pc, #56]	; (8001204 <HAL_MspInit+0x3c>)
 80011cc:	2100      	movs	r1, #0
 80011ce:	9100      	str	r1, [sp, #0]
 80011d0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80011d2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80011d6:	645a      	str	r2, [r3, #68]	; 0x44
 80011d8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80011da:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80011de:	9200      	str	r2, [sp, #0]
 80011e0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011e2:	9101      	str	r1, [sp, #4]
 80011e4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80011e6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80011ea:	641a      	str	r2, [r3, #64]	; 0x40
 80011ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011f2:	9301      	str	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80011f4:	2007      	movs	r0, #7
  __HAL_RCC_PWR_CLK_ENABLE();
 80011f6:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80011f8:	f7ff fa2e 	bl	8000658 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011fc:	b003      	add	sp, #12
 80011fe:	f85d fb04 	ldr.w	pc, [sp], #4
 8001202:	bf00      	nop
 8001204:	40023800 	.word	0x40023800

08001208 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001208:	b510      	push	{r4, lr}
 800120a:	4604      	mov	r4, r0
 800120c:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800120e:	2214      	movs	r2, #20
 8001210:	2100      	movs	r1, #0
 8001212:	a803      	add	r0, sp, #12
 8001214:	f000 f8fe 	bl	8001414 <memset>
  if(huart->Instance==USART2)
 8001218:	6822      	ldr	r2, [r4, #0]
 800121a:	4b13      	ldr	r3, [pc, #76]	; (8001268 <HAL_UART_MspInit+0x60>)
 800121c:	429a      	cmp	r2, r3
 800121e:	d120      	bne.n	8001262 <HAL_UART_MspInit+0x5a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001220:	f503 33fa 	add.w	r3, r3, #128000	; 0x1f400
 8001224:	2100      	movs	r1, #0
 8001226:	9101      	str	r1, [sp, #4]
 8001228:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800122a:	4810      	ldr	r0, [pc, #64]	; (800126c <HAL_UART_MspInit+0x64>)
    __HAL_RCC_USART2_CLK_ENABLE();
 800122c:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001230:	641a      	str	r2, [r3, #64]	; 0x40
 8001232:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001234:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8001238:	9201      	str	r2, [sp, #4]
 800123a:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800123c:	9102      	str	r1, [sp, #8]
 800123e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001240:	f042 0201 	orr.w	r2, r2, #1
 8001244:	631a      	str	r2, [r3, #48]	; 0x30
 8001246:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001248:	f003 0301 	and.w	r3, r3, #1
 800124c:	9302      	str	r3, [sp, #8]
 800124e:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001250:	230c      	movs	r3, #12
 8001252:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001254:	2302      	movs	r3, #2
 8001256:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001258:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800125a:	2307      	movs	r3, #7
 800125c:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800125e:	f7ff fa57 	bl	8000710 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001262:	b008      	add	sp, #32
 8001264:	bd10      	pop	{r4, pc}
 8001266:	bf00      	nop
 8001268:	40004400 	.word	0x40004400
 800126c:	40020000 	.word	0x40020000

08001270 <NMI_Handler>:
 8001270:	4770      	bx	lr

08001272 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001272:	e7fe      	b.n	8001272 <HardFault_Handler>

08001274 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001274:	e7fe      	b.n	8001274 <MemManage_Handler>

08001276 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001276:	e7fe      	b.n	8001276 <BusFault_Handler>

08001278 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001278:	e7fe      	b.n	8001278 <UsageFault_Handler>

0800127a <SVC_Handler>:
 800127a:	4770      	bx	lr

0800127c <DebugMon_Handler>:
 800127c:	4770      	bx	lr

0800127e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800127e:	4770      	bx	lr

08001280 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001280:	f7ff b9c4 	b.w	800060c <HAL_IncTick>

08001284 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

int _read (int file, char *ptr, int len)
{
 8001284:	b570      	push	{r4, r5, r6, lr}
 8001286:	460e      	mov	r6, r1
 8001288:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800128a:	460c      	mov	r4, r1
 800128c:	1ba3      	subs	r3, r4, r6
 800128e:	429d      	cmp	r5, r3
 8001290:	dc01      	bgt.n	8001296 <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 8001292:	4628      	mov	r0, r5
 8001294:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 8001296:	f3af 8000 	nop.w
 800129a:	f804 0b01 	strb.w	r0, [r4], #1
 800129e:	e7f5      	b.n	800128c <_read+0x8>

080012a0 <_write>:

int _write(int file, char *ptr, int len)
{
 80012a0:	b510      	push	{r4, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012a2:	2300      	movs	r3, #0
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80012a4:	f04f 4460 	mov.w	r4, #3758096384	; 0xe0000000
 80012a8:	4293      	cmp	r3, r2
 80012aa:	db01      	blt.n	80012b0 <_write+0x10>
	{
//		__io_putchar(*ptr++);
		ITM_SendChar((*ptr++));
	}
	return len;
}
 80012ac:	4610      	mov	r0, r2
 80012ae:	bd10      	pop	{r4, pc}
 80012b0:	f8d4 0e80 	ldr.w	r0, [r4, #3712]	; 0xe80
 80012b4:	07c0      	lsls	r0, r0, #31
 80012b6:	d503      	bpl.n	80012c0 <_write+0x20>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80012b8:	f8d4 0e00 	ldr.w	r0, [r4, #3584]	; 0xe00
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80012bc:	07c0      	lsls	r0, r0, #31
 80012be:	d402      	bmi.n	80012c6 <_write+0x26>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012c0:	3301      	adds	r3, #1
 80012c2:	e7f1      	b.n	80012a8 <_write+0x8>
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 80012c4:	bf00      	nop
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80012c6:	6820      	ldr	r0, [r4, #0]
 80012c8:	2800      	cmp	r0, #0
 80012ca:	d0fb      	beq.n	80012c4 <_write+0x24>
		ITM_SendChar((*ptr++));
 80012cc:	5cc8      	ldrb	r0, [r1, r3]
    {
      __NOP();
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80012ce:	7020      	strb	r0, [r4, #0]
 80012d0:	e7f6      	b.n	80012c0 <_write+0x20>
	...

080012d4 <_sbrk>:

caddr_t _sbrk(int incr)
{
 80012d4:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80012d6:	4b0a      	ldr	r3, [pc, #40]	; (8001300 <_sbrk+0x2c>)
 80012d8:	6819      	ldr	r1, [r3, #0]
{
 80012da:	4602      	mov	r2, r0
	if (heap_end == 0)
 80012dc:	b909      	cbnz	r1, 80012e2 <_sbrk+0xe>
		heap_end = &end;
 80012de:	4909      	ldr	r1, [pc, #36]	; (8001304 <_sbrk+0x30>)
 80012e0:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
 80012e2:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 80012e4:	4669      	mov	r1, sp
 80012e6:	4402      	add	r2, r0
 80012e8:	428a      	cmp	r2, r1
 80012ea:	d906      	bls.n	80012fa <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 80012ec:	f000 f868 	bl	80013c0 <__errno>
 80012f0:	230c      	movs	r3, #12
 80012f2:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 80012f4:	f04f 30ff 	mov.w	r0, #4294967295
 80012f8:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 80012fa:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 80012fc:	bd08      	pop	{r3, pc}
 80012fe:	bf00      	nop
 8001300:	2000008c 	.word	0x2000008c
 8001304:	200000e0 	.word	0x200000e0

08001308 <_close>:

int _close(int file)
{
	return -1;
}
 8001308:	f04f 30ff 	mov.w	r0, #4294967295
 800130c:	4770      	bx	lr

0800130e <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 800130e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001312:	604b      	str	r3, [r1, #4]
	return 0;
}
 8001314:	2000      	movs	r0, #0
 8001316:	4770      	bx	lr

08001318 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8001318:	2001      	movs	r0, #1
 800131a:	4770      	bx	lr

0800131c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 800131c:	2000      	movs	r0, #0
 800131e:	4770      	bx	lr

08001320 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001320:	490f      	ldr	r1, [pc, #60]	; (8001360 <SystemInit+0x40>)
 8001322:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8001326:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800132a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800132e:	4b0d      	ldr	r3, [pc, #52]	; (8001364 <SystemInit+0x44>)
 8001330:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001332:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8001334:	f042 0201 	orr.w	r2, r2, #1
 8001338:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 800133a:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800133c:	681a      	ldr	r2, [r3, #0]
 800133e:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001342:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001346:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001348:	4a07      	ldr	r2, [pc, #28]	; (8001368 <SystemInit+0x48>)
 800134a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800134c:	681a      	ldr	r2, [r3, #0]
 800134e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001352:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001354:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001356:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800135a:	608b      	str	r3, [r1, #8]
 800135c:	4770      	bx	lr
 800135e:	bf00      	nop
 8001360:	e000ed00 	.word	0xe000ed00
 8001364:	40023800 	.word	0x40023800
 8001368:	24003010 	.word	0x24003010

0800136c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800136c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80013a4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001370:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001372:	e003      	b.n	800137c <LoopCopyDataInit>

08001374 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001374:	4b0c      	ldr	r3, [pc, #48]	; (80013a8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001376:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001378:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800137a:	3104      	adds	r1, #4

0800137c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800137c:	480b      	ldr	r0, [pc, #44]	; (80013ac <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800137e:	4b0c      	ldr	r3, [pc, #48]	; (80013b0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001380:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001382:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001384:	d3f6      	bcc.n	8001374 <CopyDataInit>
  ldr  r2, =_sbss
 8001386:	4a0b      	ldr	r2, [pc, #44]	; (80013b4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001388:	e002      	b.n	8001390 <LoopFillZerobss>

0800138a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800138a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800138c:	f842 3b04 	str.w	r3, [r2], #4

08001390 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001390:	4b09      	ldr	r3, [pc, #36]	; (80013b8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001392:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001394:	d3f9      	bcc.n	800138a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001396:	f7ff ffc3 	bl	8001320 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800139a:	f000 f817 	bl	80013cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800139e:	f7ff fe8f 	bl	80010c0 <main>
  bx  lr    
 80013a2:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80013a4:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 80013a8:	08002414 	.word	0x08002414
  ldr  r0, =_sdata
 80013ac:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80013b0:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 80013b4:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 80013b8:	200000e0 	.word	0x200000e0

080013bc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80013bc:	e7fe      	b.n	80013bc <ADC_IRQHandler>
	...

080013c0 <__errno>:
 80013c0:	4b01      	ldr	r3, [pc, #4]	; (80013c8 <__errno+0x8>)
 80013c2:	6818      	ldr	r0, [r3, #0]
 80013c4:	4770      	bx	lr
 80013c6:	bf00      	nop
 80013c8:	2000000c 	.word	0x2000000c

080013cc <__libc_init_array>:
 80013cc:	b570      	push	{r4, r5, r6, lr}
 80013ce:	4e0d      	ldr	r6, [pc, #52]	; (8001404 <__libc_init_array+0x38>)
 80013d0:	4c0d      	ldr	r4, [pc, #52]	; (8001408 <__libc_init_array+0x3c>)
 80013d2:	1ba4      	subs	r4, r4, r6
 80013d4:	10a4      	asrs	r4, r4, #2
 80013d6:	2500      	movs	r5, #0
 80013d8:	42a5      	cmp	r5, r4
 80013da:	d109      	bne.n	80013f0 <__libc_init_array+0x24>
 80013dc:	4e0b      	ldr	r6, [pc, #44]	; (800140c <__libc_init_array+0x40>)
 80013de:	4c0c      	ldr	r4, [pc, #48]	; (8001410 <__libc_init_array+0x44>)
 80013e0:	f000 ff7c 	bl	80022dc <_init>
 80013e4:	1ba4      	subs	r4, r4, r6
 80013e6:	10a4      	asrs	r4, r4, #2
 80013e8:	2500      	movs	r5, #0
 80013ea:	42a5      	cmp	r5, r4
 80013ec:	d105      	bne.n	80013fa <__libc_init_array+0x2e>
 80013ee:	bd70      	pop	{r4, r5, r6, pc}
 80013f0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80013f4:	4798      	blx	r3
 80013f6:	3501      	adds	r5, #1
 80013f8:	e7ee      	b.n	80013d8 <__libc_init_array+0xc>
 80013fa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80013fe:	4798      	blx	r3
 8001400:	3501      	adds	r5, #1
 8001402:	e7f2      	b.n	80013ea <__libc_init_array+0x1e>
 8001404:	0800240c 	.word	0x0800240c
 8001408:	0800240c 	.word	0x0800240c
 800140c:	0800240c 	.word	0x0800240c
 8001410:	08002410 	.word	0x08002410

08001414 <memset>:
 8001414:	4402      	add	r2, r0
 8001416:	4603      	mov	r3, r0
 8001418:	4293      	cmp	r3, r2
 800141a:	d100      	bne.n	800141e <memset+0xa>
 800141c:	4770      	bx	lr
 800141e:	f803 1b01 	strb.w	r1, [r3], #1
 8001422:	e7f9      	b.n	8001418 <memset+0x4>

08001424 <iprintf>:
 8001424:	b40f      	push	{r0, r1, r2, r3}
 8001426:	4b0a      	ldr	r3, [pc, #40]	; (8001450 <iprintf+0x2c>)
 8001428:	b513      	push	{r0, r1, r4, lr}
 800142a:	681c      	ldr	r4, [r3, #0]
 800142c:	b124      	cbz	r4, 8001438 <iprintf+0x14>
 800142e:	69a3      	ldr	r3, [r4, #24]
 8001430:	b913      	cbnz	r3, 8001438 <iprintf+0x14>
 8001432:	4620      	mov	r0, r4
 8001434:	f000 fa24 	bl	8001880 <__sinit>
 8001438:	ab05      	add	r3, sp, #20
 800143a:	9a04      	ldr	r2, [sp, #16]
 800143c:	68a1      	ldr	r1, [r4, #8]
 800143e:	9301      	str	r3, [sp, #4]
 8001440:	4620      	mov	r0, r4
 8001442:	f000 fbe1 	bl	8001c08 <_vfiprintf_r>
 8001446:	b002      	add	sp, #8
 8001448:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800144c:	b004      	add	sp, #16
 800144e:	4770      	bx	lr
 8001450:	2000000c 	.word	0x2000000c

08001454 <_puts_r>:
 8001454:	b570      	push	{r4, r5, r6, lr}
 8001456:	460e      	mov	r6, r1
 8001458:	4605      	mov	r5, r0
 800145a:	b118      	cbz	r0, 8001464 <_puts_r+0x10>
 800145c:	6983      	ldr	r3, [r0, #24]
 800145e:	b90b      	cbnz	r3, 8001464 <_puts_r+0x10>
 8001460:	f000 fa0e 	bl	8001880 <__sinit>
 8001464:	69ab      	ldr	r3, [r5, #24]
 8001466:	68ac      	ldr	r4, [r5, #8]
 8001468:	b913      	cbnz	r3, 8001470 <_puts_r+0x1c>
 800146a:	4628      	mov	r0, r5
 800146c:	f000 fa08 	bl	8001880 <__sinit>
 8001470:	4b23      	ldr	r3, [pc, #140]	; (8001500 <_puts_r+0xac>)
 8001472:	429c      	cmp	r4, r3
 8001474:	d117      	bne.n	80014a6 <_puts_r+0x52>
 8001476:	686c      	ldr	r4, [r5, #4]
 8001478:	89a3      	ldrh	r3, [r4, #12]
 800147a:	071b      	lsls	r3, r3, #28
 800147c:	d51d      	bpl.n	80014ba <_puts_r+0x66>
 800147e:	6923      	ldr	r3, [r4, #16]
 8001480:	b1db      	cbz	r3, 80014ba <_puts_r+0x66>
 8001482:	3e01      	subs	r6, #1
 8001484:	68a3      	ldr	r3, [r4, #8]
 8001486:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800148a:	3b01      	subs	r3, #1
 800148c:	60a3      	str	r3, [r4, #8]
 800148e:	b9e9      	cbnz	r1, 80014cc <_puts_r+0x78>
 8001490:	2b00      	cmp	r3, #0
 8001492:	da2e      	bge.n	80014f2 <_puts_r+0x9e>
 8001494:	4622      	mov	r2, r4
 8001496:	210a      	movs	r1, #10
 8001498:	4628      	mov	r0, r5
 800149a:	f000 f83f 	bl	800151c <__swbuf_r>
 800149e:	3001      	adds	r0, #1
 80014a0:	d011      	beq.n	80014c6 <_puts_r+0x72>
 80014a2:	200a      	movs	r0, #10
 80014a4:	bd70      	pop	{r4, r5, r6, pc}
 80014a6:	4b17      	ldr	r3, [pc, #92]	; (8001504 <_puts_r+0xb0>)
 80014a8:	429c      	cmp	r4, r3
 80014aa:	d101      	bne.n	80014b0 <_puts_r+0x5c>
 80014ac:	68ac      	ldr	r4, [r5, #8]
 80014ae:	e7e3      	b.n	8001478 <_puts_r+0x24>
 80014b0:	4b15      	ldr	r3, [pc, #84]	; (8001508 <_puts_r+0xb4>)
 80014b2:	429c      	cmp	r4, r3
 80014b4:	bf08      	it	eq
 80014b6:	68ec      	ldreq	r4, [r5, #12]
 80014b8:	e7de      	b.n	8001478 <_puts_r+0x24>
 80014ba:	4621      	mov	r1, r4
 80014bc:	4628      	mov	r0, r5
 80014be:	f000 f87f 	bl	80015c0 <__swsetup_r>
 80014c2:	2800      	cmp	r0, #0
 80014c4:	d0dd      	beq.n	8001482 <_puts_r+0x2e>
 80014c6:	f04f 30ff 	mov.w	r0, #4294967295
 80014ca:	bd70      	pop	{r4, r5, r6, pc}
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	da04      	bge.n	80014da <_puts_r+0x86>
 80014d0:	69a2      	ldr	r2, [r4, #24]
 80014d2:	4293      	cmp	r3, r2
 80014d4:	db06      	blt.n	80014e4 <_puts_r+0x90>
 80014d6:	290a      	cmp	r1, #10
 80014d8:	d004      	beq.n	80014e4 <_puts_r+0x90>
 80014da:	6823      	ldr	r3, [r4, #0]
 80014dc:	1c5a      	adds	r2, r3, #1
 80014de:	6022      	str	r2, [r4, #0]
 80014e0:	7019      	strb	r1, [r3, #0]
 80014e2:	e7cf      	b.n	8001484 <_puts_r+0x30>
 80014e4:	4622      	mov	r2, r4
 80014e6:	4628      	mov	r0, r5
 80014e8:	f000 f818 	bl	800151c <__swbuf_r>
 80014ec:	3001      	adds	r0, #1
 80014ee:	d1c9      	bne.n	8001484 <_puts_r+0x30>
 80014f0:	e7e9      	b.n	80014c6 <_puts_r+0x72>
 80014f2:	6823      	ldr	r3, [r4, #0]
 80014f4:	200a      	movs	r0, #10
 80014f6:	1c5a      	adds	r2, r3, #1
 80014f8:	6022      	str	r2, [r4, #0]
 80014fa:	7018      	strb	r0, [r3, #0]
 80014fc:	bd70      	pop	{r4, r5, r6, pc}
 80014fe:	bf00      	nop
 8001500:	08002390 	.word	0x08002390
 8001504:	080023b0 	.word	0x080023b0
 8001508:	08002370 	.word	0x08002370

0800150c <puts>:
 800150c:	4b02      	ldr	r3, [pc, #8]	; (8001518 <puts+0xc>)
 800150e:	4601      	mov	r1, r0
 8001510:	6818      	ldr	r0, [r3, #0]
 8001512:	f7ff bf9f 	b.w	8001454 <_puts_r>
 8001516:	bf00      	nop
 8001518:	2000000c 	.word	0x2000000c

0800151c <__swbuf_r>:
 800151c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800151e:	460e      	mov	r6, r1
 8001520:	4614      	mov	r4, r2
 8001522:	4605      	mov	r5, r0
 8001524:	b118      	cbz	r0, 800152e <__swbuf_r+0x12>
 8001526:	6983      	ldr	r3, [r0, #24]
 8001528:	b90b      	cbnz	r3, 800152e <__swbuf_r+0x12>
 800152a:	f000 f9a9 	bl	8001880 <__sinit>
 800152e:	4b21      	ldr	r3, [pc, #132]	; (80015b4 <__swbuf_r+0x98>)
 8001530:	429c      	cmp	r4, r3
 8001532:	d12a      	bne.n	800158a <__swbuf_r+0x6e>
 8001534:	686c      	ldr	r4, [r5, #4]
 8001536:	69a3      	ldr	r3, [r4, #24]
 8001538:	60a3      	str	r3, [r4, #8]
 800153a:	89a3      	ldrh	r3, [r4, #12]
 800153c:	071a      	lsls	r2, r3, #28
 800153e:	d52e      	bpl.n	800159e <__swbuf_r+0x82>
 8001540:	6923      	ldr	r3, [r4, #16]
 8001542:	b363      	cbz	r3, 800159e <__swbuf_r+0x82>
 8001544:	6923      	ldr	r3, [r4, #16]
 8001546:	6820      	ldr	r0, [r4, #0]
 8001548:	1ac0      	subs	r0, r0, r3
 800154a:	6963      	ldr	r3, [r4, #20]
 800154c:	b2f6      	uxtb	r6, r6
 800154e:	4298      	cmp	r0, r3
 8001550:	4637      	mov	r7, r6
 8001552:	db04      	blt.n	800155e <__swbuf_r+0x42>
 8001554:	4621      	mov	r1, r4
 8001556:	4628      	mov	r0, r5
 8001558:	f000 f928 	bl	80017ac <_fflush_r>
 800155c:	bb28      	cbnz	r0, 80015aa <__swbuf_r+0x8e>
 800155e:	68a3      	ldr	r3, [r4, #8]
 8001560:	3b01      	subs	r3, #1
 8001562:	60a3      	str	r3, [r4, #8]
 8001564:	6823      	ldr	r3, [r4, #0]
 8001566:	1c5a      	adds	r2, r3, #1
 8001568:	6022      	str	r2, [r4, #0]
 800156a:	701e      	strb	r6, [r3, #0]
 800156c:	6963      	ldr	r3, [r4, #20]
 800156e:	3001      	adds	r0, #1
 8001570:	4298      	cmp	r0, r3
 8001572:	d004      	beq.n	800157e <__swbuf_r+0x62>
 8001574:	89a3      	ldrh	r3, [r4, #12]
 8001576:	07db      	lsls	r3, r3, #31
 8001578:	d519      	bpl.n	80015ae <__swbuf_r+0x92>
 800157a:	2e0a      	cmp	r6, #10
 800157c:	d117      	bne.n	80015ae <__swbuf_r+0x92>
 800157e:	4621      	mov	r1, r4
 8001580:	4628      	mov	r0, r5
 8001582:	f000 f913 	bl	80017ac <_fflush_r>
 8001586:	b190      	cbz	r0, 80015ae <__swbuf_r+0x92>
 8001588:	e00f      	b.n	80015aa <__swbuf_r+0x8e>
 800158a:	4b0b      	ldr	r3, [pc, #44]	; (80015b8 <__swbuf_r+0x9c>)
 800158c:	429c      	cmp	r4, r3
 800158e:	d101      	bne.n	8001594 <__swbuf_r+0x78>
 8001590:	68ac      	ldr	r4, [r5, #8]
 8001592:	e7d0      	b.n	8001536 <__swbuf_r+0x1a>
 8001594:	4b09      	ldr	r3, [pc, #36]	; (80015bc <__swbuf_r+0xa0>)
 8001596:	429c      	cmp	r4, r3
 8001598:	bf08      	it	eq
 800159a:	68ec      	ldreq	r4, [r5, #12]
 800159c:	e7cb      	b.n	8001536 <__swbuf_r+0x1a>
 800159e:	4621      	mov	r1, r4
 80015a0:	4628      	mov	r0, r5
 80015a2:	f000 f80d 	bl	80015c0 <__swsetup_r>
 80015a6:	2800      	cmp	r0, #0
 80015a8:	d0cc      	beq.n	8001544 <__swbuf_r+0x28>
 80015aa:	f04f 37ff 	mov.w	r7, #4294967295
 80015ae:	4638      	mov	r0, r7
 80015b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80015b2:	bf00      	nop
 80015b4:	08002390 	.word	0x08002390
 80015b8:	080023b0 	.word	0x080023b0
 80015bc:	08002370 	.word	0x08002370

080015c0 <__swsetup_r>:
 80015c0:	4b32      	ldr	r3, [pc, #200]	; (800168c <__swsetup_r+0xcc>)
 80015c2:	b570      	push	{r4, r5, r6, lr}
 80015c4:	681d      	ldr	r5, [r3, #0]
 80015c6:	4606      	mov	r6, r0
 80015c8:	460c      	mov	r4, r1
 80015ca:	b125      	cbz	r5, 80015d6 <__swsetup_r+0x16>
 80015cc:	69ab      	ldr	r3, [r5, #24]
 80015ce:	b913      	cbnz	r3, 80015d6 <__swsetup_r+0x16>
 80015d0:	4628      	mov	r0, r5
 80015d2:	f000 f955 	bl	8001880 <__sinit>
 80015d6:	4b2e      	ldr	r3, [pc, #184]	; (8001690 <__swsetup_r+0xd0>)
 80015d8:	429c      	cmp	r4, r3
 80015da:	d10f      	bne.n	80015fc <__swsetup_r+0x3c>
 80015dc:	686c      	ldr	r4, [r5, #4]
 80015de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80015e2:	b29a      	uxth	r2, r3
 80015e4:	0715      	lsls	r5, r2, #28
 80015e6:	d42c      	bmi.n	8001642 <__swsetup_r+0x82>
 80015e8:	06d0      	lsls	r0, r2, #27
 80015ea:	d411      	bmi.n	8001610 <__swsetup_r+0x50>
 80015ec:	2209      	movs	r2, #9
 80015ee:	6032      	str	r2, [r6, #0]
 80015f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80015f4:	81a3      	strh	r3, [r4, #12]
 80015f6:	f04f 30ff 	mov.w	r0, #4294967295
 80015fa:	bd70      	pop	{r4, r5, r6, pc}
 80015fc:	4b25      	ldr	r3, [pc, #148]	; (8001694 <__swsetup_r+0xd4>)
 80015fe:	429c      	cmp	r4, r3
 8001600:	d101      	bne.n	8001606 <__swsetup_r+0x46>
 8001602:	68ac      	ldr	r4, [r5, #8]
 8001604:	e7eb      	b.n	80015de <__swsetup_r+0x1e>
 8001606:	4b24      	ldr	r3, [pc, #144]	; (8001698 <__swsetup_r+0xd8>)
 8001608:	429c      	cmp	r4, r3
 800160a:	bf08      	it	eq
 800160c:	68ec      	ldreq	r4, [r5, #12]
 800160e:	e7e6      	b.n	80015de <__swsetup_r+0x1e>
 8001610:	0751      	lsls	r1, r2, #29
 8001612:	d512      	bpl.n	800163a <__swsetup_r+0x7a>
 8001614:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8001616:	b141      	cbz	r1, 800162a <__swsetup_r+0x6a>
 8001618:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800161c:	4299      	cmp	r1, r3
 800161e:	d002      	beq.n	8001626 <__swsetup_r+0x66>
 8001620:	4630      	mov	r0, r6
 8001622:	f000 fa1b 	bl	8001a5c <_free_r>
 8001626:	2300      	movs	r3, #0
 8001628:	6363      	str	r3, [r4, #52]	; 0x34
 800162a:	89a3      	ldrh	r3, [r4, #12]
 800162c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8001630:	81a3      	strh	r3, [r4, #12]
 8001632:	2300      	movs	r3, #0
 8001634:	6063      	str	r3, [r4, #4]
 8001636:	6923      	ldr	r3, [r4, #16]
 8001638:	6023      	str	r3, [r4, #0]
 800163a:	89a3      	ldrh	r3, [r4, #12]
 800163c:	f043 0308 	orr.w	r3, r3, #8
 8001640:	81a3      	strh	r3, [r4, #12]
 8001642:	6923      	ldr	r3, [r4, #16]
 8001644:	b94b      	cbnz	r3, 800165a <__swsetup_r+0x9a>
 8001646:	89a3      	ldrh	r3, [r4, #12]
 8001648:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800164c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001650:	d003      	beq.n	800165a <__swsetup_r+0x9a>
 8001652:	4621      	mov	r1, r4
 8001654:	4630      	mov	r0, r6
 8001656:	f000 f9c1 	bl	80019dc <__smakebuf_r>
 800165a:	89a2      	ldrh	r2, [r4, #12]
 800165c:	f012 0301 	ands.w	r3, r2, #1
 8001660:	d00c      	beq.n	800167c <__swsetup_r+0xbc>
 8001662:	2300      	movs	r3, #0
 8001664:	60a3      	str	r3, [r4, #8]
 8001666:	6963      	ldr	r3, [r4, #20]
 8001668:	425b      	negs	r3, r3
 800166a:	61a3      	str	r3, [r4, #24]
 800166c:	6923      	ldr	r3, [r4, #16]
 800166e:	b953      	cbnz	r3, 8001686 <__swsetup_r+0xc6>
 8001670:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001674:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8001678:	d1ba      	bne.n	80015f0 <__swsetup_r+0x30>
 800167a:	bd70      	pop	{r4, r5, r6, pc}
 800167c:	0792      	lsls	r2, r2, #30
 800167e:	bf58      	it	pl
 8001680:	6963      	ldrpl	r3, [r4, #20]
 8001682:	60a3      	str	r3, [r4, #8]
 8001684:	e7f2      	b.n	800166c <__swsetup_r+0xac>
 8001686:	2000      	movs	r0, #0
 8001688:	e7f7      	b.n	800167a <__swsetup_r+0xba>
 800168a:	bf00      	nop
 800168c:	2000000c 	.word	0x2000000c
 8001690:	08002390 	.word	0x08002390
 8001694:	080023b0 	.word	0x080023b0
 8001698:	08002370 	.word	0x08002370

0800169c <__sflush_r>:
 800169c:	898a      	ldrh	r2, [r1, #12]
 800169e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80016a2:	4605      	mov	r5, r0
 80016a4:	0710      	lsls	r0, r2, #28
 80016a6:	460c      	mov	r4, r1
 80016a8:	d45a      	bmi.n	8001760 <__sflush_r+0xc4>
 80016aa:	684b      	ldr	r3, [r1, #4]
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	dc05      	bgt.n	80016bc <__sflush_r+0x20>
 80016b0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80016b2:	2b00      	cmp	r3, #0
 80016b4:	dc02      	bgt.n	80016bc <__sflush_r+0x20>
 80016b6:	2000      	movs	r0, #0
 80016b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80016bc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80016be:	2e00      	cmp	r6, #0
 80016c0:	d0f9      	beq.n	80016b6 <__sflush_r+0x1a>
 80016c2:	2300      	movs	r3, #0
 80016c4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80016c8:	682f      	ldr	r7, [r5, #0]
 80016ca:	602b      	str	r3, [r5, #0]
 80016cc:	d033      	beq.n	8001736 <__sflush_r+0x9a>
 80016ce:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80016d0:	89a3      	ldrh	r3, [r4, #12]
 80016d2:	075a      	lsls	r2, r3, #29
 80016d4:	d505      	bpl.n	80016e2 <__sflush_r+0x46>
 80016d6:	6863      	ldr	r3, [r4, #4]
 80016d8:	1ac0      	subs	r0, r0, r3
 80016da:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80016dc:	b10b      	cbz	r3, 80016e2 <__sflush_r+0x46>
 80016de:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80016e0:	1ac0      	subs	r0, r0, r3
 80016e2:	2300      	movs	r3, #0
 80016e4:	4602      	mov	r2, r0
 80016e6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80016e8:	6a21      	ldr	r1, [r4, #32]
 80016ea:	4628      	mov	r0, r5
 80016ec:	47b0      	blx	r6
 80016ee:	1c43      	adds	r3, r0, #1
 80016f0:	89a3      	ldrh	r3, [r4, #12]
 80016f2:	d106      	bne.n	8001702 <__sflush_r+0x66>
 80016f4:	6829      	ldr	r1, [r5, #0]
 80016f6:	291d      	cmp	r1, #29
 80016f8:	d84b      	bhi.n	8001792 <__sflush_r+0xf6>
 80016fa:	4a2b      	ldr	r2, [pc, #172]	; (80017a8 <__sflush_r+0x10c>)
 80016fc:	40ca      	lsrs	r2, r1
 80016fe:	07d6      	lsls	r6, r2, #31
 8001700:	d547      	bpl.n	8001792 <__sflush_r+0xf6>
 8001702:	2200      	movs	r2, #0
 8001704:	6062      	str	r2, [r4, #4]
 8001706:	04d9      	lsls	r1, r3, #19
 8001708:	6922      	ldr	r2, [r4, #16]
 800170a:	6022      	str	r2, [r4, #0]
 800170c:	d504      	bpl.n	8001718 <__sflush_r+0x7c>
 800170e:	1c42      	adds	r2, r0, #1
 8001710:	d101      	bne.n	8001716 <__sflush_r+0x7a>
 8001712:	682b      	ldr	r3, [r5, #0]
 8001714:	b903      	cbnz	r3, 8001718 <__sflush_r+0x7c>
 8001716:	6560      	str	r0, [r4, #84]	; 0x54
 8001718:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800171a:	602f      	str	r7, [r5, #0]
 800171c:	2900      	cmp	r1, #0
 800171e:	d0ca      	beq.n	80016b6 <__sflush_r+0x1a>
 8001720:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8001724:	4299      	cmp	r1, r3
 8001726:	d002      	beq.n	800172e <__sflush_r+0x92>
 8001728:	4628      	mov	r0, r5
 800172a:	f000 f997 	bl	8001a5c <_free_r>
 800172e:	2000      	movs	r0, #0
 8001730:	6360      	str	r0, [r4, #52]	; 0x34
 8001732:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001736:	6a21      	ldr	r1, [r4, #32]
 8001738:	2301      	movs	r3, #1
 800173a:	4628      	mov	r0, r5
 800173c:	47b0      	blx	r6
 800173e:	1c41      	adds	r1, r0, #1
 8001740:	d1c6      	bne.n	80016d0 <__sflush_r+0x34>
 8001742:	682b      	ldr	r3, [r5, #0]
 8001744:	2b00      	cmp	r3, #0
 8001746:	d0c3      	beq.n	80016d0 <__sflush_r+0x34>
 8001748:	2b1d      	cmp	r3, #29
 800174a:	d001      	beq.n	8001750 <__sflush_r+0xb4>
 800174c:	2b16      	cmp	r3, #22
 800174e:	d101      	bne.n	8001754 <__sflush_r+0xb8>
 8001750:	602f      	str	r7, [r5, #0]
 8001752:	e7b0      	b.n	80016b6 <__sflush_r+0x1a>
 8001754:	89a3      	ldrh	r3, [r4, #12]
 8001756:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800175a:	81a3      	strh	r3, [r4, #12]
 800175c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001760:	690f      	ldr	r7, [r1, #16]
 8001762:	2f00      	cmp	r7, #0
 8001764:	d0a7      	beq.n	80016b6 <__sflush_r+0x1a>
 8001766:	0793      	lsls	r3, r2, #30
 8001768:	680e      	ldr	r6, [r1, #0]
 800176a:	bf08      	it	eq
 800176c:	694b      	ldreq	r3, [r1, #20]
 800176e:	600f      	str	r7, [r1, #0]
 8001770:	bf18      	it	ne
 8001772:	2300      	movne	r3, #0
 8001774:	eba6 0807 	sub.w	r8, r6, r7
 8001778:	608b      	str	r3, [r1, #8]
 800177a:	f1b8 0f00 	cmp.w	r8, #0
 800177e:	dd9a      	ble.n	80016b6 <__sflush_r+0x1a>
 8001780:	4643      	mov	r3, r8
 8001782:	463a      	mov	r2, r7
 8001784:	6a21      	ldr	r1, [r4, #32]
 8001786:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8001788:	4628      	mov	r0, r5
 800178a:	47b0      	blx	r6
 800178c:	2800      	cmp	r0, #0
 800178e:	dc07      	bgt.n	80017a0 <__sflush_r+0x104>
 8001790:	89a3      	ldrh	r3, [r4, #12]
 8001792:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001796:	81a3      	strh	r3, [r4, #12]
 8001798:	f04f 30ff 	mov.w	r0, #4294967295
 800179c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80017a0:	4407      	add	r7, r0
 80017a2:	eba8 0800 	sub.w	r8, r8, r0
 80017a6:	e7e8      	b.n	800177a <__sflush_r+0xde>
 80017a8:	20400001 	.word	0x20400001

080017ac <_fflush_r>:
 80017ac:	b538      	push	{r3, r4, r5, lr}
 80017ae:	690b      	ldr	r3, [r1, #16]
 80017b0:	4605      	mov	r5, r0
 80017b2:	460c      	mov	r4, r1
 80017b4:	b1db      	cbz	r3, 80017ee <_fflush_r+0x42>
 80017b6:	b118      	cbz	r0, 80017c0 <_fflush_r+0x14>
 80017b8:	6983      	ldr	r3, [r0, #24]
 80017ba:	b90b      	cbnz	r3, 80017c0 <_fflush_r+0x14>
 80017bc:	f000 f860 	bl	8001880 <__sinit>
 80017c0:	4b0c      	ldr	r3, [pc, #48]	; (80017f4 <_fflush_r+0x48>)
 80017c2:	429c      	cmp	r4, r3
 80017c4:	d109      	bne.n	80017da <_fflush_r+0x2e>
 80017c6:	686c      	ldr	r4, [r5, #4]
 80017c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80017cc:	b17b      	cbz	r3, 80017ee <_fflush_r+0x42>
 80017ce:	4621      	mov	r1, r4
 80017d0:	4628      	mov	r0, r5
 80017d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80017d6:	f7ff bf61 	b.w	800169c <__sflush_r>
 80017da:	4b07      	ldr	r3, [pc, #28]	; (80017f8 <_fflush_r+0x4c>)
 80017dc:	429c      	cmp	r4, r3
 80017de:	d101      	bne.n	80017e4 <_fflush_r+0x38>
 80017e0:	68ac      	ldr	r4, [r5, #8]
 80017e2:	e7f1      	b.n	80017c8 <_fflush_r+0x1c>
 80017e4:	4b05      	ldr	r3, [pc, #20]	; (80017fc <_fflush_r+0x50>)
 80017e6:	429c      	cmp	r4, r3
 80017e8:	bf08      	it	eq
 80017ea:	68ec      	ldreq	r4, [r5, #12]
 80017ec:	e7ec      	b.n	80017c8 <_fflush_r+0x1c>
 80017ee:	2000      	movs	r0, #0
 80017f0:	bd38      	pop	{r3, r4, r5, pc}
 80017f2:	bf00      	nop
 80017f4:	08002390 	.word	0x08002390
 80017f8:	080023b0 	.word	0x080023b0
 80017fc:	08002370 	.word	0x08002370

08001800 <_cleanup_r>:
 8001800:	4901      	ldr	r1, [pc, #4]	; (8001808 <_cleanup_r+0x8>)
 8001802:	f000 b8a9 	b.w	8001958 <_fwalk_reent>
 8001806:	bf00      	nop
 8001808:	080017ad 	.word	0x080017ad

0800180c <std.isra.0>:
 800180c:	2300      	movs	r3, #0
 800180e:	b510      	push	{r4, lr}
 8001810:	4604      	mov	r4, r0
 8001812:	6003      	str	r3, [r0, #0]
 8001814:	6043      	str	r3, [r0, #4]
 8001816:	6083      	str	r3, [r0, #8]
 8001818:	8181      	strh	r1, [r0, #12]
 800181a:	6643      	str	r3, [r0, #100]	; 0x64
 800181c:	81c2      	strh	r2, [r0, #14]
 800181e:	6103      	str	r3, [r0, #16]
 8001820:	6143      	str	r3, [r0, #20]
 8001822:	6183      	str	r3, [r0, #24]
 8001824:	4619      	mov	r1, r3
 8001826:	2208      	movs	r2, #8
 8001828:	305c      	adds	r0, #92	; 0x5c
 800182a:	f7ff fdf3 	bl	8001414 <memset>
 800182e:	4b05      	ldr	r3, [pc, #20]	; (8001844 <std.isra.0+0x38>)
 8001830:	6263      	str	r3, [r4, #36]	; 0x24
 8001832:	4b05      	ldr	r3, [pc, #20]	; (8001848 <std.isra.0+0x3c>)
 8001834:	62a3      	str	r3, [r4, #40]	; 0x28
 8001836:	4b05      	ldr	r3, [pc, #20]	; (800184c <std.isra.0+0x40>)
 8001838:	62e3      	str	r3, [r4, #44]	; 0x2c
 800183a:	4b05      	ldr	r3, [pc, #20]	; (8001850 <std.isra.0+0x44>)
 800183c:	6224      	str	r4, [r4, #32]
 800183e:	6323      	str	r3, [r4, #48]	; 0x30
 8001840:	bd10      	pop	{r4, pc}
 8001842:	bf00      	nop
 8001844:	08002181 	.word	0x08002181
 8001848:	080021a3 	.word	0x080021a3
 800184c:	080021db 	.word	0x080021db
 8001850:	080021ff 	.word	0x080021ff

08001854 <__sfmoreglue>:
 8001854:	b570      	push	{r4, r5, r6, lr}
 8001856:	1e4a      	subs	r2, r1, #1
 8001858:	2568      	movs	r5, #104	; 0x68
 800185a:	4355      	muls	r5, r2
 800185c:	460e      	mov	r6, r1
 800185e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8001862:	f000 f949 	bl	8001af8 <_malloc_r>
 8001866:	4604      	mov	r4, r0
 8001868:	b140      	cbz	r0, 800187c <__sfmoreglue+0x28>
 800186a:	2100      	movs	r1, #0
 800186c:	e880 0042 	stmia.w	r0, {r1, r6}
 8001870:	300c      	adds	r0, #12
 8001872:	60a0      	str	r0, [r4, #8]
 8001874:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8001878:	f7ff fdcc 	bl	8001414 <memset>
 800187c:	4620      	mov	r0, r4
 800187e:	bd70      	pop	{r4, r5, r6, pc}

08001880 <__sinit>:
 8001880:	6983      	ldr	r3, [r0, #24]
 8001882:	b510      	push	{r4, lr}
 8001884:	4604      	mov	r4, r0
 8001886:	bb33      	cbnz	r3, 80018d6 <__sinit+0x56>
 8001888:	6483      	str	r3, [r0, #72]	; 0x48
 800188a:	64c3      	str	r3, [r0, #76]	; 0x4c
 800188c:	6503      	str	r3, [r0, #80]	; 0x50
 800188e:	4b12      	ldr	r3, [pc, #72]	; (80018d8 <__sinit+0x58>)
 8001890:	4a12      	ldr	r2, [pc, #72]	; (80018dc <__sinit+0x5c>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	6282      	str	r2, [r0, #40]	; 0x28
 8001896:	4298      	cmp	r0, r3
 8001898:	bf04      	itt	eq
 800189a:	2301      	moveq	r3, #1
 800189c:	6183      	streq	r3, [r0, #24]
 800189e:	f000 f81f 	bl	80018e0 <__sfp>
 80018a2:	6060      	str	r0, [r4, #4]
 80018a4:	4620      	mov	r0, r4
 80018a6:	f000 f81b 	bl	80018e0 <__sfp>
 80018aa:	60a0      	str	r0, [r4, #8]
 80018ac:	4620      	mov	r0, r4
 80018ae:	f000 f817 	bl	80018e0 <__sfp>
 80018b2:	2200      	movs	r2, #0
 80018b4:	60e0      	str	r0, [r4, #12]
 80018b6:	2104      	movs	r1, #4
 80018b8:	6860      	ldr	r0, [r4, #4]
 80018ba:	f7ff ffa7 	bl	800180c <std.isra.0>
 80018be:	2201      	movs	r2, #1
 80018c0:	2109      	movs	r1, #9
 80018c2:	68a0      	ldr	r0, [r4, #8]
 80018c4:	f7ff ffa2 	bl	800180c <std.isra.0>
 80018c8:	2202      	movs	r2, #2
 80018ca:	2112      	movs	r1, #18
 80018cc:	68e0      	ldr	r0, [r4, #12]
 80018ce:	f7ff ff9d 	bl	800180c <std.isra.0>
 80018d2:	2301      	movs	r3, #1
 80018d4:	61a3      	str	r3, [r4, #24]
 80018d6:	bd10      	pop	{r4, pc}
 80018d8:	0800236c 	.word	0x0800236c
 80018dc:	08001801 	.word	0x08001801

080018e0 <__sfp>:
 80018e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80018e2:	4b1c      	ldr	r3, [pc, #112]	; (8001954 <__sfp+0x74>)
 80018e4:	681e      	ldr	r6, [r3, #0]
 80018e6:	69b3      	ldr	r3, [r6, #24]
 80018e8:	4607      	mov	r7, r0
 80018ea:	b913      	cbnz	r3, 80018f2 <__sfp+0x12>
 80018ec:	4630      	mov	r0, r6
 80018ee:	f7ff ffc7 	bl	8001880 <__sinit>
 80018f2:	3648      	adds	r6, #72	; 0x48
 80018f4:	68b4      	ldr	r4, [r6, #8]
 80018f6:	6873      	ldr	r3, [r6, #4]
 80018f8:	3b01      	subs	r3, #1
 80018fa:	d503      	bpl.n	8001904 <__sfp+0x24>
 80018fc:	6833      	ldr	r3, [r6, #0]
 80018fe:	b133      	cbz	r3, 800190e <__sfp+0x2e>
 8001900:	6836      	ldr	r6, [r6, #0]
 8001902:	e7f7      	b.n	80018f4 <__sfp+0x14>
 8001904:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8001908:	b16d      	cbz	r5, 8001926 <__sfp+0x46>
 800190a:	3468      	adds	r4, #104	; 0x68
 800190c:	e7f4      	b.n	80018f8 <__sfp+0x18>
 800190e:	2104      	movs	r1, #4
 8001910:	4638      	mov	r0, r7
 8001912:	f7ff ff9f 	bl	8001854 <__sfmoreglue>
 8001916:	6030      	str	r0, [r6, #0]
 8001918:	2800      	cmp	r0, #0
 800191a:	d1f1      	bne.n	8001900 <__sfp+0x20>
 800191c:	230c      	movs	r3, #12
 800191e:	603b      	str	r3, [r7, #0]
 8001920:	4604      	mov	r4, r0
 8001922:	4620      	mov	r0, r4
 8001924:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001926:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800192a:	81e3      	strh	r3, [r4, #14]
 800192c:	2301      	movs	r3, #1
 800192e:	81a3      	strh	r3, [r4, #12]
 8001930:	6665      	str	r5, [r4, #100]	; 0x64
 8001932:	6025      	str	r5, [r4, #0]
 8001934:	60a5      	str	r5, [r4, #8]
 8001936:	6065      	str	r5, [r4, #4]
 8001938:	6125      	str	r5, [r4, #16]
 800193a:	6165      	str	r5, [r4, #20]
 800193c:	61a5      	str	r5, [r4, #24]
 800193e:	2208      	movs	r2, #8
 8001940:	4629      	mov	r1, r5
 8001942:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8001946:	f7ff fd65 	bl	8001414 <memset>
 800194a:	6365      	str	r5, [r4, #52]	; 0x34
 800194c:	63a5      	str	r5, [r4, #56]	; 0x38
 800194e:	64a5      	str	r5, [r4, #72]	; 0x48
 8001950:	64e5      	str	r5, [r4, #76]	; 0x4c
 8001952:	e7e6      	b.n	8001922 <__sfp+0x42>
 8001954:	0800236c 	.word	0x0800236c

08001958 <_fwalk_reent>:
 8001958:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800195c:	4680      	mov	r8, r0
 800195e:	4689      	mov	r9, r1
 8001960:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8001964:	2600      	movs	r6, #0
 8001966:	b914      	cbnz	r4, 800196e <_fwalk_reent+0x16>
 8001968:	4630      	mov	r0, r6
 800196a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800196e:	68a5      	ldr	r5, [r4, #8]
 8001970:	6867      	ldr	r7, [r4, #4]
 8001972:	3f01      	subs	r7, #1
 8001974:	d501      	bpl.n	800197a <_fwalk_reent+0x22>
 8001976:	6824      	ldr	r4, [r4, #0]
 8001978:	e7f5      	b.n	8001966 <_fwalk_reent+0xe>
 800197a:	89ab      	ldrh	r3, [r5, #12]
 800197c:	2b01      	cmp	r3, #1
 800197e:	d907      	bls.n	8001990 <_fwalk_reent+0x38>
 8001980:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8001984:	3301      	adds	r3, #1
 8001986:	d003      	beq.n	8001990 <_fwalk_reent+0x38>
 8001988:	4629      	mov	r1, r5
 800198a:	4640      	mov	r0, r8
 800198c:	47c8      	blx	r9
 800198e:	4306      	orrs	r6, r0
 8001990:	3568      	adds	r5, #104	; 0x68
 8001992:	e7ee      	b.n	8001972 <_fwalk_reent+0x1a>

08001994 <__swhatbuf_r>:
 8001994:	b570      	push	{r4, r5, r6, lr}
 8001996:	460e      	mov	r6, r1
 8001998:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800199c:	2900      	cmp	r1, #0
 800199e:	b090      	sub	sp, #64	; 0x40
 80019a0:	4614      	mov	r4, r2
 80019a2:	461d      	mov	r5, r3
 80019a4:	da07      	bge.n	80019b6 <__swhatbuf_r+0x22>
 80019a6:	2300      	movs	r3, #0
 80019a8:	602b      	str	r3, [r5, #0]
 80019aa:	89b3      	ldrh	r3, [r6, #12]
 80019ac:	061a      	lsls	r2, r3, #24
 80019ae:	d410      	bmi.n	80019d2 <__swhatbuf_r+0x3e>
 80019b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80019b4:	e00e      	b.n	80019d4 <__swhatbuf_r+0x40>
 80019b6:	aa01      	add	r2, sp, #4
 80019b8:	f000 fc48 	bl	800224c <_fstat_r>
 80019bc:	2800      	cmp	r0, #0
 80019be:	dbf2      	blt.n	80019a6 <__swhatbuf_r+0x12>
 80019c0:	9a02      	ldr	r2, [sp, #8]
 80019c2:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80019c6:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80019ca:	425a      	negs	r2, r3
 80019cc:	415a      	adcs	r2, r3
 80019ce:	602a      	str	r2, [r5, #0]
 80019d0:	e7ee      	b.n	80019b0 <__swhatbuf_r+0x1c>
 80019d2:	2340      	movs	r3, #64	; 0x40
 80019d4:	2000      	movs	r0, #0
 80019d6:	6023      	str	r3, [r4, #0]
 80019d8:	b010      	add	sp, #64	; 0x40
 80019da:	bd70      	pop	{r4, r5, r6, pc}

080019dc <__smakebuf_r>:
 80019dc:	898b      	ldrh	r3, [r1, #12]
 80019de:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80019e0:	079d      	lsls	r5, r3, #30
 80019e2:	4606      	mov	r6, r0
 80019e4:	460c      	mov	r4, r1
 80019e6:	d507      	bpl.n	80019f8 <__smakebuf_r+0x1c>
 80019e8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80019ec:	6023      	str	r3, [r4, #0]
 80019ee:	6123      	str	r3, [r4, #16]
 80019f0:	2301      	movs	r3, #1
 80019f2:	6163      	str	r3, [r4, #20]
 80019f4:	b002      	add	sp, #8
 80019f6:	bd70      	pop	{r4, r5, r6, pc}
 80019f8:	ab01      	add	r3, sp, #4
 80019fa:	466a      	mov	r2, sp
 80019fc:	f7ff ffca 	bl	8001994 <__swhatbuf_r>
 8001a00:	9900      	ldr	r1, [sp, #0]
 8001a02:	4605      	mov	r5, r0
 8001a04:	4630      	mov	r0, r6
 8001a06:	f000 f877 	bl	8001af8 <_malloc_r>
 8001a0a:	b948      	cbnz	r0, 8001a20 <__smakebuf_r+0x44>
 8001a0c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001a10:	059a      	lsls	r2, r3, #22
 8001a12:	d4ef      	bmi.n	80019f4 <__smakebuf_r+0x18>
 8001a14:	f023 0303 	bic.w	r3, r3, #3
 8001a18:	f043 0302 	orr.w	r3, r3, #2
 8001a1c:	81a3      	strh	r3, [r4, #12]
 8001a1e:	e7e3      	b.n	80019e8 <__smakebuf_r+0xc>
 8001a20:	4b0d      	ldr	r3, [pc, #52]	; (8001a58 <__smakebuf_r+0x7c>)
 8001a22:	62b3      	str	r3, [r6, #40]	; 0x28
 8001a24:	89a3      	ldrh	r3, [r4, #12]
 8001a26:	6020      	str	r0, [r4, #0]
 8001a28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001a2c:	81a3      	strh	r3, [r4, #12]
 8001a2e:	9b00      	ldr	r3, [sp, #0]
 8001a30:	6163      	str	r3, [r4, #20]
 8001a32:	9b01      	ldr	r3, [sp, #4]
 8001a34:	6120      	str	r0, [r4, #16]
 8001a36:	b15b      	cbz	r3, 8001a50 <__smakebuf_r+0x74>
 8001a38:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8001a3c:	4630      	mov	r0, r6
 8001a3e:	f000 fc17 	bl	8002270 <_isatty_r>
 8001a42:	b128      	cbz	r0, 8001a50 <__smakebuf_r+0x74>
 8001a44:	89a3      	ldrh	r3, [r4, #12]
 8001a46:	f023 0303 	bic.w	r3, r3, #3
 8001a4a:	f043 0301 	orr.w	r3, r3, #1
 8001a4e:	81a3      	strh	r3, [r4, #12]
 8001a50:	89a3      	ldrh	r3, [r4, #12]
 8001a52:	431d      	orrs	r5, r3
 8001a54:	81a5      	strh	r5, [r4, #12]
 8001a56:	e7cd      	b.n	80019f4 <__smakebuf_r+0x18>
 8001a58:	08001801 	.word	0x08001801

08001a5c <_free_r>:
 8001a5c:	b538      	push	{r3, r4, r5, lr}
 8001a5e:	4605      	mov	r5, r0
 8001a60:	2900      	cmp	r1, #0
 8001a62:	d045      	beq.n	8001af0 <_free_r+0x94>
 8001a64:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001a68:	1f0c      	subs	r4, r1, #4
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	bfb8      	it	lt
 8001a6e:	18e4      	addlt	r4, r4, r3
 8001a70:	f000 fc20 	bl	80022b4 <__malloc_lock>
 8001a74:	4a1f      	ldr	r2, [pc, #124]	; (8001af4 <_free_r+0x98>)
 8001a76:	6813      	ldr	r3, [r2, #0]
 8001a78:	4610      	mov	r0, r2
 8001a7a:	b933      	cbnz	r3, 8001a8a <_free_r+0x2e>
 8001a7c:	6063      	str	r3, [r4, #4]
 8001a7e:	6014      	str	r4, [r2, #0]
 8001a80:	4628      	mov	r0, r5
 8001a82:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001a86:	f000 bc16 	b.w	80022b6 <__malloc_unlock>
 8001a8a:	42a3      	cmp	r3, r4
 8001a8c:	d90c      	bls.n	8001aa8 <_free_r+0x4c>
 8001a8e:	6821      	ldr	r1, [r4, #0]
 8001a90:	1862      	adds	r2, r4, r1
 8001a92:	4293      	cmp	r3, r2
 8001a94:	bf04      	itt	eq
 8001a96:	681a      	ldreq	r2, [r3, #0]
 8001a98:	685b      	ldreq	r3, [r3, #4]
 8001a9a:	6063      	str	r3, [r4, #4]
 8001a9c:	bf04      	itt	eq
 8001a9e:	1852      	addeq	r2, r2, r1
 8001aa0:	6022      	streq	r2, [r4, #0]
 8001aa2:	6004      	str	r4, [r0, #0]
 8001aa4:	e7ec      	b.n	8001a80 <_free_r+0x24>
 8001aa6:	4613      	mov	r3, r2
 8001aa8:	685a      	ldr	r2, [r3, #4]
 8001aaa:	b10a      	cbz	r2, 8001ab0 <_free_r+0x54>
 8001aac:	42a2      	cmp	r2, r4
 8001aae:	d9fa      	bls.n	8001aa6 <_free_r+0x4a>
 8001ab0:	6819      	ldr	r1, [r3, #0]
 8001ab2:	1858      	adds	r0, r3, r1
 8001ab4:	42a0      	cmp	r0, r4
 8001ab6:	d10b      	bne.n	8001ad0 <_free_r+0x74>
 8001ab8:	6820      	ldr	r0, [r4, #0]
 8001aba:	4401      	add	r1, r0
 8001abc:	1858      	adds	r0, r3, r1
 8001abe:	4282      	cmp	r2, r0
 8001ac0:	6019      	str	r1, [r3, #0]
 8001ac2:	d1dd      	bne.n	8001a80 <_free_r+0x24>
 8001ac4:	6810      	ldr	r0, [r2, #0]
 8001ac6:	6852      	ldr	r2, [r2, #4]
 8001ac8:	605a      	str	r2, [r3, #4]
 8001aca:	4401      	add	r1, r0
 8001acc:	6019      	str	r1, [r3, #0]
 8001ace:	e7d7      	b.n	8001a80 <_free_r+0x24>
 8001ad0:	d902      	bls.n	8001ad8 <_free_r+0x7c>
 8001ad2:	230c      	movs	r3, #12
 8001ad4:	602b      	str	r3, [r5, #0]
 8001ad6:	e7d3      	b.n	8001a80 <_free_r+0x24>
 8001ad8:	6820      	ldr	r0, [r4, #0]
 8001ada:	1821      	adds	r1, r4, r0
 8001adc:	428a      	cmp	r2, r1
 8001ade:	bf04      	itt	eq
 8001ae0:	6811      	ldreq	r1, [r2, #0]
 8001ae2:	6852      	ldreq	r2, [r2, #4]
 8001ae4:	6062      	str	r2, [r4, #4]
 8001ae6:	bf04      	itt	eq
 8001ae8:	1809      	addeq	r1, r1, r0
 8001aea:	6021      	streq	r1, [r4, #0]
 8001aec:	605c      	str	r4, [r3, #4]
 8001aee:	e7c7      	b.n	8001a80 <_free_r+0x24>
 8001af0:	bd38      	pop	{r3, r4, r5, pc}
 8001af2:	bf00      	nop
 8001af4:	20000090 	.word	0x20000090

08001af8 <_malloc_r>:
 8001af8:	b570      	push	{r4, r5, r6, lr}
 8001afa:	1ccd      	adds	r5, r1, #3
 8001afc:	f025 0503 	bic.w	r5, r5, #3
 8001b00:	3508      	adds	r5, #8
 8001b02:	2d0c      	cmp	r5, #12
 8001b04:	bf38      	it	cc
 8001b06:	250c      	movcc	r5, #12
 8001b08:	2d00      	cmp	r5, #0
 8001b0a:	4606      	mov	r6, r0
 8001b0c:	db01      	blt.n	8001b12 <_malloc_r+0x1a>
 8001b0e:	42a9      	cmp	r1, r5
 8001b10:	d903      	bls.n	8001b1a <_malloc_r+0x22>
 8001b12:	230c      	movs	r3, #12
 8001b14:	6033      	str	r3, [r6, #0]
 8001b16:	2000      	movs	r0, #0
 8001b18:	bd70      	pop	{r4, r5, r6, pc}
 8001b1a:	f000 fbcb 	bl	80022b4 <__malloc_lock>
 8001b1e:	4a23      	ldr	r2, [pc, #140]	; (8001bac <_malloc_r+0xb4>)
 8001b20:	6814      	ldr	r4, [r2, #0]
 8001b22:	4621      	mov	r1, r4
 8001b24:	b991      	cbnz	r1, 8001b4c <_malloc_r+0x54>
 8001b26:	4c22      	ldr	r4, [pc, #136]	; (8001bb0 <_malloc_r+0xb8>)
 8001b28:	6823      	ldr	r3, [r4, #0]
 8001b2a:	b91b      	cbnz	r3, 8001b34 <_malloc_r+0x3c>
 8001b2c:	4630      	mov	r0, r6
 8001b2e:	f000 fb17 	bl	8002160 <_sbrk_r>
 8001b32:	6020      	str	r0, [r4, #0]
 8001b34:	4629      	mov	r1, r5
 8001b36:	4630      	mov	r0, r6
 8001b38:	f000 fb12 	bl	8002160 <_sbrk_r>
 8001b3c:	1c43      	adds	r3, r0, #1
 8001b3e:	d126      	bne.n	8001b8e <_malloc_r+0x96>
 8001b40:	230c      	movs	r3, #12
 8001b42:	6033      	str	r3, [r6, #0]
 8001b44:	4630      	mov	r0, r6
 8001b46:	f000 fbb6 	bl	80022b6 <__malloc_unlock>
 8001b4a:	e7e4      	b.n	8001b16 <_malloc_r+0x1e>
 8001b4c:	680b      	ldr	r3, [r1, #0]
 8001b4e:	1b5b      	subs	r3, r3, r5
 8001b50:	d41a      	bmi.n	8001b88 <_malloc_r+0x90>
 8001b52:	2b0b      	cmp	r3, #11
 8001b54:	d90f      	bls.n	8001b76 <_malloc_r+0x7e>
 8001b56:	600b      	str	r3, [r1, #0]
 8001b58:	50cd      	str	r5, [r1, r3]
 8001b5a:	18cc      	adds	r4, r1, r3
 8001b5c:	4630      	mov	r0, r6
 8001b5e:	f000 fbaa 	bl	80022b6 <__malloc_unlock>
 8001b62:	f104 000b 	add.w	r0, r4, #11
 8001b66:	1d23      	adds	r3, r4, #4
 8001b68:	f020 0007 	bic.w	r0, r0, #7
 8001b6c:	1ac3      	subs	r3, r0, r3
 8001b6e:	d01b      	beq.n	8001ba8 <_malloc_r+0xb0>
 8001b70:	425a      	negs	r2, r3
 8001b72:	50e2      	str	r2, [r4, r3]
 8001b74:	bd70      	pop	{r4, r5, r6, pc}
 8001b76:	428c      	cmp	r4, r1
 8001b78:	bf0d      	iteet	eq
 8001b7a:	6863      	ldreq	r3, [r4, #4]
 8001b7c:	684b      	ldrne	r3, [r1, #4]
 8001b7e:	6063      	strne	r3, [r4, #4]
 8001b80:	6013      	streq	r3, [r2, #0]
 8001b82:	bf18      	it	ne
 8001b84:	460c      	movne	r4, r1
 8001b86:	e7e9      	b.n	8001b5c <_malloc_r+0x64>
 8001b88:	460c      	mov	r4, r1
 8001b8a:	6849      	ldr	r1, [r1, #4]
 8001b8c:	e7ca      	b.n	8001b24 <_malloc_r+0x2c>
 8001b8e:	1cc4      	adds	r4, r0, #3
 8001b90:	f024 0403 	bic.w	r4, r4, #3
 8001b94:	42a0      	cmp	r0, r4
 8001b96:	d005      	beq.n	8001ba4 <_malloc_r+0xac>
 8001b98:	1a21      	subs	r1, r4, r0
 8001b9a:	4630      	mov	r0, r6
 8001b9c:	f000 fae0 	bl	8002160 <_sbrk_r>
 8001ba0:	3001      	adds	r0, #1
 8001ba2:	d0cd      	beq.n	8001b40 <_malloc_r+0x48>
 8001ba4:	6025      	str	r5, [r4, #0]
 8001ba6:	e7d9      	b.n	8001b5c <_malloc_r+0x64>
 8001ba8:	bd70      	pop	{r4, r5, r6, pc}
 8001baa:	bf00      	nop
 8001bac:	20000090 	.word	0x20000090
 8001bb0:	20000094 	.word	0x20000094

08001bb4 <__sfputc_r>:
 8001bb4:	6893      	ldr	r3, [r2, #8]
 8001bb6:	3b01      	subs	r3, #1
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	b410      	push	{r4}
 8001bbc:	6093      	str	r3, [r2, #8]
 8001bbe:	da09      	bge.n	8001bd4 <__sfputc_r+0x20>
 8001bc0:	6994      	ldr	r4, [r2, #24]
 8001bc2:	42a3      	cmp	r3, r4
 8001bc4:	db02      	blt.n	8001bcc <__sfputc_r+0x18>
 8001bc6:	b2cb      	uxtb	r3, r1
 8001bc8:	2b0a      	cmp	r3, #10
 8001bca:	d103      	bne.n	8001bd4 <__sfputc_r+0x20>
 8001bcc:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001bd0:	f7ff bca4 	b.w	800151c <__swbuf_r>
 8001bd4:	6813      	ldr	r3, [r2, #0]
 8001bd6:	1c58      	adds	r0, r3, #1
 8001bd8:	6010      	str	r0, [r2, #0]
 8001bda:	7019      	strb	r1, [r3, #0]
 8001bdc:	b2c8      	uxtb	r0, r1
 8001bde:	f85d 4b04 	ldr.w	r4, [sp], #4
 8001be2:	4770      	bx	lr

08001be4 <__sfputs_r>:
 8001be4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001be6:	4606      	mov	r6, r0
 8001be8:	460f      	mov	r7, r1
 8001bea:	4614      	mov	r4, r2
 8001bec:	18d5      	adds	r5, r2, r3
 8001bee:	42ac      	cmp	r4, r5
 8001bf0:	d101      	bne.n	8001bf6 <__sfputs_r+0x12>
 8001bf2:	2000      	movs	r0, #0
 8001bf4:	e007      	b.n	8001c06 <__sfputs_r+0x22>
 8001bf6:	463a      	mov	r2, r7
 8001bf8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001bfc:	4630      	mov	r0, r6
 8001bfe:	f7ff ffd9 	bl	8001bb4 <__sfputc_r>
 8001c02:	1c43      	adds	r3, r0, #1
 8001c04:	d1f3      	bne.n	8001bee <__sfputs_r+0xa>
 8001c06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08001c08 <_vfiprintf_r>:
 8001c08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001c0c:	b09d      	sub	sp, #116	; 0x74
 8001c0e:	460c      	mov	r4, r1
 8001c10:	4617      	mov	r7, r2
 8001c12:	9303      	str	r3, [sp, #12]
 8001c14:	4606      	mov	r6, r0
 8001c16:	b118      	cbz	r0, 8001c20 <_vfiprintf_r+0x18>
 8001c18:	6983      	ldr	r3, [r0, #24]
 8001c1a:	b90b      	cbnz	r3, 8001c20 <_vfiprintf_r+0x18>
 8001c1c:	f7ff fe30 	bl	8001880 <__sinit>
 8001c20:	4b7c      	ldr	r3, [pc, #496]	; (8001e14 <_vfiprintf_r+0x20c>)
 8001c22:	429c      	cmp	r4, r3
 8001c24:	d157      	bne.n	8001cd6 <_vfiprintf_r+0xce>
 8001c26:	6874      	ldr	r4, [r6, #4]
 8001c28:	89a3      	ldrh	r3, [r4, #12]
 8001c2a:	0718      	lsls	r0, r3, #28
 8001c2c:	d55d      	bpl.n	8001cea <_vfiprintf_r+0xe2>
 8001c2e:	6923      	ldr	r3, [r4, #16]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d05a      	beq.n	8001cea <_vfiprintf_r+0xe2>
 8001c34:	2300      	movs	r3, #0
 8001c36:	9309      	str	r3, [sp, #36]	; 0x24
 8001c38:	2320      	movs	r3, #32
 8001c3a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001c3e:	2330      	movs	r3, #48	; 0x30
 8001c40:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001c44:	f04f 0b01 	mov.w	fp, #1
 8001c48:	46b8      	mov	r8, r7
 8001c4a:	4645      	mov	r5, r8
 8001c4c:	f815 3b01 	ldrb.w	r3, [r5], #1
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d155      	bne.n	8001d00 <_vfiprintf_r+0xf8>
 8001c54:	ebb8 0a07 	subs.w	sl, r8, r7
 8001c58:	d00b      	beq.n	8001c72 <_vfiprintf_r+0x6a>
 8001c5a:	4653      	mov	r3, sl
 8001c5c:	463a      	mov	r2, r7
 8001c5e:	4621      	mov	r1, r4
 8001c60:	4630      	mov	r0, r6
 8001c62:	f7ff ffbf 	bl	8001be4 <__sfputs_r>
 8001c66:	3001      	adds	r0, #1
 8001c68:	f000 80c4 	beq.w	8001df4 <_vfiprintf_r+0x1ec>
 8001c6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001c6e:	4453      	add	r3, sl
 8001c70:	9309      	str	r3, [sp, #36]	; 0x24
 8001c72:	f898 3000 	ldrb.w	r3, [r8]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	f000 80bc 	beq.w	8001df4 <_vfiprintf_r+0x1ec>
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	f04f 32ff 	mov.w	r2, #4294967295
 8001c82:	9304      	str	r3, [sp, #16]
 8001c84:	9307      	str	r3, [sp, #28]
 8001c86:	9205      	str	r2, [sp, #20]
 8001c88:	9306      	str	r3, [sp, #24]
 8001c8a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8001c8e:	931a      	str	r3, [sp, #104]	; 0x68
 8001c90:	2205      	movs	r2, #5
 8001c92:	7829      	ldrb	r1, [r5, #0]
 8001c94:	4860      	ldr	r0, [pc, #384]	; (8001e18 <_vfiprintf_r+0x210>)
 8001c96:	f7fe faa3 	bl	80001e0 <memchr>
 8001c9a:	f105 0801 	add.w	r8, r5, #1
 8001c9e:	9b04      	ldr	r3, [sp, #16]
 8001ca0:	2800      	cmp	r0, #0
 8001ca2:	d131      	bne.n	8001d08 <_vfiprintf_r+0x100>
 8001ca4:	06d9      	lsls	r1, r3, #27
 8001ca6:	bf44      	itt	mi
 8001ca8:	2220      	movmi	r2, #32
 8001caa:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001cae:	071a      	lsls	r2, r3, #28
 8001cb0:	bf44      	itt	mi
 8001cb2:	222b      	movmi	r2, #43	; 0x2b
 8001cb4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8001cb8:	782a      	ldrb	r2, [r5, #0]
 8001cba:	2a2a      	cmp	r2, #42	; 0x2a
 8001cbc:	d02c      	beq.n	8001d18 <_vfiprintf_r+0x110>
 8001cbe:	9a07      	ldr	r2, [sp, #28]
 8001cc0:	2100      	movs	r1, #0
 8001cc2:	200a      	movs	r0, #10
 8001cc4:	46a8      	mov	r8, r5
 8001cc6:	3501      	adds	r5, #1
 8001cc8:	f898 3000 	ldrb.w	r3, [r8]
 8001ccc:	3b30      	subs	r3, #48	; 0x30
 8001cce:	2b09      	cmp	r3, #9
 8001cd0:	d96d      	bls.n	8001dae <_vfiprintf_r+0x1a6>
 8001cd2:	b371      	cbz	r1, 8001d32 <_vfiprintf_r+0x12a>
 8001cd4:	e026      	b.n	8001d24 <_vfiprintf_r+0x11c>
 8001cd6:	4b51      	ldr	r3, [pc, #324]	; (8001e1c <_vfiprintf_r+0x214>)
 8001cd8:	429c      	cmp	r4, r3
 8001cda:	d101      	bne.n	8001ce0 <_vfiprintf_r+0xd8>
 8001cdc:	68b4      	ldr	r4, [r6, #8]
 8001cde:	e7a3      	b.n	8001c28 <_vfiprintf_r+0x20>
 8001ce0:	4b4f      	ldr	r3, [pc, #316]	; (8001e20 <_vfiprintf_r+0x218>)
 8001ce2:	429c      	cmp	r4, r3
 8001ce4:	bf08      	it	eq
 8001ce6:	68f4      	ldreq	r4, [r6, #12]
 8001ce8:	e79e      	b.n	8001c28 <_vfiprintf_r+0x20>
 8001cea:	4621      	mov	r1, r4
 8001cec:	4630      	mov	r0, r6
 8001cee:	f7ff fc67 	bl	80015c0 <__swsetup_r>
 8001cf2:	2800      	cmp	r0, #0
 8001cf4:	d09e      	beq.n	8001c34 <_vfiprintf_r+0x2c>
 8001cf6:	f04f 30ff 	mov.w	r0, #4294967295
 8001cfa:	b01d      	add	sp, #116	; 0x74
 8001cfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001d00:	2b25      	cmp	r3, #37	; 0x25
 8001d02:	d0a7      	beq.n	8001c54 <_vfiprintf_r+0x4c>
 8001d04:	46a8      	mov	r8, r5
 8001d06:	e7a0      	b.n	8001c4a <_vfiprintf_r+0x42>
 8001d08:	4a43      	ldr	r2, [pc, #268]	; (8001e18 <_vfiprintf_r+0x210>)
 8001d0a:	1a80      	subs	r0, r0, r2
 8001d0c:	fa0b f000 	lsl.w	r0, fp, r0
 8001d10:	4318      	orrs	r0, r3
 8001d12:	9004      	str	r0, [sp, #16]
 8001d14:	4645      	mov	r5, r8
 8001d16:	e7bb      	b.n	8001c90 <_vfiprintf_r+0x88>
 8001d18:	9a03      	ldr	r2, [sp, #12]
 8001d1a:	1d11      	adds	r1, r2, #4
 8001d1c:	6812      	ldr	r2, [r2, #0]
 8001d1e:	9103      	str	r1, [sp, #12]
 8001d20:	2a00      	cmp	r2, #0
 8001d22:	db01      	blt.n	8001d28 <_vfiprintf_r+0x120>
 8001d24:	9207      	str	r2, [sp, #28]
 8001d26:	e004      	b.n	8001d32 <_vfiprintf_r+0x12a>
 8001d28:	4252      	negs	r2, r2
 8001d2a:	f043 0302 	orr.w	r3, r3, #2
 8001d2e:	9207      	str	r2, [sp, #28]
 8001d30:	9304      	str	r3, [sp, #16]
 8001d32:	f898 3000 	ldrb.w	r3, [r8]
 8001d36:	2b2e      	cmp	r3, #46	; 0x2e
 8001d38:	d110      	bne.n	8001d5c <_vfiprintf_r+0x154>
 8001d3a:	f898 3001 	ldrb.w	r3, [r8, #1]
 8001d3e:	2b2a      	cmp	r3, #42	; 0x2a
 8001d40:	f108 0101 	add.w	r1, r8, #1
 8001d44:	d137      	bne.n	8001db6 <_vfiprintf_r+0x1ae>
 8001d46:	9b03      	ldr	r3, [sp, #12]
 8001d48:	1d1a      	adds	r2, r3, #4
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	9203      	str	r2, [sp, #12]
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	bfb8      	it	lt
 8001d52:	f04f 33ff 	movlt.w	r3, #4294967295
 8001d56:	f108 0802 	add.w	r8, r8, #2
 8001d5a:	9305      	str	r3, [sp, #20]
 8001d5c:	4d31      	ldr	r5, [pc, #196]	; (8001e24 <_vfiprintf_r+0x21c>)
 8001d5e:	f898 1000 	ldrb.w	r1, [r8]
 8001d62:	2203      	movs	r2, #3
 8001d64:	4628      	mov	r0, r5
 8001d66:	f7fe fa3b 	bl	80001e0 <memchr>
 8001d6a:	b140      	cbz	r0, 8001d7e <_vfiprintf_r+0x176>
 8001d6c:	2340      	movs	r3, #64	; 0x40
 8001d6e:	1b40      	subs	r0, r0, r5
 8001d70:	fa03 f000 	lsl.w	r0, r3, r0
 8001d74:	9b04      	ldr	r3, [sp, #16]
 8001d76:	4303      	orrs	r3, r0
 8001d78:	9304      	str	r3, [sp, #16]
 8001d7a:	f108 0801 	add.w	r8, r8, #1
 8001d7e:	f898 1000 	ldrb.w	r1, [r8]
 8001d82:	4829      	ldr	r0, [pc, #164]	; (8001e28 <_vfiprintf_r+0x220>)
 8001d84:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001d88:	2206      	movs	r2, #6
 8001d8a:	f108 0701 	add.w	r7, r8, #1
 8001d8e:	f7fe fa27 	bl	80001e0 <memchr>
 8001d92:	2800      	cmp	r0, #0
 8001d94:	d034      	beq.n	8001e00 <_vfiprintf_r+0x1f8>
 8001d96:	4b25      	ldr	r3, [pc, #148]	; (8001e2c <_vfiprintf_r+0x224>)
 8001d98:	bb03      	cbnz	r3, 8001ddc <_vfiprintf_r+0x1d4>
 8001d9a:	9b03      	ldr	r3, [sp, #12]
 8001d9c:	3307      	adds	r3, #7
 8001d9e:	f023 0307 	bic.w	r3, r3, #7
 8001da2:	3308      	adds	r3, #8
 8001da4:	9303      	str	r3, [sp, #12]
 8001da6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001da8:	444b      	add	r3, r9
 8001daa:	9309      	str	r3, [sp, #36]	; 0x24
 8001dac:	e74c      	b.n	8001c48 <_vfiprintf_r+0x40>
 8001dae:	fb00 3202 	mla	r2, r0, r2, r3
 8001db2:	2101      	movs	r1, #1
 8001db4:	e786      	b.n	8001cc4 <_vfiprintf_r+0xbc>
 8001db6:	2300      	movs	r3, #0
 8001db8:	9305      	str	r3, [sp, #20]
 8001dba:	4618      	mov	r0, r3
 8001dbc:	250a      	movs	r5, #10
 8001dbe:	4688      	mov	r8, r1
 8001dc0:	3101      	adds	r1, #1
 8001dc2:	f898 2000 	ldrb.w	r2, [r8]
 8001dc6:	3a30      	subs	r2, #48	; 0x30
 8001dc8:	2a09      	cmp	r2, #9
 8001dca:	d903      	bls.n	8001dd4 <_vfiprintf_r+0x1cc>
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d0c5      	beq.n	8001d5c <_vfiprintf_r+0x154>
 8001dd0:	9005      	str	r0, [sp, #20]
 8001dd2:	e7c3      	b.n	8001d5c <_vfiprintf_r+0x154>
 8001dd4:	fb05 2000 	mla	r0, r5, r0, r2
 8001dd8:	2301      	movs	r3, #1
 8001dda:	e7f0      	b.n	8001dbe <_vfiprintf_r+0x1b6>
 8001ddc:	ab03      	add	r3, sp, #12
 8001dde:	9300      	str	r3, [sp, #0]
 8001de0:	4622      	mov	r2, r4
 8001de2:	4b13      	ldr	r3, [pc, #76]	; (8001e30 <_vfiprintf_r+0x228>)
 8001de4:	a904      	add	r1, sp, #16
 8001de6:	4630      	mov	r0, r6
 8001de8:	f3af 8000 	nop.w
 8001dec:	f1b0 3fff 	cmp.w	r0, #4294967295
 8001df0:	4681      	mov	r9, r0
 8001df2:	d1d8      	bne.n	8001da6 <_vfiprintf_r+0x19e>
 8001df4:	89a3      	ldrh	r3, [r4, #12]
 8001df6:	065b      	lsls	r3, r3, #25
 8001df8:	f53f af7d 	bmi.w	8001cf6 <_vfiprintf_r+0xee>
 8001dfc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8001dfe:	e77c      	b.n	8001cfa <_vfiprintf_r+0xf2>
 8001e00:	ab03      	add	r3, sp, #12
 8001e02:	9300      	str	r3, [sp, #0]
 8001e04:	4622      	mov	r2, r4
 8001e06:	4b0a      	ldr	r3, [pc, #40]	; (8001e30 <_vfiprintf_r+0x228>)
 8001e08:	a904      	add	r1, sp, #16
 8001e0a:	4630      	mov	r0, r6
 8001e0c:	f000 f888 	bl	8001f20 <_printf_i>
 8001e10:	e7ec      	b.n	8001dec <_vfiprintf_r+0x1e4>
 8001e12:	bf00      	nop
 8001e14:	08002390 	.word	0x08002390
 8001e18:	080023d0 	.word	0x080023d0
 8001e1c:	080023b0 	.word	0x080023b0
 8001e20:	08002370 	.word	0x08002370
 8001e24:	080023d6 	.word	0x080023d6
 8001e28:	080023da 	.word	0x080023da
 8001e2c:	00000000 	.word	0x00000000
 8001e30:	08001be5 	.word	0x08001be5

08001e34 <_printf_common>:
 8001e34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001e38:	4691      	mov	r9, r2
 8001e3a:	461f      	mov	r7, r3
 8001e3c:	688a      	ldr	r2, [r1, #8]
 8001e3e:	690b      	ldr	r3, [r1, #16]
 8001e40:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001e44:	4293      	cmp	r3, r2
 8001e46:	bfb8      	it	lt
 8001e48:	4613      	movlt	r3, r2
 8001e4a:	f8c9 3000 	str.w	r3, [r9]
 8001e4e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8001e52:	4606      	mov	r6, r0
 8001e54:	460c      	mov	r4, r1
 8001e56:	b112      	cbz	r2, 8001e5e <_printf_common+0x2a>
 8001e58:	3301      	adds	r3, #1
 8001e5a:	f8c9 3000 	str.w	r3, [r9]
 8001e5e:	6823      	ldr	r3, [r4, #0]
 8001e60:	0699      	lsls	r1, r3, #26
 8001e62:	bf42      	ittt	mi
 8001e64:	f8d9 3000 	ldrmi.w	r3, [r9]
 8001e68:	3302      	addmi	r3, #2
 8001e6a:	f8c9 3000 	strmi.w	r3, [r9]
 8001e6e:	6825      	ldr	r5, [r4, #0]
 8001e70:	f015 0506 	ands.w	r5, r5, #6
 8001e74:	d107      	bne.n	8001e86 <_printf_common+0x52>
 8001e76:	f104 0a19 	add.w	sl, r4, #25
 8001e7a:	68e3      	ldr	r3, [r4, #12]
 8001e7c:	f8d9 2000 	ldr.w	r2, [r9]
 8001e80:	1a9b      	subs	r3, r3, r2
 8001e82:	429d      	cmp	r5, r3
 8001e84:	db29      	blt.n	8001eda <_printf_common+0xa6>
 8001e86:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8001e8a:	6822      	ldr	r2, [r4, #0]
 8001e8c:	3300      	adds	r3, #0
 8001e8e:	bf18      	it	ne
 8001e90:	2301      	movne	r3, #1
 8001e92:	0692      	lsls	r2, r2, #26
 8001e94:	d42e      	bmi.n	8001ef4 <_printf_common+0xc0>
 8001e96:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001e9a:	4639      	mov	r1, r7
 8001e9c:	4630      	mov	r0, r6
 8001e9e:	47c0      	blx	r8
 8001ea0:	3001      	adds	r0, #1
 8001ea2:	d021      	beq.n	8001ee8 <_printf_common+0xb4>
 8001ea4:	6823      	ldr	r3, [r4, #0]
 8001ea6:	68e5      	ldr	r5, [r4, #12]
 8001ea8:	f8d9 2000 	ldr.w	r2, [r9]
 8001eac:	f003 0306 	and.w	r3, r3, #6
 8001eb0:	2b04      	cmp	r3, #4
 8001eb2:	bf08      	it	eq
 8001eb4:	1aad      	subeq	r5, r5, r2
 8001eb6:	68a3      	ldr	r3, [r4, #8]
 8001eb8:	6922      	ldr	r2, [r4, #16]
 8001eba:	bf0c      	ite	eq
 8001ebc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001ec0:	2500      	movne	r5, #0
 8001ec2:	4293      	cmp	r3, r2
 8001ec4:	bfc4      	itt	gt
 8001ec6:	1a9b      	subgt	r3, r3, r2
 8001ec8:	18ed      	addgt	r5, r5, r3
 8001eca:	f04f 0900 	mov.w	r9, #0
 8001ece:	341a      	adds	r4, #26
 8001ed0:	454d      	cmp	r5, r9
 8001ed2:	d11b      	bne.n	8001f0c <_printf_common+0xd8>
 8001ed4:	2000      	movs	r0, #0
 8001ed6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001eda:	2301      	movs	r3, #1
 8001edc:	4652      	mov	r2, sl
 8001ede:	4639      	mov	r1, r7
 8001ee0:	4630      	mov	r0, r6
 8001ee2:	47c0      	blx	r8
 8001ee4:	3001      	adds	r0, #1
 8001ee6:	d103      	bne.n	8001ef0 <_printf_common+0xbc>
 8001ee8:	f04f 30ff 	mov.w	r0, #4294967295
 8001eec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001ef0:	3501      	adds	r5, #1
 8001ef2:	e7c2      	b.n	8001e7a <_printf_common+0x46>
 8001ef4:	18e1      	adds	r1, r4, r3
 8001ef6:	1c5a      	adds	r2, r3, #1
 8001ef8:	2030      	movs	r0, #48	; 0x30
 8001efa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8001efe:	4422      	add	r2, r4
 8001f00:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8001f04:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8001f08:	3302      	adds	r3, #2
 8001f0a:	e7c4      	b.n	8001e96 <_printf_common+0x62>
 8001f0c:	2301      	movs	r3, #1
 8001f0e:	4622      	mov	r2, r4
 8001f10:	4639      	mov	r1, r7
 8001f12:	4630      	mov	r0, r6
 8001f14:	47c0      	blx	r8
 8001f16:	3001      	adds	r0, #1
 8001f18:	d0e6      	beq.n	8001ee8 <_printf_common+0xb4>
 8001f1a:	f109 0901 	add.w	r9, r9, #1
 8001f1e:	e7d7      	b.n	8001ed0 <_printf_common+0x9c>

08001f20 <_printf_i>:
 8001f20:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001f24:	4617      	mov	r7, r2
 8001f26:	7e0a      	ldrb	r2, [r1, #24]
 8001f28:	b085      	sub	sp, #20
 8001f2a:	2a6e      	cmp	r2, #110	; 0x6e
 8001f2c:	4698      	mov	r8, r3
 8001f2e:	4606      	mov	r6, r0
 8001f30:	460c      	mov	r4, r1
 8001f32:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8001f34:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 8001f38:	f000 80bc 	beq.w	80020b4 <_printf_i+0x194>
 8001f3c:	d81a      	bhi.n	8001f74 <_printf_i+0x54>
 8001f3e:	2a63      	cmp	r2, #99	; 0x63
 8001f40:	d02e      	beq.n	8001fa0 <_printf_i+0x80>
 8001f42:	d80a      	bhi.n	8001f5a <_printf_i+0x3a>
 8001f44:	2a00      	cmp	r2, #0
 8001f46:	f000 80c8 	beq.w	80020da <_printf_i+0x1ba>
 8001f4a:	2a58      	cmp	r2, #88	; 0x58
 8001f4c:	f000 808a 	beq.w	8002064 <_printf_i+0x144>
 8001f50:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001f54:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 8001f58:	e02a      	b.n	8001fb0 <_printf_i+0x90>
 8001f5a:	2a64      	cmp	r2, #100	; 0x64
 8001f5c:	d001      	beq.n	8001f62 <_printf_i+0x42>
 8001f5e:	2a69      	cmp	r2, #105	; 0x69
 8001f60:	d1f6      	bne.n	8001f50 <_printf_i+0x30>
 8001f62:	6821      	ldr	r1, [r4, #0]
 8001f64:	681a      	ldr	r2, [r3, #0]
 8001f66:	f011 0f80 	tst.w	r1, #128	; 0x80
 8001f6a:	d023      	beq.n	8001fb4 <_printf_i+0x94>
 8001f6c:	1d11      	adds	r1, r2, #4
 8001f6e:	6019      	str	r1, [r3, #0]
 8001f70:	6813      	ldr	r3, [r2, #0]
 8001f72:	e027      	b.n	8001fc4 <_printf_i+0xa4>
 8001f74:	2a73      	cmp	r2, #115	; 0x73
 8001f76:	f000 80b4 	beq.w	80020e2 <_printf_i+0x1c2>
 8001f7a:	d808      	bhi.n	8001f8e <_printf_i+0x6e>
 8001f7c:	2a6f      	cmp	r2, #111	; 0x6f
 8001f7e:	d02a      	beq.n	8001fd6 <_printf_i+0xb6>
 8001f80:	2a70      	cmp	r2, #112	; 0x70
 8001f82:	d1e5      	bne.n	8001f50 <_printf_i+0x30>
 8001f84:	680a      	ldr	r2, [r1, #0]
 8001f86:	f042 0220 	orr.w	r2, r2, #32
 8001f8a:	600a      	str	r2, [r1, #0]
 8001f8c:	e003      	b.n	8001f96 <_printf_i+0x76>
 8001f8e:	2a75      	cmp	r2, #117	; 0x75
 8001f90:	d021      	beq.n	8001fd6 <_printf_i+0xb6>
 8001f92:	2a78      	cmp	r2, #120	; 0x78
 8001f94:	d1dc      	bne.n	8001f50 <_printf_i+0x30>
 8001f96:	2278      	movs	r2, #120	; 0x78
 8001f98:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8001f9c:	496e      	ldr	r1, [pc, #440]	; (8002158 <_printf_i+0x238>)
 8001f9e:	e064      	b.n	800206a <_printf_i+0x14a>
 8001fa0:	681a      	ldr	r2, [r3, #0]
 8001fa2:	f101 0542 	add.w	r5, r1, #66	; 0x42
 8001fa6:	1d11      	adds	r1, r2, #4
 8001fa8:	6019      	str	r1, [r3, #0]
 8001faa:	6813      	ldr	r3, [r2, #0]
 8001fac:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	e0a3      	b.n	80020fc <_printf_i+0x1dc>
 8001fb4:	f011 0f40 	tst.w	r1, #64	; 0x40
 8001fb8:	f102 0104 	add.w	r1, r2, #4
 8001fbc:	6019      	str	r1, [r3, #0]
 8001fbe:	d0d7      	beq.n	8001f70 <_printf_i+0x50>
 8001fc0:	f9b2 3000 	ldrsh.w	r3, [r2]
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	da03      	bge.n	8001fd0 <_printf_i+0xb0>
 8001fc8:	222d      	movs	r2, #45	; 0x2d
 8001fca:	425b      	negs	r3, r3
 8001fcc:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8001fd0:	4962      	ldr	r1, [pc, #392]	; (800215c <_printf_i+0x23c>)
 8001fd2:	220a      	movs	r2, #10
 8001fd4:	e017      	b.n	8002006 <_printf_i+0xe6>
 8001fd6:	6820      	ldr	r0, [r4, #0]
 8001fd8:	6819      	ldr	r1, [r3, #0]
 8001fda:	f010 0f80 	tst.w	r0, #128	; 0x80
 8001fde:	d003      	beq.n	8001fe8 <_printf_i+0xc8>
 8001fe0:	1d08      	adds	r0, r1, #4
 8001fe2:	6018      	str	r0, [r3, #0]
 8001fe4:	680b      	ldr	r3, [r1, #0]
 8001fe6:	e006      	b.n	8001ff6 <_printf_i+0xd6>
 8001fe8:	f010 0f40 	tst.w	r0, #64	; 0x40
 8001fec:	f101 0004 	add.w	r0, r1, #4
 8001ff0:	6018      	str	r0, [r3, #0]
 8001ff2:	d0f7      	beq.n	8001fe4 <_printf_i+0xc4>
 8001ff4:	880b      	ldrh	r3, [r1, #0]
 8001ff6:	4959      	ldr	r1, [pc, #356]	; (800215c <_printf_i+0x23c>)
 8001ff8:	2a6f      	cmp	r2, #111	; 0x6f
 8001ffa:	bf14      	ite	ne
 8001ffc:	220a      	movne	r2, #10
 8001ffe:	2208      	moveq	r2, #8
 8002000:	2000      	movs	r0, #0
 8002002:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8002006:	6865      	ldr	r5, [r4, #4]
 8002008:	60a5      	str	r5, [r4, #8]
 800200a:	2d00      	cmp	r5, #0
 800200c:	f2c0 809c 	blt.w	8002148 <_printf_i+0x228>
 8002010:	6820      	ldr	r0, [r4, #0]
 8002012:	f020 0004 	bic.w	r0, r0, #4
 8002016:	6020      	str	r0, [r4, #0]
 8002018:	2b00      	cmp	r3, #0
 800201a:	d13f      	bne.n	800209c <_printf_i+0x17c>
 800201c:	2d00      	cmp	r5, #0
 800201e:	f040 8095 	bne.w	800214c <_printf_i+0x22c>
 8002022:	4675      	mov	r5, lr
 8002024:	2a08      	cmp	r2, #8
 8002026:	d10b      	bne.n	8002040 <_printf_i+0x120>
 8002028:	6823      	ldr	r3, [r4, #0]
 800202a:	07da      	lsls	r2, r3, #31
 800202c:	d508      	bpl.n	8002040 <_printf_i+0x120>
 800202e:	6923      	ldr	r3, [r4, #16]
 8002030:	6862      	ldr	r2, [r4, #4]
 8002032:	429a      	cmp	r2, r3
 8002034:	bfde      	ittt	le
 8002036:	2330      	movle	r3, #48	; 0x30
 8002038:	f805 3c01 	strble.w	r3, [r5, #-1]
 800203c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002040:	ebae 0305 	sub.w	r3, lr, r5
 8002044:	6123      	str	r3, [r4, #16]
 8002046:	f8cd 8000 	str.w	r8, [sp]
 800204a:	463b      	mov	r3, r7
 800204c:	aa03      	add	r2, sp, #12
 800204e:	4621      	mov	r1, r4
 8002050:	4630      	mov	r0, r6
 8002052:	f7ff feef 	bl	8001e34 <_printf_common>
 8002056:	3001      	adds	r0, #1
 8002058:	d155      	bne.n	8002106 <_printf_i+0x1e6>
 800205a:	f04f 30ff 	mov.w	r0, #4294967295
 800205e:	b005      	add	sp, #20
 8002060:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002064:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8002068:	493c      	ldr	r1, [pc, #240]	; (800215c <_printf_i+0x23c>)
 800206a:	6822      	ldr	r2, [r4, #0]
 800206c:	6818      	ldr	r0, [r3, #0]
 800206e:	f012 0f80 	tst.w	r2, #128	; 0x80
 8002072:	f100 0504 	add.w	r5, r0, #4
 8002076:	601d      	str	r5, [r3, #0]
 8002078:	d001      	beq.n	800207e <_printf_i+0x15e>
 800207a:	6803      	ldr	r3, [r0, #0]
 800207c:	e002      	b.n	8002084 <_printf_i+0x164>
 800207e:	0655      	lsls	r5, r2, #25
 8002080:	d5fb      	bpl.n	800207a <_printf_i+0x15a>
 8002082:	8803      	ldrh	r3, [r0, #0]
 8002084:	07d0      	lsls	r0, r2, #31
 8002086:	bf44      	itt	mi
 8002088:	f042 0220 	orrmi.w	r2, r2, #32
 800208c:	6022      	strmi	r2, [r4, #0]
 800208e:	b91b      	cbnz	r3, 8002098 <_printf_i+0x178>
 8002090:	6822      	ldr	r2, [r4, #0]
 8002092:	f022 0220 	bic.w	r2, r2, #32
 8002096:	6022      	str	r2, [r4, #0]
 8002098:	2210      	movs	r2, #16
 800209a:	e7b1      	b.n	8002000 <_printf_i+0xe0>
 800209c:	4675      	mov	r5, lr
 800209e:	fbb3 f0f2 	udiv	r0, r3, r2
 80020a2:	fb02 3310 	mls	r3, r2, r0, r3
 80020a6:	5ccb      	ldrb	r3, [r1, r3]
 80020a8:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80020ac:	4603      	mov	r3, r0
 80020ae:	2800      	cmp	r0, #0
 80020b0:	d1f5      	bne.n	800209e <_printf_i+0x17e>
 80020b2:	e7b7      	b.n	8002024 <_printf_i+0x104>
 80020b4:	6808      	ldr	r0, [r1, #0]
 80020b6:	681a      	ldr	r2, [r3, #0]
 80020b8:	6949      	ldr	r1, [r1, #20]
 80020ba:	f010 0f80 	tst.w	r0, #128	; 0x80
 80020be:	d004      	beq.n	80020ca <_printf_i+0x1aa>
 80020c0:	1d10      	adds	r0, r2, #4
 80020c2:	6018      	str	r0, [r3, #0]
 80020c4:	6813      	ldr	r3, [r2, #0]
 80020c6:	6019      	str	r1, [r3, #0]
 80020c8:	e007      	b.n	80020da <_printf_i+0x1ba>
 80020ca:	f010 0f40 	tst.w	r0, #64	; 0x40
 80020ce:	f102 0004 	add.w	r0, r2, #4
 80020d2:	6018      	str	r0, [r3, #0]
 80020d4:	6813      	ldr	r3, [r2, #0]
 80020d6:	d0f6      	beq.n	80020c6 <_printf_i+0x1a6>
 80020d8:	8019      	strh	r1, [r3, #0]
 80020da:	2300      	movs	r3, #0
 80020dc:	6123      	str	r3, [r4, #16]
 80020de:	4675      	mov	r5, lr
 80020e0:	e7b1      	b.n	8002046 <_printf_i+0x126>
 80020e2:	681a      	ldr	r2, [r3, #0]
 80020e4:	1d11      	adds	r1, r2, #4
 80020e6:	6019      	str	r1, [r3, #0]
 80020e8:	6815      	ldr	r5, [r2, #0]
 80020ea:	6862      	ldr	r2, [r4, #4]
 80020ec:	2100      	movs	r1, #0
 80020ee:	4628      	mov	r0, r5
 80020f0:	f7fe f876 	bl	80001e0 <memchr>
 80020f4:	b108      	cbz	r0, 80020fa <_printf_i+0x1da>
 80020f6:	1b40      	subs	r0, r0, r5
 80020f8:	6060      	str	r0, [r4, #4]
 80020fa:	6863      	ldr	r3, [r4, #4]
 80020fc:	6123      	str	r3, [r4, #16]
 80020fe:	2300      	movs	r3, #0
 8002100:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002104:	e79f      	b.n	8002046 <_printf_i+0x126>
 8002106:	6923      	ldr	r3, [r4, #16]
 8002108:	462a      	mov	r2, r5
 800210a:	4639      	mov	r1, r7
 800210c:	4630      	mov	r0, r6
 800210e:	47c0      	blx	r8
 8002110:	3001      	adds	r0, #1
 8002112:	d0a2      	beq.n	800205a <_printf_i+0x13a>
 8002114:	6823      	ldr	r3, [r4, #0]
 8002116:	079b      	lsls	r3, r3, #30
 8002118:	d507      	bpl.n	800212a <_printf_i+0x20a>
 800211a:	2500      	movs	r5, #0
 800211c:	f104 0919 	add.w	r9, r4, #25
 8002120:	68e3      	ldr	r3, [r4, #12]
 8002122:	9a03      	ldr	r2, [sp, #12]
 8002124:	1a9b      	subs	r3, r3, r2
 8002126:	429d      	cmp	r5, r3
 8002128:	db05      	blt.n	8002136 <_printf_i+0x216>
 800212a:	68e0      	ldr	r0, [r4, #12]
 800212c:	9b03      	ldr	r3, [sp, #12]
 800212e:	4298      	cmp	r0, r3
 8002130:	bfb8      	it	lt
 8002132:	4618      	movlt	r0, r3
 8002134:	e793      	b.n	800205e <_printf_i+0x13e>
 8002136:	2301      	movs	r3, #1
 8002138:	464a      	mov	r2, r9
 800213a:	4639      	mov	r1, r7
 800213c:	4630      	mov	r0, r6
 800213e:	47c0      	blx	r8
 8002140:	3001      	adds	r0, #1
 8002142:	d08a      	beq.n	800205a <_printf_i+0x13a>
 8002144:	3501      	adds	r5, #1
 8002146:	e7eb      	b.n	8002120 <_printf_i+0x200>
 8002148:	2b00      	cmp	r3, #0
 800214a:	d1a7      	bne.n	800209c <_printf_i+0x17c>
 800214c:	780b      	ldrb	r3, [r1, #0]
 800214e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002152:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002156:	e765      	b.n	8002024 <_printf_i+0x104>
 8002158:	080023f2 	.word	0x080023f2
 800215c:	080023e1 	.word	0x080023e1

08002160 <_sbrk_r>:
 8002160:	b538      	push	{r3, r4, r5, lr}
 8002162:	4c06      	ldr	r4, [pc, #24]	; (800217c <_sbrk_r+0x1c>)
 8002164:	2300      	movs	r3, #0
 8002166:	4605      	mov	r5, r0
 8002168:	4608      	mov	r0, r1
 800216a:	6023      	str	r3, [r4, #0]
 800216c:	f7ff f8b2 	bl	80012d4 <_sbrk>
 8002170:	1c43      	adds	r3, r0, #1
 8002172:	d102      	bne.n	800217a <_sbrk_r+0x1a>
 8002174:	6823      	ldr	r3, [r4, #0]
 8002176:	b103      	cbz	r3, 800217a <_sbrk_r+0x1a>
 8002178:	602b      	str	r3, [r5, #0]
 800217a:	bd38      	pop	{r3, r4, r5, pc}
 800217c:	200000dc 	.word	0x200000dc

08002180 <__sread>:
 8002180:	b510      	push	{r4, lr}
 8002182:	460c      	mov	r4, r1
 8002184:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002188:	f000 f896 	bl	80022b8 <_read_r>
 800218c:	2800      	cmp	r0, #0
 800218e:	bfab      	itete	ge
 8002190:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002192:	89a3      	ldrhlt	r3, [r4, #12]
 8002194:	181b      	addge	r3, r3, r0
 8002196:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800219a:	bfac      	ite	ge
 800219c:	6563      	strge	r3, [r4, #84]	; 0x54
 800219e:	81a3      	strhlt	r3, [r4, #12]
 80021a0:	bd10      	pop	{r4, pc}

080021a2 <__swrite>:
 80021a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80021a6:	461f      	mov	r7, r3
 80021a8:	898b      	ldrh	r3, [r1, #12]
 80021aa:	05db      	lsls	r3, r3, #23
 80021ac:	4605      	mov	r5, r0
 80021ae:	460c      	mov	r4, r1
 80021b0:	4616      	mov	r6, r2
 80021b2:	d505      	bpl.n	80021c0 <__swrite+0x1e>
 80021b4:	2302      	movs	r3, #2
 80021b6:	2200      	movs	r2, #0
 80021b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80021bc:	f000 f868 	bl	8002290 <_lseek_r>
 80021c0:	89a3      	ldrh	r3, [r4, #12]
 80021c2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80021c6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80021ca:	81a3      	strh	r3, [r4, #12]
 80021cc:	4632      	mov	r2, r6
 80021ce:	463b      	mov	r3, r7
 80021d0:	4628      	mov	r0, r5
 80021d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80021d6:	f000 b817 	b.w	8002208 <_write_r>

080021da <__sseek>:
 80021da:	b510      	push	{r4, lr}
 80021dc:	460c      	mov	r4, r1
 80021de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80021e2:	f000 f855 	bl	8002290 <_lseek_r>
 80021e6:	1c43      	adds	r3, r0, #1
 80021e8:	89a3      	ldrh	r3, [r4, #12]
 80021ea:	bf15      	itete	ne
 80021ec:	6560      	strne	r0, [r4, #84]	; 0x54
 80021ee:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80021f2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80021f6:	81a3      	strheq	r3, [r4, #12]
 80021f8:	bf18      	it	ne
 80021fa:	81a3      	strhne	r3, [r4, #12]
 80021fc:	bd10      	pop	{r4, pc}

080021fe <__sclose>:
 80021fe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002202:	f000 b813 	b.w	800222c <_close_r>
	...

08002208 <_write_r>:
 8002208:	b538      	push	{r3, r4, r5, lr}
 800220a:	4c07      	ldr	r4, [pc, #28]	; (8002228 <_write_r+0x20>)
 800220c:	4605      	mov	r5, r0
 800220e:	4608      	mov	r0, r1
 8002210:	4611      	mov	r1, r2
 8002212:	2200      	movs	r2, #0
 8002214:	6022      	str	r2, [r4, #0]
 8002216:	461a      	mov	r2, r3
 8002218:	f7ff f842 	bl	80012a0 <_write>
 800221c:	1c43      	adds	r3, r0, #1
 800221e:	d102      	bne.n	8002226 <_write_r+0x1e>
 8002220:	6823      	ldr	r3, [r4, #0]
 8002222:	b103      	cbz	r3, 8002226 <_write_r+0x1e>
 8002224:	602b      	str	r3, [r5, #0]
 8002226:	bd38      	pop	{r3, r4, r5, pc}
 8002228:	200000dc 	.word	0x200000dc

0800222c <_close_r>:
 800222c:	b538      	push	{r3, r4, r5, lr}
 800222e:	4c06      	ldr	r4, [pc, #24]	; (8002248 <_close_r+0x1c>)
 8002230:	2300      	movs	r3, #0
 8002232:	4605      	mov	r5, r0
 8002234:	4608      	mov	r0, r1
 8002236:	6023      	str	r3, [r4, #0]
 8002238:	f7ff f866 	bl	8001308 <_close>
 800223c:	1c43      	adds	r3, r0, #1
 800223e:	d102      	bne.n	8002246 <_close_r+0x1a>
 8002240:	6823      	ldr	r3, [r4, #0]
 8002242:	b103      	cbz	r3, 8002246 <_close_r+0x1a>
 8002244:	602b      	str	r3, [r5, #0]
 8002246:	bd38      	pop	{r3, r4, r5, pc}
 8002248:	200000dc 	.word	0x200000dc

0800224c <_fstat_r>:
 800224c:	b538      	push	{r3, r4, r5, lr}
 800224e:	4c07      	ldr	r4, [pc, #28]	; (800226c <_fstat_r+0x20>)
 8002250:	2300      	movs	r3, #0
 8002252:	4605      	mov	r5, r0
 8002254:	4608      	mov	r0, r1
 8002256:	4611      	mov	r1, r2
 8002258:	6023      	str	r3, [r4, #0]
 800225a:	f7ff f858 	bl	800130e <_fstat>
 800225e:	1c43      	adds	r3, r0, #1
 8002260:	d102      	bne.n	8002268 <_fstat_r+0x1c>
 8002262:	6823      	ldr	r3, [r4, #0]
 8002264:	b103      	cbz	r3, 8002268 <_fstat_r+0x1c>
 8002266:	602b      	str	r3, [r5, #0]
 8002268:	bd38      	pop	{r3, r4, r5, pc}
 800226a:	bf00      	nop
 800226c:	200000dc 	.word	0x200000dc

08002270 <_isatty_r>:
 8002270:	b538      	push	{r3, r4, r5, lr}
 8002272:	4c06      	ldr	r4, [pc, #24]	; (800228c <_isatty_r+0x1c>)
 8002274:	2300      	movs	r3, #0
 8002276:	4605      	mov	r5, r0
 8002278:	4608      	mov	r0, r1
 800227a:	6023      	str	r3, [r4, #0]
 800227c:	f7ff f84c 	bl	8001318 <_isatty>
 8002280:	1c43      	adds	r3, r0, #1
 8002282:	d102      	bne.n	800228a <_isatty_r+0x1a>
 8002284:	6823      	ldr	r3, [r4, #0]
 8002286:	b103      	cbz	r3, 800228a <_isatty_r+0x1a>
 8002288:	602b      	str	r3, [r5, #0]
 800228a:	bd38      	pop	{r3, r4, r5, pc}
 800228c:	200000dc 	.word	0x200000dc

08002290 <_lseek_r>:
 8002290:	b538      	push	{r3, r4, r5, lr}
 8002292:	4c07      	ldr	r4, [pc, #28]	; (80022b0 <_lseek_r+0x20>)
 8002294:	4605      	mov	r5, r0
 8002296:	4608      	mov	r0, r1
 8002298:	4611      	mov	r1, r2
 800229a:	2200      	movs	r2, #0
 800229c:	6022      	str	r2, [r4, #0]
 800229e:	461a      	mov	r2, r3
 80022a0:	f7ff f83c 	bl	800131c <_lseek>
 80022a4:	1c43      	adds	r3, r0, #1
 80022a6:	d102      	bne.n	80022ae <_lseek_r+0x1e>
 80022a8:	6823      	ldr	r3, [r4, #0]
 80022aa:	b103      	cbz	r3, 80022ae <_lseek_r+0x1e>
 80022ac:	602b      	str	r3, [r5, #0]
 80022ae:	bd38      	pop	{r3, r4, r5, pc}
 80022b0:	200000dc 	.word	0x200000dc

080022b4 <__malloc_lock>:
 80022b4:	4770      	bx	lr

080022b6 <__malloc_unlock>:
 80022b6:	4770      	bx	lr

080022b8 <_read_r>:
 80022b8:	b538      	push	{r3, r4, r5, lr}
 80022ba:	4c07      	ldr	r4, [pc, #28]	; (80022d8 <_read_r+0x20>)
 80022bc:	4605      	mov	r5, r0
 80022be:	4608      	mov	r0, r1
 80022c0:	4611      	mov	r1, r2
 80022c2:	2200      	movs	r2, #0
 80022c4:	6022      	str	r2, [r4, #0]
 80022c6:	461a      	mov	r2, r3
 80022c8:	f7fe ffdc 	bl	8001284 <_read>
 80022cc:	1c43      	adds	r3, r0, #1
 80022ce:	d102      	bne.n	80022d6 <_read_r+0x1e>
 80022d0:	6823      	ldr	r3, [r4, #0]
 80022d2:	b103      	cbz	r3, 80022d6 <_read_r+0x1e>
 80022d4:	602b      	str	r3, [r5, #0]
 80022d6:	bd38      	pop	{r3, r4, r5, pc}
 80022d8:	200000dc 	.word	0x200000dc

080022dc <_init>:
 80022dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80022de:	bf00      	nop
 80022e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80022e2:	bc08      	pop	{r3}
 80022e4:	469e      	mov	lr, r3
 80022e6:	4770      	bx	lr

080022e8 <_fini>:
 80022e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80022ea:	bf00      	nop
 80022ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80022ee:	bc08      	pop	{r3}
 80022f0:	469e      	mov	lr, r3
 80022f2:	4770      	bx	lr
