<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: A module testing return statement
rc: 139 (means success: 0)
tags: 12.8 uvm-req
incdirs: /tmpfs/src/github/sv-tests/tests/chapter-12
top_module: 
type: parsing
mode: parsing
files: <a href="../../../tests/chapter-12/12.8--return.sv.html" target="file-frame">tests/chapter-12/12.8--return.sv</a>
defines: 
time_elapsed: 1.020s
ram usage: 38992 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpuymh5ut_/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/tests/chapter-12 <a href="../../../tests/chapter-12/12.8--return.sv.html" target="file-frame">tests/chapter-12/12.8--return.sv</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../tests/chapter-12/12.8--return.sv.html#l-6" target="file-frame">tests/chapter-12/12.8--return.sv:6</a>: No timescale set for &#34;jump_tb&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../tests/chapter-12/12.8--return.sv.html#l-6" target="file-frame">tests/chapter-12/12.8--return.sv:6</a>: Compile module &#34;work@jump_tb&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../tests/chapter-12/12.8--return.sv.html#l-6" target="file-frame">tests/chapter-12/12.8--return.sv:6</a>: Top level module &#34;work@jump_tb&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpuymh5ut_/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_jump_tb
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpuymh5ut_/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpuymh5ut_/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@jump_tb)
 |vpiName:work@jump_tb
 |uhdmallPackages:
 \_package: builtin, parent:work@jump_tb
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@jump_tb, file:<a href="../../../tests/chapter-12/12.8--return.sv.html" target="file-frame">tests/chapter-12/12.8--return.sv</a>, line:6, parent:work@jump_tb
   |vpiDefName:work@jump_tb
   |vpiFullName:work@jump_tb
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:14
       |vpiFullName:work@jump_tb
       |vpiStmt:
       \_for_stmt: , line:15
         |vpiFullName:work@jump_tb
         |vpiCondition:
         \_operation: , line:15
           |vpiOpType:20
           |vpiOperand:
           \_ref_obj: (i), line:15
             |vpiName:i
             |vpiFullName:work@jump_tb.i
           |vpiOperand:
           \_constant: , line:15
             |vpiConstType:7
             |vpiDecompile:256
             |vpiSize:32
             |INT:256
         |vpiForInitStmt:
         \_assign_stmt: 
           |vpiRhs:
           \_constant: , line:15
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
           |vpiLhs:
           \_int_var: (i), line:15
             |vpiName:i
             |vpiFullName:work@jump_tb.i
         |vpiForIncStmt:
         \_operation: , line:15
           |vpiOpType:62
           |vpiOperand:
           \_ref_obj: (i), line:15
             |vpiName:i
         |vpiStmt:
         \_begin: , line:15
           |vpiFullName:work@jump_tb
           |vpiStmt:
           \_func_call: (fun), line:16
             |vpiName:fun
             |vpiFunction:
             \_function: (fun), line:7
               |vpiName:fun
               |vpiFullName:work@jump_tb.fun
               |vpiIODecl:
               \_io_decl: (a)
                 |vpiName:a
                 |vpiDirection:1
                 |vpiExpr:
                 \_int_var: , line:7, parent:a
                   |vpiFullName:a
               |vpiStmt:
               \_begin: , parent:fun
                 |vpiFullName:work@jump_tb.fun
                 |vpiStmt:
                 \_sys_func_call: ($display), line:8
                   |vpiName:$display
                   |vpiArgument:
                   \_constant: , line:8
                     |vpiConstType:6
                     |vpiDecompile:&#34;a&#34;
                     |vpiSize:3
                     |STRING:&#34;a&#34;
                 |vpiStmt:
                 \_if_stmt: , line:9
                   |vpiCondition:
                   \_operation: , line:9
                     |vpiOpType:14
                     |vpiOperand:
                     \_ref_obj: (a), line:9
                       |vpiName:a
                       |vpiFullName:work@jump_tb.fun.a
                     |vpiOperand:
                     \_constant: , line:9
                       |vpiConstType:7
                       |vpiDecompile:21
                       |vpiSize:32
                       |INT:21
                   |vpiStmt:
                   \_return_stmt: , line:10
                 |vpiStmt:
                 \_sys_func_call: ($display), line:11
                   |vpiName:$display
                   |vpiArgument:
                   \_ref_obj: (a), line:11
                     |vpiName:a
                 |vpiStmt:
                 \_return_stmt: , line:12
             |vpiArgument:
             \_ref_obj: (i), line:16
               |vpiName:i
   |vpiTaskFunc:
   \_function: (fun), line:7
 |uhdmtopModules:
 \_module: work@jump_tb (work@jump_tb), file:<a href="../../../tests/chapter-12/12.8--return.sv.html" target="file-frame">tests/chapter-12/12.8--return.sv</a>, line:6
   |vpiDefName:work@jump_tb
   |vpiName:work@jump_tb
Object: \work_jump_tb of type 3000
Object: \work_jump_tb of type 32
Object: \work_jump_tb of type 32
Object:  of type 24
Object:  of type 4
Object:  of type 15
Object:  of type 2
Object: \i of type 612
Object:  of type 7
Object:  of type 39
Object: \i of type 608
Object:  of type 7
Object:  of type 39
Object: \i of type 608
Object:  of type 4
Object: \fun of type 19
Object: \i of type 608
Object: \fun of type 20
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object:  of type 22
Object:  of type 39
Object: \a of type 608
Object:  of type 7
Object:  of type 666
Object: \$display of type 56
Object: \a of type 608
Object:  of type 666
Object: \a of type 28
Object: \builtin of type 600
Generating RTLIL representation for module `\work_jump_tb&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284ccf0] str=&#39;\work_jump_tb&#39;
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284d060]
        AST_BLOCK &lt;<a href="../../../tests/chapter-12/12.8--return.sv.html#l-14" target="file-frame">tests/chapter-12/12.8--return.sv:14</a>.0-14.0&gt; [0x2847d60]
          AST_BLOCK &lt;<a href="../../../tests/chapter-12/12.8--return.sv.html#l-15" target="file-frame">tests/chapter-12/12.8--return.sv:15</a>.0-15.0&gt; [0x2848080]
            AST_FOR &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2848220]
              AST_ASSIGN_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2848550]
                AST_IDENTIFIER &lt;<a href="../../../tests/chapter-12/12.8--return.sv.html#l-15" target="file-frame">tests/chapter-12/12.8--return.sv:15</a>.0-15.0&gt; [0x2848990] str=&#39;\i&#39;
                AST_CONSTANT &lt;<a href="../../../tests/chapter-12/12.8--return.sv.html#l-15" target="file-frame">tests/chapter-12/12.8--return.sv:15</a>.0-15.0&gt; [0x2848d20] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_REDUCE_BOOL &lt;<a href="../../../tests/chapter-12/12.8--return.sv.html#l-15" target="file-frame">tests/chapter-12/12.8--return.sv:15</a>.0-15.0&gt; [0x2848be0]
                AST_LT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x2848ed0]
                  AST_IDENTIFIER &lt;<a href="../../../tests/chapter-12/12.8--return.sv.html#l-15" target="file-frame">tests/chapter-12/12.8--return.sv:15</a>.0-15.0&gt; [0x2848ff0] str=&#39;\i&#39;
                  AST_CONSTANT &lt;<a href="../../../tests/chapter-12/12.8--return.sv.html#l-15" target="file-frame">tests/chapter-12/12.8--return.sv:15</a>.0-15.0&gt; [0x2849410] bits=&#39;00000000000000000000000100000000&#39;(32) range=[31:0] int=256
              AST_ASSIGN_EQ &lt;<a href="../../../tests/chapter-12/12.8--return.sv.html#l-15" target="file-frame">tests/chapter-12/12.8--return.sv:15</a>.0-15.0&gt; [0x28492d0]
                AST_IDENTIFIER &lt;<a href="../../../tests/chapter-12/12.8--return.sv.html#l-15" target="file-frame">tests/chapter-12/12.8--return.sv:15</a>.0-15.0&gt; [0x28495c0] str=&#39;\i&#39;
                AST_ADD &lt;<a href="../../../tests/chapter-12/12.8--return.sv.html#l-15" target="file-frame">tests/chapter-12/12.8--return.sv:15</a>.0-15.0&gt; [0x28498a0]
                  AST_IDENTIFIER &lt;<a href="../../../tests/chapter-12/12.8--return.sv.html#l-15" target="file-frame">tests/chapter-12/12.8--return.sv:15</a>.0-15.0&gt; [0x2849780] str=&#39;\i&#39;
                  AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x28499c0] bits=&#39;00000000000000000000000000000001&#39;(32) signed range=[31:0] int=1
              AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284a300]
                AST_BLOCK &lt;<a href="../../../tests/chapter-12/12.8--return.sv.html#l-15" target="file-frame">tests/chapter-12/12.8--return.sv:15</a>.0-15.0&gt; [0x2849b80]
                  AST_FCALL &lt;<a href="../../../tests/chapter-12/12.8--return.sv.html#l-16" target="file-frame">tests/chapter-12/12.8--return.sv:16</a>.0-16.0&gt; [0x2849ca0] str=&#39;\fun&#39;
                    AST_IDENTIFIER &lt;<a href="../../../tests/chapter-12/12.8--return.sv.html#l-16" target="file-frame">tests/chapter-12/12.8--return.sv:16</a>.0-16.0&gt; [0x2849fa0] str=&#39;\i&#39;
      AST_FUNCTION &lt;<a href="../../../tests/chapter-12/12.8--return.sv.html#l-7" target="file-frame">tests/chapter-12/12.8--return.sv:7</a>.0-7.0&gt; [0x284a420] str=&#39;\fun&#39;
        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284a540]
          AST_TCALL &lt;<a href="../../../tests/chapter-12/12.8--return.sv.html#l-8" target="file-frame">tests/chapter-12/12.8--return.sv:8</a>.0-8.0&gt; [0x284a660] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../tests/chapter-12/12.8--return.sv.html#l-8" target="file-frame">tests/chapter-12/12.8--return.sv:8</a>.0-8.0&gt; [0x284aa00] str=&#39;&#34;a&#34;&#39; bits=&#39;001000100110000100100010&#39;(24) range=[23:0] int=2253090
          AST_BLOCK &lt;<a href="../../../tests/chapter-12/12.8--return.sv.html#l-9" target="file-frame">tests/chapter-12/12.8--return.sv:9</a>.0-9.0&gt; [0x284a830]
            AST_CASE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284ab90]
              AST_REDUCE_BOOL &lt;<a href="../../../tests/chapter-12/12.8--return.sv.html#l-9" target="file-frame">tests/chapter-12/12.8--return.sv:9</a>.0-9.0&gt; [0x284acb0]
                AST_EQ &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284ae20]
                  AST_IDENTIFIER &lt;<a href="../../../tests/chapter-12/12.8--return.sv.html#l-9" target="file-frame">tests/chapter-12/12.8--return.sv:9</a>.0-9.0&gt; [0x284afc0] str=&#39;\a&#39;
                  AST_CONSTANT &lt;<a href="../../../tests/chapter-12/12.8--return.sv.html#l-9" target="file-frame">tests/chapter-12/12.8--return.sv:9</a>.0-9.0&gt; [0x284b2e0] bits=&#39;00000000000000000000000000010101&#39;(32) range=[31:0] int=21
              AST_COND &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284b1a0]
                AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284b490] bits=&#39;1&#39;(1) range=[0:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284b720]
                  AST_ASSIGN_EQ &lt;<a href="../../../tests/chapter-12/12.8--return.sv.html#l-10" target="file-frame">tests/chapter-12/12.8--return.sv:10</a>.0-10.0&gt; [0x284b5b0]
          AST_TCALL &lt;<a href="../../../tests/chapter-12/12.8--return.sv.html#l-11" target="file-frame">tests/chapter-12/12.8--return.sv:11</a>.0-11.0&gt; [0x284b840] str=&#39;$display&#39;
            AST_IDENTIFIER &lt;<a href="../../../tests/chapter-12/12.8--return.sv.html#l-11" target="file-frame">tests/chapter-12/12.8--return.sv:11</a>.0-11.0&gt; [0x284b980] str=&#39;\a&#39;
          AST_ASSIGN_EQ &lt;<a href="../../../tests/chapter-12/12.8--return.sv.html#l-12" target="file-frame">tests/chapter-12/12.8--return.sv:12</a>.0-12.0&gt; [0x284bb60]
        AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x284bcd0] str=&#39;\a&#39; input
--- END OF AST DUMP ---
Warning: wire &#39;\i&#39; is assigned in a block at slpp_all/surelog.uhdm:0.0-0.0.
Warning: wire &#39;\i&#39; is assigned in a block at <a href="../../../tests/chapter-12/12.8--return.sv.html#l-15" target="file-frame">tests/chapter-12/12.8--return.sv:15</a>.0-15.0.
Segmentation fault

</pre>
</body>