#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55ea5b987bb0 .scope module, "Control_add_test" "Control_add_test" 2 1;
 .timescale 0 0;
v0x55ea5b9c5ab0_0 .var "clk", 0 0;
v0x55ea5b9c5b70_0 .net "clrp", 0 0, v0x55ea5b99b680_0;  1 drivers
v0x55ea5b9c5c30_0 .var "data_in", 15 0;
v0x55ea5b9c5cd0_0 .net "decb", 0 0, v0x55ea5b99aeb0_0;  1 drivers
v0x55ea5b9c5d70_0 .net "done", 0 0, v0x55ea5b9c22f0_0;  1 drivers
v0x55ea5b9c5e10_0 .net "eqz", 0 0, L_0x55ea5b9d62c0;  1 drivers
v0x55ea5b9c5eb0_0 .net "lda", 0 0, v0x55ea5b9c24c0_0;  1 drivers
v0x55ea5b9c5f50_0 .net "ldb", 0 0, v0x55ea5b9c2580_0;  1 drivers
v0x55ea5b9c5ff0_0 .net "ldp", 0 0, v0x55ea5b9c2640_0;  1 drivers
v0x55ea5b9c6120_0 .var "start", 0 0;
S_0x55ea5b987d30 .scope module, "C" "controller" 2 6, 3 54 0, S_0x55ea5b987bb0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "lda"
    .port_info 1 /OUTPUT 1 "ldb"
    .port_info 2 /OUTPUT 1 "ldp"
    .port_info 3 /OUTPUT 1 "clrp"
    .port_info 4 /OUTPUT 1 "decb"
    .port_info 5 /OUTPUT 1 "done"
    .port_info 6 /INPUT 1 "clk"
    .port_info 7 /INPUT 1 "eqz"
    .port_info 8 /INPUT 1 "start"
P_0x55ea5b9a2d80 .param/l "S0" 0 3 58, C4<000>;
P_0x55ea5b9a2dc0 .param/l "S1" 0 3 58, C4<001>;
P_0x55ea5b9a2e00 .param/l "S2" 0 3 58, C4<010>;
P_0x55ea5b9a2e40 .param/l "S3" 0 3 58, C4<011>;
P_0x55ea5b9a2e80 .param/l "S4" 0 3 58, C4<100>;
v0x55ea5b99c420_0 .net "clk", 0 0, v0x55ea5b9c5ab0_0;  1 drivers
v0x55ea5b99b680_0 .var "clrp", 0 0;
v0x55ea5b99aeb0_0 .var "decb", 0 0;
v0x55ea5b9c22f0_0 .var "done", 0 0;
v0x55ea5b9c23b0_0 .net "eqz", 0 0, L_0x55ea5b9d62c0;  alias, 1 drivers
v0x55ea5b9c24c0_0 .var "lda", 0 0;
v0x55ea5b9c2580_0 .var "ldb", 0 0;
v0x55ea5b9c2640_0 .var "ldp", 0 0;
v0x55ea5b9c2700_0 .net "start", 0 0, v0x55ea5b9c6120_0;  1 drivers
v0x55ea5b9c27c0_0 .var "state", 2 0;
E_0x55ea5b983b20 .event edge, v0x55ea5b9c27c0_0;
E_0x55ea5b983a10 .event posedge, v0x55ea5b99c420_0;
S_0x55ea5b9c29c0 .scope module, "DP" "MUL_datapath" 2 5, 3 43 0, S_0x55ea5b987bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "eqz"
    .port_info 1 /INPUT 1 "lda"
    .port_info 2 /INPUT 1 "ldb"
    .port_info 3 /INPUT 1 "ldp"
    .port_info 4 /INPUT 1 "clrp"
    .port_info 5 /INPUT 1 "decb"
    .port_info 6 /INPUT 16 "data_in"
    .port_info 7 /INPUT 1 "clk"
L_0x55ea5b989570 .functor BUFZ 16, v0x55ea5b9c5c30_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55ea5b9c4c40_0 .net "Bout", 15 0, v0x55ea5b9c4370_0;  1 drivers
v0x55ea5b9c4d50_0 .net "Bus", 15 0, L_0x55ea5b989570;  1 drivers
v0x55ea5b9c4e60_0 .net "X", 15 0, v0x55ea5b9c2fd0_0;  1 drivers
v0x55ea5b9c4f50_0 .net "Y", 15 0, v0x55ea5b9c3680_0;  1 drivers
v0x55ea5b9c5060_0 .net "Z", 15 0, v0x55ea5b9c3d20_0;  1 drivers
v0x55ea5b9c51c0_0 .net "clk", 0 0, v0x55ea5b9c5ab0_0;  alias, 1 drivers
v0x55ea5b9c52f0_0 .net "clrp", 0 0, v0x55ea5b99b680_0;  alias, 1 drivers
v0x55ea5b9c5390_0 .net "data_in", 15 0, v0x55ea5b9c5c30_0;  1 drivers
v0x55ea5b9c5470_0 .net "decb", 0 0, v0x55ea5b99aeb0_0;  alias, 1 drivers
v0x55ea5b9c55a0_0 .net "eqz", 0 0, L_0x55ea5b9d62c0;  alias, 1 drivers
v0x55ea5b9c5690_0 .net "lda", 0 0, v0x55ea5b9c24c0_0;  alias, 1 drivers
v0x55ea5b9c5780_0 .net "ldb", 0 0, v0x55ea5b9c2580_0;  alias, 1 drivers
v0x55ea5b9c5870_0 .net "ldp", 0 0, v0x55ea5b9c2640_0;  alias, 1 drivers
S_0x55ea5b9c2c80 .scope module, "A" "PIPO1" 3 48, 3 1 0, S_0x55ea5b9c29c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "dout"
    .port_info 1 /INPUT 16 "din"
    .port_info 2 /INPUT 1 "ld"
    .port_info 3 /INPUT 1 "clk"
v0x55ea5b9c2e50_0 .net "clk", 0 0, v0x55ea5b9c5ab0_0;  alias, 1 drivers
v0x55ea5b9c2f10_0 .net "din", 15 0, L_0x55ea5b989570;  alias, 1 drivers
v0x55ea5b9c2fd0_0 .var "dout", 15 0;
v0x55ea5b9c3090_0 .net "ld", 0 0, v0x55ea5b9c24c0_0;  alias, 1 drivers
S_0x55ea5b9c3190 .scope module, "B" "PIPO2" 3 49, 3 11 0, S_0x55ea5b9c29c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "dout"
    .port_info 1 /INPUT 16 "din"
    .port_info 2 /INPUT 1 "ld"
    .port_info 3 /INPUT 1 "clr"
    .port_info 4 /INPUT 1 "clk"
v0x55ea5b9c3400_0 .net "clk", 0 0, v0x55ea5b9c5ab0_0;  alias, 1 drivers
v0x55ea5b9c34f0_0 .net "clr", 0 0, v0x55ea5b99b680_0;  alias, 1 drivers
v0x55ea5b9c35b0_0 .net "din", 15 0, v0x55ea5b9c3d20_0;  alias, 1 drivers
v0x55ea5b9c3680_0 .var "dout", 15 0;
v0x55ea5b9c3740_0 .net "ld", 0 0, v0x55ea5b9c2640_0;  alias, 1 drivers
S_0x55ea5b9c38e0 .scope module, "C" "add" 3 50, 3 21 0, S_0x55ea5b9c29c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "out"
    .port_info 1 /INPUT 16 "in1"
    .port_info 2 /INPUT 16 "in2"
v0x55ea5b9c3b40_0 .net "in1", 15 0, v0x55ea5b9c2fd0_0;  alias, 1 drivers
v0x55ea5b9c3c50_0 .net "in2", 15 0, v0x55ea5b9c3680_0;  alias, 1 drivers
v0x55ea5b9c3d20_0 .var "out", 15 0;
E_0x55ea5b9837a0 .event edge, v0x55ea5b9c2fd0_0, v0x55ea5b9c3680_0;
S_0x55ea5b9c3e60 .scope module, "D" "CNTR" 3 51, 3 34 0, S_0x55ea5b9c29c0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "dout"
    .port_info 1 /INPUT 16 "din"
    .port_info 2 /INPUT 1 "ld"
    .port_info 3 /INPUT 1 "dec"
    .port_info 4 /INPUT 1 "clk"
v0x55ea5b9c40e0_0 .net "clk", 0 0, v0x55ea5b9c5ab0_0;  alias, 1 drivers
v0x55ea5b9c4180_0 .net "dec", 0 0, v0x55ea5b99aeb0_0;  alias, 1 drivers
v0x55ea5b9c4270_0 .net "din", 15 0, L_0x55ea5b989570;  alias, 1 drivers
v0x55ea5b9c4370_0 .var "dout", 15 0;
v0x55ea5b9c4410_0 .net "ld", 0 0, v0x55ea5b9c2580_0;  alias, 1 drivers
S_0x55ea5b9c4590 .scope module, "E" "EQZ" 3 52, 3 29 0, S_0x55ea5b9c29c0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "din"
    .port_info 1 /OUTPUT 1 "e"
v0x55ea5b9c47d0_0 .net *"_s0", 31 0, L_0x55ea5b9c61c0;  1 drivers
L_0x7fac3a986018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ea5b9c48d0_0 .net *"_s3", 15 0, L_0x7fac3a986018;  1 drivers
L_0x7fac3a986060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55ea5b9c49b0_0 .net/2u *"_s4", 31 0, L_0x7fac3a986060;  1 drivers
v0x55ea5b9c4a70_0 .net "din", 15 0, v0x55ea5b9c4370_0;  alias, 1 drivers
v0x55ea5b9c4b30_0 .net "e", 0 0, L_0x55ea5b9d62c0;  alias, 1 drivers
L_0x55ea5b9c61c0 .concat [ 16 16 0 0], v0x55ea5b9c4370_0, L_0x7fac3a986018;
L_0x55ea5b9d62c0 .cmp/eq 32, L_0x55ea5b9c61c0, L_0x7fac3a986060;
    .scope S_0x55ea5b9c2c80;
T_0 ;
    %wait E_0x55ea5b983a10;
    %load/vec4 v0x55ea5b9c3090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x55ea5b9c2f10_0;
    %assign/vec4 v0x55ea5b9c2fd0_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55ea5b9c3190;
T_1 ;
    %wait E_0x55ea5b983a10;
    %load/vec4 v0x55ea5b9c3740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55ea5b9c35b0_0;
    %assign/vec4 v0x55ea5b9c3680_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55ea5b9c34f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x55ea5b9c3680_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55ea5b9c38e0;
T_2 ;
    %wait E_0x55ea5b9837a0;
    %load/vec4 v0x55ea5b9c3b40_0;
    %load/vec4 v0x55ea5b9c3c50_0;
    %add;
    %store/vec4 v0x55ea5b9c3d20_0, 0, 16;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x55ea5b9c3e60;
T_3 ;
    %wait E_0x55ea5b983a10;
    %load/vec4 v0x55ea5b9c4410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55ea5b9c4270_0;
    %assign/vec4 v0x55ea5b9c4370_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55ea5b9c4180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55ea5b9c4370_0;
    %subi 1, 0, 16;
    %assign/vec4 v0x55ea5b9c4370_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55ea5b987d30;
T_4 ;
    %wait E_0x55ea5b983a10;
    %load/vec4 v0x55ea5b9c27c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x55ea5b9c27c0_0, 0;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v0x55ea5b9c2700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.7, 8;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x55ea5b9c27c0_0, 0;
T_4.7 ;
    %jmp T_4.6;
T_4.1 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55ea5b9c27c0_0, 0;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55ea5b9c27c0_0, 0;
    %jmp T_4.6;
T_4.3 ;
    %delay 2, 0;
    %load/vec4 v0x55ea5b9c23b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.9, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55ea5b9c27c0_0, 0;
T_4.9 ;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55ea5b9c27c0_0, 0;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55ea5b987d30;
T_5 ;
    %wait E_0x55ea5b983b20;
    %load/vec4 v0x55ea5b9c27c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea5b9c24c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea5b9c2580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea5b9c2640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea5b99b680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea5b99aeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea5b9c22f0_0, 0, 1;
    %jmp T_5.6;
T_5.0 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea5b9c24c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea5b9c2580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea5b9c2640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea5b99b680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea5b99aeb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea5b9c22f0_0, 0, 1;
    %jmp T_5.6;
T_5.1 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ea5b9c24c0_0, 0, 1;
    %jmp T_5.6;
T_5.2 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea5b9c24c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ea5b9c2580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ea5b99b680_0, 0, 1;
    %jmp T_5.6;
T_5.3 ;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea5b9c2580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ea5b9c2640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea5b99b680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ea5b99aeb0_0, 0, 1;
    %jmp T_5.6;
T_5.4 ;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ea5b9c22f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea5b9c2580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea5b9c2640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea5b99aeb0_0, 0, 1;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55ea5b987bb0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ea5b9c5ab0_0, 0, 1;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ea5b9c6120_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 10 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x55ea5b987bb0;
T_7 ;
    %delay 5, 0;
    %load/vec4 v0x55ea5b9c5ab0_0;
    %inv;
    %store/vec4 v0x55ea5b9c5ab0_0, 0, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55ea5b987bb0;
T_8 ;
    %delay 17, 0;
    %pushi/vec4 17, 0, 16;
    %store/vec4 v0x55ea5b9c5c30_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v0x55ea5b9c5c30_0, 0, 16;
    %end;
    .thread T_8;
    .scope S_0x55ea5b987bb0;
T_9 ;
    %vpi_call 2 18 "$monitor", $time, "%d %b", v0x55ea5b9c4f50_0, v0x55ea5b9c5d70_0 {0 0 0};
    %vpi_call 2 19 "$dumpfile", "mul.vcd" {0 0 0};
    %vpi_call 2 20 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55ea5b987bb0 {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Control_add_test.v";
    "Contral_add.v";
