{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 0, "design__inferred_latch__count": 0, "design__instance__count": 1334, "design__instance__area": 37074.7, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 6, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.019758349284529686, "power__switching__total": 0.009841684252023697, "power__leakage__total": 5.061079377810529e-07, "power__total": 0.029600540176033974, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.2827334280057541, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.2756432660142182, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.6998666289042798, "timing__setup__ws__corner:nom_tt_025C_5v00": 1.9839357385131604, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.699867, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 1.983936, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 6, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.303317685109433, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.29316858104278587, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.2708374712271817, "timing__setup__ws__corner:nom_ss_125C_4v50": -4.979973019359292, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -145.97954547246042, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -4.979973019359292, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.528369, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 56, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -4.979973, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 56, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 6, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.27310823819924485, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.2675351960137663, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.3238250870220587, "timing__setup__ws__corner:nom_ff_n40C_5v50": 5.037782777975706, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.323825, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.037783, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 6, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.2705414024937164, "clock__skew__worst_setup": 0.2657412975998421, "timing__hold__ws": 0.3189279486330878, "timing__setup__ws": -5.209791856491679, "timing__hold__tns": 0, "timing__setup__tns": -154.22545099758537, "timing__hold__wns": 0, "timing__setup__wns": -5.209791856491679, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.318928, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 166, "timing__setup_r2r__ws": -5.209792, "timing__setup_r2r_vio__count": 166, "design__die__bbox": "0.0 0.0 294.525 312.445", "design__core__bbox": "6.72 15.68 287.28 294.0", "design__io": 109, "design__die__area": 92022.9, "design__core__area": 78085.5, "design__instance__count__stdcell": 1987, "design__instance__area__stdcell": 39941.7, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.511512, "design__instance__utilization__stdcell": 0.511512, "design__rows": 71, "design__rows:GF018hv5v_mcu_sc7": 71, "design__sites": 35571, "design__sites:GF018hv5v_mcu_sc7": 35571, "design__instance__count__class:tie_cell": 1, "design__instance__area__class:tie_cell": 8.7808, "design__instance__count__class:buffer": 46, "design__instance__area__class:buffer": 1633.23, "design__instance__count__class:inverter": 137, "design__instance__area__class:inverter": 1290.78, "design__instance__count__class:sequential_cell": 142, "design__instance__area__class:sequential_cell": 9503.02, "design__instance__count__class:multi_input_combinational_cell": 787, "design__instance__area__class:multi_input_combinational_cell": 18687.7, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 107, "design__io__hpwl": 19368050, "design__instance__count__class:timing_repair_buffer": 189, "design__instance__area__class:timing_repair_buffer": 4519.92, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 48724.3, "design__violations": 0, "design__instance__count__class:clock_buffer": 20, "design__instance__area__class:clock_buffer": 1101.99, "design__instance__count__class:clock_inverter": 12, "design__instance__area__class:clock_inverter": 329.28, "design__instance__count__setup_buffer": 67, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 1387, "route__net__special": 2, "route__drc_errors__iter:0": 231, "route__wirelength__iter:0": 52792, "route__drc_errors__iter:1": 21, "route__wirelength__iter:1": 52016, "route__drc_errors__iter:2": 11, "route__wirelength__iter:2": 51938, "route__drc_errors__iter:3": 0, "route__wirelength__iter:3": 51923, "route__drc_errors": 0, "route__wirelength": 51923, "route__vias": 8264, "route__vias__singlecut": 8264, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 593.54, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 6, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.2790963927853709, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.2730557801598477, "timing__hold__ws__corner:min_tt_025C_5v00": 0.6949229166581087, "timing__setup__ws__corner:min_tt_025C_5v00": 2.0886688525478343, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.694923, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 2.088669, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 6, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.2973441299564937, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.2888465937079885, "timing__hold__ws__corner:min_ss_125C_4v50": 1.2760259876572062, "timing__setup__ws__corner:min_ss_125C_4v50": -4.789041299076438, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -139.1553081041065, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -4.789041299076438, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.515419, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 54, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -4.789042, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 54, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 6, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.2705414024937164, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.2657412975998421, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.3189279486330878, "timing__setup__ws__corner:min_ff_n40C_5v50": 5.10660017614799, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.318928, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.1066, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 6, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.2870696817068214, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.2787664900042732, "timing__hold__ws__corner:max_tt_025C_5v00": 0.7030755066031071, "timing__setup__ws__corner:max_tt_025C_5v00": 1.858131479053588, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.703076, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 1.858132, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 6, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.3104843969806818, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.29840694648802585, "timing__hold__ws__corner:max_ss_125C_4v50": 1.2649761596252065, "timing__setup__ws__corner:max_ss_125C_4v50": -5.209791856491679, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -154.22545099758537, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -5.209791856491679, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.542573, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 56, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -5.209792, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 56, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 6, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.2761344286942034, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.26967370766428056, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.329651204553158, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.958441797499978, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.329651, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 4.958442, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99864, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99966, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00136267, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000974755, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.00033393, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000974755, "design_powergrid__voltage__worst": 0.000974755, "design_powergrid__voltage__worst__net:VDD": 4.99864, "design_powergrid__drop__worst": 0.00136267, "design_powergrid__drop__worst__net:VDD": 0.00136267, "design_powergrid__voltage__worst__net:VSS": 0.000974755, "design_powergrid__drop__worst__net:VSS": 0.000974755, "ir__voltage__worst": 5, "ir__drop__avg": 0.000341, "ir__drop__worst": 0.00136, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}