
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.100315                       # Number of seconds simulated
sim_ticks                                100315082916                       # Number of ticks simulated
final_tick                               627308980194                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 139098                       # Simulator instruction rate (inst/s)
host_op_rate                                   175261                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6336783                       # Simulator tick rate (ticks/s)
host_mem_usage                               16890636                       # Number of bytes of host memory used
host_seconds                                 15830.60                       # Real time elapsed on the host
sim_insts                                  2201999191                       # Number of instructions simulated
sim_ops                                    2774484512                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2253312                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       679680                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2936576                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3584                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       883840                       # Number of bytes written to this memory
system.physmem.bytes_written::total            883840                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        17604                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5310                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 22942                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6905                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6905                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        16588                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     22462345                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        19140                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      6775452                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                29273524                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        16588                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        19140                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              35727                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           8810639                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                8810639                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           8810639                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        16588                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     22462345                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        19140                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      6775452                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               38084163                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               240563749                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21933462                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17768844                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2010792                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8998089                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8279998                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2464634                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        91451                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    185549690                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             121898541                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21933462                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10744632                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26704731                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6156002                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4031363                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11611911                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      2011310                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    220385756                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.679664                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.052142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       193681025     87.88%     87.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2484329      1.13%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1960144      0.89%     89.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4588826      2.08%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          994988      0.45%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1553096      0.70%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1186746      0.54%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          741547      0.34%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13195055      5.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    220385756                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.091175                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.506720                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       183488111                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      6152689                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26599905                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        86785                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4058260                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3781202                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        42305                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     149496006                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        77223                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4058260                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       183993191                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1597949                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3143474                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26151280                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1441596                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     149360592                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        19697                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        274617                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       539894                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       186195                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    210118418                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    696943822                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    696943822                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695495                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        39422900                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37434                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20892                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4730041                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14517514                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7215860                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       134585                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1599782                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         148295789                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37415                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139332768                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       142254                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24713483                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51338382                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4347                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    220385756                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.632222                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.303242                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    160325034     72.75%     72.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25738378     11.68%     84.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12485728      5.67%     90.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8330676      3.78%     93.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7724323      3.50%     97.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2593871      1.18%     98.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2678980      1.22%     99.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       379749      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       129017      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    220385756                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         400522     59.15%     59.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.15% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        137710     20.34%     79.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       138910     20.51%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117023705     83.99%     83.99% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2113049      1.52%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.51% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13021219      9.35%     94.86% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7158261      5.14%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139332768                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.579193                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             677142                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004860                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    499870686                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    173047158                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135764021                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140009910                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       351550                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3283577                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1022                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          471                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       190134                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4058260                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1037278                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        96071                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    148333204                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        10146                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14517514                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7215860                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20881                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         81467                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          471                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1096356                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1136870                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2233226                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136797611                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12573692                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2535155                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19730645                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19395468                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7156953                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.568654                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135764818                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135764021                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         80406627                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221915738                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.564358                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.362330                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809383                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25524943                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2013999                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    216327496                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.567701                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.372202                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    164751200     76.16%     76.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     24273386     11.22%     87.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10603337      4.90%     92.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      6018085      2.78%     95.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4359934      2.02%     97.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1712152      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1323080      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       954484      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2331838      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    216327496                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809383                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259663                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233937                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645452                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655559                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500186                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2331838                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           362329984                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          300727012                       # The number of ROB writes
system.switch_cpus0.timesIdled                3005727                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               20177993                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809383                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.405637                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.405637                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.415690                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.415690                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       616195727                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      189082575                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138071418                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               240563749                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21542836                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17680481                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2007751                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8806828                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8462562                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2143833                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        94196                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    192833334                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             118265585                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21542836                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10606395                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             25492494                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5589841                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5612233                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11662994                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1998829                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    227502744                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.637343                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.999698                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       202010250     88.79%     88.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1916127      0.84%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3444101      1.51%     91.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2028907      0.89%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1665985      0.73%     92.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1459629      0.64%     93.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          820715      0.36%     93.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2036407      0.90%     94.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        12120623      5.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    227502744                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089551                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.491618                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       191223160                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7234558                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         25418018                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        62533                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3564469                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3538506                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          214                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     144935484                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1230                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3564469                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       191524421                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         665096                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      5682689                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25162801                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       903263                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     144882964                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents         96638                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       520616                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    204150875                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    672426406                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    672426406                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    173214937                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        30935934                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        34465                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17256                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2595341                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13415674                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7254542                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        70612                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1653448                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         143759718                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34466                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        136986539                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        60490                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17173021                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     35591598                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           46                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    227502744                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.602131                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.289263                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    170460750     74.93%     74.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     22694220      9.98%     84.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11878630      5.22%     90.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8390144      3.69%     93.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8365637      3.68%     97.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2982779      1.31%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2294410      1.01%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       267668      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       168506      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    227502744                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          50219     13.75%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        162291     44.44%     58.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       152682     41.81%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    115576484     84.37%     84.37% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1881174      1.37%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17209      0.01%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12275477      8.96%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7236195      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     136986539                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.569440                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             365192                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002666                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    501901504                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    160967445                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    134657917                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     137351731                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       279432                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2160060                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          240                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        96740                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3564469                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         464791                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        54704                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    143794184                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        82914                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13415674                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7254542                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17256                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         45379                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          240                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1154139                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1051015                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2205154                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    135436423                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12185772                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1550116                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19421963                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19184780                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7236191                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.562996                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             134657977                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            134657917                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         78796169                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        214594616                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.559760                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367186                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100712364                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    124142659                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19651770                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34420                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2024793                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    223938275                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.554361                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.405984                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    173258618     77.37%     77.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24717674     11.04%     88.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9484518      4.24%     92.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4994403      2.23%     94.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4237719      1.89%     96.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2016820      0.90%     97.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       950114      0.42%     98.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1490192      0.67%     98.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2788217      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    223938275                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100712364                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     124142659                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18413415                       # Number of memory references committed
system.switch_cpus1.commit.loads             11255613                       # Number of loads committed
system.switch_cpus1.commit.membars              17210                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18011684                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111760560                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2567698                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2788217                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           364944487                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          291153331                       # The number of ROB writes
system.switch_cpus1.timesIdled                2840279                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               13061005                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100712364                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            124142659                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100712364                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.388622                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.388622                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.418651                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.418651                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       609008799                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      188109984                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      134272386                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34420                       # number of misc regfile writes
system.l2.replacements                          22944                       # number of replacements
system.l2.tagsinuse                             16384                       # Cycle average of tags in use
system.l2.total_refs                           999787                       # Total number of references to valid blocks.
system.l2.sampled_refs                          39328                       # Sample count of references to valid blocks.
system.l2.avg_refs                          25.421761                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           307.369030                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      9.019618                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   4425.103286                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.130477                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2053.864186                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           5673.717157                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3904.796245                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.018760                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000551                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.270087                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000618                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.125358                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.346296                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.238330                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        55710                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        27809                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   83519                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            28403                       # number of Writeback hits
system.l2.Writeback_hits::total                 28403                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        55710                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        27809                       # number of demand (read+write) hits
system.l2.demand_hits::total                    83519                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        55710                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        27809                       # number of overall hits
system.l2.overall_hits::total                   83519                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        17604                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         5310                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 22942                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        17604                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         5310                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22942                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        17604                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         5310                       # number of overall misses
system.l2.overall_misses::total                 22942                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1920978                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2883682596                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2283232                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    892679766                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3780566572                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1920978                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2883682596                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2283232                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    892679766                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3780566572                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1920978                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2883682596                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2283232                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    892679766                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3780566572                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        73314                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        33119                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              106461                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        28403                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             28403                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        73314                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        33119                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               106461                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        73314                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        33119                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              106461                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.240118                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.160331                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.215497                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.240118                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.160331                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.215497                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.240118                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.160331                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.215497                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 147767.538462                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 163808.372870                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 152215.466667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 168112.950282                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164788.012030                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 147767.538462                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 163808.372870                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 152215.466667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 168112.950282                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164788.012030                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 147767.538462                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 163808.372870                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 152215.466667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 168112.950282                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164788.012030                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 6905                       # number of writebacks
system.l2.writebacks::total                      6905                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        17604                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         5310                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            22942                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        17604                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         5310                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             22942                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        17604                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         5310                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            22942                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1162772                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1857949800                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1408535                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    583358080                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2443879187                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1162772                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1857949800                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1408535                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    583358080                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2443879187                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1162772                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1857949800                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1408535                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    583358080                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2443879187                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.240118                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.160331                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.215497                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.240118                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.160331                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.215497                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.240118                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.160331                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.215497                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        89444                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 105541.342877                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 93902.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 109860.278719                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 106524.243178                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst        89444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 105541.342877                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 93902.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 109860.278719                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106524.243178                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst        89444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 105541.342877                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 93902.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 109860.278719                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106524.243178                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               490.996639                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011619520                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2060324.887984                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996639                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          478                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.766026                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.786854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11611896                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11611896                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11611896                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11611896                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11611896                       # number of overall hits
system.cpu0.icache.overall_hits::total       11611896                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2420342                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2420342                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2420342                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2420342                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2420342                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2420342                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11611911                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11611911                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11611911                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11611911                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11611911                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11611911                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 161356.133333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 161356.133333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 161356.133333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 161356.133333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 161356.133333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 161356.133333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2028878                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2028878                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2028878                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2028878                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2028878                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2028878                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 156067.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 156067.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 156067.538462                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 156067.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 156067.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 156067.538462                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 73314                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179480811                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73570                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2439.592375                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.002595                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.997405                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.902354                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.097646                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9415586                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9415586                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992658                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992658                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20632                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20632                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16408244                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16408244                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16408244                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16408244                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       179957                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       179957                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       179957                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        179957                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       179957                       # number of overall misses
system.cpu0.dcache.overall_misses::total       179957                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  18899697309                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  18899697309                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  18899697309                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  18899697309                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  18899697309                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  18899697309                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9595543                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9595543                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20632                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20632                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16588201                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16588201                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16588201                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16588201                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018754                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018754                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010848                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010848                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010848                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010848                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 105023.407308                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 105023.407308                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 105023.407308                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 105023.407308                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 105023.407308                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 105023.407308                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19396                       # number of writebacks
system.cpu0.dcache.writebacks::total            19396                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       106643                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       106643                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       106643                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       106643                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       106643                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       106643                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        73314                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        73314                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        73314                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        73314                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        73314                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        73314                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6689995865                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6689995865                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6689995865                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6689995865                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6689995865                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6689995865                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007640                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007640                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004420                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004420                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004420                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004420                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91251.273495                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 91251.273495                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 91251.273495                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 91251.273495                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 91251.273495                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 91251.273495                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               460.996891                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1012957452                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2197304.668113                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.996891                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.024033                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.738777                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11662977                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11662977                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11662977                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11662977                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11662977                       # number of overall hits
system.cpu1.icache.overall_hits::total       11662977                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2801262                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2801262                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2801262                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2801262                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2801262                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2801262                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11662994                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11662994                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11662994                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11662994                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11662994                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11662994                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 164780.117647                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 164780.117647                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 164780.117647                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 164780.117647                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 164780.117647                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 164780.117647                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2409087                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2409087                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2409087                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2409087                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2409087                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2409087                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 160605.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 160605.800000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 160605.800000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 160605.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 160605.800000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 160605.800000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33119                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               162682936                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33375                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4874.395086                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   231.219647                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    24.780353                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.903202                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.096798                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9081211                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9081211                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7123383                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7123383                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17243                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17243                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17210                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17210                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16204594                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16204594                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16204594                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16204594                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        85111                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        85111                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        85111                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         85111                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        85111                       # number of overall misses
system.cpu1.dcache.overall_misses::total        85111                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   7821854915                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   7821854915                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   7821854915                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   7821854915                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   7821854915                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   7821854915                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9166322                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9166322                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7123383                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7123383                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17243                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17243                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17210                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17210                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16289705                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16289705                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16289705                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16289705                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009285                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009285                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005225                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005225                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005225                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005225                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 91901.809578                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 91901.809578                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 91901.809578                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 91901.809578                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 91901.809578                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 91901.809578                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9007                       # number of writebacks
system.cpu1.dcache.writebacks::total             9007                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        51992                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        51992                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        51992                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        51992                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        51992                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        51992                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33119                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33119                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33119                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33119                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33119                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33119                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2754836277                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2754836277                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2754836277                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2754836277                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2754836277                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2754836277                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003613                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003613                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002033                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002033                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002033                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002033                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 83179.935294                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 83179.935294                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 83179.935294                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 83179.935294                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 83179.935294                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 83179.935294                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
