
Selected circuits
===================
 - **Circuit**: 8-bit unsigned multiplier
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and mae parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| mul8u_DAF1 | 0.00 | 0.00 | 0.00 | 0.00 | 0 |   [[Verilog<sub>PDK45</sub>](mul8u_DAF1_pdk45.v)] [[C](mul8u_DAF1.c)] |
| mul8u_846B | 0.00019 | 0.0031 | 6.25 | 0.0053 | 0.25 |  [[Verilog<sub>generic</sub>](mul8u_846B.v)]  [[C](mul8u_846B.c)] |
| mul8u_3F8C | 0.0014 | 0.015 | 19.53 | 0.033 | 5.0 |  [[Verilog<sub>generic</sub>](mul8u_3F8C.v)]  [[C](mul8u_3F8C.c)] |
| mul8u_A1BE | 0.0076 | 0.064 | 37.30 | 0.15 | 93 |  [[Verilog<sub>generic</sub>](mul8u_A1BE.v)]  [[C](mul8u_A1BE.c)] |
| mul8u_9D8 | 0.037 | 0.12 | 98.12 | 1.25 | 892 |  [[Verilog<sub>generic</sub>](mul8u_9D8.v)]  [[C](mul8u_9D8.c)] |
| mul8u_AF26 | 0.18 | 0.79 | 98.05 | 4.16 | 22286 |  [[Verilog<sub>generic</sub>](mul8u_AF26.v)]  [[C](mul8u_AF26.c)] |
| mul8u_4354 | 0.89 | 4.29 | 98.74 | 13.96 | 543210 |  [[Verilog<sub>generic</sub>](mul8u_4354.v)]  [[C](mul8u_4354.c)] |
| mul8u_9C55 | 4.83 | 19.46 | 99.20 | 44.00 | 15608.397e3 |  [[Verilog<sub>generic</sub>](mul8u_9C55.v)]  [[C](mul8u_9C55.c)] |
| mul8u_B3F3 | 24.81 | 99.22 | 99.22 | 100.00 | 47164.981e4 |  [[Verilog<sub>generic</sub>](mul8u_B3F3.v)]  [[C](mul8u_B3F3.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
   - V. Mrazek, R. Hrbacek, Z. Vasicek and L. Sekanina, "EvoApprox8b: Library of approximate adders and multipliers for circuit design and benchmarking of approximation methods". Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017, Lausanne, 2017, pp. 258-261. doi: [10.23919/DATE.2017.7926993](https://dx.doi.org/10.23919/DATE.2017.7926993)

             