{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1354022673909 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1354022673909 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 11:24:33 2012 " "Processing started: Tue Nov 27 11:24:33 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1354022673909 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1354022673909 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off comp4bits -c comp4bits " "Command: quartus_map --read_settings_files=on --write_settings_files=off comp4bits -c comp4bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1354022673909 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1354022674659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp4bits-comportamental " "Found design unit 1: comp4bits-comportamental" {  } { { "comp4bits.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/comparador4bits/comp4bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354022675706 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp4bits " "Found entity 1: comp4bits" {  } { { "comp4bits.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/comparador4bits/comp4bits.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354022675706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354022675706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp4bits_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp4bits_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp4bits_tb-comp4bits_tb_arch " "Found design unit 1: comp4bits_tb-comp4bits_tb_arch" {  } { { "comp4bits_tb.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/comparador4bits/comp4bits_tb.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1354022675721 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp4bits_tb " "Found entity 1: comp4bits_tb" {  } { { "comp4bits_tb.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/comparador4bits/comp4bits_tb.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1354022675721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1354022675721 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "comp4bits " "Elaborating entity \"comp4bits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1354022675846 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1354022677456 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1354022677456 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1354022677581 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1354022677581 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1354022677581 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1354022677581 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "325 " "Peak virtual memory: 325 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1354022677627 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 27 11:24:37 2012 " "Processing ended: Tue Nov 27 11:24:37 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1354022677627 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1354022677627 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1354022677627 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1354022677627 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1354022679440 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1354022679440 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 11:24:39 2012 " "Processing started: Tue Nov 27 11:24:39 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1354022679440 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1354022679440 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off comp4bits -c comp4bits " "Command: quartus_fit --read_settings_files=off --write_settings_files=off comp4bits -c comp4bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1354022679440 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1354022679721 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "comp4bits EP2C5T144C6 " "Automatically selected device EP2C5T144C6 for design comp4bits" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1 1354022680127 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1354022680471 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1354022680534 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C6 " "Device EP2C8T144C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1354022681096 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1354022681096 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/comparador4bits/" { { 0 { 0 ""} 0 23 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1354022681096 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/comparador4bits/" { { 0 { 0 ""} 0 24 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1354022681096 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/comparador4bits/" { { 0 { 0 ""} 0 25 7904 8816 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1354022681096 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1354022681096 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 9 " "No exact pin location assignment(s) for 9 pins of 9 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sinalSaida " "Pin sinalSaida not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { sinalSaida } } } { "comp4bits.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/comparador4bits/comp4bits.vhd" 11 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sinalSaida } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/comparador4bits/" { { 0 { 0 ""} 0 13 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1354022681127 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[0\] " "Pin x\[0\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { x[0] } } } { "comp4bits.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/comparador4bits/comp4bits.vhd" 10 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/comparador4bits/" { { 0 { 0 ""} 0 5 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1354022681127 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[1\] " "Pin x\[1\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { x[1] } } } { "comp4bits.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/comparador4bits/comp4bits.vhd" 10 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/comparador4bits/" { { 0 { 0 ""} 0 6 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1354022681127 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[1\] " "Pin y\[1\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { y[1] } } } { "comp4bits.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/comparador4bits/comp4bits.vhd" 10 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/comparador4bits/" { { 0 { 0 ""} 0 10 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1354022681127 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[0\] " "Pin y\[0\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { y[0] } } } { "comp4bits.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/comparador4bits/comp4bits.vhd" 10 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/comparador4bits/" { { 0 { 0 ""} 0 9 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1354022681127 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[2\] " "Pin x\[2\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { x[2] } } } { "comp4bits.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/comparador4bits/comp4bits.vhd" 10 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/comparador4bits/" { { 0 { 0 ""} 0 7 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1354022681127 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x\[3\] " "Pin x\[3\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { x[3] } } } { "comp4bits.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/comparador4bits/comp4bits.vhd" 10 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { x[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/comparador4bits/" { { 0 { 0 ""} 0 8 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1354022681127 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[3\] " "Pin y\[3\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { y[3] } } } { "comp4bits.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/comparador4bits/comp4bits.vhd" 10 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/comparador4bits/" { { 0 { 0 ""} 0 12 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1354022681127 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y\[2\] " "Pin y\[2\] not assigned to an exact location on the device" {  } { { "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/developer-apps/altera/12.0sp2/quartus/bin/pin_planner.ppl" { y[2] } } } { "comp4bits.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/comparador4bits/comp4bits.vhd" 10 0 0 } } { "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/developer-apps/altera/12.0sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { y[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/comparador4bits/" { { 0 { 0 ""} 0 11 7904 8816 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1 1354022681127 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1 1354022681127 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "comp4bits.sdc " "Synopsys Design Constraints File file not found: 'comp4bits.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1354022681315 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1354022681315 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1354022681315 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1354022681315 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1354022681315 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1354022681315 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1354022681315 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1354022681315 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1354022681315 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1354022681315 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1354022681315 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1354022681315 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1354022681315 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1354022681315 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "9 unused 3.3V 8 1 0 " "Number of I/O pins in group: 9 (unused VREF, 3.3V VCCIO, 8 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "" 0 -1 1354022681315 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1 1354022681315 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1354022681315 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 17 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  17 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1354022681315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1354022681315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1354022681315 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1 1354022681315 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "" 0 -1 1354022681315 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1 1354022681315 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1354022681331 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1354022682143 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1354022682174 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1354022682174 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1354022682315 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1354022682315 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1354022682643 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "Z:/workspace/mestrado/sistemasVLSI/comparador4bits/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1354022682971 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1354022682971 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1354022683252 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1354022683252 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1 1354022683252 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1354022683252 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1354022683268 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "1 " "Found 1 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "sinalSaida 0 " "Pin \"sinalSaida\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1 1354022683268 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1 1354022683268 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1354022683331 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "" 0 -1 1354022683331 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "" 0 -1 1354022683440 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1 1354022683659 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "343 " "Peak virtual memory: 343 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1354022683987 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 27 11:24:43 2012 " "Processing ended: Tue Nov 27 11:24:43 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1354022683987 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1354022683987 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1354022683987 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1354022683987 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1354022687065 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1354022687065 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 11:24:46 2012 " "Processing started: Tue Nov 27 11:24:46 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1354022687065 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1354022687065 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off comp4bits -c comp4bits " "Command: quartus_asm --read_settings_files=off --write_settings_files=off comp4bits -c comp4bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1354022687065 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1354022687659 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1354022687659 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 11:24:46 2012 " "Processing started: Tue Nov 27 11:24:46 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1354022687659 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1354022687659 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta comp4bits -c comp4bits " "Command: quartus_sta comp4bits -c comp4bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1354022687659 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "" 0 0 1354022687909 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1354022688690 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1354022688752 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1354022689159 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "comp4bits.sdc " "Synopsys Design Constraints File file not found: 'comp4bits.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1354022689674 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1354022689674 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1354022689674 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1354022689674 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1354022689674 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "" 0 -1 1354022689737 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 0 1354022689752 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1354022689752 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1354022689956 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1354022689956 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1354022689971 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1354022689971 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1354022689971 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1354022689987 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 0 1354022689987 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1354022690034 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "" 0 -1 1354022690034 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "" 0 -1 1354022690034 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1354022690049 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1354022690049 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "293 " "Peak virtual memory: 293 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1354022690049 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 27 11:24:50 2012 " "Processing ended: Tue Nov 27 11:24:50 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1354022690049 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1354022690049 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1354022690049 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1354022690049 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1354022690174 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1354022690206 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1354022690221 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1 1354022690346 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1354022690377 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1354022690377 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "269 " "Peak virtual memory: 269 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1354022690471 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 27 11:24:50 2012 " "Processing ended: Tue Nov 27 11:24:50 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1354022690471 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1354022690471 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1354022690471 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1354022690471 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1354022692284 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1354022692284 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 11:24:52 2012 " "Processing started: Tue Nov 27 11:24:52 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1354022692284 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1354022692284 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off comp4bits -c comp4bits " "Command: quartus_eda --read_settings_files=off --write_settings_files=off comp4bits -c comp4bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1354022692284 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "comp4bits.vho\", \"comp4bits_fast.vho comp4bits_vhd.sdo comp4bits_vhd_fast.sdo Z:/workspace/mestrado/sistemasVLSI/comparador4bits/simulation/modelsim/ simulation " "Generated files \"comp4bits.vho\", \"comp4bits_fast.vho\", \"comp4bits_vhd.sdo\" and \"comp4bits_vhd_fast.sdo\" in directory \"Z:/workspace/mestrado/sistemasVLSI/comparador4bits/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "" 0 -1 1354022693252 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Peak virtual memory: 261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1354022693362 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 27 11:24:53 2012 " "Processing ended: Tue Nov 27 11:24:53 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1354022693362 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1354022693362 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1354022693362 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1354022693362 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1354022694065 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1354022694737 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus II 32-bit " "Running Quartus II 32-bit Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1354022694737 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 27 11:24:54 2012 " "Processing started: Tue Nov 27 11:24:54 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1354022694737 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1354022694737 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/developer-apps/altera/12.0sp2/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui comp4bits comp4bits " "Command: quartus_sh -t c:/developer-apps/altera/12.0sp2/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui comp4bits comp4bits" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1354022694737 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui comp4bits comp4bits " "Quartus(args): --block_on_gui comp4bits comp4bits" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "" 0 -1 1354022694737 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "" 0 0 1354022694893 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "" 0 0 1354022695112 ""}
{ "Warning" "0" "" "Warning: File comp4bits_run_msim_gate_vhdl.do already exists - backing up current file as comp4bits_run_msim_gate_vhdl.do.bak3" {  } {  } 0 0 "Warning: File comp4bits_run_msim_gate_vhdl.do already exists - backing up current file as comp4bits_run_msim_gate_vhdl.do.bak3" 0 0 "" 0 0 1354022695221 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file Z:/workspace/mestrado/sistemasVLSI/comparador4bits/simulation/modelsim/comp4bits_run_msim_gate_vhdl.do" {  } { { "Z:/workspace/mestrado/sistemasVLSI/comparador4bits/simulation/modelsim/comp4bits_run_msim_gate_vhdl.do" "0" { Text "Z:/workspace/mestrado/sistemasVLSI/comparador4bits/simulation/modelsim/comp4bits_run_msim_gate_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file Z:/workspace/mestrado/sistemasVLSI/comparador4bits/simulation/modelsim/comp4bits_run_msim_gate_vhdl.do" 0 0 "" 0 0 1354022695252 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "" 0 0 1354022720034 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Reading C:/developer-apps/altera/modelsim_ase/tcl/vsim/pref.tcl " {  } {  } 0 0 "ModelSim-Altera Info: # Reading C:/developer-apps/altera/modelsim_ase/tcl/vsim/pref.tcl " 0 0 "" 0 0 1354022720034 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # do comp4bits_run_msim_gate_vhdl.do " {  } {  } 0 0 "ModelSim-Altera Info: # do comp4bits_run_msim_gate_vhdl.do " 0 0 "" 0 0 1354022720034 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" 0 0 "" 0 0 1354022720034 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim-Altera Info: #     vdel -lib gate_work -all" 0 0 "" 0 0 1354022720034 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \}" {  } {  } 0 0 "ModelSim-Altera Info: # \}" 0 0 "" 0 0 1354022720034 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlib gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vlib gate_work" 0 0 "" 0 0 1354022720034 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work" 0 0 "" 0 0 1354022720034 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Copying C:\\developer-apps\\altera\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Copying C:\\developer-apps\\altera\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini" 0 0 "" 0 0 1354022720034 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Modifying modelsim.ini" 0 0 "" 0 0 1354022720034 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: Copied C:\\developer-apps\\altera\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: Copied C:\\developer-apps\\altera\\modelsim_ase\\win32aloem/../modelsim.ini to modelsim.ini." 0 0 "" 0 0 1354022720034 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #          Updated modelsim.ini." {  } {  } 0 0 "ModelSim-Altera Info: #          Updated modelsim.ini." 0 0 "" 0 0 1354022720034 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 0 1354022720034 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vcom -93 -work work \{comp4bits.vho\}" {  } {  } 0 0 "ModelSim-Altera Info: # vcom -93 -work work \{comp4bits.vho\}" 0 0 "" 0 0 1354022720034 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012" 0 0 "" 0 0 1354022720034 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package STANDARD" 0 0 "" 0 0 1354022720034 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package TEXTIO" 0 0 "" 0 0 1354022720034 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package std_logic_1164" 0 0 "" 0 0 1354022720034 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package VITAL_Timing" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Timing" 0 0 "" 0 0 1354022720034 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package VITAL_Primitives" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package VITAL_Primitives" 0 0 "" 0 0 1354022720034 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package cycloneii_atom_pack" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package cycloneii_atom_pack" 0 0 "" 0 0 1354022720034 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package cycloneii_components" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package cycloneii_components" 0 0 "" 0 0 1354022720034 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling entity comp4bits" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling entity comp4bits" 0 0 "" 0 0 1354022720034 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling architecture structure of comp4bits" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling architecture structure of comp4bits" 0 0 "" 0 0 1354022720034 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 0 1354022720034 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vcom -93 -work work \{Z:/workspace/mestrado/sistemasVLSI/comparador4bits/comp4bits_tb.vhd\}" {  } {  } 0 0 "ModelSim-Altera Info: # vcom -93 -work work \{Z:/workspace/mestrado/sistemasVLSI/comparador4bits/comp4bits_tb.vhd\}" 0 0 "" 0 0 1354022720034 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim ALTERA vcom 10.1b Compiler 2012.04 Apr 27 2012" 0 0 "" 0 0 1354022720034 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package STANDARD" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package STANDARD" 0 0 "" 0 0 1354022720049 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package TEXTIO" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package TEXTIO" 0 0 "" 0 0 1354022720049 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Loading package std_logic_1164" {  } {  } 0 0 "ModelSim-Altera Info: # -- Loading package std_logic_1164" 0 0 "" 0 0 1354022720049 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling entity comp4bits_tb" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling entity comp4bits_tb" 0 0 "" 0 0 1354022720049 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling architecture comp4bits_tb_arch of comp4bits_tb" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling architecture comp4bits_tb_arch of comp4bits_tb" 0 0 "" 0 0 1354022720049 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: \[4\] Z:/workspace/mestrado/sistemasVLSI/comparador4bits/comp4bits_tb.vhd(61): (vcom-1207) An abstract literal and an identifier must have a separator between them." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: \[4\] Z:/workspace/mestrado/sistemasVLSI/comparador4bits/comp4bits_tb.vhd(61): (vcom-1207) An abstract literal and an identifier must have a separator between them." 0 0 "" 0 0 1354022720049 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 0 1354022720049 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /comp4bits_vhd=comp4bits_vhd.sdo -L cycloneii -L gate_work -L work -voptargs=\"+acc\"  comp4bits_tb" {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /comp4bits_vhd=comp4bits_vhd.sdo -L cycloneii -L gate_work -L work -voptargs=\"+acc\"  comp4bits_tb" 0 0 "" 0 0 1354022720049 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim +transport_int_delays +transport_path_delays -L cycloneii -L gate_work -L work -voptargs=\\\"+acc\\\" -sdftyp /comp4bits_vhd=comp4bits_vhd.sdo -t 1ps comp4bits_tb " {  } {  } 0 0 "ModelSim-Altera Info: # vsim +transport_int_delays +transport_path_delays -L cycloneii -L gate_work -L work -voptargs=\\\"+acc\\\" -sdftyp /comp4bits_vhd=comp4bits_vhd.sdo -t 1ps comp4bits_tb " 0 0 "" 0 0 1354022720049 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading std.standard" {  } {  } 0 0 "ModelSim-Altera Info: # Loading std.standard" 0 0 "" 0 0 1354022720049 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading std.textio(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading std.textio(body)" 0 0 "" 0 0 1354022720049 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.std_logic_1164(body)" 0 0 "" 0 0 1354022720065 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.comp4bits_tb(comp4bits_tb_arch)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.comp4bits_tb(comp4bits_tb_arch)" 0 0 "" 0 0 1354022720065 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # SDF 10.1b Compiler 2012.04 Apr 27 2012" {  } {  } 0 0 "ModelSim-Altera Info: # SDF 10.1b Compiler 2012.04 Apr 27 2012" 0 0 "" 0 0 1354022720065 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 0 1354022720065 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.vital_timing(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.vital_timing(body)" 0 0 "" 0 0 1354022720065 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.vital_primitives(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.vital_primitives(body)" 0 0 "" 0 0 1354022720081 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_atom_pack(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_atom_pack(body)" 0 0 "" 0 0 1354022720081 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_components" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_components" 0 0 "" 0 0 1354022720081 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.comp4bits(structure)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.comp4bits(structure)" 0 0 "" 0 0 1354022720081 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading ieee.std_logic_arith(body)" 0 0 "" 0 0 1354022720081 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_io(structure)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_io(structure)" 0 0 "" 0 0 1354022720081 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_mux21(altvital)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_mux21(altvital)" 0 0 "" 0 0 1354022720081 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_dffe(behave)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_dffe(behave)" 0 0 "" 0 0 1354022720081 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_asynch_io(behave)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_asynch_io(behave)" 0 0 "" 0 0 1354022720081 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cycloneii.cycloneii_lcell_comb(vital_lcell_comb)" 0 0 "" 0 0 1354022720081 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading instances from comp4bits_vhd.sdo" {  } {  } 0 0 "ModelSim-Altera Info: # Loading instances from comp4bits_vhd.sdo" 0 0 "" 0 0 1354022720096 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: (vsim-SDF-3250) comp4bits_vhd.sdo(0): Failed to find INSTANCE '/comp4bits_vhd'." {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: (vsim-SDF-3250) comp4bits_vhd.sdo(0): Failed to find INSTANCE '/comp4bits_vhd'." 0 0 "" 0 0 1354022720096 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 0 1354022720096 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: (vsim-SDF-3894) : Errors occured in reading and resolving instances from compiled SDF file(s)." {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: (vsim-SDF-3894) : Errors occured in reading and resolving instances from compiled SDF file(s)." 0 0 "" 0 0 1354022720096 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 0 1354022720096 ""}
{ "Error" "0" "" "ModelSim-Altera Error: # ** Error: (vsim-SDF-3250) comp4bits_vhd.sdo(0): Failed to find INSTANCE '/comp4bits_vhd'." {  } {  } 0 0 "ModelSim-Altera Error: # ** Error: (vsim-SDF-3250) comp4bits_vhd.sdo(0): Failed to find INSTANCE '/comp4bits_vhd'." 0 0 "" 0 0 1354022720096 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "" 0 0 1354022720096 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Error loading design" {  } {  } 0 0 "ModelSim-Altera Info: # Error loading design" 0 0 "" 0 0 1354022720096 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Error: Error loading design " {  } {  } 0 0 "ModelSim-Altera Info: # Error: Error loading design " 0 0 "" 0 0 1354022720096 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #        Pausing macro execution " {  } {  } 0 0 "ModelSim-Altera Info: #        Pausing macro execution " 0 0 "" 0 0 1354022720096 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # MACRO ./comp4bits_run_msim_gate_vhdl.do PAUSED at line 12" {  } {  } 0 0 "ModelSim-Altera Info: # MACRO ./comp4bits_run_msim_gate_vhdl.do PAUSED at line 12" 0 0 "" 0 0 1354022720096 ""}
{ "Error" "0" "" "Errors encountered while running modelsim do file" {  } {  } 0 0 "Errors encountered while running modelsim do file" 0 0 "" 0 0 1354022720206 ""}
{ "Error" "0" "" "Error: NativeLink simulation flow was NOT successful" {  } {  } 0 0 "Error: NativeLink simulation flow was NOT successful" 0 0 "" 0 0 1354022720206 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file Z:/workspace/mestrado/sistemasVLSI/comparador4bits/comp4bits_nativelink_simulation.rpt" {  } { { "Z:/workspace/mestrado/sistemasVLSI/comparador4bits/comp4bits_nativelink_simulation.rpt" "0" { Text "Z:/workspace/mestrado/sistemasVLSI/comparador4bits/comp4bits_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file Z:/workspace/mestrado/sistemasVLSI/comparador4bits/comp4bits_nativelink_simulation.rpt" 0 0 "" 0 0 1354022720206 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 2 s 15 s " "Quartus II Full Compilation was unsuccessful. 2 errors, 15 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1354022720797 ""}
