
*** Running vivado
    with args -log system_fir_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_fir_0_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source system_fir_0_0.tcl -notrace
Command: synth_design -top system_fir_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11964 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 321.398 ; gain = 81.562
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_fir_0_0' [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ip/system_fir_0_0/synth/system_fir_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'fir' [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir.v:12]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b010000 
	Parameter ap_ST_fsm_state8 bound to: 6'b100000 
	Parameter C_S_AXI_FIR_IO_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_FIR_IO_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_FIR_IO_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir.v:73]
INFO: [Synth 8-638] synthesizing module 'fir_shift_reg' [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir_shift_reg.v:57]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 58 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fir_shift_reg_ram' [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir_shift_reg.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 58 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir_shift_reg.v:24]
INFO: [Synth 8-3876] $readmem data file './fir_shift_reg_ram.dat' is read successfully [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir_shift_reg.v:27]
INFO: [Synth 8-256] done synthesizing module 'fir_shift_reg_ram' (1#1) [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir_shift_reg.v:9]
INFO: [Synth 8-256] done synthesizing module 'fir_shift_reg' (2#1) [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir_shift_reg.v:57]
INFO: [Synth 8-638] synthesizing module 'fir_c' [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir_c.v:43]
	Parameter DataWidth bound to: 16 - type: integer 
	Parameter AddressRange bound to: 59 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fir_c_rom' [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir_c.v:9]
	Parameter DWIDTH bound to: 16 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 59 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir_c.v:21]
INFO: [Synth 8-3876] $readmem data file './fir_c_rom.dat' is read successfully [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir_c.v:24]
INFO: [Synth 8-256] done synthesizing module 'fir_c_rom' (3#1) [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir_c.v:9]
INFO: [Synth 8-256] done synthesizing module 'fir_c' (4#1) [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir_c.v:43]
INFO: [Synth 8-638] synthesizing module 'fir_fir_io_s_axi' [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir_fir_io_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 5'b00000 
	Parameter ADDR_GIE bound to: 5'b00100 
	Parameter ADDR_IER bound to: 5'b01000 
	Parameter ADDR_ISR bound to: 5'b01100 
	Parameter ADDR_Y_DATA_0 bound to: 5'b10000 
	Parameter ADDR_Y_CTRL bound to: 5'b10100 
	Parameter ADDR_X_DATA_0 bound to: 5'b11000 
	Parameter ADDR_X_CTRL bound to: 5'b11100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir_fir_io_s_axi.v:209]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir_fir_io_s_axi.v:242]
WARNING: [Synth 8-6014] Unused sequential element int_isr_reg was removed.  [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir_fir_io_s_axi.v:316]
INFO: [Synth 8-256] done synthesizing module 'fir_fir_io_s_axi' (5#1) [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir_fir_io_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'fir_mul_mul_16s_1bkb' [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir_mul_mul_16s_1bkb.v:14]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fir_mul_mul_16s_1bkb_DSP48_0' [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir_mul_mul_16s_1bkb.v:4]
INFO: [Synth 8-256] done synthesizing module 'fir_mul_mul_16s_1bkb_DSP48_0' (6#1) [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir_mul_mul_16s_1bkb.v:4]
INFO: [Synth 8-256] done synthesizing module 'fir_mul_mul_16s_1bkb' (7#1) [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir_mul_mul_16s_1bkb.v:14]
INFO: [Synth 8-638] synthesizing module 'fir_mac_muladd_16cud' [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir_mac_muladd_16cud.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 37 - type: integer 
	Parameter dout_WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fir_mac_muladd_16cud_DSP48_1' [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir_mac_muladd_16cud.v:10]
INFO: [Synth 8-256] done synthesizing module 'fir_mac_muladd_16cud_DSP48_1' (8#1) [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir_mac_muladd_16cud.v:10]
INFO: [Synth 8-256] done synthesizing module 'fir_mac_muladd_16cud' (9#1) [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir_mac_muladd_16cud.v:34]
INFO: [Synth 8-638] synthesizing module 'fir_mac_muladd_10dEe' [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir_mac_muladd_10dEe.v:34]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 31 - type: integer 
	Parameter dout_WIDTH bound to: 31 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fir_mac_muladd_10dEe_DSP48_2' [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir_mac_muladd_10dEe.v:10]
INFO: [Synth 8-256] done synthesizing module 'fir_mac_muladd_10dEe_DSP48_2' (10#1) [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir_mac_muladd_10dEe.v:10]
INFO: [Synth 8-256] done synthesizing module 'fir_mac_muladd_10dEe' (11#1) [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir_mac_muladd_10dEe.v:34]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_reg was removed.  [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir.v:371]
WARNING: [Synth 8-6014] Unused sequential element ap_ready_reg was removed.  [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir.v:192]
WARNING: [Synth 8-6014] Unused sequential element y_ap_vld_reg was removed.  [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir.v:196]
WARNING: [Synth 8-6014] Unused sequential element i_cast1_reg_236_reg was removed.  [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir.v:329]
WARNING: [Synth 8-6014] Unused sequential element i_cast1_reg_236_reg was removed.  [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir.v:550]
INFO: [Synth 8-256] done synthesizing module 'fir' (12#1) [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir.v:12]
INFO: [Synth 8-256] done synthesizing module 'system_fir_0_0' (13#1) [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ip/system_fir_0_0/synth/system_fir_0_0.v:57]
WARNING: [Synth 8-3331] design fir_fir_io_s_axi has unconnected port WDATA[31]
WARNING: [Synth 8-3331] design fir_fir_io_s_axi has unconnected port WDATA[30]
WARNING: [Synth 8-3331] design fir_fir_io_s_axi has unconnected port WDATA[29]
WARNING: [Synth 8-3331] design fir_fir_io_s_axi has unconnected port WDATA[28]
WARNING: [Synth 8-3331] design fir_fir_io_s_axi has unconnected port WDATA[27]
WARNING: [Synth 8-3331] design fir_fir_io_s_axi has unconnected port WDATA[26]
WARNING: [Synth 8-3331] design fir_fir_io_s_axi has unconnected port WDATA[25]
WARNING: [Synth 8-3331] design fir_fir_io_s_axi has unconnected port WDATA[24]
WARNING: [Synth 8-3331] design fir_fir_io_s_axi has unconnected port WDATA[23]
WARNING: [Synth 8-3331] design fir_fir_io_s_axi has unconnected port WDATA[22]
WARNING: [Synth 8-3331] design fir_fir_io_s_axi has unconnected port WDATA[21]
WARNING: [Synth 8-3331] design fir_fir_io_s_axi has unconnected port WDATA[20]
WARNING: [Synth 8-3331] design fir_fir_io_s_axi has unconnected port WDATA[19]
WARNING: [Synth 8-3331] design fir_fir_io_s_axi has unconnected port WDATA[18]
WARNING: [Synth 8-3331] design fir_fir_io_s_axi has unconnected port WDATA[17]
WARNING: [Synth 8-3331] design fir_fir_io_s_axi has unconnected port WDATA[16]
WARNING: [Synth 8-3331] design fir_c has unconnected port reset
WARNING: [Synth 8-3331] design fir_shift_reg has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 361.477 ; gain = 121.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 361.477 ; gain = 121.641
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ip/system_fir_0_0/constraints/fir_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ip/system_fir_0_0/constraints/fir_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.runs/system_fir_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.runs/system_fir_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 668.699 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 668.699 ; gain = 428.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 668.699 ; gain = 428.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  C:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.runs/system_fir_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 668.699 ; gain = 428.863
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'fir_fir_io_s_axi'
WARNING: [Synth 8-6014] Unused sequential element wstate_reg was removed.  [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir_fir_io_s_axi.v:123]
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "wnext" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element i_cast1_reg_236_reg was removed.  [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir.v:550]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_3_fu_147_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element i_1_reg_241_reg was removed.  [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir.v:323]
WARNING: [Synth 8-6014] Unused sequential element wstate_reg was removed.  [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir_fir_io_s_axi.v:123]
WARNING: [Synth 8-6014] Unused sequential element wstate_reg was removed.  [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir_fir_io_s_axi.v:123]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'fir_fir_io_s_axi'
WARNING: [Synth 8-6014] Unused sequential element wstate_reg was removed.  [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir_fir_io_s_axi.v:123]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 668.699 ; gain = 428.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               37 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 7     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fir_shift_reg_ram 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fir_c_rom 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module fir_fir_io_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fir 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               37 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	                6 Bit    Registers := 4     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     37 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   3 Input      6 Bit        Muxes := 1     
	   7 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element acc1_reg_115_reg was removed.  [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir.v:222]
WARNING: [Synth 8-6014] Unused sequential element c_U/fir_c_rom_U/q0_reg was removed.  [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir_c.v:33]
WARNING: [Synth 8-6014] Unused sequential element acc_reg_216_reg was removed.  [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir.v:304]
WARNING: [Synth 8-6014] Unused sequential element c_load_reg_256_reg was removed.  [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir.v:220]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir.v:222]
WARNING: [Synth 8-6014] Unused sequential element i_1_reg_241_reg was removed.  [c:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.srcs/sources_1/bd/system/ipshared/35c0/hdl/verilog/fir.v:323]
DSP Report: Generating DSP fir_mac_muladd_16cud_U1/fir_mac_muladd_16cud_DSP48_1_U/p, operation Mode is: (P or C')+(A''*B'' or 0).
DSP Report: register shift_reg_U/fir_shift_reg_ram_U/q0_reg is absorbed into DSP fir_mac_muladd_16cud_U1/fir_mac_muladd_16cud_DSP48_1_U/p.
DSP Report: register reg_136_reg is absorbed into DSP fir_mac_muladd_16cud_U1/fir_mac_muladd_16cud_DSP48_1_U/p.
DSP Report: register c_U/fir_c_rom_U/q0_reg is absorbed into DSP fir_mac_muladd_16cud_U1/fir_mac_muladd_16cud_DSP48_1_U/p.
DSP Report: register c_load_reg_256_reg is absorbed into DSP fir_mac_muladd_16cud_U1/fir_mac_muladd_16cud_DSP48_1_U/p.
DSP Report: register C is absorbed into DSP fir_mac_muladd_16cud_U1/fir_mac_muladd_16cud_DSP48_1_U/p.
DSP Report: register acc1_reg_115_reg is absorbed into DSP fir_mac_muladd_16cud_U1/fir_mac_muladd_16cud_DSP48_1_U/p.
DSP Report: operator fir_mac_muladd_16cud_U1/fir_mac_muladd_16cud_DSP48_1_U/p is absorbed into DSP fir_mac_muladd_16cud_U1/fir_mac_muladd_16cud_DSP48_1_U/p.
DSP Report: operator fir_mac_muladd_16cud_U1/fir_mac_muladd_16cud_DSP48_1_U/m is absorbed into DSP fir_mac_muladd_16cud_U1/fir_mac_muladd_16cud_DSP48_1_U/p.
DSP Report: Generating DSP fir_mac_muladd_10dEe_U2/fir_mac_muladd_10dEe_DSP48_2_U/p, operation Mode is: C+A2*(B:0x3fe86).
DSP Report: register x_read_reg_221_reg is absorbed into DSP fir_mac_muladd_10dEe_U2/fir_mac_muladd_10dEe_DSP48_2_U/p.
DSP Report: operator fir_mac_muladd_10dEe_U2/fir_mac_muladd_10dEe_DSP48_2_U/p is absorbed into DSP fir_mac_muladd_10dEe_U2/fir_mac_muladd_10dEe_DSP48_2_U/p.
DSP Report: operator fir_mac_muladd_10dEe_U2/fir_mac_muladd_10dEe_DSP48_2_U/m is absorbed into DSP fir_mac_muladd_10dEe_U2/fir_mac_muladd_10dEe_DSP48_2_U/p.
DSP Report: Generating DSP fir_mul_mul_16s_1bkb_U0/fir_mul_mul_16s_1bkb_DSP48_0_U/in00, operation Mode is: A*B.
DSP Report: operator fir_mul_mul_16s_1bkb_U0/fir_mul_mul_16s_1bkb_DSP48_0_U/in00 is absorbed into DSP fir_mul_mul_16s_1bkb_U0/fir_mul_mul_16s_1bkb_DSP48_0_U/in00.
WARNING: [Synth 8-3331] design fir has unconnected port s_axi_fir_io_WDATA[31]
WARNING: [Synth 8-3331] design fir has unconnected port s_axi_fir_io_WDATA[30]
WARNING: [Synth 8-3331] design fir has unconnected port s_axi_fir_io_WDATA[29]
WARNING: [Synth 8-3331] design fir has unconnected port s_axi_fir_io_WDATA[28]
WARNING: [Synth 8-3331] design fir has unconnected port s_axi_fir_io_WDATA[27]
WARNING: [Synth 8-3331] design fir has unconnected port s_axi_fir_io_WDATA[26]
WARNING: [Synth 8-3331] design fir has unconnected port s_axi_fir_io_WDATA[25]
WARNING: [Synth 8-3331] design fir has unconnected port s_axi_fir_io_WDATA[24]
WARNING: [Synth 8-3331] design fir has unconnected port s_axi_fir_io_WDATA[23]
WARNING: [Synth 8-3331] design fir has unconnected port s_axi_fir_io_WDATA[22]
WARNING: [Synth 8-3331] design fir has unconnected port s_axi_fir_io_WDATA[21]
WARNING: [Synth 8-3331] design fir has unconnected port s_axi_fir_io_WDATA[20]
WARNING: [Synth 8-3331] design fir has unconnected port s_axi_fir_io_WDATA[19]
WARNING: [Synth 8-3331] design fir has unconnected port s_axi_fir_io_WDATA[18]
WARNING: [Synth 8-3331] design fir has unconnected port s_axi_fir_io_WDATA[17]
WARNING: [Synth 8-3331] design fir has unconnected port s_axi_fir_io_WDATA[16]
WARNING: [Synth 8-3331] design fir has unconnected port s_axi_fir_io_WSTRB[3]
WARNING: [Synth 8-3331] design fir has unconnected port s_axi_fir_io_WSTRB[2]
INFO: [Synth 8-3886] merging instance 'inst/fir_fir_io_s_axi_U/rdata_reg[16]' (FDE) to 'inst/fir_fir_io_s_axi_U/rdata_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/fir_fir_io_s_axi_U/rdata_reg[17]' (FDE) to 'inst/fir_fir_io_s_axi_U/rdata_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/fir_fir_io_s_axi_U/rdata_reg[18]' (FDE) to 'inst/fir_fir_io_s_axi_U/rdata_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/fir_fir_io_s_axi_U/rdata_reg[19]' (FDE) to 'inst/fir_fir_io_s_axi_U/rdata_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/fir_fir_io_s_axi_U/rdata_reg[20]' (FDE) to 'inst/fir_fir_io_s_axi_U/rdata_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/fir_fir_io_s_axi_U/rdata_reg[21]' (FDE) to 'inst/fir_fir_io_s_axi_U/rdata_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/fir_fir_io_s_axi_U/rdata_reg[22]' (FDE) to 'inst/fir_fir_io_s_axi_U/rdata_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/fir_fir_io_s_axi_U/rdata_reg[23]' (FDE) to 'inst/fir_fir_io_s_axi_U/rdata_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/fir_fir_io_s_axi_U/rdata_reg[24]' (FDE) to 'inst/fir_fir_io_s_axi_U/rdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/fir_fir_io_s_axi_U/rdata_reg[25]' (FDE) to 'inst/fir_fir_io_s_axi_U/rdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/fir_fir_io_s_axi_U/rdata_reg[26]' (FDE) to 'inst/fir_fir_io_s_axi_U/rdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/fir_fir_io_s_axi_U/rdata_reg[27]' (FDE) to 'inst/fir_fir_io_s_axi_U/rdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/fir_fir_io_s_axi_U/rdata_reg[28]' (FDE) to 'inst/fir_fir_io_s_axi_U/rdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/fir_fir_io_s_axi_U/rdata_reg[29]' (FDE) to 'inst/fir_fir_io_s_axi_U/rdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/fir_fir_io_s_axi_U/rdata_reg[30]' (FDE) to 'inst/fir_fir_io_s_axi_U/rdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\fir_fir_io_s_axi_U/rdata_reg[31] )
WARNING: [Synth 8-3332] Sequential element (fir_fir_io_s_axi_U/rdata_reg[31]) is unused and will be removed from module fir.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 668.699 ; gain = 428.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|fir_c_rom   | p_0_out    | 64x16         | LUT            | 
|fir         | p_0_out    | 64x16         | LUT            | 
+------------+------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------------------------------+----------------+----------------------+--------------+
|Module Name | RTL Object                              | Inference      | Size (Depth x Width) | Primitives   | 
+------------+-----------------------------------------+----------------+----------------------+--------------+
|inst        | shift_reg_U/fir_shift_reg_ram_U/ram_reg | User Attribute | 64 x 16              | RAM64M x 6   | 
+------------+-----------------------------------------+----------------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+-----------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping              | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fir                          | (P or C')+(A''*B'' or 0) | 16     | 16     | 37     | -      | 37     | 2    | 2    | 1    | -    | -     | 0    | 1    | 
|fir                          | C+A2*(B:0x3fe86)         | 16     | 10     | 31     | -      | 31     | 1    | 0    | 0    | -    | -     | 0    | 0    | 
|fir_mul_mul_16s_1bkb_DSP48_0 | A*B                      | 16     | 10     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+-----------------------------+--------------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 683.301 ; gain = 443.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 683.301 ; gain = 443.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 703.586 ; gain = 463.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 703.586 ; gain = 463.750
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 703.586 ; gain = 463.750
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 703.586 ; gain = 463.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 703.586 ; gain = 463.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 703.586 ; gain = 463.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 703.586 ; gain = 463.750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |DSP48E1   |     1|
|2     |DSP48E1_2 |     1|
|3     |DSP48E1_3 |     1|
|4     |LUT1      |    11|
|5     |LUT2      |    17|
|6     |LUT3      |    47|
|7     |LUT4      |    13|
|8     |LUT5      |    28|
|9     |LUT6      |    53|
|10    |RAM64M    |     6|
|11    |FDRE      |   122|
|12    |FDSE      |     7|
+------+----------+------+

Report Instance Areas: 
+------+-------------------------------------+-----------------------------+------+
|      |Instance                             |Module                       |Cells |
+------+-------------------------------------+-----------------------------+------+
|1     |top                                  |                             |   307|
|2     |  inst                               |fir                          |   307|
|3     |    fir_fir_io_s_axi_U               |fir_fir_io_s_axi             |   111|
|4     |    fir_mac_muladd_10dEe_U2          |fir_mac_muladd_10dEe         |    12|
|5     |      fir_mac_muladd_10dEe_DSP48_2_U |fir_mac_muladd_10dEe_DSP48_2 |    12|
|6     |    fir_mac_muladd_16cud_U1          |fir_mac_muladd_16cud         |    27|
|7     |      fir_mac_muladd_16cud_DSP48_1_U |fir_mac_muladd_16cud_DSP48_1 |    27|
|8     |    fir_mul_mul_16s_1bkb_U0          |fir_mul_mul_16s_1bkb         |    11|
|9     |      fir_mul_mul_16s_1bkb_DSP48_0_U |fir_mul_mul_16s_1bkb_DSP48_0 |    11|
|10    |    shift_reg_U                      |fir_shift_reg                |    61|
|11    |      fir_shift_reg_ram_U            |fir_shift_reg_ram            |    61|
+------+-------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 703.586 ; gain = 463.750
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 703.586 ; gain = 156.527
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 703.586 ; gain = 463.750
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 6 instances

65 Infos, 56 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 703.586 ; gain = 465.379
INFO: [Common 17-1381] The checkpoint 'C:/Users/luisf/Documents/PROYECTOS/labs/lab4/audio/audio.runs/system_fir_0_0_synth_1/system_fir_0_0.dcp' has been generated.
