
01-Blink_Appli.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002b0  90000000  90000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009ffc  900002b0  900002b0  000012b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000ac  9000a2ac  9000a2ac  0000b2ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  9000a358  9000a358  0000c14c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  9000a358  9000a358  0000b358  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  9000a360  9000a360  0000c14c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  9000a360  9000a360  0000b360  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  9000a364  9000a364  0000b364  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000014c  24000000  9000a368  0000c000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c2c  2400014c  9000a4b4  0000c14c  2**2
                  ALLOC
 10 ._user_heap_stack 00001000  20000000  20000000  00001000  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000c14c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b77a  00000000  00000000  0000c17a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000040de  00000000  00000000  000278f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017e0  00000000  00000000  0002b9d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000011d7  00000000  00000000  0002d1b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003518e  00000000  00000000  0002e38f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001e172  00000000  00000000  0006351d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00146614  00000000  00000000  0008168f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001c7ca3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000696c  00000000  00000000  001c7ce8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000083  00000000  00000000  001ce654  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

900002b0 <__do_global_dtors_aux>:
900002b0:	b510      	push	{r4, lr}
900002b2:	4c05      	ldr	r4, [pc, #20]	@ (900002c8 <__do_global_dtors_aux+0x18>)
900002b4:	7823      	ldrb	r3, [r4, #0]
900002b6:	b933      	cbnz	r3, 900002c6 <__do_global_dtors_aux+0x16>
900002b8:	4b04      	ldr	r3, [pc, #16]	@ (900002cc <__do_global_dtors_aux+0x1c>)
900002ba:	b113      	cbz	r3, 900002c2 <__do_global_dtors_aux+0x12>
900002bc:	4804      	ldr	r0, [pc, #16]	@ (900002d0 <__do_global_dtors_aux+0x20>)
900002be:	f3af 8000 	nop.w
900002c2:	2301      	movs	r3, #1
900002c4:	7023      	strb	r3, [r4, #0]
900002c6:	bd10      	pop	{r4, pc}
900002c8:	2400014c 	.word	0x2400014c
900002cc:	00000000 	.word	0x00000000
900002d0:	9000a294 	.word	0x9000a294

900002d4 <frame_dummy>:
900002d4:	b508      	push	{r3, lr}
900002d6:	4b03      	ldr	r3, [pc, #12]	@ (900002e4 <frame_dummy+0x10>)
900002d8:	b11b      	cbz	r3, 900002e2 <frame_dummy+0xe>
900002da:	4903      	ldr	r1, [pc, #12]	@ (900002e8 <frame_dummy+0x14>)
900002dc:	4803      	ldr	r0, [pc, #12]	@ (900002ec <frame_dummy+0x18>)
900002de:	f3af 8000 	nop.w
900002e2:	bd08      	pop	{r3, pc}
900002e4:	00000000 	.word	0x00000000
900002e8:	24000150 	.word	0x24000150
900002ec:	9000a294 	.word	0x9000a294

900002f0 <memchr>:
900002f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
900002f4:	2a10      	cmp	r2, #16
900002f6:	db2b      	blt.n	90000350 <memchr+0x60>
900002f8:	f010 0f07 	tst.w	r0, #7
900002fc:	d008      	beq.n	90000310 <memchr+0x20>
900002fe:	f810 3b01 	ldrb.w	r3, [r0], #1
90000302:	3a01      	subs	r2, #1
90000304:	428b      	cmp	r3, r1
90000306:	d02d      	beq.n	90000364 <memchr+0x74>
90000308:	f010 0f07 	tst.w	r0, #7
9000030c:	b342      	cbz	r2, 90000360 <memchr+0x70>
9000030e:	d1f6      	bne.n	900002fe <memchr+0xe>
90000310:	b4f0      	push	{r4, r5, r6, r7}
90000312:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
90000316:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
9000031a:	f022 0407 	bic.w	r4, r2, #7
9000031e:	f07f 0700 	mvns.w	r7, #0
90000322:	2300      	movs	r3, #0
90000324:	e8f0 5602 	ldrd	r5, r6, [r0], #8
90000328:	3c08      	subs	r4, #8
9000032a:	ea85 0501 	eor.w	r5, r5, r1
9000032e:	ea86 0601 	eor.w	r6, r6, r1
90000332:	fa85 f547 	uadd8	r5, r5, r7
90000336:	faa3 f587 	sel	r5, r3, r7
9000033a:	fa86 f647 	uadd8	r6, r6, r7
9000033e:	faa5 f687 	sel	r6, r5, r7
90000342:	b98e      	cbnz	r6, 90000368 <memchr+0x78>
90000344:	d1ee      	bne.n	90000324 <memchr+0x34>
90000346:	bcf0      	pop	{r4, r5, r6, r7}
90000348:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
9000034c:	f002 0207 	and.w	r2, r2, #7
90000350:	b132      	cbz	r2, 90000360 <memchr+0x70>
90000352:	f810 3b01 	ldrb.w	r3, [r0], #1
90000356:	3a01      	subs	r2, #1
90000358:	ea83 0301 	eor.w	r3, r3, r1
9000035c:	b113      	cbz	r3, 90000364 <memchr+0x74>
9000035e:	d1f8      	bne.n	90000352 <memchr+0x62>
90000360:	2000      	movs	r0, #0
90000362:	4770      	bx	lr
90000364:	3801      	subs	r0, #1
90000366:	4770      	bx	lr
90000368:	2d00      	cmp	r5, #0
9000036a:	bf06      	itte	eq
9000036c:	4635      	moveq	r5, r6
9000036e:	3803      	subeq	r0, #3
90000370:	3807      	subne	r0, #7
90000372:	f015 0f01 	tst.w	r5, #1
90000376:	d107      	bne.n	90000388 <memchr+0x98>
90000378:	3001      	adds	r0, #1
9000037a:	f415 7f80 	tst.w	r5, #256	@ 0x100
9000037e:	bf02      	ittt	eq
90000380:	3001      	addeq	r0, #1
90000382:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
90000386:	3001      	addeq	r0, #1
90000388:	bcf0      	pop	{r4, r5, r6, r7}
9000038a:	3801      	subs	r0, #1
9000038c:	4770      	bx	lr
9000038e:	bf00      	nop

90000390 <MX_ADC2_Init>:

ADC_HandleTypeDef hadc2;

/* ADC2 init function */
void MX_ADC2_Init(void)
{
90000390:	b580      	push	{r7, lr}
90000392:	b088      	sub	sp, #32
90000394:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
90000396:	463b      	mov	r3, r7
90000398:	2220      	movs	r2, #32
9000039a:	2100      	movs	r1, #0
9000039c:	4618      	mov	r0, r3
9000039e:	f009 fafb 	bl	90009998 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
900003a2:	4b2b      	ldr	r3, [pc, #172]	@ (90000450 <MX_ADC2_Init+0xc0>)
900003a4:	4a2b      	ldr	r2, [pc, #172]	@ (90000454 <MX_ADC2_Init+0xc4>)
900003a6:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV6;
900003a8:	4b29      	ldr	r3, [pc, #164]	@ (90000450 <MX_ADC2_Init+0xc0>)
900003aa:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
900003ae:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
900003b0:	4b27      	ldr	r3, [pc, #156]	@ (90000450 <MX_ADC2_Init+0xc0>)
900003b2:	2200      	movs	r2, #0
900003b4:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
900003b6:	4b26      	ldr	r3, [pc, #152]	@ (90000450 <MX_ADC2_Init+0xc0>)
900003b8:	2200      	movs	r2, #0
900003ba:	60da      	str	r2, [r3, #12]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
900003bc:	4b24      	ldr	r3, [pc, #144]	@ (90000450 <MX_ADC2_Init+0xc0>)
900003be:	2200      	movs	r2, #0
900003c0:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
900003c2:	4b23      	ldr	r3, [pc, #140]	@ (90000450 <MX_ADC2_Init+0xc0>)
900003c4:	2204      	movs	r2, #4
900003c6:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
900003c8:	4b21      	ldr	r3, [pc, #132]	@ (90000450 <MX_ADC2_Init+0xc0>)
900003ca:	2200      	movs	r2, #0
900003cc:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
900003ce:	4b20      	ldr	r3, [pc, #128]	@ (90000450 <MX_ADC2_Init+0xc0>)
900003d0:	2200      	movs	r2, #0
900003d2:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
900003d4:	4b1e      	ldr	r3, [pc, #120]	@ (90000450 <MX_ADC2_Init+0xc0>)
900003d6:	2201      	movs	r2, #1
900003d8:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
900003da:	4b1d      	ldr	r3, [pc, #116]	@ (90000450 <MX_ADC2_Init+0xc0>)
900003dc:	2200      	movs	r2, #0
900003de:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
900003e2:	4b1b      	ldr	r3, [pc, #108]	@ (90000450 <MX_ADC2_Init+0xc0>)
900003e4:	2200      	movs	r2, #0
900003e6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
900003e8:	4b19      	ldr	r3, [pc, #100]	@ (90000450 <MX_ADC2_Init+0xc0>)
900003ea:	2200      	movs	r2, #0
900003ec:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
900003ee:	4b18      	ldr	r3, [pc, #96]	@ (90000450 <MX_ADC2_Init+0xc0>)
900003f0:	2200      	movs	r2, #0
900003f2:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
900003f4:	4b16      	ldr	r3, [pc, #88]	@ (90000450 <MX_ADC2_Init+0xc0>)
900003f6:	2200      	movs	r2, #0
900003f8:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
900003fa:	4b15      	ldr	r3, [pc, #84]	@ (90000450 <MX_ADC2_Init+0xc0>)
900003fc:	2200      	movs	r2, #0
900003fe:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc2.Init.OversamplingMode = DISABLE;
90000400:	4b13      	ldr	r3, [pc, #76]	@ (90000450 <MX_ADC2_Init+0xc0>)
90000402:	2200      	movs	r2, #0
90000404:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
90000408:	4811      	ldr	r0, [pc, #68]	@ (90000450 <MX_ADC2_Init+0xc0>)
9000040a:	f001 fcbb 	bl	90001d84 <HAL_ADC_Init>
9000040e:	4603      	mov	r3, r0
90000410:	2b00      	cmp	r3, #0
90000412:	d001      	beq.n	90000418 <MX_ADC2_Init+0x88>
  {
    Error_Handler();
90000414:	f000 f9e0 	bl	900007d8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
90000418:	2301      	movs	r3, #1
9000041a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
9000041c:	2306      	movs	r3, #6
9000041e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
90000420:	2305      	movs	r3, #5
90000422:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
90000424:	237f      	movs	r3, #127	@ 0x7f
90000426:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
90000428:	2304      	movs	r3, #4
9000042a:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
9000042c:	2300      	movs	r3, #0
9000042e:	617b      	str	r3, [r7, #20]
  sConfig.OffsetSign = ADC_OFFSET_SIGN_NEGATIVE;
90000430:	2300      	movs	r3, #0
90000432:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
90000434:	463b      	mov	r3, r7
90000436:	4619      	mov	r1, r3
90000438:	4805      	ldr	r0, [pc, #20]	@ (90000450 <MX_ADC2_Init+0xc0>)
9000043a:	f001 ff95 	bl	90002368 <HAL_ADC_ConfigChannel>
9000043e:	4603      	mov	r3, r0
90000440:	2b00      	cmp	r3, #0
90000442:	d001      	beq.n	90000448 <MX_ADC2_Init+0xb8>
  {
    Error_Handler();
90000444:	f000 f9c8 	bl	900007d8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
90000448:	bf00      	nop
9000044a:	3720      	adds	r7, #32
9000044c:	46bd      	mov	sp, r7
9000044e:	bd80      	pop	{r7, pc}
90000450:	24000168 	.word	0x24000168
90000454:	40022100 	.word	0x40022100

90000458 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
90000458:	b580      	push	{r7, lr}
9000045a:	b0aa      	sub	sp, #168	@ 0xa8
9000045c:	af00      	add	r7, sp, #0
9000045e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
90000460:	f107 0394 	add.w	r3, r7, #148	@ 0x94
90000464:	2200      	movs	r2, #0
90000466:	601a      	str	r2, [r3, #0]
90000468:	605a      	str	r2, [r3, #4]
9000046a:	609a      	str	r2, [r3, #8]
9000046c:	60da      	str	r2, [r3, #12]
9000046e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
90000470:	f107 0310 	add.w	r3, r7, #16
90000474:	2284      	movs	r2, #132	@ 0x84
90000476:	2100      	movs	r1, #0
90000478:	4618      	mov	r0, r3
9000047a:	f009 fa8d 	bl	90009998 <memset>
  if(adcHandle->Instance==ADC2)
9000047e:	687b      	ldr	r3, [r7, #4]
90000480:	681b      	ldr	r3, [r3, #0]
90000482:	4a1f      	ldr	r2, [pc, #124]	@ (90000500 <HAL_ADC_MspInit+0xa8>)
90000484:	4293      	cmp	r3, r2
90000486:	d136      	bne.n	900004f6 <HAL_ADC_MspInit+0x9e>

  /* USER CODE END ADC2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
90000488:	2310      	movs	r3, #16
9000048a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2P;
9000048c:	2300      	movs	r3, #0
9000048e:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
90000490:	f107 0310 	add.w	r3, r7, #16
90000494:	4618      	mov	r0, r3
90000496:	f004 fc1d 	bl	90004cd4 <HAL_RCCEx_PeriphCLKConfig>
9000049a:	4603      	mov	r3, r0
9000049c:	2b00      	cmp	r3, #0
9000049e:	d001      	beq.n	900004a4 <HAL_ADC_MspInit+0x4c>
    {
      Error_Handler();
900004a0:	f000 f99a 	bl	900007d8 <Error_Handler>
    }

    /* ADC2 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
900004a4:	4b17      	ldr	r3, [pc, #92]	@ (90000504 <HAL_ADC_MspInit+0xac>)
900004a6:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
900004aa:	4a16      	ldr	r2, [pc, #88]	@ (90000504 <HAL_ADC_MspInit+0xac>)
900004ac:	f043 0320 	orr.w	r3, r3, #32
900004b0:	f8c2 3138 	str.w	r3, [r2, #312]	@ 0x138
900004b4:	4b13      	ldr	r3, [pc, #76]	@ (90000504 <HAL_ADC_MspInit+0xac>)
900004b6:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
900004ba:	60fb      	str	r3, [r7, #12]
900004bc:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
900004be:	4b11      	ldr	r3, [pc, #68]	@ (90000504 <HAL_ADC_MspInit+0xac>)
900004c0:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
900004c4:	4a0f      	ldr	r2, [pc, #60]	@ (90000504 <HAL_ADC_MspInit+0xac>)
900004c6:	f043 0301 	orr.w	r3, r3, #1
900004ca:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
900004ce:	4b0d      	ldr	r3, [pc, #52]	@ (90000504 <HAL_ADC_MspInit+0xac>)
900004d0:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
900004d4:	60bb      	str	r3, [r7, #8]
900004d6:	68bb      	ldr	r3, [r7, #8]
    /**ADC2 GPIO Configuration
    PA0     ------> ADC2_INP0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
900004d8:	2301      	movs	r3, #1
900004da:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
900004de:	2303      	movs	r3, #3
900004e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
900004e4:	2300      	movs	r3, #0
900004e6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
900004ea:	f107 0394 	add.w	r3, r7, #148	@ 0x94
900004ee:	4619      	mov	r1, r3
900004f0:	4805      	ldr	r0, [pc, #20]	@ (90000508 <HAL_ADC_MspInit+0xb0>)
900004f2:	f002 fdbd 	bl	90003070 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
900004f6:	bf00      	nop
900004f8:	37a8      	adds	r7, #168	@ 0xa8
900004fa:	46bd      	mov	sp, r7
900004fc:	bd80      	pop	{r7, pc}
900004fe:	bf00      	nop
90000500:	40022100 	.word	0x40022100
90000504:	58024400 	.word	0x58024400
90000508:	58020000 	.word	0x58020000

9000050c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
9000050c:	b580      	push	{r7, lr}
9000050e:	b088      	sub	sp, #32
90000510:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
90000512:	f107 030c 	add.w	r3, r7, #12
90000516:	2200      	movs	r2, #0
90000518:	601a      	str	r2, [r3, #0]
9000051a:	605a      	str	r2, [r3, #4]
9000051c:	609a      	str	r2, [r3, #8]
9000051e:	60da      	str	r2, [r3, #12]
90000520:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
90000522:	4b25      	ldr	r3, [pc, #148]	@ (900005b8 <MX_GPIO_Init+0xac>)
90000524:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
90000528:	4a23      	ldr	r2, [pc, #140]	@ (900005b8 <MX_GPIO_Init+0xac>)
9000052a:	f043 0304 	orr.w	r3, r3, #4
9000052e:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
90000532:	4b21      	ldr	r3, [pc, #132]	@ (900005b8 <MX_GPIO_Init+0xac>)
90000534:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
90000538:	60bb      	str	r3, [r7, #8]
9000053a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
9000053c:	4b1e      	ldr	r3, [pc, #120]	@ (900005b8 <MX_GPIO_Init+0xac>)
9000053e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
90000542:	4a1d      	ldr	r2, [pc, #116]	@ (900005b8 <MX_GPIO_Init+0xac>)
90000544:	f043 0301 	orr.w	r3, r3, #1
90000548:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
9000054c:	4b1a      	ldr	r3, [pc, #104]	@ (900005b8 <MX_GPIO_Init+0xac>)
9000054e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
90000552:	607b      	str	r3, [r7, #4]
90000554:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
90000556:	4b18      	ldr	r3, [pc, #96]	@ (900005b8 <MX_GPIO_Init+0xac>)
90000558:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
9000055c:	4a16      	ldr	r2, [pc, #88]	@ (900005b8 <MX_GPIO_Init+0xac>)
9000055e:	f043 0302 	orr.w	r3, r3, #2
90000562:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
90000566:	4b14      	ldr	r3, [pc, #80]	@ (900005b8 <MX_GPIO_Init+0xac>)
90000568:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
9000056c:	603b      	str	r3, [r7, #0]
9000056e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
90000570:	2200      	movs	r2, #0
90000572:	2104      	movs	r1, #4
90000574:	4811      	ldr	r0, [pc, #68]	@ (900005bc <MX_GPIO_Init+0xb0>)
90000576:	f002 fef3 	bl	90003360 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
9000057a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
9000057e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
90000580:	2300      	movs	r3, #0
90000582:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
90000584:	2302      	movs	r3, #2
90000586:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
90000588:	f107 030c 	add.w	r3, r7, #12
9000058c:	4619      	mov	r1, r3
9000058e:	480c      	ldr	r0, [pc, #48]	@ (900005c0 <MX_GPIO_Init+0xb4>)
90000590:	f002 fd6e 	bl	90003070 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
90000594:	2304      	movs	r3, #4
90000596:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
90000598:	2301      	movs	r3, #1
9000059a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
9000059c:	2300      	movs	r3, #0
9000059e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
900005a0:	2300      	movs	r3, #0
900005a2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
900005a4:	f107 030c 	add.w	r3, r7, #12
900005a8:	4619      	mov	r1, r3
900005aa:	4804      	ldr	r0, [pc, #16]	@ (900005bc <MX_GPIO_Init+0xb0>)
900005ac:	f002 fd60 	bl	90003070 <HAL_GPIO_Init>

}
900005b0:	bf00      	nop
900005b2:	3720      	adds	r7, #32
900005b4:	46bd      	mov	sp, r7
900005b6:	bd80      	pop	{r7, pc}
900005b8:	58024400 	.word	0x58024400
900005bc:	58020400 	.word	0x58020400
900005c0:	58020800 	.word	0x58020800

900005c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
900005c4:	b5f0      	push	{r4, r5, r6, r7, lr}
900005c6:	b09d      	sub	sp, #116	@ 0x74
900005c8:	af06      	add	r7, sp, #24
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
900005ca:	4b7c      	ldr	r3, [pc, #496]	@ (900007bc <main+0x1f8>)
900005cc:	695b      	ldr	r3, [r3, #20]
900005ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
900005d2:	2b00      	cmp	r3, #0
900005d4:	d11b      	bne.n	9000060e <main+0x4a>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
900005d6:	f3bf 8f4f 	dsb	sy
}
900005da:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
900005dc:	f3bf 8f6f 	isb	sy
}
900005e0:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
900005e2:	4b76      	ldr	r3, [pc, #472]	@ (900007bc <main+0x1f8>)
900005e4:	2200      	movs	r2, #0
900005e6:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
900005ea:	f3bf 8f4f 	dsb	sy
}
900005ee:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
900005f0:	f3bf 8f6f 	isb	sy
}
900005f4:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
900005f6:	4b71      	ldr	r3, [pc, #452]	@ (900007bc <main+0x1f8>)
900005f8:	695b      	ldr	r3, [r3, #20]
900005fa:	4a70      	ldr	r2, [pc, #448]	@ (900007bc <main+0x1f8>)
900005fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
90000600:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
90000602:	f3bf 8f4f 	dsb	sy
}
90000606:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
90000608:	f3bf 8f6f 	isb	sy
}
9000060c:	e000      	b.n	90000610 <main+0x4c>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
9000060e:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
90000610:	4b6a      	ldr	r3, [pc, #424]	@ (900007bc <main+0x1f8>)
90000612:	695b      	ldr	r3, [r3, #20]
90000614:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
90000618:	2b00      	cmp	r3, #0
9000061a:	d138      	bne.n	9000068e <main+0xca>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
9000061c:	4b67      	ldr	r3, [pc, #412]	@ (900007bc <main+0x1f8>)
9000061e:	2200      	movs	r2, #0
90000620:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
90000624:	f3bf 8f4f 	dsb	sy
}
90000628:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
9000062a:	4b64      	ldr	r3, [pc, #400]	@ (900007bc <main+0x1f8>)
9000062c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
90000630:	647b      	str	r3, [r7, #68]	@ 0x44

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
90000632:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
90000634:	0b5b      	lsrs	r3, r3, #13
90000636:	f3c3 030e 	ubfx	r3, r3, #0, #15
9000063a:	643b      	str	r3, [r7, #64]	@ 0x40
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
9000063c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
9000063e:	08db      	lsrs	r3, r3, #3
90000640:	f3c3 0309 	ubfx	r3, r3, #0, #10
90000644:	63fb      	str	r3, [r7, #60]	@ 0x3c
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
90000646:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
90000648:	015a      	lsls	r2, r3, #5
9000064a:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
9000064e:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
90000650:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
90000652:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
90000654:	4959      	ldr	r1, [pc, #356]	@ (900007bc <main+0x1f8>)
90000656:	4313      	orrs	r3, r2
90000658:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
9000065c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
9000065e:	1e5a      	subs	r2, r3, #1
90000660:	63fa      	str	r2, [r7, #60]	@ 0x3c
90000662:	2b00      	cmp	r3, #0
90000664:	d1ef      	bne.n	90000646 <main+0x82>
    } while(sets-- != 0U);
90000666:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
90000668:	1e5a      	subs	r2, r3, #1
9000066a:	643a      	str	r2, [r7, #64]	@ 0x40
9000066c:	2b00      	cmp	r3, #0
9000066e:	d1e5      	bne.n	9000063c <main+0x78>
  __ASM volatile ("dsb 0xF":::"memory");
90000670:	f3bf 8f4f 	dsb	sy
}
90000674:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
90000676:	4b51      	ldr	r3, [pc, #324]	@ (900007bc <main+0x1f8>)
90000678:	695b      	ldr	r3, [r3, #20]
9000067a:	4a50      	ldr	r2, [pc, #320]	@ (900007bc <main+0x1f8>)
9000067c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
90000680:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
90000682:	f3bf 8f4f 	dsb	sy
}
90000686:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
90000688:	f3bf 8f6f 	isb	sy
}
9000068c:	e000      	b.n	90000690 <main+0xcc>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
9000068e:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Update SystemCoreClock variable according to RCC registers values. */
  SystemCoreClockUpdate();
90000690:	f000 ff22 	bl	900014d8 <SystemCoreClockUpdate>

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
90000694:	f001 f858 	bl	90001748 <HAL_Init>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
90000698:	f7ff ff38 	bl	9000050c <MX_GPIO_Init>
  MX_RTC_Init();
9000069c:	f000 f8a2 	bl	900007e4 <MX_RTC_Init>
  MX_USB_DEVICE_Init();
900006a0:	f000 f9fe 	bl	90000aa0 <MX_USB_DEVICE_Init>
  MX_ADC2_Init();
900006a4:	f7ff fe74 	bl	90000390 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
  if (HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED) != HAL_OK)
900006a8:	217f      	movs	r1, #127	@ 0x7f
900006aa:	4845      	ldr	r0, [pc, #276]	@ (900007c0 <main+0x1fc>)
900006ac:	f002 fb6e 	bl	90002d8c <HAL_ADCEx_Calibration_Start>
900006b0:	4603      	mov	r3, r0
900006b2:	2b00      	cmp	r3, #0
900006b4:	d001      	beq.n	900006ba <main+0xf6>
  {
    /* Calibration Error */
    Error_Handler();
900006b6:	f000 f88f 	bl	900007d8 <Error_Handler>
  }
  
	uint32_t tick = 0,tick_button = 0;
900006ba:	2300      	movs	r3, #0
900006bc:	653b      	str	r3, [r7, #80]	@ 0x50
900006be:	2300      	movs	r3, #0
900006c0:	657b      	str	r3, [r7, #84]	@ 0x54
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		tick = HAL_GetTick();
900006c2:	f001 f8a9 	bl	90001818 <HAL_GetTick>
900006c6:	6538      	str	r0, [r7, #80]	@ 0x50
    if(tick >= tick_button)
900006c8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
900006ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
900006cc:	429a      	cmp	r2, r3
900006ce:	d3f8      	bcc.n	900006c2 <main+0xfe>
    {
      if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_13))
900006d0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
900006d4:	483b      	ldr	r0, [pc, #236]	@ (900007c4 <main+0x200>)
900006d6:	f002 fe2b 	bl	90003330 <HAL_GPIO_ReadPin>
900006da:	4603      	mov	r3, r0
900006dc:	2b00      	cmp	r3, #0
900006de:	d007      	beq.n	900006f0 <main+0x12c>
      {
        tick_button = tick + 100;
900006e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
900006e2:	3364      	adds	r3, #100	@ 0x64
900006e4:	657b      	str	r3, [r7, #84]	@ 0x54
        HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_2);
900006e6:	2104      	movs	r1, #4
900006e8:	4837      	ldr	r0, [pc, #220]	@ (900007c8 <main+0x204>)
900006ea:	f002 fe51 	bl	90003390 <HAL_GPIO_TogglePin>
900006ee:	e7e8      	b.n	900006c2 <main+0xfe>
      }
      else
      {
        tick_button = tick + 500;
900006f0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
900006f2:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
900006f6:	657b      	str	r3, [r7, #84]	@ 0x54
        static uint8_t Seconds_o;
        uint8_t text[30];
        int text_lenth;
        
        /* Get the RTC current Time */
        HAL_RTC_GetTime(&hrtc, &stimestructureget, RTC_FORMAT_BIN);
900006f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
900006fc:	2200      	movs	r2, #0
900006fe:	4619      	mov	r1, r3
90000700:	4832      	ldr	r0, [pc, #200]	@ (900007cc <main+0x208>)
90000702:	f005 fb09 	bl	90005d18 <HAL_RTC_GetTime>
        /* Get the RTC current Date */
        HAL_RTC_GetDate(&hrtc, &sdatestructureget, RTC_FORMAT_BIN);
90000706:	f107 0338 	add.w	r3, r7, #56	@ 0x38
9000070a:	2200      	movs	r2, #0
9000070c:	4619      	mov	r1, r3
9000070e:	482f      	ldr	r0, [pc, #188]	@ (900007cc <main+0x208>)
90000710:	f005 fbea 	bl	90005ee8 <HAL_RTC_GetDate>
        
        if(Seconds_o != stimestructureget.Seconds)
90000714:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
90000718:	4b2d      	ldr	r3, [pc, #180]	@ (900007d0 <main+0x20c>)
9000071a:	781b      	ldrb	r3, [r3, #0]
9000071c:	429a      	cmp	r2, r3
9000071e:	d047      	beq.n	900007b0 <main+0x1ec>
        {
          Seconds_o = stimestructureget.Seconds;
90000720:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
90000724:	4b2a      	ldr	r3, [pc, #168]	@ (900007d0 <main+0x20c>)
90000726:	701a      	strb	r2, [r3, #0]
          
          HAL_GPIO_WritePin(GPIOB,GPIO_PIN_2,GPIO_PIN_SET);
90000728:	2201      	movs	r2, #1
9000072a:	2104      	movs	r1, #4
9000072c:	4826      	ldr	r0, [pc, #152]	@ (900007c8 <main+0x204>)
9000072e:	f002 fe17 	bl	90003360 <HAL_GPIO_WritePin>
          
          if (HAL_ADC_Start(&hadc2) != HAL_OK)
90000732:	4823      	ldr	r0, [pc, #140]	@ (900007c0 <main+0x1fc>)
90000734:	f001 fc78 	bl	90002028 <HAL_ADC_Start>
90000738:	4603      	mov	r3, r0
9000073a:	2b00      	cmp	r3, #0
9000073c:	d001      	beq.n	90000742 <main+0x17e>
          {
            /* ADC conversion start error */
            Error_Handler();
9000073e:	f000 f84b 	bl	900007d8 <Error_Handler>
          }

          /* Wait for ADC conversion completed */
          if (HAL_ADC_PollForConversion(&hadc2, 10) != HAL_OK)
90000742:	210a      	movs	r1, #10
90000744:	481e      	ldr	r0, [pc, #120]	@ (900007c0 <main+0x1fc>)
90000746:	f001 fd29 	bl	9000219c <HAL_ADC_PollForConversion>
9000074a:	4603      	mov	r3, r0
9000074c:	2b00      	cmp	r3, #0
9000074e:	d001      	beq.n	90000754 <main+0x190>
          {
            /* End Of Conversion flag not set on time */
            Error_Handler();
90000750:	f000 f842 	bl	900007d8 <Error_Handler>
          }

          /* Retrieve ADC conversion data */
          uint16_t uhADCxConvertedData = HAL_ADC_GetValue(&hadc2);
90000754:	481a      	ldr	r0, [pc, #104]	@ (900007c0 <main+0x1fc>)
90000756:	f001 fdf9 	bl	9000234c <HAL_ADC_GetValue>
9000075a:	4603      	mov	r3, r0
9000075c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
          text_lenth = sprintf((char *) &text,"20%02d.%02d.%02d %02d:%02d %02d %d\r\n",sdatestructureget.Year,sdatestructureget.Month,sdatestructureget.Date, \
90000760:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
90000764:	461e      	mov	r6, r3
90000766:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
9000076a:	469c      	mov	ip, r3
9000076c:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
90000770:	461a      	mov	r2, r3
                                            stimestructureget.Hours,stimestructureget.Minutes,stimestructureget.Seconds,uhADCxConvertedData);
90000772:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
          text_lenth = sprintf((char *) &text,"20%02d.%02d.%02d %02d:%02d %02d %d\r\n",sdatestructureget.Year,sdatestructureget.Month,sdatestructureget.Date, \
90000776:	4619      	mov	r1, r3
                                            stimestructureget.Hours,stimestructureget.Minutes,stimestructureget.Seconds,uhADCxConvertedData);
90000778:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
          text_lenth = sprintf((char *) &text,"20%02d.%02d.%02d %02d:%02d %02d %d\r\n",sdatestructureget.Year,sdatestructureget.Month,sdatestructureget.Date, \
9000077c:	461c      	mov	r4, r3
                                            stimestructureget.Hours,stimestructureget.Minutes,stimestructureget.Seconds,uhADCxConvertedData);
9000077e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
          text_lenth = sprintf((char *) &text,"20%02d.%02d.%02d %02d:%02d %02d %d\r\n",sdatestructureget.Year,sdatestructureget.Month,sdatestructureget.Date, \
90000782:	461d      	mov	r5, r3
90000784:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
90000788:	1d38      	adds	r0, r7, #4
9000078a:	9304      	str	r3, [sp, #16]
9000078c:	9503      	str	r5, [sp, #12]
9000078e:	9402      	str	r4, [sp, #8]
90000790:	9101      	str	r1, [sp, #4]
90000792:	9200      	str	r2, [sp, #0]
90000794:	4663      	mov	r3, ip
90000796:	4632      	mov	r2, r6
90000798:	490e      	ldr	r1, [pc, #56]	@ (900007d4 <main+0x210>)
9000079a:	f009 f8db 	bl	90009954 <siprintf>
9000079e:	64b8      	str	r0, [r7, #72]	@ 0x48
          CDC_Transmit_HS(text,text_lenth);
900007a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
900007a2:	b29a      	uxth	r2, r3
900007a4:	1d3b      	adds	r3, r7, #4
900007a6:	4611      	mov	r1, r2
900007a8:	4618      	mov	r0, r3
900007aa:	f000 fa37 	bl	90000c1c <CDC_Transmit_HS>
900007ae:	e788      	b.n	900006c2 <main+0xfe>
        }
        else
        {
          HAL_GPIO_WritePin(GPIOB,GPIO_PIN_2,GPIO_PIN_RESET);
900007b0:	2200      	movs	r2, #0
900007b2:	2104      	movs	r1, #4
900007b4:	4804      	ldr	r0, [pc, #16]	@ (900007c8 <main+0x204>)
900007b6:	f002 fdd3 	bl	90003360 <HAL_GPIO_WritePin>
		tick = HAL_GetTick();
900007ba:	e782      	b.n	900006c2 <main+0xfe>
900007bc:	e000ed00 	.word	0xe000ed00
900007c0:	24000168 	.word	0x24000168
900007c4:	58020800 	.word	0x58020800
900007c8:	58020400 	.word	0x58020400
900007cc:	240001d4 	.word	0x240001d4
900007d0:	240001d0 	.word	0x240001d0
900007d4:	9000a2ac 	.word	0x9000a2ac

900007d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
900007d8:	b480      	push	{r7}
900007da:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
900007dc:	b672      	cpsid	i
}
900007de:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
900007e0:	bf00      	nop
900007e2:	e7fd      	b.n	900007e0 <Error_Handler+0x8>

900007e4 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
900007e4:	b580      	push	{r7, lr}
900007e6:	b08e      	sub	sp, #56	@ 0x38
900007e8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_PrivilegeStateTypeDef privilegeState = {0};
900007ea:	f107 031c 	add.w	r3, r7, #28
900007ee:	2200      	movs	r2, #0
900007f0:	601a      	str	r2, [r3, #0]
900007f2:	605a      	str	r2, [r3, #4]
900007f4:	609a      	str	r2, [r3, #8]
900007f6:	60da      	str	r2, [r3, #12]
900007f8:	611a      	str	r2, [r3, #16]
900007fa:	615a      	str	r2, [r3, #20]
900007fc:	619a      	str	r2, [r3, #24]
  RTC_TimeTypeDef sTime = {0};
900007fe:	f107 0308 	add.w	r3, r7, #8
90000802:	2200      	movs	r2, #0
90000804:	601a      	str	r2, [r3, #0]
90000806:	605a      	str	r2, [r3, #4]
90000808:	609a      	str	r2, [r3, #8]
9000080a:	60da      	str	r2, [r3, #12]
9000080c:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
9000080e:	2300      	movs	r3, #0
90000810:	607b      	str	r3, [r7, #4]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
90000812:	4b33      	ldr	r3, [pc, #204]	@ (900008e0 <MX_RTC_Init+0xfc>)
90000814:	4a33      	ldr	r2, [pc, #204]	@ (900008e4 <MX_RTC_Init+0x100>)
90000816:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
90000818:	4b31      	ldr	r3, [pc, #196]	@ (900008e0 <MX_RTC_Init+0xfc>)
9000081a:	2200      	movs	r2, #0
9000081c:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
9000081e:	4b30      	ldr	r3, [pc, #192]	@ (900008e0 <MX_RTC_Init+0xfc>)
90000820:	227f      	movs	r2, #127	@ 0x7f
90000822:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
90000824:	4b2e      	ldr	r3, [pc, #184]	@ (900008e0 <MX_RTC_Init+0xfc>)
90000826:	22ff      	movs	r2, #255	@ 0xff
90000828:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
9000082a:	4b2d      	ldr	r3, [pc, #180]	@ (900008e0 <MX_RTC_Init+0xfc>)
9000082c:	2200      	movs	r2, #0
9000082e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
90000830:	4b2b      	ldr	r3, [pc, #172]	@ (900008e0 <MX_RTC_Init+0xfc>)
90000832:	2200      	movs	r2, #0
90000834:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
90000836:	4b2a      	ldr	r3, [pc, #168]	@ (900008e0 <MX_RTC_Init+0xfc>)
90000838:	2200      	movs	r2, #0
9000083a:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
9000083c:	4b28      	ldr	r3, [pc, #160]	@ (900008e0 <MX_RTC_Init+0xfc>)
9000083e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
90000842:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
90000844:	4b26      	ldr	r3, [pc, #152]	@ (900008e0 <MX_RTC_Init+0xfc>)
90000846:	2200      	movs	r2, #0
90000848:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_NONE;
9000084a:	4b25      	ldr	r3, [pc, #148]	@ (900008e0 <MX_RTC_Init+0xfc>)
9000084c:	2200      	movs	r2, #0
9000084e:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
90000850:	4823      	ldr	r0, [pc, #140]	@ (900008e0 <MX_RTC_Init+0xfc>)
90000852:	f005 f943 	bl	90005adc <HAL_RTC_Init>
90000856:	4603      	mov	r3, r0
90000858:	2b00      	cmp	r3, #0
9000085a:	d001      	beq.n	90000860 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
9000085c:	f7ff ffbc 	bl	900007d8 <Error_Handler>
  }
  privilegeState.rtcPrivilegeFull = RTC_PRIVILEGE_FULL_NO;
90000860:	2300      	movs	r3, #0
90000862:	61fb      	str	r3, [r7, #28]
  privilegeState.backupRegisterPrivZone = RTC_PRIVILEGE_BKUP_ZONE_NONE;
90000864:	2300      	movs	r3, #0
90000866:	62bb      	str	r3, [r7, #40]	@ 0x28
  privilegeState.backupRegisterStartZone2 = RTC_BKP_DR0;
90000868:	2300      	movs	r3, #0
9000086a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  privilegeState.backupRegisterStartZone3 = RTC_BKP_DR0;
9000086c:	2300      	movs	r3, #0
9000086e:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_RTCEx_PrivilegeModeSet(&hrtc, &privilegeState) != HAL_OK)
90000870:	f107 031c 	add.w	r3, r7, #28
90000874:	4619      	mov	r1, r3
90000876:	481a      	ldr	r0, [pc, #104]	@ (900008e0 <MX_RTC_Init+0xfc>)
90000878:	f005 fc6c 	bl	90006154 <HAL_RTCEx_PrivilegeModeSet>
9000087c:	4603      	mov	r3, r0
9000087e:	2b00      	cmp	r3, #0
90000880:	d001      	beq.n	90000886 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
90000882:	f7ff ffa9 	bl	900007d8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
90000886:	2300      	movs	r3, #0
90000888:	723b      	strb	r3, [r7, #8]
  sTime.Minutes = 0x0;
9000088a:	2300      	movs	r3, #0
9000088c:	727b      	strb	r3, [r7, #9]
  sTime.Seconds = 0x0;
9000088e:	2300      	movs	r3, #0
90000890:	72bb      	strb	r3, [r7, #10]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
90000892:	2300      	movs	r3, #0
90000894:	617b      	str	r3, [r7, #20]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
90000896:	2300      	movs	r3, #0
90000898:	61bb      	str	r3, [r7, #24]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
9000089a:	f107 0308 	add.w	r3, r7, #8
9000089e:	2201      	movs	r2, #1
900008a0:	4619      	mov	r1, r3
900008a2:	480f      	ldr	r0, [pc, #60]	@ (900008e0 <MX_RTC_Init+0xfc>)
900008a4:	f005 f9a6 	bl	90005bf4 <HAL_RTC_SetTime>
900008a8:	4603      	mov	r3, r0
900008aa:	2b00      	cmp	r3, #0
900008ac:	d001      	beq.n	900008b2 <MX_RTC_Init+0xce>
  {
    Error_Handler();
900008ae:	f7ff ff93 	bl	900007d8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
900008b2:	2301      	movs	r3, #1
900008b4:	713b      	strb	r3, [r7, #4]
  sDate.Month = RTC_MONTH_JANUARY;
900008b6:	2301      	movs	r3, #1
900008b8:	717b      	strb	r3, [r7, #5]
  sDate.Date = 0x1;
900008ba:	2301      	movs	r3, #1
900008bc:	71bb      	strb	r3, [r7, #6]
  sDate.Year = 0x25;
900008be:	2325      	movs	r3, #37	@ 0x25
900008c0:	71fb      	strb	r3, [r7, #7]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
900008c2:	1d3b      	adds	r3, r7, #4
900008c4:	2201      	movs	r2, #1
900008c6:	4619      	mov	r1, r3
900008c8:	4805      	ldr	r0, [pc, #20]	@ (900008e0 <MX_RTC_Init+0xfc>)
900008ca:	f005 fa87 	bl	90005ddc <HAL_RTC_SetDate>
900008ce:	4603      	mov	r3, r0
900008d0:	2b00      	cmp	r3, #0
900008d2:	d001      	beq.n	900008d8 <MX_RTC_Init+0xf4>
  {
    Error_Handler();
900008d4:	f7ff ff80 	bl	900007d8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
900008d8:	bf00      	nop
900008da:	3738      	adds	r7, #56	@ 0x38
900008dc:	46bd      	mov	sp, r7
900008de:	bd80      	pop	{r7, pc}
900008e0:	240001d4 	.word	0x240001d4
900008e4:	58004000 	.word	0x58004000

900008e8 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
900008e8:	b580      	push	{r7, lr}
900008ea:	b0a4      	sub	sp, #144	@ 0x90
900008ec:	af00      	add	r7, sp, #0
900008ee:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
900008f0:	f107 030c 	add.w	r3, r7, #12
900008f4:	2284      	movs	r2, #132	@ 0x84
900008f6:	2100      	movs	r1, #0
900008f8:	4618      	mov	r0, r3
900008fa:	f009 f84d 	bl	90009998 <memset>
  if(rtcHandle->Instance==RTC)
900008fe:	687b      	ldr	r3, [r7, #4]
90000900:	681b      	ldr	r3, [r3, #0]
90000902:	4a15      	ldr	r2, [pc, #84]	@ (90000958 <HAL_RTC_MspInit+0x70>)
90000904:	4293      	cmp	r3, r2
90000906:	d123      	bne.n	90000950 <HAL_RTC_MspInit+0x68>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
90000908:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
9000090c:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
9000090e:	f44f 7380 	mov.w	r3, #256	@ 0x100
90000912:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
90000916:	f107 030c 	add.w	r3, r7, #12
9000091a:	4618      	mov	r0, r3
9000091c:	f004 f9da 	bl	90004cd4 <HAL_RCCEx_PeriphCLKConfig>
90000920:	4603      	mov	r3, r0
90000922:	2b00      	cmp	r3, #0
90000924:	d001      	beq.n	9000092a <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
90000926:	f7ff ff57 	bl	900007d8 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
9000092a:	4b0c      	ldr	r3, [pc, #48]	@ (9000095c <HAL_RTC_MspInit+0x74>)
9000092c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
9000092e:	4a0b      	ldr	r2, [pc, #44]	@ (9000095c <HAL_RTC_MspInit+0x74>)
90000930:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
90000934:	6713      	str	r3, [r2, #112]	@ 0x70
    __HAL_RCC_RTCAPB_CLK_ENABLE();
90000936:	4b09      	ldr	r3, [pc, #36]	@ (9000095c <HAL_RTC_MspInit+0x74>)
90000938:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
9000093c:	4a07      	ldr	r2, [pc, #28]	@ (9000095c <HAL_RTC_MspInit+0x74>)
9000093e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
90000942:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
90000946:	4b05      	ldr	r3, [pc, #20]	@ (9000095c <HAL_RTC_MspInit+0x74>)
90000948:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
9000094c:	60bb      	str	r3, [r7, #8]
9000094e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
90000950:	bf00      	nop
90000952:	3790      	adds	r7, #144	@ 0x90
90000954:	46bd      	mov	sp, r7
90000956:	bd80      	pop	{r7, pc}
90000958:	58004000 	.word	0x58004000
9000095c:	58024400 	.word	0x58024400

90000960 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
90000960:	b580      	push	{r7, lr}
90000962:	af00      	add	r7, sp, #0

  /* USER CODE END MspInit 0 */

  /* System interrupt init*/

  HAL_PWREx_EnableUSBHSregulator();
90000964:	f004 f818 	bl	90004998 <HAL_PWREx_EnableUSBHSregulator>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
90000968:	bf00      	nop
9000096a:	bd80      	pop	{r7, pc}

9000096c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
9000096c:	b480      	push	{r7}
9000096e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
90000970:	bf00      	nop
90000972:	e7fd      	b.n	90000970 <NMI_Handler+0x4>

90000974 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
90000974:	b480      	push	{r7}
90000976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
90000978:	bf00      	nop
9000097a:	e7fd      	b.n	90000978 <HardFault_Handler+0x4>

9000097c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
9000097c:	b480      	push	{r7}
9000097e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
90000980:	bf00      	nop
90000982:	e7fd      	b.n	90000980 <MemManage_Handler+0x4>

90000984 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
90000984:	b480      	push	{r7}
90000986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
90000988:	bf00      	nop
9000098a:	e7fd      	b.n	90000988 <BusFault_Handler+0x4>

9000098c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
9000098c:	b480      	push	{r7}
9000098e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
90000990:	bf00      	nop
90000992:	e7fd      	b.n	90000990 <UsageFault_Handler+0x4>

90000994 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
90000994:	b480      	push	{r7}
90000996:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
90000998:	bf00      	nop
9000099a:	46bd      	mov	sp, r7
9000099c:	f85d 7b04 	ldr.w	r7, [sp], #4
900009a0:	4770      	bx	lr

900009a2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
900009a2:	b480      	push	{r7}
900009a4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
900009a6:	bf00      	nop
900009a8:	46bd      	mov	sp, r7
900009aa:	f85d 7b04 	ldr.w	r7, [sp], #4
900009ae:	4770      	bx	lr

900009b0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
900009b0:	b480      	push	{r7}
900009b2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
900009b4:	bf00      	nop
900009b6:	46bd      	mov	sp, r7
900009b8:	f85d 7b04 	ldr.w	r7, [sp], #4
900009bc:	4770      	bx	lr

900009be <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
900009be:	b580      	push	{r7, lr}
900009c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
900009c2:	f000 ff15 	bl	900017f0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
900009c6:	bf00      	nop
900009c8:	bd80      	pop	{r7, pc}
	...

900009cc <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB OTG HS interrupt.
  */
void OTG_HS_IRQHandler(void)
{
900009cc:	b580      	push	{r7, lr}
900009ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
900009d0:	4802      	ldr	r0, [pc, #8]	@ (900009dc <OTG_HS_IRQHandler+0x10>)
900009d2:	f002 fe44 	bl	9000365e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
900009d6:	bf00      	nop
900009d8:	bd80      	pop	{r7, pc}
900009da:	bf00      	nop
900009dc:	24001524 	.word	0x24001524

900009e0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
900009e0:	b580      	push	{r7, lr}
900009e2:	b086      	sub	sp, #24
900009e4:	af00      	add	r7, sp, #0
900009e6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
900009e8:	4a14      	ldr	r2, [pc, #80]	@ (90000a3c <_sbrk+0x5c>)
900009ea:	4b15      	ldr	r3, [pc, #84]	@ (90000a40 <_sbrk+0x60>)
900009ec:	1ad3      	subs	r3, r2, r3
900009ee:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
900009f0:	697b      	ldr	r3, [r7, #20]
900009f2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
900009f4:	4b13      	ldr	r3, [pc, #76]	@ (90000a44 <_sbrk+0x64>)
900009f6:	681b      	ldr	r3, [r3, #0]
900009f8:	2b00      	cmp	r3, #0
900009fa:	d102      	bne.n	90000a02 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
900009fc:	4b11      	ldr	r3, [pc, #68]	@ (90000a44 <_sbrk+0x64>)
900009fe:	4a12      	ldr	r2, [pc, #72]	@ (90000a48 <_sbrk+0x68>)
90000a00:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
90000a02:	4b10      	ldr	r3, [pc, #64]	@ (90000a44 <_sbrk+0x64>)
90000a04:	681a      	ldr	r2, [r3, #0]
90000a06:	687b      	ldr	r3, [r7, #4]
90000a08:	4413      	add	r3, r2
90000a0a:	693a      	ldr	r2, [r7, #16]
90000a0c:	429a      	cmp	r2, r3
90000a0e:	d207      	bcs.n	90000a20 <_sbrk+0x40>
  {
    errno = ENOMEM;
90000a10:	f008 ffca 	bl	900099a8 <__errno>
90000a14:	4603      	mov	r3, r0
90000a16:	220c      	movs	r2, #12
90000a18:	601a      	str	r2, [r3, #0]
    return (void *)-1;
90000a1a:	f04f 33ff 	mov.w	r3, #4294967295
90000a1e:	e009      	b.n	90000a34 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
90000a20:	4b08      	ldr	r3, [pc, #32]	@ (90000a44 <_sbrk+0x64>)
90000a22:	681b      	ldr	r3, [r3, #0]
90000a24:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
90000a26:	4b07      	ldr	r3, [pc, #28]	@ (90000a44 <_sbrk+0x64>)
90000a28:	681a      	ldr	r2, [r3, #0]
90000a2a:	687b      	ldr	r3, [r7, #4]
90000a2c:	4413      	add	r3, r2
90000a2e:	4a05      	ldr	r2, [pc, #20]	@ (90000a44 <_sbrk+0x64>)
90000a30:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
90000a32:	68fb      	ldr	r3, [r7, #12]
}
90000a34:	4618      	mov	r0, r3
90000a36:	3718      	adds	r7, #24
90000a38:	46bd      	mov	sp, r7
90000a3a:	bd80      	pop	{r7, pc}
90000a3c:	20010000 	.word	0x20010000
90000a40:	00000800 	.word	0x00000800
90000a44:	24000204 	.word	0x24000204
90000a48:	20000000 	.word	0x20000000

90000a4c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
90000a4c:	480d      	ldr	r0, [pc, #52]	@ (90000a84 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
90000a4e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
90000a50:	f000 fd2c 	bl	900014ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
90000a54:	480c      	ldr	r0, [pc, #48]	@ (90000a88 <LoopForever+0x6>)
  ldr r1, =_edata
90000a56:	490d      	ldr	r1, [pc, #52]	@ (90000a8c <LoopForever+0xa>)
  ldr r2, =_sidata
90000a58:	4a0d      	ldr	r2, [pc, #52]	@ (90000a90 <LoopForever+0xe>)
  movs r3, #0
90000a5a:	2300      	movs	r3, #0
  b LoopCopyDataInit
90000a5c:	e002      	b.n	90000a64 <LoopCopyDataInit>

90000a5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
90000a5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
90000a60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
90000a62:	3304      	adds	r3, #4

90000a64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
90000a64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
90000a66:	428c      	cmp	r4, r1
  bcc CopyDataInit
90000a68:	d3f9      	bcc.n	90000a5e <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
90000a6a:	4a0a      	ldr	r2, [pc, #40]	@ (90000a94 <LoopForever+0x12>)
  ldr r4, =_ebss
90000a6c:	4c0a      	ldr	r4, [pc, #40]	@ (90000a98 <LoopForever+0x16>)
  movs r3, #0
90000a6e:	2300      	movs	r3, #0
  b LoopFillZerobss
90000a70:	e001      	b.n	90000a76 <LoopFillZerobss>

90000a72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
90000a72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
90000a74:	3204      	adds	r2, #4

90000a76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
90000a76:	42a2      	cmp	r2, r4
  bcc FillZerobss
90000a78:	d3fb      	bcc.n	90000a72 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
90000a7a:	f008 ff9b 	bl	900099b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
90000a7e:	f7ff fda1 	bl	900005c4 <main>

90000a82 <LoopForever>:

LoopForever:
  b LoopForever
90000a82:	e7fe      	b.n	90000a82 <LoopForever>
  ldr   r0, =_estack
90000a84:	20010000 	.word	0x20010000
  ldr r0, =_sdata
90000a88:	24000000 	.word	0x24000000
  ldr r1, =_edata
90000a8c:	2400014c 	.word	0x2400014c
  ldr r2, =_sidata
90000a90:	9000a368 	.word	0x9000a368
  ldr r2, =_sbss
90000a94:	2400014c 	.word	0x2400014c
  ldr r4, =_ebss
90000a98:	24001d78 	.word	0x24001d78

90000a9c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
90000a9c:	e7fe      	b.n	90000a9c <ADC1_2_IRQHandler>
	...

90000aa0 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
90000aa0:	b580      	push	{r7, lr}
90000aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &CDC_Desc, DEVICE_HS) != USBD_OK)
90000aa4:	2201      	movs	r2, #1
90000aa6:	4912      	ldr	r1, [pc, #72]	@ (90000af0 <MX_USB_DEVICE_Init+0x50>)
90000aa8:	4812      	ldr	r0, [pc, #72]	@ (90000af4 <MX_USB_DEVICE_Init+0x54>)
90000aaa:	f007 fc35 	bl	90008318 <USBD_Init>
90000aae:	4603      	mov	r3, r0
90000ab0:	2b00      	cmp	r3, #0
90000ab2:	d001      	beq.n	90000ab8 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
90000ab4:	f7ff fe90 	bl	900007d8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_CDC) != USBD_OK)
90000ab8:	490f      	ldr	r1, [pc, #60]	@ (90000af8 <MX_USB_DEVICE_Init+0x58>)
90000aba:	480e      	ldr	r0, [pc, #56]	@ (90000af4 <MX_USB_DEVICE_Init+0x54>)
90000abc:	f007 fc5c 	bl	90008378 <USBD_RegisterClass>
90000ac0:	4603      	mov	r3, r0
90000ac2:	2b00      	cmp	r3, #0
90000ac4:	d001      	beq.n	90000aca <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
90000ac6:	f7ff fe87 	bl	900007d8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceHS, &USBD_Interface_fops_HS) != USBD_OK)
90000aca:	490c      	ldr	r1, [pc, #48]	@ (90000afc <MX_USB_DEVICE_Init+0x5c>)
90000acc:	4809      	ldr	r0, [pc, #36]	@ (90000af4 <MX_USB_DEVICE_Init+0x54>)
90000ace:	f007 fb53 	bl	90008178 <USBD_CDC_RegisterInterface>
90000ad2:	4603      	mov	r3, r0
90000ad4:	2b00      	cmp	r3, #0
90000ad6:	d001      	beq.n	90000adc <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
90000ad8:	f7ff fe7e 	bl	900007d8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
90000adc:	4805      	ldr	r0, [pc, #20]	@ (90000af4 <MX_USB_DEVICE_Init+0x54>)
90000ade:	f007 fc81 	bl	900083e4 <USBD_Start>
90000ae2:	4603      	mov	r3, r0
90000ae4:	2b00      	cmp	r3, #0
90000ae6:	d001      	beq.n	90000aec <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
90000ae8:	f7ff fe76 	bl	900007d8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
90000aec:	bf00      	nop
90000aee:	bd80      	pop	{r7, pc}
90000af0:	24000014 	.word	0x24000014
90000af4:	24000208 	.word	0x24000208
90000af8:	2400007c 	.word	0x2400007c
90000afc:	24000000 	.word	0x24000000

90000b00 <CDC_Init_HS>:
/**
  * @brief  Initializes the CDC media low layer over the USB HS IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_HS(void)
{
90000b00:	b580      	push	{r7, lr}
90000b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, UserTxBufferHS, 0);
90000b04:	2200      	movs	r2, #0
90000b06:	4905      	ldr	r1, [pc, #20]	@ (90000b1c <CDC_Init_HS+0x1c>)
90000b08:	4805      	ldr	r0, [pc, #20]	@ (90000b20 <CDC_Init_HS+0x20>)
90000b0a:	f007 fb4f 	bl	900081ac <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, UserRxBufferHS);
90000b0e:	4905      	ldr	r1, [pc, #20]	@ (90000b24 <CDC_Init_HS+0x24>)
90000b10:	4803      	ldr	r0, [pc, #12]	@ (90000b20 <CDC_Init_HS+0x20>)
90000b12:	f007 fb6d 	bl	900081f0 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
90000b16:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
90000b18:	4618      	mov	r0, r3
90000b1a:	bd80      	pop	{r7, pc}
90000b1c:	24000ce4 	.word	0x24000ce4
90000b20:	24000208 	.word	0x24000208
90000b24:	240004e4 	.word	0x240004e4

90000b28 <CDC_DeInit_HS>:
  * @brief  DeInitializes the CDC media low layer
  * @param  None
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_HS(void)
{
90000b28:	b480      	push	{r7}
90000b2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 9 */
  return (USBD_OK);
90000b2c:	2300      	movs	r3, #0
  /* USER CODE END 9 */
}
90000b2e:	4618      	mov	r0, r3
90000b30:	46bd      	mov	sp, r7
90000b32:	f85d 7b04 	ldr.w	r7, [sp], #4
90000b36:	4770      	bx	lr

90000b38 <CDC_Control_HS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_HS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
90000b38:	b480      	push	{r7}
90000b3a:	b083      	sub	sp, #12
90000b3c:	af00      	add	r7, sp, #0
90000b3e:	4603      	mov	r3, r0
90000b40:	6039      	str	r1, [r7, #0]
90000b42:	71fb      	strb	r3, [r7, #7]
90000b44:	4613      	mov	r3, r2
90000b46:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 10 */
  switch(cmd)
90000b48:	79fb      	ldrb	r3, [r7, #7]
90000b4a:	2b23      	cmp	r3, #35	@ 0x23
90000b4c:	d84a      	bhi.n	90000be4 <CDC_Control_HS+0xac>
90000b4e:	a201      	add	r2, pc, #4	@ (adr r2, 90000b54 <CDC_Control_HS+0x1c>)
90000b50:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
90000b54:	90000be5 	.word	0x90000be5
90000b58:	90000be5 	.word	0x90000be5
90000b5c:	90000be5 	.word	0x90000be5
90000b60:	90000be5 	.word	0x90000be5
90000b64:	90000be5 	.word	0x90000be5
90000b68:	90000be5 	.word	0x90000be5
90000b6c:	90000be5 	.word	0x90000be5
90000b70:	90000be5 	.word	0x90000be5
90000b74:	90000be5 	.word	0x90000be5
90000b78:	90000be5 	.word	0x90000be5
90000b7c:	90000be5 	.word	0x90000be5
90000b80:	90000be5 	.word	0x90000be5
90000b84:	90000be5 	.word	0x90000be5
90000b88:	90000be5 	.word	0x90000be5
90000b8c:	90000be5 	.word	0x90000be5
90000b90:	90000be5 	.word	0x90000be5
90000b94:	90000be5 	.word	0x90000be5
90000b98:	90000be5 	.word	0x90000be5
90000b9c:	90000be5 	.word	0x90000be5
90000ba0:	90000be5 	.word	0x90000be5
90000ba4:	90000be5 	.word	0x90000be5
90000ba8:	90000be5 	.word	0x90000be5
90000bac:	90000be5 	.word	0x90000be5
90000bb0:	90000be5 	.word	0x90000be5
90000bb4:	90000be5 	.word	0x90000be5
90000bb8:	90000be5 	.word	0x90000be5
90000bbc:	90000be5 	.word	0x90000be5
90000bc0:	90000be5 	.word	0x90000be5
90000bc4:	90000be5 	.word	0x90000be5
90000bc8:	90000be5 	.word	0x90000be5
90000bcc:	90000be5 	.word	0x90000be5
90000bd0:	90000be5 	.word	0x90000be5
90000bd4:	90000be5 	.word	0x90000be5
90000bd8:	90000be5 	.word	0x90000be5
90000bdc:	90000be5 	.word	0x90000be5
90000be0:	90000be5 	.word	0x90000be5
  case CDC_SEND_BREAK:

    break;

  default:
    break;
90000be4:	bf00      	nop
  }

  return (USBD_OK);
90000be6:	2300      	movs	r3, #0
  /* USER CODE END 10 */
}
90000be8:	4618      	mov	r0, r3
90000bea:	370c      	adds	r7, #12
90000bec:	46bd      	mov	sp, r7
90000bee:	f85d 7b04 	ldr.w	r7, [sp], #4
90000bf2:	4770      	bx	lr

90000bf4 <CDC_Receive_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAILL
  */
static int8_t CDC_Receive_HS(uint8_t* Buf, uint32_t *Len)
{
90000bf4:	b580      	push	{r7, lr}
90000bf6:	b082      	sub	sp, #8
90000bf8:	af00      	add	r7, sp, #0
90000bfa:	6078      	str	r0, [r7, #4]
90000bfc:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 11 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, &Buf[0]);
90000bfe:	6879      	ldr	r1, [r7, #4]
90000c00:	4805      	ldr	r0, [pc, #20]	@ (90000c18 <CDC_Receive_HS+0x24>)
90000c02:	f007 faf5 	bl	900081f0 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceHS);
90000c06:	4804      	ldr	r0, [pc, #16]	@ (90000c18 <CDC_Receive_HS+0x24>)
90000c08:	f007 fb50 	bl	900082ac <USBD_CDC_ReceivePacket>
  return (USBD_OK);
90000c0c:	2300      	movs	r3, #0
  /* USER CODE END 11 */
}
90000c0e:	4618      	mov	r0, r3
90000c10:	3708      	adds	r7, #8
90000c12:	46bd      	mov	sp, r7
90000c14:	bd80      	pop	{r7, pc}
90000c16:	bf00      	nop
90000c18:	24000208 	.word	0x24000208

90000c1c <CDC_Transmit_HS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_HS(uint8_t* Buf, uint16_t Len)
{
90000c1c:	b580      	push	{r7, lr}
90000c1e:	b084      	sub	sp, #16
90000c20:	af00      	add	r7, sp, #0
90000c22:	6078      	str	r0, [r7, #4]
90000c24:	460b      	mov	r3, r1
90000c26:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
90000c28:	2300      	movs	r3, #0
90000c2a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 12 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceHS.pClassData;
90000c2c:	4b0d      	ldr	r3, [pc, #52]	@ (90000c64 <CDC_Transmit_HS+0x48>)
90000c2e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
90000c32:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
90000c34:	68bb      	ldr	r3, [r7, #8]
90000c36:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
90000c3a:	2b00      	cmp	r3, #0
90000c3c:	d001      	beq.n	90000c42 <CDC_Transmit_HS+0x26>
    return USBD_BUSY;
90000c3e:	2301      	movs	r3, #1
90000c40:	e00b      	b.n	90000c5a <CDC_Transmit_HS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, Buf, Len);
90000c42:	887b      	ldrh	r3, [r7, #2]
90000c44:	461a      	mov	r2, r3
90000c46:	6879      	ldr	r1, [r7, #4]
90000c48:	4806      	ldr	r0, [pc, #24]	@ (90000c64 <CDC_Transmit_HS+0x48>)
90000c4a:	f007 faaf 	bl	900081ac <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceHS);
90000c4e:	4805      	ldr	r0, [pc, #20]	@ (90000c64 <CDC_Transmit_HS+0x48>)
90000c50:	f007 faec 	bl	9000822c <USBD_CDC_TransmitPacket>
90000c54:	4603      	mov	r3, r0
90000c56:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 12 */
  return result;
90000c58:	7bfb      	ldrb	r3, [r7, #15]
}
90000c5a:	4618      	mov	r0, r3
90000c5c:	3710      	adds	r7, #16
90000c5e:	46bd      	mov	sp, r7
90000c60:	bd80      	pop	{r7, pc}
90000c62:	bf00      	nop
90000c64:	24000208 	.word	0x24000208

90000c68 <CDC_TransmitCplt_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_HS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
90000c68:	b480      	push	{r7}
90000c6a:	b087      	sub	sp, #28
90000c6c:	af00      	add	r7, sp, #0
90000c6e:	60f8      	str	r0, [r7, #12]
90000c70:	60b9      	str	r1, [r7, #8]
90000c72:	4613      	mov	r3, r2
90000c74:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
90000c76:	2300      	movs	r3, #0
90000c78:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 14 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 14 */
  return result;
90000c7a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
90000c7e:	4618      	mov	r0, r3
90000c80:	371c      	adds	r7, #28
90000c82:	46bd      	mov	sp, r7
90000c84:	f85d 7b04 	ldr.w	r7, [sp], #4
90000c88:	4770      	bx	lr
	...

90000c8c <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
90000c8c:	b480      	push	{r7}
90000c8e:	b083      	sub	sp, #12
90000c90:	af00      	add	r7, sp, #0
90000c92:	4603      	mov	r3, r0
90000c94:	6039      	str	r1, [r7, #0]
90000c96:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
90000c98:	683b      	ldr	r3, [r7, #0]
90000c9a:	2212      	movs	r2, #18
90000c9c:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
90000c9e:	4b03      	ldr	r3, [pc, #12]	@ (90000cac <USBD_CDC_DeviceDescriptor+0x20>)
}
90000ca0:	4618      	mov	r0, r3
90000ca2:	370c      	adds	r7, #12
90000ca4:	46bd      	mov	sp, r7
90000ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
90000caa:	4770      	bx	lr
90000cac:	24000030 	.word	0x24000030

90000cb0 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
90000cb0:	b480      	push	{r7}
90000cb2:	b083      	sub	sp, #12
90000cb4:	af00      	add	r7, sp, #0
90000cb6:	4603      	mov	r3, r0
90000cb8:	6039      	str	r1, [r7, #0]
90000cba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
90000cbc:	683b      	ldr	r3, [r7, #0]
90000cbe:	2204      	movs	r2, #4
90000cc0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
90000cc2:	4b03      	ldr	r3, [pc, #12]	@ (90000cd0 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
90000cc4:	4618      	mov	r0, r3
90000cc6:	370c      	adds	r7, #12
90000cc8:	46bd      	mov	sp, r7
90000cca:	f85d 7b04 	ldr.w	r7, [sp], #4
90000cce:	4770      	bx	lr
90000cd0:	24000044 	.word	0x24000044

90000cd4 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
90000cd4:	b580      	push	{r7, lr}
90000cd6:	b082      	sub	sp, #8
90000cd8:	af00      	add	r7, sp, #0
90000cda:	4603      	mov	r3, r0
90000cdc:	6039      	str	r1, [r7, #0]
90000cde:	71fb      	strb	r3, [r7, #7]
  USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
90000ce0:	683a      	ldr	r2, [r7, #0]
90000ce2:	4904      	ldr	r1, [pc, #16]	@ (90000cf4 <USBD_CDC_ProductStrDescriptor+0x20>)
90000ce4:	4804      	ldr	r0, [pc, #16]	@ (90000cf8 <USBD_CDC_ProductStrDescriptor+0x24>)
90000ce6:	f008 fd43 	bl	90009770 <USBD_GetString>
  return USBD_StrDesc;
90000cea:	4b02      	ldr	r3, [pc, #8]	@ (90000cf4 <USBD_CDC_ProductStrDescriptor+0x20>)
}
90000cec:	4618      	mov	r0, r3
90000cee:	3708      	adds	r7, #8
90000cf0:	46bd      	mov	sp, r7
90000cf2:	bd80      	pop	{r7, pc}
90000cf4:	240014e4 	.word	0x240014e4
90000cf8:	9000a2d4 	.word	0x9000a2d4

90000cfc <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
90000cfc:	b580      	push	{r7, lr}
90000cfe:	b082      	sub	sp, #8
90000d00:	af00      	add	r7, sp, #0
90000d02:	4603      	mov	r3, r0
90000d04:	6039      	str	r1, [r7, #0]
90000d06:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
90000d08:	683a      	ldr	r2, [r7, #0]
90000d0a:	4904      	ldr	r1, [pc, #16]	@ (90000d1c <USBD_CDC_ManufacturerStrDescriptor+0x20>)
90000d0c:	4804      	ldr	r0, [pc, #16]	@ (90000d20 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
90000d0e:	f008 fd2f 	bl	90009770 <USBD_GetString>
  return USBD_StrDesc;
90000d12:	4b02      	ldr	r3, [pc, #8]	@ (90000d1c <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
90000d14:	4618      	mov	r0, r3
90000d16:	3708      	adds	r7, #8
90000d18:	46bd      	mov	sp, r7
90000d1a:	bd80      	pop	{r7, pc}
90000d1c:	240014e4 	.word	0x240014e4
90000d20:	9000a2ec 	.word	0x9000a2ec

90000d24 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
90000d24:	b580      	push	{r7, lr}
90000d26:	b082      	sub	sp, #8
90000d28:	af00      	add	r7, sp, #0
90000d2a:	4603      	mov	r3, r0
90000d2c:	6039      	str	r1, [r7, #0]
90000d2e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
90000d30:	683b      	ldr	r3, [r7, #0]
90000d32:	221a      	movs	r2, #26
90000d34:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
90000d36:	f000 f82f 	bl	90000d98 <Get_SerialNum>
  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
90000d3a:	4b02      	ldr	r3, [pc, #8]	@ (90000d44 <USBD_CDC_SerialStrDescriptor+0x20>)
}
90000d3c:	4618      	mov	r0, r3
90000d3e:	3708      	adds	r7, #8
90000d40:	46bd      	mov	sp, r7
90000d42:	bd80      	pop	{r7, pc}
90000d44:	24000048 	.word	0x24000048

90000d48 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
90000d48:	b580      	push	{r7, lr}
90000d4a:	b082      	sub	sp, #8
90000d4c:	af00      	add	r7, sp, #0
90000d4e:	4603      	mov	r3, r0
90000d50:	6039      	str	r1, [r7, #0]
90000d52:	71fb      	strb	r3, [r7, #7]
  USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
90000d54:	683a      	ldr	r2, [r7, #0]
90000d56:	4904      	ldr	r1, [pc, #16]	@ (90000d68 <USBD_CDC_ConfigStrDescriptor+0x20>)
90000d58:	4804      	ldr	r0, [pc, #16]	@ (90000d6c <USBD_CDC_ConfigStrDescriptor+0x24>)
90000d5a:	f008 fd09 	bl	90009770 <USBD_GetString>
  return USBD_StrDesc;
90000d5e:	4b02      	ldr	r3, [pc, #8]	@ (90000d68 <USBD_CDC_ConfigStrDescriptor+0x20>)
}
90000d60:	4618      	mov	r0, r3
90000d62:	3708      	adds	r7, #8
90000d64:	46bd      	mov	sp, r7
90000d66:	bd80      	pop	{r7, pc}
90000d68:	240014e4 	.word	0x240014e4
90000d6c:	9000a300 	.word	0x9000a300

90000d70 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
90000d70:	b580      	push	{r7, lr}
90000d72:	b082      	sub	sp, #8
90000d74:	af00      	add	r7, sp, #0
90000d76:	4603      	mov	r3, r0
90000d78:	6039      	str	r1, [r7, #0]
90000d7a:	71fb      	strb	r3, [r7, #7]
  USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
90000d7c:	683a      	ldr	r2, [r7, #0]
90000d7e:	4904      	ldr	r1, [pc, #16]	@ (90000d90 <USBD_CDC_InterfaceStrDescriptor+0x20>)
90000d80:	4804      	ldr	r0, [pc, #16]	@ (90000d94 <USBD_CDC_InterfaceStrDescriptor+0x24>)
90000d82:	f008 fcf5 	bl	90009770 <USBD_GetString>
  return USBD_StrDesc;
90000d86:	4b02      	ldr	r3, [pc, #8]	@ (90000d90 <USBD_CDC_InterfaceStrDescriptor+0x20>)
}
90000d88:	4618      	mov	r0, r3
90000d8a:	3708      	adds	r7, #8
90000d8c:	46bd      	mov	sp, r7
90000d8e:	bd80      	pop	{r7, pc}
90000d90:	240014e4 	.word	0x240014e4
90000d94:	9000a30c 	.word	0x9000a30c

90000d98 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
90000d98:	b580      	push	{r7, lr}
90000d9a:	b084      	sub	sp, #16
90000d9c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
90000d9e:	4b0f      	ldr	r3, [pc, #60]	@ (90000ddc <Get_SerialNum+0x44>)
90000da0:	681b      	ldr	r3, [r3, #0]
90000da2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
90000da4:	4b0e      	ldr	r3, [pc, #56]	@ (90000de0 <Get_SerialNum+0x48>)
90000da6:	681b      	ldr	r3, [r3, #0]
90000da8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
90000daa:	4b0e      	ldr	r3, [pc, #56]	@ (90000de4 <Get_SerialNum+0x4c>)
90000dac:	681b      	ldr	r3, [r3, #0]
90000dae:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
90000db0:	68fa      	ldr	r2, [r7, #12]
90000db2:	687b      	ldr	r3, [r7, #4]
90000db4:	4413      	add	r3, r2
90000db6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
90000db8:	68fb      	ldr	r3, [r7, #12]
90000dba:	2b00      	cmp	r3, #0
90000dbc:	d009      	beq.n	90000dd2 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
90000dbe:	2208      	movs	r2, #8
90000dc0:	4909      	ldr	r1, [pc, #36]	@ (90000de8 <Get_SerialNum+0x50>)
90000dc2:	68f8      	ldr	r0, [r7, #12]
90000dc4:	f000 f814 	bl	90000df0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
90000dc8:	2204      	movs	r2, #4
90000dca:	4908      	ldr	r1, [pc, #32]	@ (90000dec <Get_SerialNum+0x54>)
90000dcc:	68b8      	ldr	r0, [r7, #8]
90000dce:	f000 f80f 	bl	90000df0 <IntToUnicode>
  }
}
90000dd2:	bf00      	nop
90000dd4:	3710      	adds	r7, #16
90000dd6:	46bd      	mov	sp, r7
90000dd8:	bd80      	pop	{r7, pc}
90000dda:	bf00      	nop
90000ddc:	08fff800 	.word	0x08fff800
90000de0:	08fff804 	.word	0x08fff804
90000de4:	08fff808 	.word	0x08fff808
90000de8:	2400004a 	.word	0x2400004a
90000dec:	2400005a 	.word	0x2400005a

90000df0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
90000df0:	b480      	push	{r7}
90000df2:	b087      	sub	sp, #28
90000df4:	af00      	add	r7, sp, #0
90000df6:	60f8      	str	r0, [r7, #12]
90000df8:	60b9      	str	r1, [r7, #8]
90000dfa:	4613      	mov	r3, r2
90000dfc:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
90000dfe:	2300      	movs	r3, #0
90000e00:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
90000e02:	2300      	movs	r3, #0
90000e04:	75fb      	strb	r3, [r7, #23]
90000e06:	e027      	b.n	90000e58 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
90000e08:	68fb      	ldr	r3, [r7, #12]
90000e0a:	0f1b      	lsrs	r3, r3, #28
90000e0c:	2b09      	cmp	r3, #9
90000e0e:	d80b      	bhi.n	90000e28 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
90000e10:	68fb      	ldr	r3, [r7, #12]
90000e12:	0f1b      	lsrs	r3, r3, #28
90000e14:	b2da      	uxtb	r2, r3
90000e16:	7dfb      	ldrb	r3, [r7, #23]
90000e18:	005b      	lsls	r3, r3, #1
90000e1a:	4619      	mov	r1, r3
90000e1c:	68bb      	ldr	r3, [r7, #8]
90000e1e:	440b      	add	r3, r1
90000e20:	3230      	adds	r2, #48	@ 0x30
90000e22:	b2d2      	uxtb	r2, r2
90000e24:	701a      	strb	r2, [r3, #0]
90000e26:	e00a      	b.n	90000e3e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
90000e28:	68fb      	ldr	r3, [r7, #12]
90000e2a:	0f1b      	lsrs	r3, r3, #28
90000e2c:	b2da      	uxtb	r2, r3
90000e2e:	7dfb      	ldrb	r3, [r7, #23]
90000e30:	005b      	lsls	r3, r3, #1
90000e32:	4619      	mov	r1, r3
90000e34:	68bb      	ldr	r3, [r7, #8]
90000e36:	440b      	add	r3, r1
90000e38:	3237      	adds	r2, #55	@ 0x37
90000e3a:	b2d2      	uxtb	r2, r2
90000e3c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
90000e3e:	68fb      	ldr	r3, [r7, #12]
90000e40:	011b      	lsls	r3, r3, #4
90000e42:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
90000e44:	7dfb      	ldrb	r3, [r7, #23]
90000e46:	005b      	lsls	r3, r3, #1
90000e48:	3301      	adds	r3, #1
90000e4a:	68ba      	ldr	r2, [r7, #8]
90000e4c:	4413      	add	r3, r2
90000e4e:	2200      	movs	r2, #0
90000e50:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
90000e52:	7dfb      	ldrb	r3, [r7, #23]
90000e54:	3301      	adds	r3, #1
90000e56:	75fb      	strb	r3, [r7, #23]
90000e58:	7dfa      	ldrb	r2, [r7, #23]
90000e5a:	79fb      	ldrb	r3, [r7, #7]
90000e5c:	429a      	cmp	r2, r3
90000e5e:	d3d3      	bcc.n	90000e08 <IntToUnicode+0x18>
  }
}
90000e60:	bf00      	nop
90000e62:	bf00      	nop
90000e64:	371c      	adds	r7, #28
90000e66:	46bd      	mov	sp, r7
90000e68:	f85d 7b04 	ldr.w	r7, [sp], #4
90000e6c:	4770      	bx	lr
	...

90000e70 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
90000e70:	b580      	push	{r7, lr}
90000e72:	b0a6      	sub	sp, #152	@ 0x98
90000e74:	af00      	add	r7, sp, #0
90000e76:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
90000e78:	f107 0314 	add.w	r3, r7, #20
90000e7c:	2284      	movs	r2, #132	@ 0x84
90000e7e:	2100      	movs	r1, #0
90000e80:	4618      	mov	r0, r3
90000e82:	f008 fd89 	bl	90009998 <memset>
  if(pcdHandle->Instance==USB_OTG_HS)
90000e86:	687b      	ldr	r3, [r7, #4]
90000e88:	681b      	ldr	r3, [r3, #0]
90000e8a:	4a1d      	ldr	r2, [pc, #116]	@ (90000f00 <HAL_PCD_MspInit+0x90>)
90000e8c:	4293      	cmp	r3, r2
90000e8e:	d133      	bne.n	90000ef8 <HAL_PCD_MspInit+0x88>

  /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USBPHYC;
90000e90:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
90000e94:	617b      	str	r3, [r7, #20]
    PeriphClkInit.UsbPhycClockSelection = RCC_USBPHYCCLKSOURCE_HSE;
90000e96:	2300      	movs	r3, #0
90000e98:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
90000e9c:	f107 0314 	add.w	r3, r7, #20
90000ea0:	4618      	mov	r0, r3
90000ea2:	f003 ff17 	bl	90004cd4 <HAL_RCCEx_PeriphCLKConfig>
90000ea6:	4603      	mov	r3, r0
90000ea8:	2b00      	cmp	r3, #0
90000eaa:	d001      	beq.n	90000eb0 <HAL_PCD_MspInit+0x40>
    {
      Error_Handler();
90000eac:	f7ff fc94 	bl	900007d8 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
90000eb0:	f003 fd4e 	bl	90004950 <HAL_PWREx_EnableUSBVoltageDetector>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
90000eb4:	4b13      	ldr	r3, [pc, #76]	@ (90000f04 <HAL_PCD_MspInit+0x94>)
90000eb6:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
90000eba:	4a12      	ldr	r2, [pc, #72]	@ (90000f04 <HAL_PCD_MspInit+0x94>)
90000ebc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
90000ec0:	f8c2 3138 	str.w	r3, [r2, #312]	@ 0x138
90000ec4:	4b0f      	ldr	r3, [pc, #60]	@ (90000f04 <HAL_PCD_MspInit+0x94>)
90000ec6:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
90000eca:	613b      	str	r3, [r7, #16]
90000ecc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_USBPHYC_CLK_ENABLE();
90000ece:	4b0d      	ldr	r3, [pc, #52]	@ (90000f04 <HAL_PCD_MspInit+0x94>)
90000ed0:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
90000ed4:	4a0b      	ldr	r2, [pc, #44]	@ (90000f04 <HAL_PCD_MspInit+0x94>)
90000ed6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
90000eda:	f8c2 3138 	str.w	r3, [r2, #312]	@ 0x138
90000ede:	4b09      	ldr	r3, [pc, #36]	@ (90000f04 <HAL_PCD_MspInit+0x94>)
90000ee0:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
90000ee4:	60fb      	str	r3, [r7, #12]
90000ee6:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 6, 0);
90000ee8:	2200      	movs	r2, #0
90000eea:	2106      	movs	r1, #6
90000eec:	205b      	movs	r0, #91	@ 0x5b
90000eee:	f002 f88a 	bl	90003006 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
90000ef2:	205b      	movs	r0, #91	@ 0x5b
90000ef4:	f002 f8a1 	bl	9000303a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
90000ef8:	bf00      	nop
90000efa:	3798      	adds	r7, #152	@ 0x98
90000efc:	46bd      	mov	sp, r7
90000efe:	bd80      	pop	{r7, pc}
90000f00:	40040000 	.word	0x40040000
90000f04:	58024400 	.word	0x58024400

90000f08 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
90000f08:	b580      	push	{r7, lr}
90000f0a:	b082      	sub	sp, #8
90000f0c:	af00      	add	r7, sp, #0
90000f0e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
90000f10:	687b      	ldr	r3, [r7, #4]
90000f12:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
90000f16:	687b      	ldr	r3, [r7, #4]
90000f18:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
90000f1c:	4619      	mov	r1, r3
90000f1e:	4610      	mov	r0, r2
90000f20:	f007 faad 	bl	9000847e <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SetupStageCallback_PostTreatment */

}
90000f24:	bf00      	nop
90000f26:	3708      	adds	r7, #8
90000f28:	46bd      	mov	sp, r7
90000f2a:	bd80      	pop	{r7, pc}

90000f2c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
90000f2c:	b580      	push	{r7, lr}
90000f2e:	b082      	sub	sp, #8
90000f30:	af00      	add	r7, sp, #0
90000f32:	6078      	str	r0, [r7, #4]
90000f34:	460b      	mov	r3, r1
90000f36:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
90000f38:	687b      	ldr	r3, [r7, #4]
90000f3a:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
90000f3e:	78fa      	ldrb	r2, [r7, #3]
90000f40:	6879      	ldr	r1, [r7, #4]
90000f42:	4613      	mov	r3, r2
90000f44:	00db      	lsls	r3, r3, #3
90000f46:	4413      	add	r3, r2
90000f48:	009b      	lsls	r3, r3, #2
90000f4a:	440b      	add	r3, r1
90000f4c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
90000f50:	681a      	ldr	r2, [r3, #0]
90000f52:	78fb      	ldrb	r3, [r7, #3]
90000f54:	4619      	mov	r1, r3
90000f56:	f007 fae7 	bl	90008528 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
90000f5a:	bf00      	nop
90000f5c:	3708      	adds	r7, #8
90000f5e:	46bd      	mov	sp, r7
90000f60:	bd80      	pop	{r7, pc}

90000f62 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
90000f62:	b580      	push	{r7, lr}
90000f64:	b082      	sub	sp, #8
90000f66:	af00      	add	r7, sp, #0
90000f68:	6078      	str	r0, [r7, #4]
90000f6a:	460b      	mov	r3, r1
90000f6c:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
90000f6e:	687b      	ldr	r3, [r7, #4]
90000f70:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
90000f74:	78fa      	ldrb	r2, [r7, #3]
90000f76:	6879      	ldr	r1, [r7, #4]
90000f78:	4613      	mov	r3, r2
90000f7a:	00db      	lsls	r3, r3, #3
90000f7c:	4413      	add	r3, r2
90000f7e:	009b      	lsls	r3, r3, #2
90000f80:	440b      	add	r3, r1
90000f82:	3320      	adds	r3, #32
90000f84:	681a      	ldr	r2, [r3, #0]
90000f86:	78fb      	ldrb	r3, [r7, #3]
90000f88:	4619      	mov	r1, r3
90000f8a:	f007 fb89 	bl	900086a0 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
90000f8e:	bf00      	nop
90000f90:	3708      	adds	r7, #8
90000f92:	46bd      	mov	sp, r7
90000f94:	bd80      	pop	{r7, pc}

90000f96 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
90000f96:	b580      	push	{r7, lr}
90000f98:	b082      	sub	sp, #8
90000f9a:	af00      	add	r7, sp, #0
90000f9c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SofCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SofCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
90000f9e:	687b      	ldr	r3, [r7, #4]
90000fa0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
90000fa4:	4618      	mov	r0, r3
90000fa6:	f007 fccd 	bl	90008944 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SofCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SofCallback_PostTreatment */
}
90000faa:	bf00      	nop
90000fac:	3708      	adds	r7, #8
90000fae:	46bd      	mov	sp, r7
90000fb0:	bd80      	pop	{r7, pc}

90000fb2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
90000fb2:	b580      	push	{r7, lr}
90000fb4:	b084      	sub	sp, #16
90000fb6:	af00      	add	r7, sp, #0
90000fb8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
90000fba:	2301      	movs	r3, #1
90000fbc:	73fb      	strb	r3, [r7, #15]

  if (hpcd->Init.speed == PCD_SPEED_HIGH)
90000fbe:	687b      	ldr	r3, [r7, #4]
90000fc0:	79db      	ldrb	r3, [r3, #7]
90000fc2:	2b00      	cmp	r3, #0
90000fc4:	d102      	bne.n	90000fcc <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
90000fc6:	2300      	movs	r3, #0
90000fc8:	73fb      	strb	r3, [r7, #15]
90000fca:	e008      	b.n	90000fde <HAL_PCD_ResetCallback+0x2c>
  }
  else if (hpcd->Init.speed == PCD_SPEED_FULL)
90000fcc:	687b      	ldr	r3, [r7, #4]
90000fce:	79db      	ldrb	r3, [r3, #7]
90000fd0:	2b02      	cmp	r3, #2
90000fd2:	d102      	bne.n	90000fda <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
90000fd4:	2301      	movs	r3, #1
90000fd6:	73fb      	strb	r3, [r7, #15]
90000fd8:	e001      	b.n	90000fde <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
90000fda:	f7ff fbfd 	bl	900007d8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
90000fde:	687b      	ldr	r3, [r7, #4]
90000fe0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
90000fe4:	7bfa      	ldrb	r2, [r7, #15]
90000fe6:	4611      	mov	r1, r2
90000fe8:	4618      	mov	r0, r3
90000fea:	f007 fc67 	bl	900088bc <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
90000fee:	687b      	ldr	r3, [r7, #4]
90000ff0:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
90000ff4:	4618      	mov	r0, r3
90000ff6:	f007 fc0e 	bl	90008816 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
90000ffa:	bf00      	nop
90000ffc:	3710      	adds	r7, #16
90000ffe:	46bd      	mov	sp, r7
90001000:	bd80      	pop	{r7, pc}
	...

90001004 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
90001004:	b580      	push	{r7, lr}
90001006:	b082      	sub	sp, #8
90001008:	af00      	add	r7, sp, #0
9000100a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */

  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
9000100c:	687b      	ldr	r3, [r7, #4]
9000100e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
90001012:	4618      	mov	r0, r3
90001014:	f007 fc62 	bl	900088dc <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
90001018:	687b      	ldr	r3, [r7, #4]
9000101a:	7adb      	ldrb	r3, [r3, #11]
9000101c:	2b00      	cmp	r3, #0
9000101e:	d007      	beq.n	90001030 <HAL_PCD_SuspendCallback+0x2c>
  {
	HAL_SuspendTick();
90001020:	f000 fc2a 	bl	90001878 <HAL_SuspendTick>
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
90001024:	4b04      	ldr	r3, [pc, #16]	@ (90001038 <HAL_PCD_SuspendCallback+0x34>)
90001026:	691b      	ldr	r3, [r3, #16]
90001028:	4a03      	ldr	r2, [pc, #12]	@ (90001038 <HAL_PCD_SuspendCallback+0x34>)
9000102a:	f043 0306 	orr.w	r3, r3, #6
9000102e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
90001030:	bf00      	nop
90001032:	3708      	adds	r7, #8
90001034:	46bd      	mov	sp, r7
90001036:	bd80      	pop	{r7, pc}
90001038:	e000ed00 	.word	0xe000ed00

9000103c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
9000103c:	b580      	push	{r7, lr}
9000103e:	b082      	sub	sp, #8
90001040:	af00      	add	r7, sp, #0
90001042:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
90001044:	687b      	ldr	r3, [r7, #4]
90001046:	7adb      	ldrb	r3, [r3, #11]
90001048:	2b00      	cmp	r3, #0
9000104a:	d007      	beq.n	9000105c <HAL_PCD_ResumeCallback+0x20>
  {
    HAL_ResumeTick();
9000104c:	f000 fc24 	bl	90001898 <HAL_ResumeTick>
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
90001050:	4b0d      	ldr	r3, [pc, #52]	@ (90001088 <HAL_PCD_ResumeCallback+0x4c>)
90001052:	691b      	ldr	r3, [r3, #16]
90001054:	4a0c      	ldr	r2, [pc, #48]	@ (90001088 <HAL_PCD_ResumeCallback+0x4c>)
90001056:	f023 0306 	bic.w	r3, r3, #6
9000105a:	6113      	str	r3, [r2, #16]

  }
  /* USER CODE END 3 */
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
9000105c:	687b      	ldr	r3, [r7, #4]
9000105e:	681b      	ldr	r3, [r3, #0]
90001060:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
90001064:	681b      	ldr	r3, [r3, #0]
90001066:	687a      	ldr	r2, [r7, #4]
90001068:	6812      	ldr	r2, [r2, #0]
9000106a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
9000106e:	f023 0301 	bic.w	r3, r3, #1
90001072:	6013      	str	r3, [r2, #0]
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
90001074:	687b      	ldr	r3, [r7, #4]
90001076:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
9000107a:	4618      	mov	r0, r3
9000107c:	f007 fc4a 	bl	90008914 <USBD_LL_Resume>

  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
90001080:	bf00      	nop
90001082:	3708      	adds	r7, #8
90001084:	46bd      	mov	sp, r7
90001086:	bd80      	pop	{r7, pc}
90001088:	e000ed00 	.word	0xe000ed00

9000108c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
9000108c:	b580      	push	{r7, lr}
9000108e:	b082      	sub	sp, #8
90001090:	af00      	add	r7, sp, #0
90001092:	6078      	str	r0, [r7, #4]
90001094:	460b      	mov	r3, r1
90001096:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_ISOOUTIncompleteCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ISOOUTIncompleteCallback_PreTreatment */
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
90001098:	687b      	ldr	r3, [r7, #4]
9000109a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
9000109e:	78fa      	ldrb	r2, [r7, #3]
900010a0:	4611      	mov	r1, r2
900010a2:	4618      	mov	r0, r3
900010a4:	f007 fca0 	bl	900089e8 <USBD_LL_IsoOUTIncomplete>
  /* USER CODE BEGIN HAL_PCD_ISOOUTIncompleteCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ISOOUTIncompleteCallback_PostTreatment */

}
900010a8:	bf00      	nop
900010aa:	3708      	adds	r7, #8
900010ac:	46bd      	mov	sp, r7
900010ae:	bd80      	pop	{r7, pc}

900010b0 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
900010b0:	b580      	push	{r7, lr}
900010b2:	b082      	sub	sp, #8
900010b4:	af00      	add	r7, sp, #0
900010b6:	6078      	str	r0, [r7, #4]
900010b8:	460b      	mov	r3, r1
900010ba:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_ISOINIncompleteCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ISOINIncompleteCallback_PreTreatment */
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
900010bc:	687b      	ldr	r3, [r7, #4]
900010be:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
900010c2:	78fa      	ldrb	r2, [r7, #3]
900010c4:	4611      	mov	r1, r2
900010c6:	4618      	mov	r0, r3
900010c8:	f007 fc5c 	bl	90008984 <USBD_LL_IsoINIncomplete>

  /* USER CODE BEGIN HAL_PCD_ISOINIncompleteCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ISOINIncompleteCallback_PostTreatment */
}
900010cc:	bf00      	nop
900010ce:	3708      	adds	r7, #8
900010d0:	46bd      	mov	sp, r7
900010d2:	bd80      	pop	{r7, pc}

900010d4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
900010d4:	b580      	push	{r7, lr}
900010d6:	b082      	sub	sp, #8
900010d8:	af00      	add	r7, sp, #0
900010da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ConnectCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ConnectCallback_PreTreatment */
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
900010dc:	687b      	ldr	r3, [r7, #4]
900010de:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
900010e2:	4618      	mov	r0, r3
900010e4:	f007 fcb2 	bl	90008a4c <USBD_LL_DevConnected>
  /* USER CODE BEGIN HAL_PCD_ConnectCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ConnectCallback_PostTreatment */
}
900010e8:	bf00      	nop
900010ea:	3708      	adds	r7, #8
900010ec:	46bd      	mov	sp, r7
900010ee:	bd80      	pop	{r7, pc}

900010f0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
900010f0:	b580      	push	{r7, lr}
900010f2:	b082      	sub	sp, #8
900010f4:	af00      	add	r7, sp, #0
900010f6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_DisconnectCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DisconnectCallback_PreTreatment */
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
900010f8:	687b      	ldr	r3, [r7, #4]
900010fa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
900010fe:	4618      	mov	r0, r3
90001100:	f007 fcaf 	bl	90008a62 <USBD_LL_DevDisconnected>
  /* USER CODE BEGIN HAL_PCD_DisconnectCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DisconnectCallback_PostTreatment */
}
90001104:	bf00      	nop
90001106:	3708      	adds	r7, #8
90001108:	46bd      	mov	sp, r7
9000110a:	bd80      	pop	{r7, pc}

9000110c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
9000110c:	b580      	push	{r7, lr}
9000110e:	b082      	sub	sp, #8
90001110:	af00      	add	r7, sp, #0
90001112:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
90001114:	687b      	ldr	r3, [r7, #4]
90001116:	781b      	ldrb	r3, [r3, #0]
90001118:	2b01      	cmp	r3, #1
9000111a:	d13c      	bne.n	90001196 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
9000111c:	4a20      	ldr	r2, [pc, #128]	@ (900011a0 <USBD_LL_Init+0x94>)
9000111e:	687b      	ldr	r3, [r7, #4]
90001120:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_HS;
90001124:	687b      	ldr	r3, [r7, #4]
90001126:	4a1e      	ldr	r2, [pc, #120]	@ (900011a0 <USBD_LL_Init+0x94>)
90001128:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
9000112c:	4b1c      	ldr	r3, [pc, #112]	@ (900011a0 <USBD_LL_Init+0x94>)
9000112e:	4a1d      	ldr	r2, [pc, #116]	@ (900011a4 <USBD_LL_Init+0x98>)
90001130:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
90001132:	4b1b      	ldr	r3, [pc, #108]	@ (900011a0 <USBD_LL_Init+0x94>)
90001134:	2209      	movs	r2, #9
90001136:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_HIGH;
90001138:	4b19      	ldr	r3, [pc, #100]	@ (900011a0 <USBD_LL_Init+0x94>)
9000113a:	2200      	movs	r2, #0
9000113c:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_HS_EMBEDDED_PHY;
9000113e:	4b18      	ldr	r3, [pc, #96]	@ (900011a0 <USBD_LL_Init+0x94>)
90001140:	2203      	movs	r2, #3
90001142:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
90001144:	4b16      	ldr	r3, [pc, #88]	@ (900011a0 <USBD_LL_Init+0x94>)
90001146:	2200      	movs	r2, #0
90001148:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
9000114a:	4b15      	ldr	r3, [pc, #84]	@ (900011a0 <USBD_LL_Init+0x94>)
9000114c:	2200      	movs	r2, #0
9000114e:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
90001150:	4b13      	ldr	r3, [pc, #76]	@ (900011a0 <USBD_LL_Init+0x94>)
90001152:	2200      	movs	r2, #0
90001154:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
90001156:	4b12      	ldr	r3, [pc, #72]	@ (900011a0 <USBD_LL_Init+0x94>)
90001158:	2200      	movs	r2, #0
9000115a:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
9000115c:	4b10      	ldr	r3, [pc, #64]	@ (900011a0 <USBD_LL_Init+0x94>)
9000115e:	2200      	movs	r2, #0
90001160:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
90001162:	4b0f      	ldr	r3, [pc, #60]	@ (900011a0 <USBD_LL_Init+0x94>)
90001164:	2200      	movs	r2, #0
90001166:	739a      	strb	r2, [r3, #14]
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
90001168:	480d      	ldr	r0, [pc, #52]	@ (900011a0 <USBD_LL_Init+0x94>)
9000116a:	f002 f92b 	bl	900033c4 <HAL_PCD_Init>
9000116e:	4603      	mov	r3, r0
90001170:	2b00      	cmp	r3, #0
90001172:	d001      	beq.n	90001178 <USBD_LL_Init+0x6c>
  {
    Error_Handler();
90001174:	f7ff fb30 	bl	900007d8 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN USB_HS_FIFO_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
90001178:	f44f 7100 	mov.w	r1, #512	@ 0x200
9000117c:	4808      	ldr	r0, [pc, #32]	@ (900011a0 <USBD_LL_Init+0x94>)
9000117e:	f003 fba6 	bl	900048ce <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x40);
90001182:	2240      	movs	r2, #64	@ 0x40
90001184:	2100      	movs	r1, #0
90001186:	4806      	ldr	r0, [pc, #24]	@ (900011a0 <USBD_LL_Init+0x94>)
90001188:	f003 fb5a 	bl	90004840 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x80);
9000118c:	2280      	movs	r2, #128	@ 0x80
9000118e:	2101      	movs	r1, #1
90001190:	4803      	ldr	r0, [pc, #12]	@ (900011a0 <USBD_LL_Init+0x94>)
90001192:	f003 fb55 	bl	90004840 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END USB_HS_FIFO_Configuration */
  }
  return USBD_OK;
90001196:	2300      	movs	r3, #0
}
90001198:	4618      	mov	r0, r3
9000119a:	3708      	adds	r7, #8
9000119c:	46bd      	mov	sp, r7
9000119e:	bd80      	pop	{r7, pc}
900011a0:	24001524 	.word	0x24001524
900011a4:	40040000 	.word	0x40040000

900011a8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
900011a8:	b580      	push	{r7, lr}
900011aa:	b084      	sub	sp, #16
900011ac:	af00      	add	r7, sp, #0
900011ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
900011b0:	2300      	movs	r3, #0
900011b2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
900011b4:	2300      	movs	r3, #0
900011b6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
900011b8:	687b      	ldr	r3, [r7, #4]
900011ba:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
900011be:	4618      	mov	r0, r3
900011c0:	f002 fa18 	bl	900035f4 <HAL_PCD_Start>
900011c4:	4603      	mov	r3, r0
900011c6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
900011c8:	7bfb      	ldrb	r3, [r7, #15]
900011ca:	4618      	mov	r0, r3
900011cc:	f000 f942 	bl	90001454 <USBD_Get_USB_Status>
900011d0:	4603      	mov	r3, r0
900011d2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
900011d4:	7bbb      	ldrb	r3, [r7, #14]
}
900011d6:	4618      	mov	r0, r3
900011d8:	3710      	adds	r7, #16
900011da:	46bd      	mov	sp, r7
900011dc:	bd80      	pop	{r7, pc}

900011de <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
900011de:	b580      	push	{r7, lr}
900011e0:	b084      	sub	sp, #16
900011e2:	af00      	add	r7, sp, #0
900011e4:	6078      	str	r0, [r7, #4]
900011e6:	4608      	mov	r0, r1
900011e8:	4611      	mov	r1, r2
900011ea:	461a      	mov	r2, r3
900011ec:	4603      	mov	r3, r0
900011ee:	70fb      	strb	r3, [r7, #3]
900011f0:	460b      	mov	r3, r1
900011f2:	70bb      	strb	r3, [r7, #2]
900011f4:	4613      	mov	r3, r2
900011f6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
900011f8:	2300      	movs	r3, #0
900011fa:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
900011fc:	2300      	movs	r3, #0
900011fe:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
90001200:	687b      	ldr	r3, [r7, #4]
90001202:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
90001206:	78bb      	ldrb	r3, [r7, #2]
90001208:	883a      	ldrh	r2, [r7, #0]
9000120a:	78f9      	ldrb	r1, [r7, #3]
9000120c:	f002 ff33 	bl	90004076 <HAL_PCD_EP_Open>
90001210:	4603      	mov	r3, r0
90001212:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
90001214:	7bfb      	ldrb	r3, [r7, #15]
90001216:	4618      	mov	r0, r3
90001218:	f000 f91c 	bl	90001454 <USBD_Get_USB_Status>
9000121c:	4603      	mov	r3, r0
9000121e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
90001220:	7bbb      	ldrb	r3, [r7, #14]
}
90001222:	4618      	mov	r0, r3
90001224:	3710      	adds	r7, #16
90001226:	46bd      	mov	sp, r7
90001228:	bd80      	pop	{r7, pc}

9000122a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
9000122a:	b580      	push	{r7, lr}
9000122c:	b084      	sub	sp, #16
9000122e:	af00      	add	r7, sp, #0
90001230:	6078      	str	r0, [r7, #4]
90001232:	460b      	mov	r3, r1
90001234:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
90001236:	2300      	movs	r3, #0
90001238:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
9000123a:	2300      	movs	r3, #0
9000123c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
9000123e:	687b      	ldr	r3, [r7, #4]
90001240:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
90001244:	78fa      	ldrb	r2, [r7, #3]
90001246:	4611      	mov	r1, r2
90001248:	4618      	mov	r0, r3
9000124a:	f002 ff7e 	bl	9000414a <HAL_PCD_EP_Close>
9000124e:	4603      	mov	r3, r0
90001250:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
90001252:	7bfb      	ldrb	r3, [r7, #15]
90001254:	4618      	mov	r0, r3
90001256:	f000 f8fd 	bl	90001454 <USBD_Get_USB_Status>
9000125a:	4603      	mov	r3, r0
9000125c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
9000125e:	7bbb      	ldrb	r3, [r7, #14]
}
90001260:	4618      	mov	r0, r3
90001262:	3710      	adds	r7, #16
90001264:	46bd      	mov	sp, r7
90001266:	bd80      	pop	{r7, pc}

90001268 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
90001268:	b580      	push	{r7, lr}
9000126a:	b084      	sub	sp, #16
9000126c:	af00      	add	r7, sp, #0
9000126e:	6078      	str	r0, [r7, #4]
90001270:	460b      	mov	r3, r1
90001272:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
90001274:	2300      	movs	r3, #0
90001276:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
90001278:	2300      	movs	r3, #0
9000127a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
9000127c:	687b      	ldr	r3, [r7, #4]
9000127e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
90001282:	78fa      	ldrb	r2, [r7, #3]
90001284:	4611      	mov	r1, r2
90001286:	4618      	mov	r0, r3
90001288:	f003 f836 	bl	900042f8 <HAL_PCD_EP_SetStall>
9000128c:	4603      	mov	r3, r0
9000128e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
90001290:	7bfb      	ldrb	r3, [r7, #15]
90001292:	4618      	mov	r0, r3
90001294:	f000 f8de 	bl	90001454 <USBD_Get_USB_Status>
90001298:	4603      	mov	r3, r0
9000129a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
9000129c:	7bbb      	ldrb	r3, [r7, #14]
}
9000129e:	4618      	mov	r0, r3
900012a0:	3710      	adds	r7, #16
900012a2:	46bd      	mov	sp, r7
900012a4:	bd80      	pop	{r7, pc}

900012a6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
900012a6:	b580      	push	{r7, lr}
900012a8:	b084      	sub	sp, #16
900012aa:	af00      	add	r7, sp, #0
900012ac:	6078      	str	r0, [r7, #4]
900012ae:	460b      	mov	r3, r1
900012b0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
900012b2:	2300      	movs	r3, #0
900012b4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
900012b6:	2300      	movs	r3, #0
900012b8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
900012ba:	687b      	ldr	r3, [r7, #4]
900012bc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
900012c0:	78fa      	ldrb	r2, [r7, #3]
900012c2:	4611      	mov	r1, r2
900012c4:	4618      	mov	r0, r3
900012c6:	f003 f87a 	bl	900043be <HAL_PCD_EP_ClrStall>
900012ca:	4603      	mov	r3, r0
900012cc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
900012ce:	7bfb      	ldrb	r3, [r7, #15]
900012d0:	4618      	mov	r0, r3
900012d2:	f000 f8bf 	bl	90001454 <USBD_Get_USB_Status>
900012d6:	4603      	mov	r3, r0
900012d8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
900012da:	7bbb      	ldrb	r3, [r7, #14]
}
900012dc:	4618      	mov	r0, r3
900012de:	3710      	adds	r7, #16
900012e0:	46bd      	mov	sp, r7
900012e2:	bd80      	pop	{r7, pc}

900012e4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
900012e4:	b480      	push	{r7}
900012e6:	b085      	sub	sp, #20
900012e8:	af00      	add	r7, sp, #0
900012ea:	6078      	str	r0, [r7, #4]
900012ec:	460b      	mov	r3, r1
900012ee:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
900012f0:	687b      	ldr	r3, [r7, #4]
900012f2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
900012f6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
900012f8:	f997 3003 	ldrsb.w	r3, [r7, #3]
900012fc:	2b00      	cmp	r3, #0
900012fe:	da0b      	bge.n	90001318 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
90001300:	78fb      	ldrb	r3, [r7, #3]
90001302:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
90001306:	68f9      	ldr	r1, [r7, #12]
90001308:	4613      	mov	r3, r2
9000130a:	00db      	lsls	r3, r3, #3
9000130c:	4413      	add	r3, r2
9000130e:	009b      	lsls	r3, r3, #2
90001310:	440b      	add	r3, r1
90001312:	3316      	adds	r3, #22
90001314:	781b      	ldrb	r3, [r3, #0]
90001316:	e00b      	b.n	90001330 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
90001318:	78fb      	ldrb	r3, [r7, #3]
9000131a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
9000131e:	68f9      	ldr	r1, [r7, #12]
90001320:	4613      	mov	r3, r2
90001322:	00db      	lsls	r3, r3, #3
90001324:	4413      	add	r3, r2
90001326:	009b      	lsls	r3, r3, #2
90001328:	440b      	add	r3, r1
9000132a:	f203 2356 	addw	r3, r3, #598	@ 0x256
9000132e:	781b      	ldrb	r3, [r3, #0]
  }
}
90001330:	4618      	mov	r0, r3
90001332:	3714      	adds	r7, #20
90001334:	46bd      	mov	sp, r7
90001336:	f85d 7b04 	ldr.w	r7, [sp], #4
9000133a:	4770      	bx	lr

9000133c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
9000133c:	b580      	push	{r7, lr}
9000133e:	b084      	sub	sp, #16
90001340:	af00      	add	r7, sp, #0
90001342:	6078      	str	r0, [r7, #4]
90001344:	460b      	mov	r3, r1
90001346:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
90001348:	2300      	movs	r3, #0
9000134a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
9000134c:	2300      	movs	r3, #0
9000134e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
90001350:	687b      	ldr	r3, [r7, #4]
90001352:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
90001356:	78fa      	ldrb	r2, [r7, #3]
90001358:	4611      	mov	r1, r2
9000135a:	4618      	mov	r0, r3
9000135c:	f002 fe67 	bl	9000402e <HAL_PCD_SetAddress>
90001360:	4603      	mov	r3, r0
90001362:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
90001364:	7bfb      	ldrb	r3, [r7, #15]
90001366:	4618      	mov	r0, r3
90001368:	f000 f874 	bl	90001454 <USBD_Get_USB_Status>
9000136c:	4603      	mov	r3, r0
9000136e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
90001370:	7bbb      	ldrb	r3, [r7, #14]
}
90001372:	4618      	mov	r0, r3
90001374:	3710      	adds	r7, #16
90001376:	46bd      	mov	sp, r7
90001378:	bd80      	pop	{r7, pc}

9000137a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
9000137a:	b580      	push	{r7, lr}
9000137c:	b086      	sub	sp, #24
9000137e:	af00      	add	r7, sp, #0
90001380:	60f8      	str	r0, [r7, #12]
90001382:	607a      	str	r2, [r7, #4]
90001384:	603b      	str	r3, [r7, #0]
90001386:	460b      	mov	r3, r1
90001388:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
9000138a:	2300      	movs	r3, #0
9000138c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
9000138e:	2300      	movs	r3, #0
90001390:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
90001392:	68fb      	ldr	r3, [r7, #12]
90001394:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
90001398:	7af9      	ldrb	r1, [r7, #11]
9000139a:	683b      	ldr	r3, [r7, #0]
9000139c:	687a      	ldr	r2, [r7, #4]
9000139e:	f002 ff71 	bl	90004284 <HAL_PCD_EP_Transmit>
900013a2:	4603      	mov	r3, r0
900013a4:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
900013a6:	7dfb      	ldrb	r3, [r7, #23]
900013a8:	4618      	mov	r0, r3
900013aa:	f000 f853 	bl	90001454 <USBD_Get_USB_Status>
900013ae:	4603      	mov	r3, r0
900013b0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
900013b2:	7dbb      	ldrb	r3, [r7, #22]
}
900013b4:	4618      	mov	r0, r3
900013b6:	3718      	adds	r7, #24
900013b8:	46bd      	mov	sp, r7
900013ba:	bd80      	pop	{r7, pc}

900013bc <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
900013bc:	b580      	push	{r7, lr}
900013be:	b086      	sub	sp, #24
900013c0:	af00      	add	r7, sp, #0
900013c2:	60f8      	str	r0, [r7, #12]
900013c4:	607a      	str	r2, [r7, #4]
900013c6:	603b      	str	r3, [r7, #0]
900013c8:	460b      	mov	r3, r1
900013ca:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
900013cc:	2300      	movs	r3, #0
900013ce:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
900013d0:	2300      	movs	r3, #0
900013d2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
900013d4:	68fb      	ldr	r3, [r7, #12]
900013d6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
900013da:	7af9      	ldrb	r1, [r7, #11]
900013dc:	683b      	ldr	r3, [r7, #0]
900013de:	687a      	ldr	r2, [r7, #4]
900013e0:	f002 fefd 	bl	900041de <HAL_PCD_EP_Receive>
900013e4:	4603      	mov	r3, r0
900013e6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
900013e8:	7dfb      	ldrb	r3, [r7, #23]
900013ea:	4618      	mov	r0, r3
900013ec:	f000 f832 	bl	90001454 <USBD_Get_USB_Status>
900013f0:	4603      	mov	r3, r0
900013f2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
900013f4:	7dbb      	ldrb	r3, [r7, #22]
}
900013f6:	4618      	mov	r0, r3
900013f8:	3718      	adds	r7, #24
900013fa:	46bd      	mov	sp, r7
900013fc:	bd80      	pop	{r7, pc}

900013fe <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
900013fe:	b580      	push	{r7, lr}
90001400:	b082      	sub	sp, #8
90001402:	af00      	add	r7, sp, #0
90001404:	6078      	str	r0, [r7, #4]
90001406:	460b      	mov	r3, r1
90001408:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
9000140a:	687b      	ldr	r3, [r7, #4]
9000140c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
90001410:	78fa      	ldrb	r2, [r7, #3]
90001412:	4611      	mov	r1, r2
90001414:	4618      	mov	r0, r3
90001416:	f002 ff1d 	bl	90004254 <HAL_PCD_EP_GetRxCount>
9000141a:	4603      	mov	r3, r0
}
9000141c:	4618      	mov	r0, r3
9000141e:	3708      	adds	r7, #8
90001420:	46bd      	mov	sp, r7
90001422:	bd80      	pop	{r7, pc}

90001424 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
90001424:	b480      	push	{r7}
90001426:	b083      	sub	sp, #12
90001428:	af00      	add	r7, sp, #0
9000142a:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
9000142c:	4b03      	ldr	r3, [pc, #12]	@ (9000143c <USBD_static_malloc+0x18>)
}
9000142e:	4618      	mov	r0, r3
90001430:	370c      	adds	r7, #12
90001432:	46bd      	mov	sp, r7
90001434:	f85d 7b04 	ldr.w	r7, [sp], #4
90001438:	4770      	bx	lr
9000143a:	bf00      	nop
9000143c:	24001a08 	.word	0x24001a08

90001440 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
90001440:	b480      	push	{r7}
90001442:	b083      	sub	sp, #12
90001444:	af00      	add	r7, sp, #0
90001446:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
90001448:	bf00      	nop
9000144a:	370c      	adds	r7, #12
9000144c:	46bd      	mov	sp, r7
9000144e:	f85d 7b04 	ldr.w	r7, [sp], #4
90001452:	4770      	bx	lr

90001454 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
90001454:	b480      	push	{r7}
90001456:	b085      	sub	sp, #20
90001458:	af00      	add	r7, sp, #0
9000145a:	4603      	mov	r3, r0
9000145c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
9000145e:	2300      	movs	r3, #0
90001460:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
90001462:	79fb      	ldrb	r3, [r7, #7]
90001464:	2b03      	cmp	r3, #3
90001466:	d817      	bhi.n	90001498 <USBD_Get_USB_Status+0x44>
90001468:	a201      	add	r2, pc, #4	@ (adr r2, 90001470 <USBD_Get_USB_Status+0x1c>)
9000146a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
9000146e:	bf00      	nop
90001470:	90001481 	.word	0x90001481
90001474:	90001487 	.word	0x90001487
90001478:	9000148d 	.word	0x9000148d
9000147c:	90001493 	.word	0x90001493
  {
    case HAL_OK :
      usb_status = USBD_OK;
90001480:	2300      	movs	r3, #0
90001482:	73fb      	strb	r3, [r7, #15]
    break;
90001484:	e00b      	b.n	9000149e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
90001486:	2303      	movs	r3, #3
90001488:	73fb      	strb	r3, [r7, #15]
    break;
9000148a:	e008      	b.n	9000149e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
9000148c:	2301      	movs	r3, #1
9000148e:	73fb      	strb	r3, [r7, #15]
    break;
90001490:	e005      	b.n	9000149e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
90001492:	2303      	movs	r3, #3
90001494:	73fb      	strb	r3, [r7, #15]
    break;
90001496:	e002      	b.n	9000149e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
90001498:	2303      	movs	r3, #3
9000149a:	73fb      	strb	r3, [r7, #15]
    break;
9000149c:	bf00      	nop
  }
  return usb_status;
9000149e:	7bfb      	ldrb	r3, [r7, #15]
}
900014a0:	4618      	mov	r0, r3
900014a2:	3714      	adds	r7, #20
900014a4:	46bd      	mov	sp, r7
900014a6:	f85d 7b04 	ldr.w	r7, [sp], #4
900014aa:	4770      	bx	lr

900014ac <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
900014ac:	b480      	push	{r7}
900014ae:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
  SCB->VTOR = INTVECT_START;
900014b0:	4b07      	ldr	r3, [pc, #28]	@ (900014d0 <SystemInit+0x24>)
900014b2:	4a08      	ldr	r2, [pc, #32]	@ (900014d4 <SystemInit+0x28>)
900014b4:	609a      	str	r2, [r3, #8]

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
900014b6:	4b06      	ldr	r3, [pc, #24]	@ (900014d0 <SystemInit+0x24>)
900014b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
900014bc:	4a04      	ldr	r2, [pc, #16]	@ (900014d0 <SystemInit+0x24>)
900014be:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
900014c2:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
900014c6:	bf00      	nop
900014c8:	46bd      	mov	sp, r7
900014ca:	f85d 7b04 	ldr.w	r7, [sp], #4
900014ce:	4770      	bx	lr
900014d0:	e000ed00 	.word	0xe000ed00
900014d4:	90000000 	.word	0x90000000

900014d8 <SystemCoreClockUpdate>:
  *           value for HSE crystal.
  *
  * @retval None
  */
void SystemCoreClockUpdate(void)
{
900014d8:	b480      	push	{r7}
900014da:	b089      	sub	sp, #36	@ 0x24
900014dc:	af00      	add	r7, sp, #0
  uint32_t sysclk, hsivalue, pllsource, pllm, pllp, core_presc;
  float_t pllfracn, pllvco;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
900014de:	4b92      	ldr	r3, [pc, #584]	@ (90001728 <SystemCoreClockUpdate+0x250>)
900014e0:	691b      	ldr	r3, [r3, #16]
900014e2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
900014e6:	2b18      	cmp	r3, #24
900014e8:	f200 80fb 	bhi.w	900016e2 <SystemCoreClockUpdate+0x20a>
900014ec:	a201      	add	r2, pc, #4	@ (adr r2, 900014f4 <SystemCoreClockUpdate+0x1c>)
900014ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
900014f2:	bf00      	nop
900014f4:	90001559 	.word	0x90001559
900014f8:	900016e3 	.word	0x900016e3
900014fc:	900016e3 	.word	0x900016e3
90001500:	900016e3 	.word	0x900016e3
90001504:	900016e3 	.word	0x900016e3
90001508:	900016e3 	.word	0x900016e3
9000150c:	900016e3 	.word	0x900016e3
90001510:	900016e3 	.word	0x900016e3
90001514:	9000156d 	.word	0x9000156d
90001518:	900016e3 	.word	0x900016e3
9000151c:	900016e3 	.word	0x900016e3
90001520:	900016e3 	.word	0x900016e3
90001524:	900016e3 	.word	0x900016e3
90001528:	900016e3 	.word	0x900016e3
9000152c:	900016e3 	.word	0x900016e3
90001530:	900016e3 	.word	0x900016e3
90001534:	90001573 	.word	0x90001573
90001538:	900016e3 	.word	0x900016e3
9000153c:	900016e3 	.word	0x900016e3
90001540:	900016e3 	.word	0x900016e3
90001544:	900016e3 	.word	0x900016e3
90001548:	900016e3 	.word	0x900016e3
9000154c:	900016e3 	.word	0x900016e3
90001550:	900016e3 	.word	0x900016e3
90001554:	90001579 	.word	0x90001579
  {
  case 0x00:  /* HSI used as system clock source (default after reset) */
    sysclk = (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos));
90001558:	4b73      	ldr	r3, [pc, #460]	@ (90001728 <SystemCoreClockUpdate+0x250>)
9000155a:	681b      	ldr	r3, [r3, #0]
9000155c:	08db      	lsrs	r3, r3, #3
9000155e:	f003 0303 	and.w	r3, r3, #3
90001562:	4a72      	ldr	r2, [pc, #456]	@ (9000172c <SystemCoreClockUpdate+0x254>)
90001564:	fa22 f303 	lsr.w	r3, r2, r3
90001568:	61fb      	str	r3, [r7, #28]
    break;
9000156a:	e0c4      	b.n	900016f6 <SystemCoreClockUpdate+0x21e>

  case 0x08:  /* CSI used as system clock source */
    sysclk = CSI_VALUE;
9000156c:	4b70      	ldr	r3, [pc, #448]	@ (90001730 <SystemCoreClockUpdate+0x258>)
9000156e:	61fb      	str	r3, [r7, #28]
    break;
90001570:	e0c1      	b.n	900016f6 <SystemCoreClockUpdate+0x21e>

  case 0x10:  /* HSE used as system clock source */
    sysclk = HSE_VALUE;
90001572:	4b70      	ldr	r3, [pc, #448]	@ (90001734 <SystemCoreClockUpdate+0x25c>)
90001574:	61fb      	str	r3, [r7, #28]
    break;
90001576:	e0be      	b.n	900016f6 <SystemCoreClockUpdate+0x21e>

  case 0x18:  /* PLL1 used as system clock  source */
    /* PLL1_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL1_VCO / PLL1R
       */
    pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
90001578:	4b6b      	ldr	r3, [pc, #428]	@ (90001728 <SystemCoreClockUpdate+0x250>)
9000157a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
9000157c:	f003 0303 	and.w	r3, r3, #3
90001580:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos)  ;
90001582:	4b69      	ldr	r3, [pc, #420]	@ (90001728 <SystemCoreClockUpdate+0x250>)
90001584:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
90001586:	091b      	lsrs	r3, r3, #4
90001588:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
9000158c:	60fb      	str	r3, [r7, #12]
    if ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) != 0U)
9000158e:	4b66      	ldr	r3, [pc, #408]	@ (90001728 <SystemCoreClockUpdate+0x250>)
90001590:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
90001592:	f003 0301 	and.w	r3, r3, #1
90001596:	2b00      	cmp	r3, #0
90001598:	d00b      	beq.n	900015b2 <SystemCoreClockUpdate+0xda>
    {
      pllfracn = (float_t)(uint32_t)(((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN)>> RCC_PLL1FRACR_FRACN_Pos));
9000159a:	4b63      	ldr	r3, [pc, #396]	@ (90001728 <SystemCoreClockUpdate+0x250>)
9000159c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
9000159e:	08db      	lsrs	r3, r3, #3
900015a0:	f3c3 030c 	ubfx	r3, r3, #0, #13
900015a4:	ee07 3a90 	vmov	s15, r3
900015a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
900015ac:	edc7 7a06 	vstr	s15, [r7, #24]
900015b0:	e002      	b.n	900015b8 <SystemCoreClockUpdate+0xe0>
    }
    else
    {
      pllfracn = (float_t)0U;
900015b2:	f04f 0300 	mov.w	r3, #0
900015b6:	61bb      	str	r3, [r7, #24]
    }

    if (pllm != 0U)
900015b8:	68fb      	ldr	r3, [r7, #12]
900015ba:	2b00      	cmp	r3, #0
900015bc:	f000 808e 	beq.w	900016dc <SystemCoreClockUpdate+0x204>
    {
      switch (pllsource)
900015c0:	693b      	ldr	r3, [r7, #16]
900015c2:	2b01      	cmp	r3, #1
900015c4:	d024      	beq.n	90001610 <SystemCoreClockUpdate+0x138>
900015c6:	693b      	ldr	r3, [r7, #16]
900015c8:	2b02      	cmp	r3, #2
900015ca:	d143      	bne.n	90001654 <SystemCoreClockUpdate+0x17c>
      {
      case 0x02:  /* HSE used as PLL1 clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (pllfracn/(float_t)0x2000) +(float_t)1 );
900015cc:	68fb      	ldr	r3, [r7, #12]
900015ce:	ee07 3a90 	vmov	s15, r3
900015d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
900015d6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 90001738 <SystemCoreClockUpdate+0x260>
900015da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
900015de:	4b52      	ldr	r3, [pc, #328]	@ (90001728 <SystemCoreClockUpdate+0x250>)
900015e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
900015e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
900015e6:	ee07 3a90 	vmov	s15, r3
900015ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
900015ee:	ed97 6a06 	vldr	s12, [r7, #24]
900015f2:	eddf 5a52 	vldr	s11, [pc, #328]	@ 9000173c <SystemCoreClockUpdate+0x264>
900015f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
900015fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
900015fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
90001602:	ee77 7aa6 	vadd.f32	s15, s15, s13
90001606:	ee67 7a27 	vmul.f32	s15, s14, s15
9000160a:	edc7 7a05 	vstr	s15, [r7, #20]
        break;
9000160e:	e04f      	b.n	900016b0 <SystemCoreClockUpdate+0x1d8>

      case 0x01:  /* CSI used as PLL1 clock source */
        pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (pllfracn/(float_t)0x2000) +(float_t)1 );
90001610:	68fb      	ldr	r3, [r7, #12]
90001612:	ee07 3a90 	vmov	s15, r3
90001616:	eef8 7a67 	vcvt.f32.u32	s15, s15
9000161a:	eddf 6a49 	vldr	s13, [pc, #292]	@ 90001740 <SystemCoreClockUpdate+0x268>
9000161e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
90001622:	4b41      	ldr	r3, [pc, #260]	@ (90001728 <SystemCoreClockUpdate+0x250>)
90001624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
90001626:	f3c3 0308 	ubfx	r3, r3, #0, #9
9000162a:	ee07 3a90 	vmov	s15, r3
9000162e:	eef8 6a67 	vcvt.f32.u32	s13, s15
90001632:	ed97 6a06 	vldr	s12, [r7, #24]
90001636:	eddf 5a41 	vldr	s11, [pc, #260]	@ 9000173c <SystemCoreClockUpdate+0x264>
9000163a:	eec6 7a25 	vdiv.f32	s15, s12, s11
9000163e:	ee76 7aa7 	vadd.f32	s15, s13, s15
90001642:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
90001646:	ee77 7aa6 	vadd.f32	s15, s15, s13
9000164a:	ee67 7a27 	vmul.f32	s15, s14, s15
9000164e:	edc7 7a05 	vstr	s15, [r7, #20]
        break;
90001652:	e02d      	b.n	900016b0 <SystemCoreClockUpdate+0x1d8>

      case 0x00:  /* HSI used as PLL1 clock source */
      default:
        hsivalue = (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos));
90001654:	4b34      	ldr	r3, [pc, #208]	@ (90001728 <SystemCoreClockUpdate+0x250>)
90001656:	681b      	ldr	r3, [r3, #0]
90001658:	08db      	lsrs	r3, r3, #3
9000165a:	f003 0303 	and.w	r3, r3, #3
9000165e:	4a33      	ldr	r2, [pc, #204]	@ (9000172c <SystemCoreClockUpdate+0x254>)
90001660:	fa22 f303 	lsr.w	r3, r2, r3
90001664:	60bb      	str	r3, [r7, #8]
        pllvco = ( (float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (pllfracn/(float_t)0x2000) +(float_t)1 );
90001666:	68bb      	ldr	r3, [r7, #8]
90001668:	ee07 3a90 	vmov	s15, r3
9000166c:	eef8 6a67 	vcvt.f32.u32	s13, s15
90001670:	68fb      	ldr	r3, [r7, #12]
90001672:	ee07 3a90 	vmov	s15, r3
90001676:	eef8 7a67 	vcvt.f32.u32	s15, s15
9000167a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
9000167e:	4b2a      	ldr	r3, [pc, #168]	@ (90001728 <SystemCoreClockUpdate+0x250>)
90001680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
90001682:	f3c3 0308 	ubfx	r3, r3, #0, #9
90001686:	ee07 3a90 	vmov	s15, r3
9000168a:	eef8 6a67 	vcvt.f32.u32	s13, s15
9000168e:	ed97 6a06 	vldr	s12, [r7, #24]
90001692:	eddf 5a2a 	vldr	s11, [pc, #168]	@ 9000173c <SystemCoreClockUpdate+0x264>
90001696:	eec6 7a25 	vdiv.f32	s15, s12, s11
9000169a:	ee76 7aa7 	vadd.f32	s15, s13, s15
9000169e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
900016a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
900016a6:	ee67 7a27 	vmul.f32	s15, s14, s15
900016aa:	edc7 7a05 	vstr	s15, [r7, #20]
        break;
900016ae:	bf00      	nop
      }
      pllp = (((RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVP) >> RCC_PLL1DIVR1_DIVP_Pos) + 1U ) ;
900016b0:	4b1d      	ldr	r3, [pc, #116]	@ (90001728 <SystemCoreClockUpdate+0x250>)
900016b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
900016b4:	0a5b      	lsrs	r3, r3, #9
900016b6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
900016ba:	3301      	adds	r3, #1
900016bc:	607b      	str	r3, [r7, #4]
      sysclk =  (uint32_t)(float_t)(pllvco/(float_t)pllp);
900016be:	687b      	ldr	r3, [r7, #4]
900016c0:	ee07 3a90 	vmov	s15, r3
900016c4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
900016c8:	edd7 6a05 	vldr	s13, [r7, #20]
900016cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
900016d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
900016d4:	ee17 3a90 	vmov	r3, s15
900016d8:	61fb      	str	r3, [r7, #28]
    }
    else
    {
      sysclk = 0U;
    }
    break;
900016da:	e00c      	b.n	900016f6 <SystemCoreClockUpdate+0x21e>
      sysclk = 0U;
900016dc:	2300      	movs	r3, #0
900016de:	61fb      	str	r3, [r7, #28]
    break;
900016e0:	e009      	b.n	900016f6 <SystemCoreClockUpdate+0x21e>

  default:  /* Unexpected, default to HSI used as system clock source (default after reset) */
    sysclk = (HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos));
900016e2:	4b11      	ldr	r3, [pc, #68]	@ (90001728 <SystemCoreClockUpdate+0x250>)
900016e4:	681b      	ldr	r3, [r3, #0]
900016e6:	08db      	lsrs	r3, r3, #3
900016e8:	f003 0303 	and.w	r3, r3, #3
900016ec:	4a0f      	ldr	r2, [pc, #60]	@ (9000172c <SystemCoreClockUpdate+0x254>)
900016ee:	fa22 f303 	lsr.w	r3, r2, r3
900016f2:	61fb      	str	r3, [r7, #28]
    break;
900016f4:	bf00      	nop
  }

  /* system clock frequency : CM7 CPU frequency  */
  core_presc = (RCC->CDCFGR & RCC_CDCFGR_CPRE);
900016f6:	4b0c      	ldr	r3, [pc, #48]	@ (90001728 <SystemCoreClockUpdate+0x250>)
900016f8:	699b      	ldr	r3, [r3, #24]
900016fa:	f003 030f 	and.w	r3, r3, #15
900016fe:	603b      	str	r3, [r7, #0]
  if (core_presc >= 8U)
90001700:	683b      	ldr	r3, [r7, #0]
90001702:	2b07      	cmp	r3, #7
90001704:	d907      	bls.n	90001716 <SystemCoreClockUpdate+0x23e>
  {
    SystemCoreClock = (sysclk >> (core_presc - RCC_CDCFGR_CPRE_3 + 1U));
90001706:	683b      	ldr	r3, [r7, #0]
90001708:	3b07      	subs	r3, #7
9000170a:	69fa      	ldr	r2, [r7, #28]
9000170c:	fa22 f303 	lsr.w	r3, r2, r3
90001710:	4a0c      	ldr	r2, [pc, #48]	@ (90001744 <SystemCoreClockUpdate+0x26c>)
90001712:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock = sysclk;
  }
}
90001714:	e002      	b.n	9000171c <SystemCoreClockUpdate+0x244>
    SystemCoreClock = sysclk;
90001716:	4a0b      	ldr	r2, [pc, #44]	@ (90001744 <SystemCoreClockUpdate+0x26c>)
90001718:	69fb      	ldr	r3, [r7, #28]
9000171a:	6013      	str	r3, [r2, #0]
}
9000171c:	bf00      	nop
9000171e:	3724      	adds	r7, #36	@ 0x24
90001720:	46bd      	mov	sp, r7
90001722:	f85d 7b04 	ldr.w	r7, [sp], #4
90001726:	4770      	bx	lr
90001728:	58024400 	.word	0x58024400
9000172c:	03d09000 	.word	0x03d09000
90001730:	003d0900 	.word	0x003d0900
90001734:	016e3600 	.word	0x016e3600
90001738:	4bb71b00 	.word	0x4bb71b00
9000173c:	46000000 	.word	0x46000000
90001740:	4a742400 	.word	0x4a742400
90001744:	24000064 	.word	0x24000064

90001748 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
90001748:	b580      	push	{r7, lr}
9000174a:	b082      	sub	sp, #8
9000174c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
9000174e:	2300      	movs	r3, #0
90001750:	71fb      	strb	r3, [r7, #7]

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
90001752:	2003      	movs	r0, #3
90001754:	f001 fc4c 	bl	90002ff0 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
90001758:	200f      	movs	r0, #15
9000175a:	f000 f80d 	bl	90001778 <HAL_InitTick>
9000175e:	4603      	mov	r3, r0
90001760:	2b00      	cmp	r3, #0
90001762:	d002      	beq.n	9000176a <HAL_Init+0x22>
  {
    status = HAL_ERROR;
90001764:	2301      	movs	r3, #1
90001766:	71fb      	strb	r3, [r7, #7]
90001768:	e001      	b.n	9000176e <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
9000176a:	f7ff f8f9 	bl	90000960 <HAL_MspInit>
  }

  /* Return function status */
  return status;
9000176e:	79fb      	ldrb	r3, [r7, #7]
}
90001770:	4618      	mov	r0, r3
90001772:	3708      	adds	r7, #8
90001774:	46bd      	mov	sp, r7
90001776:	bd80      	pop	{r7, pc}

90001778 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
90001778:	b580      	push	{r7, lr}
9000177a:	b084      	sub	sp, #16
9000177c:	af00      	add	r7, sp, #0
9000177e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
90001780:	2300      	movs	r3, #0
90001782:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
90001784:	4b17      	ldr	r3, [pc, #92]	@ (900017e4 <HAL_InitTick+0x6c>)
90001786:	781b      	ldrb	r3, [r3, #0]
90001788:	2b00      	cmp	r3, #0
9000178a:	d023      	beq.n	900017d4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
9000178c:	4b16      	ldr	r3, [pc, #88]	@ (900017e8 <HAL_InitTick+0x70>)
9000178e:	681a      	ldr	r2, [r3, #0]
90001790:	4b14      	ldr	r3, [pc, #80]	@ (900017e4 <HAL_InitTick+0x6c>)
90001792:	781b      	ldrb	r3, [r3, #0]
90001794:	4619      	mov	r1, r3
90001796:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
9000179a:	fbb3 f3f1 	udiv	r3, r3, r1
9000179e:	fbb2 f3f3 	udiv	r3, r2, r3
900017a2:	4618      	mov	r0, r3
900017a4:	f001 fc57 	bl	90003056 <HAL_SYSTICK_Config>
900017a8:	4603      	mov	r3, r0
900017aa:	2b00      	cmp	r3, #0
900017ac:	d10f      	bne.n	900017ce <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
900017ae:	687b      	ldr	r3, [r7, #4]
900017b0:	2b0f      	cmp	r3, #15
900017b2:	d809      	bhi.n	900017c8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
900017b4:	2200      	movs	r2, #0
900017b6:	6879      	ldr	r1, [r7, #4]
900017b8:	f04f 30ff 	mov.w	r0, #4294967295
900017bc:	f001 fc23 	bl	90003006 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
900017c0:	4a0a      	ldr	r2, [pc, #40]	@ (900017ec <HAL_InitTick+0x74>)
900017c2:	687b      	ldr	r3, [r7, #4]
900017c4:	6013      	str	r3, [r2, #0]
900017c6:	e007      	b.n	900017d8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
900017c8:	2301      	movs	r3, #1
900017ca:	73fb      	strb	r3, [r7, #15]
900017cc:	e004      	b.n	900017d8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
900017ce:	2301      	movs	r3, #1
900017d0:	73fb      	strb	r3, [r7, #15]
900017d2:	e001      	b.n	900017d8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
900017d4:	2301      	movs	r3, #1
900017d6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
900017d8:	7bfb      	ldrb	r3, [r7, #15]
}
900017da:	4618      	mov	r0, r3
900017dc:	3710      	adds	r7, #16
900017de:	46bd      	mov	sp, r7
900017e0:	bd80      	pop	{r7, pc}
900017e2:	bf00      	nop
900017e4:	2400006c 	.word	0x2400006c
900017e8:	24000064 	.word	0x24000064
900017ec:	24000068 	.word	0x24000068

900017f0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
900017f0:	b480      	push	{r7}
900017f2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
900017f4:	4b06      	ldr	r3, [pc, #24]	@ (90001810 <HAL_IncTick+0x20>)
900017f6:	781b      	ldrb	r3, [r3, #0]
900017f8:	461a      	mov	r2, r3
900017fa:	4b06      	ldr	r3, [pc, #24]	@ (90001814 <HAL_IncTick+0x24>)
900017fc:	681b      	ldr	r3, [r3, #0]
900017fe:	4413      	add	r3, r2
90001800:	4a04      	ldr	r2, [pc, #16]	@ (90001814 <HAL_IncTick+0x24>)
90001802:	6013      	str	r3, [r2, #0]
}
90001804:	bf00      	nop
90001806:	46bd      	mov	sp, r7
90001808:	f85d 7b04 	ldr.w	r7, [sp], #4
9000180c:	4770      	bx	lr
9000180e:	bf00      	nop
90001810:	2400006c 	.word	0x2400006c
90001814:	24001c28 	.word	0x24001c28

90001818 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
90001818:	b480      	push	{r7}
9000181a:	af00      	add	r7, sp, #0
  return uwTick;
9000181c:	4b03      	ldr	r3, [pc, #12]	@ (9000182c <HAL_GetTick+0x14>)
9000181e:	681b      	ldr	r3, [r3, #0]
}
90001820:	4618      	mov	r0, r3
90001822:	46bd      	mov	sp, r7
90001824:	f85d 7b04 	ldr.w	r7, [sp], #4
90001828:	4770      	bx	lr
9000182a:	bf00      	nop
9000182c:	24001c28 	.word	0x24001c28

90001830 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
90001830:	b580      	push	{r7, lr}
90001832:	b084      	sub	sp, #16
90001834:	af00      	add	r7, sp, #0
90001836:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
90001838:	f7ff ffee 	bl	90001818 <HAL_GetTick>
9000183c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
9000183e:	687b      	ldr	r3, [r7, #4]
90001840:	60fb      	str	r3, [r7, #12]

  /* Add a period to ensure minimum wait */
  if (wait < HAL_MAX_DELAY)
90001842:	68fb      	ldr	r3, [r7, #12]
90001844:	f1b3 3fff 	cmp.w	r3, #4294967295
90001848:	d005      	beq.n	90001856 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
9000184a:	4b0a      	ldr	r3, [pc, #40]	@ (90001874 <HAL_Delay+0x44>)
9000184c:	781b      	ldrb	r3, [r3, #0]
9000184e:	461a      	mov	r2, r3
90001850:	68fb      	ldr	r3, [r7, #12]
90001852:	4413      	add	r3, r2
90001854:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
90001856:	bf00      	nop
90001858:	f7ff ffde 	bl	90001818 <HAL_GetTick>
9000185c:	4602      	mov	r2, r0
9000185e:	68bb      	ldr	r3, [r7, #8]
90001860:	1ad3      	subs	r3, r2, r3
90001862:	68fa      	ldr	r2, [r7, #12]
90001864:	429a      	cmp	r2, r3
90001866:	d8f7      	bhi.n	90001858 <HAL_Delay+0x28>
  {
  }
}
90001868:	bf00      	nop
9000186a:	bf00      	nop
9000186c:	3710      	adds	r7, #16
9000186e:	46bd      	mov	sp, r7
90001870:	bd80      	pop	{r7, pc}
90001872:	bf00      	nop
90001874:	2400006c 	.word	0x2400006c

90001878 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
90001878:	b480      	push	{r7}
9000187a:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  SysTick->CTRL &= ~SysTick_CTRL_TICKINT_Msk;
9000187c:	4b05      	ldr	r3, [pc, #20]	@ (90001894 <HAL_SuspendTick+0x1c>)
9000187e:	681b      	ldr	r3, [r3, #0]
90001880:	4a04      	ldr	r2, [pc, #16]	@ (90001894 <HAL_SuspendTick+0x1c>)
90001882:	f023 0302 	bic.w	r3, r3, #2
90001886:	6013      	str	r3, [r2, #0]
}
90001888:	bf00      	nop
9000188a:	46bd      	mov	sp, r7
9000188c:	f85d 7b04 	ldr.w	r7, [sp], #4
90001890:	4770      	bx	lr
90001892:	bf00      	nop
90001894:	e000e010 	.word	0xe000e010

90001898 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
90001898:	b480      	push	{r7}
9000189a:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SysTick->CTRL  |= SysTick_CTRL_TICKINT_Msk;
9000189c:	4b05      	ldr	r3, [pc, #20]	@ (900018b4 <HAL_ResumeTick+0x1c>)
9000189e:	681b      	ldr	r3, [r3, #0]
900018a0:	4a04      	ldr	r2, [pc, #16]	@ (900018b4 <HAL_ResumeTick+0x1c>)
900018a2:	f043 0302 	orr.w	r3, r3, #2
900018a6:	6013      	str	r3, [r2, #0]
}
900018a8:	bf00      	nop
900018aa:	46bd      	mov	sp, r7
900018ac:	f85d 7b04 	ldr.w	r7, [sp], #4
900018b0:	4770      	bx	lr
900018b2:	bf00      	nop
900018b4:	e000e010 	.word	0xe000e010

900018b8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
900018b8:	b480      	push	{r7}
900018ba:	b083      	sub	sp, #12
900018bc:	af00      	add	r7, sp, #0
900018be:	6078      	str	r0, [r7, #4]
900018c0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
900018c2:	687b      	ldr	r3, [r7, #4]
900018c4:	689b      	ldr	r3, [r3, #8]
900018c6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
900018ca:	683b      	ldr	r3, [r7, #0]
900018cc:	431a      	orrs	r2, r3
900018ce:	687b      	ldr	r3, [r7, #4]
900018d0:	609a      	str	r2, [r3, #8]
}
900018d2:	bf00      	nop
900018d4:	370c      	adds	r7, #12
900018d6:	46bd      	mov	sp, r7
900018d8:	f85d 7b04 	ldr.w	r7, [sp], #4
900018dc:	4770      	bx	lr

900018de <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
900018de:	b480      	push	{r7}
900018e0:	b083      	sub	sp, #12
900018e2:	af00      	add	r7, sp, #0
900018e4:	6078      	str	r0, [r7, #4]
900018e6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
900018e8:	687b      	ldr	r3, [r7, #4]
900018ea:	689b      	ldr	r3, [r3, #8]
900018ec:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
900018f0:	683b      	ldr	r3, [r7, #0]
900018f2:	431a      	orrs	r2, r3
900018f4:	687b      	ldr	r3, [r7, #4]
900018f6:	609a      	str	r2, [r3, #8]
}
900018f8:	bf00      	nop
900018fa:	370c      	adds	r7, #12
900018fc:	46bd      	mov	sp, r7
900018fe:	f85d 7b04 	ldr.w	r7, [sp], #4
90001902:	4770      	bx	lr

90001904 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
90001904:	b480      	push	{r7}
90001906:	b083      	sub	sp, #12
90001908:	af00      	add	r7, sp, #0
9000190a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
9000190c:	687b      	ldr	r3, [r7, #4]
9000190e:	689b      	ldr	r3, [r3, #8]
90001910:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
90001914:	4618      	mov	r0, r3
90001916:	370c      	adds	r7, #12
90001918:	46bd      	mov	sp, r7
9000191a:	f85d 7b04 	ldr.w	r7, [sp], #4
9000191e:	4770      	bx	lr

90001920 <LL_ADC_SetPathInternalChAdd>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
  *         @arg @ref LL_ADC_PATH_INTERNAL_VDDCORE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetPathInternalChAdd(ADC_TypeDef *ADCx, uint32_t PathInternal)
{
90001920:	b480      	push	{r7}
90001922:	b083      	sub	sp, #12
90001924:	af00      	add	r7, sp, #0
90001926:	6078      	str	r0, [r7, #4]
90001928:	6039      	str	r1, [r7, #0]
  SET_BIT(ADCx->OR, PathInternal);
9000192a:	687b      	ldr	r3, [r7, #4]
9000192c:	f8d3 20c8 	ldr.w	r2, [r3, #200]	@ 0xc8
90001930:	683b      	ldr	r3, [r7, #0]
90001932:	431a      	orrs	r2, r3
90001934:	687b      	ldr	r3, [r7, #4]
90001936:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
9000193a:	bf00      	nop
9000193c:	370c      	adds	r7, #12
9000193e:	46bd      	mov	sp, r7
90001940:	f85d 7b04 	ldr.w	r7, [sp], #4
90001944:	4770      	bx	lr
	...

90001948 <LL_ADC_SetOffset>:
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
90001948:	b480      	push	{r7}
9000194a:	b087      	sub	sp, #28
9000194c:	af00      	add	r7, sp, #0
9000194e:	60f8      	str	r0, [r7, #12]
90001950:	60b9      	str	r1, [r7, #8]
90001952:	607a      	str	r2, [r7, #4]
90001954:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
90001956:	68fb      	ldr	r3, [r7, #12]
90001958:	3360      	adds	r3, #96	@ 0x60
9000195a:	461a      	mov	r2, r3
9000195c:	68bb      	ldr	r3, [r7, #8]
9000195e:	009b      	lsls	r3, r3, #2
90001960:	4413      	add	r3, r2
90001962:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
90001964:	697b      	ldr	r3, [r7, #20]
90001966:	681a      	ldr	r2, [r3, #0]
90001968:	4b08      	ldr	r3, [pc, #32]	@ (9000198c <LL_ADC_SetOffset+0x44>)
9000196a:	4013      	ands	r3, r2
9000196c:	687a      	ldr	r2, [r7, #4]
9000196e:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
90001972:	683a      	ldr	r2, [r7, #0]
90001974:	430a      	orrs	r2, r1
90001976:	4313      	orrs	r3, r2
90001978:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
9000197c:	697b      	ldr	r3, [r7, #20]
9000197e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
90001980:	bf00      	nop
90001982:	371c      	adds	r7, #28
90001984:	46bd      	mov	sp, r7
90001986:	f85d 7b04 	ldr.w	r7, [sp], #4
9000198a:	4770      	bx	lr
9000198c:	03fff000 	.word	0x03fff000

90001990 <LL_ADC_GetOffsetChannel>:
  *         (3) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
90001990:	b480      	push	{r7}
90001992:	b085      	sub	sp, #20
90001994:	af00      	add	r7, sp, #0
90001996:	6078      	str	r0, [r7, #4]
90001998:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
9000199a:	687b      	ldr	r3, [r7, #4]
9000199c:	3360      	adds	r3, #96	@ 0x60
9000199e:	461a      	mov	r2, r3
900019a0:	683b      	ldr	r3, [r7, #0]
900019a2:	009b      	lsls	r3, r3, #2
900019a4:	4413      	add	r3, r2
900019a6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
900019a8:	68fb      	ldr	r3, [r7, #12]
900019aa:	681b      	ldr	r3, [r3, #0]
900019ac:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
900019b0:	4618      	mov	r0, r3
900019b2:	3714      	adds	r7, #20
900019b4:	46bd      	mov	sp, r7
900019b6:	f85d 7b04 	ldr.w	r7, [sp], #4
900019ba:	4770      	bx	lr

900019bc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
900019bc:	b480      	push	{r7}
900019be:	b087      	sub	sp, #28
900019c0:	af00      	add	r7, sp, #0
900019c2:	60f8      	str	r0, [r7, #12]
900019c4:	60b9      	str	r1, [r7, #8]
900019c6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
900019c8:	68fb      	ldr	r3, [r7, #12]
900019ca:	3360      	adds	r3, #96	@ 0x60
900019cc:	461a      	mov	r2, r3
900019ce:	68bb      	ldr	r3, [r7, #8]
900019d0:	009b      	lsls	r3, r3, #2
900019d2:	4413      	add	r3, r2
900019d4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
900019d6:	697b      	ldr	r3, [r7, #20]
900019d8:	681b      	ldr	r3, [r3, #0]
900019da:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
900019de:	687b      	ldr	r3, [r7, #4]
900019e0:	431a      	orrs	r2, r3
900019e2:	697b      	ldr	r3, [r7, #20]
900019e4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
900019e6:	bf00      	nop
900019e8:	371c      	adds	r7, #28
900019ea:	46bd      	mov	sp, r7
900019ec:	f85d 7b04 	ldr.w	r7, [sp], #4
900019f0:	4770      	bx	lr

900019f2 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
900019f2:	b480      	push	{r7}
900019f4:	b087      	sub	sp, #28
900019f6:	af00      	add	r7, sp, #0
900019f8:	60f8      	str	r0, [r7, #12]
900019fa:	60b9      	str	r1, [r7, #8]
900019fc:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
900019fe:	68fb      	ldr	r3, [r7, #12]
90001a00:	3360      	adds	r3, #96	@ 0x60
90001a02:	461a      	mov	r2, r3
90001a04:	68bb      	ldr	r3, [r7, #8]
90001a06:	009b      	lsls	r3, r3, #2
90001a08:	4413      	add	r3, r2
90001a0a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
90001a0c:	697b      	ldr	r3, [r7, #20]
90001a0e:	681b      	ldr	r3, [r3, #0]
90001a10:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
90001a14:	687b      	ldr	r3, [r7, #4]
90001a16:	431a      	orrs	r2, r3
90001a18:	697b      	ldr	r3, [r7, #20]
90001a1a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
90001a1c:	bf00      	nop
90001a1e:	371c      	adds	r7, #28
90001a20:	46bd      	mov	sp, r7
90001a22:	f85d 7b04 	ldr.w	r7, [sp], #4
90001a26:	4770      	bx	lr

90001a28 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
90001a28:	b480      	push	{r7}
90001a2a:	b087      	sub	sp, #28
90001a2c:	af00      	add	r7, sp, #0
90001a2e:	60f8      	str	r0, [r7, #12]
90001a30:	60b9      	str	r1, [r7, #8]
90001a32:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
90001a34:	68fb      	ldr	r3, [r7, #12]
90001a36:	3360      	adds	r3, #96	@ 0x60
90001a38:	461a      	mov	r2, r3
90001a3a:	68bb      	ldr	r3, [r7, #8]
90001a3c:	009b      	lsls	r3, r3, #2
90001a3e:	4413      	add	r3, r2
90001a40:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
90001a42:	697b      	ldr	r3, [r7, #20]
90001a44:	681b      	ldr	r3, [r3, #0]
90001a46:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
90001a4a:	687b      	ldr	r3, [r7, #4]
90001a4c:	431a      	orrs	r2, r3
90001a4e:	697b      	ldr	r3, [r7, #20]
90001a50:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
90001a52:	bf00      	nop
90001a54:	371c      	adds	r7, #28
90001a56:	46bd      	mov	sp, r7
90001a58:	f85d 7b04 	ldr.w	r7, [sp], #4
90001a5c:	4770      	bx	lr

90001a5e <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
90001a5e:	b480      	push	{r7}
90001a60:	b083      	sub	sp, #12
90001a62:	af00      	add	r7, sp, #0
90001a64:	6078      	str	r0, [r7, #4]
90001a66:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
90001a68:	687b      	ldr	r3, [r7, #4]
90001a6a:	695b      	ldr	r3, [r3, #20]
90001a6c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
90001a70:	683b      	ldr	r3, [r7, #0]
90001a72:	431a      	orrs	r2, r3
90001a74:	687b      	ldr	r3, [r7, #4]
90001a76:	615a      	str	r2, [r3, #20]
}
90001a78:	bf00      	nop
90001a7a:	370c      	adds	r7, #12
90001a7c:	46bd      	mov	sp, r7
90001a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
90001a82:	4770      	bx	lr

90001a84 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
90001a84:	b480      	push	{r7}
90001a86:	b083      	sub	sp, #12
90001a88:	af00      	add	r7, sp, #0
90001a8a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
90001a8c:	687b      	ldr	r3, [r7, #4]
90001a8e:	68db      	ldr	r3, [r3, #12]
90001a90:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
90001a94:	2b00      	cmp	r3, #0
90001a96:	d101      	bne.n	90001a9c <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
90001a98:	2301      	movs	r3, #1
90001a9a:	e000      	b.n	90001a9e <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
90001a9c:	2300      	movs	r3, #0
}
90001a9e:	4618      	mov	r0, r3
90001aa0:	370c      	adds	r7, #12
90001aa2:	46bd      	mov	sp, r7
90001aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
90001aa8:	4770      	bx	lr

90001aaa <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7RS, fast channel allows: 2.5 (sampling) + 12.5 (conversion 12b) = 15 ADC clock cycles (fADC)
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
90001aaa:	b480      	push	{r7}
90001aac:	b087      	sub	sp, #28
90001aae:	af00      	add	r7, sp, #0
90001ab0:	60f8      	str	r0, [r7, #12]
90001ab2:	60b9      	str	r1, [r7, #8]
90001ab4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
90001ab6:	68fb      	ldr	r3, [r7, #12]
90001ab8:	3330      	adds	r3, #48	@ 0x30
90001aba:	461a      	mov	r2, r3
90001abc:	68bb      	ldr	r3, [r7, #8]
90001abe:	0a1b      	lsrs	r3, r3, #8
90001ac0:	009b      	lsls	r3, r3, #2
90001ac2:	f003 030c 	and.w	r3, r3, #12
90001ac6:	4413      	add	r3, r2
90001ac8:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
90001aca:	697b      	ldr	r3, [r7, #20]
90001acc:	681a      	ldr	r2, [r3, #0]
90001ace:	68bb      	ldr	r3, [r7, #8]
90001ad0:	f003 031f 	and.w	r3, r3, #31
90001ad4:	211f      	movs	r1, #31
90001ad6:	fa01 f303 	lsl.w	r3, r1, r3
90001ada:	43db      	mvns	r3, r3
90001adc:	401a      	ands	r2, r3
90001ade:	687b      	ldr	r3, [r7, #4]
90001ae0:	0e9b      	lsrs	r3, r3, #26
90001ae2:	f003 011f 	and.w	r1, r3, #31
90001ae6:	68bb      	ldr	r3, [r7, #8]
90001ae8:	f003 031f 	and.w	r3, r3, #31
90001aec:	fa01 f303 	lsl.w	r3, r1, r3
90001af0:	431a      	orrs	r2, r3
90001af2:	697b      	ldr	r3, [r7, #20]
90001af4:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
90001af6:	bf00      	nop
90001af8:	371c      	adds	r7, #28
90001afa:	46bd      	mov	sp, r7
90001afc:	f85d 7b04 	ldr.w	r7, [sp], #4
90001b00:	4770      	bx	lr

90001b02 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
90001b02:	b480      	push	{r7}
90001b04:	b087      	sub	sp, #28
90001b06:	af00      	add	r7, sp, #0
90001b08:	60f8      	str	r0, [r7, #12]
90001b0a:	60b9      	str	r1, [r7, #8]
90001b0c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
90001b0e:	68fb      	ldr	r3, [r7, #12]
90001b10:	3314      	adds	r3, #20
90001b12:	461a      	mov	r2, r3
90001b14:	68bb      	ldr	r3, [r7, #8]
90001b16:	0e5b      	lsrs	r3, r3, #25
90001b18:	009b      	lsls	r3, r3, #2
90001b1a:	f003 0304 	and.w	r3, r3, #4
90001b1e:	4413      	add	r3, r2
90001b20:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
90001b22:	697b      	ldr	r3, [r7, #20]
90001b24:	681a      	ldr	r2, [r3, #0]
90001b26:	68bb      	ldr	r3, [r7, #8]
90001b28:	0d1b      	lsrs	r3, r3, #20
90001b2a:	f003 031f 	and.w	r3, r3, #31
90001b2e:	2107      	movs	r1, #7
90001b30:	fa01 f303 	lsl.w	r3, r1, r3
90001b34:	43db      	mvns	r3, r3
90001b36:	401a      	ands	r2, r3
90001b38:	68bb      	ldr	r3, [r7, #8]
90001b3a:	0d1b      	lsrs	r3, r3, #20
90001b3c:	f003 031f 	and.w	r3, r3, #31
90001b40:	6879      	ldr	r1, [r7, #4]
90001b42:	fa01 f303 	lsl.w	r3, r1, r3
90001b46:	431a      	orrs	r2, r3
90001b48:	697b      	ldr	r3, [r7, #20]
90001b4a:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
90001b4c:	bf00      	nop
90001b4e:	371c      	adds	r7, #28
90001b50:	46bd      	mov	sp, r7
90001b52:	f85d 7b04 	ldr.w	r7, [sp], #4
90001b56:	4770      	bx	lr

90001b58 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
90001b58:	b480      	push	{r7}
90001b5a:	b085      	sub	sp, #20
90001b5c:	af00      	add	r7, sp, #0
90001b5e:	60f8      	str	r0, [r7, #12]
90001b60:	60b9      	str	r1, [r7, #8]
90001b62:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
90001b64:	68fb      	ldr	r3, [r7, #12]
90001b66:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
90001b6a:	68bb      	ldr	r3, [r7, #8]
90001b6c:	f3c3 0312 	ubfx	r3, r3, #0, #19
90001b70:	43db      	mvns	r3, r3
90001b72:	401a      	ands	r2, r3
90001b74:	687b      	ldr	r3, [r7, #4]
90001b76:	f003 0318 	and.w	r3, r3, #24
90001b7a:	4908      	ldr	r1, [pc, #32]	@ (90001b9c <LL_ADC_SetChannelSingleDiff+0x44>)
90001b7c:	40d9      	lsrs	r1, r3
90001b7e:	68bb      	ldr	r3, [r7, #8]
90001b80:	400b      	ands	r3, r1
90001b82:	f3c3 0312 	ubfx	r3, r3, #0, #19
90001b86:	431a      	orrs	r2, r3
90001b88:	68fb      	ldr	r3, [r7, #12]
90001b8a:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
90001b8e:	bf00      	nop
90001b90:	3714      	adds	r7, #20
90001b92:	46bd      	mov	sp, r7
90001b94:	f85d 7b04 	ldr.w	r7, [sp], #4
90001b98:	4770      	bx	lr
90001b9a:	bf00      	nop
90001b9c:	0007ffff 	.word	0x0007ffff

90001ba0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
90001ba0:	b480      	push	{r7}
90001ba2:	b083      	sub	sp, #12
90001ba4:	af00      	add	r7, sp, #0
90001ba6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
90001ba8:	687b      	ldr	r3, [r7, #4]
90001baa:	689b      	ldr	r3, [r3, #8]
90001bac:	f003 031f 	and.w	r3, r3, #31
}
90001bb0:	4618      	mov	r0, r3
90001bb2:	370c      	adds	r7, #12
90001bb4:	46bd      	mov	sp, r7
90001bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
90001bba:	4770      	bx	lr

90001bbc <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
90001bbc:	b480      	push	{r7}
90001bbe:	b083      	sub	sp, #12
90001bc0:	af00      	add	r7, sp, #0
90001bc2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
90001bc4:	687b      	ldr	r3, [r7, #4]
90001bc6:	689b      	ldr	r3, [r3, #8]
90001bc8:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
90001bcc:	4618      	mov	r0, r3
90001bce:	370c      	adds	r7, #12
90001bd0:	46bd      	mov	sp, r7
90001bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
90001bd6:	4770      	bx	lr

90001bd8 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
90001bd8:	b480      	push	{r7}
90001bda:	b083      	sub	sp, #12
90001bdc:	af00      	add	r7, sp, #0
90001bde:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
90001be0:	687b      	ldr	r3, [r7, #4]
90001be2:	689a      	ldr	r2, [r3, #8]
90001be4:	4b04      	ldr	r3, [pc, #16]	@ (90001bf8 <LL_ADC_DisableDeepPowerDown+0x20>)
90001be6:	4013      	ands	r3, r2
90001be8:	687a      	ldr	r2, [r7, #4]
90001bea:	6093      	str	r3, [r2, #8]
}
90001bec:	bf00      	nop
90001bee:	370c      	adds	r7, #12
90001bf0:	46bd      	mov	sp, r7
90001bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
90001bf6:	4770      	bx	lr
90001bf8:	5fffffc0 	.word	0x5fffffc0

90001bfc <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
90001bfc:	b480      	push	{r7}
90001bfe:	b083      	sub	sp, #12
90001c00:	af00      	add	r7, sp, #0
90001c02:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
90001c04:	687b      	ldr	r3, [r7, #4]
90001c06:	689b      	ldr	r3, [r3, #8]
90001c08:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
90001c0c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
90001c10:	d101      	bne.n	90001c16 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
90001c12:	2301      	movs	r3, #1
90001c14:	e000      	b.n	90001c18 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
90001c16:	2300      	movs	r3, #0
}
90001c18:	4618      	mov	r0, r3
90001c1a:	370c      	adds	r7, #12
90001c1c:	46bd      	mov	sp, r7
90001c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
90001c22:	4770      	bx	lr

90001c24 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
90001c24:	b480      	push	{r7}
90001c26:	b083      	sub	sp, #12
90001c28:	af00      	add	r7, sp, #0
90001c2a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
90001c2c:	687b      	ldr	r3, [r7, #4]
90001c2e:	689a      	ldr	r2, [r3, #8]
90001c30:	4b05      	ldr	r3, [pc, #20]	@ (90001c48 <LL_ADC_EnableInternalRegulator+0x24>)
90001c32:	4013      	ands	r3, r2
90001c34:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
90001c38:	687b      	ldr	r3, [r7, #4]
90001c3a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
90001c3c:	bf00      	nop
90001c3e:	370c      	adds	r7, #12
90001c40:	46bd      	mov	sp, r7
90001c42:	f85d 7b04 	ldr.w	r7, [sp], #4
90001c46:	4770      	bx	lr
90001c48:	6fffffc0 	.word	0x6fffffc0

90001c4c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
90001c4c:	b480      	push	{r7}
90001c4e:	b083      	sub	sp, #12
90001c50:	af00      	add	r7, sp, #0
90001c52:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
90001c54:	687b      	ldr	r3, [r7, #4]
90001c56:	689b      	ldr	r3, [r3, #8]
90001c58:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
90001c5c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
90001c60:	d101      	bne.n	90001c66 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
90001c62:	2301      	movs	r3, #1
90001c64:	e000      	b.n	90001c68 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
90001c66:	2300      	movs	r3, #0
}
90001c68:	4618      	mov	r0, r3
90001c6a:	370c      	adds	r7, #12
90001c6c:	46bd      	mov	sp, r7
90001c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
90001c72:	4770      	bx	lr

90001c74 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
90001c74:	b480      	push	{r7}
90001c76:	b083      	sub	sp, #12
90001c78:	af00      	add	r7, sp, #0
90001c7a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
90001c7c:	687b      	ldr	r3, [r7, #4]
90001c7e:	689a      	ldr	r2, [r3, #8]
90001c80:	4b05      	ldr	r3, [pc, #20]	@ (90001c98 <LL_ADC_Enable+0x24>)
90001c82:	4013      	ands	r3, r2
90001c84:	f043 0201 	orr.w	r2, r3, #1
90001c88:	687b      	ldr	r3, [r7, #4]
90001c8a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
90001c8c:	bf00      	nop
90001c8e:	370c      	adds	r7, #12
90001c90:	46bd      	mov	sp, r7
90001c92:	f85d 7b04 	ldr.w	r7, [sp], #4
90001c96:	4770      	bx	lr
90001c98:	7fffffc0 	.word	0x7fffffc0

90001c9c <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
90001c9c:	b480      	push	{r7}
90001c9e:	b083      	sub	sp, #12
90001ca0:	af00      	add	r7, sp, #0
90001ca2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
90001ca4:	687b      	ldr	r3, [r7, #4]
90001ca6:	689a      	ldr	r2, [r3, #8]
90001ca8:	4b05      	ldr	r3, [pc, #20]	@ (90001cc0 <LL_ADC_Disable+0x24>)
90001caa:	4013      	ands	r3, r2
90001cac:	f043 0202 	orr.w	r2, r3, #2
90001cb0:	687b      	ldr	r3, [r7, #4]
90001cb2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
90001cb4:	bf00      	nop
90001cb6:	370c      	adds	r7, #12
90001cb8:	46bd      	mov	sp, r7
90001cba:	f85d 7b04 	ldr.w	r7, [sp], #4
90001cbe:	4770      	bx	lr
90001cc0:	7fffffc0 	.word	0x7fffffc0

90001cc4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
90001cc4:	b480      	push	{r7}
90001cc6:	b083      	sub	sp, #12
90001cc8:	af00      	add	r7, sp, #0
90001cca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
90001ccc:	687b      	ldr	r3, [r7, #4]
90001cce:	689b      	ldr	r3, [r3, #8]
90001cd0:	f003 0301 	and.w	r3, r3, #1
90001cd4:	2b01      	cmp	r3, #1
90001cd6:	d101      	bne.n	90001cdc <LL_ADC_IsEnabled+0x18>
90001cd8:	2301      	movs	r3, #1
90001cda:	e000      	b.n	90001cde <LL_ADC_IsEnabled+0x1a>
90001cdc:	2300      	movs	r3, #0
}
90001cde:	4618      	mov	r0, r3
90001ce0:	370c      	adds	r7, #12
90001ce2:	46bd      	mov	sp, r7
90001ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
90001ce8:	4770      	bx	lr

90001cea <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
90001cea:	b480      	push	{r7}
90001cec:	b083      	sub	sp, #12
90001cee:	af00      	add	r7, sp, #0
90001cf0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
90001cf2:	687b      	ldr	r3, [r7, #4]
90001cf4:	689b      	ldr	r3, [r3, #8]
90001cf6:	f003 0302 	and.w	r3, r3, #2
90001cfa:	2b02      	cmp	r3, #2
90001cfc:	d101      	bne.n	90001d02 <LL_ADC_IsDisableOngoing+0x18>
90001cfe:	2301      	movs	r3, #1
90001d00:	e000      	b.n	90001d04 <LL_ADC_IsDisableOngoing+0x1a>
90001d02:	2300      	movs	r3, #0
}
90001d04:	4618      	mov	r0, r3
90001d06:	370c      	adds	r7, #12
90001d08:	46bd      	mov	sp, r7
90001d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
90001d0e:	4770      	bx	lr

90001d10 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
90001d10:	b480      	push	{r7}
90001d12:	b083      	sub	sp, #12
90001d14:	af00      	add	r7, sp, #0
90001d16:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
90001d18:	687b      	ldr	r3, [r7, #4]
90001d1a:	689a      	ldr	r2, [r3, #8]
90001d1c:	4b05      	ldr	r3, [pc, #20]	@ (90001d34 <LL_ADC_REG_StartConversion+0x24>)
90001d1e:	4013      	ands	r3, r2
90001d20:	f043 0204 	orr.w	r2, r3, #4
90001d24:	687b      	ldr	r3, [r7, #4]
90001d26:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
90001d28:	bf00      	nop
90001d2a:	370c      	adds	r7, #12
90001d2c:	46bd      	mov	sp, r7
90001d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
90001d32:	4770      	bx	lr
90001d34:	7fffffc0 	.word	0x7fffffc0

90001d38 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
90001d38:	b480      	push	{r7}
90001d3a:	b083      	sub	sp, #12
90001d3c:	af00      	add	r7, sp, #0
90001d3e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
90001d40:	687b      	ldr	r3, [r7, #4]
90001d42:	689b      	ldr	r3, [r3, #8]
90001d44:	f003 0304 	and.w	r3, r3, #4
90001d48:	2b04      	cmp	r3, #4
90001d4a:	d101      	bne.n	90001d50 <LL_ADC_REG_IsConversionOngoing+0x18>
90001d4c:	2301      	movs	r3, #1
90001d4e:	e000      	b.n	90001d52 <LL_ADC_REG_IsConversionOngoing+0x1a>
90001d50:	2300      	movs	r3, #0
}
90001d52:	4618      	mov	r0, r3
90001d54:	370c      	adds	r7, #12
90001d56:	46bd      	mov	sp, r7
90001d58:	f85d 7b04 	ldr.w	r7, [sp], #4
90001d5c:	4770      	bx	lr

90001d5e <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
90001d5e:	b480      	push	{r7}
90001d60:	b083      	sub	sp, #12
90001d62:	af00      	add	r7, sp, #0
90001d64:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
90001d66:	687b      	ldr	r3, [r7, #4]
90001d68:	689b      	ldr	r3, [r3, #8]
90001d6a:	f003 0308 	and.w	r3, r3, #8
90001d6e:	2b08      	cmp	r3, #8
90001d70:	d101      	bne.n	90001d76 <LL_ADC_INJ_IsConversionOngoing+0x18>
90001d72:	2301      	movs	r3, #1
90001d74:	e000      	b.n	90001d78 <LL_ADC_INJ_IsConversionOngoing+0x1a>
90001d76:	2300      	movs	r3, #0
}
90001d78:	4618      	mov	r0, r3
90001d7a:	370c      	adds	r7, #12
90001d7c:	46bd      	mov	sp, r7
90001d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
90001d82:	4770      	bx	lr

90001d84 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
90001d84:	b590      	push	{r4, r7, lr}
90001d86:	b089      	sub	sp, #36	@ 0x24
90001d88:	af00      	add	r7, sp, #0
90001d8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
90001d8c:	2300      	movs	r3, #0
90001d8e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
90001d90:	2300      	movs	r3, #0
90001d92:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
90001d94:	687b      	ldr	r3, [r7, #4]
90001d96:	2b00      	cmp	r3, #0
90001d98:	d101      	bne.n	90001d9e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
90001d9a:	2301      	movs	r3, #1
90001d9c:	e130      	b.n	90002000 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
90001d9e:	687b      	ldr	r3, [r7, #4]
90001da0:	691b      	ldr	r3, [r3, #16]
90001da2:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
90001da4:	687b      	ldr	r3, [r7, #4]
90001da6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
90001da8:	2b00      	cmp	r3, #0
90001daa:	d109      	bne.n	90001dc0 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
90001dac:	6878      	ldr	r0, [r7, #4]
90001dae:	f7fe fb53 	bl	90000458 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
90001db2:	687b      	ldr	r3, [r7, #4]
90001db4:	2200      	movs	r2, #0
90001db6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
90001db8:	687b      	ldr	r3, [r7, #4]
90001dba:	2200      	movs	r2, #0
90001dbc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
90001dc0:	687b      	ldr	r3, [r7, #4]
90001dc2:	681b      	ldr	r3, [r3, #0]
90001dc4:	4618      	mov	r0, r3
90001dc6:	f7ff ff19 	bl	90001bfc <LL_ADC_IsDeepPowerDownEnabled>
90001dca:	4603      	mov	r3, r0
90001dcc:	2b00      	cmp	r3, #0
90001dce:	d004      	beq.n	90001dda <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
90001dd0:	687b      	ldr	r3, [r7, #4]
90001dd2:	681b      	ldr	r3, [r3, #0]
90001dd4:	4618      	mov	r0, r3
90001dd6:	f7ff feff 	bl	90001bd8 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
90001dda:	687b      	ldr	r3, [r7, #4]
90001ddc:	681b      	ldr	r3, [r3, #0]
90001dde:	4618      	mov	r0, r3
90001de0:	f7ff ff34 	bl	90001c4c <LL_ADC_IsInternalRegulatorEnabled>
90001de4:	4603      	mov	r3, r0
90001de6:	2b00      	cmp	r3, #0
90001de8:	d115      	bne.n	90001e16 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
90001dea:	687b      	ldr	r3, [r7, #4]
90001dec:	681b      	ldr	r3, [r3, #0]
90001dee:	4618      	mov	r0, r3
90001df0:	f7ff ff18 	bl	90001c24 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
90001df4:	4b84      	ldr	r3, [pc, #528]	@ (90002008 <HAL_ADC_Init+0x284>)
90001df6:	681b      	ldr	r3, [r3, #0]
90001df8:	099b      	lsrs	r3, r3, #6
90001dfa:	4a84      	ldr	r2, [pc, #528]	@ (9000200c <HAL_ADC_Init+0x288>)
90001dfc:	fba2 2303 	umull	r2, r3, r2, r3
90001e00:	099b      	lsrs	r3, r3, #6
90001e02:	3301      	adds	r3, #1
90001e04:	005b      	lsls	r3, r3, #1
90001e06:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
90001e08:	e002      	b.n	90001e10 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
90001e0a:	68fb      	ldr	r3, [r7, #12]
90001e0c:	3b01      	subs	r3, #1
90001e0e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
90001e10:	68fb      	ldr	r3, [r7, #12]
90001e12:	2b00      	cmp	r3, #0
90001e14:	d1f9      	bne.n	90001e0a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
90001e16:	687b      	ldr	r3, [r7, #4]
90001e18:	681b      	ldr	r3, [r3, #0]
90001e1a:	4618      	mov	r0, r3
90001e1c:	f7ff ff16 	bl	90001c4c <LL_ADC_IsInternalRegulatorEnabled>
90001e20:	4603      	mov	r3, r0
90001e22:	2b00      	cmp	r3, #0
90001e24:	d10d      	bne.n	90001e42 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
90001e26:	687b      	ldr	r3, [r7, #4]
90001e28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
90001e2a:	f043 0210 	orr.w	r2, r3, #16
90001e2e:	687b      	ldr	r3, [r7, #4]
90001e30:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
90001e32:	687b      	ldr	r3, [r7, #4]
90001e34:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
90001e36:	f043 0201 	orr.w	r2, r3, #1
90001e3a:	687b      	ldr	r3, [r7, #4]
90001e3c:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
90001e3e:	2301      	movs	r3, #1
90001e40:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
90001e42:	687b      	ldr	r3, [r7, #4]
90001e44:	681b      	ldr	r3, [r3, #0]
90001e46:	4618      	mov	r0, r3
90001e48:	f7ff ff76 	bl	90001d38 <LL_ADC_REG_IsConversionOngoing>
90001e4c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
90001e4e:	687b      	ldr	r3, [r7, #4]
90001e50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
90001e52:	f003 0310 	and.w	r3, r3, #16
90001e56:	2b00      	cmp	r3, #0
90001e58:	f040 80c9 	bne.w	90001fee <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
90001e5c:	697b      	ldr	r3, [r7, #20]
90001e5e:	2b00      	cmp	r3, #0
90001e60:	f040 80c5 	bne.w	90001fee <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
90001e64:	687b      	ldr	r3, [r7, #4]
90001e66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
90001e68:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
90001e6c:	f043 0202 	orr.w	r2, r3, #2
90001e70:	687b      	ldr	r3, [r7, #4]
90001e72:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
90001e74:	687b      	ldr	r3, [r7, #4]
90001e76:	681b      	ldr	r3, [r3, #0]
90001e78:	4618      	mov	r0, r3
90001e7a:	f7ff ff23 	bl	90001cc4 <LL_ADC_IsEnabled>
90001e7e:	4603      	mov	r3, r0
90001e80:	2b00      	cmp	r3, #0
90001e82:	d110      	bne.n	90001ea6 <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
90001e84:	4862      	ldr	r0, [pc, #392]	@ (90002010 <HAL_ADC_Init+0x28c>)
90001e86:	f7ff ff1d 	bl	90001cc4 <LL_ADC_IsEnabled>
90001e8a:	4604      	mov	r4, r0
90001e8c:	4861      	ldr	r0, [pc, #388]	@ (90002014 <HAL_ADC_Init+0x290>)
90001e8e:	f7ff ff19 	bl	90001cc4 <LL_ADC_IsEnabled>
90001e92:	4603      	mov	r3, r0
90001e94:	4323      	orrs	r3, r4
90001e96:	2b00      	cmp	r3, #0
90001e98:	d105      	bne.n	90001ea6 <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
90001e9a:	687b      	ldr	r3, [r7, #4]
90001e9c:	685b      	ldr	r3, [r3, #4]
90001e9e:	4619      	mov	r1, r3
90001ea0:	485d      	ldr	r0, [pc, #372]	@ (90002018 <HAL_ADC_Init+0x294>)
90001ea2:	f7ff fd09 	bl	900018b8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
90001ea6:	687b      	ldr	r3, [r7, #4]
90001ea8:	7e5b      	ldrb	r3, [r3, #25]
90001eaa:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
90001eac:	687b      	ldr	r3, [r7, #4]
90001eae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
90001eb0:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
90001eb2:	687b      	ldr	r3, [r7, #4]
90001eb4:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
90001eb6:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
90001eb8:	687b      	ldr	r3, [r7, #4]
90001eba:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
90001ebc:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
90001ebe:	687b      	ldr	r3, [r7, #4]
90001ec0:	f893 3020 	ldrb.w	r3, [r3, #32]
90001ec4:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
90001ec6:	4313      	orrs	r3, r2
90001ec8:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
90001eca:	687b      	ldr	r3, [r7, #4]
90001ecc:	f893 3020 	ldrb.w	r3, [r3, #32]
90001ed0:	2b01      	cmp	r3, #1
90001ed2:	d106      	bne.n	90001ee2 <HAL_ADC_Init+0x15e>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
90001ed4:	687b      	ldr	r3, [r7, #4]
90001ed6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
90001ed8:	3b01      	subs	r3, #1
90001eda:	045b      	lsls	r3, r3, #17
90001edc:	69ba      	ldr	r2, [r7, #24]
90001ede:	4313      	orrs	r3, r2
90001ee0:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
90001ee2:	687b      	ldr	r3, [r7, #4]
90001ee4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
90001ee6:	2b00      	cmp	r3, #0
90001ee8:	d009      	beq.n	90001efe <HAL_ADC_Init+0x17a>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
90001eea:	687b      	ldr	r3, [r7, #4]
90001eec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
90001eee:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
90001ef2:	687b      	ldr	r3, [r7, #4]
90001ef4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
90001ef6:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
90001ef8:	69ba      	ldr	r2, [r7, #24]
90001efa:	4313      	orrs	r3, r2
90001efc:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
90001efe:	687b      	ldr	r3, [r7, #4]
90001f00:	681b      	ldr	r3, [r3, #0]
90001f02:	68da      	ldr	r2, [r3, #12]
90001f04:	4b45      	ldr	r3, [pc, #276]	@ (9000201c <HAL_ADC_Init+0x298>)
90001f06:	4013      	ands	r3, r2
90001f08:	687a      	ldr	r2, [r7, #4]
90001f0a:	6812      	ldr	r2, [r2, #0]
90001f0c:	69b9      	ldr	r1, [r7, #24]
90001f0e:	430b      	orrs	r3, r1
90001f10:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
90001f12:	687b      	ldr	r3, [r7, #4]
90001f14:	681b      	ldr	r3, [r3, #0]
90001f16:	691b      	ldr	r3, [r3, #16]
90001f18:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
90001f1c:	687b      	ldr	r3, [r7, #4]
90001f1e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
90001f20:	687b      	ldr	r3, [r7, #4]
90001f22:	681b      	ldr	r3, [r3, #0]
90001f24:	430a      	orrs	r2, r1
90001f26:	611a      	str	r2, [r3, #16]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
90001f28:	687b      	ldr	r3, [r7, #4]
90001f2a:	681b      	ldr	r3, [r3, #0]
90001f2c:	4618      	mov	r0, r3
90001f2e:	f7ff ff16 	bl	90001d5e <LL_ADC_INJ_IsConversionOngoing>
90001f32:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
90001f34:	697b      	ldr	r3, [r7, #20]
90001f36:	2b00      	cmp	r3, #0
90001f38:	d137      	bne.n	90001faa <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
90001f3a:	693b      	ldr	r3, [r7, #16]
90001f3c:	2b00      	cmp	r3, #0
90001f3e:	d134      	bne.n	90001faa <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
90001f40:	687b      	ldr	r3, [r7, #4]
90001f42:	7e1b      	ldrb	r3, [r3, #24]
90001f44:	039a      	lsls	r2, r3, #14
                   hadc->Init.ConversionDataManagement);
90001f46:	687b      	ldr	r3, [r7, #4]
90001f48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      tmp_cfgr = (
90001f4a:	4313      	orrs	r3, r2
90001f4c:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
90001f4e:	687b      	ldr	r3, [r7, #4]
90001f50:	681b      	ldr	r3, [r3, #0]
90001f52:	68da      	ldr	r2, [r3, #12]
90001f54:	4b32      	ldr	r3, [pc, #200]	@ (90002020 <HAL_ADC_Init+0x29c>)
90001f56:	4013      	ands	r3, r2
90001f58:	687a      	ldr	r2, [r7, #4]
90001f5a:	6812      	ldr	r2, [r2, #0]
90001f5c:	69b9      	ldr	r1, [r7, #24]
90001f5e:	430b      	orrs	r3, r1
90001f60:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
90001f62:	687b      	ldr	r3, [r7, #4]
90001f64:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
90001f68:	2b01      	cmp	r3, #1
90001f6a:	d116      	bne.n	90001f9a <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
90001f6c:	687b      	ldr	r3, [r7, #4]
90001f6e:	681b      	ldr	r3, [r3, #0]
90001f70:	691a      	ldr	r2, [r3, #16]
90001f72:	4b2c      	ldr	r3, [pc, #176]	@ (90002024 <HAL_ADC_Init+0x2a0>)
90001f74:	4013      	ands	r3, r2
90001f76:	687a      	ldr	r2, [r7, #4]
90001f78:	6c11      	ldr	r1, [r2, #64]	@ 0x40
90001f7a:	687a      	ldr	r2, [r7, #4]
90001f7c:	6c52      	ldr	r2, [r2, #68]	@ 0x44
90001f7e:	4311      	orrs	r1, r2
90001f80:	687a      	ldr	r2, [r7, #4]
90001f82:	6c92      	ldr	r2, [r2, #72]	@ 0x48
90001f84:	4311      	orrs	r1, r2
90001f86:	687a      	ldr	r2, [r7, #4]
90001f88:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
90001f8a:	430a      	orrs	r2, r1
90001f8c:	431a      	orrs	r2, r3
90001f8e:	687b      	ldr	r3, [r7, #4]
90001f90:	681b      	ldr	r3, [r3, #0]
90001f92:	f042 0201 	orr.w	r2, r2, #1
90001f96:	611a      	str	r2, [r3, #16]
90001f98:	e007      	b.n	90001faa <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
90001f9a:	687b      	ldr	r3, [r7, #4]
90001f9c:	681b      	ldr	r3, [r3, #0]
90001f9e:	691a      	ldr	r2, [r3, #16]
90001fa0:	687b      	ldr	r3, [r7, #4]
90001fa2:	681b      	ldr	r3, [r3, #0]
90001fa4:	f022 0201 	bic.w	r2, r2, #1
90001fa8:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
90001faa:	687b      	ldr	r3, [r7, #4]
90001fac:	691b      	ldr	r3, [r3, #16]
90001fae:	2b01      	cmp	r3, #1
90001fb0:	d10c      	bne.n	90001fcc <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
90001fb2:	687b      	ldr	r3, [r7, #4]
90001fb4:	681b      	ldr	r3, [r3, #0]
90001fb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
90001fb8:	f023 010f 	bic.w	r1, r3, #15
90001fbc:	687b      	ldr	r3, [r7, #4]
90001fbe:	69db      	ldr	r3, [r3, #28]
90001fc0:	1e5a      	subs	r2, r3, #1
90001fc2:	687b      	ldr	r3, [r7, #4]
90001fc4:	681b      	ldr	r3, [r3, #0]
90001fc6:	430a      	orrs	r2, r1
90001fc8:	631a      	str	r2, [r3, #48]	@ 0x30
90001fca:	e007      	b.n	90001fdc <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
90001fcc:	687b      	ldr	r3, [r7, #4]
90001fce:	681b      	ldr	r3, [r3, #0]
90001fd0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
90001fd2:	687b      	ldr	r3, [r7, #4]
90001fd4:	681b      	ldr	r3, [r3, #0]
90001fd6:	f022 020f 	bic.w	r2, r2, #15
90001fda:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
90001fdc:	687b      	ldr	r3, [r7, #4]
90001fde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
90001fe0:	f023 0303 	bic.w	r3, r3, #3
90001fe4:	f043 0201 	orr.w	r2, r3, #1
90001fe8:	687b      	ldr	r3, [r7, #4]
90001fea:	659a      	str	r2, [r3, #88]	@ 0x58
90001fec:	e007      	b.n	90001ffe <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
90001fee:	687b      	ldr	r3, [r7, #4]
90001ff0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
90001ff2:	f043 0210 	orr.w	r2, r3, #16
90001ff6:	687b      	ldr	r3, [r7, #4]
90001ff8:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
90001ffa:	2301      	movs	r3, #1
90001ffc:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
90001ffe:	7ffb      	ldrb	r3, [r7, #31]
}
90002000:	4618      	mov	r0, r3
90002002:	3724      	adds	r7, #36	@ 0x24
90002004:	46bd      	mov	sp, r7
90002006:	bd90      	pop	{r4, r7, pc}
90002008:	24000064 	.word	0x24000064
9000200c:	053e2d63 	.word	0x053e2d63
90002010:	40022000 	.word	0x40022000
90002014:	40022100 	.word	0x40022100
90002018:	40022300 	.word	0x40022300
9000201c:	fff04007 	.word	0xfff04007
90002020:	ffffbff9 	.word	0xffffbff9
90002024:	fffff803 	.word	0xfffff803

90002028 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
90002028:	b580      	push	{r7, lr}
9000202a:	b086      	sub	sp, #24
9000202c:	af00      	add	r7, sp, #0
9000202e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
90002030:	4856      	ldr	r0, [pc, #344]	@ (9000218c <HAL_ADC_Start+0x164>)
90002032:	f7ff fdb5 	bl	90001ba0 <LL_ADC_GetMultimode>
90002036:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
90002038:	687b      	ldr	r3, [r7, #4]
9000203a:	681b      	ldr	r3, [r3, #0]
9000203c:	4618      	mov	r0, r3
9000203e:	f7ff fe7b 	bl	90001d38 <LL_ADC_REG_IsConversionOngoing>
90002042:	4603      	mov	r3, r0
90002044:	2b00      	cmp	r3, #0
90002046:	f040 809a 	bne.w	9000217e <HAL_ADC_Start+0x156>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
9000204a:	687b      	ldr	r3, [r7, #4]
9000204c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
90002050:	2b01      	cmp	r3, #1
90002052:	d101      	bne.n	90002058 <HAL_ADC_Start+0x30>
90002054:	2302      	movs	r3, #2
90002056:	e095      	b.n	90002184 <HAL_ADC_Start+0x15c>
90002058:	687b      	ldr	r3, [r7, #4]
9000205a:	2201      	movs	r2, #1
9000205c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
90002060:	6878      	ldr	r0, [r7, #4]
90002062:	f000 fd7f 	bl	90002b64 <ADC_Enable>
90002066:	4603      	mov	r3, r0
90002068:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
9000206a:	7dfb      	ldrb	r3, [r7, #23]
9000206c:	2b00      	cmp	r3, #0
9000206e:	f040 8081 	bne.w	90002174 <HAL_ADC_Start+0x14c>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
90002072:	687b      	ldr	r3, [r7, #4]
90002074:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
90002076:	4b46      	ldr	r3, [pc, #280]	@ (90002190 <HAL_ADC_Start+0x168>)
90002078:	4013      	ands	r3, r2
9000207a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
9000207e:	687b      	ldr	r3, [r7, #4]
90002080:	659a      	str	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
90002082:	687b      	ldr	r3, [r7, #4]
90002084:	681b      	ldr	r3, [r3, #0]
90002086:	4a43      	ldr	r2, [pc, #268]	@ (90002194 <HAL_ADC_Start+0x16c>)
90002088:	4293      	cmp	r3, r2
9000208a:	d002      	beq.n	90002092 <HAL_ADC_Start+0x6a>
9000208c:	687b      	ldr	r3, [r7, #4]
9000208e:	681b      	ldr	r3, [r3, #0]
90002090:	e000      	b.n	90002094 <HAL_ADC_Start+0x6c>
90002092:	4b41      	ldr	r3, [pc, #260]	@ (90002198 <HAL_ADC_Start+0x170>)
90002094:	687a      	ldr	r2, [r7, #4]
90002096:	6812      	ldr	r2, [r2, #0]
90002098:	4293      	cmp	r3, r2
9000209a:	d002      	beq.n	900020a2 <HAL_ADC_Start+0x7a>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
9000209c:	693b      	ldr	r3, [r7, #16]
9000209e:	2b00      	cmp	r3, #0
900020a0:	d105      	bne.n	900020ae <HAL_ADC_Start+0x86>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
900020a2:	687b      	ldr	r3, [r7, #4]
900020a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
900020a6:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
900020aa:	687b      	ldr	r3, [r7, #4]
900020ac:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
900020ae:	687b      	ldr	r3, [r7, #4]
900020b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
900020b2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
900020b6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
900020ba:	d106      	bne.n	900020ca <HAL_ADC_Start+0xa2>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
900020bc:	687b      	ldr	r3, [r7, #4]
900020be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
900020c0:	f023 0206 	bic.w	r2, r3, #6
900020c4:	687b      	ldr	r3, [r7, #4]
900020c6:	65da      	str	r2, [r3, #92]	@ 0x5c
900020c8:	e002      	b.n	900020d0 <HAL_ADC_Start+0xa8>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
900020ca:	687b      	ldr	r3, [r7, #4]
900020cc:	2200      	movs	r2, #0
900020ce:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
900020d0:	687b      	ldr	r3, [r7, #4]
900020d2:	681b      	ldr	r3, [r3, #0]
900020d4:	221c      	movs	r2, #28
900020d6:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
900020d8:	687b      	ldr	r3, [r7, #4]
900020da:	2200      	movs	r2, #0
900020dc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
900020e0:	687b      	ldr	r3, [r7, #4]
900020e2:	681b      	ldr	r3, [r3, #0]
900020e4:	4a2b      	ldr	r2, [pc, #172]	@ (90002194 <HAL_ADC_Start+0x16c>)
900020e6:	4293      	cmp	r3, r2
900020e8:	d002      	beq.n	900020f0 <HAL_ADC_Start+0xc8>
900020ea:	687b      	ldr	r3, [r7, #4]
900020ec:	681b      	ldr	r3, [r3, #0]
900020ee:	e000      	b.n	900020f2 <HAL_ADC_Start+0xca>
900020f0:	4b29      	ldr	r3, [pc, #164]	@ (90002198 <HAL_ADC_Start+0x170>)
900020f2:	687a      	ldr	r2, [r7, #4]
900020f4:	6812      	ldr	r2, [r2, #0]
900020f6:	4293      	cmp	r3, r2
900020f8:	d008      	beq.n	9000210c <HAL_ADC_Start+0xe4>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
900020fa:	693b      	ldr	r3, [r7, #16]
900020fc:	2b00      	cmp	r3, #0
900020fe:	d005      	beq.n	9000210c <HAL_ADC_Start+0xe4>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
90002100:	693b      	ldr	r3, [r7, #16]
90002102:	2b05      	cmp	r3, #5
90002104:	d002      	beq.n	9000210c <HAL_ADC_Start+0xe4>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
90002106:	693b      	ldr	r3, [r7, #16]
90002108:	2b09      	cmp	r3, #9
9000210a:	d114      	bne.n	90002136 <HAL_ADC_Start+0x10e>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
9000210c:	687b      	ldr	r3, [r7, #4]
9000210e:	681b      	ldr	r3, [r3, #0]
90002110:	68db      	ldr	r3, [r3, #12]
90002112:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
90002116:	2b00      	cmp	r3, #0
90002118:	d007      	beq.n	9000212a <HAL_ADC_Start+0x102>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
9000211a:	687b      	ldr	r3, [r7, #4]
9000211c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
9000211e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
90002122:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
90002126:	687b      	ldr	r3, [r7, #4]
90002128:	659a      	str	r2, [r3, #88]	@ 0x58
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
9000212a:	687b      	ldr	r3, [r7, #4]
9000212c:	681b      	ldr	r3, [r3, #0]
9000212e:	4618      	mov	r0, r3
90002130:	f7ff fdee 	bl	90001d10 <LL_ADC_REG_StartConversion>
90002134:	e025      	b.n	90002182 <HAL_ADC_Start+0x15a>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
90002136:	687b      	ldr	r3, [r7, #4]
90002138:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
9000213a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
9000213e:	687b      	ldr	r3, [r7, #4]
90002140:	659a      	str	r2, [r3, #88]	@ 0x58
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
90002142:	687b      	ldr	r3, [r7, #4]
90002144:	681b      	ldr	r3, [r3, #0]
90002146:	4a13      	ldr	r2, [pc, #76]	@ (90002194 <HAL_ADC_Start+0x16c>)
90002148:	4293      	cmp	r3, r2
9000214a:	d002      	beq.n	90002152 <HAL_ADC_Start+0x12a>
9000214c:	687b      	ldr	r3, [r7, #4]
9000214e:	681b      	ldr	r3, [r3, #0]
90002150:	e000      	b.n	90002154 <HAL_ADC_Start+0x12c>
90002152:	4b11      	ldr	r3, [pc, #68]	@ (90002198 <HAL_ADC_Start+0x170>)
90002154:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
90002156:	68fb      	ldr	r3, [r7, #12]
90002158:	68db      	ldr	r3, [r3, #12]
9000215a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
9000215e:	2b00      	cmp	r3, #0
90002160:	d00f      	beq.n	90002182 <HAL_ADC_Start+0x15a>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
90002162:	687b      	ldr	r3, [r7, #4]
90002164:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
90002166:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
9000216a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
9000216e:	687b      	ldr	r3, [r7, #4]
90002170:	659a      	str	r2, [r3, #88]	@ 0x58
90002172:	e006      	b.n	90002182 <HAL_ADC_Start+0x15a>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
90002174:	687b      	ldr	r3, [r7, #4]
90002176:	2200      	movs	r2, #0
90002178:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
9000217c:	e001      	b.n	90002182 <HAL_ADC_Start+0x15a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
9000217e:	2302      	movs	r3, #2
90002180:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
90002182:	7dfb      	ldrb	r3, [r7, #23]
}
90002184:	4618      	mov	r0, r3
90002186:	3718      	adds	r7, #24
90002188:	46bd      	mov	sp, r7
9000218a:	bd80      	pop	{r7, pc}
9000218c:	40022300 	.word	0x40022300
90002190:	fffff0fe 	.word	0xfffff0fe
90002194:	40022100 	.word	0x40022100
90002198:	40022000 	.word	0x40022000

9000219c <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
9000219c:	b580      	push	{r7, lr}
9000219e:	b088      	sub	sp, #32
900021a0:	af00      	add	r7, sp, #0
900021a2:	6078      	str	r0, [r7, #4]
900021a4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
900021a6:	4866      	ldr	r0, [pc, #408]	@ (90002340 <HAL_ADC_PollForConversion+0x1a4>)
900021a8:	f7ff fcfa 	bl	90001ba0 <LL_ADC_GetMultimode>
900021ac:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
900021ae:	687b      	ldr	r3, [r7, #4]
900021b0:	695b      	ldr	r3, [r3, #20]
900021b2:	2b08      	cmp	r3, #8
900021b4:	d102      	bne.n	900021bc <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
900021b6:	2308      	movs	r3, #8
900021b8:	61fb      	str	r3, [r7, #28]
900021ba:	e02a      	b.n	90002212 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
900021bc:	697b      	ldr	r3, [r7, #20]
900021be:	2b00      	cmp	r3, #0
900021c0:	d005      	beq.n	900021ce <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
900021c2:	697b      	ldr	r3, [r7, #20]
900021c4:	2b05      	cmp	r3, #5
900021c6:	d002      	beq.n	900021ce <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
900021c8:	697b      	ldr	r3, [r7, #20]
900021ca:	2b09      	cmp	r3, #9
900021cc:	d111      	bne.n	900021f2 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
900021ce:	687b      	ldr	r3, [r7, #4]
900021d0:	681b      	ldr	r3, [r3, #0]
900021d2:	68db      	ldr	r3, [r3, #12]
900021d4:	f003 0301 	and.w	r3, r3, #1
900021d8:	2b00      	cmp	r3, #0
900021da:	d007      	beq.n	900021ec <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
900021dc:	687b      	ldr	r3, [r7, #4]
900021de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
900021e0:	f043 0220 	orr.w	r2, r3, #32
900021e4:	687b      	ldr	r3, [r7, #4]
900021e6:	659a      	str	r2, [r3, #88]	@ 0x58
        return HAL_ERROR;
900021e8:	2301      	movs	r3, #1
900021ea:	e0a4      	b.n	90002336 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
900021ec:	2304      	movs	r3, #4
900021ee:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
900021f0:	e00f      	b.n	90002212 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
900021f2:	4853      	ldr	r0, [pc, #332]	@ (90002340 <HAL_ADC_PollForConversion+0x1a4>)
900021f4:	f7ff fce2 	bl	90001bbc <LL_ADC_GetMultiDMATransfer>
900021f8:	4603      	mov	r3, r0
900021fa:	2b00      	cmp	r3, #0
900021fc:	d007      	beq.n	9000220e <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
900021fe:	687b      	ldr	r3, [r7, #4]
90002200:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
90002202:	f043 0220 	orr.w	r2, r3, #32
90002206:	687b      	ldr	r3, [r7, #4]
90002208:	659a      	str	r2, [r3, #88]	@ 0x58
        return HAL_ERROR;
9000220a:	2301      	movs	r3, #1
9000220c:	e093      	b.n	90002336 <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
9000220e:	2304      	movs	r3, #4
90002210:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
90002212:	f7ff fb01 	bl	90001818 <HAL_GetTick>
90002216:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
90002218:	e021      	b.n	9000225e <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
9000221a:	683b      	ldr	r3, [r7, #0]
9000221c:	f1b3 3fff 	cmp.w	r3, #4294967295
90002220:	d01d      	beq.n	9000225e <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
90002222:	f7ff faf9 	bl	90001818 <HAL_GetTick>
90002226:	4602      	mov	r2, r0
90002228:	693b      	ldr	r3, [r7, #16]
9000222a:	1ad3      	subs	r3, r2, r3
9000222c:	683a      	ldr	r2, [r7, #0]
9000222e:	429a      	cmp	r2, r3
90002230:	d302      	bcc.n	90002238 <HAL_ADC_PollForConversion+0x9c>
90002232:	683b      	ldr	r3, [r7, #0]
90002234:	2b00      	cmp	r3, #0
90002236:	d112      	bne.n	9000225e <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
90002238:	687b      	ldr	r3, [r7, #4]
9000223a:	681b      	ldr	r3, [r3, #0]
9000223c:	681a      	ldr	r2, [r3, #0]
9000223e:	69fb      	ldr	r3, [r7, #28]
90002240:	4013      	ands	r3, r2
90002242:	2b00      	cmp	r3, #0
90002244:	d10b      	bne.n	9000225e <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
90002246:	687b      	ldr	r3, [r7, #4]
90002248:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
9000224a:	f043 0204 	orr.w	r2, r3, #4
9000224e:	687b      	ldr	r3, [r7, #4]
90002250:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
90002252:	687b      	ldr	r3, [r7, #4]
90002254:	2200      	movs	r2, #0
90002256:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
9000225a:	2303      	movs	r3, #3
9000225c:	e06b      	b.n	90002336 <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
9000225e:	687b      	ldr	r3, [r7, #4]
90002260:	681b      	ldr	r3, [r3, #0]
90002262:	681a      	ldr	r2, [r3, #0]
90002264:	69fb      	ldr	r3, [r7, #28]
90002266:	4013      	ands	r3, r2
90002268:	2b00      	cmp	r3, #0
9000226a:	d0d6      	beq.n	9000221a <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
9000226c:	687b      	ldr	r3, [r7, #4]
9000226e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
90002270:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
90002274:	687b      	ldr	r3, [r7, #4]
90002276:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
90002278:	687b      	ldr	r3, [r7, #4]
9000227a:	681b      	ldr	r3, [r3, #0]
9000227c:	4618      	mov	r0, r3
9000227e:	f7ff fc01 	bl	90001a84 <LL_ADC_REG_IsTriggerSourceSWStart>
90002282:	4603      	mov	r3, r0
90002284:	2b00      	cmp	r3, #0
90002286:	d01c      	beq.n	900022c2 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
90002288:	687b      	ldr	r3, [r7, #4]
9000228a:	7e5b      	ldrb	r3, [r3, #25]
9000228c:	2b00      	cmp	r3, #0
9000228e:	d118      	bne.n	900022c2 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
90002290:	687b      	ldr	r3, [r7, #4]
90002292:	681b      	ldr	r3, [r3, #0]
90002294:	681b      	ldr	r3, [r3, #0]
90002296:	f003 0308 	and.w	r3, r3, #8
9000229a:	2b08      	cmp	r3, #8
9000229c:	d111      	bne.n	900022c2 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
9000229e:	687b      	ldr	r3, [r7, #4]
900022a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
900022a2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
900022a6:	687b      	ldr	r3, [r7, #4]
900022a8:	659a      	str	r2, [r3, #88]	@ 0x58

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
900022aa:	687b      	ldr	r3, [r7, #4]
900022ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
900022ae:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
900022b2:	2b00      	cmp	r3, #0
900022b4:	d105      	bne.n	900022c2 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
900022b6:	687b      	ldr	r3, [r7, #4]
900022b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
900022ba:	f043 0201 	orr.w	r2, r3, #1
900022be:	687b      	ldr	r3, [r7, #4]
900022c0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
900022c2:	687b      	ldr	r3, [r7, #4]
900022c4:	681b      	ldr	r3, [r3, #0]
900022c6:	4a1f      	ldr	r2, [pc, #124]	@ (90002344 <HAL_ADC_PollForConversion+0x1a8>)
900022c8:	4293      	cmp	r3, r2
900022ca:	d002      	beq.n	900022d2 <HAL_ADC_PollForConversion+0x136>
900022cc:	687b      	ldr	r3, [r7, #4]
900022ce:	681b      	ldr	r3, [r3, #0]
900022d0:	e000      	b.n	900022d4 <HAL_ADC_PollForConversion+0x138>
900022d2:	4b1d      	ldr	r3, [pc, #116]	@ (90002348 <HAL_ADC_PollForConversion+0x1ac>)
900022d4:	687a      	ldr	r2, [r7, #4]
900022d6:	6812      	ldr	r2, [r2, #0]
900022d8:	4293      	cmp	r3, r2
900022da:	d008      	beq.n	900022ee <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
900022dc:	697b      	ldr	r3, [r7, #20]
900022de:	2b00      	cmp	r3, #0
900022e0:	d005      	beq.n	900022ee <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
900022e2:	697b      	ldr	r3, [r7, #20]
900022e4:	2b05      	cmp	r3, #5
900022e6:	d002      	beq.n	900022ee <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
900022e8:	697b      	ldr	r3, [r7, #20]
900022ea:	2b09      	cmp	r3, #9
900022ec:	d104      	bne.n	900022f8 <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
900022ee:	687b      	ldr	r3, [r7, #4]
900022f0:	681b      	ldr	r3, [r3, #0]
900022f2:	68db      	ldr	r3, [r3, #12]
900022f4:	61bb      	str	r3, [r7, #24]
900022f6:	e00c      	b.n	90002312 <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
900022f8:	687b      	ldr	r3, [r7, #4]
900022fa:	681b      	ldr	r3, [r3, #0]
900022fc:	4a11      	ldr	r2, [pc, #68]	@ (90002344 <HAL_ADC_PollForConversion+0x1a8>)
900022fe:	4293      	cmp	r3, r2
90002300:	d002      	beq.n	90002308 <HAL_ADC_PollForConversion+0x16c>
90002302:	687b      	ldr	r3, [r7, #4]
90002304:	681b      	ldr	r3, [r3, #0]
90002306:	e000      	b.n	9000230a <HAL_ADC_PollForConversion+0x16e>
90002308:	4b0f      	ldr	r3, [pc, #60]	@ (90002348 <HAL_ADC_PollForConversion+0x1ac>)
9000230a:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
9000230c:	68fb      	ldr	r3, [r7, #12]
9000230e:	68db      	ldr	r3, [r3, #12]
90002310:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
90002312:	69fb      	ldr	r3, [r7, #28]
90002314:	2b08      	cmp	r3, #8
90002316:	d104      	bne.n	90002322 <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
90002318:	687b      	ldr	r3, [r7, #4]
9000231a:	681b      	ldr	r3, [r3, #0]
9000231c:	2208      	movs	r2, #8
9000231e:	601a      	str	r2, [r3, #0]
90002320:	e008      	b.n	90002334 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
90002322:	69bb      	ldr	r3, [r7, #24]
90002324:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
90002328:	2b00      	cmp	r3, #0
9000232a:	d103      	bne.n	90002334 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
9000232c:	687b      	ldr	r3, [r7, #4]
9000232e:	681b      	ldr	r3, [r3, #0]
90002330:	220c      	movs	r2, #12
90002332:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
90002334:	2300      	movs	r3, #0
}
90002336:	4618      	mov	r0, r3
90002338:	3720      	adds	r7, #32
9000233a:	46bd      	mov	sp, r7
9000233c:	bd80      	pop	{r7, pc}
9000233e:	bf00      	nop
90002340:	40022300 	.word	0x40022300
90002344:	40022100 	.word	0x40022100
90002348:	40022000 	.word	0x40022000

9000234c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
9000234c:	b480      	push	{r7}
9000234e:	b083      	sub	sp, #12
90002350:	af00      	add	r7, sp, #0
90002352:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
90002354:	687b      	ldr	r3, [r7, #4]
90002356:	681b      	ldr	r3, [r3, #0]
90002358:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
9000235a:	4618      	mov	r0, r3
9000235c:	370c      	adds	r7, #12
9000235e:	46bd      	mov	sp, r7
90002360:	f85d 7b04 	ldr.w	r7, [sp], #4
90002364:	4770      	bx	lr
	...

90002368 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
90002368:	b580      	push	{r7, lr}
9000236a:	b0b6      	sub	sp, #216	@ 0xd8
9000236c:	af00      	add	r7, sp, #0
9000236e:	6078      	str	r0, [r7, #4]
90002370:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
90002372:	2300      	movs	r3, #0
90002374:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
90002378:	2300      	movs	r3, #0
9000237a:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
9000237c:	687b      	ldr	r3, [r7, #4]
9000237e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
90002382:	2b01      	cmp	r3, #1
90002384:	d101      	bne.n	9000238a <HAL_ADC_ConfigChannel+0x22>
90002386:	2302      	movs	r3, #2
90002388:	e3d4      	b.n	90002b34 <HAL_ADC_ConfigChannel+0x7cc>
9000238a:	687b      	ldr	r3, [r7, #4]
9000238c:	2201      	movs	r2, #1
9000238e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
90002392:	687b      	ldr	r3, [r7, #4]
90002394:	681b      	ldr	r3, [r3, #0]
90002396:	4618      	mov	r0, r3
90002398:	f7ff fcce 	bl	90001d38 <LL_ADC_REG_IsConversionOngoing>
9000239c:	4603      	mov	r3, r0
9000239e:	2b00      	cmp	r3, #0
900023a0:	f040 83b9 	bne.w	90002b16 <HAL_ADC_ConfigChannel+0x7ae>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
900023a4:	687b      	ldr	r3, [r7, #4]
900023a6:	6818      	ldr	r0, [r3, #0]
900023a8:	683b      	ldr	r3, [r7, #0]
900023aa:	6859      	ldr	r1, [r3, #4]
900023ac:	683b      	ldr	r3, [r7, #0]
900023ae:	681b      	ldr	r3, [r3, #0]
900023b0:	461a      	mov	r2, r3
900023b2:	f7ff fb7a 	bl	90001aaa <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
900023b6:	687b      	ldr	r3, [r7, #4]
900023b8:	681b      	ldr	r3, [r3, #0]
900023ba:	4618      	mov	r0, r3
900023bc:	f7ff fcbc 	bl	90001d38 <LL_ADC_REG_IsConversionOngoing>
900023c0:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
900023c4:	687b      	ldr	r3, [r7, #4]
900023c6:	681b      	ldr	r3, [r3, #0]
900023c8:	4618      	mov	r0, r3
900023ca:	f7ff fcc8 	bl	90001d5e <LL_ADC_INJ_IsConversionOngoing>
900023ce:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
900023d2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
900023d6:	2b00      	cmp	r3, #0
900023d8:	f040 81d9 	bne.w	9000278e <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
900023dc:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
900023e0:	2b00      	cmp	r3, #0
900023e2:	f040 81d4 	bne.w	9000278e <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
900023e6:	683b      	ldr	r3, [r7, #0]
900023e8:	689b      	ldr	r3, [r3, #8]
900023ea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
900023ee:	d10f      	bne.n	90002410 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
900023f0:	687b      	ldr	r3, [r7, #4]
900023f2:	6818      	ldr	r0, [r3, #0]
900023f4:	683b      	ldr	r3, [r7, #0]
900023f6:	681b      	ldr	r3, [r3, #0]
900023f8:	2200      	movs	r2, #0
900023fa:	4619      	mov	r1, r3
900023fc:	f7ff fb81 	bl	90001b02 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
90002400:	687b      	ldr	r3, [r7, #4]
90002402:	681b      	ldr	r3, [r3, #0]
90002404:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
90002408:	4618      	mov	r0, r3
9000240a:	f7ff fb28 	bl	90001a5e <LL_ADC_SetSamplingTimeCommonConfig>
9000240e:	e00e      	b.n	9000242e <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
90002410:	687b      	ldr	r3, [r7, #4]
90002412:	6818      	ldr	r0, [r3, #0]
90002414:	683b      	ldr	r3, [r7, #0]
90002416:	6819      	ldr	r1, [r3, #0]
90002418:	683b      	ldr	r3, [r7, #0]
9000241a:	689b      	ldr	r3, [r3, #8]
9000241c:	461a      	mov	r2, r3
9000241e:	f7ff fb70 	bl	90001b02 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
90002422:	687b      	ldr	r3, [r7, #4]
90002424:	681b      	ldr	r3, [r3, #0]
90002426:	2100      	movs	r1, #0
90002428:	4618      	mov	r0, r3
9000242a:	f7ff fb18 	bl	90001a5e <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
9000242e:	683b      	ldr	r3, [r7, #0]
90002430:	695a      	ldr	r2, [r3, #20]
90002432:	687b      	ldr	r3, [r7, #4]
90002434:	681b      	ldr	r3, [r3, #0]
90002436:	68db      	ldr	r3, [r3, #12]
90002438:	08db      	lsrs	r3, r3, #3
9000243a:	f003 0303 	and.w	r3, r3, #3
9000243e:	005b      	lsls	r3, r3, #1
90002440:	fa02 f303 	lsl.w	r3, r2, r3
90002444:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
90002448:	683b      	ldr	r3, [r7, #0]
9000244a:	691b      	ldr	r3, [r3, #16]
9000244c:	2b04      	cmp	r3, #4
9000244e:	d022      	beq.n	90002496 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
90002450:	687b      	ldr	r3, [r7, #4]
90002452:	6818      	ldr	r0, [r3, #0]
90002454:	683b      	ldr	r3, [r7, #0]
90002456:	6919      	ldr	r1, [r3, #16]
90002458:	683b      	ldr	r3, [r7, #0]
9000245a:	681a      	ldr	r2, [r3, #0]
9000245c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
90002460:	f7ff fa72 	bl	90001948 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
90002464:	687b      	ldr	r3, [r7, #4]
90002466:	6818      	ldr	r0, [r3, #0]
90002468:	683b      	ldr	r3, [r7, #0]
9000246a:	6919      	ldr	r1, [r3, #16]
9000246c:	683b      	ldr	r3, [r7, #0]
9000246e:	699b      	ldr	r3, [r3, #24]
90002470:	461a      	mov	r2, r3
90002472:	f7ff fabe 	bl	900019f2 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
90002476:	687b      	ldr	r3, [r7, #4]
90002478:	6818      	ldr	r0, [r3, #0]
9000247a:	683b      	ldr	r3, [r7, #0]
9000247c:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
9000247e:	683b      	ldr	r3, [r7, #0]
90002480:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
90002482:	2b01      	cmp	r3, #1
90002484:	d102      	bne.n	9000248c <HAL_ADC_ConfigChannel+0x124>
90002486:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
9000248a:	e000      	b.n	9000248e <HAL_ADC_ConfigChannel+0x126>
9000248c:	2300      	movs	r3, #0
9000248e:	461a      	mov	r2, r3
90002490:	f7ff faca 	bl	90001a28 <LL_ADC_SetOffsetSaturation>
90002494:	e17b      	b.n	9000278e <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
90002496:	687b      	ldr	r3, [r7, #4]
90002498:	681b      	ldr	r3, [r3, #0]
9000249a:	2100      	movs	r1, #0
9000249c:	4618      	mov	r0, r3
9000249e:	f7ff fa77 	bl	90001990 <LL_ADC_GetOffsetChannel>
900024a2:	4603      	mov	r3, r0
900024a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
900024a8:	2b00      	cmp	r3, #0
900024aa:	d10a      	bne.n	900024c2 <HAL_ADC_ConfigChannel+0x15a>
900024ac:	687b      	ldr	r3, [r7, #4]
900024ae:	681b      	ldr	r3, [r3, #0]
900024b0:	2100      	movs	r1, #0
900024b2:	4618      	mov	r0, r3
900024b4:	f7ff fa6c 	bl	90001990 <LL_ADC_GetOffsetChannel>
900024b8:	4603      	mov	r3, r0
900024ba:	0e9b      	lsrs	r3, r3, #26
900024bc:	f003 021f 	and.w	r2, r3, #31
900024c0:	e01e      	b.n	90002500 <HAL_ADC_ConfigChannel+0x198>
900024c2:	687b      	ldr	r3, [r7, #4]
900024c4:	681b      	ldr	r3, [r3, #0]
900024c6:	2100      	movs	r1, #0
900024c8:	4618      	mov	r0, r3
900024ca:	f7ff fa61 	bl	90001990 <LL_ADC_GetOffsetChannel>
900024ce:	4603      	mov	r3, r0
900024d0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
900024d4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
900024d8:	fa93 f3a3 	rbit	r3, r3
900024dc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  return result;
900024e0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
900024e4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  if (value == 0U)
900024e8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
900024ec:	2b00      	cmp	r3, #0
900024ee:	d101      	bne.n	900024f4 <HAL_ADC_ConfigChannel+0x18c>
    return 32U;
900024f0:	2320      	movs	r3, #32
900024f2:	e004      	b.n	900024fe <HAL_ADC_ConfigChannel+0x196>
  return __builtin_clz(value);
900024f4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
900024f8:	fab3 f383 	clz	r3, r3
900024fc:	b2db      	uxtb	r3, r3
900024fe:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
90002500:	683b      	ldr	r3, [r7, #0]
90002502:	681b      	ldr	r3, [r3, #0]
90002504:	f3c3 0312 	ubfx	r3, r3, #0, #19
90002508:	2b00      	cmp	r3, #0
9000250a:	d105      	bne.n	90002518 <HAL_ADC_ConfigChannel+0x1b0>
9000250c:	683b      	ldr	r3, [r7, #0]
9000250e:	681b      	ldr	r3, [r3, #0]
90002510:	0e9b      	lsrs	r3, r3, #26
90002512:	f003 031f 	and.w	r3, r3, #31
90002516:	e018      	b.n	9000254a <HAL_ADC_ConfigChannel+0x1e2>
90002518:	683b      	ldr	r3, [r7, #0]
9000251a:	681b      	ldr	r3, [r3, #0]
9000251c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
90002520:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
90002524:	fa93 f3a3 	rbit	r3, r3
90002528:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
9000252c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
90002530:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
90002534:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
90002538:	2b00      	cmp	r3, #0
9000253a:	d101      	bne.n	90002540 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
9000253c:	2320      	movs	r3, #32
9000253e:	e004      	b.n	9000254a <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
90002540:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
90002544:	fab3 f383 	clz	r3, r3
90002548:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
9000254a:	429a      	cmp	r2, r3
9000254c:	d106      	bne.n	9000255c <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
9000254e:	687b      	ldr	r3, [r7, #4]
90002550:	681b      	ldr	r3, [r3, #0]
90002552:	2200      	movs	r2, #0
90002554:	2100      	movs	r1, #0
90002556:	4618      	mov	r0, r3
90002558:	f7ff fa30 	bl	900019bc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
9000255c:	687b      	ldr	r3, [r7, #4]
9000255e:	681b      	ldr	r3, [r3, #0]
90002560:	2101      	movs	r1, #1
90002562:	4618      	mov	r0, r3
90002564:	f7ff fa14 	bl	90001990 <LL_ADC_GetOffsetChannel>
90002568:	4603      	mov	r3, r0
9000256a:	f3c3 0312 	ubfx	r3, r3, #0, #19
9000256e:	2b00      	cmp	r3, #0
90002570:	d10a      	bne.n	90002588 <HAL_ADC_ConfigChannel+0x220>
90002572:	687b      	ldr	r3, [r7, #4]
90002574:	681b      	ldr	r3, [r3, #0]
90002576:	2101      	movs	r1, #1
90002578:	4618      	mov	r0, r3
9000257a:	f7ff fa09 	bl	90001990 <LL_ADC_GetOffsetChannel>
9000257e:	4603      	mov	r3, r0
90002580:	0e9b      	lsrs	r3, r3, #26
90002582:	f003 021f 	and.w	r2, r3, #31
90002586:	e01e      	b.n	900025c6 <HAL_ADC_ConfigChannel+0x25e>
90002588:	687b      	ldr	r3, [r7, #4]
9000258a:	681b      	ldr	r3, [r3, #0]
9000258c:	2101      	movs	r1, #1
9000258e:	4618      	mov	r0, r3
90002590:	f7ff f9fe 	bl	90001990 <LL_ADC_GetOffsetChannel>
90002594:	4603      	mov	r3, r0
90002596:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
9000259a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
9000259e:	fa93 f3a3 	rbit	r3, r3
900025a2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
900025a6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
900025aa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
900025ae:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
900025b2:	2b00      	cmp	r3, #0
900025b4:	d101      	bne.n	900025ba <HAL_ADC_ConfigChannel+0x252>
    return 32U;
900025b6:	2320      	movs	r3, #32
900025b8:	e004      	b.n	900025c4 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
900025ba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
900025be:	fab3 f383 	clz	r3, r3
900025c2:	b2db      	uxtb	r3, r3
900025c4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
900025c6:	683b      	ldr	r3, [r7, #0]
900025c8:	681b      	ldr	r3, [r3, #0]
900025ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
900025ce:	2b00      	cmp	r3, #0
900025d0:	d105      	bne.n	900025de <HAL_ADC_ConfigChannel+0x276>
900025d2:	683b      	ldr	r3, [r7, #0]
900025d4:	681b      	ldr	r3, [r3, #0]
900025d6:	0e9b      	lsrs	r3, r3, #26
900025d8:	f003 031f 	and.w	r3, r3, #31
900025dc:	e018      	b.n	90002610 <HAL_ADC_ConfigChannel+0x2a8>
900025de:	683b      	ldr	r3, [r7, #0]
900025e0:	681b      	ldr	r3, [r3, #0]
900025e2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
900025e6:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
900025ea:	fa93 f3a3 	rbit	r3, r3
900025ee:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
900025f2:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
900025f6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
900025fa:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
900025fe:	2b00      	cmp	r3, #0
90002600:	d101      	bne.n	90002606 <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
90002602:	2320      	movs	r3, #32
90002604:	e004      	b.n	90002610 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
90002606:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
9000260a:	fab3 f383 	clz	r3, r3
9000260e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
90002610:	429a      	cmp	r2, r3
90002612:	d106      	bne.n	90002622 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
90002614:	687b      	ldr	r3, [r7, #4]
90002616:	681b      	ldr	r3, [r3, #0]
90002618:	2200      	movs	r2, #0
9000261a:	2101      	movs	r1, #1
9000261c:	4618      	mov	r0, r3
9000261e:	f7ff f9cd 	bl	900019bc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
90002622:	687b      	ldr	r3, [r7, #4]
90002624:	681b      	ldr	r3, [r3, #0]
90002626:	2102      	movs	r1, #2
90002628:	4618      	mov	r0, r3
9000262a:	f7ff f9b1 	bl	90001990 <LL_ADC_GetOffsetChannel>
9000262e:	4603      	mov	r3, r0
90002630:	f3c3 0312 	ubfx	r3, r3, #0, #19
90002634:	2b00      	cmp	r3, #0
90002636:	d10a      	bne.n	9000264e <HAL_ADC_ConfigChannel+0x2e6>
90002638:	687b      	ldr	r3, [r7, #4]
9000263a:	681b      	ldr	r3, [r3, #0]
9000263c:	2102      	movs	r1, #2
9000263e:	4618      	mov	r0, r3
90002640:	f7ff f9a6 	bl	90001990 <LL_ADC_GetOffsetChannel>
90002644:	4603      	mov	r3, r0
90002646:	0e9b      	lsrs	r3, r3, #26
90002648:	f003 021f 	and.w	r2, r3, #31
9000264c:	e01e      	b.n	9000268c <HAL_ADC_ConfigChannel+0x324>
9000264e:	687b      	ldr	r3, [r7, #4]
90002650:	681b      	ldr	r3, [r3, #0]
90002652:	2102      	movs	r1, #2
90002654:	4618      	mov	r0, r3
90002656:	f7ff f99b 	bl	90001990 <LL_ADC_GetOffsetChannel>
9000265a:	4603      	mov	r3, r0
9000265c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
90002660:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
90002664:	fa93 f3a3 	rbit	r3, r3
90002668:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
9000266c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
90002670:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
90002674:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
90002678:	2b00      	cmp	r3, #0
9000267a:	d101      	bne.n	90002680 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
9000267c:	2320      	movs	r3, #32
9000267e:	e004      	b.n	9000268a <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
90002680:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
90002684:	fab3 f383 	clz	r3, r3
90002688:	b2db      	uxtb	r3, r3
9000268a:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
9000268c:	683b      	ldr	r3, [r7, #0]
9000268e:	681b      	ldr	r3, [r3, #0]
90002690:	f3c3 0312 	ubfx	r3, r3, #0, #19
90002694:	2b00      	cmp	r3, #0
90002696:	d105      	bne.n	900026a4 <HAL_ADC_ConfigChannel+0x33c>
90002698:	683b      	ldr	r3, [r7, #0]
9000269a:	681b      	ldr	r3, [r3, #0]
9000269c:	0e9b      	lsrs	r3, r3, #26
9000269e:	f003 031f 	and.w	r3, r3, #31
900026a2:	e016      	b.n	900026d2 <HAL_ADC_ConfigChannel+0x36a>
900026a4:	683b      	ldr	r3, [r7, #0]
900026a6:	681b      	ldr	r3, [r3, #0]
900026a8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
900026ac:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
900026b0:	fa93 f3a3 	rbit	r3, r3
900026b4:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
900026b6:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
900026b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
900026bc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
900026c0:	2b00      	cmp	r3, #0
900026c2:	d101      	bne.n	900026c8 <HAL_ADC_ConfigChannel+0x360>
    return 32U;
900026c4:	2320      	movs	r3, #32
900026c6:	e004      	b.n	900026d2 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
900026c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
900026cc:	fab3 f383 	clz	r3, r3
900026d0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
900026d2:	429a      	cmp	r2, r3
900026d4:	d106      	bne.n	900026e4 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
900026d6:	687b      	ldr	r3, [r7, #4]
900026d8:	681b      	ldr	r3, [r3, #0]
900026da:	2200      	movs	r2, #0
900026dc:	2102      	movs	r1, #2
900026de:	4618      	mov	r0, r3
900026e0:	f7ff f96c 	bl	900019bc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
900026e4:	687b      	ldr	r3, [r7, #4]
900026e6:	681b      	ldr	r3, [r3, #0]
900026e8:	2103      	movs	r1, #3
900026ea:	4618      	mov	r0, r3
900026ec:	f7ff f950 	bl	90001990 <LL_ADC_GetOffsetChannel>
900026f0:	4603      	mov	r3, r0
900026f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
900026f6:	2b00      	cmp	r3, #0
900026f8:	d10a      	bne.n	90002710 <HAL_ADC_ConfigChannel+0x3a8>
900026fa:	687b      	ldr	r3, [r7, #4]
900026fc:	681b      	ldr	r3, [r3, #0]
900026fe:	2103      	movs	r1, #3
90002700:	4618      	mov	r0, r3
90002702:	f7ff f945 	bl	90001990 <LL_ADC_GetOffsetChannel>
90002706:	4603      	mov	r3, r0
90002708:	0e9b      	lsrs	r3, r3, #26
9000270a:	f003 021f 	and.w	r2, r3, #31
9000270e:	e017      	b.n	90002740 <HAL_ADC_ConfigChannel+0x3d8>
90002710:	687b      	ldr	r3, [r7, #4]
90002712:	681b      	ldr	r3, [r3, #0]
90002714:	2103      	movs	r1, #3
90002716:	4618      	mov	r0, r3
90002718:	f7ff f93a 	bl	90001990 <LL_ADC_GetOffsetChannel>
9000271c:	4603      	mov	r3, r0
9000271e:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
90002720:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
90002722:	fa93 f3a3 	rbit	r3, r3
90002726:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
90002728:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
9000272a:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
9000272c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
9000272e:	2b00      	cmp	r3, #0
90002730:	d101      	bne.n	90002736 <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
90002732:	2320      	movs	r3, #32
90002734:	e003      	b.n	9000273e <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
90002736:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
90002738:	fab3 f383 	clz	r3, r3
9000273c:	b2db      	uxtb	r3, r3
9000273e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
90002740:	683b      	ldr	r3, [r7, #0]
90002742:	681b      	ldr	r3, [r3, #0]
90002744:	f3c3 0312 	ubfx	r3, r3, #0, #19
90002748:	2b00      	cmp	r3, #0
9000274a:	d105      	bne.n	90002758 <HAL_ADC_ConfigChannel+0x3f0>
9000274c:	683b      	ldr	r3, [r7, #0]
9000274e:	681b      	ldr	r3, [r3, #0]
90002750:	0e9b      	lsrs	r3, r3, #26
90002752:	f003 031f 	and.w	r3, r3, #31
90002756:	e011      	b.n	9000277c <HAL_ADC_ConfigChannel+0x414>
90002758:	683b      	ldr	r3, [r7, #0]
9000275a:	681b      	ldr	r3, [r3, #0]
9000275c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
9000275e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
90002760:	fa93 f3a3 	rbit	r3, r3
90002764:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
90002766:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
90002768:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
9000276a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
9000276c:	2b00      	cmp	r3, #0
9000276e:	d101      	bne.n	90002774 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
90002770:	2320      	movs	r3, #32
90002772:	e003      	b.n	9000277c <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
90002774:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
90002776:	fab3 f383 	clz	r3, r3
9000277a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
9000277c:	429a      	cmp	r2, r3
9000277e:	d106      	bne.n	9000278e <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
90002780:	687b      	ldr	r3, [r7, #4]
90002782:	681b      	ldr	r3, [r3, #0]
90002784:	2200      	movs	r2, #0
90002786:	2103      	movs	r1, #3
90002788:	4618      	mov	r0, r3
9000278a:	f7ff f917 	bl	900019bc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
9000278e:	687b      	ldr	r3, [r7, #4]
90002790:	681b      	ldr	r3, [r3, #0]
90002792:	4618      	mov	r0, r3
90002794:	f7ff fa96 	bl	90001cc4 <LL_ADC_IsEnabled>
90002798:	4603      	mov	r3, r0
9000279a:	2b00      	cmp	r3, #0
9000279c:	f040 8140 	bne.w	90002a20 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
900027a0:	687b      	ldr	r3, [r7, #4]
900027a2:	6818      	ldr	r0, [r3, #0]
900027a4:	683b      	ldr	r3, [r7, #0]
900027a6:	6819      	ldr	r1, [r3, #0]
900027a8:	683b      	ldr	r3, [r7, #0]
900027aa:	68db      	ldr	r3, [r3, #12]
900027ac:	461a      	mov	r2, r3
900027ae:	f7ff f9d3 	bl	90001b58 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
900027b2:	683b      	ldr	r3, [r7, #0]
900027b4:	68db      	ldr	r3, [r3, #12]
900027b6:	4a8f      	ldr	r2, [pc, #572]	@ (900029f4 <HAL_ADC_ConfigChannel+0x68c>)
900027b8:	4293      	cmp	r3, r2
900027ba:	f040 8131 	bne.w	90002a20 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
900027be:	687b      	ldr	r3, [r7, #4]
900027c0:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
900027c2:	683b      	ldr	r3, [r7, #0]
900027c4:	681b      	ldr	r3, [r3, #0]
900027c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
900027ca:	2b00      	cmp	r3, #0
900027cc:	d10b      	bne.n	900027e6 <HAL_ADC_ConfigChannel+0x47e>
900027ce:	683b      	ldr	r3, [r7, #0]
900027d0:	681b      	ldr	r3, [r3, #0]
900027d2:	0e9b      	lsrs	r3, r3, #26
900027d4:	3301      	adds	r3, #1
900027d6:	f003 031f 	and.w	r3, r3, #31
900027da:	2b09      	cmp	r3, #9
900027dc:	bf94      	ite	ls
900027de:	2301      	movls	r3, #1
900027e0:	2300      	movhi	r3, #0
900027e2:	b2db      	uxtb	r3, r3
900027e4:	e019      	b.n	9000281a <HAL_ADC_ConfigChannel+0x4b2>
900027e6:	683b      	ldr	r3, [r7, #0]
900027e8:	681b      	ldr	r3, [r3, #0]
900027ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
900027ec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
900027ee:	fa93 f3a3 	rbit	r3, r3
900027f2:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
900027f4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
900027f6:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
900027f8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
900027fa:	2b00      	cmp	r3, #0
900027fc:	d101      	bne.n	90002802 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
900027fe:	2320      	movs	r3, #32
90002800:	e003      	b.n	9000280a <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
90002802:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
90002804:	fab3 f383 	clz	r3, r3
90002808:	b2db      	uxtb	r3, r3
9000280a:	3301      	adds	r3, #1
9000280c:	f003 031f 	and.w	r3, r3, #31
90002810:	2b09      	cmp	r3, #9
90002812:	bf94      	ite	ls
90002814:	2301      	movls	r3, #1
90002816:	2300      	movhi	r3, #0
90002818:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
9000281a:	2b00      	cmp	r3, #0
9000281c:	d079      	beq.n	90002912 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
9000281e:	683b      	ldr	r3, [r7, #0]
90002820:	681b      	ldr	r3, [r3, #0]
90002822:	f3c3 0312 	ubfx	r3, r3, #0, #19
90002826:	2b00      	cmp	r3, #0
90002828:	d107      	bne.n	9000283a <HAL_ADC_ConfigChannel+0x4d2>
9000282a:	683b      	ldr	r3, [r7, #0]
9000282c:	681b      	ldr	r3, [r3, #0]
9000282e:	0e9b      	lsrs	r3, r3, #26
90002830:	3301      	adds	r3, #1
90002832:	069b      	lsls	r3, r3, #26
90002834:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
90002838:	e015      	b.n	90002866 <HAL_ADC_ConfigChannel+0x4fe>
9000283a:	683b      	ldr	r3, [r7, #0]
9000283c:	681b      	ldr	r3, [r3, #0]
9000283e:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
90002840:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
90002842:	fa93 f3a3 	rbit	r3, r3
90002846:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
90002848:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
9000284a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
9000284c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
9000284e:	2b00      	cmp	r3, #0
90002850:	d101      	bne.n	90002856 <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
90002852:	2320      	movs	r3, #32
90002854:	e003      	b.n	9000285e <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
90002856:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
90002858:	fab3 f383 	clz	r3, r3
9000285c:	b2db      	uxtb	r3, r3
9000285e:	3301      	adds	r3, #1
90002860:	069b      	lsls	r3, r3, #26
90002862:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
90002866:	683b      	ldr	r3, [r7, #0]
90002868:	681b      	ldr	r3, [r3, #0]
9000286a:	f3c3 0312 	ubfx	r3, r3, #0, #19
9000286e:	2b00      	cmp	r3, #0
90002870:	d109      	bne.n	90002886 <HAL_ADC_ConfigChannel+0x51e>
90002872:	683b      	ldr	r3, [r7, #0]
90002874:	681b      	ldr	r3, [r3, #0]
90002876:	0e9b      	lsrs	r3, r3, #26
90002878:	3301      	adds	r3, #1
9000287a:	f003 031f 	and.w	r3, r3, #31
9000287e:	2101      	movs	r1, #1
90002880:	fa01 f303 	lsl.w	r3, r1, r3
90002884:	e017      	b.n	900028b6 <HAL_ADC_ConfigChannel+0x54e>
90002886:	683b      	ldr	r3, [r7, #0]
90002888:	681b      	ldr	r3, [r3, #0]
9000288a:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
9000288c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
9000288e:	fa93 f3a3 	rbit	r3, r3
90002892:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
90002894:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
90002896:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
90002898:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
9000289a:	2b00      	cmp	r3, #0
9000289c:	d101      	bne.n	900028a2 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
9000289e:	2320      	movs	r3, #32
900028a0:	e003      	b.n	900028aa <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
900028a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
900028a4:	fab3 f383 	clz	r3, r3
900028a8:	b2db      	uxtb	r3, r3
900028aa:	3301      	adds	r3, #1
900028ac:	f003 031f 	and.w	r3, r3, #31
900028b0:	2101      	movs	r1, #1
900028b2:	fa01 f303 	lsl.w	r3, r1, r3
900028b6:	ea42 0103 	orr.w	r1, r2, r3
900028ba:	683b      	ldr	r3, [r7, #0]
900028bc:	681b      	ldr	r3, [r3, #0]
900028be:	f3c3 0312 	ubfx	r3, r3, #0, #19
900028c2:	2b00      	cmp	r3, #0
900028c4:	d10a      	bne.n	900028dc <HAL_ADC_ConfigChannel+0x574>
900028c6:	683b      	ldr	r3, [r7, #0]
900028c8:	681b      	ldr	r3, [r3, #0]
900028ca:	0e9b      	lsrs	r3, r3, #26
900028cc:	3301      	adds	r3, #1
900028ce:	f003 021f 	and.w	r2, r3, #31
900028d2:	4613      	mov	r3, r2
900028d4:	005b      	lsls	r3, r3, #1
900028d6:	4413      	add	r3, r2
900028d8:	051b      	lsls	r3, r3, #20
900028da:	e018      	b.n	9000290e <HAL_ADC_ConfigChannel+0x5a6>
900028dc:	683b      	ldr	r3, [r7, #0]
900028de:	681b      	ldr	r3, [r3, #0]
900028e0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
900028e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
900028e4:	fa93 f3a3 	rbit	r3, r3
900028e8:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
900028ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
900028ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
900028ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
900028f0:	2b00      	cmp	r3, #0
900028f2:	d101      	bne.n	900028f8 <HAL_ADC_ConfigChannel+0x590>
    return 32U;
900028f4:	2320      	movs	r3, #32
900028f6:	e003      	b.n	90002900 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
900028f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
900028fa:	fab3 f383 	clz	r3, r3
900028fe:	b2db      	uxtb	r3, r3
90002900:	3301      	adds	r3, #1
90002902:	f003 021f 	and.w	r2, r3, #31
90002906:	4613      	mov	r3, r2
90002908:	005b      	lsls	r3, r3, #1
9000290a:	4413      	add	r3, r2
9000290c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
9000290e:	430b      	orrs	r3, r1
90002910:	e081      	b.n	90002a16 <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
90002912:	683b      	ldr	r3, [r7, #0]
90002914:	681b      	ldr	r3, [r3, #0]
90002916:	f3c3 0312 	ubfx	r3, r3, #0, #19
9000291a:	2b00      	cmp	r3, #0
9000291c:	d107      	bne.n	9000292e <HAL_ADC_ConfigChannel+0x5c6>
9000291e:	683b      	ldr	r3, [r7, #0]
90002920:	681b      	ldr	r3, [r3, #0]
90002922:	0e9b      	lsrs	r3, r3, #26
90002924:	3301      	adds	r3, #1
90002926:	069b      	lsls	r3, r3, #26
90002928:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
9000292c:	e015      	b.n	9000295a <HAL_ADC_ConfigChannel+0x5f2>
9000292e:	683b      	ldr	r3, [r7, #0]
90002930:	681b      	ldr	r3, [r3, #0]
90002932:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
90002934:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
90002936:	fa93 f3a3 	rbit	r3, r3
9000293a:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
9000293c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
9000293e:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
90002940:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
90002942:	2b00      	cmp	r3, #0
90002944:	d101      	bne.n	9000294a <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
90002946:	2320      	movs	r3, #32
90002948:	e003      	b.n	90002952 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
9000294a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
9000294c:	fab3 f383 	clz	r3, r3
90002950:	b2db      	uxtb	r3, r3
90002952:	3301      	adds	r3, #1
90002954:	069b      	lsls	r3, r3, #26
90002956:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
9000295a:	683b      	ldr	r3, [r7, #0]
9000295c:	681b      	ldr	r3, [r3, #0]
9000295e:	f3c3 0312 	ubfx	r3, r3, #0, #19
90002962:	2b00      	cmp	r3, #0
90002964:	d109      	bne.n	9000297a <HAL_ADC_ConfigChannel+0x612>
90002966:	683b      	ldr	r3, [r7, #0]
90002968:	681b      	ldr	r3, [r3, #0]
9000296a:	0e9b      	lsrs	r3, r3, #26
9000296c:	3301      	adds	r3, #1
9000296e:	f003 031f 	and.w	r3, r3, #31
90002972:	2101      	movs	r1, #1
90002974:	fa01 f303 	lsl.w	r3, r1, r3
90002978:	e017      	b.n	900029aa <HAL_ADC_ConfigChannel+0x642>
9000297a:	683b      	ldr	r3, [r7, #0]
9000297c:	681b      	ldr	r3, [r3, #0]
9000297e:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
90002980:	6a3b      	ldr	r3, [r7, #32]
90002982:	fa93 f3a3 	rbit	r3, r3
90002986:	61fb      	str	r3, [r7, #28]
  return result;
90002988:	69fb      	ldr	r3, [r7, #28]
9000298a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
9000298c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
9000298e:	2b00      	cmp	r3, #0
90002990:	d101      	bne.n	90002996 <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
90002992:	2320      	movs	r3, #32
90002994:	e003      	b.n	9000299e <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
90002996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
90002998:	fab3 f383 	clz	r3, r3
9000299c:	b2db      	uxtb	r3, r3
9000299e:	3301      	adds	r3, #1
900029a0:	f003 031f 	and.w	r3, r3, #31
900029a4:	2101      	movs	r1, #1
900029a6:	fa01 f303 	lsl.w	r3, r1, r3
900029aa:	ea42 0103 	orr.w	r1, r2, r3
900029ae:	683b      	ldr	r3, [r7, #0]
900029b0:	681b      	ldr	r3, [r3, #0]
900029b2:	f3c3 0312 	ubfx	r3, r3, #0, #19
900029b6:	2b00      	cmp	r3, #0
900029b8:	d10d      	bne.n	900029d6 <HAL_ADC_ConfigChannel+0x66e>
900029ba:	683b      	ldr	r3, [r7, #0]
900029bc:	681b      	ldr	r3, [r3, #0]
900029be:	0e9b      	lsrs	r3, r3, #26
900029c0:	3301      	adds	r3, #1
900029c2:	f003 021f 	and.w	r2, r3, #31
900029c6:	4613      	mov	r3, r2
900029c8:	005b      	lsls	r3, r3, #1
900029ca:	4413      	add	r3, r2
900029cc:	3b1e      	subs	r3, #30
900029ce:	051b      	lsls	r3, r3, #20
900029d0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
900029d4:	e01e      	b.n	90002a14 <HAL_ADC_ConfigChannel+0x6ac>
900029d6:	683b      	ldr	r3, [r7, #0]
900029d8:	681b      	ldr	r3, [r3, #0]
900029da:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
900029dc:	697b      	ldr	r3, [r7, #20]
900029de:	fa93 f3a3 	rbit	r3, r3
900029e2:	613b      	str	r3, [r7, #16]
  return result;
900029e4:	693b      	ldr	r3, [r7, #16]
900029e6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
900029e8:	69bb      	ldr	r3, [r7, #24]
900029ea:	2b00      	cmp	r3, #0
900029ec:	d104      	bne.n	900029f8 <HAL_ADC_ConfigChannel+0x690>
    return 32U;
900029ee:	2320      	movs	r3, #32
900029f0:	e006      	b.n	90002a00 <HAL_ADC_ConfigChannel+0x698>
900029f2:	bf00      	nop
900029f4:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
900029f8:	69bb      	ldr	r3, [r7, #24]
900029fa:	fab3 f383 	clz	r3, r3
900029fe:	b2db      	uxtb	r3, r3
90002a00:	3301      	adds	r3, #1
90002a02:	f003 021f 	and.w	r2, r3, #31
90002a06:	4613      	mov	r3, r2
90002a08:	005b      	lsls	r3, r3, #1
90002a0a:	4413      	add	r3, r2
90002a0c:	3b1e      	subs	r3, #30
90002a0e:	051b      	lsls	r3, r3, #20
90002a10:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
90002a14:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
90002a16:	683a      	ldr	r2, [r7, #0]
90002a18:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
90002a1a:	4619      	mov	r1, r3
90002a1c:	f7ff f871 	bl	90001b02 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
90002a20:	683b      	ldr	r3, [r7, #0]
90002a22:	681a      	ldr	r2, [r3, #0]
90002a24:	4b45      	ldr	r3, [pc, #276]	@ (90002b3c <HAL_ADC_ConfigChannel+0x7d4>)
90002a26:	4013      	ands	r3, r2
90002a28:	2b00      	cmp	r3, #0
90002a2a:	d07d      	beq.n	90002b28 <HAL_ADC_ConfigChannel+0x7c0>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
90002a2c:	4844      	ldr	r0, [pc, #272]	@ (90002b40 <HAL_ADC_ConfigChannel+0x7d8>)
90002a2e:	f7fe ff69 	bl	90001904 <LL_ADC_GetCommonPathInternalCh>
90002a32:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
90002a36:	683b      	ldr	r3, [r7, #0]
90002a38:	681b      	ldr	r3, [r3, #0]
90002a3a:	4a42      	ldr	r2, [pc, #264]	@ (90002b44 <HAL_ADC_ConfigChannel+0x7dc>)
90002a3c:	4293      	cmp	r3, r2
90002a3e:	d127      	bne.n	90002a90 <HAL_ADC_ConfigChannel+0x728>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
90002a40:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
90002a44:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
90002a48:	2b00      	cmp	r3, #0
90002a4a:	d121      	bne.n	90002a90 <HAL_ADC_ConfigChannel+0x728>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
90002a4c:	687b      	ldr	r3, [r7, #4]
90002a4e:	681b      	ldr	r3, [r3, #0]
90002a50:	4a3d      	ldr	r2, [pc, #244]	@ (90002b48 <HAL_ADC_ConfigChannel+0x7e0>)
90002a52:	4293      	cmp	r3, r2
90002a54:	d168      	bne.n	90002b28 <HAL_ADC_ConfigChannel+0x7c0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
90002a56:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
90002a5a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
90002a5e:	4619      	mov	r1, r3
90002a60:	4837      	ldr	r0, [pc, #220]	@ (90002b40 <HAL_ADC_ConfigChannel+0x7d8>)
90002a62:	f7fe ff3c 	bl	900018de <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
90002a66:	4b39      	ldr	r3, [pc, #228]	@ (90002b4c <HAL_ADC_ConfigChannel+0x7e4>)
90002a68:	681b      	ldr	r3, [r3, #0]
90002a6a:	099b      	lsrs	r3, r3, #6
90002a6c:	4a38      	ldr	r2, [pc, #224]	@ (90002b50 <HAL_ADC_ConfigChannel+0x7e8>)
90002a6e:	fba2 2303 	umull	r2, r3, r2, r3
90002a72:	099b      	lsrs	r3, r3, #6
90002a74:	1c5a      	adds	r2, r3, #1
90002a76:	4613      	mov	r3, r2
90002a78:	005b      	lsls	r3, r3, #1
90002a7a:	4413      	add	r3, r2
90002a7c:	009b      	lsls	r3, r3, #2
90002a7e:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
90002a80:	e002      	b.n	90002a88 <HAL_ADC_ConfigChannel+0x720>
          {
            wait_loop_index--;
90002a82:	68fb      	ldr	r3, [r7, #12]
90002a84:	3b01      	subs	r3, #1
90002a86:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
90002a88:	68fb      	ldr	r3, [r7, #12]
90002a8a:	2b00      	cmp	r3, #0
90002a8c:	d1f9      	bne.n	90002a82 <HAL_ADC_ConfigChannel+0x71a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
90002a8e:	e04b      	b.n	90002b28 <HAL_ADC_ConfigChannel+0x7c0>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
90002a90:	683b      	ldr	r3, [r7, #0]
90002a92:	681b      	ldr	r3, [r3, #0]
90002a94:	4a2f      	ldr	r2, [pc, #188]	@ (90002b54 <HAL_ADC_ConfigChannel+0x7ec>)
90002a96:	4293      	cmp	r3, r2
90002a98:	d113      	bne.n	90002ac2 <HAL_ADC_ConfigChannel+0x75a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
90002a9a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
90002a9e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
90002aa2:	2b00      	cmp	r3, #0
90002aa4:	d10d      	bne.n	90002ac2 <HAL_ADC_ConfigChannel+0x75a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
90002aa6:	687b      	ldr	r3, [r7, #4]
90002aa8:	681b      	ldr	r3, [r3, #0]
90002aaa:	4a2b      	ldr	r2, [pc, #172]	@ (90002b58 <HAL_ADC_ConfigChannel+0x7f0>)
90002aac:	4293      	cmp	r3, r2
90002aae:	d13b      	bne.n	90002b28 <HAL_ADC_ConfigChannel+0x7c0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
90002ab0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
90002ab4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
90002ab8:	4619      	mov	r1, r3
90002aba:	4821      	ldr	r0, [pc, #132]	@ (90002b40 <HAL_ADC_ConfigChannel+0x7d8>)
90002abc:	f7fe ff0f 	bl	900018de <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
90002ac0:	e032      	b.n	90002b28 <HAL_ADC_ConfigChannel+0x7c0>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
90002ac2:	683b      	ldr	r3, [r7, #0]
90002ac4:	681b      	ldr	r3, [r3, #0]
90002ac6:	4a25      	ldr	r2, [pc, #148]	@ (90002b5c <HAL_ADC_ConfigChannel+0x7f4>)
90002ac8:	4293      	cmp	r3, r2
90002aca:	d113      	bne.n	90002af4 <HAL_ADC_ConfigChannel+0x78c>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
90002acc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
90002ad0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
90002ad4:	2b00      	cmp	r3, #0
90002ad6:	d10d      	bne.n	90002af4 <HAL_ADC_ConfigChannel+0x78c>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
90002ad8:	687b      	ldr	r3, [r7, #4]
90002ada:	681b      	ldr	r3, [r3, #0]
90002adc:	4a1a      	ldr	r2, [pc, #104]	@ (90002b48 <HAL_ADC_ConfigChannel+0x7e0>)
90002ade:	4293      	cmp	r3, r2
90002ae0:	d122      	bne.n	90002b28 <HAL_ADC_ConfigChannel+0x7c0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
90002ae2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
90002ae6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
90002aea:	4619      	mov	r1, r3
90002aec:	4814      	ldr	r0, [pc, #80]	@ (90002b40 <HAL_ADC_ConfigChannel+0x7d8>)
90002aee:	f7fe fef6 	bl	900018de <LL_ADC_SetCommonPathInternalCh>
        if (ADC_VREFINT_INSTANCE(hadc))
90002af2:	e019      	b.n	90002b28 <HAL_ADC_ConfigChannel+0x7c0>
                                         LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
        }
      }
      else if (pConfig->Channel == ADC_CHANNEL_VDDCORE)
90002af4:	683b      	ldr	r3, [r7, #0]
90002af6:	681b      	ldr	r3, [r3, #0]
90002af8:	4a19      	ldr	r2, [pc, #100]	@ (90002b60 <HAL_ADC_ConfigChannel+0x7f8>)
90002afa:	4293      	cmp	r3, r2
90002afc:	d114      	bne.n	90002b28 <HAL_ADC_ConfigChannel+0x7c0>
      {
        if (ADC_VDDCORE_INSTANCE(hadc))
90002afe:	687b      	ldr	r3, [r7, #4]
90002b00:	681b      	ldr	r3, [r3, #0]
90002b02:	4a15      	ldr	r2, [pc, #84]	@ (90002b58 <HAL_ADC_ConfigChannel+0x7f0>)
90002b04:	4293      	cmp	r3, r2
90002b06:	d10f      	bne.n	90002b28 <HAL_ADC_ConfigChannel+0x7c0>
        {
          LL_ADC_SetPathInternalChAdd(hadc->Instance, LL_ADC_PATH_INTERNAL_VDDCORE);
90002b08:	687b      	ldr	r3, [r7, #4]
90002b0a:	681b      	ldr	r3, [r3, #0]
90002b0c:	2101      	movs	r1, #1
90002b0e:	4618      	mov	r0, r3
90002b10:	f7fe ff06 	bl	90001920 <LL_ADC_SetPathInternalChAdd>
90002b14:	e008      	b.n	90002b28 <HAL_ADC_ConfigChannel+0x7c0>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
90002b16:	687b      	ldr	r3, [r7, #4]
90002b18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
90002b1a:	f043 0220 	orr.w	r2, r3, #32
90002b1e:	687b      	ldr	r3, [r7, #4]
90002b20:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
90002b22:	2301      	movs	r3, #1
90002b24:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
90002b28:	687b      	ldr	r3, [r7, #4]
90002b2a:	2200      	movs	r2, #0
90002b2c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
90002b30:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
90002b34:	4618      	mov	r0, r3
90002b36:	37d8      	adds	r7, #216	@ 0xd8
90002b38:	46bd      	mov	sp, r7
90002b3a:	bd80      	pop	{r7, pc}
90002b3c:	80080000 	.word	0x80080000
90002b40:	40022300 	.word	0x40022300
90002b44:	c3210000 	.word	0xc3210000
90002b48:	40022000 	.word	0x40022000
90002b4c:	24000064 	.word	0x24000064
90002b50:	053e2d63 	.word	0x053e2d63
90002b54:	43290000 	.word	0x43290000
90002b58:	40022100 	.word	0x40022100
90002b5c:	c7520000 	.word	0xc7520000
90002b60:	475a0000 	.word	0x475a0000

90002b64 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
90002b64:	b580      	push	{r7, lr}
90002b66:	b084      	sub	sp, #16
90002b68:	af00      	add	r7, sp, #0
90002b6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
90002b6c:	2300      	movs	r3, #0
90002b6e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
90002b70:	687b      	ldr	r3, [r7, #4]
90002b72:	681b      	ldr	r3, [r3, #0]
90002b74:	4618      	mov	r0, r3
90002b76:	f7ff f8a5 	bl	90001cc4 <LL_ADC_IsEnabled>
90002b7a:	4603      	mov	r3, r0
90002b7c:	2b00      	cmp	r3, #0
90002b7e:	d169      	bne.n	90002c54 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
90002b80:	687b      	ldr	r3, [r7, #4]
90002b82:	681b      	ldr	r3, [r3, #0]
90002b84:	689a      	ldr	r2, [r3, #8]
90002b86:	4b36      	ldr	r3, [pc, #216]	@ (90002c60 <ADC_Enable+0xfc>)
90002b88:	4013      	ands	r3, r2
90002b8a:	2b00      	cmp	r3, #0
90002b8c:	d00d      	beq.n	90002baa <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
90002b8e:	687b      	ldr	r3, [r7, #4]
90002b90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
90002b92:	f043 0210 	orr.w	r2, r3, #16
90002b96:	687b      	ldr	r3, [r7, #4]
90002b98:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
90002b9a:	687b      	ldr	r3, [r7, #4]
90002b9c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
90002b9e:	f043 0201 	orr.w	r2, r3, #1
90002ba2:	687b      	ldr	r3, [r7, #4]
90002ba4:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
90002ba6:	2301      	movs	r3, #1
90002ba8:	e055      	b.n	90002c56 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
90002baa:	687b      	ldr	r3, [r7, #4]
90002bac:	681b      	ldr	r3, [r3, #0]
90002bae:	4618      	mov	r0, r3
90002bb0:	f7ff f860 	bl	90001c74 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
90002bb4:	482b      	ldr	r0, [pc, #172]	@ (90002c64 <ADC_Enable+0x100>)
90002bb6:	f7fe fea5 	bl	90001904 <LL_ADC_GetCommonPathInternalCh>
90002bba:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
90002bbc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
90002bc0:	2b00      	cmp	r3, #0
90002bc2:	d013      	beq.n	90002bec <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
90002bc4:	4b28      	ldr	r3, [pc, #160]	@ (90002c68 <ADC_Enable+0x104>)
90002bc6:	681b      	ldr	r3, [r3, #0]
90002bc8:	099b      	lsrs	r3, r3, #6
90002bca:	4a28      	ldr	r2, [pc, #160]	@ (90002c6c <ADC_Enable+0x108>)
90002bcc:	fba2 2303 	umull	r2, r3, r2, r3
90002bd0:	099b      	lsrs	r3, r3, #6
90002bd2:	1c5a      	adds	r2, r3, #1
90002bd4:	4613      	mov	r3, r2
90002bd6:	005b      	lsls	r3, r3, #1
90002bd8:	4413      	add	r3, r2
90002bda:	009b      	lsls	r3, r3, #2
90002bdc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
90002bde:	e002      	b.n	90002be6 <ADC_Enable+0x82>
      {
        wait_loop_index--;
90002be0:	68bb      	ldr	r3, [r7, #8]
90002be2:	3b01      	subs	r3, #1
90002be4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
90002be6:	68bb      	ldr	r3, [r7, #8]
90002be8:	2b00      	cmp	r3, #0
90002bea:	d1f9      	bne.n	90002be0 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
90002bec:	f7fe fe14 	bl	90001818 <HAL_GetTick>
90002bf0:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
90002bf2:	e028      	b.n	90002c46 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
90002bf4:	687b      	ldr	r3, [r7, #4]
90002bf6:	681b      	ldr	r3, [r3, #0]
90002bf8:	4618      	mov	r0, r3
90002bfa:	f7ff f863 	bl	90001cc4 <LL_ADC_IsEnabled>
90002bfe:	4603      	mov	r3, r0
90002c00:	2b00      	cmp	r3, #0
90002c02:	d104      	bne.n	90002c0e <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
90002c04:	687b      	ldr	r3, [r7, #4]
90002c06:	681b      	ldr	r3, [r3, #0]
90002c08:	4618      	mov	r0, r3
90002c0a:	f7ff f833 	bl	90001c74 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
90002c0e:	f7fe fe03 	bl	90001818 <HAL_GetTick>
90002c12:	4602      	mov	r2, r0
90002c14:	68fb      	ldr	r3, [r7, #12]
90002c16:	1ad3      	subs	r3, r2, r3
90002c18:	2b02      	cmp	r3, #2
90002c1a:	d914      	bls.n	90002c46 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
90002c1c:	687b      	ldr	r3, [r7, #4]
90002c1e:	681b      	ldr	r3, [r3, #0]
90002c20:	681b      	ldr	r3, [r3, #0]
90002c22:	f003 0301 	and.w	r3, r3, #1
90002c26:	2b01      	cmp	r3, #1
90002c28:	d00d      	beq.n	90002c46 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
90002c2a:	687b      	ldr	r3, [r7, #4]
90002c2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
90002c2e:	f043 0210 	orr.w	r2, r3, #16
90002c32:	687b      	ldr	r3, [r7, #4]
90002c34:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
90002c36:	687b      	ldr	r3, [r7, #4]
90002c38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
90002c3a:	f043 0201 	orr.w	r2, r3, #1
90002c3e:	687b      	ldr	r3, [r7, #4]
90002c40:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
90002c42:	2301      	movs	r3, #1
90002c44:	e007      	b.n	90002c56 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
90002c46:	687b      	ldr	r3, [r7, #4]
90002c48:	681b      	ldr	r3, [r3, #0]
90002c4a:	681b      	ldr	r3, [r3, #0]
90002c4c:	f003 0301 	and.w	r3, r3, #1
90002c50:	2b01      	cmp	r3, #1
90002c52:	d1cf      	bne.n	90002bf4 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
90002c54:	2300      	movs	r3, #0
}
90002c56:	4618      	mov	r0, r3
90002c58:	3710      	adds	r7, #16
90002c5a:	46bd      	mov	sp, r7
90002c5c:	bd80      	pop	{r7, pc}
90002c5e:	bf00      	nop
90002c60:	8000003f 	.word	0x8000003f
90002c64:	40022300 	.word	0x40022300
90002c68:	24000064 	.word	0x24000064
90002c6c:	053e2d63 	.word	0x053e2d63

90002c70 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
90002c70:	b580      	push	{r7, lr}
90002c72:	b084      	sub	sp, #16
90002c74:	af00      	add	r7, sp, #0
90002c76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
90002c78:	687b      	ldr	r3, [r7, #4]
90002c7a:	681b      	ldr	r3, [r3, #0]
90002c7c:	4618      	mov	r0, r3
90002c7e:	f7ff f834 	bl	90001cea <LL_ADC_IsDisableOngoing>
90002c82:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
90002c84:	687b      	ldr	r3, [r7, #4]
90002c86:	681b      	ldr	r3, [r3, #0]
90002c88:	4618      	mov	r0, r3
90002c8a:	f7ff f81b 	bl	90001cc4 <LL_ADC_IsEnabled>
90002c8e:	4603      	mov	r3, r0
90002c90:	2b00      	cmp	r3, #0
90002c92:	d047      	beq.n	90002d24 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
90002c94:	68fb      	ldr	r3, [r7, #12]
90002c96:	2b00      	cmp	r3, #0
90002c98:	d144      	bne.n	90002d24 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
90002c9a:	687b      	ldr	r3, [r7, #4]
90002c9c:	681b      	ldr	r3, [r3, #0]
90002c9e:	689b      	ldr	r3, [r3, #8]
90002ca0:	f003 030d 	and.w	r3, r3, #13
90002ca4:	2b01      	cmp	r3, #1
90002ca6:	d10c      	bne.n	90002cc2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
90002ca8:	687b      	ldr	r3, [r7, #4]
90002caa:	681b      	ldr	r3, [r3, #0]
90002cac:	4618      	mov	r0, r3
90002cae:	f7fe fff5 	bl	90001c9c <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
90002cb2:	687b      	ldr	r3, [r7, #4]
90002cb4:	681b      	ldr	r3, [r3, #0]
90002cb6:	2203      	movs	r2, #3
90002cb8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
90002cba:	f7fe fdad 	bl	90001818 <HAL_GetTick>
90002cbe:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
90002cc0:	e029      	b.n	90002d16 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
90002cc2:	687b      	ldr	r3, [r7, #4]
90002cc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
90002cc6:	f043 0210 	orr.w	r2, r3, #16
90002cca:	687b      	ldr	r3, [r7, #4]
90002ccc:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
90002cce:	687b      	ldr	r3, [r7, #4]
90002cd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
90002cd2:	f043 0201 	orr.w	r2, r3, #1
90002cd6:	687b      	ldr	r3, [r7, #4]
90002cd8:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
90002cda:	2301      	movs	r3, #1
90002cdc:	e023      	b.n	90002d26 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
90002cde:	f7fe fd9b 	bl	90001818 <HAL_GetTick>
90002ce2:	4602      	mov	r2, r0
90002ce4:	68bb      	ldr	r3, [r7, #8]
90002ce6:	1ad3      	subs	r3, r2, r3
90002ce8:	2b02      	cmp	r3, #2
90002cea:	d914      	bls.n	90002d16 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
90002cec:	687b      	ldr	r3, [r7, #4]
90002cee:	681b      	ldr	r3, [r3, #0]
90002cf0:	689b      	ldr	r3, [r3, #8]
90002cf2:	f003 0301 	and.w	r3, r3, #1
90002cf6:	2b00      	cmp	r3, #0
90002cf8:	d00d      	beq.n	90002d16 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
90002cfa:	687b      	ldr	r3, [r7, #4]
90002cfc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
90002cfe:	f043 0210 	orr.w	r2, r3, #16
90002d02:	687b      	ldr	r3, [r7, #4]
90002d04:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
90002d06:	687b      	ldr	r3, [r7, #4]
90002d08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
90002d0a:	f043 0201 	orr.w	r2, r3, #1
90002d0e:	687b      	ldr	r3, [r7, #4]
90002d10:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
90002d12:	2301      	movs	r3, #1
90002d14:	e007      	b.n	90002d26 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
90002d16:	687b      	ldr	r3, [r7, #4]
90002d18:	681b      	ldr	r3, [r3, #0]
90002d1a:	689b      	ldr	r3, [r3, #8]
90002d1c:	f003 0301 	and.w	r3, r3, #1
90002d20:	2b00      	cmp	r3, #0
90002d22:	d1dc      	bne.n	90002cde <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
90002d24:	2300      	movs	r3, #0
}
90002d26:	4618      	mov	r0, r3
90002d28:	3710      	adds	r7, #16
90002d2a:	46bd      	mov	sp, r7
90002d2c:	bd80      	pop	{r7, pc}
	...

90002d30 <LL_ADC_StartCalibration>:
{
90002d30:	b480      	push	{r7}
90002d32:	b083      	sub	sp, #12
90002d34:	af00      	add	r7, sp, #0
90002d36:	6078      	str	r0, [r7, #4]
90002d38:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
90002d3a:	687b      	ldr	r3, [r7, #4]
90002d3c:	689a      	ldr	r2, [r3, #8]
90002d3e:	4b08      	ldr	r3, [pc, #32]	@ (90002d60 <LL_ADC_StartCalibration+0x30>)
90002d40:	4013      	ands	r3, r2
90002d42:	683a      	ldr	r2, [r7, #0]
90002d44:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
90002d48:	4313      	orrs	r3, r2
90002d4a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
90002d4e:	687b      	ldr	r3, [r7, #4]
90002d50:	609a      	str	r2, [r3, #8]
}
90002d52:	bf00      	nop
90002d54:	370c      	adds	r7, #12
90002d56:	46bd      	mov	sp, r7
90002d58:	f85d 7b04 	ldr.w	r7, [sp], #4
90002d5c:	4770      	bx	lr
90002d5e:	bf00      	nop
90002d60:	3fffffc0 	.word	0x3fffffc0

90002d64 <LL_ADC_IsCalibrationOnGoing>:
{
90002d64:	b480      	push	{r7}
90002d66:	b083      	sub	sp, #12
90002d68:	af00      	add	r7, sp, #0
90002d6a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
90002d6c:	687b      	ldr	r3, [r7, #4]
90002d6e:	689b      	ldr	r3, [r3, #8]
90002d70:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
90002d74:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
90002d78:	d101      	bne.n	90002d7e <LL_ADC_IsCalibrationOnGoing+0x1a>
90002d7a:	2301      	movs	r3, #1
90002d7c:	e000      	b.n	90002d80 <LL_ADC_IsCalibrationOnGoing+0x1c>
90002d7e:	2300      	movs	r3, #0
}
90002d80:	4618      	mov	r0, r3
90002d82:	370c      	adds	r7, #12
90002d84:	46bd      	mov	sp, r7
90002d86:	f85d 7b04 	ldr.w	r7, [sp], #4
90002d8a:	4770      	bx	lr

90002d8c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
90002d8c:	b580      	push	{r7, lr}
90002d8e:	b084      	sub	sp, #16
90002d90:	af00      	add	r7, sp, #0
90002d92:	6078      	str	r0, [r7, #4]
90002d94:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
90002d96:	2300      	movs	r3, #0
90002d98:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
90002d9a:	687b      	ldr	r3, [r7, #4]
90002d9c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
90002da0:	2b01      	cmp	r3, #1
90002da2:	d101      	bne.n	90002da8 <HAL_ADCEx_Calibration_Start+0x1c>
90002da4:	2302      	movs	r3, #2
90002da6:	e04b      	b.n	90002e40 <HAL_ADCEx_Calibration_Start+0xb4>
90002da8:	687b      	ldr	r3, [r7, #4]
90002daa:	2201      	movs	r2, #1
90002dac:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
90002db0:	6878      	ldr	r0, [r7, #4]
90002db2:	f7ff ff5d 	bl	90002c70 <ADC_Disable>
90002db6:	4603      	mov	r3, r0
90002db8:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
90002dba:	7bfb      	ldrb	r3, [r7, #15]
90002dbc:	2b00      	cmp	r3, #0
90002dbe:	d134      	bne.n	90002e2a <HAL_ADCEx_Calibration_Start+0x9e>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
90002dc0:	687b      	ldr	r3, [r7, #4]
90002dc2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
90002dc4:	4b20      	ldr	r3, [pc, #128]	@ (90002e48 <HAL_ADCEx_Calibration_Start+0xbc>)
90002dc6:	4013      	ands	r3, r2
90002dc8:	f043 0202 	orr.w	r2, r3, #2
90002dcc:	687b      	ldr	r3, [r7, #4]
90002dce:	659a      	str	r2, [r3, #88]	@ 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
90002dd0:	687b      	ldr	r3, [r7, #4]
90002dd2:	681b      	ldr	r3, [r3, #0]
90002dd4:	6839      	ldr	r1, [r7, #0]
90002dd6:	4618      	mov	r0, r3
90002dd8:	f7ff ffaa 	bl	90002d30 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
90002ddc:	e014      	b.n	90002e08 <HAL_ADCEx_Calibration_Start+0x7c>
    {
      wait_loop_index++;
90002dde:	68bb      	ldr	r3, [r7, #8]
90002de0:	3301      	adds	r3, #1
90002de2:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
90002de4:	68bb      	ldr	r3, [r7, #8]
90002de6:	4a19      	ldr	r2, [pc, #100]	@ (90002e4c <HAL_ADCEx_Calibration_Start+0xc0>)
90002de8:	4293      	cmp	r3, r2
90002dea:	d30d      	bcc.n	90002e08 <HAL_ADCEx_Calibration_Start+0x7c>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
90002dec:	687b      	ldr	r3, [r7, #4]
90002dee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
90002df0:	f023 0312 	bic.w	r3, r3, #18
90002df4:	f043 0210 	orr.w	r2, r3, #16
90002df8:	687b      	ldr	r3, [r7, #4]
90002dfa:	659a      	str	r2, [r3, #88]	@ 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
90002dfc:	687b      	ldr	r3, [r7, #4]
90002dfe:	2200      	movs	r2, #0
90002e00:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
90002e04:	2301      	movs	r3, #1
90002e06:	e01b      	b.n	90002e40 <HAL_ADCEx_Calibration_Start+0xb4>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
90002e08:	687b      	ldr	r3, [r7, #4]
90002e0a:	681b      	ldr	r3, [r3, #0]
90002e0c:	4618      	mov	r0, r3
90002e0e:	f7ff ffa9 	bl	90002d64 <LL_ADC_IsCalibrationOnGoing>
90002e12:	4603      	mov	r3, r0
90002e14:	2b00      	cmp	r3, #0
90002e16:	d1e2      	bne.n	90002dde <HAL_ADCEx_Calibration_Start+0x52>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
90002e18:	687b      	ldr	r3, [r7, #4]
90002e1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
90002e1c:	f023 0303 	bic.w	r3, r3, #3
90002e20:	f043 0201 	orr.w	r2, r3, #1
90002e24:	687b      	ldr	r3, [r7, #4]
90002e26:	659a      	str	r2, [r3, #88]	@ 0x58
90002e28:	e005      	b.n	90002e36 <HAL_ADCEx_Calibration_Start+0xaa>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
90002e2a:	687b      	ldr	r3, [r7, #4]
90002e2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
90002e2e:	f043 0210 	orr.w	r2, r3, #16
90002e32:	687b      	ldr	r3, [r7, #4]
90002e34:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
90002e36:	687b      	ldr	r3, [r7, #4]
90002e38:	2200      	movs	r2, #0
90002e3a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
90002e3e:	7bfb      	ldrb	r3, [r7, #15]
}
90002e40:	4618      	mov	r0, r3
90002e42:	3710      	adds	r7, #16
90002e44:	46bd      	mov	sp, r7
90002e46:	bd80      	pop	{r7, pc}
90002e48:	ffffeefd 	.word	0xffffeefd
90002e4c:	25c3f800 	.word	0x25c3f800

90002e50 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
90002e50:	b480      	push	{r7}
90002e52:	b085      	sub	sp, #20
90002e54:	af00      	add	r7, sp, #0
90002e56:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
90002e58:	687b      	ldr	r3, [r7, #4]
90002e5a:	f003 0307 	and.w	r3, r3, #7
90002e5e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
90002e60:	4b0b      	ldr	r3, [pc, #44]	@ (90002e90 <__NVIC_SetPriorityGrouping+0x40>)
90002e62:	68db      	ldr	r3, [r3, #12]
90002e64:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
90002e66:	68ba      	ldr	r2, [r7, #8]
90002e68:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
90002e6c:	4013      	ands	r3, r2
90002e6e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
90002e70:	68fb      	ldr	r3, [r7, #12]
90002e72:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
90002e74:	68bb      	ldr	r3, [r7, #8]
90002e76:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
90002e78:	4b06      	ldr	r3, [pc, #24]	@ (90002e94 <__NVIC_SetPriorityGrouping+0x44>)
90002e7a:	4313      	orrs	r3, r2
90002e7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
90002e7e:	4a04      	ldr	r2, [pc, #16]	@ (90002e90 <__NVIC_SetPriorityGrouping+0x40>)
90002e80:	68bb      	ldr	r3, [r7, #8]
90002e82:	60d3      	str	r3, [r2, #12]
}
90002e84:	bf00      	nop
90002e86:	3714      	adds	r7, #20
90002e88:	46bd      	mov	sp, r7
90002e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
90002e8e:	4770      	bx	lr
90002e90:	e000ed00 	.word	0xe000ed00
90002e94:	05fa0000 	.word	0x05fa0000

90002e98 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
90002e98:	b480      	push	{r7}
90002e9a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
90002e9c:	4b04      	ldr	r3, [pc, #16]	@ (90002eb0 <__NVIC_GetPriorityGrouping+0x18>)
90002e9e:	68db      	ldr	r3, [r3, #12]
90002ea0:	0a1b      	lsrs	r3, r3, #8
90002ea2:	f003 0307 	and.w	r3, r3, #7
}
90002ea6:	4618      	mov	r0, r3
90002ea8:	46bd      	mov	sp, r7
90002eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
90002eae:	4770      	bx	lr
90002eb0:	e000ed00 	.word	0xe000ed00

90002eb4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
90002eb4:	b480      	push	{r7}
90002eb6:	b083      	sub	sp, #12
90002eb8:	af00      	add	r7, sp, #0
90002eba:	4603      	mov	r3, r0
90002ebc:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
90002ebe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
90002ec2:	2b00      	cmp	r3, #0
90002ec4:	db0b      	blt.n	90002ede <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
90002ec6:	88fb      	ldrh	r3, [r7, #6]
90002ec8:	f003 021f 	and.w	r2, r3, #31
90002ecc:	4907      	ldr	r1, [pc, #28]	@ (90002eec <__NVIC_EnableIRQ+0x38>)
90002ece:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
90002ed2:	095b      	lsrs	r3, r3, #5
90002ed4:	2001      	movs	r0, #1
90002ed6:	fa00 f202 	lsl.w	r2, r0, r2
90002eda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
90002ede:	bf00      	nop
90002ee0:	370c      	adds	r7, #12
90002ee2:	46bd      	mov	sp, r7
90002ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
90002ee8:	4770      	bx	lr
90002eea:	bf00      	nop
90002eec:	e000e100 	.word	0xe000e100

90002ef0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
90002ef0:	b480      	push	{r7}
90002ef2:	b083      	sub	sp, #12
90002ef4:	af00      	add	r7, sp, #0
90002ef6:	4603      	mov	r3, r0
90002ef8:	6039      	str	r1, [r7, #0]
90002efa:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
90002efc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
90002f00:	2b00      	cmp	r3, #0
90002f02:	db0a      	blt.n	90002f1a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
90002f04:	683b      	ldr	r3, [r7, #0]
90002f06:	b2da      	uxtb	r2, r3
90002f08:	490c      	ldr	r1, [pc, #48]	@ (90002f3c <__NVIC_SetPriority+0x4c>)
90002f0a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
90002f0e:	0112      	lsls	r2, r2, #4
90002f10:	b2d2      	uxtb	r2, r2
90002f12:	440b      	add	r3, r1
90002f14:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
90002f18:	e00a      	b.n	90002f30 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
90002f1a:	683b      	ldr	r3, [r7, #0]
90002f1c:	b2da      	uxtb	r2, r3
90002f1e:	4908      	ldr	r1, [pc, #32]	@ (90002f40 <__NVIC_SetPriority+0x50>)
90002f20:	88fb      	ldrh	r3, [r7, #6]
90002f22:	f003 030f 	and.w	r3, r3, #15
90002f26:	3b04      	subs	r3, #4
90002f28:	0112      	lsls	r2, r2, #4
90002f2a:	b2d2      	uxtb	r2, r2
90002f2c:	440b      	add	r3, r1
90002f2e:	761a      	strb	r2, [r3, #24]
}
90002f30:	bf00      	nop
90002f32:	370c      	adds	r7, #12
90002f34:	46bd      	mov	sp, r7
90002f36:	f85d 7b04 	ldr.w	r7, [sp], #4
90002f3a:	4770      	bx	lr
90002f3c:	e000e100 	.word	0xe000e100
90002f40:	e000ed00 	.word	0xe000ed00

90002f44 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
90002f44:	b480      	push	{r7}
90002f46:	b089      	sub	sp, #36	@ 0x24
90002f48:	af00      	add	r7, sp, #0
90002f4a:	60f8      	str	r0, [r7, #12]
90002f4c:	60b9      	str	r1, [r7, #8]
90002f4e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
90002f50:	68fb      	ldr	r3, [r7, #12]
90002f52:	f003 0307 	and.w	r3, r3, #7
90002f56:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
90002f58:	69fb      	ldr	r3, [r7, #28]
90002f5a:	f1c3 0307 	rsb	r3, r3, #7
90002f5e:	2b04      	cmp	r3, #4
90002f60:	bf28      	it	cs
90002f62:	2304      	movcs	r3, #4
90002f64:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
90002f66:	69fb      	ldr	r3, [r7, #28]
90002f68:	3304      	adds	r3, #4
90002f6a:	2b06      	cmp	r3, #6
90002f6c:	d902      	bls.n	90002f74 <NVIC_EncodePriority+0x30>
90002f6e:	69fb      	ldr	r3, [r7, #28]
90002f70:	3b03      	subs	r3, #3
90002f72:	e000      	b.n	90002f76 <NVIC_EncodePriority+0x32>
90002f74:	2300      	movs	r3, #0
90002f76:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
90002f78:	f04f 32ff 	mov.w	r2, #4294967295
90002f7c:	69bb      	ldr	r3, [r7, #24]
90002f7e:	fa02 f303 	lsl.w	r3, r2, r3
90002f82:	43da      	mvns	r2, r3
90002f84:	68bb      	ldr	r3, [r7, #8]
90002f86:	401a      	ands	r2, r3
90002f88:	697b      	ldr	r3, [r7, #20]
90002f8a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
90002f8c:	f04f 31ff 	mov.w	r1, #4294967295
90002f90:	697b      	ldr	r3, [r7, #20]
90002f92:	fa01 f303 	lsl.w	r3, r1, r3
90002f96:	43d9      	mvns	r1, r3
90002f98:	687b      	ldr	r3, [r7, #4]
90002f9a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
90002f9c:	4313      	orrs	r3, r2
         );
}
90002f9e:	4618      	mov	r0, r3
90002fa0:	3724      	adds	r7, #36	@ 0x24
90002fa2:	46bd      	mov	sp, r7
90002fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
90002fa8:	4770      	bx	lr
	...

90002fac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
90002fac:	b580      	push	{r7, lr}
90002fae:	b082      	sub	sp, #8
90002fb0:	af00      	add	r7, sp, #0
90002fb2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
90002fb4:	687b      	ldr	r3, [r7, #4]
90002fb6:	3b01      	subs	r3, #1
90002fb8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
90002fbc:	d301      	bcc.n	90002fc2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
90002fbe:	2301      	movs	r3, #1
90002fc0:	e00f      	b.n	90002fe2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
90002fc2:	4a0a      	ldr	r2, [pc, #40]	@ (90002fec <SysTick_Config+0x40>)
90002fc4:	687b      	ldr	r3, [r7, #4]
90002fc6:	3b01      	subs	r3, #1
90002fc8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
90002fca:	210f      	movs	r1, #15
90002fcc:	f04f 30ff 	mov.w	r0, #4294967295
90002fd0:	f7ff ff8e 	bl	90002ef0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
90002fd4:	4b05      	ldr	r3, [pc, #20]	@ (90002fec <SysTick_Config+0x40>)
90002fd6:	2200      	movs	r2, #0
90002fd8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
90002fda:	4b04      	ldr	r3, [pc, #16]	@ (90002fec <SysTick_Config+0x40>)
90002fdc:	2207      	movs	r2, #7
90002fde:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
90002fe0:	2300      	movs	r3, #0
}
90002fe2:	4618      	mov	r0, r3
90002fe4:	3708      	adds	r7, #8
90002fe6:	46bd      	mov	sp, r7
90002fe8:	bd80      	pop	{r7, pc}
90002fea:	bf00      	nop
90002fec:	e000e010 	.word	0xe000e010

90002ff0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
90002ff0:	b580      	push	{r7, lr}
90002ff2:	b082      	sub	sp, #8
90002ff4:	af00      	add	r7, sp, #0
90002ff6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
90002ff8:	6878      	ldr	r0, [r7, #4]
90002ffa:	f7ff ff29 	bl	90002e50 <__NVIC_SetPriorityGrouping>
}
90002ffe:	bf00      	nop
90003000:	3708      	adds	r7, #8
90003002:	46bd      	mov	sp, r7
90003004:	bd80      	pop	{r7, pc}

90003006 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
90003006:	b580      	push	{r7, lr}
90003008:	b086      	sub	sp, #24
9000300a:	af00      	add	r7, sp, #0
9000300c:	4603      	mov	r3, r0
9000300e:	60b9      	str	r1, [r7, #8]
90003010:	607a      	str	r2, [r7, #4]
90003012:	81fb      	strh	r3, [r7, #14]
  uint32_t prioritygroup;

  /* Check the parameters */
  assert_param(IS_NVIC_PRIO_INTERRUPT(IRQn));
  prioritygroup = NVIC_GetPriorityGrouping();
90003014:	f7ff ff40 	bl	90002e98 <__NVIC_GetPriorityGrouping>
90003018:	6178      	str	r0, [r7, #20]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority, prioritygroup));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority, prioritygroup));

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
9000301a:	687a      	ldr	r2, [r7, #4]
9000301c:	68b9      	ldr	r1, [r7, #8]
9000301e:	6978      	ldr	r0, [r7, #20]
90003020:	f7ff ff90 	bl	90002f44 <NVIC_EncodePriority>
90003024:	4602      	mov	r2, r0
90003026:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
9000302a:	4611      	mov	r1, r2
9000302c:	4618      	mov	r0, r3
9000302e:	f7ff ff5f 	bl	90002ef0 <__NVIC_SetPriority>
}
90003032:	bf00      	nop
90003034:	3718      	adds	r7, #24
90003036:	46bd      	mov	sp, r7
90003038:	bd80      	pop	{r7, pc}

9000303a <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *         to the appropriate CMSIS device file (stm32h7rsxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
9000303a:	b580      	push	{r7, lr}
9000303c:	b082      	sub	sp, #8
9000303e:	af00      	add	r7, sp, #0
90003040:	4603      	mov	r3, r0
90003042:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
90003044:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
90003048:	4618      	mov	r0, r3
9000304a:	f7ff ff33 	bl	90002eb4 <__NVIC_EnableIRQ>
}
9000304e:	bf00      	nop
90003050:	3708      	adds	r7, #8
90003052:	46bd      	mov	sp, r7
90003054:	bd80      	pop	{r7, pc}

90003056 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
90003056:	b580      	push	{r7, lr}
90003058:	b082      	sub	sp, #8
9000305a:	af00      	add	r7, sp, #0
9000305c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
9000305e:	6878      	ldr	r0, [r7, #4]
90003060:	f7ff ffa4 	bl	90002fac <SysTick_Config>
90003064:	4603      	mov	r3, r0
}
90003066:	4618      	mov	r0, r3
90003068:	3708      	adds	r7, #8
9000306a:	46bd      	mov	sp, r7
9000306c:	bd80      	pop	{r7, pc}
	...

90003070 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
90003070:	b480      	push	{r7}
90003072:	b087      	sub	sp, #28
90003074:	af00      	add	r7, sp, #0
90003076:	6078      	str	r0, [r7, #4]
90003078:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
9000307a:	2300      	movs	r3, #0
9000307c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
9000307e:	e143      	b.n	90003308 <HAL_GPIO_Init+0x298>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
90003080:	683b      	ldr	r3, [r7, #0]
90003082:	681a      	ldr	r2, [r3, #0]
90003084:	2101      	movs	r1, #1
90003086:	697b      	ldr	r3, [r7, #20]
90003088:	fa01 f303 	lsl.w	r3, r1, r3
9000308c:	4013      	ands	r3, r2
9000308e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00U)
90003090:	68fb      	ldr	r3, [r7, #12]
90003092:	2b00      	cmp	r3, #0
90003094:	f000 8135 	beq.w	90003302 <HAL_GPIO_Init+0x292>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
90003098:	683b      	ldr	r3, [r7, #0]
9000309a:	685b      	ldr	r3, [r3, #4]
9000309c:	f003 0303 	and.w	r3, r3, #3
900030a0:	2b01      	cmp	r3, #1
900030a2:	d005      	beq.n	900030b0 <HAL_GPIO_Init+0x40>
900030a4:	683b      	ldr	r3, [r7, #0]
900030a6:	685b      	ldr	r3, [r3, #4]
900030a8:	f003 0303 	and.w	r3, r3, #3
900030ac:	2b02      	cmp	r3, #2
900030ae:	d130      	bne.n	90003112 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
900030b0:	687b      	ldr	r3, [r7, #4]
900030b2:	689b      	ldr	r3, [r3, #8]
900030b4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
900030b6:	697b      	ldr	r3, [r7, #20]
900030b8:	005b      	lsls	r3, r3, #1
900030ba:	2203      	movs	r2, #3
900030bc:	fa02 f303 	lsl.w	r3, r2, r3
900030c0:	43db      	mvns	r3, r3
900030c2:	693a      	ldr	r2, [r7, #16]
900030c4:	4013      	ands	r3, r2
900030c6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
900030c8:	683b      	ldr	r3, [r7, #0]
900030ca:	68da      	ldr	r2, [r3, #12]
900030cc:	697b      	ldr	r3, [r7, #20]
900030ce:	005b      	lsls	r3, r3, #1
900030d0:	fa02 f303 	lsl.w	r3, r2, r3
900030d4:	693a      	ldr	r2, [r7, #16]
900030d6:	4313      	orrs	r3, r2
900030d8:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
900030da:	687b      	ldr	r3, [r7, #4]
900030dc:	693a      	ldr	r2, [r7, #16]
900030de:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
900030e0:	687b      	ldr	r3, [r7, #4]
900030e2:	685b      	ldr	r3, [r3, #4]
900030e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
900030e6:	2201      	movs	r2, #1
900030e8:	697b      	ldr	r3, [r7, #20]
900030ea:	fa02 f303 	lsl.w	r3, r2, r3
900030ee:	43db      	mvns	r3, r3
900030f0:	693a      	ldr	r2, [r7, #16]
900030f2:	4013      	ands	r3, r2
900030f4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
900030f6:	683b      	ldr	r3, [r7, #0]
900030f8:	685b      	ldr	r3, [r3, #4]
900030fa:	091b      	lsrs	r3, r3, #4
900030fc:	f003 0201 	and.w	r2, r3, #1
90003100:	697b      	ldr	r3, [r7, #20]
90003102:	fa02 f303 	lsl.w	r3, r2, r3
90003106:	693a      	ldr	r2, [r7, #16]
90003108:	4313      	orrs	r3, r2
9000310a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
9000310c:	687b      	ldr	r3, [r7, #4]
9000310e:	693a      	ldr	r2, [r7, #16]
90003110:	605a      	str	r2, [r3, #4]
      }

      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
90003112:	683b      	ldr	r3, [r7, #0]
90003114:	685b      	ldr	r3, [r3, #4]
90003116:	f003 0303 	and.w	r3, r3, #3
9000311a:	2b03      	cmp	r3, #3
9000311c:	d109      	bne.n	90003132 <HAL_GPIO_Init+0xc2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
9000311e:	683b      	ldr	r3, [r7, #0]
90003120:	685b      	ldr	r3, [r3, #4]
90003122:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
90003126:	2b03      	cmp	r3, #3
90003128:	d11b      	bne.n	90003162 <HAL_GPIO_Init+0xf2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
9000312a:	683b      	ldr	r3, [r7, #0]
9000312c:	689b      	ldr	r3, [r3, #8]
9000312e:	2b01      	cmp	r3, #1
90003130:	d017      	beq.n	90003162 <HAL_GPIO_Init+0xf2>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
90003132:	687b      	ldr	r3, [r7, #4]
90003134:	68db      	ldr	r3, [r3, #12]
90003136:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
90003138:	697b      	ldr	r3, [r7, #20]
9000313a:	005b      	lsls	r3, r3, #1
9000313c:	2203      	movs	r2, #3
9000313e:	fa02 f303 	lsl.w	r3, r2, r3
90003142:	43db      	mvns	r3, r3
90003144:	693a      	ldr	r2, [r7, #16]
90003146:	4013      	ands	r3, r2
90003148:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
9000314a:	683b      	ldr	r3, [r7, #0]
9000314c:	689a      	ldr	r2, [r3, #8]
9000314e:	697b      	ldr	r3, [r7, #20]
90003150:	005b      	lsls	r3, r3, #1
90003152:	fa02 f303 	lsl.w	r3, r2, r3
90003156:	693a      	ldr	r2, [r7, #16]
90003158:	4313      	orrs	r3, r2
9000315a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
9000315c:	687b      	ldr	r3, [r7, #4]
9000315e:	693a      	ldr	r2, [r7, #16]
90003160:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
90003162:	683b      	ldr	r3, [r7, #0]
90003164:	685b      	ldr	r3, [r3, #4]
90003166:	f003 0303 	and.w	r3, r3, #3
9000316a:	2b02      	cmp	r3, #2
9000316c:	d123      	bne.n	900031b6 <HAL_GPIO_Init+0x146>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
9000316e:	697b      	ldr	r3, [r7, #20]
90003170:	08da      	lsrs	r2, r3, #3
90003172:	687b      	ldr	r3, [r7, #4]
90003174:	3208      	adds	r2, #8
90003176:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
9000317a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFuL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
9000317c:	697b      	ldr	r3, [r7, #20]
9000317e:	f003 0307 	and.w	r3, r3, #7
90003182:	009b      	lsls	r3, r3, #2
90003184:	220f      	movs	r2, #15
90003186:	fa02 f303 	lsl.w	r3, r2, r3
9000318a:	43db      	mvns	r3, r3
9000318c:	693a      	ldr	r2, [r7, #16]
9000318e:	4013      	ands	r3, r2
90003190:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
90003192:	683b      	ldr	r3, [r7, #0]
90003194:	691a      	ldr	r2, [r3, #16]
90003196:	697b      	ldr	r3, [r7, #20]
90003198:	f003 0307 	and.w	r3, r3, #7
9000319c:	009b      	lsls	r3, r3, #2
9000319e:	fa02 f303 	lsl.w	r3, r2, r3
900031a2:	693a      	ldr	r2, [r7, #16]
900031a4:	4313      	orrs	r3, r2
900031a6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
900031a8:	697b      	ldr	r3, [r7, #20]
900031aa:	08da      	lsrs	r2, r3, #3
900031ac:	687b      	ldr	r3, [r7, #4]
900031ae:	3208      	adds	r2, #8
900031b0:	6939      	ldr	r1, [r7, #16]
900031b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
900031b6:	687b      	ldr	r3, [r7, #4]
900031b8:	681b      	ldr	r3, [r3, #0]
900031ba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
900031bc:	697b      	ldr	r3, [r7, #20]
900031be:	005b      	lsls	r3, r3, #1
900031c0:	2203      	movs	r2, #3
900031c2:	fa02 f303 	lsl.w	r3, r2, r3
900031c6:	43db      	mvns	r3, r3
900031c8:	693a      	ldr	r2, [r7, #16]
900031ca:	4013      	ands	r3, r2
900031cc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
900031ce:	683b      	ldr	r3, [r7, #0]
900031d0:	685b      	ldr	r3, [r3, #4]
900031d2:	f003 0203 	and.w	r2, r3, #3
900031d6:	697b      	ldr	r3, [r7, #20]
900031d8:	005b      	lsls	r3, r3, #1
900031da:	fa02 f303 	lsl.w	r3, r2, r3
900031de:	693a      	ldr	r2, [r7, #16]
900031e0:	4313      	orrs	r3, r2
900031e2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
900031e4:	687b      	ldr	r3, [r7, #4]
900031e6:	693a      	ldr	r2, [r7, #16]
900031e8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
900031ea:	683b      	ldr	r3, [r7, #0]
900031ec:	685b      	ldr	r3, [r3, #4]
900031ee:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
900031f2:	2b00      	cmp	r3, #0
900031f4:	f000 8085 	beq.w	90003302 <HAL_GPIO_Init+0x292>
      {
        temp = SBS->EXTICR[position >> 2U];
900031f8:	4a4b      	ldr	r2, [pc, #300]	@ (90003328 <HAL_GPIO_Init+0x2b8>)
900031fa:	697b      	ldr	r3, [r7, #20]
900031fc:	089b      	lsrs	r3, r3, #2
900031fe:	334c      	adds	r3, #76	@ 0x4c
90003200:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
90003204:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << ((position & 0x03U) * SBS_EXTICR1_PC_EXTI1_Pos));
90003206:	697b      	ldr	r3, [r7, #20]
90003208:	f003 0303 	and.w	r3, r3, #3
9000320c:	009b      	lsls	r3, r3, #2
9000320e:	220f      	movs	r2, #15
90003210:	fa02 f303 	lsl.w	r3, r2, r3
90003214:	43db      	mvns	r3, r3
90003216:	693a      	ldr	r2, [r7, #16]
90003218:	4013      	ands	r3, r2
9000321a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * SBS_EXTICR1_PC_EXTI1_Pos));
9000321c:	687b      	ldr	r3, [r7, #4]
9000321e:	0a9a      	lsrs	r2, r3, #10
90003220:	4b42      	ldr	r3, [pc, #264]	@ (9000332c <HAL_GPIO_Init+0x2bc>)
90003222:	4013      	ands	r3, r2
90003224:	697a      	ldr	r2, [r7, #20]
90003226:	f002 0203 	and.w	r2, r2, #3
9000322a:	0092      	lsls	r2, r2, #2
9000322c:	4093      	lsls	r3, r2
9000322e:	693a      	ldr	r2, [r7, #16]
90003230:	4313      	orrs	r3, r2
90003232:	613b      	str	r3, [r7, #16]
        SBS->EXTICR[position >> 2U] = temp;
90003234:	493c      	ldr	r1, [pc, #240]	@ (90003328 <HAL_GPIO_Init+0x2b8>)
90003236:	697b      	ldr	r3, [r7, #20]
90003238:	089b      	lsrs	r3, r3, #2
9000323a:	334c      	adds	r3, #76	@ 0x4c
9000323c:	693a      	ldr	r2, [r7, #16]
9000323e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
90003242:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
90003246:	681b      	ldr	r3, [r3, #0]
90003248:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
9000324a:	68fb      	ldr	r3, [r7, #12]
9000324c:	43db      	mvns	r3, r3
9000324e:	693a      	ldr	r2, [r7, #16]
90003250:	4013      	ands	r3, r2
90003252:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
90003254:	683b      	ldr	r3, [r7, #0]
90003256:	685b      	ldr	r3, [r3, #4]
90003258:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
9000325c:	2b00      	cmp	r3, #0
9000325e:	d003      	beq.n	90003268 <HAL_GPIO_Init+0x1f8>
        {
          temp |= iocurrent;
90003260:	693a      	ldr	r2, [r7, #16]
90003262:	68fb      	ldr	r3, [r7, #12]
90003264:	4313      	orrs	r3, r2
90003266:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
90003268:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
9000326c:	693b      	ldr	r3, [r7, #16]
9000326e:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
90003270:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
90003274:	685b      	ldr	r3, [r3, #4]
90003276:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
90003278:	68fb      	ldr	r3, [r7, #12]
9000327a:	43db      	mvns	r3, r3
9000327c:	693a      	ldr	r2, [r7, #16]
9000327e:	4013      	ands	r3, r2
90003280:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
90003282:	683b      	ldr	r3, [r7, #0]
90003284:	685b      	ldr	r3, [r3, #4]
90003286:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
9000328a:	2b00      	cmp	r3, #0
9000328c:	d003      	beq.n	90003296 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
9000328e:	693a      	ldr	r2, [r7, #16]
90003290:	68fb      	ldr	r3, [r7, #12]
90003292:	4313      	orrs	r3, r2
90003294:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
90003296:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
9000329a:	693b      	ldr	r3, [r7, #16]
9000329c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
9000329e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
900032a2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
900032a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
900032a8:	68fb      	ldr	r3, [r7, #12]
900032aa:	43db      	mvns	r3, r3
900032ac:	693a      	ldr	r2, [r7, #16]
900032ae:	4013      	ands	r3, r2
900032b0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
900032b2:	683b      	ldr	r3, [r7, #0]
900032b4:	685b      	ldr	r3, [r3, #4]
900032b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
900032ba:	2b00      	cmp	r3, #0
900032bc:	d003      	beq.n	900032c6 <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
900032be:	693a      	ldr	r2, [r7, #16]
900032c0:	68fb      	ldr	r3, [r7, #12]
900032c2:	4313      	orrs	r3, r2
900032c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
900032c6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
900032ca:	693b      	ldr	r3, [r7, #16]
900032cc:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        temp = EXTI->IMR1;
900032d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
900032d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
900032d8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
900032da:	68fb      	ldr	r3, [r7, #12]
900032dc:	43db      	mvns	r3, r3
900032de:	693a      	ldr	r2, [r7, #16]
900032e0:	4013      	ands	r3, r2
900032e2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
900032e4:	683b      	ldr	r3, [r7, #0]
900032e6:	685b      	ldr	r3, [r3, #4]
900032e8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
900032ec:	2b00      	cmp	r3, #0
900032ee:	d003      	beq.n	900032f8 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
900032f0:	693a      	ldr	r2, [r7, #16]
900032f2:	68fb      	ldr	r3, [r7, #12]
900032f4:	4313      	orrs	r3, r2
900032f6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
900032f8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
900032fc:	693b      	ldr	r3, [r7, #16]
900032fe:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
90003302:	697b      	ldr	r3, [r7, #20]
90003304:	3301      	adds	r3, #1
90003306:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
90003308:	683b      	ldr	r3, [r7, #0]
9000330a:	681a      	ldr	r2, [r3, #0]
9000330c:	697b      	ldr	r3, [r7, #20]
9000330e:	fa22 f303 	lsr.w	r3, r2, r3
90003312:	2b00      	cmp	r3, #0
90003314:	f47f aeb4 	bne.w	90003080 <HAL_GPIO_Init+0x10>
  }
}
90003318:	bf00      	nop
9000331a:	bf00      	nop
9000331c:	371c      	adds	r7, #28
9000331e:	46bd      	mov	sp, r7
90003320:	f85d 7b04 	ldr.w	r7, [sp], #4
90003324:	4770      	bx	lr
90003326:	bf00      	nop
90003328:	58000400 	.word	0x58000400
9000332c:	0029ff7f 	.word	0x0029ff7f

90003330 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(const GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
90003330:	b480      	push	{r7}
90003332:	b085      	sub	sp, #20
90003334:	af00      	add	r7, sp, #0
90003336:	6078      	str	r0, [r7, #4]
90003338:	460b      	mov	r3, r1
9000333a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
9000333c:	687b      	ldr	r3, [r7, #4]
9000333e:	691a      	ldr	r2, [r3, #16]
90003340:	887b      	ldrh	r3, [r7, #2]
90003342:	4013      	ands	r3, r2
90003344:	2b00      	cmp	r3, #0
90003346:	d002      	beq.n	9000334e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
90003348:	2301      	movs	r3, #1
9000334a:	73fb      	strb	r3, [r7, #15]
9000334c:	e001      	b.n	90003352 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
9000334e:	2300      	movs	r3, #0
90003350:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
90003352:	7bfb      	ldrb	r3, [r7, #15]
}
90003354:	4618      	mov	r0, r3
90003356:	3714      	adds	r7, #20
90003358:	46bd      	mov	sp, r7
9000335a:	f85d 7b04 	ldr.w	r7, [sp], #4
9000335e:	4770      	bx	lr

90003360 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
90003360:	b480      	push	{r7}
90003362:	b083      	sub	sp, #12
90003364:	af00      	add	r7, sp, #0
90003366:	6078      	str	r0, [r7, #4]
90003368:	460b      	mov	r3, r1
9000336a:	807b      	strh	r3, [r7, #2]
9000336c:	4613      	mov	r3, r2
9000336e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
90003370:	787b      	ldrb	r3, [r7, #1]
90003372:	2b00      	cmp	r3, #0
90003374:	d003      	beq.n	9000337e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
90003376:	887a      	ldrh	r2, [r7, #2]
90003378:	687b      	ldr	r3, [r7, #4]
9000337a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
9000337c:	e002      	b.n	90003384 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
9000337e:	887a      	ldrh	r2, [r7, #2]
90003380:	687b      	ldr	r3, [r7, #4]
90003382:	629a      	str	r2, [r3, #40]	@ 0x28
}
90003384:	bf00      	nop
90003386:	370c      	adds	r7, #12
90003388:	46bd      	mov	sp, r7
9000338a:	f85d 7b04 	ldr.w	r7, [sp], #4
9000338e:	4770      	bx	lr

90003390 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
90003390:	b480      	push	{r7}
90003392:	b085      	sub	sp, #20
90003394:	af00      	add	r7, sp, #0
90003396:	6078      	str	r0, [r7, #4]
90003398:	460b      	mov	r3, r1
9000339a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
9000339c:	687b      	ldr	r3, [r7, #4]
9000339e:	695b      	ldr	r3, [r3, #20]
900033a0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
900033a2:	887a      	ldrh	r2, [r7, #2]
900033a4:	68fb      	ldr	r3, [r7, #12]
900033a6:	4013      	ands	r3, r2
900033a8:	041a      	lsls	r2, r3, #16
900033aa:	68fb      	ldr	r3, [r7, #12]
900033ac:	43d9      	mvns	r1, r3
900033ae:	887b      	ldrh	r3, [r7, #2]
900033b0:	400b      	ands	r3, r1
900033b2:	431a      	orrs	r2, r3
900033b4:	687b      	ldr	r3, [r7, #4]
900033b6:	619a      	str	r2, [r3, #24]
}
900033b8:	bf00      	nop
900033ba:	3714      	adds	r7, #20
900033bc:	46bd      	mov	sp, r7
900033be:	f85d 7b04 	ldr.w	r7, [sp], #4
900033c2:	4770      	bx	lr

900033c4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
900033c4:	b580      	push	{r7, lr}
900033c6:	b086      	sub	sp, #24
900033c8:	af02      	add	r7, sp, #8
900033ca:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
900033cc:	687b      	ldr	r3, [r7, #4]
900033ce:	2b00      	cmp	r3, #0
900033d0:	d101      	bne.n	900033d6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
900033d2:	2301      	movs	r3, #1
900033d4:	e108      	b.n	900035e8 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
900033d6:	687b      	ldr	r3, [r7, #4]
900033d8:	681b      	ldr	r3, [r3, #0]
900033da:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
900033dc:	687b      	ldr	r3, [r7, #4]
900033de:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
900033e2:	b2db      	uxtb	r3, r3
900033e4:	2b00      	cmp	r3, #0
900033e6:	d106      	bne.n	900033f6 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
900033e8:	687b      	ldr	r3, [r7, #4]
900033ea:	2200      	movs	r2, #0
900033ec:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
900033f0:	6878      	ldr	r0, [r7, #4]
900033f2:	f7fd fd3d 	bl	90000e70 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
900033f6:	687b      	ldr	r3, [r7, #4]
900033f8:	2203      	movs	r2, #3
900033fa:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
900033fe:	68bb      	ldr	r3, [r7, #8]
90003400:	4a7b      	ldr	r2, [pc, #492]	@ (900035f0 <HAL_PCD_Init+0x22c>)
90003402:	4293      	cmp	r3, r2
90003404:	d102      	bne.n	9000340c <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
90003406:	687b      	ldr	r3, [r7, #4]
90003408:	2200      	movs	r2, #0
9000340a:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
9000340c:	687b      	ldr	r3, [r7, #4]
9000340e:	681b      	ldr	r3, [r3, #0]
90003410:	4618      	mov	r0, r3
90003412:	f002 ffe6 	bl	900063e2 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
90003416:	687b      	ldr	r3, [r7, #4]
90003418:	6818      	ldr	r0, [r3, #0]
9000341a:	687b      	ldr	r3, [r7, #4]
9000341c:	7c1a      	ldrb	r2, [r3, #16]
9000341e:	f88d 2000 	strb.w	r2, [sp]
90003422:	3304      	adds	r3, #4
90003424:	cb0e      	ldmia	r3, {r1, r2, r3}
90003426:	f002 fec3 	bl	900061b0 <USB_CoreInit>
9000342a:	4603      	mov	r3, r0
9000342c:	2b00      	cmp	r3, #0
9000342e:	d005      	beq.n	9000343c <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
90003430:	687b      	ldr	r3, [r7, #4]
90003432:	2202      	movs	r2, #2
90003434:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
90003438:	2301      	movs	r3, #1
9000343a:	e0d5      	b.n	900035e8 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
9000343c:	687b      	ldr	r3, [r7, #4]
9000343e:	681b      	ldr	r3, [r3, #0]
90003440:	2100      	movs	r1, #0
90003442:	4618      	mov	r0, r3
90003444:	f002 ffde 	bl	90006404 <USB_SetCurrentMode>
90003448:	4603      	mov	r3, r0
9000344a:	2b00      	cmp	r3, #0
9000344c:	d005      	beq.n	9000345a <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
9000344e:	687b      	ldr	r3, [r7, #4]
90003450:	2202      	movs	r2, #2
90003452:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
90003456:	2301      	movs	r3, #1
90003458:	e0c6      	b.n	900035e8 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
9000345a:	2300      	movs	r3, #0
9000345c:	73fb      	strb	r3, [r7, #15]
9000345e:	e04a      	b.n	900034f6 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
90003460:	7bfa      	ldrb	r2, [r7, #15]
90003462:	6879      	ldr	r1, [r7, #4]
90003464:	4613      	mov	r3, r2
90003466:	00db      	lsls	r3, r3, #3
90003468:	4413      	add	r3, r2
9000346a:	009b      	lsls	r3, r3, #2
9000346c:	440b      	add	r3, r1
9000346e:	3315      	adds	r3, #21
90003470:	2201      	movs	r2, #1
90003472:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
90003474:	7bfa      	ldrb	r2, [r7, #15]
90003476:	6879      	ldr	r1, [r7, #4]
90003478:	4613      	mov	r3, r2
9000347a:	00db      	lsls	r3, r3, #3
9000347c:	4413      	add	r3, r2
9000347e:	009b      	lsls	r3, r3, #2
90003480:	440b      	add	r3, r1
90003482:	3314      	adds	r3, #20
90003484:	7bfa      	ldrb	r2, [r7, #15]
90003486:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
90003488:	7bfa      	ldrb	r2, [r7, #15]
9000348a:	7bfb      	ldrb	r3, [r7, #15]
9000348c:	b298      	uxth	r0, r3
9000348e:	6879      	ldr	r1, [r7, #4]
90003490:	4613      	mov	r3, r2
90003492:	00db      	lsls	r3, r3, #3
90003494:	4413      	add	r3, r2
90003496:	009b      	lsls	r3, r3, #2
90003498:	440b      	add	r3, r1
9000349a:	332e      	adds	r3, #46	@ 0x2e
9000349c:	4602      	mov	r2, r0
9000349e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
900034a0:	7bfa      	ldrb	r2, [r7, #15]
900034a2:	6879      	ldr	r1, [r7, #4]
900034a4:	4613      	mov	r3, r2
900034a6:	00db      	lsls	r3, r3, #3
900034a8:	4413      	add	r3, r2
900034aa:	009b      	lsls	r3, r3, #2
900034ac:	440b      	add	r3, r1
900034ae:	3318      	adds	r3, #24
900034b0:	2200      	movs	r2, #0
900034b2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
900034b4:	7bfa      	ldrb	r2, [r7, #15]
900034b6:	6879      	ldr	r1, [r7, #4]
900034b8:	4613      	mov	r3, r2
900034ba:	00db      	lsls	r3, r3, #3
900034bc:	4413      	add	r3, r2
900034be:	009b      	lsls	r3, r3, #2
900034c0:	440b      	add	r3, r1
900034c2:	331c      	adds	r3, #28
900034c4:	2200      	movs	r2, #0
900034c6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
900034c8:	7bfa      	ldrb	r2, [r7, #15]
900034ca:	6879      	ldr	r1, [r7, #4]
900034cc:	4613      	mov	r3, r2
900034ce:	00db      	lsls	r3, r3, #3
900034d0:	4413      	add	r3, r2
900034d2:	009b      	lsls	r3, r3, #2
900034d4:	440b      	add	r3, r1
900034d6:	3320      	adds	r3, #32
900034d8:	2200      	movs	r2, #0
900034da:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
900034dc:	7bfa      	ldrb	r2, [r7, #15]
900034de:	6879      	ldr	r1, [r7, #4]
900034e0:	4613      	mov	r3, r2
900034e2:	00db      	lsls	r3, r3, #3
900034e4:	4413      	add	r3, r2
900034e6:	009b      	lsls	r3, r3, #2
900034e8:	440b      	add	r3, r1
900034ea:	3324      	adds	r3, #36	@ 0x24
900034ec:	2200      	movs	r2, #0
900034ee:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
900034f0:	7bfb      	ldrb	r3, [r7, #15]
900034f2:	3301      	adds	r3, #1
900034f4:	73fb      	strb	r3, [r7, #15]
900034f6:	687b      	ldr	r3, [r7, #4]
900034f8:	791b      	ldrb	r3, [r3, #4]
900034fa:	7bfa      	ldrb	r2, [r7, #15]
900034fc:	429a      	cmp	r2, r3
900034fe:	d3af      	bcc.n	90003460 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
90003500:	2300      	movs	r3, #0
90003502:	73fb      	strb	r3, [r7, #15]
90003504:	e044      	b.n	90003590 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
90003506:	7bfa      	ldrb	r2, [r7, #15]
90003508:	6879      	ldr	r1, [r7, #4]
9000350a:	4613      	mov	r3, r2
9000350c:	00db      	lsls	r3, r3, #3
9000350e:	4413      	add	r3, r2
90003510:	009b      	lsls	r3, r3, #2
90003512:	440b      	add	r3, r1
90003514:	f203 2355 	addw	r3, r3, #597	@ 0x255
90003518:	2200      	movs	r2, #0
9000351a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
9000351c:	7bfa      	ldrb	r2, [r7, #15]
9000351e:	6879      	ldr	r1, [r7, #4]
90003520:	4613      	mov	r3, r2
90003522:	00db      	lsls	r3, r3, #3
90003524:	4413      	add	r3, r2
90003526:	009b      	lsls	r3, r3, #2
90003528:	440b      	add	r3, r1
9000352a:	f503 7315 	add.w	r3, r3, #596	@ 0x254
9000352e:	7bfa      	ldrb	r2, [r7, #15]
90003530:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
90003532:	7bfa      	ldrb	r2, [r7, #15]
90003534:	6879      	ldr	r1, [r7, #4]
90003536:	4613      	mov	r3, r2
90003538:	00db      	lsls	r3, r3, #3
9000353a:	4413      	add	r3, r2
9000353c:	009b      	lsls	r3, r3, #2
9000353e:	440b      	add	r3, r1
90003540:	f503 7316 	add.w	r3, r3, #600	@ 0x258
90003544:	2200      	movs	r2, #0
90003546:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
90003548:	7bfa      	ldrb	r2, [r7, #15]
9000354a:	6879      	ldr	r1, [r7, #4]
9000354c:	4613      	mov	r3, r2
9000354e:	00db      	lsls	r3, r3, #3
90003550:	4413      	add	r3, r2
90003552:	009b      	lsls	r3, r3, #2
90003554:	440b      	add	r3, r1
90003556:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
9000355a:	2200      	movs	r2, #0
9000355c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
9000355e:	7bfa      	ldrb	r2, [r7, #15]
90003560:	6879      	ldr	r1, [r7, #4]
90003562:	4613      	mov	r3, r2
90003564:	00db      	lsls	r3, r3, #3
90003566:	4413      	add	r3, r2
90003568:	009b      	lsls	r3, r3, #2
9000356a:	440b      	add	r3, r1
9000356c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
90003570:	2200      	movs	r2, #0
90003572:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
90003574:	7bfa      	ldrb	r2, [r7, #15]
90003576:	6879      	ldr	r1, [r7, #4]
90003578:	4613      	mov	r3, r2
9000357a:	00db      	lsls	r3, r3, #3
9000357c:	4413      	add	r3, r2
9000357e:	009b      	lsls	r3, r3, #2
90003580:	440b      	add	r3, r1
90003582:	f503 7319 	add.w	r3, r3, #612	@ 0x264
90003586:	2200      	movs	r2, #0
90003588:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
9000358a:	7bfb      	ldrb	r3, [r7, #15]
9000358c:	3301      	adds	r3, #1
9000358e:	73fb      	strb	r3, [r7, #15]
90003590:	687b      	ldr	r3, [r7, #4]
90003592:	791b      	ldrb	r3, [r3, #4]
90003594:	7bfa      	ldrb	r2, [r7, #15]
90003596:	429a      	cmp	r2, r3
90003598:	d3b5      	bcc.n	90003506 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
9000359a:	687b      	ldr	r3, [r7, #4]
9000359c:	6818      	ldr	r0, [r3, #0]
9000359e:	687b      	ldr	r3, [r7, #4]
900035a0:	7c1a      	ldrb	r2, [r3, #16]
900035a2:	f88d 2000 	strb.w	r2, [sp]
900035a6:	3304      	adds	r3, #4
900035a8:	cb0e      	ldmia	r3, {r1, r2, r3}
900035aa:	f002 ff77 	bl	9000649c <USB_DevInit>
900035ae:	4603      	mov	r3, r0
900035b0:	2b00      	cmp	r3, #0
900035b2:	d005      	beq.n	900035c0 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
900035b4:	687b      	ldr	r3, [r7, #4]
900035b6:	2202      	movs	r2, #2
900035b8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
900035bc:	2301      	movs	r3, #1
900035be:	e013      	b.n	900035e8 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
900035c0:	687b      	ldr	r3, [r7, #4]
900035c2:	2200      	movs	r2, #0
900035c4:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
900035c6:	687b      	ldr	r3, [r7, #4]
900035c8:	2201      	movs	r2, #1
900035ca:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
900035ce:	687b      	ldr	r3, [r7, #4]
900035d0:	7b1b      	ldrb	r3, [r3, #12]
900035d2:	2b01      	cmp	r3, #1
900035d4:	d102      	bne.n	900035dc <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
900035d6:	6878      	ldr	r0, [r7, #4]
900035d8:	f001 f98a 	bl	900048f0 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
900035dc:	687b      	ldr	r3, [r7, #4]
900035de:	681b      	ldr	r3, [r3, #0]
900035e0:	4618      	mov	r0, r3
900035e2:	f004 f84d 	bl	90007680 <USB_DevDisconnect>

  return HAL_OK;
900035e6:	2300      	movs	r3, #0
}
900035e8:	4618      	mov	r0, r3
900035ea:	3710      	adds	r7, #16
900035ec:	46bd      	mov	sp, r7
900035ee:	bd80      	pop	{r7, pc}
900035f0:	40080000 	.word	0x40080000

900035f4 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
900035f4:	b580      	push	{r7, lr}
900035f6:	b084      	sub	sp, #16
900035f8:	af00      	add	r7, sp, #0
900035fa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
900035fc:	687b      	ldr	r3, [r7, #4]
900035fe:	681b      	ldr	r3, [r3, #0]
90003600:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
90003602:	687b      	ldr	r3, [r7, #4]
90003604:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
90003608:	2b01      	cmp	r3, #1
9000360a:	d101      	bne.n	90003610 <HAL_PCD_Start+0x1c>
9000360c:	2302      	movs	r3, #2
9000360e:	e022      	b.n	90003656 <HAL_PCD_Start+0x62>
90003610:	687b      	ldr	r3, [r7, #4]
90003612:	2201      	movs	r2, #1
90003614:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
90003618:	68fb      	ldr	r3, [r7, #12]
9000361a:	68db      	ldr	r3, [r3, #12]
9000361c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
90003620:	2b00      	cmp	r3, #0
90003622:	d009      	beq.n	90003638 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
90003624:	687b      	ldr	r3, [r7, #4]
90003626:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
90003628:	2b01      	cmp	r3, #1
9000362a:	d105      	bne.n	90003638 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
9000362c:	68fb      	ldr	r3, [r7, #12]
9000362e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
90003630:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
90003634:	68fb      	ldr	r3, [r7, #12]
90003636:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
90003638:	687b      	ldr	r3, [r7, #4]
9000363a:	681b      	ldr	r3, [r3, #0]
9000363c:	4618      	mov	r0, r3
9000363e:	f002 febf 	bl	900063c0 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
90003642:	687b      	ldr	r3, [r7, #4]
90003644:	681b      	ldr	r3, [r3, #0]
90003646:	4618      	mov	r0, r3
90003648:	f003 fff9 	bl	9000763e <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
9000364c:	687b      	ldr	r3, [r7, #4]
9000364e:	2200      	movs	r2, #0
90003650:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
90003654:	2300      	movs	r3, #0
}
90003656:	4618      	mov	r0, r3
90003658:	3710      	adds	r7, #16
9000365a:	46bd      	mov	sp, r7
9000365c:	bd80      	pop	{r7, pc}

9000365e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
9000365e:	b590      	push	{r4, r7, lr}
90003660:	b08d      	sub	sp, #52	@ 0x34
90003662:	af00      	add	r7, sp, #0
90003664:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
90003666:	687b      	ldr	r3, [r7, #4]
90003668:	681b      	ldr	r3, [r3, #0]
9000366a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
9000366c:	6a3b      	ldr	r3, [r7, #32]
9000366e:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
90003670:	687b      	ldr	r3, [r7, #4]
90003672:	681b      	ldr	r3, [r3, #0]
90003674:	4618      	mov	r0, r3
90003676:	f004 f8b7 	bl	900077e8 <USB_GetMode>
9000367a:	4603      	mov	r3, r0
9000367c:	2b00      	cmp	r3, #0
9000367e:	f040 84d3 	bne.w	90004028 <HAL_PCD_IRQHandler+0x9ca>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
90003682:	687b      	ldr	r3, [r7, #4]
90003684:	681b      	ldr	r3, [r3, #0]
90003686:	4618      	mov	r0, r3
90003688:	f004 f81b 	bl	900076c2 <USB_ReadInterrupts>
9000368c:	4603      	mov	r3, r0
9000368e:	2b00      	cmp	r3, #0
90003690:	f000 84c9 	beq.w	90004026 <HAL_PCD_IRQHandler+0x9c8>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
90003694:	69fb      	ldr	r3, [r7, #28]
90003696:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
9000369a:	689b      	ldr	r3, [r3, #8]
9000369c:	0a1b      	lsrs	r3, r3, #8
9000369e:	f3c3 020d 	ubfx	r2, r3, #0, #14
900036a2:	687b      	ldr	r3, [r7, #4]
900036a4:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
900036a8:	687b      	ldr	r3, [r7, #4]
900036aa:	681b      	ldr	r3, [r3, #0]
900036ac:	4618      	mov	r0, r3
900036ae:	f004 f808 	bl	900076c2 <USB_ReadInterrupts>
900036b2:	4603      	mov	r3, r0
900036b4:	f003 0302 	and.w	r3, r3, #2
900036b8:	2b02      	cmp	r3, #2
900036ba:	d107      	bne.n	900036cc <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
900036bc:	687b      	ldr	r3, [r7, #4]
900036be:	681b      	ldr	r3, [r3, #0]
900036c0:	695a      	ldr	r2, [r3, #20]
900036c2:	687b      	ldr	r3, [r7, #4]
900036c4:	681b      	ldr	r3, [r3, #0]
900036c6:	f002 0202 	and.w	r2, r2, #2
900036ca:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
900036cc:	687b      	ldr	r3, [r7, #4]
900036ce:	681b      	ldr	r3, [r3, #0]
900036d0:	4618      	mov	r0, r3
900036d2:	f003 fff6 	bl	900076c2 <USB_ReadInterrupts>
900036d6:	4603      	mov	r3, r0
900036d8:	f003 0310 	and.w	r3, r3, #16
900036dc:	2b10      	cmp	r3, #16
900036de:	d161      	bne.n	900037a4 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
900036e0:	687b      	ldr	r3, [r7, #4]
900036e2:	681b      	ldr	r3, [r3, #0]
900036e4:	699a      	ldr	r2, [r3, #24]
900036e6:	687b      	ldr	r3, [r7, #4]
900036e8:	681b      	ldr	r3, [r3, #0]
900036ea:	f022 0210 	bic.w	r2, r2, #16
900036ee:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
900036f0:	6a3b      	ldr	r3, [r7, #32]
900036f2:	6a1b      	ldr	r3, [r3, #32]
900036f4:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
900036f6:	69bb      	ldr	r3, [r7, #24]
900036f8:	f003 020f 	and.w	r2, r3, #15
900036fc:	4613      	mov	r3, r2
900036fe:	00db      	lsls	r3, r3, #3
90003700:	4413      	add	r3, r2
90003702:	009b      	lsls	r3, r3, #2
90003704:	f503 7314 	add.w	r3, r3, #592	@ 0x250
90003708:	687a      	ldr	r2, [r7, #4]
9000370a:	4413      	add	r3, r2
9000370c:	3304      	adds	r3, #4
9000370e:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
90003710:	69bb      	ldr	r3, [r7, #24]
90003712:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
90003716:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
9000371a:	d124      	bne.n	90003766 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
9000371c:	69ba      	ldr	r2, [r7, #24]
9000371e:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
90003722:	4013      	ands	r3, r2
90003724:	2b00      	cmp	r3, #0
90003726:	d035      	beq.n	90003794 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
90003728:	697b      	ldr	r3, [r7, #20]
9000372a:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
9000372c:	69bb      	ldr	r3, [r7, #24]
9000372e:	091b      	lsrs	r3, r3, #4
90003730:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
90003732:	f3c3 030a 	ubfx	r3, r3, #0, #11
90003736:	b29b      	uxth	r3, r3
90003738:	461a      	mov	r2, r3
9000373a:	6a38      	ldr	r0, [r7, #32]
9000373c:	f003 ff01 	bl	90007542 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
90003740:	697b      	ldr	r3, [r7, #20]
90003742:	68da      	ldr	r2, [r3, #12]
90003744:	69bb      	ldr	r3, [r7, #24]
90003746:	091b      	lsrs	r3, r3, #4
90003748:	f3c3 030a 	ubfx	r3, r3, #0, #11
9000374c:	441a      	add	r2, r3
9000374e:	697b      	ldr	r3, [r7, #20]
90003750:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
90003752:	697b      	ldr	r3, [r7, #20]
90003754:	695a      	ldr	r2, [r3, #20]
90003756:	69bb      	ldr	r3, [r7, #24]
90003758:	091b      	lsrs	r3, r3, #4
9000375a:	f3c3 030a 	ubfx	r3, r3, #0, #11
9000375e:	441a      	add	r2, r3
90003760:	697b      	ldr	r3, [r7, #20]
90003762:	615a      	str	r2, [r3, #20]
90003764:	e016      	b.n	90003794 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
90003766:	69bb      	ldr	r3, [r7, #24]
90003768:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
9000376c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
90003770:	d110      	bne.n	90003794 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
90003772:	687b      	ldr	r3, [r7, #4]
90003774:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
90003778:	2208      	movs	r2, #8
9000377a:	4619      	mov	r1, r3
9000377c:	6a38      	ldr	r0, [r7, #32]
9000377e:	f003 fee0 	bl	90007542 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
90003782:	697b      	ldr	r3, [r7, #20]
90003784:	695a      	ldr	r2, [r3, #20]
90003786:	69bb      	ldr	r3, [r7, #24]
90003788:	091b      	lsrs	r3, r3, #4
9000378a:	f3c3 030a 	ubfx	r3, r3, #0, #11
9000378e:	441a      	add	r2, r3
90003790:	697b      	ldr	r3, [r7, #20]
90003792:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
90003794:	687b      	ldr	r3, [r7, #4]
90003796:	681b      	ldr	r3, [r3, #0]
90003798:	699a      	ldr	r2, [r3, #24]
9000379a:	687b      	ldr	r3, [r7, #4]
9000379c:	681b      	ldr	r3, [r3, #0]
9000379e:	f042 0210 	orr.w	r2, r2, #16
900037a2:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
900037a4:	687b      	ldr	r3, [r7, #4]
900037a6:	681b      	ldr	r3, [r3, #0]
900037a8:	4618      	mov	r0, r3
900037aa:	f003 ff8a 	bl	900076c2 <USB_ReadInterrupts>
900037ae:	4603      	mov	r3, r0
900037b0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
900037b4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
900037b8:	f040 80a7 	bne.w	9000390a <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
900037bc:	2300      	movs	r3, #0
900037be:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
900037c0:	687b      	ldr	r3, [r7, #4]
900037c2:	681b      	ldr	r3, [r3, #0]
900037c4:	4618      	mov	r0, r3
900037c6:	f003 ff8f 	bl	900076e8 <USB_ReadDevAllOutEpInterrupt>
900037ca:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
900037cc:	e099      	b.n	90003902 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
900037ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
900037d0:	f003 0301 	and.w	r3, r3, #1
900037d4:	2b00      	cmp	r3, #0
900037d6:	f000 808e 	beq.w	900038f6 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
900037da:	687b      	ldr	r3, [r7, #4]
900037dc:	681b      	ldr	r3, [r3, #0]
900037de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
900037e0:	b2d2      	uxtb	r2, r2
900037e2:	4611      	mov	r1, r2
900037e4:	4618      	mov	r0, r3
900037e6:	f003 ffb3 	bl	90007750 <USB_ReadDevOutEPInterrupt>
900037ea:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
900037ec:	693b      	ldr	r3, [r7, #16]
900037ee:	f003 0301 	and.w	r3, r3, #1
900037f2:	2b00      	cmp	r3, #0
900037f4:	d00c      	beq.n	90003810 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
900037f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
900037f8:	015a      	lsls	r2, r3, #5
900037fa:	69fb      	ldr	r3, [r7, #28]
900037fc:	4413      	add	r3, r2
900037fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
90003802:	461a      	mov	r2, r3
90003804:	2301      	movs	r3, #1
90003806:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
90003808:	6a79      	ldr	r1, [r7, #36]	@ 0x24
9000380a:	6878      	ldr	r0, [r7, #4]
9000380c:	f000 feea 	bl	900045e4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
90003810:	693b      	ldr	r3, [r7, #16]
90003812:	f003 0308 	and.w	r3, r3, #8
90003816:	2b00      	cmp	r3, #0
90003818:	d00c      	beq.n	90003834 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
9000381a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
9000381c:	015a      	lsls	r2, r3, #5
9000381e:	69fb      	ldr	r3, [r7, #28]
90003820:	4413      	add	r3, r2
90003822:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
90003826:	461a      	mov	r2, r3
90003828:	2308      	movs	r3, #8
9000382a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
9000382c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
9000382e:	6878      	ldr	r0, [r7, #4]
90003830:	f000 ffc0 	bl	900047b4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
90003834:	693b      	ldr	r3, [r7, #16]
90003836:	f003 0310 	and.w	r3, r3, #16
9000383a:	2b00      	cmp	r3, #0
9000383c:	d008      	beq.n	90003850 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
9000383e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
90003840:	015a      	lsls	r2, r3, #5
90003842:	69fb      	ldr	r3, [r7, #28]
90003844:	4413      	add	r3, r2
90003846:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
9000384a:	461a      	mov	r2, r3
9000384c:	2310      	movs	r3, #16
9000384e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
90003850:	693b      	ldr	r3, [r7, #16]
90003852:	f003 0302 	and.w	r3, r3, #2
90003856:	2b00      	cmp	r3, #0
90003858:	d030      	beq.n	900038bc <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
9000385a:	6a3b      	ldr	r3, [r7, #32]
9000385c:	695b      	ldr	r3, [r3, #20]
9000385e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
90003862:	2b80      	cmp	r3, #128	@ 0x80
90003864:	d109      	bne.n	9000387a <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
90003866:	69fb      	ldr	r3, [r7, #28]
90003868:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
9000386c:	685b      	ldr	r3, [r3, #4]
9000386e:	69fa      	ldr	r2, [r7, #28]
90003870:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
90003874:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
90003878:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
9000387a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
9000387c:	4613      	mov	r3, r2
9000387e:	00db      	lsls	r3, r3, #3
90003880:	4413      	add	r3, r2
90003882:	009b      	lsls	r3, r3, #2
90003884:	f503 7314 	add.w	r3, r3, #592	@ 0x250
90003888:	687a      	ldr	r2, [r7, #4]
9000388a:	4413      	add	r3, r2
9000388c:	3304      	adds	r3, #4
9000388e:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
90003890:	697b      	ldr	r3, [r7, #20]
90003892:	78db      	ldrb	r3, [r3, #3]
90003894:	2b01      	cmp	r3, #1
90003896:	d108      	bne.n	900038aa <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
90003898:	697b      	ldr	r3, [r7, #20]
9000389a:	2200      	movs	r2, #0
9000389c:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
9000389e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
900038a0:	b2db      	uxtb	r3, r3
900038a2:	4619      	mov	r1, r3
900038a4:	6878      	ldr	r0, [r7, #4]
900038a6:	f7fd fbf1 	bl	9000108c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
900038aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
900038ac:	015a      	lsls	r2, r3, #5
900038ae:	69fb      	ldr	r3, [r7, #28]
900038b0:	4413      	add	r3, r2
900038b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
900038b6:	461a      	mov	r2, r3
900038b8:	2302      	movs	r3, #2
900038ba:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
900038bc:	693b      	ldr	r3, [r7, #16]
900038be:	f003 0320 	and.w	r3, r3, #32
900038c2:	2b00      	cmp	r3, #0
900038c4:	d008      	beq.n	900038d8 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
900038c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
900038c8:	015a      	lsls	r2, r3, #5
900038ca:	69fb      	ldr	r3, [r7, #28]
900038cc:	4413      	add	r3, r2
900038ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
900038d2:	461a      	mov	r2, r3
900038d4:	2320      	movs	r3, #32
900038d6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
900038d8:	693b      	ldr	r3, [r7, #16]
900038da:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
900038de:	2b00      	cmp	r3, #0
900038e0:	d009      	beq.n	900038f6 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
900038e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
900038e4:	015a      	lsls	r2, r3, #5
900038e6:	69fb      	ldr	r3, [r7, #28]
900038e8:	4413      	add	r3, r2
900038ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
900038ee:	461a      	mov	r2, r3
900038f0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
900038f4:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
900038f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
900038f8:	3301      	adds	r3, #1
900038fa:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
900038fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
900038fe:	085b      	lsrs	r3, r3, #1
90003900:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
90003902:	6abb      	ldr	r3, [r7, #40]	@ 0x28
90003904:	2b00      	cmp	r3, #0
90003906:	f47f af62 	bne.w	900037ce <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
9000390a:	687b      	ldr	r3, [r7, #4]
9000390c:	681b      	ldr	r3, [r3, #0]
9000390e:	4618      	mov	r0, r3
90003910:	f003 fed7 	bl	900076c2 <USB_ReadInterrupts>
90003914:	4603      	mov	r3, r0
90003916:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
9000391a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
9000391e:	f040 80db 	bne.w	90003ad8 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
90003922:	687b      	ldr	r3, [r7, #4]
90003924:	681b      	ldr	r3, [r3, #0]
90003926:	4618      	mov	r0, r3
90003928:	f003 fef8 	bl	9000771c <USB_ReadDevAllInEpInterrupt>
9000392c:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
9000392e:	2300      	movs	r3, #0
90003930:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
90003932:	e0cd      	b.n	90003ad0 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
90003934:	6abb      	ldr	r3, [r7, #40]	@ 0x28
90003936:	f003 0301 	and.w	r3, r3, #1
9000393a:	2b00      	cmp	r3, #0
9000393c:	f000 80c2 	beq.w	90003ac4 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
90003940:	687b      	ldr	r3, [r7, #4]
90003942:	681b      	ldr	r3, [r3, #0]
90003944:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
90003946:	b2d2      	uxtb	r2, r2
90003948:	4611      	mov	r1, r2
9000394a:	4618      	mov	r0, r3
9000394c:	f003 ff1e 	bl	9000778c <USB_ReadDevInEPInterrupt>
90003950:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
90003952:	693b      	ldr	r3, [r7, #16]
90003954:	f003 0301 	and.w	r3, r3, #1
90003958:	2b00      	cmp	r3, #0
9000395a:	d057      	beq.n	90003a0c <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
9000395c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
9000395e:	f003 030f 	and.w	r3, r3, #15
90003962:	2201      	movs	r2, #1
90003964:	fa02 f303 	lsl.w	r3, r2, r3
90003968:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
9000396a:	69fb      	ldr	r3, [r7, #28]
9000396c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
90003970:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
90003972:	68fb      	ldr	r3, [r7, #12]
90003974:	43db      	mvns	r3, r3
90003976:	69f9      	ldr	r1, [r7, #28]
90003978:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
9000397c:	4013      	ands	r3, r2
9000397e:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
90003980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
90003982:	015a      	lsls	r2, r3, #5
90003984:	69fb      	ldr	r3, [r7, #28]
90003986:	4413      	add	r3, r2
90003988:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
9000398c:	461a      	mov	r2, r3
9000398e:	2301      	movs	r3, #1
90003990:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
90003992:	687b      	ldr	r3, [r7, #4]
90003994:	799b      	ldrb	r3, [r3, #6]
90003996:	2b01      	cmp	r3, #1
90003998:	d132      	bne.n	90003a00 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
9000399a:	6879      	ldr	r1, [r7, #4]
9000399c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
9000399e:	4613      	mov	r3, r2
900039a0:	00db      	lsls	r3, r3, #3
900039a2:	4413      	add	r3, r2
900039a4:	009b      	lsls	r3, r3, #2
900039a6:	440b      	add	r3, r1
900039a8:	3320      	adds	r3, #32
900039aa:	6819      	ldr	r1, [r3, #0]
900039ac:	6878      	ldr	r0, [r7, #4]
900039ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
900039b0:	4613      	mov	r3, r2
900039b2:	00db      	lsls	r3, r3, #3
900039b4:	4413      	add	r3, r2
900039b6:	009b      	lsls	r3, r3, #2
900039b8:	4403      	add	r3, r0
900039ba:	331c      	adds	r3, #28
900039bc:	681b      	ldr	r3, [r3, #0]
900039be:	4419      	add	r1, r3
900039c0:	6878      	ldr	r0, [r7, #4]
900039c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
900039c4:	4613      	mov	r3, r2
900039c6:	00db      	lsls	r3, r3, #3
900039c8:	4413      	add	r3, r2
900039ca:	009b      	lsls	r3, r3, #2
900039cc:	4403      	add	r3, r0
900039ce:	3320      	adds	r3, #32
900039d0:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
900039d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
900039d4:	2b00      	cmp	r3, #0
900039d6:	d113      	bne.n	90003a00 <HAL_PCD_IRQHandler+0x3a2>
900039d8:	6879      	ldr	r1, [r7, #4]
900039da:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
900039dc:	4613      	mov	r3, r2
900039de:	00db      	lsls	r3, r3, #3
900039e0:	4413      	add	r3, r2
900039e2:	009b      	lsls	r3, r3, #2
900039e4:	440b      	add	r3, r1
900039e6:	3324      	adds	r3, #36	@ 0x24
900039e8:	681b      	ldr	r3, [r3, #0]
900039ea:	2b00      	cmp	r3, #0
900039ec:	d108      	bne.n	90003a00 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
900039ee:	687b      	ldr	r3, [r7, #4]
900039f0:	6818      	ldr	r0, [r3, #0]
900039f2:	687b      	ldr	r3, [r7, #4]
900039f4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
900039f8:	461a      	mov	r2, r3
900039fa:	2101      	movs	r1, #1
900039fc:	f003 ff26 	bl	9000784c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
90003a00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
90003a02:	b2db      	uxtb	r3, r3
90003a04:	4619      	mov	r1, r3
90003a06:	6878      	ldr	r0, [r7, #4]
90003a08:	f7fd faab 	bl	90000f62 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
90003a0c:	693b      	ldr	r3, [r7, #16]
90003a0e:	f003 0308 	and.w	r3, r3, #8
90003a12:	2b00      	cmp	r3, #0
90003a14:	d008      	beq.n	90003a28 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
90003a16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
90003a18:	015a      	lsls	r2, r3, #5
90003a1a:	69fb      	ldr	r3, [r7, #28]
90003a1c:	4413      	add	r3, r2
90003a1e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
90003a22:	461a      	mov	r2, r3
90003a24:	2308      	movs	r3, #8
90003a26:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
90003a28:	693b      	ldr	r3, [r7, #16]
90003a2a:	f003 0310 	and.w	r3, r3, #16
90003a2e:	2b00      	cmp	r3, #0
90003a30:	d008      	beq.n	90003a44 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
90003a32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
90003a34:	015a      	lsls	r2, r3, #5
90003a36:	69fb      	ldr	r3, [r7, #28]
90003a38:	4413      	add	r3, r2
90003a3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
90003a3e:	461a      	mov	r2, r3
90003a40:	2310      	movs	r3, #16
90003a42:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
90003a44:	693b      	ldr	r3, [r7, #16]
90003a46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
90003a4a:	2b00      	cmp	r3, #0
90003a4c:	d008      	beq.n	90003a60 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
90003a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
90003a50:	015a      	lsls	r2, r3, #5
90003a52:	69fb      	ldr	r3, [r7, #28]
90003a54:	4413      	add	r3, r2
90003a56:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
90003a5a:	461a      	mov	r2, r3
90003a5c:	2340      	movs	r3, #64	@ 0x40
90003a5e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
90003a60:	693b      	ldr	r3, [r7, #16]
90003a62:	f003 0302 	and.w	r3, r3, #2
90003a66:	2b00      	cmp	r3, #0
90003a68:	d023      	beq.n	90003ab2 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
90003a6a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
90003a6c:	6a38      	ldr	r0, [r7, #32]
90003a6e:	f002 feb3 	bl	900067d8 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
90003a72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
90003a74:	4613      	mov	r3, r2
90003a76:	00db      	lsls	r3, r3, #3
90003a78:	4413      	add	r3, r2
90003a7a:	009b      	lsls	r3, r3, #2
90003a7c:	3310      	adds	r3, #16
90003a7e:	687a      	ldr	r2, [r7, #4]
90003a80:	4413      	add	r3, r2
90003a82:	3304      	adds	r3, #4
90003a84:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
90003a86:	697b      	ldr	r3, [r7, #20]
90003a88:	78db      	ldrb	r3, [r3, #3]
90003a8a:	2b01      	cmp	r3, #1
90003a8c:	d108      	bne.n	90003aa0 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
90003a8e:	697b      	ldr	r3, [r7, #20]
90003a90:	2200      	movs	r2, #0
90003a92:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
90003a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
90003a96:	b2db      	uxtb	r3, r3
90003a98:	4619      	mov	r1, r3
90003a9a:	6878      	ldr	r0, [r7, #4]
90003a9c:	f7fd fb08 	bl	900010b0 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
90003aa0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
90003aa2:	015a      	lsls	r2, r3, #5
90003aa4:	69fb      	ldr	r3, [r7, #28]
90003aa6:	4413      	add	r3, r2
90003aa8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
90003aac:	461a      	mov	r2, r3
90003aae:	2302      	movs	r3, #2
90003ab0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
90003ab2:	693b      	ldr	r3, [r7, #16]
90003ab4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
90003ab8:	2b00      	cmp	r3, #0
90003aba:	d003      	beq.n	90003ac4 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
90003abc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
90003abe:	6878      	ldr	r0, [r7, #4]
90003ac0:	f000 fd04 	bl	900044cc <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
90003ac4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
90003ac6:	3301      	adds	r3, #1
90003ac8:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
90003aca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
90003acc:	085b      	lsrs	r3, r3, #1
90003ace:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
90003ad0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
90003ad2:	2b00      	cmp	r3, #0
90003ad4:	f47f af2e 	bne.w	90003934 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
90003ad8:	687b      	ldr	r3, [r7, #4]
90003ada:	681b      	ldr	r3, [r3, #0]
90003adc:	4618      	mov	r0, r3
90003ade:	f003 fdf0 	bl	900076c2 <USB_ReadInterrupts>
90003ae2:	4603      	mov	r3, r0
90003ae4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
90003ae8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
90003aec:	d122      	bne.n	90003b34 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
90003aee:	69fb      	ldr	r3, [r7, #28]
90003af0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
90003af4:	685b      	ldr	r3, [r3, #4]
90003af6:	69fa      	ldr	r2, [r7, #28]
90003af8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
90003afc:	f023 0301 	bic.w	r3, r3, #1
90003b00:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
90003b02:	687b      	ldr	r3, [r7, #4]
90003b04:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
90003b08:	2b01      	cmp	r3, #1
90003b0a:	d108      	bne.n	90003b1e <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
90003b0c:	687b      	ldr	r3, [r7, #4]
90003b0e:	2200      	movs	r2, #0
90003b10:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
90003b14:	2100      	movs	r1, #0
90003b16:	6878      	ldr	r0, [r7, #4]
90003b18:	f000 ff0e 	bl	90004938 <HAL_PCDEx_LPM_Callback>
90003b1c:	e002      	b.n	90003b24 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
90003b1e:	6878      	ldr	r0, [r7, #4]
90003b20:	f7fd fa8c 	bl	9000103c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
90003b24:	687b      	ldr	r3, [r7, #4]
90003b26:	681b      	ldr	r3, [r3, #0]
90003b28:	695a      	ldr	r2, [r3, #20]
90003b2a:	687b      	ldr	r3, [r7, #4]
90003b2c:	681b      	ldr	r3, [r3, #0]
90003b2e:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
90003b32:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
90003b34:	687b      	ldr	r3, [r7, #4]
90003b36:	681b      	ldr	r3, [r3, #0]
90003b38:	4618      	mov	r0, r3
90003b3a:	f003 fdc2 	bl	900076c2 <USB_ReadInterrupts>
90003b3e:	4603      	mov	r3, r0
90003b40:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
90003b44:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
90003b48:	d112      	bne.n	90003b70 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
90003b4a:	69fb      	ldr	r3, [r7, #28]
90003b4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
90003b50:	689b      	ldr	r3, [r3, #8]
90003b52:	f003 0301 	and.w	r3, r3, #1
90003b56:	2b01      	cmp	r3, #1
90003b58:	d102      	bne.n	90003b60 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
90003b5a:	6878      	ldr	r0, [r7, #4]
90003b5c:	f7fd fa52 	bl	90001004 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
90003b60:	687b      	ldr	r3, [r7, #4]
90003b62:	681b      	ldr	r3, [r3, #0]
90003b64:	695a      	ldr	r2, [r3, #20]
90003b66:	687b      	ldr	r3, [r7, #4]
90003b68:	681b      	ldr	r3, [r3, #0]
90003b6a:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
90003b6e:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
90003b70:	687b      	ldr	r3, [r7, #4]
90003b72:	681b      	ldr	r3, [r3, #0]
90003b74:	4618      	mov	r0, r3
90003b76:	f003 fda4 	bl	900076c2 <USB_ReadInterrupts>
90003b7a:	4603      	mov	r3, r0
90003b7c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
90003b80:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
90003b84:	d121      	bne.n	90003bca <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
90003b86:	687b      	ldr	r3, [r7, #4]
90003b88:	681b      	ldr	r3, [r3, #0]
90003b8a:	695a      	ldr	r2, [r3, #20]
90003b8c:	687b      	ldr	r3, [r7, #4]
90003b8e:	681b      	ldr	r3, [r3, #0]
90003b90:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
90003b94:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
90003b96:	687b      	ldr	r3, [r7, #4]
90003b98:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
90003b9c:	2b00      	cmp	r3, #0
90003b9e:	d111      	bne.n	90003bc4 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
90003ba0:	687b      	ldr	r3, [r7, #4]
90003ba2:	2201      	movs	r2, #1
90003ba4:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
90003ba8:	687b      	ldr	r3, [r7, #4]
90003baa:	681b      	ldr	r3, [r3, #0]
90003bac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
90003bae:	089b      	lsrs	r3, r3, #2
90003bb0:	f003 020f 	and.w	r2, r3, #15
90003bb4:	687b      	ldr	r3, [r7, #4]
90003bb6:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
90003bba:	2101      	movs	r1, #1
90003bbc:	6878      	ldr	r0, [r7, #4]
90003bbe:	f000 febb 	bl	90004938 <HAL_PCDEx_LPM_Callback>
90003bc2:	e002      	b.n	90003bca <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
90003bc4:	6878      	ldr	r0, [r7, #4]
90003bc6:	f7fd fa1d 	bl	90001004 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
90003bca:	687b      	ldr	r3, [r7, #4]
90003bcc:	681b      	ldr	r3, [r3, #0]
90003bce:	4618      	mov	r0, r3
90003bd0:	f003 fd77 	bl	900076c2 <USB_ReadInterrupts>
90003bd4:	4603      	mov	r3, r0
90003bd6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
90003bda:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
90003bde:	f040 80b7 	bne.w	90003d50 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
90003be2:	69fb      	ldr	r3, [r7, #28]
90003be4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
90003be8:	685b      	ldr	r3, [r3, #4]
90003bea:	69fa      	ldr	r2, [r7, #28]
90003bec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
90003bf0:	f023 0301 	bic.w	r3, r3, #1
90003bf4:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
90003bf6:	687b      	ldr	r3, [r7, #4]
90003bf8:	681b      	ldr	r3, [r3, #0]
90003bfa:	2110      	movs	r1, #16
90003bfc:	4618      	mov	r0, r3
90003bfe:	f002 fdeb 	bl	900067d8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
90003c02:	2300      	movs	r3, #0
90003c04:	62fb      	str	r3, [r7, #44]	@ 0x2c
90003c06:	e046      	b.n	90003c96 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
90003c08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
90003c0a:	015a      	lsls	r2, r3, #5
90003c0c:	69fb      	ldr	r3, [r7, #28]
90003c0e:	4413      	add	r3, r2
90003c10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
90003c14:	461a      	mov	r2, r3
90003c16:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
90003c1a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
90003c1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
90003c1e:	015a      	lsls	r2, r3, #5
90003c20:	69fb      	ldr	r3, [r7, #28]
90003c22:	4413      	add	r3, r2
90003c24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
90003c28:	681b      	ldr	r3, [r3, #0]
90003c2a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
90003c2c:	0151      	lsls	r1, r2, #5
90003c2e:	69fa      	ldr	r2, [r7, #28]
90003c30:	440a      	add	r2, r1
90003c32:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
90003c36:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
90003c3a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
90003c3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
90003c3e:	015a      	lsls	r2, r3, #5
90003c40:	69fb      	ldr	r3, [r7, #28]
90003c42:	4413      	add	r3, r2
90003c44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
90003c48:	461a      	mov	r2, r3
90003c4a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
90003c4e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
90003c50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
90003c52:	015a      	lsls	r2, r3, #5
90003c54:	69fb      	ldr	r3, [r7, #28]
90003c56:	4413      	add	r3, r2
90003c58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
90003c5c:	681b      	ldr	r3, [r3, #0]
90003c5e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
90003c60:	0151      	lsls	r1, r2, #5
90003c62:	69fa      	ldr	r2, [r7, #28]
90003c64:	440a      	add	r2, r1
90003c66:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
90003c6a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
90003c6e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
90003c70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
90003c72:	015a      	lsls	r2, r3, #5
90003c74:	69fb      	ldr	r3, [r7, #28]
90003c76:	4413      	add	r3, r2
90003c78:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
90003c7c:	681b      	ldr	r3, [r3, #0]
90003c7e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
90003c80:	0151      	lsls	r1, r2, #5
90003c82:	69fa      	ldr	r2, [r7, #28]
90003c84:	440a      	add	r2, r1
90003c86:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
90003c8a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
90003c8e:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
90003c90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
90003c92:	3301      	adds	r3, #1
90003c94:	62fb      	str	r3, [r7, #44]	@ 0x2c
90003c96:	687b      	ldr	r3, [r7, #4]
90003c98:	791b      	ldrb	r3, [r3, #4]
90003c9a:	461a      	mov	r2, r3
90003c9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
90003c9e:	4293      	cmp	r3, r2
90003ca0:	d3b2      	bcc.n	90003c08 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
90003ca2:	69fb      	ldr	r3, [r7, #28]
90003ca4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
90003ca8:	69db      	ldr	r3, [r3, #28]
90003caa:	69fa      	ldr	r2, [r7, #28]
90003cac:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
90003cb0:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
90003cb4:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
90003cb6:	687b      	ldr	r3, [r7, #4]
90003cb8:	7bdb      	ldrb	r3, [r3, #15]
90003cba:	2b00      	cmp	r3, #0
90003cbc:	d016      	beq.n	90003cec <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
90003cbe:	69fb      	ldr	r3, [r7, #28]
90003cc0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
90003cc4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
90003cc8:	69fa      	ldr	r2, [r7, #28]
90003cca:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
90003cce:	f043 030b 	orr.w	r3, r3, #11
90003cd2:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
90003cd6:	69fb      	ldr	r3, [r7, #28]
90003cd8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
90003cdc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
90003cde:	69fa      	ldr	r2, [r7, #28]
90003ce0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
90003ce4:	f043 030b 	orr.w	r3, r3, #11
90003ce8:	6453      	str	r3, [r2, #68]	@ 0x44
90003cea:	e015      	b.n	90003d18 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
90003cec:	69fb      	ldr	r3, [r7, #28]
90003cee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
90003cf2:	695a      	ldr	r2, [r3, #20]
90003cf4:	69fb      	ldr	r3, [r7, #28]
90003cf6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
90003cfa:	4619      	mov	r1, r3
90003cfc:	f242 032b 	movw	r3, #8235	@ 0x202b
90003d00:	4313      	orrs	r3, r2
90003d02:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
90003d04:	69fb      	ldr	r3, [r7, #28]
90003d06:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
90003d0a:	691b      	ldr	r3, [r3, #16]
90003d0c:	69fa      	ldr	r2, [r7, #28]
90003d0e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
90003d12:	f043 030b 	orr.w	r3, r3, #11
90003d16:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
90003d18:	69fb      	ldr	r3, [r7, #28]
90003d1a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
90003d1e:	681b      	ldr	r3, [r3, #0]
90003d20:	69fa      	ldr	r2, [r7, #28]
90003d22:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
90003d26:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
90003d2a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
90003d2c:	687b      	ldr	r3, [r7, #4]
90003d2e:	6818      	ldr	r0, [r3, #0]
90003d30:	687b      	ldr	r3, [r7, #4]
90003d32:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
90003d34:	687b      	ldr	r3, [r7, #4]
90003d36:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
90003d3a:	461a      	mov	r2, r3
90003d3c:	f003 fd86 	bl	9000784c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
90003d40:	687b      	ldr	r3, [r7, #4]
90003d42:	681b      	ldr	r3, [r3, #0]
90003d44:	695a      	ldr	r2, [r3, #20]
90003d46:	687b      	ldr	r3, [r7, #4]
90003d48:	681b      	ldr	r3, [r3, #0]
90003d4a:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
90003d4e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
90003d50:	687b      	ldr	r3, [r7, #4]
90003d52:	681b      	ldr	r3, [r3, #0]
90003d54:	4618      	mov	r0, r3
90003d56:	f003 fcb4 	bl	900076c2 <USB_ReadInterrupts>
90003d5a:	4603      	mov	r3, r0
90003d5c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
90003d60:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
90003d64:	d123      	bne.n	90003dae <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
90003d66:	687b      	ldr	r3, [r7, #4]
90003d68:	681b      	ldr	r3, [r3, #0]
90003d6a:	4618      	mov	r0, r3
90003d6c:	f003 fd4a 	bl	90007804 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
90003d70:	687b      	ldr	r3, [r7, #4]
90003d72:	681b      	ldr	r3, [r3, #0]
90003d74:	4618      	mov	r0, r3
90003d76:	f002 fda8 	bl	900068ca <USB_GetDevSpeed>
90003d7a:	4603      	mov	r3, r0
90003d7c:	461a      	mov	r2, r3
90003d7e:	687b      	ldr	r3, [r7, #4]
90003d80:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
90003d82:	687b      	ldr	r3, [r7, #4]
90003d84:	681c      	ldr	r4, [r3, #0]
90003d86:	f000 ff7d 	bl	90004c84 <HAL_RCC_GetHCLKFreq>
90003d8a:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
90003d8c:	687b      	ldr	r3, [r7, #4]
90003d8e:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
90003d90:	461a      	mov	r2, r3
90003d92:	4620      	mov	r0, r4
90003d94:	f002 fa72 	bl	9000627c <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
90003d98:	6878      	ldr	r0, [r7, #4]
90003d9a:	f7fd f90a 	bl	90000fb2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
90003d9e:	687b      	ldr	r3, [r7, #4]
90003da0:	681b      	ldr	r3, [r3, #0]
90003da2:	695a      	ldr	r2, [r3, #20]
90003da4:	687b      	ldr	r3, [r7, #4]
90003da6:	681b      	ldr	r3, [r3, #0]
90003da8:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
90003dac:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
90003dae:	687b      	ldr	r3, [r7, #4]
90003db0:	681b      	ldr	r3, [r3, #0]
90003db2:	4618      	mov	r0, r3
90003db4:	f003 fc85 	bl	900076c2 <USB_ReadInterrupts>
90003db8:	4603      	mov	r3, r0
90003dba:	f003 0308 	and.w	r3, r3, #8
90003dbe:	2b08      	cmp	r3, #8
90003dc0:	d10a      	bne.n	90003dd8 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
90003dc2:	6878      	ldr	r0, [r7, #4]
90003dc4:	f7fd f8e7 	bl	90000f96 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
90003dc8:	687b      	ldr	r3, [r7, #4]
90003dca:	681b      	ldr	r3, [r3, #0]
90003dcc:	695a      	ldr	r2, [r3, #20]
90003dce:	687b      	ldr	r3, [r7, #4]
90003dd0:	681b      	ldr	r3, [r3, #0]
90003dd2:	f002 0208 	and.w	r2, r2, #8
90003dd6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
90003dd8:	687b      	ldr	r3, [r7, #4]
90003dda:	681b      	ldr	r3, [r3, #0]
90003ddc:	4618      	mov	r0, r3
90003dde:	f003 fc70 	bl	900076c2 <USB_ReadInterrupts>
90003de2:	4603      	mov	r3, r0
90003de4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
90003de8:	2b80      	cmp	r3, #128	@ 0x80
90003dea:	d13d      	bne.n	90003e68 <HAL_PCD_IRQHandler+0x80a>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
90003dec:	6a3b      	ldr	r3, [r7, #32]
90003dee:	699b      	ldr	r3, [r3, #24]
90003df0:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
90003df4:	6a3b      	ldr	r3, [r7, #32]
90003df6:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
90003df8:	2301      	movs	r3, #1
90003dfa:	627b      	str	r3, [r7, #36]	@ 0x24
90003dfc:	e02e      	b.n	90003e5c <HAL_PCD_IRQHandler+0x7fe>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
90003dfe:	6879      	ldr	r1, [r7, #4]
90003e00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
90003e02:	4613      	mov	r3, r2
90003e04:	00db      	lsls	r3, r3, #3
90003e06:	4413      	add	r3, r2
90003e08:	009b      	lsls	r3, r3, #2
90003e0a:	440b      	add	r3, r1
90003e0c:	f203 2357 	addw	r3, r3, #599	@ 0x257
90003e10:	781b      	ldrb	r3, [r3, #0]
90003e12:	2b01      	cmp	r3, #1
90003e14:	d11f      	bne.n	90003e56 <HAL_PCD_IRQHandler+0x7f8>
        {
          /* disable the EP */
          USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
90003e16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
90003e18:	015a      	lsls	r2, r3, #5
90003e1a:	69fb      	ldr	r3, [r7, #28]
90003e1c:	4413      	add	r3, r2
90003e1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
90003e22:	681b      	ldr	r3, [r3, #0]
90003e24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
90003e26:	0151      	lsls	r1, r2, #5
90003e28:	69fa      	ldr	r2, [r7, #28]
90003e2a:	440a      	add	r2, r1
90003e2c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
90003e30:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
90003e34:	6013      	str	r3, [r2, #0]
          USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
90003e36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
90003e38:	015a      	lsls	r2, r3, #5
90003e3a:	69fb      	ldr	r3, [r7, #28]
90003e3c:	4413      	add	r3, r2
90003e3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
90003e42:	681b      	ldr	r3, [r3, #0]
90003e44:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
90003e46:	0151      	lsls	r1, r2, #5
90003e48:	69fa      	ldr	r2, [r7, #28]
90003e4a:	440a      	add	r2, r1
90003e4c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
90003e50:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
90003e54:	6013      	str	r3, [r2, #0]
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
90003e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
90003e58:	3301      	adds	r3, #1
90003e5a:	627b      	str	r3, [r7, #36]	@ 0x24
90003e5c:	687b      	ldr	r3, [r7, #4]
90003e5e:	791b      	ldrb	r3, [r3, #4]
90003e60:	461a      	mov	r2, r3
90003e62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
90003e64:	4293      	cmp	r3, r2
90003e66:	d3ca      	bcc.n	90003dfe <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
90003e68:	687b      	ldr	r3, [r7, #4]
90003e6a:	681b      	ldr	r3, [r3, #0]
90003e6c:	4618      	mov	r0, r3
90003e6e:	f003 fc28 	bl	900076c2 <USB_ReadInterrupts>
90003e72:	4603      	mov	r3, r0
90003e74:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
90003e78:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
90003e7c:	d13c      	bne.n	90003ef8 <HAL_PCD_IRQHandler+0x89a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
90003e7e:	2301      	movs	r3, #1
90003e80:	627b      	str	r3, [r7, #36]	@ 0x24
90003e82:	e02b      	b.n	90003edc <HAL_PCD_IRQHandler+0x87e>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
90003e84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
90003e86:	015a      	lsls	r2, r3, #5
90003e88:	69fb      	ldr	r3, [r7, #28]
90003e8a:	4413      	add	r3, r2
90003e8c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
90003e90:	681b      	ldr	r3, [r3, #0]
90003e92:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
90003e94:	6879      	ldr	r1, [r7, #4]
90003e96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
90003e98:	4613      	mov	r3, r2
90003e9a:	00db      	lsls	r3, r3, #3
90003e9c:	4413      	add	r3, r2
90003e9e:	009b      	lsls	r3, r3, #2
90003ea0:	440b      	add	r3, r1
90003ea2:	3318      	adds	r3, #24
90003ea4:	781b      	ldrb	r3, [r3, #0]
90003ea6:	2b01      	cmp	r3, #1
90003ea8:	d115      	bne.n	90003ed6 <HAL_PCD_IRQHandler+0x878>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
90003eaa:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
90003eac:	2b00      	cmp	r3, #0
90003eae:	da12      	bge.n	90003ed6 <HAL_PCD_IRQHandler+0x878>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
90003eb0:	6879      	ldr	r1, [r7, #4]
90003eb2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
90003eb4:	4613      	mov	r3, r2
90003eb6:	00db      	lsls	r3, r3, #3
90003eb8:	4413      	add	r3, r2
90003eba:	009b      	lsls	r3, r3, #2
90003ebc:	440b      	add	r3, r1
90003ebe:	3317      	adds	r3, #23
90003ec0:	2201      	movs	r2, #1
90003ec2:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
90003ec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
90003ec6:	b2db      	uxtb	r3, r3
90003ec8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
90003ecc:	b2db      	uxtb	r3, r3
90003ece:	4619      	mov	r1, r3
90003ed0:	6878      	ldr	r0, [r7, #4]
90003ed2:	f000 faca 	bl	9000446a <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
90003ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
90003ed8:	3301      	adds	r3, #1
90003eda:	627b      	str	r3, [r7, #36]	@ 0x24
90003edc:	687b      	ldr	r3, [r7, #4]
90003ede:	791b      	ldrb	r3, [r3, #4]
90003ee0:	461a      	mov	r2, r3
90003ee2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
90003ee4:	4293      	cmp	r3, r2
90003ee6:	d3cd      	bcc.n	90003e84 <HAL_PCD_IRQHandler+0x826>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
90003ee8:	687b      	ldr	r3, [r7, #4]
90003eea:	681b      	ldr	r3, [r3, #0]
90003eec:	695a      	ldr	r2, [r3, #20]
90003eee:	687b      	ldr	r3, [r7, #4]
90003ef0:	681b      	ldr	r3, [r3, #0]
90003ef2:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
90003ef6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
90003ef8:	687b      	ldr	r3, [r7, #4]
90003efa:	681b      	ldr	r3, [r3, #0]
90003efc:	4618      	mov	r0, r3
90003efe:	f003 fbe0 	bl	900076c2 <USB_ReadInterrupts>
90003f02:	4603      	mov	r3, r0
90003f04:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
90003f08:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
90003f0c:	d156      	bne.n	90003fbc <HAL_PCD_IRQHandler+0x95e>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
90003f0e:	2301      	movs	r3, #1
90003f10:	627b      	str	r3, [r7, #36]	@ 0x24
90003f12:	e045      	b.n	90003fa0 <HAL_PCD_IRQHandler+0x942>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
90003f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
90003f16:	015a      	lsls	r2, r3, #5
90003f18:	69fb      	ldr	r3, [r7, #28]
90003f1a:	4413      	add	r3, r2
90003f1c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
90003f20:	681b      	ldr	r3, [r3, #0]
90003f22:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
90003f24:	6879      	ldr	r1, [r7, #4]
90003f26:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
90003f28:	4613      	mov	r3, r2
90003f2a:	00db      	lsls	r3, r3, #3
90003f2c:	4413      	add	r3, r2
90003f2e:	009b      	lsls	r3, r3, #2
90003f30:	440b      	add	r3, r1
90003f32:	f503 7316 	add.w	r3, r3, #600	@ 0x258
90003f36:	781b      	ldrb	r3, [r3, #0]
90003f38:	2b01      	cmp	r3, #1
90003f3a:	d12e      	bne.n	90003f9a <HAL_PCD_IRQHandler+0x93c>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
90003f3c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
90003f3e:	2b00      	cmp	r3, #0
90003f40:	da2b      	bge.n	90003f9a <HAL_PCD_IRQHandler+0x93c>
            (((RegVal & (0x1UL << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
90003f42:	69bb      	ldr	r3, [r7, #24]
90003f44:	0c1a      	lsrs	r2, r3, #16
90003f46:	687b      	ldr	r3, [r7, #4]
90003f48:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
90003f4c:	4053      	eors	r3, r2
90003f4e:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
90003f52:	2b00      	cmp	r3, #0
90003f54:	d121      	bne.n	90003f9a <HAL_PCD_IRQHandler+0x93c>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
90003f56:	6879      	ldr	r1, [r7, #4]
90003f58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
90003f5a:	4613      	mov	r3, r2
90003f5c:	00db      	lsls	r3, r3, #3
90003f5e:	4413      	add	r3, r2
90003f60:	009b      	lsls	r3, r3, #2
90003f62:	440b      	add	r3, r1
90003f64:	f203 2357 	addw	r3, r3, #599	@ 0x257
90003f68:	2201      	movs	r2, #1
90003f6a:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
90003f6c:	6a3b      	ldr	r3, [r7, #32]
90003f6e:	699b      	ldr	r3, [r3, #24]
90003f70:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
90003f74:	6a3b      	ldr	r3, [r7, #32]
90003f76:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
90003f78:	6a3b      	ldr	r3, [r7, #32]
90003f7a:	695b      	ldr	r3, [r3, #20]
90003f7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
90003f80:	2b00      	cmp	r3, #0
90003f82:	d10a      	bne.n	90003f9a <HAL_PCD_IRQHandler+0x93c>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
90003f84:	69fb      	ldr	r3, [r7, #28]
90003f86:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
90003f8a:	685b      	ldr	r3, [r3, #4]
90003f8c:	69fa      	ldr	r2, [r7, #28]
90003f8e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
90003f92:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
90003f96:	6053      	str	r3, [r2, #4]
            break;
90003f98:	e008      	b.n	90003fac <HAL_PCD_IRQHandler+0x94e>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
90003f9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
90003f9c:	3301      	adds	r3, #1
90003f9e:	627b      	str	r3, [r7, #36]	@ 0x24
90003fa0:	687b      	ldr	r3, [r7, #4]
90003fa2:	791b      	ldrb	r3, [r3, #4]
90003fa4:	461a      	mov	r2, r3
90003fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
90003fa8:	4293      	cmp	r3, r2
90003faa:	d3b3      	bcc.n	90003f14 <HAL_PCD_IRQHandler+0x8b6>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
90003fac:	687b      	ldr	r3, [r7, #4]
90003fae:	681b      	ldr	r3, [r3, #0]
90003fb0:	695a      	ldr	r2, [r3, #20]
90003fb2:	687b      	ldr	r3, [r7, #4]
90003fb4:	681b      	ldr	r3, [r3, #0]
90003fb6:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
90003fba:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
90003fbc:	687b      	ldr	r3, [r7, #4]
90003fbe:	681b      	ldr	r3, [r3, #0]
90003fc0:	4618      	mov	r0, r3
90003fc2:	f003 fb7e 	bl	900076c2 <USB_ReadInterrupts>
90003fc6:	4603      	mov	r3, r0
90003fc8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
90003fcc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
90003fd0:	d10a      	bne.n	90003fe8 <HAL_PCD_IRQHandler+0x98a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
90003fd2:	6878      	ldr	r0, [r7, #4]
90003fd4:	f7fd f87e 	bl	900010d4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
90003fd8:	687b      	ldr	r3, [r7, #4]
90003fda:	681b      	ldr	r3, [r3, #0]
90003fdc:	695a      	ldr	r2, [r3, #20]
90003fde:	687b      	ldr	r3, [r7, #4]
90003fe0:	681b      	ldr	r3, [r3, #0]
90003fe2:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
90003fe6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
90003fe8:	687b      	ldr	r3, [r7, #4]
90003fea:	681b      	ldr	r3, [r3, #0]
90003fec:	4618      	mov	r0, r3
90003fee:	f003 fb68 	bl	900076c2 <USB_ReadInterrupts>
90003ff2:	4603      	mov	r3, r0
90003ff4:	f003 0304 	and.w	r3, r3, #4
90003ff8:	2b04      	cmp	r3, #4
90003ffa:	d115      	bne.n	90004028 <HAL_PCD_IRQHandler+0x9ca>
    {
      RegVal = hpcd->Instance->GOTGINT;
90003ffc:	687b      	ldr	r3, [r7, #4]
90003ffe:	681b      	ldr	r3, [r3, #0]
90004000:	685b      	ldr	r3, [r3, #4]
90004002:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
90004004:	69bb      	ldr	r3, [r7, #24]
90004006:	f003 0304 	and.w	r3, r3, #4
9000400a:	2b00      	cmp	r3, #0
9000400c:	d002      	beq.n	90004014 <HAL_PCD_IRQHandler+0x9b6>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
9000400e:	6878      	ldr	r0, [r7, #4]
90004010:	f7fd f86e 	bl	900010f0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
90004014:	687b      	ldr	r3, [r7, #4]
90004016:	681b      	ldr	r3, [r3, #0]
90004018:	6859      	ldr	r1, [r3, #4]
9000401a:	687b      	ldr	r3, [r7, #4]
9000401c:	681b      	ldr	r3, [r3, #0]
9000401e:	69ba      	ldr	r2, [r7, #24]
90004020:	430a      	orrs	r2, r1
90004022:	605a      	str	r2, [r3, #4]
90004024:	e000      	b.n	90004028 <HAL_PCD_IRQHandler+0x9ca>
      return;
90004026:	bf00      	nop
    }
  }
}
90004028:	3734      	adds	r7, #52	@ 0x34
9000402a:	46bd      	mov	sp, r7
9000402c:	bd90      	pop	{r4, r7, pc}

9000402e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
9000402e:	b580      	push	{r7, lr}
90004030:	b082      	sub	sp, #8
90004032:	af00      	add	r7, sp, #0
90004034:	6078      	str	r0, [r7, #4]
90004036:	460b      	mov	r3, r1
90004038:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
9000403a:	687b      	ldr	r3, [r7, #4]
9000403c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
90004040:	2b01      	cmp	r3, #1
90004042:	d101      	bne.n	90004048 <HAL_PCD_SetAddress+0x1a>
90004044:	2302      	movs	r3, #2
90004046:	e012      	b.n	9000406e <HAL_PCD_SetAddress+0x40>
90004048:	687b      	ldr	r3, [r7, #4]
9000404a:	2201      	movs	r2, #1
9000404c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
90004050:	687b      	ldr	r3, [r7, #4]
90004052:	78fa      	ldrb	r2, [r7, #3]
90004054:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
90004056:	687b      	ldr	r3, [r7, #4]
90004058:	681b      	ldr	r3, [r3, #0]
9000405a:	78fa      	ldrb	r2, [r7, #3]
9000405c:	4611      	mov	r1, r2
9000405e:	4618      	mov	r0, r3
90004060:	f003 fac7 	bl	900075f2 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
90004064:	687b      	ldr	r3, [r7, #4]
90004066:	2200      	movs	r2, #0
90004068:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
9000406c:	2300      	movs	r3, #0
}
9000406e:	4618      	mov	r0, r3
90004070:	3708      	adds	r7, #8
90004072:	46bd      	mov	sp, r7
90004074:	bd80      	pop	{r7, pc}

90004076 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
90004076:	b580      	push	{r7, lr}
90004078:	b084      	sub	sp, #16
9000407a:	af00      	add	r7, sp, #0
9000407c:	6078      	str	r0, [r7, #4]
9000407e:	4608      	mov	r0, r1
90004080:	4611      	mov	r1, r2
90004082:	461a      	mov	r2, r3
90004084:	4603      	mov	r3, r0
90004086:	70fb      	strb	r3, [r7, #3]
90004088:	460b      	mov	r3, r1
9000408a:	803b      	strh	r3, [r7, #0]
9000408c:	4613      	mov	r3, r2
9000408e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
90004090:	2300      	movs	r3, #0
90004092:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
90004094:	f997 3003 	ldrsb.w	r3, [r7, #3]
90004098:	2b00      	cmp	r3, #0
9000409a:	da0f      	bge.n	900040bc <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
9000409c:	78fb      	ldrb	r3, [r7, #3]
9000409e:	f003 020f 	and.w	r2, r3, #15
900040a2:	4613      	mov	r3, r2
900040a4:	00db      	lsls	r3, r3, #3
900040a6:	4413      	add	r3, r2
900040a8:	009b      	lsls	r3, r3, #2
900040aa:	3310      	adds	r3, #16
900040ac:	687a      	ldr	r2, [r7, #4]
900040ae:	4413      	add	r3, r2
900040b0:	3304      	adds	r3, #4
900040b2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
900040b4:	68fb      	ldr	r3, [r7, #12]
900040b6:	2201      	movs	r2, #1
900040b8:	705a      	strb	r2, [r3, #1]
900040ba:	e00f      	b.n	900040dc <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
900040bc:	78fb      	ldrb	r3, [r7, #3]
900040be:	f003 020f 	and.w	r2, r3, #15
900040c2:	4613      	mov	r3, r2
900040c4:	00db      	lsls	r3, r3, #3
900040c6:	4413      	add	r3, r2
900040c8:	009b      	lsls	r3, r3, #2
900040ca:	f503 7314 	add.w	r3, r3, #592	@ 0x250
900040ce:	687a      	ldr	r2, [r7, #4]
900040d0:	4413      	add	r3, r2
900040d2:	3304      	adds	r3, #4
900040d4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
900040d6:	68fb      	ldr	r3, [r7, #12]
900040d8:	2200      	movs	r2, #0
900040da:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
900040dc:	78fb      	ldrb	r3, [r7, #3]
900040de:	f003 030f 	and.w	r3, r3, #15
900040e2:	b2da      	uxtb	r2, r3
900040e4:	68fb      	ldr	r3, [r7, #12]
900040e6:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
900040e8:	883b      	ldrh	r3, [r7, #0]
900040ea:	f3c3 020a 	ubfx	r2, r3, #0, #11
900040ee:	68fb      	ldr	r3, [r7, #12]
900040f0:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
900040f2:	68fb      	ldr	r3, [r7, #12]
900040f4:	78ba      	ldrb	r2, [r7, #2]
900040f6:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
900040f8:	68fb      	ldr	r3, [r7, #12]
900040fa:	785b      	ldrb	r3, [r3, #1]
900040fc:	2b00      	cmp	r3, #0
900040fe:	d004      	beq.n	9000410a <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
90004100:	68fb      	ldr	r3, [r7, #12]
90004102:	781b      	ldrb	r3, [r3, #0]
90004104:	461a      	mov	r2, r3
90004106:	68fb      	ldr	r3, [r7, #12]
90004108:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
9000410a:	78bb      	ldrb	r3, [r7, #2]
9000410c:	2b02      	cmp	r3, #2
9000410e:	d102      	bne.n	90004116 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
90004110:	68fb      	ldr	r3, [r7, #12]
90004112:	2200      	movs	r2, #0
90004114:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
90004116:	687b      	ldr	r3, [r7, #4]
90004118:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
9000411c:	2b01      	cmp	r3, #1
9000411e:	d101      	bne.n	90004124 <HAL_PCD_EP_Open+0xae>
90004120:	2302      	movs	r3, #2
90004122:	e00e      	b.n	90004142 <HAL_PCD_EP_Open+0xcc>
90004124:	687b      	ldr	r3, [r7, #4]
90004126:	2201      	movs	r2, #1
90004128:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
9000412c:	687b      	ldr	r3, [r7, #4]
9000412e:	681b      	ldr	r3, [r3, #0]
90004130:	68f9      	ldr	r1, [r7, #12]
90004132:	4618      	mov	r0, r3
90004134:	f002 fbee 	bl	90006914 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
90004138:	687b      	ldr	r3, [r7, #4]
9000413a:	2200      	movs	r2, #0
9000413c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
90004140:	7afb      	ldrb	r3, [r7, #11]
}
90004142:	4618      	mov	r0, r3
90004144:	3710      	adds	r7, #16
90004146:	46bd      	mov	sp, r7
90004148:	bd80      	pop	{r7, pc}

9000414a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
9000414a:	b580      	push	{r7, lr}
9000414c:	b084      	sub	sp, #16
9000414e:	af00      	add	r7, sp, #0
90004150:	6078      	str	r0, [r7, #4]
90004152:	460b      	mov	r3, r1
90004154:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
90004156:	f997 3003 	ldrsb.w	r3, [r7, #3]
9000415a:	2b00      	cmp	r3, #0
9000415c:	da0f      	bge.n	9000417e <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
9000415e:	78fb      	ldrb	r3, [r7, #3]
90004160:	f003 020f 	and.w	r2, r3, #15
90004164:	4613      	mov	r3, r2
90004166:	00db      	lsls	r3, r3, #3
90004168:	4413      	add	r3, r2
9000416a:	009b      	lsls	r3, r3, #2
9000416c:	3310      	adds	r3, #16
9000416e:	687a      	ldr	r2, [r7, #4]
90004170:	4413      	add	r3, r2
90004172:	3304      	adds	r3, #4
90004174:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
90004176:	68fb      	ldr	r3, [r7, #12]
90004178:	2201      	movs	r2, #1
9000417a:	705a      	strb	r2, [r3, #1]
9000417c:	e00f      	b.n	9000419e <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
9000417e:	78fb      	ldrb	r3, [r7, #3]
90004180:	f003 020f 	and.w	r2, r3, #15
90004184:	4613      	mov	r3, r2
90004186:	00db      	lsls	r3, r3, #3
90004188:	4413      	add	r3, r2
9000418a:	009b      	lsls	r3, r3, #2
9000418c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
90004190:	687a      	ldr	r2, [r7, #4]
90004192:	4413      	add	r3, r2
90004194:	3304      	adds	r3, #4
90004196:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
90004198:	68fb      	ldr	r3, [r7, #12]
9000419a:	2200      	movs	r2, #0
9000419c:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
9000419e:	78fb      	ldrb	r3, [r7, #3]
900041a0:	f003 030f 	and.w	r3, r3, #15
900041a4:	b2da      	uxtb	r2, r3
900041a6:	68fb      	ldr	r3, [r7, #12]
900041a8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
900041aa:	687b      	ldr	r3, [r7, #4]
900041ac:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
900041b0:	2b01      	cmp	r3, #1
900041b2:	d101      	bne.n	900041b8 <HAL_PCD_EP_Close+0x6e>
900041b4:	2302      	movs	r3, #2
900041b6:	e00e      	b.n	900041d6 <HAL_PCD_EP_Close+0x8c>
900041b8:	687b      	ldr	r3, [r7, #4]
900041ba:	2201      	movs	r2, #1
900041bc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
900041c0:	687b      	ldr	r3, [r7, #4]
900041c2:	681b      	ldr	r3, [r3, #0]
900041c4:	68f9      	ldr	r1, [r7, #12]
900041c6:	4618      	mov	r0, r3
900041c8:	f002 fc2c 	bl	90006a24 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
900041cc:	687b      	ldr	r3, [r7, #4]
900041ce:	2200      	movs	r2, #0
900041d0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
900041d4:	2300      	movs	r3, #0
}
900041d6:	4618      	mov	r0, r3
900041d8:	3710      	adds	r7, #16
900041da:	46bd      	mov	sp, r7
900041dc:	bd80      	pop	{r7, pc}

900041de <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
900041de:	b580      	push	{r7, lr}
900041e0:	b086      	sub	sp, #24
900041e2:	af00      	add	r7, sp, #0
900041e4:	60f8      	str	r0, [r7, #12]
900041e6:	607a      	str	r2, [r7, #4]
900041e8:	603b      	str	r3, [r7, #0]
900041ea:	460b      	mov	r3, r1
900041ec:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
900041ee:	7afb      	ldrb	r3, [r7, #11]
900041f0:	f003 020f 	and.w	r2, r3, #15
900041f4:	4613      	mov	r3, r2
900041f6:	00db      	lsls	r3, r3, #3
900041f8:	4413      	add	r3, r2
900041fa:	009b      	lsls	r3, r3, #2
900041fc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
90004200:	68fa      	ldr	r2, [r7, #12]
90004202:	4413      	add	r3, r2
90004204:	3304      	adds	r3, #4
90004206:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
90004208:	697b      	ldr	r3, [r7, #20]
9000420a:	687a      	ldr	r2, [r7, #4]
9000420c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
9000420e:	697b      	ldr	r3, [r7, #20]
90004210:	683a      	ldr	r2, [r7, #0]
90004212:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
90004214:	697b      	ldr	r3, [r7, #20]
90004216:	2200      	movs	r2, #0
90004218:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
9000421a:	697b      	ldr	r3, [r7, #20]
9000421c:	2200      	movs	r2, #0
9000421e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
90004220:	7afb      	ldrb	r3, [r7, #11]
90004222:	f003 030f 	and.w	r3, r3, #15
90004226:	b2da      	uxtb	r2, r3
90004228:	697b      	ldr	r3, [r7, #20]
9000422a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
9000422c:	68fb      	ldr	r3, [r7, #12]
9000422e:	799b      	ldrb	r3, [r3, #6]
90004230:	2b01      	cmp	r3, #1
90004232:	d102      	bne.n	9000423a <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
90004234:	687a      	ldr	r2, [r7, #4]
90004236:	697b      	ldr	r3, [r7, #20]
90004238:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
9000423a:	68fb      	ldr	r3, [r7, #12]
9000423c:	6818      	ldr	r0, [r3, #0]
9000423e:	68fb      	ldr	r3, [r7, #12]
90004240:	799b      	ldrb	r3, [r3, #6]
90004242:	461a      	mov	r2, r3
90004244:	6979      	ldr	r1, [r7, #20]
90004246:	f002 fcc9 	bl	90006bdc <USB_EPStartXfer>

  return HAL_OK;
9000424a:	2300      	movs	r3, #0
}
9000424c:	4618      	mov	r0, r3
9000424e:	3718      	adds	r7, #24
90004250:	46bd      	mov	sp, r7
90004252:	bd80      	pop	{r7, pc}

90004254 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
90004254:	b480      	push	{r7}
90004256:	b083      	sub	sp, #12
90004258:	af00      	add	r7, sp, #0
9000425a:	6078      	str	r0, [r7, #4]
9000425c:	460b      	mov	r3, r1
9000425e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
90004260:	78fb      	ldrb	r3, [r7, #3]
90004262:	f003 020f 	and.w	r2, r3, #15
90004266:	6879      	ldr	r1, [r7, #4]
90004268:	4613      	mov	r3, r2
9000426a:	00db      	lsls	r3, r3, #3
9000426c:	4413      	add	r3, r2
9000426e:	009b      	lsls	r3, r3, #2
90004270:	440b      	add	r3, r1
90004272:	f503 731a 	add.w	r3, r3, #616	@ 0x268
90004276:	681b      	ldr	r3, [r3, #0]
}
90004278:	4618      	mov	r0, r3
9000427a:	370c      	adds	r7, #12
9000427c:	46bd      	mov	sp, r7
9000427e:	f85d 7b04 	ldr.w	r7, [sp], #4
90004282:	4770      	bx	lr

90004284 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
90004284:	b580      	push	{r7, lr}
90004286:	b086      	sub	sp, #24
90004288:	af00      	add	r7, sp, #0
9000428a:	60f8      	str	r0, [r7, #12]
9000428c:	607a      	str	r2, [r7, #4]
9000428e:	603b      	str	r3, [r7, #0]
90004290:	460b      	mov	r3, r1
90004292:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
90004294:	7afb      	ldrb	r3, [r7, #11]
90004296:	f003 020f 	and.w	r2, r3, #15
9000429a:	4613      	mov	r3, r2
9000429c:	00db      	lsls	r3, r3, #3
9000429e:	4413      	add	r3, r2
900042a0:	009b      	lsls	r3, r3, #2
900042a2:	3310      	adds	r3, #16
900042a4:	68fa      	ldr	r2, [r7, #12]
900042a6:	4413      	add	r3, r2
900042a8:	3304      	adds	r3, #4
900042aa:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
900042ac:	697b      	ldr	r3, [r7, #20]
900042ae:	687a      	ldr	r2, [r7, #4]
900042b0:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
900042b2:	697b      	ldr	r3, [r7, #20]
900042b4:	683a      	ldr	r2, [r7, #0]
900042b6:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
900042b8:	697b      	ldr	r3, [r7, #20]
900042ba:	2200      	movs	r2, #0
900042bc:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
900042be:	697b      	ldr	r3, [r7, #20]
900042c0:	2201      	movs	r2, #1
900042c2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
900042c4:	7afb      	ldrb	r3, [r7, #11]
900042c6:	f003 030f 	and.w	r3, r3, #15
900042ca:	b2da      	uxtb	r2, r3
900042cc:	697b      	ldr	r3, [r7, #20]
900042ce:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
900042d0:	68fb      	ldr	r3, [r7, #12]
900042d2:	799b      	ldrb	r3, [r3, #6]
900042d4:	2b01      	cmp	r3, #1
900042d6:	d102      	bne.n	900042de <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
900042d8:	687a      	ldr	r2, [r7, #4]
900042da:	697b      	ldr	r3, [r7, #20]
900042dc:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
900042de:	68fb      	ldr	r3, [r7, #12]
900042e0:	6818      	ldr	r0, [r3, #0]
900042e2:	68fb      	ldr	r3, [r7, #12]
900042e4:	799b      	ldrb	r3, [r3, #6]
900042e6:	461a      	mov	r2, r3
900042e8:	6979      	ldr	r1, [r7, #20]
900042ea:	f002 fc77 	bl	90006bdc <USB_EPStartXfer>

  return HAL_OK;
900042ee:	2300      	movs	r3, #0
}
900042f0:	4618      	mov	r0, r3
900042f2:	3718      	adds	r7, #24
900042f4:	46bd      	mov	sp, r7
900042f6:	bd80      	pop	{r7, pc}

900042f8 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
900042f8:	b580      	push	{r7, lr}
900042fa:	b084      	sub	sp, #16
900042fc:	af00      	add	r7, sp, #0
900042fe:	6078      	str	r0, [r7, #4]
90004300:	460b      	mov	r3, r1
90004302:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
90004304:	78fb      	ldrb	r3, [r7, #3]
90004306:	f003 030f 	and.w	r3, r3, #15
9000430a:	687a      	ldr	r2, [r7, #4]
9000430c:	7912      	ldrb	r2, [r2, #4]
9000430e:	4293      	cmp	r3, r2
90004310:	d901      	bls.n	90004316 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
90004312:	2301      	movs	r3, #1
90004314:	e04f      	b.n	900043b6 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
90004316:	f997 3003 	ldrsb.w	r3, [r7, #3]
9000431a:	2b00      	cmp	r3, #0
9000431c:	da0f      	bge.n	9000433e <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
9000431e:	78fb      	ldrb	r3, [r7, #3]
90004320:	f003 020f 	and.w	r2, r3, #15
90004324:	4613      	mov	r3, r2
90004326:	00db      	lsls	r3, r3, #3
90004328:	4413      	add	r3, r2
9000432a:	009b      	lsls	r3, r3, #2
9000432c:	3310      	adds	r3, #16
9000432e:	687a      	ldr	r2, [r7, #4]
90004330:	4413      	add	r3, r2
90004332:	3304      	adds	r3, #4
90004334:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
90004336:	68fb      	ldr	r3, [r7, #12]
90004338:	2201      	movs	r2, #1
9000433a:	705a      	strb	r2, [r3, #1]
9000433c:	e00d      	b.n	9000435a <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
9000433e:	78fa      	ldrb	r2, [r7, #3]
90004340:	4613      	mov	r3, r2
90004342:	00db      	lsls	r3, r3, #3
90004344:	4413      	add	r3, r2
90004346:	009b      	lsls	r3, r3, #2
90004348:	f503 7314 	add.w	r3, r3, #592	@ 0x250
9000434c:	687a      	ldr	r2, [r7, #4]
9000434e:	4413      	add	r3, r2
90004350:	3304      	adds	r3, #4
90004352:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
90004354:	68fb      	ldr	r3, [r7, #12]
90004356:	2200      	movs	r2, #0
90004358:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
9000435a:	68fb      	ldr	r3, [r7, #12]
9000435c:	2201      	movs	r2, #1
9000435e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
90004360:	78fb      	ldrb	r3, [r7, #3]
90004362:	f003 030f 	and.w	r3, r3, #15
90004366:	b2da      	uxtb	r2, r3
90004368:	68fb      	ldr	r3, [r7, #12]
9000436a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
9000436c:	687b      	ldr	r3, [r7, #4]
9000436e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
90004372:	2b01      	cmp	r3, #1
90004374:	d101      	bne.n	9000437a <HAL_PCD_EP_SetStall+0x82>
90004376:	2302      	movs	r3, #2
90004378:	e01d      	b.n	900043b6 <HAL_PCD_EP_SetStall+0xbe>
9000437a:	687b      	ldr	r3, [r7, #4]
9000437c:	2201      	movs	r2, #1
9000437e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
90004382:	687b      	ldr	r3, [r7, #4]
90004384:	681b      	ldr	r3, [r3, #0]
90004386:	68f9      	ldr	r1, [r7, #12]
90004388:	4618      	mov	r0, r3
9000438a:	f002 ffc8 	bl	9000731e <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
9000438e:	78fb      	ldrb	r3, [r7, #3]
90004390:	f003 030f 	and.w	r3, r3, #15
90004394:	2b00      	cmp	r3, #0
90004396:	d109      	bne.n	900043ac <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
90004398:	687b      	ldr	r3, [r7, #4]
9000439a:	6818      	ldr	r0, [r3, #0]
9000439c:	687b      	ldr	r3, [r7, #4]
9000439e:	7999      	ldrb	r1, [r3, #6]
900043a0:	687b      	ldr	r3, [r7, #4]
900043a2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
900043a6:	461a      	mov	r2, r3
900043a8:	f003 fa50 	bl	9000784c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
900043ac:	687b      	ldr	r3, [r7, #4]
900043ae:	2200      	movs	r2, #0
900043b0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
900043b4:	2300      	movs	r3, #0
}
900043b6:	4618      	mov	r0, r3
900043b8:	3710      	adds	r7, #16
900043ba:	46bd      	mov	sp, r7
900043bc:	bd80      	pop	{r7, pc}

900043be <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
900043be:	b580      	push	{r7, lr}
900043c0:	b084      	sub	sp, #16
900043c2:	af00      	add	r7, sp, #0
900043c4:	6078      	str	r0, [r7, #4]
900043c6:	460b      	mov	r3, r1
900043c8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
900043ca:	78fb      	ldrb	r3, [r7, #3]
900043cc:	f003 030f 	and.w	r3, r3, #15
900043d0:	687a      	ldr	r2, [r7, #4]
900043d2:	7912      	ldrb	r2, [r2, #4]
900043d4:	4293      	cmp	r3, r2
900043d6:	d901      	bls.n	900043dc <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
900043d8:	2301      	movs	r3, #1
900043da:	e042      	b.n	90004462 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
900043dc:	f997 3003 	ldrsb.w	r3, [r7, #3]
900043e0:	2b00      	cmp	r3, #0
900043e2:	da0f      	bge.n	90004404 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
900043e4:	78fb      	ldrb	r3, [r7, #3]
900043e6:	f003 020f 	and.w	r2, r3, #15
900043ea:	4613      	mov	r3, r2
900043ec:	00db      	lsls	r3, r3, #3
900043ee:	4413      	add	r3, r2
900043f0:	009b      	lsls	r3, r3, #2
900043f2:	3310      	adds	r3, #16
900043f4:	687a      	ldr	r2, [r7, #4]
900043f6:	4413      	add	r3, r2
900043f8:	3304      	adds	r3, #4
900043fa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
900043fc:	68fb      	ldr	r3, [r7, #12]
900043fe:	2201      	movs	r2, #1
90004400:	705a      	strb	r2, [r3, #1]
90004402:	e00f      	b.n	90004424 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
90004404:	78fb      	ldrb	r3, [r7, #3]
90004406:	f003 020f 	and.w	r2, r3, #15
9000440a:	4613      	mov	r3, r2
9000440c:	00db      	lsls	r3, r3, #3
9000440e:	4413      	add	r3, r2
90004410:	009b      	lsls	r3, r3, #2
90004412:	f503 7314 	add.w	r3, r3, #592	@ 0x250
90004416:	687a      	ldr	r2, [r7, #4]
90004418:	4413      	add	r3, r2
9000441a:	3304      	adds	r3, #4
9000441c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
9000441e:	68fb      	ldr	r3, [r7, #12]
90004420:	2200      	movs	r2, #0
90004422:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
90004424:	68fb      	ldr	r3, [r7, #12]
90004426:	2200      	movs	r2, #0
90004428:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
9000442a:	78fb      	ldrb	r3, [r7, #3]
9000442c:	f003 030f 	and.w	r3, r3, #15
90004430:	b2da      	uxtb	r2, r3
90004432:	68fb      	ldr	r3, [r7, #12]
90004434:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
90004436:	687b      	ldr	r3, [r7, #4]
90004438:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
9000443c:	2b01      	cmp	r3, #1
9000443e:	d101      	bne.n	90004444 <HAL_PCD_EP_ClrStall+0x86>
90004440:	2302      	movs	r3, #2
90004442:	e00e      	b.n	90004462 <HAL_PCD_EP_ClrStall+0xa4>
90004444:	687b      	ldr	r3, [r7, #4]
90004446:	2201      	movs	r2, #1
90004448:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
9000444c:	687b      	ldr	r3, [r7, #4]
9000444e:	681b      	ldr	r3, [r3, #0]
90004450:	68f9      	ldr	r1, [r7, #12]
90004452:	4618      	mov	r0, r3
90004454:	f002 ffd1 	bl	900073fa <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
90004458:	687b      	ldr	r3, [r7, #4]
9000445a:	2200      	movs	r2, #0
9000445c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
90004460:	2300      	movs	r3, #0
}
90004462:	4618      	mov	r0, r3
90004464:	3710      	adds	r7, #16
90004466:	46bd      	mov	sp, r7
90004468:	bd80      	pop	{r7, pc}

9000446a <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
9000446a:	b580      	push	{r7, lr}
9000446c:	b084      	sub	sp, #16
9000446e:	af00      	add	r7, sp, #0
90004470:	6078      	str	r0, [r7, #4]
90004472:	460b      	mov	r3, r1
90004474:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
90004476:	f997 3003 	ldrsb.w	r3, [r7, #3]
9000447a:	2b00      	cmp	r3, #0
9000447c:	da0c      	bge.n	90004498 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
9000447e:	78fb      	ldrb	r3, [r7, #3]
90004480:	f003 020f 	and.w	r2, r3, #15
90004484:	4613      	mov	r3, r2
90004486:	00db      	lsls	r3, r3, #3
90004488:	4413      	add	r3, r2
9000448a:	009b      	lsls	r3, r3, #2
9000448c:	3310      	adds	r3, #16
9000448e:	687a      	ldr	r2, [r7, #4]
90004490:	4413      	add	r3, r2
90004492:	3304      	adds	r3, #4
90004494:	60fb      	str	r3, [r7, #12]
90004496:	e00c      	b.n	900044b2 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
90004498:	78fb      	ldrb	r3, [r7, #3]
9000449a:	f003 020f 	and.w	r2, r3, #15
9000449e:	4613      	mov	r3, r2
900044a0:	00db      	lsls	r3, r3, #3
900044a2:	4413      	add	r3, r2
900044a4:	009b      	lsls	r3, r3, #2
900044a6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
900044aa:	687a      	ldr	r2, [r7, #4]
900044ac:	4413      	add	r3, r2
900044ae:	3304      	adds	r3, #4
900044b0:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
900044b2:	687b      	ldr	r3, [r7, #4]
900044b4:	681b      	ldr	r3, [r3, #0]
900044b6:	68f9      	ldr	r1, [r7, #12]
900044b8:	4618      	mov	r0, r3
900044ba:	f002 fe33 	bl	90007124 <USB_EPStopXfer>
900044be:	4603      	mov	r3, r0
900044c0:	72fb      	strb	r3, [r7, #11]

  return ret;
900044c2:	7afb      	ldrb	r3, [r7, #11]
}
900044c4:	4618      	mov	r0, r3
900044c6:	3710      	adds	r7, #16
900044c8:	46bd      	mov	sp, r7
900044ca:	bd80      	pop	{r7, pc}

900044cc <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
900044cc:	b580      	push	{r7, lr}
900044ce:	b08a      	sub	sp, #40	@ 0x28
900044d0:	af02      	add	r7, sp, #8
900044d2:	6078      	str	r0, [r7, #4]
900044d4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
900044d6:	687b      	ldr	r3, [r7, #4]
900044d8:	681b      	ldr	r3, [r3, #0]
900044da:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
900044dc:	697b      	ldr	r3, [r7, #20]
900044de:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
900044e0:	683a      	ldr	r2, [r7, #0]
900044e2:	4613      	mov	r3, r2
900044e4:	00db      	lsls	r3, r3, #3
900044e6:	4413      	add	r3, r2
900044e8:	009b      	lsls	r3, r3, #2
900044ea:	3310      	adds	r3, #16
900044ec:	687a      	ldr	r2, [r7, #4]
900044ee:	4413      	add	r3, r2
900044f0:	3304      	adds	r3, #4
900044f2:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
900044f4:	68fb      	ldr	r3, [r7, #12]
900044f6:	695a      	ldr	r2, [r3, #20]
900044f8:	68fb      	ldr	r3, [r7, #12]
900044fa:	691b      	ldr	r3, [r3, #16]
900044fc:	429a      	cmp	r2, r3
900044fe:	d901      	bls.n	90004504 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
90004500:	2301      	movs	r3, #1
90004502:	e06b      	b.n	900045dc <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
90004504:	68fb      	ldr	r3, [r7, #12]
90004506:	691a      	ldr	r2, [r3, #16]
90004508:	68fb      	ldr	r3, [r7, #12]
9000450a:	695b      	ldr	r3, [r3, #20]
9000450c:	1ad3      	subs	r3, r2, r3
9000450e:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
90004510:	68fb      	ldr	r3, [r7, #12]
90004512:	689b      	ldr	r3, [r3, #8]
90004514:	69fa      	ldr	r2, [r7, #28]
90004516:	429a      	cmp	r2, r3
90004518:	d902      	bls.n	90004520 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
9000451a:	68fb      	ldr	r3, [r7, #12]
9000451c:	689b      	ldr	r3, [r3, #8]
9000451e:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
90004520:	69fb      	ldr	r3, [r7, #28]
90004522:	3303      	adds	r3, #3
90004524:	089b      	lsrs	r3, r3, #2
90004526:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
90004528:	e02a      	b.n	90004580 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
9000452a:	68fb      	ldr	r3, [r7, #12]
9000452c:	691a      	ldr	r2, [r3, #16]
9000452e:	68fb      	ldr	r3, [r7, #12]
90004530:	695b      	ldr	r3, [r3, #20]
90004532:	1ad3      	subs	r3, r2, r3
90004534:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
90004536:	68fb      	ldr	r3, [r7, #12]
90004538:	689b      	ldr	r3, [r3, #8]
9000453a:	69fa      	ldr	r2, [r7, #28]
9000453c:	429a      	cmp	r2, r3
9000453e:	d902      	bls.n	90004546 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
90004540:	68fb      	ldr	r3, [r7, #12]
90004542:	689b      	ldr	r3, [r3, #8]
90004544:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
90004546:	69fb      	ldr	r3, [r7, #28]
90004548:	3303      	adds	r3, #3
9000454a:	089b      	lsrs	r3, r3, #2
9000454c:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
9000454e:	68fb      	ldr	r3, [r7, #12]
90004550:	68d9      	ldr	r1, [r3, #12]
90004552:	683b      	ldr	r3, [r7, #0]
90004554:	b2da      	uxtb	r2, r3
90004556:	69fb      	ldr	r3, [r7, #28]
90004558:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
9000455a:	687b      	ldr	r3, [r7, #4]
9000455c:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
9000455e:	9300      	str	r3, [sp, #0]
90004560:	4603      	mov	r3, r0
90004562:	6978      	ldr	r0, [r7, #20]
90004564:	f002 ffaf 	bl	900074c6 <USB_WritePacket>

    ep->xfer_buff  += len;
90004568:	68fb      	ldr	r3, [r7, #12]
9000456a:	68da      	ldr	r2, [r3, #12]
9000456c:	69fb      	ldr	r3, [r7, #28]
9000456e:	441a      	add	r2, r3
90004570:	68fb      	ldr	r3, [r7, #12]
90004572:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
90004574:	68fb      	ldr	r3, [r7, #12]
90004576:	695a      	ldr	r2, [r3, #20]
90004578:	69fb      	ldr	r3, [r7, #28]
9000457a:	441a      	add	r2, r3
9000457c:	68fb      	ldr	r3, [r7, #12]
9000457e:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
90004580:	683b      	ldr	r3, [r7, #0]
90004582:	015a      	lsls	r2, r3, #5
90004584:	693b      	ldr	r3, [r7, #16]
90004586:	4413      	add	r3, r2
90004588:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
9000458c:	699b      	ldr	r3, [r3, #24]
9000458e:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
90004590:	69ba      	ldr	r2, [r7, #24]
90004592:	429a      	cmp	r2, r3
90004594:	d809      	bhi.n	900045aa <PCD_WriteEmptyTxFifo+0xde>
90004596:	68fb      	ldr	r3, [r7, #12]
90004598:	695a      	ldr	r2, [r3, #20]
9000459a:	68fb      	ldr	r3, [r7, #12]
9000459c:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
9000459e:	429a      	cmp	r2, r3
900045a0:	d203      	bcs.n	900045aa <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
900045a2:	68fb      	ldr	r3, [r7, #12]
900045a4:	691b      	ldr	r3, [r3, #16]
900045a6:	2b00      	cmp	r3, #0
900045a8:	d1bf      	bne.n	9000452a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
900045aa:	68fb      	ldr	r3, [r7, #12]
900045ac:	691a      	ldr	r2, [r3, #16]
900045ae:	68fb      	ldr	r3, [r7, #12]
900045b0:	695b      	ldr	r3, [r3, #20]
900045b2:	429a      	cmp	r2, r3
900045b4:	d811      	bhi.n	900045da <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
900045b6:	683b      	ldr	r3, [r7, #0]
900045b8:	f003 030f 	and.w	r3, r3, #15
900045bc:	2201      	movs	r2, #1
900045be:	fa02 f303 	lsl.w	r3, r2, r3
900045c2:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
900045c4:	693b      	ldr	r3, [r7, #16]
900045c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
900045ca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
900045cc:	68bb      	ldr	r3, [r7, #8]
900045ce:	43db      	mvns	r3, r3
900045d0:	6939      	ldr	r1, [r7, #16]
900045d2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
900045d6:	4013      	ands	r3, r2
900045d8:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
900045da:	2300      	movs	r3, #0
}
900045dc:	4618      	mov	r0, r3
900045de:	3720      	adds	r7, #32
900045e0:	46bd      	mov	sp, r7
900045e2:	bd80      	pop	{r7, pc}

900045e4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
900045e4:	b580      	push	{r7, lr}
900045e6:	b088      	sub	sp, #32
900045e8:	af00      	add	r7, sp, #0
900045ea:	6078      	str	r0, [r7, #4]
900045ec:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
900045ee:	687b      	ldr	r3, [r7, #4]
900045f0:	681b      	ldr	r3, [r3, #0]
900045f2:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
900045f4:	69fb      	ldr	r3, [r7, #28]
900045f6:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
900045f8:	69fb      	ldr	r3, [r7, #28]
900045fa:	333c      	adds	r3, #60	@ 0x3c
900045fc:	3304      	adds	r3, #4
900045fe:	681b      	ldr	r3, [r3, #0]
90004600:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
90004602:	683b      	ldr	r3, [r7, #0]
90004604:	015a      	lsls	r2, r3, #5
90004606:	69bb      	ldr	r3, [r7, #24]
90004608:	4413      	add	r3, r2
9000460a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
9000460e:	689b      	ldr	r3, [r3, #8]
90004610:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
90004612:	687b      	ldr	r3, [r7, #4]
90004614:	799b      	ldrb	r3, [r3, #6]
90004616:	2b01      	cmp	r3, #1
90004618:	d17b      	bne.n	90004712 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
9000461a:	693b      	ldr	r3, [r7, #16]
9000461c:	f003 0308 	and.w	r3, r3, #8
90004620:	2b00      	cmp	r3, #0
90004622:	d015      	beq.n	90004650 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
90004624:	697b      	ldr	r3, [r7, #20]
90004626:	4a61      	ldr	r2, [pc, #388]	@ (900047ac <PCD_EP_OutXfrComplete_int+0x1c8>)
90004628:	4293      	cmp	r3, r2
9000462a:	f240 80b9 	bls.w	900047a0 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
9000462e:	693b      	ldr	r3, [r7, #16]
90004630:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
90004634:	2b00      	cmp	r3, #0
90004636:	f000 80b3 	beq.w	900047a0 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
9000463a:	683b      	ldr	r3, [r7, #0]
9000463c:	015a      	lsls	r2, r3, #5
9000463e:	69bb      	ldr	r3, [r7, #24]
90004640:	4413      	add	r3, r2
90004642:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
90004646:	461a      	mov	r2, r3
90004648:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
9000464c:	6093      	str	r3, [r2, #8]
9000464e:	e0a7      	b.n	900047a0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
90004650:	693b      	ldr	r3, [r7, #16]
90004652:	f003 0320 	and.w	r3, r3, #32
90004656:	2b00      	cmp	r3, #0
90004658:	d009      	beq.n	9000466e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
9000465a:	683b      	ldr	r3, [r7, #0]
9000465c:	015a      	lsls	r2, r3, #5
9000465e:	69bb      	ldr	r3, [r7, #24]
90004660:	4413      	add	r3, r2
90004662:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
90004666:	461a      	mov	r2, r3
90004668:	2320      	movs	r3, #32
9000466a:	6093      	str	r3, [r2, #8]
9000466c:	e098      	b.n	900047a0 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
9000466e:	693b      	ldr	r3, [r7, #16]
90004670:	f003 0328 	and.w	r3, r3, #40	@ 0x28
90004674:	2b00      	cmp	r3, #0
90004676:	f040 8093 	bne.w	900047a0 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
9000467a:	697b      	ldr	r3, [r7, #20]
9000467c:	4a4b      	ldr	r2, [pc, #300]	@ (900047ac <PCD_EP_OutXfrComplete_int+0x1c8>)
9000467e:	4293      	cmp	r3, r2
90004680:	d90f      	bls.n	900046a2 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
90004682:	693b      	ldr	r3, [r7, #16]
90004684:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
90004688:	2b00      	cmp	r3, #0
9000468a:	d00a      	beq.n	900046a2 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
9000468c:	683b      	ldr	r3, [r7, #0]
9000468e:	015a      	lsls	r2, r3, #5
90004690:	69bb      	ldr	r3, [r7, #24]
90004692:	4413      	add	r3, r2
90004694:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
90004698:	461a      	mov	r2, r3
9000469a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
9000469e:	6093      	str	r3, [r2, #8]
900046a0:	e07e      	b.n	900047a0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
900046a2:	683a      	ldr	r2, [r7, #0]
900046a4:	4613      	mov	r3, r2
900046a6:	00db      	lsls	r3, r3, #3
900046a8:	4413      	add	r3, r2
900046aa:	009b      	lsls	r3, r3, #2
900046ac:	f503 7314 	add.w	r3, r3, #592	@ 0x250
900046b0:	687a      	ldr	r2, [r7, #4]
900046b2:	4413      	add	r3, r2
900046b4:	3304      	adds	r3, #4
900046b6:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
900046b8:	68fb      	ldr	r3, [r7, #12]
900046ba:	6a1a      	ldr	r2, [r3, #32]
900046bc:	683b      	ldr	r3, [r7, #0]
900046be:	0159      	lsls	r1, r3, #5
900046c0:	69bb      	ldr	r3, [r7, #24]
900046c2:	440b      	add	r3, r1
900046c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
900046c8:	691b      	ldr	r3, [r3, #16]
900046ca:	f3c3 0312 	ubfx	r3, r3, #0, #19
900046ce:	1ad2      	subs	r2, r2, r3
900046d0:	68fb      	ldr	r3, [r7, #12]
900046d2:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
900046d4:	683b      	ldr	r3, [r7, #0]
900046d6:	2b00      	cmp	r3, #0
900046d8:	d114      	bne.n	90004704 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
900046da:	68fb      	ldr	r3, [r7, #12]
900046dc:	691b      	ldr	r3, [r3, #16]
900046de:	2b00      	cmp	r3, #0
900046e0:	d109      	bne.n	900046f6 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
900046e2:	687b      	ldr	r3, [r7, #4]
900046e4:	6818      	ldr	r0, [r3, #0]
900046e6:	687b      	ldr	r3, [r7, #4]
900046e8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
900046ec:	461a      	mov	r2, r3
900046ee:	2101      	movs	r1, #1
900046f0:	f003 f8ac 	bl	9000784c <USB_EP0_OutStart>
900046f4:	e006      	b.n	90004704 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
900046f6:	68fb      	ldr	r3, [r7, #12]
900046f8:	68da      	ldr	r2, [r3, #12]
900046fa:	68fb      	ldr	r3, [r7, #12]
900046fc:	695b      	ldr	r3, [r3, #20]
900046fe:	441a      	add	r2, r3
90004700:	68fb      	ldr	r3, [r7, #12]
90004702:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
90004704:	683b      	ldr	r3, [r7, #0]
90004706:	b2db      	uxtb	r3, r3
90004708:	4619      	mov	r1, r3
9000470a:	6878      	ldr	r0, [r7, #4]
9000470c:	f7fc fc0e 	bl	90000f2c <HAL_PCD_DataOutStageCallback>
90004710:	e046      	b.n	900047a0 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
90004712:	697b      	ldr	r3, [r7, #20]
90004714:	4a26      	ldr	r2, [pc, #152]	@ (900047b0 <PCD_EP_OutXfrComplete_int+0x1cc>)
90004716:	4293      	cmp	r3, r2
90004718:	d124      	bne.n	90004764 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
9000471a:	693b      	ldr	r3, [r7, #16]
9000471c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
90004720:	2b00      	cmp	r3, #0
90004722:	d00a      	beq.n	9000473a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
90004724:	683b      	ldr	r3, [r7, #0]
90004726:	015a      	lsls	r2, r3, #5
90004728:	69bb      	ldr	r3, [r7, #24]
9000472a:	4413      	add	r3, r2
9000472c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
90004730:	461a      	mov	r2, r3
90004732:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
90004736:	6093      	str	r3, [r2, #8]
90004738:	e032      	b.n	900047a0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
9000473a:	693b      	ldr	r3, [r7, #16]
9000473c:	f003 0320 	and.w	r3, r3, #32
90004740:	2b00      	cmp	r3, #0
90004742:	d008      	beq.n	90004756 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
90004744:	683b      	ldr	r3, [r7, #0]
90004746:	015a      	lsls	r2, r3, #5
90004748:	69bb      	ldr	r3, [r7, #24]
9000474a:	4413      	add	r3, r2
9000474c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
90004750:	461a      	mov	r2, r3
90004752:	2320      	movs	r3, #32
90004754:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
90004756:	683b      	ldr	r3, [r7, #0]
90004758:	b2db      	uxtb	r3, r3
9000475a:	4619      	mov	r1, r3
9000475c:	6878      	ldr	r0, [r7, #4]
9000475e:	f7fc fbe5 	bl	90000f2c <HAL_PCD_DataOutStageCallback>
90004762:	e01d      	b.n	900047a0 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
90004764:	683b      	ldr	r3, [r7, #0]
90004766:	2b00      	cmp	r3, #0
90004768:	d114      	bne.n	90004794 <PCD_EP_OutXfrComplete_int+0x1b0>
9000476a:	6879      	ldr	r1, [r7, #4]
9000476c:	683a      	ldr	r2, [r7, #0]
9000476e:	4613      	mov	r3, r2
90004770:	00db      	lsls	r3, r3, #3
90004772:	4413      	add	r3, r2
90004774:	009b      	lsls	r3, r3, #2
90004776:	440b      	add	r3, r1
90004778:	f503 7319 	add.w	r3, r3, #612	@ 0x264
9000477c:	681b      	ldr	r3, [r3, #0]
9000477e:	2b00      	cmp	r3, #0
90004780:	d108      	bne.n	90004794 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
90004782:	687b      	ldr	r3, [r7, #4]
90004784:	6818      	ldr	r0, [r3, #0]
90004786:	687b      	ldr	r3, [r7, #4]
90004788:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
9000478c:	461a      	mov	r2, r3
9000478e:	2100      	movs	r1, #0
90004790:	f003 f85c 	bl	9000784c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
90004794:	683b      	ldr	r3, [r7, #0]
90004796:	b2db      	uxtb	r3, r3
90004798:	4619      	mov	r1, r3
9000479a:	6878      	ldr	r0, [r7, #4]
9000479c:	f7fc fbc6 	bl	90000f2c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
900047a0:	2300      	movs	r3, #0
}
900047a2:	4618      	mov	r0, r3
900047a4:	3720      	adds	r7, #32
900047a6:	46bd      	mov	sp, r7
900047a8:	bd80      	pop	{r7, pc}
900047aa:	bf00      	nop
900047ac:	4f54300a 	.word	0x4f54300a
900047b0:	4f54310a 	.word	0x4f54310a

900047b4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
900047b4:	b580      	push	{r7, lr}
900047b6:	b086      	sub	sp, #24
900047b8:	af00      	add	r7, sp, #0
900047ba:	6078      	str	r0, [r7, #4]
900047bc:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
900047be:	687b      	ldr	r3, [r7, #4]
900047c0:	681b      	ldr	r3, [r3, #0]
900047c2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
900047c4:	697b      	ldr	r3, [r7, #20]
900047c6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
900047c8:	697b      	ldr	r3, [r7, #20]
900047ca:	333c      	adds	r3, #60	@ 0x3c
900047cc:	3304      	adds	r3, #4
900047ce:	681b      	ldr	r3, [r3, #0]
900047d0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
900047d2:	683b      	ldr	r3, [r7, #0]
900047d4:	015a      	lsls	r2, r3, #5
900047d6:	693b      	ldr	r3, [r7, #16]
900047d8:	4413      	add	r3, r2
900047da:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
900047de:	689b      	ldr	r3, [r3, #8]
900047e0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
900047e2:	68fb      	ldr	r3, [r7, #12]
900047e4:	4a15      	ldr	r2, [pc, #84]	@ (9000483c <PCD_EP_OutSetupPacket_int+0x88>)
900047e6:	4293      	cmp	r3, r2
900047e8:	d90e      	bls.n	90004808 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
900047ea:	68bb      	ldr	r3, [r7, #8]
900047ec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
900047f0:	2b00      	cmp	r3, #0
900047f2:	d009      	beq.n	90004808 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
900047f4:	683b      	ldr	r3, [r7, #0]
900047f6:	015a      	lsls	r2, r3, #5
900047f8:	693b      	ldr	r3, [r7, #16]
900047fa:	4413      	add	r3, r2
900047fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
90004800:	461a      	mov	r2, r3
90004802:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
90004806:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
90004808:	6878      	ldr	r0, [r7, #4]
9000480a:	f7fc fb7d 	bl	90000f08 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
9000480e:	68fb      	ldr	r3, [r7, #12]
90004810:	4a0a      	ldr	r2, [pc, #40]	@ (9000483c <PCD_EP_OutSetupPacket_int+0x88>)
90004812:	4293      	cmp	r3, r2
90004814:	d90c      	bls.n	90004830 <PCD_EP_OutSetupPacket_int+0x7c>
90004816:	687b      	ldr	r3, [r7, #4]
90004818:	799b      	ldrb	r3, [r3, #6]
9000481a:	2b01      	cmp	r3, #1
9000481c:	d108      	bne.n	90004830 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
9000481e:	687b      	ldr	r3, [r7, #4]
90004820:	6818      	ldr	r0, [r3, #0]
90004822:	687b      	ldr	r3, [r7, #4]
90004824:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
90004828:	461a      	mov	r2, r3
9000482a:	2101      	movs	r1, #1
9000482c:	f003 f80e 	bl	9000784c <USB_EP0_OutStart>
  }

  return HAL_OK;
90004830:	2300      	movs	r3, #0
}
90004832:	4618      	mov	r0, r3
90004834:	3718      	adds	r7, #24
90004836:	46bd      	mov	sp, r7
90004838:	bd80      	pop	{r7, pc}
9000483a:	bf00      	nop
9000483c:	4f54300a 	.word	0x4f54300a

90004840 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
90004840:	b480      	push	{r7}
90004842:	b085      	sub	sp, #20
90004844:	af00      	add	r7, sp, #0
90004846:	6078      	str	r0, [r7, #4]
90004848:	460b      	mov	r3, r1
9000484a:	70fb      	strb	r3, [r7, #3]
9000484c:	4613      	mov	r3, r2
9000484e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
90004850:	687b      	ldr	r3, [r7, #4]
90004852:	681b      	ldr	r3, [r3, #0]
90004854:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
90004856:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
90004858:	78fb      	ldrb	r3, [r7, #3]
9000485a:	2b00      	cmp	r3, #0
9000485c:	d107      	bne.n	9000486e <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
9000485e:	883b      	ldrh	r3, [r7, #0]
90004860:	0419      	lsls	r1, r3, #16
90004862:	687b      	ldr	r3, [r7, #4]
90004864:	681b      	ldr	r3, [r3, #0]
90004866:	68ba      	ldr	r2, [r7, #8]
90004868:	430a      	orrs	r2, r1
9000486a:	629a      	str	r2, [r3, #40]	@ 0x28
9000486c:	e028      	b.n	900048c0 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
9000486e:	687b      	ldr	r3, [r7, #4]
90004870:	681b      	ldr	r3, [r3, #0]
90004872:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
90004874:	0c1b      	lsrs	r3, r3, #16
90004876:	68ba      	ldr	r2, [r7, #8]
90004878:	4413      	add	r3, r2
9000487a:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
9000487c:	2300      	movs	r3, #0
9000487e:	73fb      	strb	r3, [r7, #15]
90004880:	e00d      	b.n	9000489e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
90004882:	687b      	ldr	r3, [r7, #4]
90004884:	681a      	ldr	r2, [r3, #0]
90004886:	7bfb      	ldrb	r3, [r7, #15]
90004888:	3340      	adds	r3, #64	@ 0x40
9000488a:	009b      	lsls	r3, r3, #2
9000488c:	4413      	add	r3, r2
9000488e:	685b      	ldr	r3, [r3, #4]
90004890:	0c1b      	lsrs	r3, r3, #16
90004892:	68ba      	ldr	r2, [r7, #8]
90004894:	4413      	add	r3, r2
90004896:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
90004898:	7bfb      	ldrb	r3, [r7, #15]
9000489a:	3301      	adds	r3, #1
9000489c:	73fb      	strb	r3, [r7, #15]
9000489e:	7bfa      	ldrb	r2, [r7, #15]
900048a0:	78fb      	ldrb	r3, [r7, #3]
900048a2:	3b01      	subs	r3, #1
900048a4:	429a      	cmp	r2, r3
900048a6:	d3ec      	bcc.n	90004882 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
900048a8:	883b      	ldrh	r3, [r7, #0]
900048aa:	0418      	lsls	r0, r3, #16
900048ac:	687b      	ldr	r3, [r7, #4]
900048ae:	6819      	ldr	r1, [r3, #0]
900048b0:	78fb      	ldrb	r3, [r7, #3]
900048b2:	3b01      	subs	r3, #1
900048b4:	68ba      	ldr	r2, [r7, #8]
900048b6:	4302      	orrs	r2, r0
900048b8:	3340      	adds	r3, #64	@ 0x40
900048ba:	009b      	lsls	r3, r3, #2
900048bc:	440b      	add	r3, r1
900048be:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
900048c0:	2300      	movs	r3, #0
}
900048c2:	4618      	mov	r0, r3
900048c4:	3714      	adds	r7, #20
900048c6:	46bd      	mov	sp, r7
900048c8:	f85d 7b04 	ldr.w	r7, [sp], #4
900048cc:	4770      	bx	lr

900048ce <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
900048ce:	b480      	push	{r7}
900048d0:	b083      	sub	sp, #12
900048d2:	af00      	add	r7, sp, #0
900048d4:	6078      	str	r0, [r7, #4]
900048d6:	460b      	mov	r3, r1
900048d8:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
900048da:	687b      	ldr	r3, [r7, #4]
900048dc:	681b      	ldr	r3, [r3, #0]
900048de:	887a      	ldrh	r2, [r7, #2]
900048e0:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
900048e2:	2300      	movs	r3, #0
}
900048e4:	4618      	mov	r0, r3
900048e6:	370c      	adds	r7, #12
900048e8:	46bd      	mov	sp, r7
900048ea:	f85d 7b04 	ldr.w	r7, [sp], #4
900048ee:	4770      	bx	lr

900048f0 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
900048f0:	b480      	push	{r7}
900048f2:	b085      	sub	sp, #20
900048f4:	af00      	add	r7, sp, #0
900048f6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
900048f8:	687b      	ldr	r3, [r7, #4]
900048fa:	681b      	ldr	r3, [r3, #0]
900048fc:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
900048fe:	687b      	ldr	r3, [r7, #4]
90004900:	2201      	movs	r2, #1
90004902:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
90004906:	687b      	ldr	r3, [r7, #4]
90004908:	2200      	movs	r2, #0
9000490a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
9000490e:	68fb      	ldr	r3, [r7, #12]
90004910:	699b      	ldr	r3, [r3, #24]
90004912:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
90004916:	68fb      	ldr	r3, [r7, #12]
90004918:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
9000491a:	68fb      	ldr	r3, [r7, #12]
9000491c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
9000491e:	4b05      	ldr	r3, [pc, #20]	@ (90004934 <HAL_PCDEx_ActivateLPM+0x44>)
90004920:	4313      	orrs	r3, r2
90004922:	68fa      	ldr	r2, [r7, #12]
90004924:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
90004926:	2300      	movs	r3, #0
}
90004928:	4618      	mov	r0, r3
9000492a:	3714      	adds	r7, #20
9000492c:	46bd      	mov	sp, r7
9000492e:	f85d 7b04 	ldr.w	r7, [sp], #4
90004932:	4770      	bx	lr
90004934:	10000003 	.word	0x10000003

90004938 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
90004938:	b480      	push	{r7}
9000493a:	b083      	sub	sp, #12
9000493c:	af00      	add	r7, sp, #0
9000493e:	6078      	str	r0, [r7, #4]
90004940:	460b      	mov	r3, r1
90004942:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
90004944:	bf00      	nop
90004946:	370c      	adds	r7, #12
90004948:	46bd      	mov	sp, r7
9000494a:	f85d 7b04 	ldr.w	r7, [sp], #4
9000494e:	4770      	bx	lr

90004950 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_EnableUSBVoltageDetector(void)
{
90004950:	b580      	push	{r7, lr}
90004952:	b082      	sub	sp, #8
90004954:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Enable the USB voltage detector */
  SET_BIT(PWR->CSR2, PWR_CSR2_USB33DEN);
90004956:	4b0f      	ldr	r3, [pc, #60]	@ (90004994 <HAL_PWREx_EnableUSBVoltageDetector+0x44>)
90004958:	68db      	ldr	r3, [r3, #12]
9000495a:	4a0e      	ldr	r2, [pc, #56]	@ (90004994 <HAL_PWREx_EnableUSBVoltageDetector+0x44>)
9000495c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
90004960:	60d3      	str	r3, [r2, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
90004962:	f7fc ff59 	bl	90001818 <HAL_GetTick>
90004966:	6078      	str	r0, [r7, #4]

  /* Wait till the USB regulator ready flag is set */
  while ((PWR->CSR2 & PWR_CSR2_USB33RDY) == 0U)
90004968:	e009      	b.n	9000497e <HAL_PWREx_EnableUSBVoltageDetector+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PWR_FLAG_SETTING_DELAY)
9000496a:	f7fc ff55 	bl	90001818 <HAL_GetTick>
9000496e:	4602      	mov	r2, r0
90004970:	687b      	ldr	r3, [r7, #4]
90004972:	1ad3      	subs	r3, r2, r3
90004974:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
90004978:	d901      	bls.n	9000497e <HAL_PWREx_EnableUSBVoltageDetector+0x2e>
    {
      return HAL_ERROR;
9000497a:	2301      	movs	r3, #1
9000497c:	e006      	b.n	9000498c <HAL_PWREx_EnableUSBVoltageDetector+0x3c>
  while ((PWR->CSR2 & PWR_CSR2_USB33RDY) == 0U)
9000497e:	4b05      	ldr	r3, [pc, #20]	@ (90004994 <HAL_PWREx_EnableUSBVoltageDetector+0x44>)
90004980:	68db      	ldr	r3, [r3, #12]
90004982:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
90004986:	2b00      	cmp	r3, #0
90004988:	d0ef      	beq.n	9000496a <HAL_PWREx_EnableUSBVoltageDetector+0x1a>
    }
  }
  return HAL_OK;
9000498a:	2300      	movs	r3, #0
}
9000498c:	4618      	mov	r0, r3
9000498e:	3708      	adds	r7, #8
90004990:	46bd      	mov	sp, r7
90004992:	bd80      	pop	{r7, pc}
90004994:	58024800 	.word	0x58024800

90004998 <HAL_PWREx_EnableUSBHSregulator>:
/**
  * @brief Enable the USB HS regulator.
  * @retval None.
  */
void HAL_PWREx_EnableUSBHSregulator(void)
{
90004998:	b480      	push	{r7}
9000499a:	af00      	add	r7, sp, #0
  /* Enable the USB HS regulator */
  SET_BIT(PWR->CSR2, PWR_CSR2_USBHSREGEN);
9000499c:	4b05      	ldr	r3, [pc, #20]	@ (900049b4 <HAL_PWREx_EnableUSBHSregulator+0x1c>)
9000499e:	68db      	ldr	r3, [r3, #12]
900049a0:	4a04      	ldr	r2, [pc, #16]	@ (900049b4 <HAL_PWREx_EnableUSBHSregulator+0x1c>)
900049a2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
900049a6:	60d3      	str	r3, [r2, #12]
}
900049a8:	bf00      	nop
900049aa:	46bd      	mov	sp, r7
900049ac:	f85d 7b04 	ldr.w	r7, [sp], #4
900049b0:	4770      	bx	lr
900049b2:	bf00      	nop
900049b4:	58024800 	.word	0x58024800

900049b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
900049b8:	b480      	push	{r7}
900049ba:	b08b      	sub	sp, #44	@ 0x2c
900049bc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t prescaler;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
900049be:	4baa      	ldr	r3, [pc, #680]	@ (90004c68 <HAL_RCC_GetSysClockFreq+0x2b0>)
900049c0:	691b      	ldr	r3, [r3, #16]
900049c2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
900049c6:	2b18      	cmp	r3, #24
900049c8:	f200 8136 	bhi.w	90004c38 <HAL_RCC_GetSysClockFreq+0x280>
900049cc:	a201      	add	r2, pc, #4	@ (adr r2, 900049d4 <HAL_RCC_GetSysClockFreq+0x1c>)
900049ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
900049d2:	bf00      	nop
900049d4:	90004a39 	.word	0x90004a39
900049d8:	90004c39 	.word	0x90004c39
900049dc:	90004c39 	.word	0x90004c39
900049e0:	90004c39 	.word	0x90004c39
900049e4:	90004c39 	.word	0x90004c39
900049e8:	90004c39 	.word	0x90004c39
900049ec:	90004c39 	.word	0x90004c39
900049f0:	90004c39 	.word	0x90004c39
900049f4:	90004a5f 	.word	0x90004a5f
900049f8:	90004c39 	.word	0x90004c39
900049fc:	90004c39 	.word	0x90004c39
90004a00:	90004c39 	.word	0x90004c39
90004a04:	90004c39 	.word	0x90004c39
90004a08:	90004c39 	.word	0x90004c39
90004a0c:	90004c39 	.word	0x90004c39
90004a10:	90004c39 	.word	0x90004c39
90004a14:	90004a65 	.word	0x90004a65
90004a18:	90004c39 	.word	0x90004c39
90004a1c:	90004c39 	.word	0x90004c39
90004a20:	90004c39 	.word	0x90004c39
90004a24:	90004c39 	.word	0x90004c39
90004a28:	90004c39 	.word	0x90004c39
90004a2c:	90004c39 	.word	0x90004c39
90004a30:	90004c39 	.word	0x90004c39
90004a34:	90004a6b 	.word	0x90004a6b
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */

      if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
90004a38:	4b8b      	ldr	r3, [pc, #556]	@ (90004c68 <HAL_RCC_GetSysClockFreq+0x2b0>)
90004a3a:	681b      	ldr	r3, [r3, #0]
90004a3c:	f003 0320 	and.w	r3, r3, #32
90004a40:	2b00      	cmp	r3, #0
90004a42:	d009      	beq.n	90004a58 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
90004a44:	4b88      	ldr	r3, [pc, #544]	@ (90004c68 <HAL_RCC_GetSysClockFreq+0x2b0>)
90004a46:	681b      	ldr	r3, [r3, #0]
90004a48:	08db      	lsrs	r3, r3, #3
90004a4a:	f003 0303 	and.w	r3, r3, #3
90004a4e:	4a87      	ldr	r2, [pc, #540]	@ (90004c6c <HAL_RCC_GetSysClockFreq+0x2b4>)
90004a50:	fa22 f303 	lsr.w	r3, r2, r3
90004a54:	623b      	str	r3, [r7, #32]
      {
        /* Can't retrieve HSIDIV value */
        sysclockfreq = 0U;
      }

      break;
90004a56:	e0f2      	b.n	90004c3e <HAL_RCC_GetSysClockFreq+0x286>
        sysclockfreq = 0U;
90004a58:	2300      	movs	r3, #0
90004a5a:	623b      	str	r3, [r7, #32]
      break;
90004a5c:	e0ef      	b.n	90004c3e <HAL_RCC_GetSysClockFreq+0x286>

    case RCC_SYSCLKSOURCE_STATUS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
90004a5e:	4b84      	ldr	r3, [pc, #528]	@ (90004c70 <HAL_RCC_GetSysClockFreq+0x2b8>)
90004a60:	623b      	str	r3, [r7, #32]
      break;
90004a62:	e0ec      	b.n	90004c3e <HAL_RCC_GetSysClockFreq+0x286>

    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
90004a64:	4b83      	ldr	r3, [pc, #524]	@ (90004c74 <HAL_RCC_GetSysClockFreq+0x2bc>)
90004a66:	623b      	str	r3, [r7, #32]
      break;
90004a68:	e0e9      	b.n	90004c3e <HAL_RCC_GetSysClockFreq+0x286>
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
90004a6a:	4b7f      	ldr	r3, [pc, #508]	@ (90004c68 <HAL_RCC_GetSysClockFreq+0x2b0>)
90004a6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
90004a6e:	f003 0303 	and.w	r3, r3, #3
90004a72:	61fb      	str	r3, [r7, #28]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos)  ;
90004a74:	4b7c      	ldr	r3, [pc, #496]	@ (90004c68 <HAL_RCC_GetSysClockFreq+0x2b0>)
90004a76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
90004a78:	091b      	lsrs	r3, r3, #4
90004a7a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
90004a7e:	61bb      	str	r3, [r7, #24]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
90004a80:	4b79      	ldr	r3, [pc, #484]	@ (90004c68 <HAL_RCC_GetSysClockFreq+0x2b0>)
90004a82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
90004a84:	f003 0301 	and.w	r3, r3, #1
90004a88:	617b      	str	r3, [r7, #20]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN) >> 3));
90004a8a:	4b77      	ldr	r3, [pc, #476]	@ (90004c68 <HAL_RCC_GetSysClockFreq+0x2b0>)
90004a8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
90004a8e:	08db      	lsrs	r3, r3, #3
90004a90:	f3c3 030c 	ubfx	r3, r3, #0, #13
90004a94:	697a      	ldr	r2, [r7, #20]
90004a96:	fb02 f303 	mul.w	r3, r2, r3
90004a9a:	ee07 3a90 	vmov	s15, r3
90004a9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
90004aa2:	edc7 7a04 	vstr	s15, [r7, #16]

      if (pllm != 0U)
90004aa6:	69bb      	ldr	r3, [r7, #24]
90004aa8:	2b00      	cmp	r3, #0
90004aaa:	f000 80c2 	beq.w	90004c32 <HAL_RCC_GetSysClockFreq+0x27a>
      {
        switch (pllsource)
90004aae:	69fb      	ldr	r3, [r7, #28]
90004ab0:	2b02      	cmp	r3, #2
90004ab2:	d064      	beq.n	90004b7e <HAL_RCC_GetSysClockFreq+0x1c6>
90004ab4:	69fb      	ldr	r3, [r7, #28]
90004ab6:	2b02      	cmp	r3, #2
90004ab8:	f200 8083 	bhi.w	90004bc2 <HAL_RCC_GetSysClockFreq+0x20a>
90004abc:	69fb      	ldr	r3, [r7, #28]
90004abe:	2b00      	cmp	r3, #0
90004ac0:	d003      	beq.n	90004aca <HAL_RCC_GetSysClockFreq+0x112>
90004ac2:	69fb      	ldr	r3, [r7, #28]
90004ac4:	2b01      	cmp	r3, #1
90004ac6:	d038      	beq.n	90004b3a <HAL_RCC_GetSysClockFreq+0x182>
90004ac8:	e07b      	b.n	90004bc2 <HAL_RCC_GetSysClockFreq+0x20a>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
90004aca:	4b67      	ldr	r3, [pc, #412]	@ (90004c68 <HAL_RCC_GetSysClockFreq+0x2b0>)
90004acc:	681b      	ldr	r3, [r3, #0]
90004ace:	f003 0320 	and.w	r3, r3, #32
90004ad2:	2b00      	cmp	r3, #0
90004ad4:	d02d      	beq.n	90004b32 <HAL_RCC_GetSysClockFreq+0x17a>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
90004ad6:	4b64      	ldr	r3, [pc, #400]	@ (90004c68 <HAL_RCC_GetSysClockFreq+0x2b0>)
90004ad8:	681b      	ldr	r3, [r3, #0]
90004ada:	08db      	lsrs	r3, r3, #3
90004adc:	f003 0303 	and.w	r3, r3, #3
90004ae0:	4a62      	ldr	r2, [pc, #392]	@ (90004c6c <HAL_RCC_GetSysClockFreq+0x2b4>)
90004ae2:	fa22 f303 	lsr.w	r3, r2, r3
90004ae6:	60fb      	str	r3, [r7, #12]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
90004ae8:	68fb      	ldr	r3, [r7, #12]
90004aea:	ee07 3a90 	vmov	s15, r3
90004aee:	eef8 6a67 	vcvt.f32.u32	s13, s15
90004af2:	69bb      	ldr	r3, [r7, #24]
90004af4:	ee07 3a90 	vmov	s15, r3
90004af8:	eef8 7a67 	vcvt.f32.u32	s15, s15
90004afc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
90004b00:	4b59      	ldr	r3, [pc, #356]	@ (90004c68 <HAL_RCC_GetSysClockFreq+0x2b0>)
90004b02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
90004b04:	f3c3 0308 	ubfx	r3, r3, #0, #9
90004b08:	ee07 3a90 	vmov	s15, r3
90004b0c:	eef8 6a67 	vcvt.f32.u32	s13, s15
90004b10:	ed97 6a04 	vldr	s12, [r7, #16]
90004b14:	eddf 5a58 	vldr	s11, [pc, #352]	@ 90004c78 <HAL_RCC_GetSysClockFreq+0x2c0>
90004b18:	eec6 7a25 	vdiv.f32	s15, s12, s11
90004b1c:	ee76 7aa7 	vadd.f32	s15, s13, s15
90004b20:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
90004b24:	ee77 7aa6 	vadd.f32	s15, s15, s13
90004b28:	ee67 7a27 	vmul.f32	s15, s14, s15
90004b2c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            else
            {
              /* Can't retrieve HSIDIV value */
              pllvco = (float_t)0;
            }
            break;
90004b30:	e069      	b.n	90004c06 <HAL_RCC_GetSysClockFreq+0x24e>
              pllvco = (float_t)0;
90004b32:	f04f 0300 	mov.w	r3, #0
90004b36:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
90004b38:	e065      	b.n	90004c06 <HAL_RCC_GetSysClockFreq+0x24e>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
90004b3a:	69bb      	ldr	r3, [r7, #24]
90004b3c:	ee07 3a90 	vmov	s15, r3
90004b40:	eef8 7a67 	vcvt.f32.u32	s15, s15
90004b44:	eddf 6a4d 	vldr	s13, [pc, #308]	@ 90004c7c <HAL_RCC_GetSysClockFreq+0x2c4>
90004b48:	ee86 7aa7 	vdiv.f32	s14, s13, s15
90004b4c:	4b46      	ldr	r3, [pc, #280]	@ (90004c68 <HAL_RCC_GetSysClockFreq+0x2b0>)
90004b4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
90004b50:	f3c3 0308 	ubfx	r3, r3, #0, #9
90004b54:	ee07 3a90 	vmov	s15, r3
90004b58:	eef8 6a67 	vcvt.f32.u32	s13, s15
90004b5c:	ed97 6a04 	vldr	s12, [r7, #16]
90004b60:	eddf 5a45 	vldr	s11, [pc, #276]	@ 90004c78 <HAL_RCC_GetSysClockFreq+0x2c0>
90004b64:	eec6 7a25 	vdiv.f32	s15, s12, s11
90004b68:	ee76 7aa7 	vadd.f32	s15, s13, s15
90004b6c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
90004b70:	ee77 7aa6 	vadd.f32	s15, s15, s13
90004b74:	ee67 7a27 	vmul.f32	s15, s14, s15
90004b78:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            break;
90004b7c:	e043      	b.n	90004c06 <HAL_RCC_GetSysClockFreq+0x24e>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
90004b7e:	69bb      	ldr	r3, [r7, #24]
90004b80:	ee07 3a90 	vmov	s15, r3
90004b84:	eef8 7a67 	vcvt.f32.u32	s15, s15
90004b88:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 90004c80 <HAL_RCC_GetSysClockFreq+0x2c8>
90004b8c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
90004b90:	4b35      	ldr	r3, [pc, #212]	@ (90004c68 <HAL_RCC_GetSysClockFreq+0x2b0>)
90004b92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
90004b94:	f3c3 0308 	ubfx	r3, r3, #0, #9
90004b98:	ee07 3a90 	vmov	s15, r3
90004b9c:	eef8 6a67 	vcvt.f32.u32	s13, s15
90004ba0:	ed97 6a04 	vldr	s12, [r7, #16]
90004ba4:	eddf 5a34 	vldr	s11, [pc, #208]	@ 90004c78 <HAL_RCC_GetSysClockFreq+0x2c0>
90004ba8:	eec6 7a25 	vdiv.f32	s15, s12, s11
90004bac:	ee76 7aa7 	vadd.f32	s15, s13, s15
90004bb0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
90004bb4:	ee77 7aa6 	vadd.f32	s15, s15, s13
90004bb8:	ee67 7a27 	vmul.f32	s15, s14, s15
90004bbc:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            break;
90004bc0:	e021      	b.n	90004c06 <HAL_RCC_GetSysClockFreq+0x24e>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
90004bc2:	69bb      	ldr	r3, [r7, #24]
90004bc4:	ee07 3a90 	vmov	s15, r3
90004bc8:	eef8 7a67 	vcvt.f32.u32	s15, s15
90004bcc:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 90004c7c <HAL_RCC_GetSysClockFreq+0x2c4>
90004bd0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
90004bd4:	4b24      	ldr	r3, [pc, #144]	@ (90004c68 <HAL_RCC_GetSysClockFreq+0x2b0>)
90004bd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
90004bd8:	f3c3 0308 	ubfx	r3, r3, #0, #9
90004bdc:	ee07 3a90 	vmov	s15, r3
90004be0:	eef8 6a67 	vcvt.f32.u32	s13, s15
90004be4:	ed97 6a04 	vldr	s12, [r7, #16]
90004be8:	eddf 5a23 	vldr	s11, [pc, #140]	@ 90004c78 <HAL_RCC_GetSysClockFreq+0x2c0>
90004bec:	eec6 7a25 	vdiv.f32	s15, s12, s11
90004bf0:	ee76 7aa7 	vadd.f32	s15, s13, s15
90004bf4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
90004bf8:	ee77 7aa6 	vadd.f32	s15, s15, s13
90004bfc:	ee67 7a27 	vmul.f32	s15, s14, s15
90004c00:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            break;
90004c04:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVP) >> RCC_PLL1DIVR1_DIVP_Pos) + 1U) ;
90004c06:	4b18      	ldr	r3, [pc, #96]	@ (90004c68 <HAL_RCC_GetSysClockFreq+0x2b0>)
90004c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
90004c0a:	0a5b      	lsrs	r3, r3, #9
90004c0c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
90004c10:	3301      	adds	r3, #1
90004c12:	60bb      	str	r3, [r7, #8]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
90004c14:	68bb      	ldr	r3, [r7, #8]
90004c16:	ee07 3a90 	vmov	s15, r3
90004c1a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
90004c1e:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
90004c22:	eec6 7a87 	vdiv.f32	s15, s13, s14
90004c26:	eefc 7ae7 	vcvt.u32.f32	s15, s15
90004c2a:	ee17 3a90 	vmov	r3, s15
90004c2e:	623b      	str	r3, [r7, #32]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
90004c30:	e005      	b.n	90004c3e <HAL_RCC_GetSysClockFreq+0x286>
        sysclockfreq = 0U;
90004c32:	2300      	movs	r3, #0
90004c34:	623b      	str	r3, [r7, #32]
      break;
90004c36:	e002      	b.n	90004c3e <HAL_RCC_GetSysClockFreq+0x286>

    default:
      sysclockfreq = CSI_VALUE;
90004c38:	4b0d      	ldr	r3, [pc, #52]	@ (90004c70 <HAL_RCC_GetSysClockFreq+0x2b8>)
90004c3a:	623b      	str	r3, [r7, #32]
      break;
90004c3c:	bf00      	nop
  }

  prescaler = RCC->CDCFGR & RCC_CDCFGR_CPRE;
90004c3e:	4b0a      	ldr	r3, [pc, #40]	@ (90004c68 <HAL_RCC_GetSysClockFreq+0x2b0>)
90004c40:	699b      	ldr	r3, [r3, #24]
90004c42:	f003 030f 	and.w	r3, r3, #15
90004c46:	607b      	str	r3, [r7, #4]
  if (prescaler >= 8U)
90004c48:	687b      	ldr	r3, [r7, #4]
90004c4a:	2b07      	cmp	r3, #7
90004c4c:	d905      	bls.n	90004c5a <HAL_RCC_GetSysClockFreq+0x2a2>
  {
    sysclockfreq = sysclockfreq >> (prescaler - RCC_CDCFGR_CPRE_3 + 1U);
90004c4e:	687b      	ldr	r3, [r7, #4]
90004c50:	3b07      	subs	r3, #7
90004c52:	6a3a      	ldr	r2, [r7, #32]
90004c54:	fa22 f303 	lsr.w	r3, r2, r3
90004c58:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
90004c5a:	6a3b      	ldr	r3, [r7, #32]
}
90004c5c:	4618      	mov	r0, r3
90004c5e:	372c      	adds	r7, #44	@ 0x2c
90004c60:	46bd      	mov	sp, r7
90004c62:	f85d 7b04 	ldr.w	r7, [sp], #4
90004c66:	4770      	bx	lr
90004c68:	58024400 	.word	0x58024400
90004c6c:	03d09000 	.word	0x03d09000
90004c70:	003d0900 	.word	0x003d0900
90004c74:	016e3600 	.word	0x016e3600
90004c78:	46000000 	.word	0x46000000
90004c7c:	4a742400 	.word	0x4a742400
90004c80:	4bb71b00 	.word	0x4bb71b00

90004c84 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
90004c84:	b580      	push	{r7, lr}
90004c86:	b084      	sub	sp, #16
90004c88:	af00      	add	r7, sp, #0
  uint32_t clock;
  uint32_t prescaler;
  const uint8_t AHBPrescTable[8] = {1U, 2U, 3U, 4U, 6U, 7U, 8U, 9U};
90004c8a:	4a10      	ldr	r2, [pc, #64]	@ (90004ccc <HAL_RCC_GetHCLKFreq+0x48>)
90004c8c:	463b      	mov	r3, r7
90004c8e:	e892 0003 	ldmia.w	r2, {r0, r1}
90004c92:	e883 0003 	stmia.w	r3, {r0, r1}

  /* SysClk */
  clock = HAL_RCC_GetSysClockFreq();
90004c96:	f7ff fe8f 	bl	900049b8 <HAL_RCC_GetSysClockFreq>
90004c9a:	60f8      	str	r0, [r7, #12]
  /* Bus matrix divider */
  prescaler = (RCC->BMCFGR & RCC_BMCFGR_BMPRE) >> RCC_BMCFGR_BMPRE_Pos;
90004c9c:	4b0c      	ldr	r3, [pc, #48]	@ (90004cd0 <HAL_RCC_GetHCLKFreq+0x4c>)
90004c9e:	69db      	ldr	r3, [r3, #28]
90004ca0:	f003 030f 	and.w	r3, r3, #15
90004ca4:	60bb      	str	r3, [r7, #8]
  if (prescaler >= 8U)
90004ca6:	68bb      	ldr	r3, [r7, #8]
90004ca8:	2b07      	cmp	r3, #7
90004caa:	d909      	bls.n	90004cc0 <HAL_RCC_GetHCLKFreq+0x3c>
  {
    clock = clock >> AHBPrescTable[prescaler - 8U];
90004cac:	68bb      	ldr	r3, [r7, #8]
90004cae:	3b08      	subs	r3, #8
90004cb0:	3310      	adds	r3, #16
90004cb2:	443b      	add	r3, r7
90004cb4:	f813 3c10 	ldrb.w	r3, [r3, #-16]
90004cb8:	461a      	mov	r2, r3
90004cba:	68fb      	ldr	r3, [r7, #12]
90004cbc:	40d3      	lsrs	r3, r2
90004cbe:	60fb      	str	r3, [r7, #12]
  }
  return (clock);
90004cc0:	68fb      	ldr	r3, [r7, #12]
}
90004cc2:	4618      	mov	r0, r3
90004cc4:	3710      	adds	r7, #16
90004cc6:	46bd      	mov	sp, r7
90004cc8:	bd80      	pop	{r7, pc}
90004cca:	bf00      	nop
90004ccc:	9000a31c 	.word	0x9000a31c
90004cd0:	58024400 	.word	0x58024400

90004cd4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
90004cd4:	b580      	push	{r7, lr}
90004cd6:	b086      	sub	sp, #24
90004cd8:	af00      	add	r7, sp, #0
90004cda:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
90004cdc:	2300      	movs	r3, #0
90004cde:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
90004ce0:	2300      	movs	r3, #0
90004ce2:	75bb      	strb	r3, [r7, #22]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- RTC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
90004ce4:	687b      	ldr	r3, [r7, #4]
90004ce6:	681b      	ldr	r3, [r3, #0]
90004ce8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
90004cec:	2b00      	cmp	r3, #0
90004cee:	f000 8081 	beq.w	90004df4 <HAL_RCCEx_PeriphCLKConfig+0x120>
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As the RTC clock source selection can be changed only if the Backup Domain is reset */
    /* reset the Backup domain only if the RTC Clock source selection is modified from default reset value */
    tmpreg = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
90004cf2:	4b8c      	ldr	r3, [pc, #560]	@ (90004f24 <HAL_RCCEx_PeriphCLKConfig+0x250>)
90004cf4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
90004cf6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
90004cfa:	613b      	str	r3, [r7, #16]

    if ((tmpreg != RCC_RTCCLKSOURCE_DISABLE) && (tmpreg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
90004cfc:	693b      	ldr	r3, [r7, #16]
90004cfe:	2b00      	cmp	r3, #0
90004d00:	d029      	beq.n	90004d56 <HAL_RCCEx_PeriphCLKConfig+0x82>
90004d02:	687b      	ldr	r3, [r7, #4]
90004d04:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
90004d06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
90004d0a:	693a      	ldr	r2, [r7, #16]
90004d0c:	429a      	cmp	r2, r3
90004d0e:	d022      	beq.n	90004d56 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
90004d10:	4b85      	ldr	r3, [pc, #532]	@ (90004f28 <HAL_RCCEx_PeriphCLKConfig+0x254>)
90004d12:	681b      	ldr	r3, [r3, #0]
90004d14:	4a84      	ldr	r2, [pc, #528]	@ (90004f28 <HAL_RCCEx_PeriphCLKConfig+0x254>)
90004d16:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
90004d1a:	6013      	str	r3, [r2, #0]

      /* Read back to check Backup domain enabled */
      if (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
90004d1c:	4b82      	ldr	r3, [pc, #520]	@ (90004f28 <HAL_RCCEx_PeriphCLKConfig+0x254>)
90004d1e:	681b      	ldr	r3, [r3, #0]
90004d20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
90004d24:	2b00      	cmp	r3, #0
90004d26:	d102      	bne.n	90004d2e <HAL_RCCEx_PeriphCLKConfig+0x5a>
      {
        ret = HAL_ERROR;
90004d28:	2301      	movs	r3, #1
90004d2a:	75fb      	strb	r3, [r7, #23]
90004d2c:	e013      	b.n	90004d56 <HAL_RCCEx_PeriphCLKConfig+0x82>
      }
      else
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        /* excepted the RTC clock source selection that will be changed */
        tmpreg = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
90004d2e:	4b7d      	ldr	r3, [pc, #500]	@ (90004f24 <HAL_RCCEx_PeriphCLKConfig+0x250>)
90004d30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
90004d32:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
90004d36:	613b      	str	r3, [r7, #16]
        __HAL_RCC_BACKUPRESET_FORCE();
90004d38:	4b7a      	ldr	r3, [pc, #488]	@ (90004f24 <HAL_RCCEx_PeriphCLKConfig+0x250>)
90004d3a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
90004d3c:	4a79      	ldr	r2, [pc, #484]	@ (90004f24 <HAL_RCCEx_PeriphCLKConfig+0x250>)
90004d3e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
90004d42:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
90004d44:	4b77      	ldr	r3, [pc, #476]	@ (90004f24 <HAL_RCCEx_PeriphCLKConfig+0x250>)
90004d46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
90004d48:	4a76      	ldr	r2, [pc, #472]	@ (90004f24 <HAL_RCCEx_PeriphCLKConfig+0x250>)
90004d4a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
90004d4e:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the content of BDCR register */
        WRITE_REG(RCC->BDCR, tmpreg);
90004d50:	4a74      	ldr	r2, [pc, #464]	@ (90004f24 <HAL_RCCEx_PeriphCLKConfig+0x250>)
90004d52:	693b      	ldr	r3, [r7, #16]
90004d54:	6713      	str	r3, [r2, #112]	@ 0x70
      }
    }

    if (ret == HAL_OK)
90004d56:	7dfb      	ldrb	r3, [r7, #23]
90004d58:	2b00      	cmp	r3, #0
90004d5a:	d149      	bne.n	90004df0 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
90004d5c:	687b      	ldr	r3, [r7, #4]
90004d5e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
90004d60:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
90004d64:	d115      	bne.n	90004d92 <HAL_RCCEx_PeriphCLKConfig+0xbe>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
90004d66:	f7fc fd57 	bl	90001818 <HAL_GetTick>
90004d6a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
90004d6c:	e00b      	b.n	90004d86 <HAL_RCCEx_PeriphCLKConfig+0xb2>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
90004d6e:	f7fc fd53 	bl	90001818 <HAL_GetTick>
90004d72:	4602      	mov	r2, r0
90004d74:	68fb      	ldr	r3, [r7, #12]
90004d76:	1ad3      	subs	r3, r2, r3
90004d78:	f241 3288 	movw	r2, #5000	@ 0x1388
90004d7c:	4293      	cmp	r3, r2
90004d7e:	d902      	bls.n	90004d86 <HAL_RCCEx_PeriphCLKConfig+0xb2>
          {
            ret = HAL_TIMEOUT;
90004d80:	2303      	movs	r3, #3
90004d82:	75fb      	strb	r3, [r7, #23]
            break;
90004d84:	e005      	b.n	90004d92 <HAL_RCCEx_PeriphCLKConfig+0xbe>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
90004d86:	4b67      	ldr	r3, [pc, #412]	@ (90004f24 <HAL_RCCEx_PeriphCLKConfig+0x250>)
90004d88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
90004d8a:	f003 0302 	and.w	r3, r3, #2
90004d8e:	2b00      	cmp	r3, #0
90004d90:	d0ed      	beq.n	90004d6e <HAL_RCCEx_PeriphCLKConfig+0x9a>
          }
        }
      }

      if (ret == HAL_OK)
90004d92:	7dfb      	ldrb	r3, [r7, #23]
90004d94:	2b00      	cmp	r3, #0
90004d96:	d128      	bne.n	90004dea <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
90004d98:	687b      	ldr	r3, [r7, #4]
90004d9a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
90004d9c:	f403 337c 	and.w	r3, r3, #258048	@ 0x3f000
90004da0:	2b00      	cmp	r3, #0
90004da2:	d00c      	beq.n	90004dbe <HAL_RCCEx_PeriphCLKConfig+0xea>
90004da4:	4b5f      	ldr	r3, [pc, #380]	@ (90004f24 <HAL_RCCEx_PeriphCLKConfig+0x250>)
90004da6:	691b      	ldr	r3, [r3, #16]
90004da8:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
90004dac:	687b      	ldr	r3, [r7, #4]
90004dae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
90004db0:	0919      	lsrs	r1, r3, #4
90004db2:	4b5e      	ldr	r3, [pc, #376]	@ (90004f2c <HAL_RCCEx_PeriphCLKConfig+0x258>)
90004db4:	400b      	ands	r3, r1
90004db6:	495b      	ldr	r1, [pc, #364]	@ (90004f24 <HAL_RCCEx_PeriphCLKConfig+0x250>)
90004db8:	4313      	orrs	r3, r2
90004dba:	610b      	str	r3, [r1, #16]
90004dbc:	e005      	b.n	90004dca <HAL_RCCEx_PeriphCLKConfig+0xf6>
90004dbe:	4b59      	ldr	r3, [pc, #356]	@ (90004f24 <HAL_RCCEx_PeriphCLKConfig+0x250>)
90004dc0:	691b      	ldr	r3, [r3, #16]
90004dc2:	4a58      	ldr	r2, [pc, #352]	@ (90004f24 <HAL_RCCEx_PeriphCLKConfig+0x250>)
90004dc4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
90004dc8:	6113      	str	r3, [r2, #16]
90004dca:	4b56      	ldr	r3, [pc, #344]	@ (90004f24 <HAL_RCCEx_PeriphCLKConfig+0x250>)
90004dcc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
90004dce:	687b      	ldr	r3, [r7, #4]
90004dd0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
90004dd2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
90004dd6:	4953      	ldr	r1, [pc, #332]	@ (90004f24 <HAL_RCCEx_PeriphCLKConfig+0x250>)
90004dd8:	4313      	orrs	r3, r2
90004dda:	670b      	str	r3, [r1, #112]	@ 0x70
        __HAL_RCC_RTC_ENABLE();
90004ddc:	4b51      	ldr	r3, [pc, #324]	@ (90004f24 <HAL_RCCEx_PeriphCLKConfig+0x250>)
90004dde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
90004de0:	4a50      	ldr	r2, [pc, #320]	@ (90004f24 <HAL_RCCEx_PeriphCLKConfig+0x250>)
90004de2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
90004de6:	6713      	str	r3, [r2, #112]	@ 0x70
90004de8:	e004      	b.n	90004df4 <HAL_RCCEx_PeriphCLKConfig+0x120>
      }
      else
      {
        /* set overall return value */
        status = ret;
90004dea:	7dfb      	ldrb	r3, [r7, #23]
90004dec:	75bb      	strb	r3, [r7, #22]
90004dee:	e001      	b.n	90004df4 <HAL_RCCEx_PeriphCLKConfig+0x120>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
90004df0:	7dfb      	ldrb	r3, [r7, #23]
90004df2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- FMC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
90004df4:	687b      	ldr	r3, [r7, #4]
90004df6:	681b      	ldr	r3, [r3, #0]
90004df8:	f003 0301 	and.w	r3, r3, #1
90004dfc:	2b00      	cmp	r3, #0
90004dfe:	d030      	beq.n	90004e62 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMCCLKSOURCE(PeriphClkInit->FmcClockSelection));

    switch (PeriphClkInit->FmcClockSelection)
90004e00:	687b      	ldr	r3, [r7, #4]
90004e02:	685b      	ldr	r3, [r3, #4]
90004e04:	2b03      	cmp	r3, #3
90004e06:	d819      	bhi.n	90004e3c <HAL_RCCEx_PeriphCLKConfig+0x168>
90004e08:	a201      	add	r2, pc, #4	@ (adr r2, 90004e10 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
90004e0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
90004e0e:	bf00      	nop
90004e10:	90004e43 	.word	0x90004e43
90004e14:	90004e21 	.word	0x90004e21
90004e18:	90004e2f 	.word	0x90004e2f
90004e1c:	90004e43 	.word	0x90004e43
      case RCC_FMCCLKSOURCE_HCLK:   /* HCLK  clock selected as FMC kernel peripheral clock */
        break;

      case RCC_FMCCLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for FMC kernel */
        /* Enable FMC kernel clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
90004e20:	4b40      	ldr	r3, [pc, #256]	@ (90004f24 <HAL_RCCEx_PeriphCLKConfig+0x250>)
90004e22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
90004e24:	4a3f      	ldr	r2, [pc, #252]	@ (90004f24 <HAL_RCCEx_PeriphCLKConfig+0x250>)
90004e26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
90004e2a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FMC kernel clock source configuration done later after clock selection check */
        break;
90004e2c:	e00a      	b.n	90004e44 <HAL_RCCEx_PeriphCLKConfig+0x170>

      case RCC_FMCCLKSOURCE_PLL2R:  /* PLL2_R is used as clock source for FMC kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_RCLK);
90004e2e:	4b3d      	ldr	r3, [pc, #244]	@ (90004f24 <HAL_RCCEx_PeriphCLKConfig+0x250>)
90004e30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
90004e32:	4a3c      	ldr	r2, [pc, #240]	@ (90004f24 <HAL_RCCEx_PeriphCLKConfig+0x250>)
90004e34:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
90004e38:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FMC kernel clock source configuration done later after clock selection check */
        break;
90004e3a:	e003      	b.n	90004e44 <HAL_RCCEx_PeriphCLKConfig+0x170>
      case RCC_FMCCLKSOURCE_HSI:   /* HSI oscillator is used as clock source for FMC kernel */
        /* FMC kernel clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
90004e3c:	2301      	movs	r3, #1
90004e3e:	75fb      	strb	r3, [r7, #23]
        break;
90004e40:	e000      	b.n	90004e44 <HAL_RCCEx_PeriphCLKConfig+0x170>
        break;
90004e42:	bf00      	nop
    }

    if (ret == HAL_OK)
90004e44:	7dfb      	ldrb	r3, [r7, #23]
90004e46:	2b00      	cmp	r3, #0
90004e48:	d109      	bne.n	90004e5e <HAL_RCCEx_PeriphCLKConfig+0x18a>
    {
      /* Set the source of FMC kernel clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
90004e4a:	4b36      	ldr	r3, [pc, #216]	@ (90004f24 <HAL_RCCEx_PeriphCLKConfig+0x250>)
90004e4c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
90004e4e:	f023 0203 	bic.w	r2, r3, #3
90004e52:	687b      	ldr	r3, [r7, #4]
90004e54:	685b      	ldr	r3, [r3, #4]
90004e56:	4933      	ldr	r1, [pc, #204]	@ (90004f24 <HAL_RCCEx_PeriphCLKConfig+0x250>)
90004e58:	4313      	orrs	r3, r2
90004e5a:	64cb      	str	r3, [r1, #76]	@ 0x4c
90004e5c:	e001      	b.n	90004e62 <HAL_RCCEx_PeriphCLKConfig+0x18e>
    }
    else
    {
      /* set overall return value */
      status = ret;
90004e5e:	7dfb      	ldrb	r3, [r7, #23]
90004e60:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- XSPI1 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI1) == RCC_PERIPHCLK_XSPI1)
90004e62:	687b      	ldr	r3, [r7, #4]
90004e64:	681b      	ldr	r3, [r3, #0]
90004e66:	f003 0302 	and.w	r3, r3, #2
90004e6a:	2b00      	cmp	r3, #0
90004e6c:	d02a      	beq.n	90004ec4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI1CLKSOURCE(PeriphClkInit->Xspi1ClockSelection));

    switch (PeriphClkInit->Xspi1ClockSelection)
90004e6e:	687b      	ldr	r3, [r7, #4]
90004e70:	689b      	ldr	r3, [r3, #8]
90004e72:	2b20      	cmp	r3, #32
90004e74:	d00c      	beq.n	90004e90 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
90004e76:	2b20      	cmp	r3, #32
90004e78:	d811      	bhi.n	90004e9e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
90004e7a:	2b00      	cmp	r3, #0
90004e7c:	d012      	beq.n	90004ea4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
90004e7e:	2b10      	cmp	r3, #16
90004e80:	d10d      	bne.n	90004e9e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
      case RCC_XSPI1CLKSOURCE_HCLK:   /* HCLK is used as clock source for Xspi1 */
        /* Nothing to do */
        break;

      case RCC_XSPI1CLKSOURCE_PLL2S:  /* PLL2_S is used as clock source for Xspi1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_SCLK);
90004e82:	4b28      	ldr	r3, [pc, #160]	@ (90004f24 <HAL_RCCEx_PeriphCLKConfig+0x250>)
90004e84:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
90004e86:	4a27      	ldr	r2, [pc, #156]	@ (90004f24 <HAL_RCCEx_PeriphCLKConfig+0x250>)
90004e88:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
90004e8c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI1 clock source configuration done later after clock selection check */
        break;
90004e8e:	e00a      	b.n	90004ea6 <HAL_RCCEx_PeriphCLKConfig+0x1d2>

      case RCC_XSPI1CLKSOURCE_PLL2T:  /* PLL2_T is used as clock source for Xspi1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_TCLK);
90004e90:	4b24      	ldr	r3, [pc, #144]	@ (90004f24 <HAL_RCCEx_PeriphCLKConfig+0x250>)
90004e92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
90004e94:	4a23      	ldr	r2, [pc, #140]	@ (90004f24 <HAL_RCCEx_PeriphCLKConfig+0x250>)
90004e96:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
90004e9a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI1 clock source configuration done later after clock selection check */
        break;
90004e9c:	e003      	b.n	90004ea6 <HAL_RCCEx_PeriphCLKConfig+0x1d2>

      default:
        ret = HAL_ERROR;
90004e9e:	2301      	movs	r3, #1
90004ea0:	75fb      	strb	r3, [r7, #23]
        break;
90004ea2:	e000      	b.n	90004ea6 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
        break;
90004ea4:	bf00      	nop
    }

    if (ret == HAL_OK)
90004ea6:	7dfb      	ldrb	r3, [r7, #23]
90004ea8:	2b00      	cmp	r3, #0
90004eaa:	d109      	bne.n	90004ec0 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
    {
      /* Configure the XSPI1 clock source */
      __HAL_RCC_XSPI1_CONFIG(PeriphClkInit->Xspi1ClockSelection);
90004eac:	4b1d      	ldr	r3, [pc, #116]	@ (90004f24 <HAL_RCCEx_PeriphCLKConfig+0x250>)
90004eae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
90004eb0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
90004eb4:	687b      	ldr	r3, [r7, #4]
90004eb6:	689b      	ldr	r3, [r3, #8]
90004eb8:	491a      	ldr	r1, [pc, #104]	@ (90004f24 <HAL_RCCEx_PeriphCLKConfig+0x250>)
90004eba:	4313      	orrs	r3, r2
90004ebc:	64cb      	str	r3, [r1, #76]	@ 0x4c
90004ebe:	e001      	b.n	90004ec4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
    }
    else
    {
      /* set overall return value */
      status = ret;
90004ec0:	7dfb      	ldrb	r3, [r7, #23]
90004ec2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- XSPI2 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI2) == RCC_PERIPHCLK_XSPI2)
90004ec4:	687b      	ldr	r3, [r7, #4]
90004ec6:	681b      	ldr	r3, [r3, #0]
90004ec8:	f003 0304 	and.w	r3, r3, #4
90004ecc:	2b00      	cmp	r3, #0
90004ece:	d031      	beq.n	90004f34 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI2CLKSOURCE(PeriphClkInit->Xspi2ClockSelection));

    switch (PeriphClkInit->Xspi2ClockSelection)
90004ed0:	687b      	ldr	r3, [r7, #4]
90004ed2:	68db      	ldr	r3, [r3, #12]
90004ed4:	2b80      	cmp	r3, #128	@ 0x80
90004ed6:	d00c      	beq.n	90004ef2 <HAL_RCCEx_PeriphCLKConfig+0x21e>
90004ed8:	2b80      	cmp	r3, #128	@ 0x80
90004eda:	d811      	bhi.n	90004f00 <HAL_RCCEx_PeriphCLKConfig+0x22c>
90004edc:	2b00      	cmp	r3, #0
90004ede:	d012      	beq.n	90004f06 <HAL_RCCEx_PeriphCLKConfig+0x232>
90004ee0:	2b40      	cmp	r3, #64	@ 0x40
90004ee2:	d10d      	bne.n	90004f00 <HAL_RCCEx_PeriphCLKConfig+0x22c>
      case RCC_XSPI2CLKSOURCE_HCLK:   /* HCLK is used as clock source for Xspi2 */
        /* Nothing to do */
        break;

      case RCC_XSPI2CLKSOURCE_PLL2S:  /* PLL2_S is used as clock source for Xspi2 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_SCLK);
90004ee4:	4b0f      	ldr	r3, [pc, #60]	@ (90004f24 <HAL_RCCEx_PeriphCLKConfig+0x250>)
90004ee6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
90004ee8:	4a0e      	ldr	r2, [pc, #56]	@ (90004f24 <HAL_RCCEx_PeriphCLKConfig+0x250>)
90004eea:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
90004eee:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI2 clock source configuration done later after clock selection check */
        break;
90004ef0:	e00a      	b.n	90004f08 <HAL_RCCEx_PeriphCLKConfig+0x234>

      case RCC_XSPI2CLKSOURCE_PLL2T:  /* PLL2_T is used as clock source for Xspi2 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_TCLK);
90004ef2:	4b0c      	ldr	r3, [pc, #48]	@ (90004f24 <HAL_RCCEx_PeriphCLKConfig+0x250>)
90004ef4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
90004ef6:	4a0b      	ldr	r2, [pc, #44]	@ (90004f24 <HAL_RCCEx_PeriphCLKConfig+0x250>)
90004ef8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
90004efc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI2 clock source configuration done later after clock selection check */
        break;
90004efe:	e003      	b.n	90004f08 <HAL_RCCEx_PeriphCLKConfig+0x234>

      default:
        ret = HAL_ERROR;
90004f00:	2301      	movs	r3, #1
90004f02:	75fb      	strb	r3, [r7, #23]
        break;
90004f04:	e000      	b.n	90004f08 <HAL_RCCEx_PeriphCLKConfig+0x234>
        break;
90004f06:	bf00      	nop
    }

    if (ret == HAL_OK)
90004f08:	7dfb      	ldrb	r3, [r7, #23]
90004f0a:	2b00      	cmp	r3, #0
90004f0c:	d110      	bne.n	90004f30 <HAL_RCCEx_PeriphCLKConfig+0x25c>
    {
      /* Configure the XSPI2 clock source */
      __HAL_RCC_XSPI2_CONFIG(PeriphClkInit->Xspi2ClockSelection);
90004f0e:	4b05      	ldr	r3, [pc, #20]	@ (90004f24 <HAL_RCCEx_PeriphCLKConfig+0x250>)
90004f10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
90004f12:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
90004f16:	687b      	ldr	r3, [r7, #4]
90004f18:	68db      	ldr	r3, [r3, #12]
90004f1a:	4902      	ldr	r1, [pc, #8]	@ (90004f24 <HAL_RCCEx_PeriphCLKConfig+0x250>)
90004f1c:	4313      	orrs	r3, r2
90004f1e:	64cb      	str	r3, [r1, #76]	@ 0x4c
90004f20:	e008      	b.n	90004f34 <HAL_RCCEx_PeriphCLKConfig+0x260>
90004f22:	bf00      	nop
90004f24:	58024400 	.word	0x58024400
90004f28:	58024800 	.word	0x58024800
90004f2c:	0fffffcf 	.word	0x0fffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
90004f30:	7dfb      	ldrb	r3, [r7, #23]
90004f32:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
90004f34:	687b      	ldr	r3, [r7, #4]
90004f36:	681b      	ldr	r3, [r3, #0]
90004f38:	f003 0308 	and.w	r3, r3, #8
90004f3c:	2b00      	cmp	r3, #0
90004f3e:	d008      	beq.n	90004f52 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CKPERCLKSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
90004f40:	4b93      	ldr	r3, [pc, #588]	@ (90005190 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
90004f42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
90004f44:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
90004f48:	687b      	ldr	r3, [r7, #4]
90004f4a:	691b      	ldr	r3, [r3, #16]
90004f4c:	4990      	ldr	r1, [pc, #576]	@ (90005190 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
90004f4e:	4313      	orrs	r3, r2
90004f50:	64cb      	str	r3, [r1, #76]	@ 0x4c
  }

  /*------------------------------------- SDMMC12 Configuration ------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SDMMC12) == RCC_PERIPHCLK_SDMMC12)
90004f52:	687b      	ldr	r3, [r7, #4]
90004f54:	681b      	ldr	r3, [r3, #0]
90004f56:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
90004f5a:	2b00      	cmp	r3, #0
90004f5c:	d026      	beq.n	90004fac <HAL_RCCEx_PeriphCLKConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC12CLKSOURCE(PeriphClkInit->Sdmmc12ClockSelection));

    switch (PeriphClkInit->Sdmmc12ClockSelection)
90004f5e:	687b      	ldr	r3, [r7, #4]
90004f60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
90004f62:	2b00      	cmp	r3, #0
90004f64:	d002      	beq.n	90004f6c <HAL_RCCEx_PeriphCLKConfig+0x298>
90004f66:	2b04      	cmp	r3, #4
90004f68:	d007      	beq.n	90004f7a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
90004f6a:	e00d      	b.n	90004f88 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      case RCC_SDMMC12CLKSOURCE_PLL2S:  /* PLL2_S is used as clock source for SDMMC12 kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_SCLK);
90004f6c:	4b88      	ldr	r3, [pc, #544]	@ (90005190 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
90004f6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
90004f70:	4a87      	ldr	r2, [pc, #540]	@ (90005190 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
90004f72:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
90004f76:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SDMMC12 kernel clock source configuration done later after clock selection check */
        break;
90004f78:	e009      	b.n	90004f8e <HAL_RCCEx_PeriphCLKConfig+0x2ba>

      case RCC_SDMMC12CLKSOURCE_PLL2T:  /* PLL2_T is used as clock source for SDMMC12 kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_TCLK);
90004f7a:	4b85      	ldr	r3, [pc, #532]	@ (90005190 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
90004f7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
90004f7e:	4a84      	ldr	r2, [pc, #528]	@ (90005190 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
90004f80:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
90004f84:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SDMMC12 kernel clock source configuration done later after clock selection check */
        break;
90004f86:	e002      	b.n	90004f8e <HAL_RCCEx_PeriphCLKConfig+0x2ba>

      default:
        ret = HAL_ERROR;
90004f88:	2301      	movs	r3, #1
90004f8a:	75fb      	strb	r3, [r7, #23]
        break;
90004f8c:	bf00      	nop
    }

    if (ret == HAL_OK)
90004f8e:	7dfb      	ldrb	r3, [r7, #23]
90004f90:	2b00      	cmp	r3, #0
90004f92:	d109      	bne.n	90004fa8 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
    {
      /* Set the source of SDMMC12 clock*/
      __HAL_RCC_SDMMC12_CONFIG(PeriphClkInit->Sdmmc12ClockSelection);
90004f94:	4b7e      	ldr	r3, [pc, #504]	@ (90005190 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
90004f96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
90004f98:	f023 0204 	bic.w	r2, r3, #4
90004f9c:	687b      	ldr	r3, [r7, #4]
90004f9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
90004fa0:	497b      	ldr	r1, [pc, #492]	@ (90005190 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
90004fa2:	4313      	orrs	r3, r2
90004fa4:	64cb      	str	r3, [r1, #76]	@ 0x4c
90004fa6:	e001      	b.n	90004fac <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    }
    else
    {
      /* set overall return value */
      status = ret;
90004fa8:	7dfb      	ldrb	r3, [r7, #23]
90004faa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- ADC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
90004fac:	687b      	ldr	r3, [r7, #4]
90004fae:	681b      	ldr	r3, [r3, #0]
90004fb0:	f003 0310 	and.w	r3, r3, #16
90004fb4:	2b00      	cmp	r3, #0
90004fb6:	d02e      	beq.n	90005016 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    switch (PeriphClkInit->AdcClockSelection)
90004fb8:	687b      	ldr	r3, [r7, #4]
90004fba:	695b      	ldr	r3, [r3, #20]
90004fbc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
90004fc0:	d019      	beq.n	90004ff6 <HAL_RCCEx_PeriphCLKConfig+0x322>
90004fc2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
90004fc6:	d813      	bhi.n	90004ff0 <HAL_RCCEx_PeriphCLKConfig+0x31c>
90004fc8:	2b00      	cmp	r3, #0
90004fca:	d003      	beq.n	90004fd4 <HAL_RCCEx_PeriphCLKConfig+0x300>
90004fcc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
90004fd0:	d007      	beq.n	90004fe2 <HAL_RCCEx_PeriphCLKConfig+0x30e>
90004fd2:	e00d      	b.n	90004ff0 <HAL_RCCEx_PeriphCLKConfig+0x31c>
    {

      case RCC_ADCCLKSOURCE_PLL2P: /* PLL2_P is used as clock source for ADC */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
90004fd4:	4b6e      	ldr	r3, [pc, #440]	@ (90005190 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
90004fd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
90004fd8:	4a6d      	ldr	r2, [pc, #436]	@ (90005190 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
90004fda:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
90004fde:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADC clock source configuration done later after clock selection check */
        break;
90004fe0:	e00a      	b.n	90004ff8 <HAL_RCCEx_PeriphCLKConfig+0x324>

      case RCC_ADCCLKSOURCE_PLL3R: /* PLL3_R is used as clock source for ADC */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
90004fe2:	4b6b      	ldr	r3, [pc, #428]	@ (90005190 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
90004fe4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
90004fe6:	4a6a      	ldr	r2, [pc, #424]	@ (90005190 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
90004fe8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
90004fec:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADC clock source configuration done later after clock selection check */
        break;
90004fee:	e003      	b.n	90004ff8 <HAL_RCCEx_PeriphCLKConfig+0x324>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
90004ff0:	2301      	movs	r3, #1
90004ff2:	75fb      	strb	r3, [r7, #23]
        break;
90004ff4:	e000      	b.n	90004ff8 <HAL_RCCEx_PeriphCLKConfig+0x324>
        break;
90004ff6:	bf00      	nop
    }

    if (ret == HAL_OK)
90004ff8:	7dfb      	ldrb	r3, [r7, #23]
90004ffa:	2b00      	cmp	r3, #0
90004ffc:	d109      	bne.n	90005012 <HAL_RCCEx_PeriphCLKConfig+0x33e>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
90004ffe:	4b64      	ldr	r3, [pc, #400]	@ (90005190 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
90005000:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
90005002:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
90005006:	687b      	ldr	r3, [r7, #4]
90005008:	695b      	ldr	r3, [r3, #20]
9000500a:	4961      	ldr	r1, [pc, #388]	@ (90005190 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
9000500c:	4313      	orrs	r3, r2
9000500e:	64cb      	str	r3, [r1, #76]	@ 0x4c
90005010:	e001      	b.n	90005016 <HAL_RCCEx_PeriphCLKConfig+0x342>
    }
    else
    {
      /* set overall return value */
      status = ret;
90005012:	7dfb      	ldrb	r3, [r7, #23]
90005014:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- ADF1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
90005016:	687b      	ldr	r3, [r7, #4]
90005018:	681b      	ldr	r3, [r3, #0]
9000501a:	f003 0320 	and.w	r3, r3, #32
9000501e:	2b00      	cmp	r3, #0
90005020:	d03f      	beq.n	900050a2 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(PeriphClkInit->Adf1ClockSelection));

    switch (PeriphClkInit->Adf1ClockSelection)
90005022:	687b      	ldr	r3, [r7, #4]
90005024:	699b      	ldr	r3, [r3, #24]
90005026:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
9000502a:	d02a      	beq.n	90005082 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
9000502c:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
90005030:	d824      	bhi.n	9000507c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
90005032:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
90005036:	d024      	beq.n	90005082 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
90005038:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
9000503c:	d81e      	bhi.n	9000507c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
9000503e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
90005042:	d01e      	beq.n	90005082 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
90005044:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
90005048:	d818      	bhi.n	9000507c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
9000504a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
9000504e:	d00e      	beq.n	9000506e <HAL_RCCEx_PeriphCLKConfig+0x39a>
90005050:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
90005054:	d812      	bhi.n	9000507c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
90005056:	2b00      	cmp	r3, #0
90005058:	d013      	beq.n	90005082 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
9000505a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
9000505e:	d10d      	bne.n	9000507c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
    {
      case RCC_ADF1CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for ADF1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
90005060:	4b4b      	ldr	r3, [pc, #300]	@ (90005190 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
90005062:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
90005064:	4a4a      	ldr	r2, [pc, #296]	@ (90005190 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
90005066:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
9000506a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADF1 clock source configuration done later after clock selection check */
        break;
9000506c:	e00a      	b.n	90005084 <HAL_RCCEx_PeriphCLKConfig+0x3b0>

      case RCC_ADF1CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for ADF1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
9000506e:	4b48      	ldr	r3, [pc, #288]	@ (90005190 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
90005070:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
90005072:	4a47      	ldr	r2, [pc, #284]	@ (90005190 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
90005074:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
90005078:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADF1 clock source configuration done later after clock selection check */
        break;
9000507a:	e003      	b.n	90005084 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
      case RCC_ADF1CLKSOURCE_HSI:    /* HSI is used as clock source for ADF1 */
        /* ADF1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
9000507c:	2301      	movs	r3, #1
9000507e:	75fb      	strb	r3, [r7, #23]
        break;
90005080:	e000      	b.n	90005084 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
        break;
90005082:	bf00      	nop
    }

    if (ret == HAL_OK)
90005084:	7dfb      	ldrb	r3, [r7, #23]
90005086:	2b00      	cmp	r3, #0
90005088:	d109      	bne.n	9000509e <HAL_RCCEx_PeriphCLKConfig+0x3ca>
    {
      /* Set the source of ADF1 clock*/
      __HAL_RCC_ADF1_CONFIG(PeriphClkInit->Adf1ClockSelection);
9000508a:	4b41      	ldr	r3, [pc, #260]	@ (90005190 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
9000508c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
9000508e:	f423 02e0 	bic.w	r2, r3, #7340032	@ 0x700000
90005092:	687b      	ldr	r3, [r7, #4]
90005094:	699b      	ldr	r3, [r3, #24]
90005096:	493e      	ldr	r1, [pc, #248]	@ (90005190 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
90005098:	4313      	orrs	r3, r2
9000509a:	64cb      	str	r3, [r1, #76]	@ 0x4c
9000509c:	e001      	b.n	900050a2 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    }
    else
    {
      /* set overall return value */
      status = ret;
9000509e:	7dfb      	ldrb	r3, [r7, #23]
900050a0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------- CEC configuration ---------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
900050a2:	687b      	ldr	r3, [r7, #4]
900050a4:	681b      	ldr	r3, [r3, #0]
900050a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
900050aa:	2b00      	cmp	r3, #0
900050ac:	d008      	beq.n	900050c0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
900050ae:	4b38      	ldr	r3, [pc, #224]	@ (90005190 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
900050b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
900050b2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
900050b6:	687b      	ldr	r3, [r7, #4]
900050b8:	69db      	ldr	r3, [r3, #28]
900050ba:	4935      	ldr	r1, [pc, #212]	@ (90005190 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
900050bc:	4313      	orrs	r3, r2
900050be:	650b      	str	r3, [r1, #80]	@ 0x50
  }

  /*---------------------- ETH1 REF configuration --------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1REF) == RCC_PERIPHCLK_ETH1REF)
900050c0:	687b      	ldr	r3, [r7, #4]
900050c2:	681b      	ldr	r3, [r3, #0]
900050c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
900050c8:	2b00      	cmp	r3, #0
900050ca:	d008      	beq.n	900050de <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1REFCLKSOURCE(PeriphClkInit->Eth1RefClockSelection));

    /* Configure the ETH1 REF clock source */
    __HAL_RCC_ETH1REF_CONFIG(PeriphClkInit->Eth1RefClockSelection);
900050cc:	4b30      	ldr	r3, [pc, #192]	@ (90005190 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
900050ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
900050d0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
900050d4:	687b      	ldr	r3, [r7, #4]
900050d6:	6a1b      	ldr	r3, [r3, #32]
900050d8:	492d      	ldr	r1, [pc, #180]	@ (90005190 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
900050da:	4313      	orrs	r3, r2
900050dc:	64cb      	str	r3, [r1, #76]	@ 0x4c
  }

  /*---------------------- ETH1PHY configuration --------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1PHY) == RCC_PERIPHCLK_ETH1PHY)
900050de:	687b      	ldr	r3, [r7, #4]
900050e0:	681b      	ldr	r3, [r3, #0]
900050e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
900050e6:	2b00      	cmp	r3, #0
900050e8:	d020      	beq.n	9000512c <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1PHYCLKSOURCE(PeriphClkInit->Eth1PhyClockSelection));

    switch (PeriphClkInit->Eth1PhyClockSelection)
900050ea:	687b      	ldr	r3, [r7, #4]
900050ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
900050ee:	2b00      	cmp	r3, #0
900050f0:	d00c      	beq.n	9000510c <HAL_RCCEx_PeriphCLKConfig+0x438>
900050f2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
900050f6:	d106      	bne.n	90005106 <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_ETH1PHYCLKSOURCE_HSE:    /* HSE is used as clock source for ETH PHY */
        /* ETH PHY clock source configuration done later after clock selection check */
        break;

      case RCC_ETH1PHYCLKSOURCE_PLL3S:  /* PLL3_S is used as clock source for ETH PHY */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_SCLK);
900050f8:	4b25      	ldr	r3, [pc, #148]	@ (90005190 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
900050fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
900050fc:	4a24      	ldr	r2, [pc, #144]	@ (90005190 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
900050fe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
90005102:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ETH PHY clock source configuration done later after clock selection check */
        break;
90005104:	e003      	b.n	9000510e <HAL_RCCEx_PeriphCLKConfig+0x43a>

      default:
        ret = HAL_ERROR;
90005106:	2301      	movs	r3, #1
90005108:	75fb      	strb	r3, [r7, #23]
        break;
9000510a:	e000      	b.n	9000510e <HAL_RCCEx_PeriphCLKConfig+0x43a>
        break;
9000510c:	bf00      	nop
    }

    if (ret == HAL_OK)
9000510e:	7dfb      	ldrb	r3, [r7, #23]
90005110:	2b00      	cmp	r3, #0
90005112:	d109      	bne.n	90005128 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of ETH PHY clock*/
      __HAL_RCC_ETH1PHY_CONFIG(PeriphClkInit->Eth1PhyClockSelection);
90005114:	4b1e      	ldr	r3, [pc, #120]	@ (90005190 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
90005116:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
90005118:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
9000511c:	687b      	ldr	r3, [r7, #4]
9000511e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
90005120:	491b      	ldr	r1, [pc, #108]	@ (90005190 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
90005122:	4313      	orrs	r3, r2
90005124:	64cb      	str	r3, [r1, #76]	@ 0x4c
90005126:	e001      	b.n	9000512c <HAL_RCCEx_PeriphCLKConfig+0x458>
    }
    else
    {
      /* set overall return value */
      status = ret;
90005128:	7dfb      	ldrb	r3, [r7, #23]
9000512a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------- FDCAN configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
9000512c:	687b      	ldr	r3, [r7, #4]
9000512e:	681b      	ldr	r3, [r3, #0]
90005130:	f403 7300 	and.w	r3, r3, #512	@ 0x200
90005134:	2b00      	cmp	r3, #0
90005136:	d02f      	beq.n	90005198 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    switch (PeriphClkInit->FdcanClockSelection)
90005138:	687b      	ldr	r3, [r7, #4]
9000513a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
9000513c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
90005140:	d00e      	beq.n	90005160 <HAL_RCCEx_PeriphCLKConfig+0x48c>
90005142:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
90005146:	d812      	bhi.n	9000516e <HAL_RCCEx_PeriphCLKConfig+0x49a>
90005148:	2b00      	cmp	r3, #0
9000514a:	d013      	beq.n	90005174 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
9000514c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
90005150:	d10d      	bne.n	9000516e <HAL_RCCEx_PeriphCLKConfig+0x49a>
    {
      case RCC_FDCANCLKSOURCE_PLL1Q: /* PLL1_Q is used as clock source for FDCAN kernel */
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
90005152:	4b0f      	ldr	r3, [pc, #60]	@ (90005190 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
90005154:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
90005156:	4a0e      	ldr	r2, [pc, #56]	@ (90005190 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
90005158:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
9000515c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FDCAN clock source configuration done later after clock selection check */
        break;
9000515e:	e00a      	b.n	90005176 <HAL_RCCEx_PeriphCLKConfig+0x4a2>

      case RCC_FDCANCLKSOURCE_PLL2P: /* PLL2_P is used as clock source for FDCAN kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
90005160:	4b0b      	ldr	r3, [pc, #44]	@ (90005190 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
90005162:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
90005164:	4a0a      	ldr	r2, [pc, #40]	@ (90005190 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
90005166:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
9000516a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FDCAN clock source configuration done later after clock selection check */
        break;
9000516c:	e003      	b.n	90005176 <HAL_RCCEx_PeriphCLKConfig+0x4a2>
      case RCC_FDCANCLKSOURCE_HSE:   /* HSE is used as clock source for FDCAN kernel */
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
9000516e:	2301      	movs	r3, #1
90005170:	75fb      	strb	r3, [r7, #23]
        break;
90005172:	e000      	b.n	90005176 <HAL_RCCEx_PeriphCLKConfig+0x4a2>
        break;
90005174:	bf00      	nop
    }

    if (ret == HAL_OK)
90005176:	7dfb      	ldrb	r3, [r7, #23]
90005178:	2b00      	cmp	r3, #0
9000517a:	d10b      	bne.n	90005194 <HAL_RCCEx_PeriphCLKConfig+0x4c0>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
9000517c:	4b04      	ldr	r3, [pc, #16]	@ (90005190 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
9000517e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
90005180:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
90005184:	687b      	ldr	r3, [r7, #4]
90005186:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
90005188:	4901      	ldr	r1, [pc, #4]	@ (90005190 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
9000518a:	4313      	orrs	r3, r2
9000518c:	650b      	str	r3, [r1, #80]	@ 0x50
9000518e:	e003      	b.n	90005198 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
90005190:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
90005194:	7dfb      	ldrb	r3, [r7, #23]
90005196:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/I3C1 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C1_I3C1) == RCC_PERIPHCLK_I2C1_I3C1)
90005198:	687b      	ldr	r3, [r7, #4]
9000519a:	681b      	ldr	r3, [r3, #0]
9000519c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
900051a0:	2b00      	cmp	r3, #0
900051a2:	d02c      	beq.n	900051fe <HAL_RCCEx_PeriphCLKConfig+0x52a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1_I3C1CLKSOURCE(PeriphClkInit->I2c1_I3c1ClockSelection));

    switch (PeriphClkInit->I2c1_I3c1ClockSelection)
900051a4:	687b      	ldr	r3, [r7, #4]
900051a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
900051a8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
900051ac:	d017      	beq.n	900051de <HAL_RCCEx_PeriphCLKConfig+0x50a>
900051ae:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
900051b2:	d811      	bhi.n	900051d8 <HAL_RCCEx_PeriphCLKConfig+0x504>
900051b4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
900051b8:	d011      	beq.n	900051de <HAL_RCCEx_PeriphCLKConfig+0x50a>
900051ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
900051be:	d80b      	bhi.n	900051d8 <HAL_RCCEx_PeriphCLKConfig+0x504>
900051c0:	2b00      	cmp	r3, #0
900051c2:	d00c      	beq.n	900051de <HAL_RCCEx_PeriphCLKConfig+0x50a>
900051c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
900051c8:	d106      	bne.n	900051d8 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      case RCC_I2C1_I3C1CLKSOURCE_PLL3R:   /* PLL3_R is used as clock source for I2C1/I3C1*/
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
900051ca:	4b97      	ldr	r3, [pc, #604]	@ (90005428 <HAL_RCCEx_PeriphCLKConfig+0x754>)
900051cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
900051ce:	4a96      	ldr	r2, [pc, #600]	@ (90005428 <HAL_RCCEx_PeriphCLKConfig+0x754>)
900051d0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
900051d4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* I2C1/I3C1 clock source configuration done later after clock selection check */
        break;
900051d6:	e003      	b.n	900051e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_I2C1_I3C1CLKSOURCE_CSI:     /* CSI is used as clock source for I2C1/I3C1*/
        /* I2C1/I3C1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
900051d8:	2301      	movs	r3, #1
900051da:	75fb      	strb	r3, [r7, #23]
        break;
900051dc:	e000      	b.n	900051e0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
900051de:	bf00      	nop
    }

    if (ret == HAL_OK)
900051e0:	7dfb      	ldrb	r3, [r7, #23]
900051e2:	2b00      	cmp	r3, #0
900051e4:	d109      	bne.n	900051fa <HAL_RCCEx_PeriphCLKConfig+0x526>
    {
      /* Set the source of I2C1/I3C1 clock*/
      __HAL_RCC_I2C1_I3C1_CONFIG(PeriphClkInit->I2c1_I3c1ClockSelection);
900051e6:	4b90      	ldr	r3, [pc, #576]	@ (90005428 <HAL_RCCEx_PeriphCLKConfig+0x754>)
900051e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
900051ea:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
900051ee:	687b      	ldr	r3, [r7, #4]
900051f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
900051f2:	498d      	ldr	r1, [pc, #564]	@ (90005428 <HAL_RCCEx_PeriphCLKConfig+0x754>)
900051f4:	4313      	orrs	r3, r2
900051f6:	650b      	str	r3, [r1, #80]	@ 0x50
900051f8:	e001      	b.n	900051fe <HAL_RCCEx_PeriphCLKConfig+0x52a>
    }
    else
    {
      /* set overall return value */
      status = ret;
900051fa:	7dfb      	ldrb	r3, [r7, #23]
900051fc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C2/I2C3 Configuration -------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C23) == RCC_PERIPHCLK_I2C23)
900051fe:	687b      	ldr	r3, [r7, #4]
90005200:	681b      	ldr	r3, [r3, #0]
90005202:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
90005206:	2b00      	cmp	r3, #0
90005208:	d02c      	beq.n	90005264 <HAL_RCCEx_PeriphCLKConfig+0x590>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C23CLKSOURCE(PeriphClkInit->I2c23ClockSelection));

    switch (PeriphClkInit->I2c23ClockSelection)
9000520a:	687b      	ldr	r3, [r7, #4]
9000520c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
9000520e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
90005212:	d017      	beq.n	90005244 <HAL_RCCEx_PeriphCLKConfig+0x570>
90005214:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
90005218:	d811      	bhi.n	9000523e <HAL_RCCEx_PeriphCLKConfig+0x56a>
9000521a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
9000521e:	d011      	beq.n	90005244 <HAL_RCCEx_PeriphCLKConfig+0x570>
90005220:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
90005224:	d80b      	bhi.n	9000523e <HAL_RCCEx_PeriphCLKConfig+0x56a>
90005226:	2b00      	cmp	r3, #0
90005228:	d00c      	beq.n	90005244 <HAL_RCCEx_PeriphCLKConfig+0x570>
9000522a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
9000522e:	d106      	bne.n	9000523e <HAL_RCCEx_PeriphCLKConfig+0x56a>
    {
      case RCC_I2C23CLKSOURCE_PLL3R:   /* PLL3_R is used as clock source for I2C2/I2C3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
90005230:	4b7d      	ldr	r3, [pc, #500]	@ (90005428 <HAL_RCCEx_PeriphCLKConfig+0x754>)
90005232:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
90005234:	4a7c      	ldr	r2, [pc, #496]	@ (90005428 <HAL_RCCEx_PeriphCLKConfig+0x754>)
90005236:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
9000523a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* I2C2/I2C3 clock source configuration done later after clock selection check */
        break;
9000523c:	e003      	b.n	90005246 <HAL_RCCEx_PeriphCLKConfig+0x572>
      case RCC_I2C23CLKSOURCE_CSI:     /* CSI is used as clock source for I2C2/I2C3 */
        /* I2C2/I2C3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
9000523e:	2301      	movs	r3, #1
90005240:	75fb      	strb	r3, [r7, #23]
        break;
90005242:	e000      	b.n	90005246 <HAL_RCCEx_PeriphCLKConfig+0x572>
        break;
90005244:	bf00      	nop
    }

    if (ret == HAL_OK)
90005246:	7dfb      	ldrb	r3, [r7, #23]
90005248:	2b00      	cmp	r3, #0
9000524a:	d109      	bne.n	90005260 <HAL_RCCEx_PeriphCLKConfig+0x58c>
    {
      /* Set the source of I2C2/I2C3 clock*/
      __HAL_RCC_I2C23_CONFIG(PeriphClkInit->I2c23ClockSelection);
9000524c:	4b76      	ldr	r3, [pc, #472]	@ (90005428 <HAL_RCCEx_PeriphCLKConfig+0x754>)
9000524e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
90005250:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
90005254:	687b      	ldr	r3, [r7, #4]
90005256:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
90005258:	4973      	ldr	r1, [pc, #460]	@ (90005428 <HAL_RCCEx_PeriphCLKConfig+0x754>)
9000525a:	4313      	orrs	r3, r2
9000525c:	650b      	str	r3, [r1, #80]	@ 0x50
9000525e:	e001      	b.n	90005264 <HAL_RCCEx_PeriphCLKConfig+0x590>
    }
    else
    {
      /* set overall return value */
      status = ret;
90005260:	7dfb      	ldrb	r3, [r7, #23]
90005262:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
90005264:	687b      	ldr	r3, [r7, #4]
90005266:	681b      	ldr	r3, [r3, #0]
90005268:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
9000526c:	2b00      	cmp	r3, #0
9000526e:	d045      	beq.n	900052fc <HAL_RCCEx_PeriphCLKConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    switch (PeriphClkInit->Lptim1ClockSelection)
90005270:	687b      	ldr	r3, [r7, #4]
90005272:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
90005274:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
90005278:	d02a      	beq.n	900052d0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
9000527a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
9000527e:	d824      	bhi.n	900052ca <HAL_RCCEx_PeriphCLKConfig+0x5f6>
90005280:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
90005284:	d026      	beq.n	900052d4 <HAL_RCCEx_PeriphCLKConfig+0x600>
90005286:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
9000528a:	d81e      	bhi.n	900052ca <HAL_RCCEx_PeriphCLKConfig+0x5f6>
9000528c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
90005290:	d022      	beq.n	900052d8 <HAL_RCCEx_PeriphCLKConfig+0x604>
90005292:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
90005296:	d818      	bhi.n	900052ca <HAL_RCCEx_PeriphCLKConfig+0x5f6>
90005298:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
9000529c:	d00e      	beq.n	900052bc <HAL_RCCEx_PeriphCLKConfig+0x5e8>
9000529e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
900052a2:	d812      	bhi.n	900052ca <HAL_RCCEx_PeriphCLKConfig+0x5f6>
900052a4:	2b00      	cmp	r3, #0
900052a6:	d019      	beq.n	900052dc <HAL_RCCEx_PeriphCLKConfig+0x608>
900052a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
900052ac:	d10d      	bne.n	900052ca <HAL_RCCEx_PeriphCLKConfig+0x5f6>
      case RCC_LPTIM1CLKSOURCE_PCLK1: /* PCLK1 as clock source for LPTIM1 */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P: /* PLL2_P is used as clock source for LPTIM1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
900052ae:	4b5e      	ldr	r3, [pc, #376]	@ (90005428 <HAL_RCCEx_PeriphCLKConfig+0x754>)
900052b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
900052b2:	4a5d      	ldr	r2, [pc, #372]	@ (90005428 <HAL_RCCEx_PeriphCLKConfig+0x754>)
900052b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
900052b8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
900052ba:	e010      	b.n	900052de <HAL_RCCEx_PeriphCLKConfig+0x60a>

      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3_R is used as clock source for LPTIM1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
900052bc:	4b5a      	ldr	r3, [pc, #360]	@ (90005428 <HAL_RCCEx_PeriphCLKConfig+0x754>)
900052be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
900052c0:	4a59      	ldr	r2, [pc, #356]	@ (90005428 <HAL_RCCEx_PeriphCLKConfig+0x754>)
900052c2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
900052c6:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
900052c8:	e009      	b.n	900052de <HAL_RCCEx_PeriphCLKConfig+0x60a>
        /* HSI, HSE, or CSI oscillator is used as clock source for LPTIM1 */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
900052ca:	2301      	movs	r3, #1
900052cc:	75fb      	strb	r3, [r7, #23]
        break;
900052ce:	e006      	b.n	900052de <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
900052d0:	bf00      	nop
900052d2:	e004      	b.n	900052de <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
900052d4:	bf00      	nop
900052d6:	e002      	b.n	900052de <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
900052d8:	bf00      	nop
900052da:	e000      	b.n	900052de <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
900052dc:	bf00      	nop
    }

    if (ret == HAL_OK)
900052de:	7dfb      	ldrb	r3, [r7, #23]
900052e0:	2b00      	cmp	r3, #0
900052e2:	d109      	bne.n	900052f8 <HAL_RCCEx_PeriphCLKConfig+0x624>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
900052e4:	4b50      	ldr	r3, [pc, #320]	@ (90005428 <HAL_RCCEx_PeriphCLKConfig+0x754>)
900052e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
900052e8:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
900052ec:	687b      	ldr	r3, [r7, #4]
900052ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
900052f0:	494d      	ldr	r1, [pc, #308]	@ (90005428 <HAL_RCCEx_PeriphCLKConfig+0x754>)
900052f2:	4313      	orrs	r3, r2
900052f4:	650b      	str	r3, [r1, #80]	@ 0x50
900052f6:	e001      	b.n	900052fc <HAL_RCCEx_PeriphCLKConfig+0x628>
    }
    else
    {
      /* set overall return value */
      status = ret;
900052f8:	7dfb      	ldrb	r3, [r7, #23]
900052fa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2/LPTIM3 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM23) == RCC_PERIPHCLK_LPTIM23)
900052fc:	687b      	ldr	r3, [r7, #4]
900052fe:	681b      	ldr	r3, [r3, #0]
90005300:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
90005304:	2b00      	cmp	r3, #0
90005306:	d045      	beq.n	90005394 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
  {
    switch (PeriphClkInit->Lptim23ClockSelection)
90005308:	687b      	ldr	r3, [r7, #4]
9000530a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
9000530c:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
90005310:	d02a      	beq.n	90005368 <HAL_RCCEx_PeriphCLKConfig+0x694>
90005312:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
90005316:	d824      	bhi.n	90005362 <HAL_RCCEx_PeriphCLKConfig+0x68e>
90005318:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
9000531c:	d026      	beq.n	9000536c <HAL_RCCEx_PeriphCLKConfig+0x698>
9000531e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
90005322:	d81e      	bhi.n	90005362 <HAL_RCCEx_PeriphCLKConfig+0x68e>
90005324:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
90005328:	d022      	beq.n	90005370 <HAL_RCCEx_PeriphCLKConfig+0x69c>
9000532a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
9000532e:	d818      	bhi.n	90005362 <HAL_RCCEx_PeriphCLKConfig+0x68e>
90005330:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
90005334:	d00e      	beq.n	90005354 <HAL_RCCEx_PeriphCLKConfig+0x680>
90005336:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
9000533a:	d812      	bhi.n	90005362 <HAL_RCCEx_PeriphCLKConfig+0x68e>
9000533c:	2b00      	cmp	r3, #0
9000533e:	d019      	beq.n	90005374 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
90005340:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
90005344:	d10d      	bne.n	90005362 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_LPTIM23CLKSOURCE_PCLK4: /* PCLK4 as clock source for LPTIM2/LPTIM3 */
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM23CLKSOURCE_PLL2P: /* PLL2_P is used as clock source for LPTIM2/LPTIM3 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
90005346:	4b38      	ldr	r3, [pc, #224]	@ (90005428 <HAL_RCCEx_PeriphCLKConfig+0x754>)
90005348:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
9000534a:	4a37      	ldr	r2, [pc, #220]	@ (90005428 <HAL_RCCEx_PeriphCLKConfig+0x754>)
9000534c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
90005350:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;
90005352:	e010      	b.n	90005376 <HAL_RCCEx_PeriphCLKConfig+0x6a2>

      case RCC_LPTIM23CLKSOURCE_PLL3R: /* PLL3_R is used as clock source for LPTIM2/LPTIM3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
90005354:	4b34      	ldr	r3, [pc, #208]	@ (90005428 <HAL_RCCEx_PeriphCLKConfig+0x754>)
90005356:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
90005358:	4a33      	ldr	r2, [pc, #204]	@ (90005428 <HAL_RCCEx_PeriphCLKConfig+0x754>)
9000535a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
9000535e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;
90005360:	e009      	b.n	90005376 <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
90005362:	2301      	movs	r3, #1
90005364:	75fb      	strb	r3, [r7, #23]
        break;
90005366:	e006      	b.n	90005376 <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
90005368:	bf00      	nop
9000536a:	e004      	b.n	90005376 <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
9000536c:	bf00      	nop
9000536e:	e002      	b.n	90005376 <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
90005370:	bf00      	nop
90005372:	e000      	b.n	90005376 <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
90005374:	bf00      	nop
    }

    if (ret == HAL_OK)
90005376:	7dfb      	ldrb	r3, [r7, #23]
90005378:	2b00      	cmp	r3, #0
9000537a:	d109      	bne.n	90005390 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
    {
      /* Set the source of LPTIM2/LPTIM3 clock*/
      __HAL_RCC_LPTIM23_CONFIG(PeriphClkInit->Lptim23ClockSelection);
9000537c:	4b2a      	ldr	r3, [pc, #168]	@ (90005428 <HAL_RCCEx_PeriphCLKConfig+0x754>)
9000537e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
90005380:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
90005384:	687b      	ldr	r3, [r7, #4]
90005386:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
90005388:	4927      	ldr	r1, [pc, #156]	@ (90005428 <HAL_RCCEx_PeriphCLKConfig+0x754>)
9000538a:	4313      	orrs	r3, r2
9000538c:	658b      	str	r3, [r1, #88]	@ 0x58
9000538e:	e001      	b.n	90005394 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
    }
    else
    {
      /* set overall return value */
      status = ret;
90005390:	7dfb      	ldrb	r3, [r7, #23]
90005392:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM4/LPTIM5 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM45) == RCC_PERIPHCLK_LPTIM45)
90005394:	687b      	ldr	r3, [r7, #4]
90005396:	681b      	ldr	r3, [r3, #0]
90005398:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
9000539c:	2b00      	cmp	r3, #0
9000539e:	d047      	beq.n	90005430 <HAL_RCCEx_PeriphCLKConfig+0x75c>
  {
    switch (PeriphClkInit->Lptim45ClockSelection)
900053a0:	687b      	ldr	r3, [r7, #4]
900053a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
900053a4:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
900053a8:	d02a      	beq.n	90005400 <HAL_RCCEx_PeriphCLKConfig+0x72c>
900053aa:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
900053ae:	d824      	bhi.n	900053fa <HAL_RCCEx_PeriphCLKConfig+0x726>
900053b0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
900053b4:	d026      	beq.n	90005404 <HAL_RCCEx_PeriphCLKConfig+0x730>
900053b6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
900053ba:	d81e      	bhi.n	900053fa <HAL_RCCEx_PeriphCLKConfig+0x726>
900053bc:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
900053c0:	d022      	beq.n	90005408 <HAL_RCCEx_PeriphCLKConfig+0x734>
900053c2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
900053c6:	d818      	bhi.n	900053fa <HAL_RCCEx_PeriphCLKConfig+0x726>
900053c8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
900053cc:	d00e      	beq.n	900053ec <HAL_RCCEx_PeriphCLKConfig+0x718>
900053ce:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
900053d2:	d812      	bhi.n	900053fa <HAL_RCCEx_PeriphCLKConfig+0x726>
900053d4:	2b00      	cmp	r3, #0
900053d6:	d019      	beq.n	9000540c <HAL_RCCEx_PeriphCLKConfig+0x738>
900053d8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
900053dc:	d10d      	bne.n	900053fa <HAL_RCCEx_PeriphCLKConfig+0x726>
      case RCC_LPTIM45CLKSOURCE_PCLK4:  /* PCLK4 as clock source for LPTIM4/LPTIM5 */
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM45CLKSOURCE_PLL2P: /* PLL2 is used as clock source for LPTIM4/LPTIM5 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
900053de:	4b12      	ldr	r3, [pc, #72]	@ (90005428 <HAL_RCCEx_PeriphCLKConfig+0x754>)
900053e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
900053e2:	4a11      	ldr	r2, [pc, #68]	@ (90005428 <HAL_RCCEx_PeriphCLKConfig+0x754>)
900053e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
900053e8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;
900053ea:	e010      	b.n	9000540e <HAL_RCCEx_PeriphCLKConfig+0x73a>

      case RCC_LPTIM45CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4/LPTIM5 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
900053ec:	4b0e      	ldr	r3, [pc, #56]	@ (90005428 <HAL_RCCEx_PeriphCLKConfig+0x754>)
900053ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
900053f0:	4a0d      	ldr	r2, [pc, #52]	@ (90005428 <HAL_RCCEx_PeriphCLKConfig+0x754>)
900053f2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
900053f6:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;
900053f8:	e009      	b.n	9000540e <HAL_RCCEx_PeriphCLKConfig+0x73a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM4/LPTIM5 clock */
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
900053fa:	2301      	movs	r3, #1
900053fc:	75fb      	strb	r3, [r7, #23]
        break;
900053fe:	e006      	b.n	9000540e <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
90005400:	bf00      	nop
90005402:	e004      	b.n	9000540e <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
90005404:	bf00      	nop
90005406:	e002      	b.n	9000540e <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
90005408:	bf00      	nop
9000540a:	e000      	b.n	9000540e <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
9000540c:	bf00      	nop
    }

    if (ret == HAL_OK)
9000540e:	7dfb      	ldrb	r3, [r7, #23]
90005410:	2b00      	cmp	r3, #0
90005412:	d10b      	bne.n	9000542c <HAL_RCCEx_PeriphCLKConfig+0x758>
    {
      /* Set the source of LPTIM4/LPTIM5 clock */
      __HAL_RCC_LPTIM45_CONFIG(PeriphClkInit->Lptim45ClockSelection);
90005414:	4b04      	ldr	r3, [pc, #16]	@ (90005428 <HAL_RCCEx_PeriphCLKConfig+0x754>)
90005416:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
90005418:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
9000541c:	687b      	ldr	r3, [r7, #4]
9000541e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
90005420:	4901      	ldr	r1, [pc, #4]	@ (90005428 <HAL_RCCEx_PeriphCLKConfig+0x754>)
90005422:	4313      	orrs	r3, r2
90005424:	658b      	str	r3, [r1, #88]	@ 0x58
90005426:	e003      	b.n	90005430 <HAL_RCCEx_PeriphCLKConfig+0x75c>
90005428:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
9000542c:	7dfb      	ldrb	r3, [r7, #23]
9000542e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
90005430:	687b      	ldr	r3, [r7, #4]
90005432:	681b      	ldr	r3, [r3, #0]
90005434:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
90005438:	2b00      	cmp	r3, #0
9000543a:	d034      	beq.n	900054a6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    switch (PeriphClkInit->Lpuart1ClockSelection)
9000543c:	687b      	ldr	r3, [r7, #4]
9000543e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
90005440:	2b05      	cmp	r3, #5
90005442:	d81d      	bhi.n	90005480 <HAL_RCCEx_PeriphCLKConfig+0x7ac>
90005444:	a201      	add	r2, pc, #4	@ (adr r2, 9000544c <HAL_RCCEx_PeriphCLKConfig+0x778>)
90005446:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
9000544a:	bf00      	nop
9000544c:	90005487 	.word	0x90005487
90005450:	90005465 	.word	0x90005465
90005454:	90005473 	.word	0x90005473
90005458:	90005487 	.word	0x90005487
9000545c:	90005487 	.word	0x90005487
90005460:	90005487 	.word	0x90005487
      case RCC_LPUART1CLKSOURCE_PCLK4: /* PCLK4 selected as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q: /* PLL2_Q is used as clock source for LPUART1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
90005464:	4b91      	ldr	r3, [pc, #580]	@ (900056ac <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
90005466:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
90005468:	4a90      	ldr	r2, [pc, #576]	@ (900056ac <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
9000546a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
9000546e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
90005470:	e00a      	b.n	90005488 <HAL_RCCEx_PeriphCLKConfig+0x7b4>

      case RCC_LPUART1CLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for LPUART1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
90005472:	4b8e      	ldr	r3, [pc, #568]	@ (900056ac <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
90005474:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
90005476:	4a8d      	ldr	r2, [pc, #564]	@ (900056ac <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
90005478:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
9000547c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
9000547e:	e003      	b.n	90005488 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
90005480:	2301      	movs	r3, #1
90005482:	75fb      	strb	r3, [r7, #23]
        break;
90005484:	e000      	b.n	90005488 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
        break;
90005486:	bf00      	nop
    }

    if (ret == HAL_OK)
90005488:	7dfb      	ldrb	r3, [r7, #23]
9000548a:	2b00      	cmp	r3, #0
9000548c:	d109      	bne.n	900054a2 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
9000548e:	4b87      	ldr	r3, [pc, #540]	@ (900056ac <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
90005490:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
90005492:	f023 0207 	bic.w	r2, r3, #7
90005496:	687b      	ldr	r3, [r7, #4]
90005498:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
9000549a:	4984      	ldr	r1, [pc, #528]	@ (900056ac <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
9000549c:	4313      	orrs	r3, r2
9000549e:	658b      	str	r3, [r1, #88]	@ 0x58
900054a0:	e001      	b.n	900054a6 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    }
    else
    {
      /* set overall return value */
      status = ret;
900054a2:	7dfb      	ldrb	r3, [r7, #23]
900054a4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LTDC Configuration ----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
900054a6:	687b      	ldr	r3, [r7, #4]
900054a8:	681b      	ldr	r3, [r3, #0]
900054aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
900054ae:	2b00      	cmp	r3, #0
900054b0:	d005      	beq.n	900054be <HAL_RCCEx_PeriphCLKConfig+0x7ea>
  {
    /* LTDC internally connected to PLL3_R output clock */
    __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
900054b2:	4b7e      	ldr	r3, [pc, #504]	@ (900056ac <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
900054b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
900054b6:	4a7d      	ldr	r2, [pc, #500]	@ (900056ac <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
900054b8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
900054bc:	62d3      	str	r3, [r2, #44]	@ 0x2c
  }

  /*---------------------------- PSSI configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PSSI) == RCC_PERIPHCLK_PSSI)
900054be:	687b      	ldr	r3, [r7, #4]
900054c0:	681b      	ldr	r3, [r3, #0]
900054c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
900054c6:	2b00      	cmp	r3, #0
900054c8:	d021      	beq.n	9000550e <HAL_RCCEx_PeriphCLKConfig+0x83a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_PSSICLKSOURCE(PeriphClkInit->PssiClockSelection));

    switch (PeriphClkInit->PssiClockSelection)
900054ca:	687b      	ldr	r3, [r7, #4]
900054cc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
900054ce:	2b00      	cmp	r3, #0
900054d0:	d003      	beq.n	900054da <HAL_RCCEx_PeriphCLKConfig+0x806>
900054d2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
900054d6:	d00a      	beq.n	900054ee <HAL_RCCEx_PeriphCLKConfig+0x81a>
900054d8:	e006      	b.n	900054e8 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      case RCC_PSSICLKSOURCE_PLL3R:  /* PLL3_R is used as clock source for PSSI */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
900054da:	4b74      	ldr	r3, [pc, #464]	@ (900056ac <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
900054dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
900054de:	4a73      	ldr	r2, [pc, #460]	@ (900056ac <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
900054e0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
900054e4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* PSSI clock source configuration done later after clock selection check */
        break;
900054e6:	e003      	b.n	900054f0 <HAL_RCCEx_PeriphCLKConfig+0x81c>
        /* HSI, HSE, or CSI oscillator is used as source of PSSI clock */
        /* PSSI clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
900054e8:	2301      	movs	r3, #1
900054ea:	75fb      	strb	r3, [r7, #23]
        break;
900054ec:	e000      	b.n	900054f0 <HAL_RCCEx_PeriphCLKConfig+0x81c>
        break;
900054ee:	bf00      	nop
    }

    if (ret == HAL_OK)
900054f0:	7dfb      	ldrb	r3, [r7, #23]
900054f2:	2b00      	cmp	r3, #0
900054f4:	d109      	bne.n	9000550a <HAL_RCCEx_PeriphCLKConfig+0x836>
    {
      /* Set the source of PSSI clock*/
      __HAL_RCC_PSSI_CONFIG(PeriphClkInit->PssiClockSelection);
900054f6:	4b6d      	ldr	r3, [pc, #436]	@ (900056ac <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
900054f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
900054fa:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
900054fe:	687b      	ldr	r3, [r7, #4]
90005500:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
90005502:	496a      	ldr	r1, [pc, #424]	@ (900056ac <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
90005504:	4313      	orrs	r3, r2
90005506:	64cb      	str	r3, [r1, #76]	@ 0x4c
90005508:	e001      	b.n	9000550e <HAL_RCCEx_PeriphCLKConfig+0x83a>
    }
    else
    {
      /* set overall return value */
      status = ret;
9000550a:	7dfb      	ldrb	r3, [r7, #23]
9000550c:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
9000550e:	687b      	ldr	r3, [r7, #4]
90005510:	681b      	ldr	r3, [r3, #0]
90005512:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
90005516:	2b00      	cmp	r3, #0
90005518:	d043      	beq.n	900055a2 <HAL_RCCEx_PeriphCLKConfig+0x8ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
9000551a:	687b      	ldr	r3, [r7, #4]
9000551c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
9000551e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
90005522:	d02c      	beq.n	9000557e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
90005524:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
90005528:	d826      	bhi.n	90005578 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
9000552a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
9000552e:	d028      	beq.n	90005582 <HAL_RCCEx_PeriphCLKConfig+0x8ae>
90005530:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
90005534:	d820      	bhi.n	90005578 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
90005536:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
9000553a:	d016      	beq.n	9000556a <HAL_RCCEx_PeriphCLKConfig+0x896>
9000553c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
90005540:	d81a      	bhi.n	90005578 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
90005542:	2b00      	cmp	r3, #0
90005544:	d003      	beq.n	9000554e <HAL_RCCEx_PeriphCLKConfig+0x87a>
90005546:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
9000554a:	d007      	beq.n	9000555c <HAL_RCCEx_PeriphCLKConfig+0x888>
9000554c:	e014      	b.n	90005578 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SAI1 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
9000554e:	4b57      	ldr	r3, [pc, #348]	@ (900056ac <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
90005550:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
90005552:	4a56      	ldr	r2, [pc, #344]	@ (900056ac <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
90005554:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
90005558:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI1 clock source configuration done later after clock selection check */
        break;
9000555a:	e013      	b.n	90005584 <HAL_RCCEx_PeriphCLKConfig+0x8b0>

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SAI1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
9000555c:	4b53      	ldr	r3, [pc, #332]	@ (900056ac <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
9000555e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
90005560:	4a52      	ldr	r2, [pc, #328]	@ (900056ac <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
90005562:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
90005566:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI1 clock source configuration done later after clock selection check */
        break;
90005568:	e00c      	b.n	90005584 <HAL_RCCEx_PeriphCLKConfig+0x8b0>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SAI1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
9000556a:	4b50      	ldr	r3, [pc, #320]	@ (900056ac <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
9000556c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
9000556e:	4a4f      	ldr	r2, [pc, #316]	@ (900056ac <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
90005570:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
90005574:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI1 clock source configuration done later after clock selection check */
        break;
90005576:	e005      	b.n	90005584 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
90005578:	2301      	movs	r3, #1
9000557a:	75fb      	strb	r3, [r7, #23]
        break;
9000557c:	e002      	b.n	90005584 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
        break;
9000557e:	bf00      	nop
90005580:	e000      	b.n	90005584 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
        break;
90005582:	bf00      	nop
    }

    if (ret == HAL_OK)
90005584:	7dfb      	ldrb	r3, [r7, #23]
90005586:	2b00      	cmp	r3, #0
90005588:	d109      	bne.n	9000559e <HAL_RCCEx_PeriphCLKConfig+0x8ca>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
9000558a:	4b48      	ldr	r3, [pc, #288]	@ (900056ac <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
9000558c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
9000558e:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
90005592:	687b      	ldr	r3, [r7, #4]
90005594:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
90005596:	4945      	ldr	r1, [pc, #276]	@ (900056ac <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
90005598:	4313      	orrs	r3, r2
9000559a:	654b      	str	r3, [r1, #84]	@ 0x54
9000559c:	e001      	b.n	900055a2 <HAL_RCCEx_PeriphCLKConfig+0x8ce>
    }
    else
    {
      /* set overall return value */
      status = ret;
9000559e:	7dfb      	ldrb	r3, [r7, #23]
900055a0:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI2 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
900055a2:	687b      	ldr	r3, [r7, #4]
900055a4:	681b      	ldr	r3, [r3, #0]
900055a6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
900055aa:	2b00      	cmp	r3, #0
900055ac:	d04b      	beq.n	90005646 <HAL_RCCEx_PeriphCLKConfig+0x972>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    switch (PeriphClkInit->Sai2ClockSelection)
900055ae:	687b      	ldr	r3, [r7, #4]
900055b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
900055b2:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
900055b6:	d032      	beq.n	9000561e <HAL_RCCEx_PeriphCLKConfig+0x94a>
900055b8:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
900055bc:	d82c      	bhi.n	90005618 <HAL_RCCEx_PeriphCLKConfig+0x944>
900055be:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
900055c2:	d02e      	beq.n	90005622 <HAL_RCCEx_PeriphCLKConfig+0x94e>
900055c4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
900055c8:	d826      	bhi.n	90005618 <HAL_RCCEx_PeriphCLKConfig+0x944>
900055ca:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
900055ce:	d02a      	beq.n	90005626 <HAL_RCCEx_PeriphCLKConfig+0x952>
900055d0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
900055d4:	d820      	bhi.n	90005618 <HAL_RCCEx_PeriphCLKConfig+0x944>
900055d6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
900055da:	d016      	beq.n	9000560a <HAL_RCCEx_PeriphCLKConfig+0x936>
900055dc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
900055e0:	d81a      	bhi.n	90005618 <HAL_RCCEx_PeriphCLKConfig+0x944>
900055e2:	2b00      	cmp	r3, #0
900055e4:	d003      	beq.n	900055ee <HAL_RCCEx_PeriphCLKConfig+0x91a>
900055e6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
900055ea:	d007      	beq.n	900055fc <HAL_RCCEx_PeriphCLKConfig+0x928>
900055ec:	e014      	b.n	90005618 <HAL_RCCEx_PeriphCLKConfig+0x944>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SAI2 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
900055ee:	4b2f      	ldr	r3, [pc, #188]	@ (900056ac <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
900055f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
900055f2:	4a2e      	ldr	r2, [pc, #184]	@ (900056ac <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
900055f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
900055f8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI2 clock source configuration done later after clock selection check */
        break;
900055fa:	e015      	b.n	90005628 <HAL_RCCEx_PeriphCLKConfig+0x954>

      case RCC_SAI2CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SAI2 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
900055fc:	4b2b      	ldr	r3, [pc, #172]	@ (900056ac <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
900055fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
90005600:	4a2a      	ldr	r2, [pc, #168]	@ (900056ac <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
90005602:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
90005606:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI2 clock source configuration done later after clock selection check */
        break;
90005608:	e00e      	b.n	90005628 <HAL_RCCEx_PeriphCLKConfig+0x954>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SAI2 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
9000560a:	4b28      	ldr	r3, [pc, #160]	@ (900056ac <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
9000560c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
9000560e:	4a27      	ldr	r2, [pc, #156]	@ (900056ac <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
90005610:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
90005614:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI2 clock source configuration done later after clock selection check */
        break;
90005616:	e007      	b.n	90005628 <HAL_RCCEx_PeriphCLKConfig+0x954>
      case RCC_SAI2CLKSOURCE_SPDIF: /* SPDIF clock is used as source of SAI2 clock */
        /* SAI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
90005618:	2301      	movs	r3, #1
9000561a:	75fb      	strb	r3, [r7, #23]
        break;
9000561c:	e004      	b.n	90005628 <HAL_RCCEx_PeriphCLKConfig+0x954>
        break;
9000561e:	bf00      	nop
90005620:	e002      	b.n	90005628 <HAL_RCCEx_PeriphCLKConfig+0x954>
        break;
90005622:	bf00      	nop
90005624:	e000      	b.n	90005628 <HAL_RCCEx_PeriphCLKConfig+0x954>
        break;
90005626:	bf00      	nop
    }

    if (ret == HAL_OK)
90005628:	7dfb      	ldrb	r3, [r7, #23]
9000562a:	2b00      	cmp	r3, #0
9000562c:	d109      	bne.n	90005642 <HAL_RCCEx_PeriphCLKConfig+0x96e>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
9000562e:	4b1f      	ldr	r3, [pc, #124]	@ (900056ac <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
90005630:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
90005632:	f423 02e0 	bic.w	r2, r3, #7340032	@ 0x700000
90005636:	687b      	ldr	r3, [r7, #4]
90005638:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
9000563a:	491c      	ldr	r1, [pc, #112]	@ (900056ac <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
9000563c:	4313      	orrs	r3, r2
9000563e:	654b      	str	r3, [r1, #84]	@ 0x54
90005640:	e001      	b.n	90005646 <HAL_RCCEx_PeriphCLKConfig+0x972>
    }
    else
    {
      /* set overall return value */
      status = ret;
90005642:	7dfb      	ldrb	r3, [r7, #23]
90005644:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPDIFRX configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
90005646:	687b      	ldr	r3, [r7, #4]
90005648:	681b      	ldr	r3, [r3, #0]
9000564a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
9000564e:	2b00      	cmp	r3, #0
90005650:	d03e      	beq.n	900056d0 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifrxClockSelection));

    switch (PeriphClkInit->SpdifrxClockSelection)
90005652:	687b      	ldr	r3, [r7, #4]
90005654:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
90005656:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
9000565a:	d029      	beq.n	900056b0 <HAL_RCCEx_PeriphCLKConfig+0x9dc>
9000565c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
90005660:	d820      	bhi.n	900056a4 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
90005662:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
90005666:	d016      	beq.n	90005696 <HAL_RCCEx_PeriphCLKConfig+0x9c2>
90005668:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
9000566c:	d81a      	bhi.n	900056a4 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
9000566e:	2b00      	cmp	r3, #0
90005670:	d003      	beq.n	9000567a <HAL_RCCEx_PeriphCLKConfig+0x9a6>
90005672:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
90005676:	d007      	beq.n	90005688 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
90005678:	e014      	b.n	900056a4 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL1Q: /* PLL1_Q is used as clock source for SPDIFRX */
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
9000567a:	4b0c      	ldr	r3, [pc, #48]	@ (900056ac <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
9000567c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
9000567e:	4a0b      	ldr	r2, [pc, #44]	@ (900056ac <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
90005680:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
90005684:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
90005686:	e014      	b.n	900056b2 <HAL_RCCEx_PeriphCLKConfig+0x9de>

      case RCC_SPDIFRXCLKSOURCE_PLL2R: /* PLL2_R is used as clock source for SPDIFRX */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_RCLK);
90005688:	4b08      	ldr	r3, [pc, #32]	@ (900056ac <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
9000568a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
9000568c:	4a07      	ldr	r2, [pc, #28]	@ (900056ac <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
9000568e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
90005692:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
90005694:	e00d      	b.n	900056b2 <HAL_RCCEx_PeriphCLKConfig+0x9de>

      case RCC_SPDIFRXCLKSOURCE_PLL3R:  /* PLL3_R is used as clock source for SPDIFRX */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
90005696:	4b05      	ldr	r3, [pc, #20]	@ (900056ac <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
90005698:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
9000569a:	4a04      	ldr	r2, [pc, #16]	@ (900056ac <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
9000569c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
900056a0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
900056a2:	e006      	b.n	900056b2 <HAL_RCCEx_PeriphCLKConfig+0x9de>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
900056a4:	2301      	movs	r3, #1
900056a6:	75fb      	strb	r3, [r7, #23]
        break;
900056a8:	e003      	b.n	900056b2 <HAL_RCCEx_PeriphCLKConfig+0x9de>
900056aa:	bf00      	nop
900056ac:	58024400 	.word	0x58024400
        break;
900056b0:	bf00      	nop
    }

    if (ret == HAL_OK)
900056b2:	7dfb      	ldrb	r3, [r7, #23]
900056b4:	2b00      	cmp	r3, #0
900056b6:	d109      	bne.n	900056cc <HAL_RCCEx_PeriphCLKConfig+0x9f8>
    {
      /* Set the source of SPDIFRX clock */
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
900056b8:	4b8e      	ldr	r3, [pc, #568]	@ (900058f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
900056ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
900056bc:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
900056c0:	687b      	ldr	r3, [r7, #4]
900056c2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
900056c4:	498b      	ldr	r1, [pc, #556]	@ (900058f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
900056c6:	4313      	orrs	r3, r2
900056c8:	650b      	str	r3, [r1, #80]	@ 0x50
900056ca:	e001      	b.n	900056d0 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    }
    else
    {
      /* set overall return value */
      status = ret;
900056cc:	7dfb      	ldrb	r3, [r7, #23]
900056ce:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
900056d0:	687b      	ldr	r3, [r7, #4]
900056d2:	681b      	ldr	r3, [r3, #0]
900056d4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
900056d8:	2b00      	cmp	r3, #0
900056da:	d043      	beq.n	90005764 <HAL_RCCEx_PeriphCLKConfig+0xa90>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(PeriphClkInit->Spi1ClockSelection));

    switch (PeriphClkInit->Spi1ClockSelection)
900056dc:	687b      	ldr	r3, [r7, #4]
900056de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
900056e0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
900056e4:	d02c      	beq.n	90005740 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
900056e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
900056ea:	d826      	bhi.n	9000573a <HAL_RCCEx_PeriphCLKConfig+0xa66>
900056ec:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
900056f0:	d028      	beq.n	90005744 <HAL_RCCEx_PeriphCLKConfig+0xa70>
900056f2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
900056f6:	d820      	bhi.n	9000573a <HAL_RCCEx_PeriphCLKConfig+0xa66>
900056f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
900056fc:	d016      	beq.n	9000572c <HAL_RCCEx_PeriphCLKConfig+0xa58>
900056fe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
90005702:	d81a      	bhi.n	9000573a <HAL_RCCEx_PeriphCLKConfig+0xa66>
90005704:	2b00      	cmp	r3, #0
90005706:	d003      	beq.n	90005710 <HAL_RCCEx_PeriphCLKConfig+0xa3c>
90005708:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
9000570c:	d007      	beq.n	9000571e <HAL_RCCEx_PeriphCLKConfig+0xa4a>
9000570e:	e014      	b.n	9000573a <HAL_RCCEx_PeriphCLKConfig+0xa66>
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SPI1 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
90005710:	4b78      	ldr	r3, [pc, #480]	@ (900058f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
90005712:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
90005714:	4a77      	ldr	r2, [pc, #476]	@ (900058f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
90005716:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
9000571a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI1 clock source configuration done later after clock selection check */
        break;
9000571c:	e013      	b.n	90005746 <HAL_RCCEx_PeriphCLKConfig+0xa72>

      case RCC_SPI1CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SPI1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
9000571e:	4b75      	ldr	r3, [pc, #468]	@ (900058f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
90005720:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
90005722:	4a74      	ldr	r2, [pc, #464]	@ (900058f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
90005724:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
90005728:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI1 clock source configuration done later after clock selection check */
        break;
9000572a:	e00c      	b.n	90005746 <HAL_RCCEx_PeriphCLKConfig+0xa72>

      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SPI1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
9000572c:	4b71      	ldr	r3, [pc, #452]	@ (900058f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
9000572e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
90005730:	4a70      	ldr	r2, [pc, #448]	@ (900058f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
90005732:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
90005736:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI1 clock source configuration done later after clock selection check */
        break;
90005738:	e005      	b.n	90005746 <HAL_RCCEx_PeriphCLKConfig+0xa72>
      case RCC_SPI1CLKSOURCE_CLKP:  /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
9000573a:	2301      	movs	r3, #1
9000573c:	75fb      	strb	r3, [r7, #23]
        break;
9000573e:	e002      	b.n	90005746 <HAL_RCCEx_PeriphCLKConfig+0xa72>
        break;
90005740:	bf00      	nop
90005742:	e000      	b.n	90005746 <HAL_RCCEx_PeriphCLKConfig+0xa72>
        break;
90005744:	bf00      	nop
    }

    if (ret == HAL_OK)
90005746:	7dfb      	ldrb	r3, [r7, #23]
90005748:	2b00      	cmp	r3, #0
9000574a:	d109      	bne.n	90005760 <HAL_RCCEx_PeriphCLKConfig+0xa8c>
    {
      /* Set the source of SPI1 clock*/
      __HAL_RCC_SPI1_CONFIG(PeriphClkInit->Spi1ClockSelection);
9000574c:	4b69      	ldr	r3, [pc, #420]	@ (900058f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
9000574e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
90005750:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
90005754:	687b      	ldr	r3, [r7, #4]
90005756:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
90005758:	4966      	ldr	r1, [pc, #408]	@ (900058f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
9000575a:	4313      	orrs	r3, r2
9000575c:	654b      	str	r3, [r1, #84]	@ 0x54
9000575e:	e001      	b.n	90005764 <HAL_RCCEx_PeriphCLKConfig+0xa90>
    }
    else
    {
      /* set overall return value */
      status = ret;
90005760:	7dfb      	ldrb	r3, [r7, #23]
90005762:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI2/SPI3 configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI23) == RCC_PERIPHCLK_SPI23)
90005764:	687b      	ldr	r3, [r7, #4]
90005766:	681b      	ldr	r3, [r3, #0]
90005768:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
9000576c:	2b00      	cmp	r3, #0
9000576e:	d03c      	beq.n	900057ea <HAL_RCCEx_PeriphCLKConfig+0xb16>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI23CLKSOURCE(PeriphClkInit->Spi23ClockSelection));

    switch (PeriphClkInit->Spi23ClockSelection)
90005770:	687b      	ldr	r3, [r7, #4]
90005772:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
90005774:	2b40      	cmp	r3, #64	@ 0x40
90005776:	d026      	beq.n	900057c6 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
90005778:	2b40      	cmp	r3, #64	@ 0x40
9000577a:	d821      	bhi.n	900057c0 <HAL_RCCEx_PeriphCLKConfig+0xaec>
9000577c:	2b30      	cmp	r3, #48	@ 0x30
9000577e:	d024      	beq.n	900057ca <HAL_RCCEx_PeriphCLKConfig+0xaf6>
90005780:	2b30      	cmp	r3, #48	@ 0x30
90005782:	d81d      	bhi.n	900057c0 <HAL_RCCEx_PeriphCLKConfig+0xaec>
90005784:	2b20      	cmp	r3, #32
90005786:	d014      	beq.n	900057b2 <HAL_RCCEx_PeriphCLKConfig+0xade>
90005788:	2b20      	cmp	r3, #32
9000578a:	d819      	bhi.n	900057c0 <HAL_RCCEx_PeriphCLKConfig+0xaec>
9000578c:	2b00      	cmp	r3, #0
9000578e:	d002      	beq.n	90005796 <HAL_RCCEx_PeriphCLKConfig+0xac2>
90005790:	2b10      	cmp	r3, #16
90005792:	d007      	beq.n	900057a4 <HAL_RCCEx_PeriphCLKConfig+0xad0>
90005794:	e014      	b.n	900057c0 <HAL_RCCEx_PeriphCLKConfig+0xaec>
    {
      case RCC_SPI23CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SPI2/SPI3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
90005796:	4b57      	ldr	r3, [pc, #348]	@ (900058f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
90005798:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
9000579a:	4a56      	ldr	r2, [pc, #344]	@ (900058f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
9000579c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
900057a0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;
900057a2:	e013      	b.n	900057cc <HAL_RCCEx_PeriphCLKConfig+0xaf8>

      case RCC_SPI23CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SPI2/SPI3 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
900057a4:	4b53      	ldr	r3, [pc, #332]	@ (900058f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
900057a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
900057a8:	4a52      	ldr	r2, [pc, #328]	@ (900058f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
900057aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
900057ae:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;
900057b0:	e00c      	b.n	900057cc <HAL_RCCEx_PeriphCLKConfig+0xaf8>

      case RCC_SPI23CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SPI2/SPI3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
900057b2:	4b50      	ldr	r3, [pc, #320]	@ (900058f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
900057b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
900057b6:	4a4f      	ldr	r2, [pc, #316]	@ (900058f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
900057b8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
900057bc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;
900057be:	e005      	b.n	900057cc <HAL_RCCEx_PeriphCLKConfig+0xaf8>
      case RCC_SPI23CLKSOURCE_CLKP:  /* HSI, HSE, or CSI oscillator is used as source of SPI2/SPI3 clock */
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
900057c0:	2301      	movs	r3, #1
900057c2:	75fb      	strb	r3, [r7, #23]
        break;
900057c4:	e002      	b.n	900057cc <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
900057c6:	bf00      	nop
900057c8:	e000      	b.n	900057cc <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
900057ca:	bf00      	nop
    }

    if (ret == HAL_OK)
900057cc:	7dfb      	ldrb	r3, [r7, #23]
900057ce:	2b00      	cmp	r3, #0
900057d0:	d109      	bne.n	900057e6 <HAL_RCCEx_PeriphCLKConfig+0xb12>
    {
      /* Set the source of SPI2/SPI3 clock*/
      __HAL_RCC_SPI23_CONFIG(PeriphClkInit->Spi23ClockSelection);
900057d2:	4b48      	ldr	r3, [pc, #288]	@ (900058f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
900057d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
900057d6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
900057da:	687b      	ldr	r3, [r7, #4]
900057dc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
900057de:	4945      	ldr	r1, [pc, #276]	@ (900058f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
900057e0:	4313      	orrs	r3, r2
900057e2:	650b      	str	r3, [r1, #80]	@ 0x50
900057e4:	e001      	b.n	900057ea <HAL_RCCEx_PeriphCLKConfig+0xb16>
    }
    else
    {
      /* set overall return value */
      status = ret;
900057e6:	7dfb      	ldrb	r3, [r7, #23]
900057e8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
900057ea:	687b      	ldr	r3, [r7, #4]
900057ec:	681b      	ldr	r3, [r3, #0]
900057ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
900057f2:	2b00      	cmp	r3, #0
900057f4:	d03c      	beq.n	90005870 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI45CLKSOURCE(PeriphClkInit->Spi45ClockSelection));

    switch (PeriphClkInit->Spi45ClockSelection)
900057f6:	687b      	ldr	r3, [r7, #4]
900057f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
900057fa:	2b50      	cmp	r3, #80	@ 0x50
900057fc:	d022      	beq.n	90005844 <HAL_RCCEx_PeriphCLKConfig+0xb70>
900057fe:	2b50      	cmp	r3, #80	@ 0x50
90005800:	d81d      	bhi.n	9000583e <HAL_RCCEx_PeriphCLKConfig+0xb6a>
90005802:	2b40      	cmp	r3, #64	@ 0x40
90005804:	d020      	beq.n	90005848 <HAL_RCCEx_PeriphCLKConfig+0xb74>
90005806:	2b40      	cmp	r3, #64	@ 0x40
90005808:	d819      	bhi.n	9000583e <HAL_RCCEx_PeriphCLKConfig+0xb6a>
9000580a:	2b30      	cmp	r3, #48	@ 0x30
9000580c:	d01e      	beq.n	9000584c <HAL_RCCEx_PeriphCLKConfig+0xb78>
9000580e:	2b30      	cmp	r3, #48	@ 0x30
90005810:	d815      	bhi.n	9000583e <HAL_RCCEx_PeriphCLKConfig+0xb6a>
90005812:	2b20      	cmp	r3, #32
90005814:	d00c      	beq.n	90005830 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
90005816:	2b20      	cmp	r3, #32
90005818:	d811      	bhi.n	9000583e <HAL_RCCEx_PeriphCLKConfig+0xb6a>
9000581a:	2b00      	cmp	r3, #0
9000581c:	d018      	beq.n	90005850 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
9000581e:	2b10      	cmp	r3, #16
90005820:	d10d      	bne.n	9000583e <HAL_RCCEx_PeriphCLKConfig+0xb6a>
      case RCC_SPI45CLKSOURCE_PCLK2:  /* PCLK2 as clock source for SPI4/SPI5 */
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2Q:  /* PLL2_Q is used as clock source for SPI4/SPI5 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
90005822:	4b34      	ldr	r3, [pc, #208]	@ (900058f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
90005824:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
90005826:	4a33      	ldr	r2, [pc, #204]	@ (900058f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
90005828:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
9000582c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;
9000582e:	e010      	b.n	90005852 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_SPI45CLKSOURCE_PLL3Q:  /* PLL3_Q is used as clock source for SPI4/SPI5 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
90005830:	4b30      	ldr	r3, [pc, #192]	@ (900058f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
90005832:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
90005834:	4a2f      	ldr	r2, [pc, #188]	@ (900058f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
90005836:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
9000583a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;
9000583c:	e009      	b.n	90005852 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
      case RCC_SPI45CLKSOURCE_HSE: /* HSE oscillator clock is used as source of SPI4/SPI5 */
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
9000583e:	2301      	movs	r3, #1
90005840:	75fb      	strb	r3, [r7, #23]
        break;
90005842:	e006      	b.n	90005852 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
90005844:	bf00      	nop
90005846:	e004      	b.n	90005852 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
90005848:	bf00      	nop
9000584a:	e002      	b.n	90005852 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
9000584c:	bf00      	nop
9000584e:	e000      	b.n	90005852 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
90005850:	bf00      	nop
    }

    if (ret == HAL_OK)
90005852:	7dfb      	ldrb	r3, [r7, #23]
90005854:	2b00      	cmp	r3, #0
90005856:	d109      	bne.n	9000586c <HAL_RCCEx_PeriphCLKConfig+0xb98>
    {
      /* Set the source of SPI4/SPI5 clock */
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
90005858:	4b26      	ldr	r3, [pc, #152]	@ (900058f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
9000585a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
9000585c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
90005860:	687b      	ldr	r3, [r7, #4]
90005862:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
90005864:	4923      	ldr	r1, [pc, #140]	@ (900058f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
90005866:	4313      	orrs	r3, r2
90005868:	654b      	str	r3, [r1, #84]	@ 0x54
9000586a:	e001      	b.n	90005870 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
9000586c:	7dfb      	ldrb	r3, [r7, #23]
9000586e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
90005870:	687b      	ldr	r3, [r7, #4]
90005872:	681b      	ldr	r3, [r3, #0]
90005874:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
90005878:	2b00      	cmp	r3, #0
9000587a:	d03f      	beq.n	900058fc <HAL_RCCEx_PeriphCLKConfig+0xc28>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(PeriphClkInit->Spi6ClockSelection));

    switch (PeriphClkInit->Spi6ClockSelection)
9000587c:	687b      	ldr	r3, [r7, #4]
9000587e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
90005880:	2b50      	cmp	r3, #80	@ 0x50
90005882:	d022      	beq.n	900058ca <HAL_RCCEx_PeriphCLKConfig+0xbf6>
90005884:	2b50      	cmp	r3, #80	@ 0x50
90005886:	d81d      	bhi.n	900058c4 <HAL_RCCEx_PeriphCLKConfig+0xbf0>
90005888:	2b40      	cmp	r3, #64	@ 0x40
9000588a:	d020      	beq.n	900058ce <HAL_RCCEx_PeriphCLKConfig+0xbfa>
9000588c:	2b40      	cmp	r3, #64	@ 0x40
9000588e:	d819      	bhi.n	900058c4 <HAL_RCCEx_PeriphCLKConfig+0xbf0>
90005890:	2b30      	cmp	r3, #48	@ 0x30
90005892:	d01e      	beq.n	900058d2 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
90005894:	2b30      	cmp	r3, #48	@ 0x30
90005896:	d815      	bhi.n	900058c4 <HAL_RCCEx_PeriphCLKConfig+0xbf0>
90005898:	2b20      	cmp	r3, #32
9000589a:	d00c      	beq.n	900058b6 <HAL_RCCEx_PeriphCLKConfig+0xbe2>
9000589c:	2b20      	cmp	r3, #32
9000589e:	d811      	bhi.n	900058c4 <HAL_RCCEx_PeriphCLKConfig+0xbf0>
900058a0:	2b00      	cmp	r3, #0
900058a2:	d018      	beq.n	900058d6 <HAL_RCCEx_PeriphCLKConfig+0xc02>
900058a4:	2b10      	cmp	r3, #16
900058a6:	d10d      	bne.n	900058c4 <HAL_RCCEx_PeriphCLKConfig+0xbf0>
      case RCC_SPI6CLKSOURCE_PCLK4: /* PCLK4 as clock source for SPI6 */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q:  /* PLL2_Q is used as clock source for SPI6 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
900058a8:	4b12      	ldr	r3, [pc, #72]	@ (900058f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
900058aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
900058ac:	4a11      	ldr	r2, [pc, #68]	@ (900058f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
900058ae:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
900058b2:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI6 clock source configuration done later after clock selection check */
        break;
900058b4:	e010      	b.n	900058d8 <HAL_RCCEx_PeriphCLKConfig+0xc04>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3_Q is used as clock source for SPI6 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
900058b6:	4b0f      	ldr	r3, [pc, #60]	@ (900058f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
900058b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
900058ba:	4a0e      	ldr	r2, [pc, #56]	@ (900058f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
900058bc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
900058c0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI6 clock source configuration done later after clock selection check */
        break;
900058c2:	e009      	b.n	900058d8 <HAL_RCCEx_PeriphCLKConfig+0xc04>
      case RCC_SPI6CLKSOURCE_HSE: /* HSE oscillator is used as source for SPI6 */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
900058c4:	2301      	movs	r3, #1
900058c6:	75fb      	strb	r3, [r7, #23]
        break;
900058c8:	e006      	b.n	900058d8 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
900058ca:	bf00      	nop
900058cc:	e004      	b.n	900058d8 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
900058ce:	bf00      	nop
900058d0:	e002      	b.n	900058d8 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
900058d2:	bf00      	nop
900058d4:	e000      	b.n	900058d8 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
900058d6:	bf00      	nop
    }

    if (ret == HAL_OK)
900058d8:	7dfb      	ldrb	r3, [r7, #23]
900058da:	2b00      	cmp	r3, #0
900058dc:	d10c      	bne.n	900058f8 <HAL_RCCEx_PeriphCLKConfig+0xc24>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
900058de:	4b05      	ldr	r3, [pc, #20]	@ (900058f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
900058e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
900058e2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
900058e6:	687b      	ldr	r3, [r7, #4]
900058e8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
900058ea:	4902      	ldr	r1, [pc, #8]	@ (900058f4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
900058ec:	4313      	orrs	r3, r2
900058ee:	658b      	str	r3, [r1, #88]	@ 0x58
900058f0:	e004      	b.n	900058fc <HAL_RCCEx_PeriphCLKConfig+0xc28>
900058f2:	bf00      	nop
900058f4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
900058f8:	7dfb      	ldrb	r3, [r7, #23]
900058fa:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
900058fc:	687b      	ldr	r3, [r7, #4]
900058fe:	681b      	ldr	r3, [r3, #0]
90005900:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
90005904:	2b00      	cmp	r3, #0
90005906:	d034      	beq.n	90005972 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    switch (PeriphClkInit->Usart1ClockSelection)
90005908:	687b      	ldr	r3, [r7, #4]
9000590a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
9000590c:	2b05      	cmp	r3, #5
9000590e:	d81d      	bhi.n	9000594c <HAL_RCCEx_PeriphCLKConfig+0xc78>
90005910:	a201      	add	r2, pc, #4	@ (adr r2, 90005918 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
90005912:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
90005916:	bf00      	nop
90005918:	90005953 	.word	0x90005953
9000591c:	90005931 	.word	0x90005931
90005920:	9000593f 	.word	0x9000593f
90005924:	90005953 	.word	0x90005953
90005928:	90005953 	.word	0x90005953
9000592c:	90005953 	.word	0x90005953
      case RCC_USART1CLKSOURCE_PCLK2: /* PCLK2 as clock source for USART1 */
        /* USART1 clock source configuration done later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q: /* PLL2_Q is used as clock source for USART1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
90005930:	4b69      	ldr	r3, [pc, #420]	@ (90005ad8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
90005932:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
90005934:	4a68      	ldr	r2, [pc, #416]	@ (90005ad8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
90005936:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
9000593a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART1 clock source configuration done later after clock selection check */
        break;
9000593c:	e00a      	b.n	90005954 <HAL_RCCEx_PeriphCLKConfig+0xc80>

      case RCC_USART1CLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USART1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
9000593e:	4b66      	ldr	r3, [pc, #408]	@ (90005ad8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
90005940:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
90005942:	4a65      	ldr	r2, [pc, #404]	@ (90005ad8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
90005944:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
90005948:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART1 clock source configuration done later after clock selection check */
        break;
9000594a:	e003      	b.n	90005954 <HAL_RCCEx_PeriphCLKConfig+0xc80>
      case RCC_USART1CLKSOURCE_LSE: /* LSE oscillator is used as source for USART1 */
        /* USART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
9000594c:	2301      	movs	r3, #1
9000594e:	75fb      	strb	r3, [r7, #23]
        break;
90005950:	e000      	b.n	90005954 <HAL_RCCEx_PeriphCLKConfig+0xc80>
        break;
90005952:	bf00      	nop
    }

    if (ret == HAL_OK)
90005954:	7dfb      	ldrb	r3, [r7, #23]
90005956:	2b00      	cmp	r3, #0
90005958:	d109      	bne.n	9000596e <HAL_RCCEx_PeriphCLKConfig+0xc9a>
    {
      /* Set the source of USART1 clock */
      __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
9000595a:	4b5f      	ldr	r3, [pc, #380]	@ (90005ad8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
9000595c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
9000595e:	f023 0207 	bic.w	r2, r3, #7
90005962:	687b      	ldr	r3, [r7, #4]
90005964:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
90005966:	495c      	ldr	r1, [pc, #368]	@ (90005ad8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
90005968:	4313      	orrs	r3, r2
9000596a:	654b      	str	r3, [r1, #84]	@ 0x54
9000596c:	e001      	b.n	90005972 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
9000596e:	7dfb      	ldrb	r3, [r7, #23]
90005970:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------- USART2/USART3/UART4/UART5/UART7/UART8 Configuration --------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
90005972:	687b      	ldr	r3, [r7, #4]
90005974:	681b      	ldr	r3, [r3, #0]
90005976:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
9000597a:	2b00      	cmp	r3, #0
9000597c:	d033      	beq.n	900059e6 <HAL_RCCEx_PeriphCLKConfig+0xd12>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART234578CLKSOURCE(PeriphClkInit->Usart234578ClockSelection));

    switch (PeriphClkInit->Usart234578ClockSelection)
9000597e:	687b      	ldr	r3, [r7, #4]
90005980:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
90005982:	2b05      	cmp	r3, #5
90005984:	d81c      	bhi.n	900059c0 <HAL_RCCEx_PeriphCLKConfig+0xcec>
90005986:	a201      	add	r2, pc, #4	@ (adr r2, 9000598c <HAL_RCCEx_PeriphCLKConfig+0xcb8>)
90005988:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
9000598c:	900059c7 	.word	0x900059c7
90005990:	900059a5 	.word	0x900059a5
90005994:	900059b3 	.word	0x900059b3
90005998:	900059c7 	.word	0x900059c7
9000599c:	900059c7 	.word	0x900059c7
900059a0:	900059c7 	.word	0x900059c7
      case RCC_USART234578CLKSOURCE_PCLK1: /* PCLK1 as clock source for USART2/USART3/UART4/UART5/UART7/UART8 */
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2Q: /* PLL2_Q is used as clock source for USART2/USART3/UART4/UART5/UART7/UART8 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
900059a4:	4b4c      	ldr	r3, [pc, #304]	@ (90005ad8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
900059a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
900059a8:	4a4b      	ldr	r2, [pc, #300]	@ (90005ad8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
900059aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
900059ae:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;
900059b0:	e00a      	b.n	900059c8 <HAL_RCCEx_PeriphCLKConfig+0xcf4>

      case RCC_USART234578CLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USART2/USART3/UART4/UART5/UART7/UART8 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
900059b2:	4b49      	ldr	r3, [pc, #292]	@ (90005ad8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
900059b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
900059b6:	4a48      	ldr	r2, [pc, #288]	@ (90005ad8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
900059b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
900059bc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;
900059be:	e003      	b.n	900059c8 <HAL_RCCEx_PeriphCLKConfig+0xcf4>
        /* LSE,  oscillator is used as source of USART2/USART3/UART4/UART5/UART7/UART8 clock */
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
900059c0:	2301      	movs	r3, #1
900059c2:	75fb      	strb	r3, [r7, #23]
        break;
900059c4:	e000      	b.n	900059c8 <HAL_RCCEx_PeriphCLKConfig+0xcf4>
        break;
900059c6:	bf00      	nop
    }

    if (ret == HAL_OK)
900059c8:	7dfb      	ldrb	r3, [r7, #23]
900059ca:	2b00      	cmp	r3, #0
900059cc:	d109      	bne.n	900059e2 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
    {
      /* Set the source of USART2/USART3/UART4/UART5/UART7/UART8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
900059ce:	4b42      	ldr	r3, [pc, #264]	@ (90005ad8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
900059d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
900059d2:	f023 0207 	bic.w	r2, r3, #7
900059d6:	687b      	ldr	r3, [r7, #4]
900059d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
900059da:	493f      	ldr	r1, [pc, #252]	@ (90005ad8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
900059dc:	4313      	orrs	r3, r2
900059de:	650b      	str	r3, [r1, #80]	@ 0x50
900059e0:	e001      	b.n	900059e6 <HAL_RCCEx_PeriphCLKConfig+0xd12>
    }
    else
    {
      /* set overall return value */
      status = ret;
900059e2:	7dfb      	ldrb	r3, [r7, #23]
900059e4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USBPHYC Configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBPHYC) == RCC_PERIPHCLK_USBPHYC)
900059e6:	687b      	ldr	r3, [r7, #4]
900059e8:	681b      	ldr	r3, [r3, #0]
900059ea:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
900059ee:	2b00      	cmp	r3, #0
900059f0:	d027      	beq.n	90005a42 <HAL_RCCEx_PeriphCLKConfig+0xd6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPHYCCLKSOURCE(PeriphClkInit->UsbPhycClockSelection));

    switch (PeriphClkInit->UsbPhycClockSelection)
900059f2:	687b      	ldr	r3, [r7, #4]
900059f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
900059f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
900059fa:	d008      	beq.n	90005a0e <HAL_RCCEx_PeriphCLKConfig+0xd3a>
900059fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
90005a00:	d80c      	bhi.n	90005a1c <HAL_RCCEx_PeriphCLKConfig+0xd48>
90005a02:	2b00      	cmp	r3, #0
90005a04:	d00d      	beq.n	90005a22 <HAL_RCCEx_PeriphCLKConfig+0xd4e>
90005a06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
90005a0a:	d00a      	beq.n	90005a22 <HAL_RCCEx_PeriphCLKConfig+0xd4e>
90005a0c:	e006      	b.n	90005a1c <HAL_RCCEx_PeriphCLKConfig+0xd48>
    {
      case RCC_USBPHYCCLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USBPHYC */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
90005a0e:	4b32      	ldr	r3, [pc, #200]	@ (90005ad8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
90005a10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
90005a12:	4a31      	ldr	r2, [pc, #196]	@ (90005ad8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
90005a14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
90005a18:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USBPHYC clock source configuration done later after clock selection check */
        break;
90005a1a:	e003      	b.n	90005a24 <HAL_RCCEx_PeriphCLKConfig+0xd50>
      case RCC_USBPHYCCLKSOURCE_HSE_DIV2: /* HSE divided by 2 is used as clock source for USBPHYC */
        /* USBPHYC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
90005a1c:	2301      	movs	r3, #1
90005a1e:	75fb      	strb	r3, [r7, #23]
        break;
90005a20:	e000      	b.n	90005a24 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
90005a22:	bf00      	nop
    }

    if (ret == HAL_OK)
90005a24:	7dfb      	ldrb	r3, [r7, #23]
90005a26:	2b00      	cmp	r3, #0
90005a28:	d109      	bne.n	90005a3e <HAL_RCCEx_PeriphCLKConfig+0xd6a>
    {
      /* Set the source of USBPHYC clock*/
      __HAL_RCC_USBPHYC_CONFIG(PeriphClkInit->UsbPhycClockSelection);
90005a2a:	4b2b      	ldr	r3, [pc, #172]	@ (90005ad8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
90005a2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
90005a2e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
90005a32:	687b      	ldr	r3, [r7, #4]
90005a34:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
90005a36:	4928      	ldr	r1, [pc, #160]	@ (90005ad8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
90005a38:	4313      	orrs	r3, r2
90005a3a:	64cb      	str	r3, [r1, #76]	@ 0x4c
90005a3c:	e001      	b.n	90005a42 <HAL_RCCEx_PeriphCLKConfig+0xd6e>
    }
    else
    {
      /* set overall return value */
      status = ret;
90005a3e:	7dfb      	ldrb	r3, [r7, #23]
90005a40:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USBOTGFS Configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBOTGFS) == RCC_PERIPHCLK_USBOTGFS)
90005a42:	687b      	ldr	r3, [r7, #4]
90005a44:	681b      	ldr	r3, [r3, #0]
90005a46:	2b00      	cmp	r3, #0
90005a48:	da2c      	bge.n	90005aa4 <HAL_RCCEx_PeriphCLKConfig+0xdd0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBOTGFSCLKSOURCE(PeriphClkInit->UsbOtgFsClockSelection));

    switch (PeriphClkInit->UsbOtgFsClockSelection)
90005a4a:	687b      	ldr	r3, [r7, #4]
90005a4c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
90005a4e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
90005a52:	d017      	beq.n	90005a84 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
90005a54:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
90005a58:	d811      	bhi.n	90005a7e <HAL_RCCEx_PeriphCLKConfig+0xdaa>
90005a5a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
90005a5e:	d011      	beq.n	90005a84 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
90005a60:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
90005a64:	d80b      	bhi.n	90005a7e <HAL_RCCEx_PeriphCLKConfig+0xdaa>
90005a66:	2b00      	cmp	r3, #0
90005a68:	d00c      	beq.n	90005a84 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
90005a6a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
90005a6e:	d106      	bne.n	90005a7e <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    {
      case RCC_USBOTGFSCLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USB OTG FS */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
90005a70:	4b19      	ldr	r3, [pc, #100]	@ (90005ad8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
90005a72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
90005a74:	4a18      	ldr	r2, [pc, #96]	@ (90005ad8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
90005a76:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
90005a7a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USB OTG FS clock source configuration done later after clock selection check */
        break;
90005a7c:	e003      	b.n	90005a86 <HAL_RCCEx_PeriphCLKConfig+0xdb2>
      case RCC_USBOTGFSCLKSOURCE_CLK48: /* USBPHYC CLK48 is used as clock source for USB OTG FS */
        /* USB OTG FS clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
90005a7e:	2301      	movs	r3, #1
90005a80:	75fb      	strb	r3, [r7, #23]
        break;
90005a82:	e000      	b.n	90005a86 <HAL_RCCEx_PeriphCLKConfig+0xdb2>
        break;
90005a84:	bf00      	nop
    }

    if (ret == HAL_OK)
90005a86:	7dfb      	ldrb	r3, [r7, #23]
90005a88:	2b00      	cmp	r3, #0
90005a8a:	d109      	bne.n	90005aa0 <HAL_RCCEx_PeriphCLKConfig+0xdcc>
    {
      /* Set the source of USBPHYC clock*/
      __HAL_RCC_USBOTGFS_CONFIG(PeriphClkInit->UsbOtgFsClockSelection);
90005a8c:	4b12      	ldr	r3, [pc, #72]	@ (90005ad8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
90005a8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
90005a90:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
90005a94:	687b      	ldr	r3, [r7, #4]
90005a96:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
90005a98:	490f      	ldr	r1, [pc, #60]	@ (90005ad8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
90005a9a:	4313      	orrs	r3, r2
90005a9c:	64cb      	str	r3, [r1, #76]	@ 0x4c
90005a9e:	e001      	b.n	90005aa4 <HAL_RCCEx_PeriphCLKConfig+0xdd0>
    }
    else
    {
      /* set overall return value */
      status = ret;
90005aa0:	7dfb      	ldrb	r3, [r7, #23]
90005aa2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
90005aa4:	687b      	ldr	r3, [r7, #4]
90005aa6:	681b      	ldr	r3, [r3, #0]
90005aa8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
90005aac:	2b00      	cmp	r3, #0
90005aae:	d009      	beq.n	90005ac4 <HAL_RCCEx_PeriphCLKConfig+0xdf0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER_CONFIG(PeriphClkInit->TIMPresSelection);
90005ab0:	4b09      	ldr	r3, [pc, #36]	@ (90005ad8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
90005ab2:	691b      	ldr	r3, [r3, #16]
90005ab4:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
90005ab8:	687b      	ldr	r3, [r7, #4]
90005aba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
90005abe:	4906      	ldr	r1, [pc, #24]	@ (90005ad8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
90005ac0:	4313      	orrs	r3, r2
90005ac2:	610b      	str	r3, [r1, #16]
  }

  if (status == HAL_OK)
90005ac4:	7dbb      	ldrb	r3, [r7, #22]
90005ac6:	2b00      	cmp	r3, #0
90005ac8:	d101      	bne.n	90005ace <HAL_RCCEx_PeriphCLKConfig+0xdfa>
  {
    return HAL_OK;
90005aca:	2300      	movs	r3, #0
90005acc:	e000      	b.n	90005ad0 <HAL_RCCEx_PeriphCLKConfig+0xdfc>
  }
  return HAL_ERROR;
90005ace:	2301      	movs	r3, #1
}
90005ad0:	4618      	mov	r0, r3
90005ad2:	3718      	adds	r7, #24
90005ad4:	46bd      	mov	sp, r7
90005ad6:	bd80      	pop	{r7, pc}
90005ad8:	58024400 	.word	0x58024400

90005adc <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
90005adc:	b580      	push	{r7, lr}
90005ade:	b084      	sub	sp, #16
90005ae0:	af00      	add	r7, sp, #0
90005ae2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
90005ae4:	2301      	movs	r3, #1
90005ae6:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
90005ae8:	687b      	ldr	r3, [r7, #4]
90005aea:	2b00      	cmp	r3, #0
90005aec:	d079      	beq.n	90005be2 <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
90005aee:	687b      	ldr	r3, [r7, #4]
90005af0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
90005af4:	b2db      	uxtb	r3, r3
90005af6:	2b00      	cmp	r3, #0
90005af8:	d106      	bne.n	90005b08 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
90005afa:	687b      	ldr	r3, [r7, #4]
90005afc:	2200      	movs	r2, #0
90005afe:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
90005b02:	6878      	ldr	r0, [r7, #4]
90005b04:	f7fa fef0 	bl	900008e8 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
90005b08:	687b      	ldr	r3, [r7, #4]
90005b0a:	2202      	movs	r2, #2
90005b0c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
90005b10:	4b36      	ldr	r3, [pc, #216]	@ (90005bec <HAL_RTC_Init+0x110>)
90005b12:	68db      	ldr	r3, [r3, #12]
90005b14:	f003 0310 	and.w	r3, r3, #16
90005b18:	2b10      	cmp	r3, #16
90005b1a:	d059      	beq.n	90005bd0 <HAL_RTC_Init+0xf4>
    {
      /* Check that the RTC mode is not 'binary only' */
      if (__HAL_RTC_GET_BINARY_MODE(hrtc) != RTC_BINARY_ONLY)
90005b1c:	4b33      	ldr	r3, [pc, #204]	@ (90005bec <HAL_RTC_Init+0x110>)
90005b1e:	68db      	ldr	r3, [r3, #12]
90005b20:	f403 7340 	and.w	r3, r3, #768	@ 0x300
90005b24:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
90005b28:	d04f      	beq.n	90005bca <HAL_RTC_Init+0xee>
      {
        /* Disable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
90005b2a:	4b30      	ldr	r3, [pc, #192]	@ (90005bec <HAL_RTC_Init+0x110>)
90005b2c:	22ca      	movs	r2, #202	@ 0xca
90005b2e:	625a      	str	r2, [r3, #36]	@ 0x24
90005b30:	4b2e      	ldr	r3, [pc, #184]	@ (90005bec <HAL_RTC_Init+0x110>)
90005b32:	2253      	movs	r2, #83	@ 0x53
90005b34:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Enter Initialization mode */
        status = RTC_EnterInitMode(hrtc);
90005b36:	6878      	ldr	r0, [r7, #4]
90005b38:	f000 fa56 	bl	90005fe8 <RTC_EnterInitMode>
90005b3c:	4603      	mov	r3, r0
90005b3e:	73fb      	strb	r3, [r7, #15]

        if (status == HAL_OK)
90005b40:	7bfb      	ldrb	r3, [r7, #15]
90005b42:	2b00      	cmp	r3, #0
90005b44:	d13d      	bne.n	90005bc2 <HAL_RTC_Init+0xe6>
        {
#if defined(RTC_CR_OSEL)
          /* Clear RTC_CR FMT, OSEL and POL Bits */
          CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
90005b46:	4b29      	ldr	r3, [pc, #164]	@ (90005bec <HAL_RTC_Init+0x110>)
90005b48:	699a      	ldr	r2, [r3, #24]
90005b4a:	4928      	ldr	r1, [pc, #160]	@ (90005bec <HAL_RTC_Init+0x110>)
90005b4c:	4b28      	ldr	r3, [pc, #160]	@ (90005bf0 <HAL_RTC_Init+0x114>)
90005b4e:	4013      	ands	r3, r2
90005b50:	618b      	str	r3, [r1, #24]

          /* Set RTC_CR register */
          SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
90005b52:	4b26      	ldr	r3, [pc, #152]	@ (90005bec <HAL_RTC_Init+0x110>)
90005b54:	699a      	ldr	r2, [r3, #24]
90005b56:	687b      	ldr	r3, [r7, #4]
90005b58:	6859      	ldr	r1, [r3, #4]
90005b5a:	687b      	ldr	r3, [r7, #4]
90005b5c:	691b      	ldr	r3, [r3, #16]
90005b5e:	4319      	orrs	r1, r3
90005b60:	687b      	ldr	r3, [r7, #4]
90005b62:	699b      	ldr	r3, [r3, #24]
90005b64:	430b      	orrs	r3, r1
90005b66:	4921      	ldr	r1, [pc, #132]	@ (90005bec <HAL_RTC_Init+0x110>)
90005b68:	4313      	orrs	r3, r2
90005b6a:	618b      	str	r3, [r1, #24]
          /* Set RTC_CR register */
          SET_BIT(RTC->CR, hrtc->Init.HourFormat);
#endif /* RTC_CR_OSEL */

          /* Configure the RTC PRER */
          WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
90005b6c:	687b      	ldr	r3, [r7, #4]
90005b6e:	68da      	ldr	r2, [r3, #12]
90005b70:	687b      	ldr	r3, [r7, #4]
90005b72:	689b      	ldr	r3, [r3, #8]
90005b74:	041b      	lsls	r3, r3, #16
90005b76:	491d      	ldr	r1, [pc, #116]	@ (90005bec <HAL_RTC_Init+0x110>)
90005b78:	4313      	orrs	r3, r2
90005b7a:	610b      	str	r3, [r1, #16]

          /* Configure the Binary mode */
          MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
90005b7c:	4b1b      	ldr	r3, [pc, #108]	@ (90005bec <HAL_RTC_Init+0x110>)
90005b7e:	68db      	ldr	r3, [r3, #12]
90005b80:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
90005b84:	687b      	ldr	r3, [r7, #4]
90005b86:	6a59      	ldr	r1, [r3, #36]	@ 0x24
90005b88:	687b      	ldr	r3, [r7, #4]
90005b8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
90005b8c:	430b      	orrs	r3, r1
90005b8e:	4917      	ldr	r1, [pc, #92]	@ (90005bec <HAL_RTC_Init+0x110>)
90005b90:	4313      	orrs	r3, r2
90005b92:	60cb      	str	r3, [r1, #12]

          /* Exit Initialization mode */
          status = RTC_ExitInitMode(hrtc);
90005b94:	6878      	ldr	r0, [r7, #4]
90005b96:	f000 fa63 	bl	90006060 <RTC_ExitInitMode>
90005b9a:	4603      	mov	r3, r0
90005b9c:	73fb      	strb	r3, [r7, #15]

#if defined(RTC_CR_OSEL)
          if (status == HAL_OK)
90005b9e:	7bfb      	ldrb	r3, [r7, #15]
90005ba0:	2b00      	cmp	r3, #0
90005ba2:	d10e      	bne.n	90005bc2 <HAL_RTC_Init+0xe6>
          {
#if defined(RTC_CR_OUT2EN)
            MODIFY_REG(RTC->CR, \
90005ba4:	4b11      	ldr	r3, [pc, #68]	@ (90005bec <HAL_RTC_Init+0x110>)
90005ba6:	699b      	ldr	r3, [r3, #24]
90005ba8:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
90005bac:	687b      	ldr	r3, [r7, #4]
90005bae:	6a19      	ldr	r1, [r3, #32]
90005bb0:	687b      	ldr	r3, [r7, #4]
90005bb2:	69db      	ldr	r3, [r3, #28]
90005bb4:	4319      	orrs	r1, r3
90005bb6:	687b      	ldr	r3, [r7, #4]
90005bb8:	695b      	ldr	r3, [r3, #20]
90005bba:	430b      	orrs	r3, r1
90005bbc:	490b      	ldr	r1, [pc, #44]	@ (90005bec <HAL_RTC_Init+0x110>)
90005bbe:	4313      	orrs	r3, r2
90005bc0:	618b      	str	r3, [r1, #24]
          }
#endif /* RTC_CR_OSEL */
        }

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
90005bc2:	4b0a      	ldr	r3, [pc, #40]	@ (90005bec <HAL_RTC_Init+0x110>)
90005bc4:	22ff      	movs	r2, #255	@ 0xff
90005bc6:	625a      	str	r2, [r3, #36]	@ 0x24
90005bc8:	e004      	b.n	90005bd4 <HAL_RTC_Init+0xf8>

      }
      else
      {
        /* The calendar does not need to be initialized as the 'binary only' mode is selected */
        status = HAL_OK;
90005bca:	2300      	movs	r3, #0
90005bcc:	73fb      	strb	r3, [r7, #15]
90005bce:	e001      	b.n	90005bd4 <HAL_RTC_Init+0xf8>
      }
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
90005bd0:	2300      	movs	r3, #0
90005bd2:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
90005bd4:	7bfb      	ldrb	r3, [r7, #15]
90005bd6:	2b00      	cmp	r3, #0
90005bd8:	d103      	bne.n	90005be2 <HAL_RTC_Init+0x106>
    {
      /* Change RTC state */
      hrtc->State = HAL_RTC_STATE_READY;
90005bda:	687b      	ldr	r3, [r7, #4]
90005bdc:	2201      	movs	r2, #1
90005bde:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    }
  }

  return status;
90005be2:	7bfb      	ldrb	r3, [r7, #15]
}
90005be4:	4618      	mov	r0, r3
90005be6:	3710      	adds	r7, #16
90005be8:	46bd      	mov	sp, r7
90005bea:	bd80      	pop	{r7, pc}
90005bec:	58004000 	.word	0x58004000
90005bf0:	fb8fffbf 	.word	0xfb8fffbf

90005bf4 <HAL_RTC_SetTime>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
90005bf4:	b590      	push	{r4, r7, lr}
90005bf6:	b087      	sub	sp, #28
90005bf8:	af00      	add	r7, sp, #0
90005bfa:	60f8      	str	r0, [r7, #12]
90005bfc:	60b9      	str	r1, [r7, #8]
90005bfe:	607a      	str	r2, [r7, #4]
    assert_param(IS_RTC_FORMAT(Format));
  }
#endif /* USE_FULL_ASSERT */

  /* Process Locked */
  __HAL_LOCK(hrtc);
90005c00:	68fb      	ldr	r3, [r7, #12]
90005c02:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
90005c06:	2b01      	cmp	r3, #1
90005c08:	d101      	bne.n	90005c0e <HAL_RTC_SetTime+0x1a>
90005c0a:	2302      	movs	r3, #2
90005c0c:	e07c      	b.n	90005d08 <HAL_RTC_SetTime+0x114>
90005c0e:	68fb      	ldr	r3, [r7, #12]
90005c10:	2201      	movs	r2, #1
90005c12:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
90005c16:	68fb      	ldr	r3, [r7, #12]
90005c18:	2202      	movs	r2, #2
90005c1a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
90005c1e:	4b3c      	ldr	r3, [pc, #240]	@ (90005d10 <HAL_RTC_SetTime+0x11c>)
90005c20:	22ca      	movs	r2, #202	@ 0xca
90005c22:	625a      	str	r2, [r3, #36]	@ 0x24
90005c24:	4b3a      	ldr	r3, [pc, #232]	@ (90005d10 <HAL_RTC_SetTime+0x11c>)
90005c26:	2253      	movs	r2, #83	@ 0x53
90005c28:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
90005c2a:	68f8      	ldr	r0, [r7, #12]
90005c2c:	f000 f9dc 	bl	90005fe8 <RTC_EnterInitMode>
90005c30:	4603      	mov	r3, r0
90005c32:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
90005c34:	7cfb      	ldrb	r3, [r7, #19]
90005c36:	2b00      	cmp	r3, #0
90005c38:	d157      	bne.n	90005cea <HAL_RTC_SetTime+0xf6>
  {
    /* Check Binary mode ((32-bit free-running counter) */
    if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
90005c3a:	4b35      	ldr	r3, [pc, #212]	@ (90005d10 <HAL_RTC_SetTime+0x11c>)
90005c3c:	68db      	ldr	r3, [r3, #12]
90005c3e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
90005c42:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
90005c46:	d04b      	beq.n	90005ce0 <HAL_RTC_SetTime+0xec>
    {
      if (Format == RTC_FORMAT_BIN)
90005c48:	687b      	ldr	r3, [r7, #4]
90005c4a:	2b00      	cmp	r3, #0
90005c4c:	d125      	bne.n	90005c9a <HAL_RTC_SetTime+0xa6>
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
90005c4e:	4b30      	ldr	r3, [pc, #192]	@ (90005d10 <HAL_RTC_SetTime+0x11c>)
90005c50:	699b      	ldr	r3, [r3, #24]
90005c52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
90005c56:	2b00      	cmp	r3, #0
90005c58:	d102      	bne.n	90005c60 <HAL_RTC_SetTime+0x6c>
          assert_param(IS_RTC_HOUR12(sTime->Hours));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
90005c5a:	68bb      	ldr	r3, [r7, #8]
90005c5c:	2200      	movs	r2, #0
90005c5e:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(sTime->Hours));
        }
        assert_param(IS_RTC_MINUTES(sTime->Minutes));
        assert_param(IS_RTC_SECONDS(sTime->Seconds));

        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
90005c60:	68bb      	ldr	r3, [r7, #8]
90005c62:	781b      	ldrb	r3, [r3, #0]
90005c64:	4618      	mov	r0, r3
90005c66:	f000 fa39 	bl	900060dc <RTC_ByteToBcd2>
90005c6a:	4603      	mov	r3, r0
90005c6c:	041c      	lsls	r4, r3, #16
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
90005c6e:	68bb      	ldr	r3, [r7, #8]
90005c70:	785b      	ldrb	r3, [r3, #1]
90005c72:	4618      	mov	r0, r3
90005c74:	f000 fa32 	bl	900060dc <RTC_ByteToBcd2>
90005c78:	4603      	mov	r3, r0
90005c7a:	021b      	lsls	r3, r3, #8
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
90005c7c:	431c      	orrs	r4, r3
                            ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
90005c7e:	68bb      	ldr	r3, [r7, #8]
90005c80:	789b      	ldrb	r3, [r3, #2]
90005c82:	4618      	mov	r0, r3
90005c84:	f000 fa2a 	bl	900060dc <RTC_ByteToBcd2>
90005c88:	4603      	mov	r3, r0
                            ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
90005c8a:	ea44 0203 	orr.w	r2, r4, r3
                            (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
90005c8e:	68bb      	ldr	r3, [r7, #8]
90005c90:	78db      	ldrb	r3, [r3, #3]
90005c92:	059b      	lsls	r3, r3, #22
        tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
90005c94:	4313      	orrs	r3, r2
90005c96:	617b      	str	r3, [r7, #20]
90005c98:	e017      	b.n	90005cca <HAL_RTC_SetTime+0xd6>
      }
      else
      {
        if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
90005c9a:	4b1d      	ldr	r3, [pc, #116]	@ (90005d10 <HAL_RTC_SetTime+0x11c>)
90005c9c:	699b      	ldr	r3, [r3, #24]
90005c9e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
90005ca2:	2b00      	cmp	r3, #0
90005ca4:	d102      	bne.n	90005cac <HAL_RTC_SetTime+0xb8>
          assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
          assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
        }
        else
        {
          sTime->TimeFormat = 0x00U;
90005ca6:	68bb      	ldr	r3, [r7, #8]
90005ca8:	2200      	movs	r2, #0
90005caa:	70da      	strb	r2, [r3, #3]
          assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
        }
        assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
        assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
90005cac:	68bb      	ldr	r3, [r7, #8]
90005cae:	781b      	ldrb	r3, [r3, #0]
90005cb0:	041a      	lsls	r2, r3, #16
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
90005cb2:	68bb      	ldr	r3, [r7, #8]
90005cb4:	785b      	ldrb	r3, [r3, #1]
90005cb6:	021b      	lsls	r3, r3, #8
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
90005cb8:	4313      	orrs	r3, r2
                  ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
90005cba:	68ba      	ldr	r2, [r7, #8]
90005cbc:	7892      	ldrb	r2, [r2, #2]
                  ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
90005cbe:	431a      	orrs	r2, r3
                  ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
90005cc0:	68bb      	ldr	r3, [r7, #8]
90005cc2:	78db      	ldrb	r3, [r3, #3]
90005cc4:	059b      	lsls	r3, r3, #22
        tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
90005cc6:	4313      	orrs	r3, r2
90005cc8:	617b      	str	r3, [r7, #20]
      }

      /* Set the RTC_TR register */
      WRITE_REG(RTC->TR, (tmpreg & RTC_TR_RESERVED_MASK));
90005cca:	4911      	ldr	r1, [pc, #68]	@ (90005d10 <HAL_RTC_SetTime+0x11c>)
90005ccc:	697a      	ldr	r2, [r7, #20]
90005cce:	4b11      	ldr	r3, [pc, #68]	@ (90005d14 <HAL_RTC_SetTime+0x120>)
90005cd0:	4013      	ands	r3, r2
90005cd2:	600b      	str	r3, [r1, #0]

      /* Clear the bits to be configured */
      CLEAR_BIT(RTC->CR, RTC_CR_BKP);
90005cd4:	4b0e      	ldr	r3, [pc, #56]	@ (90005d10 <HAL_RTC_SetTime+0x11c>)
90005cd6:	699b      	ldr	r3, [r3, #24]
90005cd8:	4a0d      	ldr	r2, [pc, #52]	@ (90005d10 <HAL_RTC_SetTime+0x11c>)
90005cda:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
90005cde:	6193      	str	r3, [r2, #24]
    }

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
90005ce0:	68f8      	ldr	r0, [r7, #12]
90005ce2:	f000 f9bd 	bl	90006060 <RTC_ExitInitMode>
90005ce6:	4603      	mov	r3, r0
90005ce8:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
90005cea:	4b09      	ldr	r3, [pc, #36]	@ (90005d10 <HAL_RTC_SetTime+0x11c>)
90005cec:	22ff      	movs	r2, #255	@ 0xff
90005cee:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
90005cf0:	7cfb      	ldrb	r3, [r7, #19]
90005cf2:	2b00      	cmp	r3, #0
90005cf4:	d103      	bne.n	90005cfe <HAL_RTC_SetTime+0x10a>
  {
    /* Change RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
90005cf6:	68fb      	ldr	r3, [r7, #12]
90005cf8:	2201      	movs	r2, #1
90005cfa:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
90005cfe:	68fb      	ldr	r3, [r7, #12]
90005d00:	2200      	movs	r2, #0
90005d02:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return status;
90005d06:	7cfb      	ldrb	r3, [r7, #19]
}
90005d08:	4618      	mov	r0, r3
90005d0a:	371c      	adds	r7, #28
90005d0c:	46bd      	mov	sp, r7
90005d0e:	bd90      	pop	{r4, r7, pc}
90005d10:	58004000 	.word	0x58004000
90005d14:	007f7f7f 	.word	0x007f7f7f

90005d18 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(const RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
90005d18:	b580      	push	{r7, lr}
90005d1a:	b086      	sub	sp, #24
90005d1c:	af00      	add	r7, sp, #0
90005d1e:	60f8      	str	r0, [r7, #12]
90005d20:	60b9      	str	r1, [r7, #8]
90005d22:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = READ_REG(RTC->SSR);
90005d24:	4b2b      	ldr	r3, [pc, #172]	@ (90005dd4 <HAL_RTC_GetTime+0xbc>)
90005d26:	689a      	ldr	r2, [r3, #8]
90005d28:	68bb      	ldr	r3, [r7, #8]
90005d2a:	605a      	str	r2, [r3, #4]

  if (READ_BIT(RTC->ICSR, RTC_ICSR_BIN) != RTC_BINARY_ONLY)
90005d2c:	4b29      	ldr	r3, [pc, #164]	@ (90005dd4 <HAL_RTC_GetTime+0xbc>)
90005d2e:	68db      	ldr	r3, [r3, #12]
90005d30:	f403 7340 	and.w	r3, r3, #768	@ 0x300
90005d34:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
90005d38:	d047      	beq.n	90005dca <HAL_RTC_GetTime+0xb2>
  {
    /* Check the parameters */
    assert_param(IS_RTC_FORMAT(Format));

    /* Get SecondFraction structure field from the corresponding register field */
    sTime->SecondFraction = (uint32_t)(READ_REG(RTC->PRER) & RTC_PRER_PREDIV_S);
90005d3a:	4b26      	ldr	r3, [pc, #152]	@ (90005dd4 <HAL_RTC_GetTime+0xbc>)
90005d3c:	691b      	ldr	r3, [r3, #16]
90005d3e:	f3c3 020e 	ubfx	r2, r3, #0, #15
90005d42:	68bb      	ldr	r3, [r7, #8]
90005d44:	609a      	str	r2, [r3, #8]

    /* Get the TR register */
    tmpreg = (uint32_t)(READ_REG(RTC->TR) & RTC_TR_RESERVED_MASK);
90005d46:	4b23      	ldr	r3, [pc, #140]	@ (90005dd4 <HAL_RTC_GetTime+0xbc>)
90005d48:	681a      	ldr	r2, [r3, #0]
90005d4a:	4b23      	ldr	r3, [pc, #140]	@ (90005dd8 <HAL_RTC_GetTime+0xc0>)
90005d4c:	4013      	ands	r3, r2
90005d4e:	617b      	str	r3, [r7, #20]

    /* Fill the structure fields with the read parameters */
    sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
90005d50:	697b      	ldr	r3, [r7, #20]
90005d52:	0c1b      	lsrs	r3, r3, #16
90005d54:	b2db      	uxtb	r3, r3
90005d56:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
90005d5a:	b2da      	uxtb	r2, r3
90005d5c:	68bb      	ldr	r3, [r7, #8]
90005d5e:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
90005d60:	697b      	ldr	r3, [r7, #20]
90005d62:	0a1b      	lsrs	r3, r3, #8
90005d64:	b2db      	uxtb	r3, r3
90005d66:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
90005d6a:	b2da      	uxtb	r2, r3
90005d6c:	68bb      	ldr	r3, [r7, #8]
90005d6e:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
90005d70:	697b      	ldr	r3, [r7, #20]
90005d72:	b2db      	uxtb	r3, r3
90005d74:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
90005d78:	b2da      	uxtb	r2, r3
90005d7a:	68bb      	ldr	r3, [r7, #8]
90005d7c:	709a      	strb	r2, [r3, #2]
    sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
90005d7e:	697b      	ldr	r3, [r7, #20]
90005d80:	0d9b      	lsrs	r3, r3, #22
90005d82:	b2db      	uxtb	r3, r3
90005d84:	f003 0301 	and.w	r3, r3, #1
90005d88:	b2da      	uxtb	r2, r3
90005d8a:	68bb      	ldr	r3, [r7, #8]
90005d8c:	70da      	strb	r2, [r3, #3]

    /* Check the input parameters format */
    if (Format == RTC_FORMAT_BIN)
90005d8e:	687b      	ldr	r3, [r7, #4]
90005d90:	2b00      	cmp	r3, #0
90005d92:	d11a      	bne.n	90005dca <HAL_RTC_GetTime+0xb2>
    {
      /* Convert the time structure parameters to Binary format */
      sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
90005d94:	68bb      	ldr	r3, [r7, #8]
90005d96:	781b      	ldrb	r3, [r3, #0]
90005d98:	4618      	mov	r0, r3
90005d9a:	f000 f9bf 	bl	9000611c <RTC_Bcd2ToByte>
90005d9e:	4603      	mov	r3, r0
90005da0:	461a      	mov	r2, r3
90005da2:	68bb      	ldr	r3, [r7, #8]
90005da4:	701a      	strb	r2, [r3, #0]
      sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
90005da6:	68bb      	ldr	r3, [r7, #8]
90005da8:	785b      	ldrb	r3, [r3, #1]
90005daa:	4618      	mov	r0, r3
90005dac:	f000 f9b6 	bl	9000611c <RTC_Bcd2ToByte>
90005db0:	4603      	mov	r3, r0
90005db2:	461a      	mov	r2, r3
90005db4:	68bb      	ldr	r3, [r7, #8]
90005db6:	705a      	strb	r2, [r3, #1]
      sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
90005db8:	68bb      	ldr	r3, [r7, #8]
90005dba:	789b      	ldrb	r3, [r3, #2]
90005dbc:	4618      	mov	r0, r3
90005dbe:	f000 f9ad 	bl	9000611c <RTC_Bcd2ToByte>
90005dc2:	4603      	mov	r3, r0
90005dc4:	461a      	mov	r2, r3
90005dc6:	68bb      	ldr	r3, [r7, #8]
90005dc8:	709a      	strb	r2, [r3, #2]
    }
  }

  return HAL_OK;
90005dca:	2300      	movs	r3, #0
}
90005dcc:	4618      	mov	r0, r3
90005dce:	3718      	adds	r7, #24
90005dd0:	46bd      	mov	sp, r7
90005dd2:	bd80      	pop	{r7, pc}
90005dd4:	58004000 	.word	0x58004000
90005dd8:	007f7f7f 	.word	0x007f7f7f

90005ddc <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
90005ddc:	b590      	push	{r4, r7, lr}
90005dde:	b087      	sub	sp, #28
90005de0:	af00      	add	r7, sp, #0
90005de2:	60f8      	str	r0, [r7, #12]
90005de4:	60b9      	str	r1, [r7, #8]
90005de6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
90005de8:	68fb      	ldr	r3, [r7, #12]
90005dea:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
90005dee:	2b01      	cmp	r3, #1
90005df0:	d101      	bne.n	90005df6 <HAL_RTC_SetDate+0x1a>
90005df2:	2302      	movs	r3, #2
90005df4:	e06f      	b.n	90005ed6 <HAL_RTC_SetDate+0xfa>
90005df6:	68fb      	ldr	r3, [r7, #12]
90005df8:	2201      	movs	r2, #1
90005dfa:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
90005dfe:	68fb      	ldr	r3, [r7, #12]
90005e00:	2202      	movs	r2, #2
90005e02:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
90005e06:	687b      	ldr	r3, [r7, #4]
90005e08:	2b00      	cmp	r3, #0
90005e0a:	d10e      	bne.n	90005e2a <HAL_RTC_SetDate+0x4e>
90005e0c:	68bb      	ldr	r3, [r7, #8]
90005e0e:	785b      	ldrb	r3, [r3, #1]
90005e10:	f003 0310 	and.w	r3, r3, #16
90005e14:	2b00      	cmp	r3, #0
90005e16:	d008      	beq.n	90005e2a <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
90005e18:	68bb      	ldr	r3, [r7, #8]
90005e1a:	785b      	ldrb	r3, [r3, #1]
90005e1c:	f023 0310 	bic.w	r3, r3, #16
90005e20:	b2db      	uxtb	r3, r3
90005e22:	330a      	adds	r3, #10
90005e24:	b2da      	uxtb	r2, r3
90005e26:	68bb      	ldr	r3, [r7, #8]
90005e28:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
90005e2a:	687b      	ldr	r3, [r7, #4]
90005e2c:	2b00      	cmp	r3, #0
90005e2e:	d11c      	bne.n	90005e6a <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
90005e30:	68bb      	ldr	r3, [r7, #8]
90005e32:	78db      	ldrb	r3, [r3, #3]
90005e34:	4618      	mov	r0, r3
90005e36:	f000 f951 	bl	900060dc <RTC_ByteToBcd2>
90005e3a:	4603      	mov	r3, r0
90005e3c:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
90005e3e:	68bb      	ldr	r3, [r7, #8]
90005e40:	785b      	ldrb	r3, [r3, #1]
90005e42:	4618      	mov	r0, r3
90005e44:	f000 f94a 	bl	900060dc <RTC_ByteToBcd2>
90005e48:	4603      	mov	r3, r0
90005e4a:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
90005e4c:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
90005e4e:	68bb      	ldr	r3, [r7, #8]
90005e50:	789b      	ldrb	r3, [r3, #2]
90005e52:	4618      	mov	r0, r3
90005e54:	f000 f942 	bl	900060dc <RTC_ByteToBcd2>
90005e58:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
90005e5a:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
90005e5e:	68bb      	ldr	r3, [r7, #8]
90005e60:	781b      	ldrb	r3, [r3, #0]
90005e62:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
90005e64:	4313      	orrs	r3, r2
90005e66:	617b      	str	r3, [r7, #20]
90005e68:	e00e      	b.n	90005e88 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
90005e6a:	68bb      	ldr	r3, [r7, #8]
90005e6c:	78db      	ldrb	r3, [r3, #3]
90005e6e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
90005e70:	68bb      	ldr	r3, [r7, #8]
90005e72:	785b      	ldrb	r3, [r3, #1]
90005e74:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
90005e76:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
90005e78:	68ba      	ldr	r2, [r7, #8]
90005e7a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
90005e7c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
90005e7e:	68bb      	ldr	r3, [r7, #8]
90005e80:	781b      	ldrb	r3, [r3, #0]
90005e82:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
90005e84:	4313      	orrs	r3, r2
90005e86:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
90005e88:	4b15      	ldr	r3, [pc, #84]	@ (90005ee0 <HAL_RTC_SetDate+0x104>)
90005e8a:	22ca      	movs	r2, #202	@ 0xca
90005e8c:	625a      	str	r2, [r3, #36]	@ 0x24
90005e8e:	4b14      	ldr	r3, [pc, #80]	@ (90005ee0 <HAL_RTC_SetDate+0x104>)
90005e90:	2253      	movs	r2, #83	@ 0x53
90005e92:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
90005e94:	68f8      	ldr	r0, [r7, #12]
90005e96:	f000 f8a7 	bl	90005fe8 <RTC_EnterInitMode>
90005e9a:	4603      	mov	r3, r0
90005e9c:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
90005e9e:	7cfb      	ldrb	r3, [r7, #19]
90005ea0:	2b00      	cmp	r3, #0
90005ea2:	d109      	bne.n	90005eb8 <HAL_RTC_SetDate+0xdc>
  {
    /* Set the RTC_DR register */
    WRITE_REG(RTC->DR, (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK));
90005ea4:	490e      	ldr	r1, [pc, #56]	@ (90005ee0 <HAL_RTC_SetDate+0x104>)
90005ea6:	697a      	ldr	r2, [r7, #20]
90005ea8:	4b0e      	ldr	r3, [pc, #56]	@ (90005ee4 <HAL_RTC_SetDate+0x108>)
90005eaa:	4013      	ands	r3, r2
90005eac:	604b      	str	r3, [r1, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
90005eae:	68f8      	ldr	r0, [r7, #12]
90005eb0:	f000 f8d6 	bl	90006060 <RTC_ExitInitMode>
90005eb4:	4603      	mov	r3, r0
90005eb6:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
90005eb8:	4b09      	ldr	r3, [pc, #36]	@ (90005ee0 <HAL_RTC_SetDate+0x104>)
90005eba:	22ff      	movs	r2, #255	@ 0xff
90005ebc:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
90005ebe:	7cfb      	ldrb	r3, [r7, #19]
90005ec0:	2b00      	cmp	r3, #0
90005ec2:	d103      	bne.n	90005ecc <HAL_RTC_SetDate+0xf0>
  {
    /* Change RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
90005ec4:	68fb      	ldr	r3, [r7, #12]
90005ec6:	2201      	movs	r2, #1
90005ec8:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
90005ecc:	68fb      	ldr	r3, [r7, #12]
90005ece:	2200      	movs	r2, #0
90005ed0:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return status;
90005ed4:	7cfb      	ldrb	r3, [r7, #19]
}
90005ed6:	4618      	mov	r0, r3
90005ed8:	371c      	adds	r7, #28
90005eda:	46bd      	mov	sp, r7
90005edc:	bd90      	pop	{r4, r7, pc}
90005ede:	bf00      	nop
90005ee0:	58004000 	.word	0x58004000
90005ee4:	00ffff3f 	.word	0x00ffff3f

90005ee8 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN: Binary format
  *            @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(const RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
90005ee8:	b580      	push	{r7, lr}
90005eea:	b086      	sub	sp, #24
90005eec:	af00      	add	r7, sp, #0
90005eee:	60f8      	str	r0, [r7, #12]
90005ef0:	60b9      	str	r1, [r7, #8]
90005ef2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(READ_REG(RTC->DR) & RTC_DR_RESERVED_MASK);
90005ef4:	4b21      	ldr	r3, [pc, #132]	@ (90005f7c <HAL_RTC_GetDate+0x94>)
90005ef6:	685a      	ldr	r2, [r3, #4]
90005ef8:	4b21      	ldr	r3, [pc, #132]	@ (90005f80 <HAL_RTC_GetDate+0x98>)
90005efa:	4013      	ands	r3, r2
90005efc:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
90005efe:	697b      	ldr	r3, [r7, #20]
90005f00:	0c1b      	lsrs	r3, r3, #16
90005f02:	b2da      	uxtb	r2, r3
90005f04:	68bb      	ldr	r3, [r7, #8]
90005f06:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
90005f08:	697b      	ldr	r3, [r7, #20]
90005f0a:	0a1b      	lsrs	r3, r3, #8
90005f0c:	b2db      	uxtb	r3, r3
90005f0e:	f003 031f 	and.w	r3, r3, #31
90005f12:	b2da      	uxtb	r2, r3
90005f14:	68bb      	ldr	r3, [r7, #8]
90005f16:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
90005f18:	697b      	ldr	r3, [r7, #20]
90005f1a:	b2db      	uxtb	r3, r3
90005f1c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
90005f20:	b2da      	uxtb	r2, r3
90005f22:	68bb      	ldr	r3, [r7, #8]
90005f24:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
90005f26:	697b      	ldr	r3, [r7, #20]
90005f28:	0b5b      	lsrs	r3, r3, #13
90005f2a:	b2db      	uxtb	r3, r3
90005f2c:	f003 0307 	and.w	r3, r3, #7
90005f30:	b2da      	uxtb	r2, r3
90005f32:	68bb      	ldr	r3, [r7, #8]
90005f34:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
90005f36:	687b      	ldr	r3, [r7, #4]
90005f38:	2b00      	cmp	r3, #0
90005f3a:	d11a      	bne.n	90005f72 <HAL_RTC_GetDate+0x8a>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
90005f3c:	68bb      	ldr	r3, [r7, #8]
90005f3e:	78db      	ldrb	r3, [r3, #3]
90005f40:	4618      	mov	r0, r3
90005f42:	f000 f8eb 	bl	9000611c <RTC_Bcd2ToByte>
90005f46:	4603      	mov	r3, r0
90005f48:	461a      	mov	r2, r3
90005f4a:	68bb      	ldr	r3, [r7, #8]
90005f4c:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
90005f4e:	68bb      	ldr	r3, [r7, #8]
90005f50:	785b      	ldrb	r3, [r3, #1]
90005f52:	4618      	mov	r0, r3
90005f54:	f000 f8e2 	bl	9000611c <RTC_Bcd2ToByte>
90005f58:	4603      	mov	r3, r0
90005f5a:	461a      	mov	r2, r3
90005f5c:	68bb      	ldr	r3, [r7, #8]
90005f5e:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
90005f60:	68bb      	ldr	r3, [r7, #8]
90005f62:	789b      	ldrb	r3, [r3, #2]
90005f64:	4618      	mov	r0, r3
90005f66:	f000 f8d9 	bl	9000611c <RTC_Bcd2ToByte>
90005f6a:	4603      	mov	r3, r0
90005f6c:	461a      	mov	r2, r3
90005f6e:	68bb      	ldr	r3, [r7, #8]
90005f70:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
90005f72:	2300      	movs	r3, #0
}
90005f74:	4618      	mov	r0, r3
90005f76:	3718      	adds	r7, #24
90005f78:	46bd      	mov	sp, r7
90005f7a:	bd80      	pop	{r7, pc}
90005f7c:	58004000 	.word	0x58004000
90005f80:	00ffff3f 	.word	0x00ffff3f

90005f84 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
90005f84:	b580      	push	{r7, lr}
90005f86:	b084      	sub	sp, #16
90005f88:	af00      	add	r7, sp, #0
90005f8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
90005f8c:	4b15      	ldr	r3, [pc, #84]	@ (90005fe4 <HAL_RTC_WaitForSynchro+0x60>)
90005f8e:	68db      	ldr	r3, [r3, #12]
90005f90:	4a14      	ldr	r2, [pc, #80]	@ (90005fe4 <HAL_RTC_WaitForSynchro+0x60>)
90005f92:	f023 0320 	bic.w	r3, r3, #32
90005f96:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
90005f98:	f7fb fc3e 	bl	90001818 <HAL_GetTick>
90005f9c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
90005f9e:	e013      	b.n	90005fc8 <HAL_RTC_WaitForSynchro+0x44>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
90005fa0:	f7fb fc3a 	bl	90001818 <HAL_GetTick>
90005fa4:	4602      	mov	r2, r0
90005fa6:	68fb      	ldr	r3, [r7, #12]
90005fa8:	1ad3      	subs	r3, r2, r3
90005faa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
90005fae:	d90b      	bls.n	90005fc8 <HAL_RTC_WaitForSynchro+0x44>
    {
      /* New check to avoid false timeout detection in case of preemption */
      if (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
90005fb0:	4b0c      	ldr	r3, [pc, #48]	@ (90005fe4 <HAL_RTC_WaitForSynchro+0x60>)
90005fb2:	68db      	ldr	r3, [r3, #12]
90005fb4:	f003 0320 	and.w	r3, r3, #32
90005fb8:	2b00      	cmp	r3, #0
90005fba:	d10c      	bne.n	90005fd6 <HAL_RTC_WaitForSynchro+0x52>
      {
        /* Change RTC state */
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
90005fbc:	687b      	ldr	r3, [r7, #4]
90005fbe:	2203      	movs	r2, #3
90005fc0:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
        return HAL_TIMEOUT;
90005fc4:	2303      	movs	r3, #3
90005fc6:	e008      	b.n	90005fda <HAL_RTC_WaitForSynchro+0x56>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
90005fc8:	4b06      	ldr	r3, [pc, #24]	@ (90005fe4 <HAL_RTC_WaitForSynchro+0x60>)
90005fca:	68db      	ldr	r3, [r3, #12]
90005fcc:	f003 0320 	and.w	r3, r3, #32
90005fd0:	2b00      	cmp	r3, #0
90005fd2:	d0e5      	beq.n	90005fa0 <HAL_RTC_WaitForSynchro+0x1c>
90005fd4:	e000      	b.n	90005fd8 <HAL_RTC_WaitForSynchro+0x54>
      }
      else
      {
        break;
90005fd6:	bf00      	nop
      }
    }
  }

  return HAL_OK;
90005fd8:	2300      	movs	r3, #0
}
90005fda:	4618      	mov	r0, r3
90005fdc:	3710      	adds	r7, #16
90005fde:	46bd      	mov	sp, r7
90005fe0:	bd80      	pop	{r7, pc}
90005fe2:	bf00      	nop
90005fe4:	58004000 	.word	0x58004000

90005fe8 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
90005fe8:	b580      	push	{r7, lr}
90005fea:	b084      	sub	sp, #16
90005fec:	af00      	add	r7, sp, #0
90005fee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
90005ff0:	2300      	movs	r3, #0
90005ff2:	73fb      	strb	r3, [r7, #15]

  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
90005ff4:	4b19      	ldr	r3, [pc, #100]	@ (9000605c <RTC_EnterInitMode+0x74>)
90005ff6:	68db      	ldr	r3, [r3, #12]
90005ff8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
90005ffc:	2b00      	cmp	r3, #0
90005ffe:	d128      	bne.n	90006052 <RTC_EnterInitMode+0x6a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
90006000:	4b16      	ldr	r3, [pc, #88]	@ (9000605c <RTC_EnterInitMode+0x74>)
90006002:	68db      	ldr	r3, [r3, #12]
90006004:	4a15      	ldr	r2, [pc, #84]	@ (9000605c <RTC_EnterInitMode+0x74>)
90006006:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
9000600a:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
9000600c:	f7fb fc04 	bl	90001818 <HAL_GetTick>
90006010:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
90006012:	e013      	b.n	9000603c <RTC_EnterInitMode+0x54>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
90006014:	f7fb fc00 	bl	90001818 <HAL_GetTick>
90006018:	4602      	mov	r2, r0
9000601a:	68bb      	ldr	r3, [r7, #8]
9000601c:	1ad3      	subs	r3, r2, r3
9000601e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
90006022:	d90b      	bls.n	9000603c <RTC_EnterInitMode+0x54>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
90006024:	4b0d      	ldr	r3, [pc, #52]	@ (9000605c <RTC_EnterInitMode+0x74>)
90006026:	68db      	ldr	r3, [r3, #12]
90006028:	f003 0340 	and.w	r3, r3, #64	@ 0x40
9000602c:	2b00      	cmp	r3, #0
9000602e:	d10f      	bne.n	90006050 <RTC_EnterInitMode+0x68>
        {
          status = HAL_TIMEOUT;
90006030:	2303      	movs	r3, #3
90006032:	73fb      	strb	r3, [r7, #15]

          /* Change RTC state */
          hrtc->State = HAL_RTC_STATE_TIMEOUT;
90006034:	687b      	ldr	r3, [r7, #4]
90006036:	2203      	movs	r2, #3
90006038:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
9000603c:	4b07      	ldr	r3, [pc, #28]	@ (9000605c <RTC_EnterInitMode+0x74>)
9000603e:	68db      	ldr	r3, [r3, #12]
90006040:	f003 0340 	and.w	r3, r3, #64	@ 0x40
90006044:	2b00      	cmp	r3, #0
90006046:	d104      	bne.n	90006052 <RTC_EnterInitMode+0x6a>
90006048:	7bfb      	ldrb	r3, [r7, #15]
9000604a:	2b03      	cmp	r3, #3
9000604c:	d1e2      	bne.n	90006014 <RTC_EnterInitMode+0x2c>
9000604e:	e000      	b.n	90006052 <RTC_EnterInitMode+0x6a>
        }
        else
        {
          break;
90006050:	bf00      	nop
        }
      }
    }
  }

  return status;
90006052:	7bfb      	ldrb	r3, [r7, #15]
}
90006054:	4618      	mov	r0, r3
90006056:	3710      	adds	r7, #16
90006058:	46bd      	mov	sp, r7
9000605a:	bd80      	pop	{r7, pc}
9000605c:	58004000 	.word	0x58004000

90006060 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
90006060:	b580      	push	{r7, lr}
90006062:	b084      	sub	sp, #16
90006064:	af00      	add	r7, sp, #0
90006066:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
90006068:	2300      	movs	r3, #0
9000606a:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
9000606c:	4b1a      	ldr	r3, [pc, #104]	@ (900060d8 <RTC_ExitInitMode+0x78>)
9000606e:	68db      	ldr	r3, [r3, #12]
90006070:	4a19      	ldr	r2, [pc, #100]	@ (900060d8 <RTC_ExitInitMode+0x78>)
90006072:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
90006076:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
90006078:	4b17      	ldr	r3, [pc, #92]	@ (900060d8 <RTC_ExitInitMode+0x78>)
9000607a:	699b      	ldr	r3, [r3, #24]
9000607c:	f003 0320 	and.w	r3, r3, #32
90006080:	2b00      	cmp	r3, #0
90006082:	d10c      	bne.n	9000609e <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
90006084:	6878      	ldr	r0, [r7, #4]
90006086:	f7ff ff7d 	bl	90005f84 <HAL_RTC_WaitForSynchro>
9000608a:	4603      	mov	r3, r0
9000608c:	2b00      	cmp	r3, #0
9000608e:	d01e      	beq.n	900060ce <RTC_ExitInitMode+0x6e>
    {
      /* Change RTC state */
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
90006090:	687b      	ldr	r3, [r7, #4]
90006092:	2203      	movs	r2, #3
90006094:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
90006098:	2303      	movs	r3, #3
9000609a:	73fb      	strb	r3, [r7, #15]
9000609c:	e017      	b.n	900060ce <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
9000609e:	4b0e      	ldr	r3, [pc, #56]	@ (900060d8 <RTC_ExitInitMode+0x78>)
900060a0:	699b      	ldr	r3, [r3, #24]
900060a2:	4a0d      	ldr	r2, [pc, #52]	@ (900060d8 <RTC_ExitInitMode+0x78>)
900060a4:	f023 0320 	bic.w	r3, r3, #32
900060a8:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
900060aa:	6878      	ldr	r0, [r7, #4]
900060ac:	f7ff ff6a 	bl	90005f84 <HAL_RTC_WaitForSynchro>
900060b0:	4603      	mov	r3, r0
900060b2:	2b00      	cmp	r3, #0
900060b4:	d005      	beq.n	900060c2 <RTC_ExitInitMode+0x62>
    {
      /* Change RTC state */
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
900060b6:	687b      	ldr	r3, [r7, #4]
900060b8:	2203      	movs	r2, #3
900060ba:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
900060be:	2303      	movs	r3, #3
900060c0:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
900060c2:	4b05      	ldr	r3, [pc, #20]	@ (900060d8 <RTC_ExitInitMode+0x78>)
900060c4:	699b      	ldr	r3, [r3, #24]
900060c6:	4a04      	ldr	r2, [pc, #16]	@ (900060d8 <RTC_ExitInitMode+0x78>)
900060c8:	f043 0320 	orr.w	r3, r3, #32
900060cc:	6193      	str	r3, [r2, #24]
  }
  return status;
900060ce:	7bfb      	ldrb	r3, [r7, #15]
}
900060d0:	4618      	mov	r0, r3
900060d2:	3710      	adds	r7, #16
900060d4:	46bd      	mov	sp, r7
900060d6:	bd80      	pop	{r7, pc}
900060d8:	58004000 	.word	0x58004000

900060dc <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
900060dc:	b480      	push	{r7}
900060de:	b085      	sub	sp, #20
900060e0:	af00      	add	r7, sp, #0
900060e2:	4603      	mov	r3, r0
900060e4:	71fb      	strb	r3, [r7, #7]
  uint32_t bcd_high = 0U;
900060e6:	2300      	movs	r3, #0
900060e8:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_value = Value;
900060ea:	79fb      	ldrb	r3, [r7, #7]
900060ec:	72fb      	strb	r3, [r7, #11]

  while (tmp_value >= 10U)
900060ee:	e005      	b.n	900060fc <RTC_ByteToBcd2+0x20>
  {
    bcd_high++;
900060f0:	68fb      	ldr	r3, [r7, #12]
900060f2:	3301      	adds	r3, #1
900060f4:	60fb      	str	r3, [r7, #12]
    tmp_value -= 10U;
900060f6:	7afb      	ldrb	r3, [r7, #11]
900060f8:	3b0a      	subs	r3, #10
900060fa:	72fb      	strb	r3, [r7, #11]
  while (tmp_value >= 10U)
900060fc:	7afb      	ldrb	r3, [r7, #11]
900060fe:	2b09      	cmp	r3, #9
90006100:	d8f6      	bhi.n	900060f0 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcd_high << 4U) | tmp_value);
90006102:	68fb      	ldr	r3, [r7, #12]
90006104:	b2db      	uxtb	r3, r3
90006106:	011b      	lsls	r3, r3, #4
90006108:	b2da      	uxtb	r2, r3
9000610a:	7afb      	ldrb	r3, [r7, #11]
9000610c:	4313      	orrs	r3, r2
9000610e:	b2db      	uxtb	r3, r3
}
90006110:	4618      	mov	r0, r3
90006112:	3714      	adds	r7, #20
90006114:	46bd      	mov	sp, r7
90006116:	f85d 7b04 	ldr.w	r7, [sp], #4
9000611a:	4770      	bx	lr

9000611c <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
9000611c:	b480      	push	{r7}
9000611e:	b085      	sub	sp, #20
90006120:	af00      	add	r7, sp, #0
90006122:	4603      	mov	r3, r0
90006124:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp;

  tmp = (((uint32_t)Value & 0xF0U) >> 4) * 10U;
90006126:	79fb      	ldrb	r3, [r7, #7]
90006128:	091b      	lsrs	r3, r3, #4
9000612a:	b2db      	uxtb	r3, r3
9000612c:	461a      	mov	r2, r3
9000612e:	4613      	mov	r3, r2
90006130:	009b      	lsls	r3, r3, #2
90006132:	4413      	add	r3, r2
90006134:	005b      	lsls	r3, r3, #1
90006136:	60fb      	str	r3, [r7, #12]

  return (uint8_t)(tmp + ((uint32_t)Value & 0x0FU));
90006138:	68fb      	ldr	r3, [r7, #12]
9000613a:	b2da      	uxtb	r2, r3
9000613c:	79fb      	ldrb	r3, [r7, #7]
9000613e:	f003 030f 	and.w	r3, r3, #15
90006142:	b2db      	uxtb	r3, r3
90006144:	4413      	add	r3, r2
90006146:	b2db      	uxtb	r3, r3
}
90006148:	4618      	mov	r0, r3
9000614a:	3714      	adds	r7, #20
9000614c:	46bd      	mov	sp, r7
9000614e:	f85d 7b04 	ldr.w	r7, [sp], #4
90006152:	4770      	bx	lr

90006154 <HAL_RTCEx_PrivilegeModeSet>:
  * @param  privilegeState  Privilege state
  * @retval HAL_StatusTypeDef
  */
HAL_StatusTypeDef HAL_RTCEx_PrivilegeModeSet(const RTC_HandleTypeDef *hrtc,
                                             const RTC_PrivilegeStateTypeDef *privilegeState)
{
90006154:	b480      	push	{r7}
90006156:	b083      	sub	sp, #12
90006158:	af00      	add	r7, sp, #0
9000615a:	6078      	str	r0, [r7, #4]
9000615c:	6039      	str	r1, [r7, #0]
  assert_param(IS_RTC_PRIVILEGE_BKUP_ZONE(privilegeState->backupRegisterPrivZone));
  assert_param(IS_RTC_BKP(privilegeState->backupRegisterStartZone2));
  assert_param(IS_RTC_BKP(privilegeState->backupRegisterStartZone3));

  /* RTC privilege configuration */
  WRITE_REG(RTC->PRIVCFGR, privilegeState->rtcPrivilegeFull | privilegeState->rtcPrivilegeFeatures);
9000615e:	683b      	ldr	r3, [r7, #0]
90006160:	681a      	ldr	r2, [r3, #0]
90006162:	683b      	ldr	r3, [r7, #0]
90006164:	685b      	ldr	r3, [r3, #4]
90006166:	4910      	ldr	r1, [pc, #64]	@ (900061a8 <HAL_RTCEx_PrivilegeModeSet+0x54>)
90006168:	4313      	orrs	r3, r2
9000616a:	61cb      	str	r3, [r1, #28]

  /* TAMP, Monotonic counter and Backup registers privilege configuration */
  WRITE_REG(TAMP->PRIVCFGR, privilegeState->tampPrivilegeFull | privilegeState->backupRegisterPrivZone | \
9000616c:	683b      	ldr	r3, [r7, #0]
9000616e:	689a      	ldr	r2, [r3, #8]
90006170:	683b      	ldr	r3, [r7, #0]
90006172:	68db      	ldr	r3, [r3, #12]
90006174:	431a      	orrs	r2, r3
90006176:	683b      	ldr	r3, [r7, #0]
90006178:	699b      	ldr	r3, [r3, #24]
9000617a:	490c      	ldr	r1, [pc, #48]	@ (900061ac <HAL_RTCEx_PrivilegeModeSet+0x58>)
9000617c:	4313      	orrs	r3, r2
9000617e:	624b      	str	r3, [r1, #36]	@ 0x24
            privilegeState->MonotonicCounterPrivilege);

  /* Backup register start zone */
  MODIFY_REG(TAMP->CFGR,
90006180:	4b0a      	ldr	r3, [pc, #40]	@ (900061ac <HAL_RTCEx_PrivilegeModeSet+0x58>)
90006182:	6a1b      	ldr	r3, [r3, #32]
90006184:	f003 22ff 	and.w	r2, r3, #4278255360	@ 0xff00ff00
90006188:	683b      	ldr	r3, [r7, #0]
9000618a:	6919      	ldr	r1, [r3, #16]
9000618c:	683b      	ldr	r3, [r7, #0]
9000618e:	695b      	ldr	r3, [r3, #20]
90006190:	041b      	lsls	r3, r3, #16
90006192:	430b      	orrs	r3, r1
90006194:	4905      	ldr	r1, [pc, #20]	@ (900061ac <HAL_RTCEx_PrivilegeModeSet+0x58>)
90006196:	4313      	orrs	r3, r2
90006198:	620b      	str	r3, [r1, #32]
             (TAMP_CFGR_BKPRW | TAMP_CFGR_BKPW),
             ((privilegeState->backupRegisterStartZone2 << TAMP_CFGR_BKPRW_Pos) | (privilegeState->backupRegisterStartZone3 << TAMP_CFGR_BKPW_Pos)));

  return HAL_OK;
9000619a:	2300      	movs	r3, #0
}
9000619c:	4618      	mov	r0, r3
9000619e:	370c      	adds	r7, #12
900061a0:	46bd      	mov	sp, r7
900061a2:	f85d 7b04 	ldr.w	r7, [sp], #4
900061a6:	4770      	bx	lr
900061a8:	58004000 	.word	0x58004000
900061ac:	58004400 	.word	0x58004400

900061b0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
900061b0:	b084      	sub	sp, #16
900061b2:	b580      	push	{r7, lr}
900061b4:	b084      	sub	sp, #16
900061b6:	af00      	add	r7, sp, #0
900061b8:	6078      	str	r0, [r7, #4]
900061ba:	f107 001c 	add.w	r0, r7, #28
900061be:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
900061c2:	687b      	ldr	r3, [r7, #4]
900061c4:	4a2b      	ldr	r2, [pc, #172]	@ (90006274 <USB_CoreInit+0xc4>)
900061c6:	4293      	cmp	r3, r2
900061c8:	d12f      	bne.n	9000622a <USB_CoreInit+0x7a>
  {
    if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
900061ca:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
900061ce:	2b03      	cmp	r3, #3
900061d0:	d105      	bne.n	900061de <USB_CoreInit+0x2e>
    {
      /* Init The UTMI Interface */
      USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS);
900061d2:	687b      	ldr	r3, [r7, #4]
900061d4:	68db      	ldr	r3, [r3, #12]
900061d6:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
900061da:	687b      	ldr	r3, [r7, #4]
900061dc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
900061de:	6878      	ldr	r0, [r7, #4]
900061e0:	f001 fb92 	bl	90007908 <USB_CoreReset>
900061e4:	4603      	mov	r3, r0
900061e6:	73fb      	strb	r3, [r7, #15]

    if (cfg.dma_enable == 1U)
900061e8:	7fbb      	ldrb	r3, [r7, #30]
900061ea:	2b01      	cmp	r3, #1
900061ec:	d139      	bne.n	90006262 <USB_CoreInit+0xb2>
    {
      /* make sure to reserve 18 fifo Locations for DMA buffers */
      USBx->GDFIFOCFG &= ~(0xFFFFUL << 16);
900061ee:	687b      	ldr	r3, [r7, #4]
900061f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
900061f2:	b29a      	uxth	r2, r3
900061f4:	687b      	ldr	r3, [r7, #4]
900061f6:	65da      	str	r2, [r3, #92]	@ 0x5c
      USBx->GDFIFOCFG |= 0x3EEUL << 16;
900061f8:	687b      	ldr	r3, [r7, #4]
900061fa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
900061fc:	4b1e      	ldr	r3, [pc, #120]	@ (90006278 <USB_CoreInit+0xc8>)
900061fe:	4313      	orrs	r3, r2
90006200:	687a      	ldr	r2, [r7, #4]
90006202:	65d3      	str	r3, [r2, #92]	@ 0x5c

      USBx->GAHBCFG &= ~(USB_OTG_GAHBCFG_HBSTLEN);
90006204:	687b      	ldr	r3, [r7, #4]
90006206:	689b      	ldr	r3, [r3, #8]
90006208:	f023 021e 	bic.w	r2, r3, #30
9000620c:	687b      	ldr	r3, [r7, #4]
9000620e:	609a      	str	r2, [r3, #8]
      USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_INCR4;
90006210:	687b      	ldr	r3, [r7, #4]
90006212:	689b      	ldr	r3, [r3, #8]
90006214:	f043 0206 	orr.w	r2, r3, #6
90006218:	687b      	ldr	r3, [r7, #4]
9000621a:	609a      	str	r2, [r3, #8]
      USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
9000621c:	687b      	ldr	r3, [r7, #4]
9000621e:	689b      	ldr	r3, [r3, #8]
90006220:	f043 0220 	orr.w	r2, r3, #32
90006224:	687b      	ldr	r3, [r7, #4]
90006226:	609a      	str	r2, [r3, #8]
90006228:	e01b      	b.n	90006262 <USB_CoreInit+0xb2>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
9000622a:	687b      	ldr	r3, [r7, #4]
9000622c:	68db      	ldr	r3, [r3, #12]
9000622e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
90006232:	687b      	ldr	r3, [r7, #4]
90006234:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
90006236:	6878      	ldr	r0, [r7, #4]
90006238:	f001 fb66 	bl	90007908 <USB_CoreReset>
9000623c:	4603      	mov	r3, r0
9000623e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
90006240:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
90006244:	2b00      	cmp	r3, #0
90006246:	d106      	bne.n	90006256 <USB_CoreInit+0xa6>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
90006248:	687b      	ldr	r3, [r7, #4]
9000624a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
9000624c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
90006250:	687b      	ldr	r3, [r7, #4]
90006252:	639a      	str	r2, [r3, #56]	@ 0x38
90006254:	e005      	b.n	90006262 <USB_CoreInit+0xb2>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
90006256:	687b      	ldr	r3, [r7, #4]
90006258:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
9000625a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
9000625e:	687b      	ldr	r3, [r7, #4]
90006260:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  return ret;
90006262:	7bfb      	ldrb	r3, [r7, #15]
}
90006264:	4618      	mov	r0, r3
90006266:	3710      	adds	r7, #16
90006268:	46bd      	mov	sp, r7
9000626a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
9000626e:	b004      	add	sp, #16
90006270:	4770      	bx	lr
90006272:	bf00      	nop
90006274:	40040000 	.word	0x40040000
90006278:	03ee0000 	.word	0x03ee0000

9000627c <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
9000627c:	b480      	push	{r7}
9000627e:	b087      	sub	sp, #28
90006280:	af00      	add	r7, sp, #0
90006282:	60f8      	str	r0, [r7, #12]
90006284:	60b9      	str	r1, [r7, #8]
90006286:	4613      	mov	r3, r2
90006288:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
9000628a:	79fb      	ldrb	r3, [r7, #7]
9000628c:	2b02      	cmp	r3, #2
9000628e:	d165      	bne.n	9000635c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
90006290:	68bb      	ldr	r3, [r7, #8]
90006292:	4a41      	ldr	r2, [pc, #260]	@ (90006398 <USB_SetTurnaroundTime+0x11c>)
90006294:	4293      	cmp	r3, r2
90006296:	d906      	bls.n	900062a6 <USB_SetTurnaroundTime+0x2a>
90006298:	68bb      	ldr	r3, [r7, #8]
9000629a:	4a40      	ldr	r2, [pc, #256]	@ (9000639c <USB_SetTurnaroundTime+0x120>)
9000629c:	4293      	cmp	r3, r2
9000629e:	d202      	bcs.n	900062a6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
900062a0:	230f      	movs	r3, #15
900062a2:	617b      	str	r3, [r7, #20]
900062a4:	e062      	b.n	9000636c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
900062a6:	68bb      	ldr	r3, [r7, #8]
900062a8:	4a3c      	ldr	r2, [pc, #240]	@ (9000639c <USB_SetTurnaroundTime+0x120>)
900062aa:	4293      	cmp	r3, r2
900062ac:	d306      	bcc.n	900062bc <USB_SetTurnaroundTime+0x40>
900062ae:	68bb      	ldr	r3, [r7, #8]
900062b0:	4a3b      	ldr	r2, [pc, #236]	@ (900063a0 <USB_SetTurnaroundTime+0x124>)
900062b2:	4293      	cmp	r3, r2
900062b4:	d202      	bcs.n	900062bc <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
900062b6:	230e      	movs	r3, #14
900062b8:	617b      	str	r3, [r7, #20]
900062ba:	e057      	b.n	9000636c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
900062bc:	68bb      	ldr	r3, [r7, #8]
900062be:	4a38      	ldr	r2, [pc, #224]	@ (900063a0 <USB_SetTurnaroundTime+0x124>)
900062c0:	4293      	cmp	r3, r2
900062c2:	d306      	bcc.n	900062d2 <USB_SetTurnaroundTime+0x56>
900062c4:	68bb      	ldr	r3, [r7, #8]
900062c6:	4a37      	ldr	r2, [pc, #220]	@ (900063a4 <USB_SetTurnaroundTime+0x128>)
900062c8:	4293      	cmp	r3, r2
900062ca:	d202      	bcs.n	900062d2 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
900062cc:	230d      	movs	r3, #13
900062ce:	617b      	str	r3, [r7, #20]
900062d0:	e04c      	b.n	9000636c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
900062d2:	68bb      	ldr	r3, [r7, #8]
900062d4:	4a33      	ldr	r2, [pc, #204]	@ (900063a4 <USB_SetTurnaroundTime+0x128>)
900062d6:	4293      	cmp	r3, r2
900062d8:	d306      	bcc.n	900062e8 <USB_SetTurnaroundTime+0x6c>
900062da:	68bb      	ldr	r3, [r7, #8]
900062dc:	4a32      	ldr	r2, [pc, #200]	@ (900063a8 <USB_SetTurnaroundTime+0x12c>)
900062de:	4293      	cmp	r3, r2
900062e0:	d802      	bhi.n	900062e8 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
900062e2:	230c      	movs	r3, #12
900062e4:	617b      	str	r3, [r7, #20]
900062e6:	e041      	b.n	9000636c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
900062e8:	68bb      	ldr	r3, [r7, #8]
900062ea:	4a2f      	ldr	r2, [pc, #188]	@ (900063a8 <USB_SetTurnaroundTime+0x12c>)
900062ec:	4293      	cmp	r3, r2
900062ee:	d906      	bls.n	900062fe <USB_SetTurnaroundTime+0x82>
900062f0:	68bb      	ldr	r3, [r7, #8]
900062f2:	4a2e      	ldr	r2, [pc, #184]	@ (900063ac <USB_SetTurnaroundTime+0x130>)
900062f4:	4293      	cmp	r3, r2
900062f6:	d802      	bhi.n	900062fe <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
900062f8:	230b      	movs	r3, #11
900062fa:	617b      	str	r3, [r7, #20]
900062fc:	e036      	b.n	9000636c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
900062fe:	68bb      	ldr	r3, [r7, #8]
90006300:	4a2a      	ldr	r2, [pc, #168]	@ (900063ac <USB_SetTurnaroundTime+0x130>)
90006302:	4293      	cmp	r3, r2
90006304:	d906      	bls.n	90006314 <USB_SetTurnaroundTime+0x98>
90006306:	68bb      	ldr	r3, [r7, #8]
90006308:	4a29      	ldr	r2, [pc, #164]	@ (900063b0 <USB_SetTurnaroundTime+0x134>)
9000630a:	4293      	cmp	r3, r2
9000630c:	d802      	bhi.n	90006314 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
9000630e:	230a      	movs	r3, #10
90006310:	617b      	str	r3, [r7, #20]
90006312:	e02b      	b.n	9000636c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
90006314:	68bb      	ldr	r3, [r7, #8]
90006316:	4a26      	ldr	r2, [pc, #152]	@ (900063b0 <USB_SetTurnaroundTime+0x134>)
90006318:	4293      	cmp	r3, r2
9000631a:	d906      	bls.n	9000632a <USB_SetTurnaroundTime+0xae>
9000631c:	68bb      	ldr	r3, [r7, #8]
9000631e:	4a25      	ldr	r2, [pc, #148]	@ (900063b4 <USB_SetTurnaroundTime+0x138>)
90006320:	4293      	cmp	r3, r2
90006322:	d202      	bcs.n	9000632a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
90006324:	2309      	movs	r3, #9
90006326:	617b      	str	r3, [r7, #20]
90006328:	e020      	b.n	9000636c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
9000632a:	68bb      	ldr	r3, [r7, #8]
9000632c:	4a21      	ldr	r2, [pc, #132]	@ (900063b4 <USB_SetTurnaroundTime+0x138>)
9000632e:	4293      	cmp	r3, r2
90006330:	d306      	bcc.n	90006340 <USB_SetTurnaroundTime+0xc4>
90006332:	68bb      	ldr	r3, [r7, #8]
90006334:	4a20      	ldr	r2, [pc, #128]	@ (900063b8 <USB_SetTurnaroundTime+0x13c>)
90006336:	4293      	cmp	r3, r2
90006338:	d802      	bhi.n	90006340 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
9000633a:	2308      	movs	r3, #8
9000633c:	617b      	str	r3, [r7, #20]
9000633e:	e015      	b.n	9000636c <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
90006340:	68bb      	ldr	r3, [r7, #8]
90006342:	4a1d      	ldr	r2, [pc, #116]	@ (900063b8 <USB_SetTurnaroundTime+0x13c>)
90006344:	4293      	cmp	r3, r2
90006346:	d906      	bls.n	90006356 <USB_SetTurnaroundTime+0xda>
90006348:	68bb      	ldr	r3, [r7, #8]
9000634a:	4a1c      	ldr	r2, [pc, #112]	@ (900063bc <USB_SetTurnaroundTime+0x140>)
9000634c:	4293      	cmp	r3, r2
9000634e:	d202      	bcs.n	90006356 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
90006350:	2307      	movs	r3, #7
90006352:	617b      	str	r3, [r7, #20]
90006354:	e00a      	b.n	9000636c <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
90006356:	2306      	movs	r3, #6
90006358:	617b      	str	r3, [r7, #20]
9000635a:	e007      	b.n	9000636c <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
9000635c:	79fb      	ldrb	r3, [r7, #7]
9000635e:	2b00      	cmp	r3, #0
90006360:	d102      	bne.n	90006368 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
90006362:	2309      	movs	r3, #9
90006364:	617b      	str	r3, [r7, #20]
90006366:	e001      	b.n	9000636c <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
90006368:	2309      	movs	r3, #9
9000636a:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
9000636c:	68fb      	ldr	r3, [r7, #12]
9000636e:	68db      	ldr	r3, [r3, #12]
90006370:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
90006374:	68fb      	ldr	r3, [r7, #12]
90006376:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
90006378:	68fb      	ldr	r3, [r7, #12]
9000637a:	68da      	ldr	r2, [r3, #12]
9000637c:	697b      	ldr	r3, [r7, #20]
9000637e:	029b      	lsls	r3, r3, #10
90006380:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
90006384:	431a      	orrs	r2, r3
90006386:	68fb      	ldr	r3, [r7, #12]
90006388:	60da      	str	r2, [r3, #12]

  return HAL_OK;
9000638a:	2300      	movs	r3, #0
}
9000638c:	4618      	mov	r0, r3
9000638e:	371c      	adds	r7, #28
90006390:	46bd      	mov	sp, r7
90006392:	f85d 7b04 	ldr.w	r7, [sp], #4
90006396:	4770      	bx	lr
90006398:	00d8acbf 	.word	0x00d8acbf
9000639c:	00e4e1c0 	.word	0x00e4e1c0
900063a0:	00f42400 	.word	0x00f42400
900063a4:	01067380 	.word	0x01067380
900063a8:	011a499f 	.word	0x011a499f
900063ac:	01312cff 	.word	0x01312cff
900063b0:	014ca43f 	.word	0x014ca43f
900063b4:	016e3600 	.word	0x016e3600
900063b8:	01a6ab1f 	.word	0x01a6ab1f
900063bc:	01e84800 	.word	0x01e84800

900063c0 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
900063c0:	b480      	push	{r7}
900063c2:	b083      	sub	sp, #12
900063c4:	af00      	add	r7, sp, #0
900063c6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
900063c8:	687b      	ldr	r3, [r7, #4]
900063ca:	689b      	ldr	r3, [r3, #8]
900063cc:	f043 0201 	orr.w	r2, r3, #1
900063d0:	687b      	ldr	r3, [r7, #4]
900063d2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
900063d4:	2300      	movs	r3, #0
}
900063d6:	4618      	mov	r0, r3
900063d8:	370c      	adds	r7, #12
900063da:	46bd      	mov	sp, r7
900063dc:	f85d 7b04 	ldr.w	r7, [sp], #4
900063e0:	4770      	bx	lr

900063e2 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
900063e2:	b480      	push	{r7}
900063e4:	b083      	sub	sp, #12
900063e6:	af00      	add	r7, sp, #0
900063e8:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
900063ea:	687b      	ldr	r3, [r7, #4]
900063ec:	689b      	ldr	r3, [r3, #8]
900063ee:	f023 0201 	bic.w	r2, r3, #1
900063f2:	687b      	ldr	r3, [r7, #4]
900063f4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
900063f6:	2300      	movs	r3, #0
}
900063f8:	4618      	mov	r0, r3
900063fa:	370c      	adds	r7, #12
900063fc:	46bd      	mov	sp, r7
900063fe:	f85d 7b04 	ldr.w	r7, [sp], #4
90006402:	4770      	bx	lr

90006404 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
90006404:	b580      	push	{r7, lr}
90006406:	b084      	sub	sp, #16
90006408:	af00      	add	r7, sp, #0
9000640a:	6078      	str	r0, [r7, #4]
9000640c:	460b      	mov	r3, r1
9000640e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
90006410:	2300      	movs	r3, #0
90006412:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
90006414:	687b      	ldr	r3, [r7, #4]
90006416:	68db      	ldr	r3, [r3, #12]
90006418:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
9000641c:	687b      	ldr	r3, [r7, #4]
9000641e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
90006420:	78fb      	ldrb	r3, [r7, #3]
90006422:	2b01      	cmp	r3, #1
90006424:	d115      	bne.n	90006452 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
90006426:	687b      	ldr	r3, [r7, #4]
90006428:	68db      	ldr	r3, [r3, #12]
9000642a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
9000642e:	687b      	ldr	r3, [r7, #4]
90006430:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
90006432:	200a      	movs	r0, #10
90006434:	f7fb f9fc 	bl	90001830 <HAL_Delay>
      ms += 10U;
90006438:	68fb      	ldr	r3, [r7, #12]
9000643a:	330a      	adds	r3, #10
9000643c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
9000643e:	6878      	ldr	r0, [r7, #4]
90006440:	f001 f9d2 	bl	900077e8 <USB_GetMode>
90006444:	4603      	mov	r3, r0
90006446:	2b01      	cmp	r3, #1
90006448:	d01e      	beq.n	90006488 <USB_SetCurrentMode+0x84>
9000644a:	68fb      	ldr	r3, [r7, #12]
9000644c:	2bc7      	cmp	r3, #199	@ 0xc7
9000644e:	d9f0      	bls.n	90006432 <USB_SetCurrentMode+0x2e>
90006450:	e01a      	b.n	90006488 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
90006452:	78fb      	ldrb	r3, [r7, #3]
90006454:	2b00      	cmp	r3, #0
90006456:	d115      	bne.n	90006484 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
90006458:	687b      	ldr	r3, [r7, #4]
9000645a:	68db      	ldr	r3, [r3, #12]
9000645c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
90006460:	687b      	ldr	r3, [r7, #4]
90006462:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
90006464:	200a      	movs	r0, #10
90006466:	f7fb f9e3 	bl	90001830 <HAL_Delay>
      ms += 10U;
9000646a:	68fb      	ldr	r3, [r7, #12]
9000646c:	330a      	adds	r3, #10
9000646e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
90006470:	6878      	ldr	r0, [r7, #4]
90006472:	f001 f9b9 	bl	900077e8 <USB_GetMode>
90006476:	4603      	mov	r3, r0
90006478:	2b00      	cmp	r3, #0
9000647a:	d005      	beq.n	90006488 <USB_SetCurrentMode+0x84>
9000647c:	68fb      	ldr	r3, [r7, #12]
9000647e:	2bc7      	cmp	r3, #199	@ 0xc7
90006480:	d9f0      	bls.n	90006464 <USB_SetCurrentMode+0x60>
90006482:	e001      	b.n	90006488 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
90006484:	2301      	movs	r3, #1
90006486:	e005      	b.n	90006494 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
90006488:	68fb      	ldr	r3, [r7, #12]
9000648a:	2bc8      	cmp	r3, #200	@ 0xc8
9000648c:	d101      	bne.n	90006492 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
9000648e:	2301      	movs	r3, #1
90006490:	e000      	b.n	90006494 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
90006492:	2300      	movs	r3, #0
}
90006494:	4618      	mov	r0, r3
90006496:	3710      	adds	r7, #16
90006498:	46bd      	mov	sp, r7
9000649a:	bd80      	pop	{r7, pc}

9000649c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
9000649c:	b084      	sub	sp, #16
9000649e:	b580      	push	{r7, lr}
900064a0:	b086      	sub	sp, #24
900064a2:	af00      	add	r7, sp, #0
900064a4:	6078      	str	r0, [r7, #4]
900064a6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
900064aa:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
900064ae:	2300      	movs	r3, #0
900064b0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
900064b2:	687b      	ldr	r3, [r7, #4]
900064b4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
900064b6:	2300      	movs	r3, #0
900064b8:	613b      	str	r3, [r7, #16]
900064ba:	e009      	b.n	900064d0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
900064bc:	687a      	ldr	r2, [r7, #4]
900064be:	693b      	ldr	r3, [r7, #16]
900064c0:	3340      	adds	r3, #64	@ 0x40
900064c2:	009b      	lsls	r3, r3, #2
900064c4:	4413      	add	r3, r2
900064c6:	2200      	movs	r2, #0
900064c8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
900064ca:	693b      	ldr	r3, [r7, #16]
900064cc:	3301      	adds	r3, #1
900064ce:	613b      	str	r3, [r7, #16]
900064d0:	693b      	ldr	r3, [r7, #16]
900064d2:	2b0e      	cmp	r3, #14
900064d4:	d9f2      	bls.n	900064bc <USB_DevInit+0x20>
  }

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
900064d6:	687b      	ldr	r3, [r7, #4]
900064d8:	68db      	ldr	r3, [r3, #12]
900064da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
900064de:	2b00      	cmp	r3, #0
900064e0:	d105      	bne.n	900064ee <USB_DevInit+0x52>
  {
    /* Disable USB PHY pulldown resistors */
    USBx->GCCFG &= ~USB_OTG_GCCFG_PULLDOWNEN;
900064e2:	687b      	ldr	r3, [r7, #4]
900064e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
900064e6:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
900064ea:	687b      	ldr	r3, [r7, #4]
900064ec:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
900064ee:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
900064f2:	2b00      	cmp	r3, #0
900064f4:	d12f      	bne.n	90006556 <USB_DevInit+0xba>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
900064f6:	68fb      	ldr	r3, [r7, #12]
900064f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
900064fc:	685b      	ldr	r3, [r3, #4]
900064fe:	68fa      	ldr	r2, [r7, #12]
90006500:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
90006504:	f043 0302 	orr.w	r3, r3, #2
90006508:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
9000650a:	687b      	ldr	r3, [r7, #4]
9000650c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
9000650e:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
90006512:	687b      	ldr	r3, [r7, #4]
90006514:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U)
90006516:	687b      	ldr	r3, [r7, #4]
90006518:	68db      	ldr	r3, [r3, #12]
9000651a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
9000651e:	2b00      	cmp	r3, #0
90006520:	d00c      	beq.n	9000653c <USB_DevInit+0xa0>
    {
      USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
90006522:	687b      	ldr	r3, [r7, #4]
90006524:	681b      	ldr	r3, [r3, #0]
90006526:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
9000652a:	687b      	ldr	r3, [r7, #4]
9000652c:	601a      	str	r2, [r3, #0]
      USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
9000652e:	687b      	ldr	r3, [r7, #4]
90006530:	681b      	ldr	r3, [r3, #0]
90006532:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
90006536:	687b      	ldr	r3, [r7, #4]
90006538:	601a      	str	r2, [r3, #0]
9000653a:	e031      	b.n	900065a0 <USB_DevInit+0x104>
    }
    else
    {
      USBx->GCCFG |= USB_OTG_GCCFG_VBVALEXTOEN;
9000653c:	687b      	ldr	r3, [r7, #4]
9000653e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
90006540:	f043 7280 	orr.w	r2, r3, #16777216	@ 0x1000000
90006544:	687b      	ldr	r3, [r7, #4]
90006546:	639a      	str	r2, [r3, #56]	@ 0x38
      USBx->GCCFG |= USB_OTG_GCCFG_VBVALOVAL;
90006548:	687b      	ldr	r3, [r7, #4]
9000654a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
9000654c:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
90006550:	687b      	ldr	r3, [r7, #4]
90006552:	639a      	str	r2, [r3, #56]	@ 0x38
90006554:	e024      	b.n	900065a0 <USB_DevInit+0x104>
    }
  }
  else
  {
    /* B-peripheral session valid override disable */
    if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U)
90006556:	687b      	ldr	r3, [r7, #4]
90006558:	68db      	ldr	r3, [r3, #12]
9000655a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
9000655e:	2b00      	cmp	r3, #0
90006560:	d00c      	beq.n	9000657c <USB_DevInit+0xe0>
    {
      USBx->GOTGCTL &= ~USB_OTG_GOTGCTL_BVALOEN;
90006562:	687b      	ldr	r3, [r7, #4]
90006564:	681b      	ldr	r3, [r3, #0]
90006566:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
9000656a:	687b      	ldr	r3, [r7, #4]
9000656c:	601a      	str	r2, [r3, #0]
      USBx->GOTGCTL &= ~USB_OTG_GOTGCTL_BVALOVAL;
9000656e:	687b      	ldr	r3, [r7, #4]
90006570:	681b      	ldr	r3, [r3, #0]
90006572:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
90006576:	687b      	ldr	r3, [r7, #4]
90006578:	601a      	str	r2, [r3, #0]
9000657a:	e00b      	b.n	90006594 <USB_DevInit+0xf8>
    }
    else
    {
      USBx->GCCFG &= ~USB_OTG_GCCFG_VBVALEXTOEN;
9000657c:	687b      	ldr	r3, [r7, #4]
9000657e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
90006580:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
90006584:	687b      	ldr	r3, [r7, #4]
90006586:	639a      	str	r2, [r3, #56]	@ 0x38
      USBx->GCCFG &= ~USB_OTG_GCCFG_VBVALOVAL;
90006588:	687b      	ldr	r3, [r7, #4]
9000658a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
9000658c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
90006590:	687b      	ldr	r3, [r7, #4]
90006592:	639a      	str	r2, [r3, #56]	@ 0x38
    }

    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
90006594:	687b      	ldr	r3, [r7, #4]
90006596:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
90006598:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
9000659c:	687b      	ldr	r3, [r7, #4]
9000659e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
900065a0:	68fb      	ldr	r3, [r7, #12]
900065a2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
900065a6:	461a      	mov	r2, r3
900065a8:	2300      	movs	r3, #0
900065aa:	6013      	str	r3, [r2, #0]

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
900065ac:	687b      	ldr	r3, [r7, #4]
900065ae:	68db      	ldr	r3, [r3, #12]
900065b0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
900065b4:	2b00      	cmp	r3, #0
900065b6:	d10d      	bne.n	900065d4 <USB_DevInit+0x138>
  {
    if (cfg.speed == USBD_HS_SPEED)
900065b8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
900065bc:	2b00      	cmp	r3, #0
900065be:	d104      	bne.n	900065ca <USB_DevInit+0x12e>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
900065c0:	2100      	movs	r1, #0
900065c2:	6878      	ldr	r0, [r7, #4]
900065c4:	f000 f968 	bl	90006898 <USB_SetDevSpeed>
900065c8:	e008      	b.n	900065dc <USB_DevInit+0x140>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
900065ca:	2101      	movs	r1, #1
900065cc:	6878      	ldr	r0, [r7, #4]
900065ce:	f000 f963 	bl	90006898 <USB_SetDevSpeed>
900065d2:	e003      	b.n	900065dc <USB_DevInit+0x140>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
900065d4:	2103      	movs	r1, #3
900065d6:	6878      	ldr	r0, [r7, #4]
900065d8:	f000 f95e 	bl	90006898 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
900065dc:	2110      	movs	r1, #16
900065de:	6878      	ldr	r0, [r7, #4]
900065e0:	f000 f8fa 	bl	900067d8 <USB_FlushTxFifo>
900065e4:	4603      	mov	r3, r0
900065e6:	2b00      	cmp	r3, #0
900065e8:	d001      	beq.n	900065ee <USB_DevInit+0x152>
  {
    ret = HAL_ERROR;
900065ea:	2301      	movs	r3, #1
900065ec:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
900065ee:	6878      	ldr	r0, [r7, #4]
900065f0:	f000 f924 	bl	9000683c <USB_FlushRxFifo>
900065f4:	4603      	mov	r3, r0
900065f6:	2b00      	cmp	r3, #0
900065f8:	d001      	beq.n	900065fe <USB_DevInit+0x162>
  {
    ret = HAL_ERROR;
900065fa:	2301      	movs	r3, #1
900065fc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
900065fe:	68fb      	ldr	r3, [r7, #12]
90006600:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
90006604:	461a      	mov	r2, r3
90006606:	2300      	movs	r3, #0
90006608:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
9000660a:	68fb      	ldr	r3, [r7, #12]
9000660c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
90006610:	461a      	mov	r2, r3
90006612:	2300      	movs	r3, #0
90006614:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
90006616:	68fb      	ldr	r3, [r7, #12]
90006618:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
9000661c:	461a      	mov	r2, r3
9000661e:	2300      	movs	r3, #0
90006620:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
90006622:	2300      	movs	r3, #0
90006624:	613b      	str	r3, [r7, #16]
90006626:	e043      	b.n	900066b0 <USB_DevInit+0x214>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
90006628:	693b      	ldr	r3, [r7, #16]
9000662a:	015a      	lsls	r2, r3, #5
9000662c:	68fb      	ldr	r3, [r7, #12]
9000662e:	4413      	add	r3, r2
90006630:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
90006634:	681b      	ldr	r3, [r3, #0]
90006636:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
9000663a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
9000663e:	d118      	bne.n	90006672 <USB_DevInit+0x1d6>
    {
      if (i == 0U)
90006640:	693b      	ldr	r3, [r7, #16]
90006642:	2b00      	cmp	r3, #0
90006644:	d10a      	bne.n	9000665c <USB_DevInit+0x1c0>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
90006646:	693b      	ldr	r3, [r7, #16]
90006648:	015a      	lsls	r2, r3, #5
9000664a:	68fb      	ldr	r3, [r7, #12]
9000664c:	4413      	add	r3, r2
9000664e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
90006652:	461a      	mov	r2, r3
90006654:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
90006658:	6013      	str	r3, [r2, #0]
9000665a:	e013      	b.n	90006684 <USB_DevInit+0x1e8>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
9000665c:	693b      	ldr	r3, [r7, #16]
9000665e:	015a      	lsls	r2, r3, #5
90006660:	68fb      	ldr	r3, [r7, #12]
90006662:	4413      	add	r3, r2
90006664:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
90006668:	461a      	mov	r2, r3
9000666a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
9000666e:	6013      	str	r3, [r2, #0]
90006670:	e008      	b.n	90006684 <USB_DevInit+0x1e8>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
90006672:	693b      	ldr	r3, [r7, #16]
90006674:	015a      	lsls	r2, r3, #5
90006676:	68fb      	ldr	r3, [r7, #12]
90006678:	4413      	add	r3, r2
9000667a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
9000667e:	461a      	mov	r2, r3
90006680:	2300      	movs	r3, #0
90006682:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
90006684:	693b      	ldr	r3, [r7, #16]
90006686:	015a      	lsls	r2, r3, #5
90006688:	68fb      	ldr	r3, [r7, #12]
9000668a:	4413      	add	r3, r2
9000668c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
90006690:	461a      	mov	r2, r3
90006692:	2300      	movs	r3, #0
90006694:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
90006696:	693b      	ldr	r3, [r7, #16]
90006698:	015a      	lsls	r2, r3, #5
9000669a:	68fb      	ldr	r3, [r7, #12]
9000669c:	4413      	add	r3, r2
9000669e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
900066a2:	461a      	mov	r2, r3
900066a4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
900066a8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
900066aa:	693b      	ldr	r3, [r7, #16]
900066ac:	3301      	adds	r3, #1
900066ae:	613b      	str	r3, [r7, #16]
900066b0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
900066b4:	461a      	mov	r2, r3
900066b6:	693b      	ldr	r3, [r7, #16]
900066b8:	4293      	cmp	r3, r2
900066ba:	d3b5      	bcc.n	90006628 <USB_DevInit+0x18c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
900066bc:	2300      	movs	r3, #0
900066be:	613b      	str	r3, [r7, #16]
900066c0:	e043      	b.n	9000674a <USB_DevInit+0x2ae>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
900066c2:	693b      	ldr	r3, [r7, #16]
900066c4:	015a      	lsls	r2, r3, #5
900066c6:	68fb      	ldr	r3, [r7, #12]
900066c8:	4413      	add	r3, r2
900066ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
900066ce:	681b      	ldr	r3, [r3, #0]
900066d0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
900066d4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
900066d8:	d118      	bne.n	9000670c <USB_DevInit+0x270>
    {
      if (i == 0U)
900066da:	693b      	ldr	r3, [r7, #16]
900066dc:	2b00      	cmp	r3, #0
900066de:	d10a      	bne.n	900066f6 <USB_DevInit+0x25a>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
900066e0:	693b      	ldr	r3, [r7, #16]
900066e2:	015a      	lsls	r2, r3, #5
900066e4:	68fb      	ldr	r3, [r7, #12]
900066e6:	4413      	add	r3, r2
900066e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
900066ec:	461a      	mov	r2, r3
900066ee:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
900066f2:	6013      	str	r3, [r2, #0]
900066f4:	e013      	b.n	9000671e <USB_DevInit+0x282>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
900066f6:	693b      	ldr	r3, [r7, #16]
900066f8:	015a      	lsls	r2, r3, #5
900066fa:	68fb      	ldr	r3, [r7, #12]
900066fc:	4413      	add	r3, r2
900066fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
90006702:	461a      	mov	r2, r3
90006704:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
90006708:	6013      	str	r3, [r2, #0]
9000670a:	e008      	b.n	9000671e <USB_DevInit+0x282>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
9000670c:	693b      	ldr	r3, [r7, #16]
9000670e:	015a      	lsls	r2, r3, #5
90006710:	68fb      	ldr	r3, [r7, #12]
90006712:	4413      	add	r3, r2
90006714:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
90006718:	461a      	mov	r2, r3
9000671a:	2300      	movs	r3, #0
9000671c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
9000671e:	693b      	ldr	r3, [r7, #16]
90006720:	015a      	lsls	r2, r3, #5
90006722:	68fb      	ldr	r3, [r7, #12]
90006724:	4413      	add	r3, r2
90006726:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
9000672a:	461a      	mov	r2, r3
9000672c:	2300      	movs	r3, #0
9000672e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
90006730:	693b      	ldr	r3, [r7, #16]
90006732:	015a      	lsls	r2, r3, #5
90006734:	68fb      	ldr	r3, [r7, #12]
90006736:	4413      	add	r3, r2
90006738:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
9000673c:	461a      	mov	r2, r3
9000673e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
90006742:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
90006744:	693b      	ldr	r3, [r7, #16]
90006746:	3301      	adds	r3, #1
90006748:	613b      	str	r3, [r7, #16]
9000674a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
9000674e:	461a      	mov	r2, r3
90006750:	693b      	ldr	r3, [r7, #16]
90006752:	4293      	cmp	r3, r2
90006754:	d3b5      	bcc.n	900066c2 <USB_DevInit+0x226>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
90006756:	68fb      	ldr	r3, [r7, #12]
90006758:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
9000675c:	691b      	ldr	r3, [r3, #16]
9000675e:	68fa      	ldr	r2, [r7, #12]
90006760:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
90006764:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
90006768:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
9000676a:	687b      	ldr	r3, [r7, #4]
9000676c:	2200      	movs	r2, #0
9000676e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
90006770:	687b      	ldr	r3, [r7, #4]
90006772:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
90006776:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
90006778:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
9000677c:	2b00      	cmp	r3, #0
9000677e:	d105      	bne.n	9000678c <USB_DevInit+0x2f0>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
90006780:	687b      	ldr	r3, [r7, #4]
90006782:	699b      	ldr	r3, [r3, #24]
90006784:	f043 0210 	orr.w	r2, r3, #16
90006788:	687b      	ldr	r3, [r7, #4]
9000678a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
9000678c:	687b      	ldr	r3, [r7, #4]
9000678e:	699a      	ldr	r2, [r3, #24]
90006790:	4b0f      	ldr	r3, [pc, #60]	@ (900067d0 <USB_DevInit+0x334>)
90006792:	4313      	orrs	r3, r2
90006794:	687a      	ldr	r2, [r7, #4]
90006796:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
90006798:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
9000679c:	2b00      	cmp	r3, #0
9000679e:	d005      	beq.n	900067ac <USB_DevInit+0x310>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
900067a0:	687b      	ldr	r3, [r7, #4]
900067a2:	699b      	ldr	r3, [r3, #24]
900067a4:	f043 0208 	orr.w	r2, r3, #8
900067a8:	687b      	ldr	r3, [r7, #4]
900067aa:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
900067ac:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
900067b0:	2b01      	cmp	r3, #1
900067b2:	d105      	bne.n	900067c0 <USB_DevInit+0x324>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
900067b4:	687b      	ldr	r3, [r7, #4]
900067b6:	699a      	ldr	r2, [r3, #24]
900067b8:	4b06      	ldr	r3, [pc, #24]	@ (900067d4 <USB_DevInit+0x338>)
900067ba:	4313      	orrs	r3, r2
900067bc:	687a      	ldr	r2, [r7, #4]
900067be:	6193      	str	r3, [r2, #24]
  }

  return ret;
900067c0:	7dfb      	ldrb	r3, [r7, #23]
}
900067c2:	4618      	mov	r0, r3
900067c4:	3718      	adds	r7, #24
900067c6:	46bd      	mov	sp, r7
900067c8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
900067cc:	b004      	add	sp, #16
900067ce:	4770      	bx	lr
900067d0:	803c3800 	.word	0x803c3800
900067d4:	40000004 	.word	0x40000004

900067d8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
900067d8:	b480      	push	{r7}
900067da:	b085      	sub	sp, #20
900067dc:	af00      	add	r7, sp, #0
900067de:	6078      	str	r0, [r7, #4]
900067e0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
900067e2:	2300      	movs	r3, #0
900067e4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
900067e6:	68fb      	ldr	r3, [r7, #12]
900067e8:	3301      	adds	r3, #1
900067ea:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
900067ec:	68fb      	ldr	r3, [r7, #12]
900067ee:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
900067f2:	d901      	bls.n	900067f8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
900067f4:	2303      	movs	r3, #3
900067f6:	e01b      	b.n	90006830 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
900067f8:	687b      	ldr	r3, [r7, #4]
900067fa:	691b      	ldr	r3, [r3, #16]
900067fc:	2b00      	cmp	r3, #0
900067fe:	daf2      	bge.n	900067e6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
90006800:	2300      	movs	r3, #0
90006802:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
90006804:	683b      	ldr	r3, [r7, #0]
90006806:	019b      	lsls	r3, r3, #6
90006808:	f043 0220 	orr.w	r2, r3, #32
9000680c:	687b      	ldr	r3, [r7, #4]
9000680e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
90006810:	68fb      	ldr	r3, [r7, #12]
90006812:	3301      	adds	r3, #1
90006814:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
90006816:	68fb      	ldr	r3, [r7, #12]
90006818:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
9000681c:	d901      	bls.n	90006822 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
9000681e:	2303      	movs	r3, #3
90006820:	e006      	b.n	90006830 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
90006822:	687b      	ldr	r3, [r7, #4]
90006824:	691b      	ldr	r3, [r3, #16]
90006826:	f003 0320 	and.w	r3, r3, #32
9000682a:	2b20      	cmp	r3, #32
9000682c:	d0f0      	beq.n	90006810 <USB_FlushTxFifo+0x38>

  return HAL_OK;
9000682e:	2300      	movs	r3, #0
}
90006830:	4618      	mov	r0, r3
90006832:	3714      	adds	r7, #20
90006834:	46bd      	mov	sp, r7
90006836:	f85d 7b04 	ldr.w	r7, [sp], #4
9000683a:	4770      	bx	lr

9000683c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
9000683c:	b480      	push	{r7}
9000683e:	b085      	sub	sp, #20
90006840:	af00      	add	r7, sp, #0
90006842:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
90006844:	2300      	movs	r3, #0
90006846:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
90006848:	68fb      	ldr	r3, [r7, #12]
9000684a:	3301      	adds	r3, #1
9000684c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
9000684e:	68fb      	ldr	r3, [r7, #12]
90006850:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
90006854:	d901      	bls.n	9000685a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
90006856:	2303      	movs	r3, #3
90006858:	e018      	b.n	9000688c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
9000685a:	687b      	ldr	r3, [r7, #4]
9000685c:	691b      	ldr	r3, [r3, #16]
9000685e:	2b00      	cmp	r3, #0
90006860:	daf2      	bge.n	90006848 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
90006862:	2300      	movs	r3, #0
90006864:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
90006866:	687b      	ldr	r3, [r7, #4]
90006868:	2210      	movs	r2, #16
9000686a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
9000686c:	68fb      	ldr	r3, [r7, #12]
9000686e:	3301      	adds	r3, #1
90006870:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
90006872:	68fb      	ldr	r3, [r7, #12]
90006874:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
90006878:	d901      	bls.n	9000687e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
9000687a:	2303      	movs	r3, #3
9000687c:	e006      	b.n	9000688c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
9000687e:	687b      	ldr	r3, [r7, #4]
90006880:	691b      	ldr	r3, [r3, #16]
90006882:	f003 0310 	and.w	r3, r3, #16
90006886:	2b10      	cmp	r3, #16
90006888:	d0f0      	beq.n	9000686c <USB_FlushRxFifo+0x30>

  return HAL_OK;
9000688a:	2300      	movs	r3, #0
}
9000688c:	4618      	mov	r0, r3
9000688e:	3714      	adds	r7, #20
90006890:	46bd      	mov	sp, r7
90006892:	f85d 7b04 	ldr.w	r7, [sp], #4
90006896:	4770      	bx	lr

90006898 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
90006898:	b480      	push	{r7}
9000689a:	b085      	sub	sp, #20
9000689c:	af00      	add	r7, sp, #0
9000689e:	6078      	str	r0, [r7, #4]
900068a0:	460b      	mov	r3, r1
900068a2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
900068a4:	687b      	ldr	r3, [r7, #4]
900068a6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
900068a8:	68fb      	ldr	r3, [r7, #12]
900068aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
900068ae:	681a      	ldr	r2, [r3, #0]
900068b0:	78fb      	ldrb	r3, [r7, #3]
900068b2:	68f9      	ldr	r1, [r7, #12]
900068b4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
900068b8:	4313      	orrs	r3, r2
900068ba:	600b      	str	r3, [r1, #0]
  return HAL_OK;
900068bc:	2300      	movs	r3, #0
}
900068be:	4618      	mov	r0, r3
900068c0:	3714      	adds	r7, #20
900068c2:	46bd      	mov	sp, r7
900068c4:	f85d 7b04 	ldr.w	r7, [sp], #4
900068c8:	4770      	bx	lr

900068ca <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
900068ca:	b480      	push	{r7}
900068cc:	b087      	sub	sp, #28
900068ce:	af00      	add	r7, sp, #0
900068d0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
900068d2:	687b      	ldr	r3, [r7, #4]
900068d4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
900068d6:	693b      	ldr	r3, [r7, #16]
900068d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
900068dc:	689b      	ldr	r3, [r3, #8]
900068de:	f003 0306 	and.w	r3, r3, #6
900068e2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
900068e4:	68fb      	ldr	r3, [r7, #12]
900068e6:	2b00      	cmp	r3, #0
900068e8:	d102      	bne.n	900068f0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
900068ea:	2300      	movs	r3, #0
900068ec:	75fb      	strb	r3, [r7, #23]
900068ee:	e00a      	b.n	90006906 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
900068f0:	68fb      	ldr	r3, [r7, #12]
900068f2:	2b02      	cmp	r3, #2
900068f4:	d002      	beq.n	900068fc <USB_GetDevSpeed+0x32>
900068f6:	68fb      	ldr	r3, [r7, #12]
900068f8:	2b06      	cmp	r3, #6
900068fa:	d102      	bne.n	90006902 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
900068fc:	2302      	movs	r3, #2
900068fe:	75fb      	strb	r3, [r7, #23]
90006900:	e001      	b.n	90006906 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
90006902:	230f      	movs	r3, #15
90006904:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
90006906:	7dfb      	ldrb	r3, [r7, #23]
}
90006908:	4618      	mov	r0, r3
9000690a:	371c      	adds	r7, #28
9000690c:	46bd      	mov	sp, r7
9000690e:	f85d 7b04 	ldr.w	r7, [sp], #4
90006912:	4770      	bx	lr

90006914 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
90006914:	b480      	push	{r7}
90006916:	b085      	sub	sp, #20
90006918:	af00      	add	r7, sp, #0
9000691a:	6078      	str	r0, [r7, #4]
9000691c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
9000691e:	687b      	ldr	r3, [r7, #4]
90006920:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
90006922:	683b      	ldr	r3, [r7, #0]
90006924:	781b      	ldrb	r3, [r3, #0]
90006926:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
90006928:	683b      	ldr	r3, [r7, #0]
9000692a:	785b      	ldrb	r3, [r3, #1]
9000692c:	2b01      	cmp	r3, #1
9000692e:	d139      	bne.n	900069a4 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
90006930:	68fb      	ldr	r3, [r7, #12]
90006932:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
90006936:	69da      	ldr	r2, [r3, #28]
90006938:	683b      	ldr	r3, [r7, #0]
9000693a:	781b      	ldrb	r3, [r3, #0]
9000693c:	f003 030f 	and.w	r3, r3, #15
90006940:	2101      	movs	r1, #1
90006942:	fa01 f303 	lsl.w	r3, r1, r3
90006946:	b29b      	uxth	r3, r3
90006948:	68f9      	ldr	r1, [r7, #12]
9000694a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
9000694e:	4313      	orrs	r3, r2
90006950:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
90006952:	68bb      	ldr	r3, [r7, #8]
90006954:	015a      	lsls	r2, r3, #5
90006956:	68fb      	ldr	r3, [r7, #12]
90006958:	4413      	add	r3, r2
9000695a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
9000695e:	681b      	ldr	r3, [r3, #0]
90006960:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
90006964:	2b00      	cmp	r3, #0
90006966:	d153      	bne.n	90006a10 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
90006968:	68bb      	ldr	r3, [r7, #8]
9000696a:	015a      	lsls	r2, r3, #5
9000696c:	68fb      	ldr	r3, [r7, #12]
9000696e:	4413      	add	r3, r2
90006970:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
90006974:	681a      	ldr	r2, [r3, #0]
90006976:	683b      	ldr	r3, [r7, #0]
90006978:	689b      	ldr	r3, [r3, #8]
9000697a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
9000697e:	683b      	ldr	r3, [r7, #0]
90006980:	791b      	ldrb	r3, [r3, #4]
90006982:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
90006984:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
90006986:	68bb      	ldr	r3, [r7, #8]
90006988:	059b      	lsls	r3, r3, #22
9000698a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
9000698c:	431a      	orrs	r2, r3
9000698e:	68bb      	ldr	r3, [r7, #8]
90006990:	0159      	lsls	r1, r3, #5
90006992:	68fb      	ldr	r3, [r7, #12]
90006994:	440b      	add	r3, r1
90006996:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
9000699a:	4619      	mov	r1, r3
9000699c:	4b20      	ldr	r3, [pc, #128]	@ (90006a20 <USB_ActivateEndpoint+0x10c>)
9000699e:	4313      	orrs	r3, r2
900069a0:	600b      	str	r3, [r1, #0]
900069a2:	e035      	b.n	90006a10 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
900069a4:	68fb      	ldr	r3, [r7, #12]
900069a6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
900069aa:	69da      	ldr	r2, [r3, #28]
900069ac:	683b      	ldr	r3, [r7, #0]
900069ae:	781b      	ldrb	r3, [r3, #0]
900069b0:	f003 030f 	and.w	r3, r3, #15
900069b4:	2101      	movs	r1, #1
900069b6:	fa01 f303 	lsl.w	r3, r1, r3
900069ba:	041b      	lsls	r3, r3, #16
900069bc:	68f9      	ldr	r1, [r7, #12]
900069be:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
900069c2:	4313      	orrs	r3, r2
900069c4:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
900069c6:	68bb      	ldr	r3, [r7, #8]
900069c8:	015a      	lsls	r2, r3, #5
900069ca:	68fb      	ldr	r3, [r7, #12]
900069cc:	4413      	add	r3, r2
900069ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
900069d2:	681b      	ldr	r3, [r3, #0]
900069d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
900069d8:	2b00      	cmp	r3, #0
900069da:	d119      	bne.n	90006a10 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
900069dc:	68bb      	ldr	r3, [r7, #8]
900069de:	015a      	lsls	r2, r3, #5
900069e0:	68fb      	ldr	r3, [r7, #12]
900069e2:	4413      	add	r3, r2
900069e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
900069e8:	681a      	ldr	r2, [r3, #0]
900069ea:	683b      	ldr	r3, [r7, #0]
900069ec:	689b      	ldr	r3, [r3, #8]
900069ee:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
900069f2:	683b      	ldr	r3, [r7, #0]
900069f4:	791b      	ldrb	r3, [r3, #4]
900069f6:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
900069f8:	430b      	orrs	r3, r1
900069fa:	431a      	orrs	r2, r3
900069fc:	68bb      	ldr	r3, [r7, #8]
900069fe:	0159      	lsls	r1, r3, #5
90006a00:	68fb      	ldr	r3, [r7, #12]
90006a02:	440b      	add	r3, r1
90006a04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
90006a08:	4619      	mov	r1, r3
90006a0a:	4b05      	ldr	r3, [pc, #20]	@ (90006a20 <USB_ActivateEndpoint+0x10c>)
90006a0c:	4313      	orrs	r3, r2
90006a0e:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
90006a10:	2300      	movs	r3, #0
}
90006a12:	4618      	mov	r0, r3
90006a14:	3714      	adds	r7, #20
90006a16:	46bd      	mov	sp, r7
90006a18:	f85d 7b04 	ldr.w	r7, [sp], #4
90006a1c:	4770      	bx	lr
90006a1e:	bf00      	nop
90006a20:	10008000 	.word	0x10008000

90006a24 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
90006a24:	b480      	push	{r7}
90006a26:	b085      	sub	sp, #20
90006a28:	af00      	add	r7, sp, #0
90006a2a:	6078      	str	r0, [r7, #4]
90006a2c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
90006a2e:	687b      	ldr	r3, [r7, #4]
90006a30:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
90006a32:	683b      	ldr	r3, [r7, #0]
90006a34:	781b      	ldrb	r3, [r3, #0]
90006a36:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
90006a38:	683b      	ldr	r3, [r7, #0]
90006a3a:	785b      	ldrb	r3, [r3, #1]
90006a3c:	2b01      	cmp	r3, #1
90006a3e:	d161      	bne.n	90006b04 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
90006a40:	68bb      	ldr	r3, [r7, #8]
90006a42:	015a      	lsls	r2, r3, #5
90006a44:	68fb      	ldr	r3, [r7, #12]
90006a46:	4413      	add	r3, r2
90006a48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
90006a4c:	681b      	ldr	r3, [r3, #0]
90006a4e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
90006a52:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
90006a56:	d11f      	bne.n	90006a98 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
90006a58:	68bb      	ldr	r3, [r7, #8]
90006a5a:	015a      	lsls	r2, r3, #5
90006a5c:	68fb      	ldr	r3, [r7, #12]
90006a5e:	4413      	add	r3, r2
90006a60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
90006a64:	681b      	ldr	r3, [r3, #0]
90006a66:	68ba      	ldr	r2, [r7, #8]
90006a68:	0151      	lsls	r1, r2, #5
90006a6a:	68fa      	ldr	r2, [r7, #12]
90006a6c:	440a      	add	r2, r1
90006a6e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
90006a72:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
90006a76:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
90006a78:	68bb      	ldr	r3, [r7, #8]
90006a7a:	015a      	lsls	r2, r3, #5
90006a7c:	68fb      	ldr	r3, [r7, #12]
90006a7e:	4413      	add	r3, r2
90006a80:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
90006a84:	681b      	ldr	r3, [r3, #0]
90006a86:	68ba      	ldr	r2, [r7, #8]
90006a88:	0151      	lsls	r1, r2, #5
90006a8a:	68fa      	ldr	r2, [r7, #12]
90006a8c:	440a      	add	r2, r1
90006a8e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
90006a92:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
90006a96:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
90006a98:	68fb      	ldr	r3, [r7, #12]
90006a9a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
90006a9e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
90006aa0:	683b      	ldr	r3, [r7, #0]
90006aa2:	781b      	ldrb	r3, [r3, #0]
90006aa4:	f003 030f 	and.w	r3, r3, #15
90006aa8:	2101      	movs	r1, #1
90006aaa:	fa01 f303 	lsl.w	r3, r1, r3
90006aae:	b29b      	uxth	r3, r3
90006ab0:	43db      	mvns	r3, r3
90006ab2:	68f9      	ldr	r1, [r7, #12]
90006ab4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
90006ab8:	4013      	ands	r3, r2
90006aba:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
90006abc:	68fb      	ldr	r3, [r7, #12]
90006abe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
90006ac2:	69da      	ldr	r2, [r3, #28]
90006ac4:	683b      	ldr	r3, [r7, #0]
90006ac6:	781b      	ldrb	r3, [r3, #0]
90006ac8:	f003 030f 	and.w	r3, r3, #15
90006acc:	2101      	movs	r1, #1
90006ace:	fa01 f303 	lsl.w	r3, r1, r3
90006ad2:	b29b      	uxth	r3, r3
90006ad4:	43db      	mvns	r3, r3
90006ad6:	68f9      	ldr	r1, [r7, #12]
90006ad8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
90006adc:	4013      	ands	r3, r2
90006ade:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
90006ae0:	68bb      	ldr	r3, [r7, #8]
90006ae2:	015a      	lsls	r2, r3, #5
90006ae4:	68fb      	ldr	r3, [r7, #12]
90006ae6:	4413      	add	r3, r2
90006ae8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
90006aec:	681a      	ldr	r2, [r3, #0]
90006aee:	68bb      	ldr	r3, [r7, #8]
90006af0:	0159      	lsls	r1, r3, #5
90006af2:	68fb      	ldr	r3, [r7, #12]
90006af4:	440b      	add	r3, r1
90006af6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
90006afa:	4619      	mov	r1, r3
90006afc:	4b35      	ldr	r3, [pc, #212]	@ (90006bd4 <USB_DeactivateEndpoint+0x1b0>)
90006afe:	4013      	ands	r3, r2
90006b00:	600b      	str	r3, [r1, #0]
90006b02:	e060      	b.n	90006bc6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
90006b04:	68bb      	ldr	r3, [r7, #8]
90006b06:	015a      	lsls	r2, r3, #5
90006b08:	68fb      	ldr	r3, [r7, #12]
90006b0a:	4413      	add	r3, r2
90006b0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
90006b10:	681b      	ldr	r3, [r3, #0]
90006b12:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
90006b16:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
90006b1a:	d11f      	bne.n	90006b5c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
90006b1c:	68bb      	ldr	r3, [r7, #8]
90006b1e:	015a      	lsls	r2, r3, #5
90006b20:	68fb      	ldr	r3, [r7, #12]
90006b22:	4413      	add	r3, r2
90006b24:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
90006b28:	681b      	ldr	r3, [r3, #0]
90006b2a:	68ba      	ldr	r2, [r7, #8]
90006b2c:	0151      	lsls	r1, r2, #5
90006b2e:	68fa      	ldr	r2, [r7, #12]
90006b30:	440a      	add	r2, r1
90006b32:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
90006b36:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
90006b3a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
90006b3c:	68bb      	ldr	r3, [r7, #8]
90006b3e:	015a      	lsls	r2, r3, #5
90006b40:	68fb      	ldr	r3, [r7, #12]
90006b42:	4413      	add	r3, r2
90006b44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
90006b48:	681b      	ldr	r3, [r3, #0]
90006b4a:	68ba      	ldr	r2, [r7, #8]
90006b4c:	0151      	lsls	r1, r2, #5
90006b4e:	68fa      	ldr	r2, [r7, #12]
90006b50:	440a      	add	r2, r1
90006b52:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
90006b56:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
90006b5a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
90006b5c:	68fb      	ldr	r3, [r7, #12]
90006b5e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
90006b62:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
90006b64:	683b      	ldr	r3, [r7, #0]
90006b66:	781b      	ldrb	r3, [r3, #0]
90006b68:	f003 030f 	and.w	r3, r3, #15
90006b6c:	2101      	movs	r1, #1
90006b6e:	fa01 f303 	lsl.w	r3, r1, r3
90006b72:	041b      	lsls	r3, r3, #16
90006b74:	43db      	mvns	r3, r3
90006b76:	68f9      	ldr	r1, [r7, #12]
90006b78:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
90006b7c:	4013      	ands	r3, r2
90006b7e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
90006b80:	68fb      	ldr	r3, [r7, #12]
90006b82:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
90006b86:	69da      	ldr	r2, [r3, #28]
90006b88:	683b      	ldr	r3, [r7, #0]
90006b8a:	781b      	ldrb	r3, [r3, #0]
90006b8c:	f003 030f 	and.w	r3, r3, #15
90006b90:	2101      	movs	r1, #1
90006b92:	fa01 f303 	lsl.w	r3, r1, r3
90006b96:	041b      	lsls	r3, r3, #16
90006b98:	43db      	mvns	r3, r3
90006b9a:	68f9      	ldr	r1, [r7, #12]
90006b9c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
90006ba0:	4013      	ands	r3, r2
90006ba2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
90006ba4:	68bb      	ldr	r3, [r7, #8]
90006ba6:	015a      	lsls	r2, r3, #5
90006ba8:	68fb      	ldr	r3, [r7, #12]
90006baa:	4413      	add	r3, r2
90006bac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
90006bb0:	681a      	ldr	r2, [r3, #0]
90006bb2:	68bb      	ldr	r3, [r7, #8]
90006bb4:	0159      	lsls	r1, r3, #5
90006bb6:	68fb      	ldr	r3, [r7, #12]
90006bb8:	440b      	add	r3, r1
90006bba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
90006bbe:	4619      	mov	r1, r3
90006bc0:	4b05      	ldr	r3, [pc, #20]	@ (90006bd8 <USB_DeactivateEndpoint+0x1b4>)
90006bc2:	4013      	ands	r3, r2
90006bc4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
90006bc6:	2300      	movs	r3, #0
}
90006bc8:	4618      	mov	r0, r3
90006bca:	3714      	adds	r7, #20
90006bcc:	46bd      	mov	sp, r7
90006bce:	f85d 7b04 	ldr.w	r7, [sp], #4
90006bd2:	4770      	bx	lr
90006bd4:	ec337800 	.word	0xec337800
90006bd8:	eff37800 	.word	0xeff37800

90006bdc <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
90006bdc:	b580      	push	{r7, lr}
90006bde:	b08a      	sub	sp, #40	@ 0x28
90006be0:	af02      	add	r7, sp, #8
90006be2:	60f8      	str	r0, [r7, #12]
90006be4:	60b9      	str	r1, [r7, #8]
90006be6:	4613      	mov	r3, r2
90006be8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
90006bea:	68fb      	ldr	r3, [r7, #12]
90006bec:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
90006bee:	68bb      	ldr	r3, [r7, #8]
90006bf0:	781b      	ldrb	r3, [r3, #0]
90006bf2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
90006bf4:	68bb      	ldr	r3, [r7, #8]
90006bf6:	785b      	ldrb	r3, [r3, #1]
90006bf8:	2b01      	cmp	r3, #1
90006bfa:	f040 8185 	bne.w	90006f08 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
90006bfe:	68bb      	ldr	r3, [r7, #8]
90006c00:	691b      	ldr	r3, [r3, #16]
90006c02:	2b00      	cmp	r3, #0
90006c04:	d132      	bne.n	90006c6c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
90006c06:	69bb      	ldr	r3, [r7, #24]
90006c08:	015a      	lsls	r2, r3, #5
90006c0a:	69fb      	ldr	r3, [r7, #28]
90006c0c:	4413      	add	r3, r2
90006c0e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
90006c12:	691a      	ldr	r2, [r3, #16]
90006c14:	69bb      	ldr	r3, [r7, #24]
90006c16:	0159      	lsls	r1, r3, #5
90006c18:	69fb      	ldr	r3, [r7, #28]
90006c1a:	440b      	add	r3, r1
90006c1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
90006c20:	4619      	mov	r1, r3
90006c22:	4ba7      	ldr	r3, [pc, #668]	@ (90006ec0 <USB_EPStartXfer+0x2e4>)
90006c24:	4013      	ands	r3, r2
90006c26:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1UL << 19));
90006c28:	69bb      	ldr	r3, [r7, #24]
90006c2a:	015a      	lsls	r2, r3, #5
90006c2c:	69fb      	ldr	r3, [r7, #28]
90006c2e:	4413      	add	r3, r2
90006c30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
90006c34:	691b      	ldr	r3, [r3, #16]
90006c36:	69ba      	ldr	r2, [r7, #24]
90006c38:	0151      	lsls	r1, r2, #5
90006c3a:	69fa      	ldr	r2, [r7, #28]
90006c3c:	440a      	add	r2, r1
90006c3e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
90006c42:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
90006c46:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
90006c48:	69bb      	ldr	r3, [r7, #24]
90006c4a:	015a      	lsls	r2, r3, #5
90006c4c:	69fb      	ldr	r3, [r7, #28]
90006c4e:	4413      	add	r3, r2
90006c50:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
90006c54:	691a      	ldr	r2, [r3, #16]
90006c56:	69bb      	ldr	r3, [r7, #24]
90006c58:	0159      	lsls	r1, r3, #5
90006c5a:	69fb      	ldr	r3, [r7, #28]
90006c5c:	440b      	add	r3, r1
90006c5e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
90006c62:	4619      	mov	r1, r3
90006c64:	4b97      	ldr	r3, [pc, #604]	@ (90006ec4 <USB_EPStartXfer+0x2e8>)
90006c66:	4013      	ands	r3, r2
90006c68:	610b      	str	r3, [r1, #16]
90006c6a:	e097      	b.n	90006d9c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
90006c6c:	69bb      	ldr	r3, [r7, #24]
90006c6e:	015a      	lsls	r2, r3, #5
90006c70:	69fb      	ldr	r3, [r7, #28]
90006c72:	4413      	add	r3, r2
90006c74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
90006c78:	691a      	ldr	r2, [r3, #16]
90006c7a:	69bb      	ldr	r3, [r7, #24]
90006c7c:	0159      	lsls	r1, r3, #5
90006c7e:	69fb      	ldr	r3, [r7, #28]
90006c80:	440b      	add	r3, r1
90006c82:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
90006c86:	4619      	mov	r1, r3
90006c88:	4b8e      	ldr	r3, [pc, #568]	@ (90006ec4 <USB_EPStartXfer+0x2e8>)
90006c8a:	4013      	ands	r3, r2
90006c8c:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
90006c8e:	69bb      	ldr	r3, [r7, #24]
90006c90:	015a      	lsls	r2, r3, #5
90006c92:	69fb      	ldr	r3, [r7, #28]
90006c94:	4413      	add	r3, r2
90006c96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
90006c9a:	691a      	ldr	r2, [r3, #16]
90006c9c:	69bb      	ldr	r3, [r7, #24]
90006c9e:	0159      	lsls	r1, r3, #5
90006ca0:	69fb      	ldr	r3, [r7, #28]
90006ca2:	440b      	add	r3, r1
90006ca4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
90006ca8:	4619      	mov	r1, r3
90006caa:	4b85      	ldr	r3, [pc, #532]	@ (90006ec0 <USB_EPStartXfer+0x2e4>)
90006cac:	4013      	ands	r3, r2
90006cae:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
90006cb0:	69bb      	ldr	r3, [r7, #24]
90006cb2:	2b00      	cmp	r3, #0
90006cb4:	d11a      	bne.n	90006cec <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
90006cb6:	68bb      	ldr	r3, [r7, #8]
90006cb8:	691a      	ldr	r2, [r3, #16]
90006cba:	68bb      	ldr	r3, [r7, #8]
90006cbc:	689b      	ldr	r3, [r3, #8]
90006cbe:	429a      	cmp	r2, r3
90006cc0:	d903      	bls.n	90006cca <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
90006cc2:	68bb      	ldr	r3, [r7, #8]
90006cc4:	689a      	ldr	r2, [r3, #8]
90006cc6:	68bb      	ldr	r3, [r7, #8]
90006cc8:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1UL << 19));
90006cca:	69bb      	ldr	r3, [r7, #24]
90006ccc:	015a      	lsls	r2, r3, #5
90006cce:	69fb      	ldr	r3, [r7, #28]
90006cd0:	4413      	add	r3, r2
90006cd2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
90006cd6:	691b      	ldr	r3, [r3, #16]
90006cd8:	69ba      	ldr	r2, [r7, #24]
90006cda:	0151      	lsls	r1, r2, #5
90006cdc:	69fa      	ldr	r2, [r7, #28]
90006cde:	440a      	add	r2, r1
90006ce0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
90006ce4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
90006ce8:	6113      	str	r3, [r2, #16]
90006cea:	e044      	b.n	90006d76 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
90006cec:	68bb      	ldr	r3, [r7, #8]
90006cee:	691a      	ldr	r2, [r3, #16]
90006cf0:	68bb      	ldr	r3, [r7, #8]
90006cf2:	689b      	ldr	r3, [r3, #8]
90006cf4:	4413      	add	r3, r2
90006cf6:	1e5a      	subs	r2, r3, #1
90006cf8:	68bb      	ldr	r3, [r7, #8]
90006cfa:	689b      	ldr	r3, [r3, #8]
90006cfc:	fbb2 f3f3 	udiv	r3, r2, r3
90006d00:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
90006d02:	69bb      	ldr	r3, [r7, #24]
90006d04:	015a      	lsls	r2, r3, #5
90006d06:	69fb      	ldr	r3, [r7, #28]
90006d08:	4413      	add	r3, r2
90006d0a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
90006d0e:	691a      	ldr	r2, [r3, #16]
90006d10:	8afb      	ldrh	r3, [r7, #22]
90006d12:	04d9      	lsls	r1, r3, #19
90006d14:	4b6c      	ldr	r3, [pc, #432]	@ (90006ec8 <USB_EPStartXfer+0x2ec>)
90006d16:	400b      	ands	r3, r1
90006d18:	69b9      	ldr	r1, [r7, #24]
90006d1a:	0148      	lsls	r0, r1, #5
90006d1c:	69f9      	ldr	r1, [r7, #28]
90006d1e:	4401      	add	r1, r0
90006d20:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
90006d24:	4313      	orrs	r3, r2
90006d26:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
90006d28:	68bb      	ldr	r3, [r7, #8]
90006d2a:	791b      	ldrb	r3, [r3, #4]
90006d2c:	2b01      	cmp	r3, #1
90006d2e:	d122      	bne.n	90006d76 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
90006d30:	69bb      	ldr	r3, [r7, #24]
90006d32:	015a      	lsls	r2, r3, #5
90006d34:	69fb      	ldr	r3, [r7, #28]
90006d36:	4413      	add	r3, r2
90006d38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
90006d3c:	691b      	ldr	r3, [r3, #16]
90006d3e:	69ba      	ldr	r2, [r7, #24]
90006d40:	0151      	lsls	r1, r2, #5
90006d42:	69fa      	ldr	r2, [r7, #28]
90006d44:	440a      	add	r2, r1
90006d46:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
90006d4a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
90006d4e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
90006d50:	69bb      	ldr	r3, [r7, #24]
90006d52:	015a      	lsls	r2, r3, #5
90006d54:	69fb      	ldr	r3, [r7, #28]
90006d56:	4413      	add	r3, r2
90006d58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
90006d5c:	691a      	ldr	r2, [r3, #16]
90006d5e:	8afb      	ldrh	r3, [r7, #22]
90006d60:	075b      	lsls	r3, r3, #29
90006d62:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
90006d66:	69b9      	ldr	r1, [r7, #24]
90006d68:	0148      	lsls	r0, r1, #5
90006d6a:	69f9      	ldr	r1, [r7, #28]
90006d6c:	4401      	add	r1, r0
90006d6e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
90006d72:	4313      	orrs	r3, r2
90006d74:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
90006d76:	69bb      	ldr	r3, [r7, #24]
90006d78:	015a      	lsls	r2, r3, #5
90006d7a:	69fb      	ldr	r3, [r7, #28]
90006d7c:	4413      	add	r3, r2
90006d7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
90006d82:	691a      	ldr	r2, [r3, #16]
90006d84:	68bb      	ldr	r3, [r7, #8]
90006d86:	691b      	ldr	r3, [r3, #16]
90006d88:	f3c3 0312 	ubfx	r3, r3, #0, #19
90006d8c:	69b9      	ldr	r1, [r7, #24]
90006d8e:	0148      	lsls	r0, r1, #5
90006d90:	69f9      	ldr	r1, [r7, #28]
90006d92:	4401      	add	r1, r0
90006d94:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
90006d98:	4313      	orrs	r3, r2
90006d9a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
90006d9c:	79fb      	ldrb	r3, [r7, #7]
90006d9e:	2b01      	cmp	r3, #1
90006da0:	d14b      	bne.n	90006e3a <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
90006da2:	68bb      	ldr	r3, [r7, #8]
90006da4:	69db      	ldr	r3, [r3, #28]
90006da6:	2b00      	cmp	r3, #0
90006da8:	d009      	beq.n	90006dbe <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
90006daa:	69bb      	ldr	r3, [r7, #24]
90006dac:	015a      	lsls	r2, r3, #5
90006dae:	69fb      	ldr	r3, [r7, #28]
90006db0:	4413      	add	r3, r2
90006db2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
90006db6:	461a      	mov	r2, r3
90006db8:	68bb      	ldr	r3, [r7, #8]
90006dba:	69db      	ldr	r3, [r3, #28]
90006dbc:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
90006dbe:	68bb      	ldr	r3, [r7, #8]
90006dc0:	791b      	ldrb	r3, [r3, #4]
90006dc2:	2b01      	cmp	r3, #1
90006dc4:	d128      	bne.n	90006e18 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1UL << 8)) == 0U)
90006dc6:	69fb      	ldr	r3, [r7, #28]
90006dc8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
90006dcc:	689b      	ldr	r3, [r3, #8]
90006dce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
90006dd2:	2b00      	cmp	r3, #0
90006dd4:	d110      	bne.n	90006df8 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
90006dd6:	69bb      	ldr	r3, [r7, #24]
90006dd8:	015a      	lsls	r2, r3, #5
90006dda:	69fb      	ldr	r3, [r7, #28]
90006ddc:	4413      	add	r3, r2
90006dde:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
90006de2:	681b      	ldr	r3, [r3, #0]
90006de4:	69ba      	ldr	r2, [r7, #24]
90006de6:	0151      	lsls	r1, r2, #5
90006de8:	69fa      	ldr	r2, [r7, #28]
90006dea:	440a      	add	r2, r1
90006dec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
90006df0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
90006df4:	6013      	str	r3, [r2, #0]
90006df6:	e00f      	b.n	90006e18 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
90006df8:	69bb      	ldr	r3, [r7, #24]
90006dfa:	015a      	lsls	r2, r3, #5
90006dfc:	69fb      	ldr	r3, [r7, #28]
90006dfe:	4413      	add	r3, r2
90006e00:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
90006e04:	681b      	ldr	r3, [r3, #0]
90006e06:	69ba      	ldr	r2, [r7, #24]
90006e08:	0151      	lsls	r1, r2, #5
90006e0a:	69fa      	ldr	r2, [r7, #28]
90006e0c:	440a      	add	r2, r1
90006e0e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
90006e12:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
90006e16:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
90006e18:	69bb      	ldr	r3, [r7, #24]
90006e1a:	015a      	lsls	r2, r3, #5
90006e1c:	69fb      	ldr	r3, [r7, #28]
90006e1e:	4413      	add	r3, r2
90006e20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
90006e24:	681b      	ldr	r3, [r3, #0]
90006e26:	69ba      	ldr	r2, [r7, #24]
90006e28:	0151      	lsls	r1, r2, #5
90006e2a:	69fa      	ldr	r2, [r7, #28]
90006e2c:	440a      	add	r2, r1
90006e2e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
90006e32:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
90006e36:	6013      	str	r3, [r2, #0]
90006e38:	e169      	b.n	9000710e <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
90006e3a:	69bb      	ldr	r3, [r7, #24]
90006e3c:	015a      	lsls	r2, r3, #5
90006e3e:	69fb      	ldr	r3, [r7, #28]
90006e40:	4413      	add	r3, r2
90006e42:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
90006e46:	681b      	ldr	r3, [r3, #0]
90006e48:	69ba      	ldr	r2, [r7, #24]
90006e4a:	0151      	lsls	r1, r2, #5
90006e4c:	69fa      	ldr	r2, [r7, #28]
90006e4e:	440a      	add	r2, r1
90006e50:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
90006e54:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
90006e58:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
90006e5a:	68bb      	ldr	r3, [r7, #8]
90006e5c:	791b      	ldrb	r3, [r3, #4]
90006e5e:	2b01      	cmp	r3, #1
90006e60:	d015      	beq.n	90006e8e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
90006e62:	68bb      	ldr	r3, [r7, #8]
90006e64:	691b      	ldr	r3, [r3, #16]
90006e66:	2b00      	cmp	r3, #0
90006e68:	f000 8151 	beq.w	9000710e <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
90006e6c:	69fb      	ldr	r3, [r7, #28]
90006e6e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
90006e72:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
90006e74:	68bb      	ldr	r3, [r7, #8]
90006e76:	781b      	ldrb	r3, [r3, #0]
90006e78:	f003 030f 	and.w	r3, r3, #15
90006e7c:	2101      	movs	r1, #1
90006e7e:	fa01 f303 	lsl.w	r3, r1, r3
90006e82:	69f9      	ldr	r1, [r7, #28]
90006e84:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
90006e88:	4313      	orrs	r3, r2
90006e8a:	634b      	str	r3, [r1, #52]	@ 0x34
90006e8c:	e13f      	b.n	9000710e <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1UL << 8)) == 0U)
90006e8e:	69fb      	ldr	r3, [r7, #28]
90006e90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
90006e94:	689b      	ldr	r3, [r3, #8]
90006e96:	f403 7380 	and.w	r3, r3, #256	@ 0x100
90006e9a:	2b00      	cmp	r3, #0
90006e9c:	d116      	bne.n	90006ecc <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
90006e9e:	69bb      	ldr	r3, [r7, #24]
90006ea0:	015a      	lsls	r2, r3, #5
90006ea2:	69fb      	ldr	r3, [r7, #28]
90006ea4:	4413      	add	r3, r2
90006ea6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
90006eaa:	681b      	ldr	r3, [r3, #0]
90006eac:	69ba      	ldr	r2, [r7, #24]
90006eae:	0151      	lsls	r1, r2, #5
90006eb0:	69fa      	ldr	r2, [r7, #28]
90006eb2:	440a      	add	r2, r1
90006eb4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
90006eb8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
90006ebc:	6013      	str	r3, [r2, #0]
90006ebe:	e015      	b.n	90006eec <USB_EPStartXfer+0x310>
90006ec0:	e007ffff 	.word	0xe007ffff
90006ec4:	fff80000 	.word	0xfff80000
90006ec8:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
90006ecc:	69bb      	ldr	r3, [r7, #24]
90006ece:	015a      	lsls	r2, r3, #5
90006ed0:	69fb      	ldr	r3, [r7, #28]
90006ed2:	4413      	add	r3, r2
90006ed4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
90006ed8:	681b      	ldr	r3, [r3, #0]
90006eda:	69ba      	ldr	r2, [r7, #24]
90006edc:	0151      	lsls	r1, r2, #5
90006ede:	69fa      	ldr	r2, [r7, #28]
90006ee0:	440a      	add	r2, r1
90006ee2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
90006ee6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
90006eea:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
90006eec:	68bb      	ldr	r3, [r7, #8]
90006eee:	68d9      	ldr	r1, [r3, #12]
90006ef0:	68bb      	ldr	r3, [r7, #8]
90006ef2:	781a      	ldrb	r2, [r3, #0]
90006ef4:	68bb      	ldr	r3, [r7, #8]
90006ef6:	691b      	ldr	r3, [r3, #16]
90006ef8:	b298      	uxth	r0, r3
90006efa:	79fb      	ldrb	r3, [r7, #7]
90006efc:	9300      	str	r3, [sp, #0]
90006efe:	4603      	mov	r3, r0
90006f00:	68f8      	ldr	r0, [r7, #12]
90006f02:	f000 fae0 	bl	900074c6 <USB_WritePacket>
90006f06:	e102      	b.n	9000710e <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
90006f08:	69bb      	ldr	r3, [r7, #24]
90006f0a:	015a      	lsls	r2, r3, #5
90006f0c:	69fb      	ldr	r3, [r7, #28]
90006f0e:	4413      	add	r3, r2
90006f10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
90006f14:	691a      	ldr	r2, [r3, #16]
90006f16:	69bb      	ldr	r3, [r7, #24]
90006f18:	0159      	lsls	r1, r3, #5
90006f1a:	69fb      	ldr	r3, [r7, #28]
90006f1c:	440b      	add	r3, r1
90006f1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
90006f22:	4619      	mov	r1, r3
90006f24:	4b7c      	ldr	r3, [pc, #496]	@ (90007118 <USB_EPStartXfer+0x53c>)
90006f26:	4013      	ands	r3, r2
90006f28:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
90006f2a:	69bb      	ldr	r3, [r7, #24]
90006f2c:	015a      	lsls	r2, r3, #5
90006f2e:	69fb      	ldr	r3, [r7, #28]
90006f30:	4413      	add	r3, r2
90006f32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
90006f36:	691a      	ldr	r2, [r3, #16]
90006f38:	69bb      	ldr	r3, [r7, #24]
90006f3a:	0159      	lsls	r1, r3, #5
90006f3c:	69fb      	ldr	r3, [r7, #28]
90006f3e:	440b      	add	r3, r1
90006f40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
90006f44:	4619      	mov	r1, r3
90006f46:	4b75      	ldr	r3, [pc, #468]	@ (9000711c <USB_EPStartXfer+0x540>)
90006f48:	4013      	ands	r3, r2
90006f4a:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
90006f4c:	69bb      	ldr	r3, [r7, #24]
90006f4e:	2b00      	cmp	r3, #0
90006f50:	d12f      	bne.n	90006fb2 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
90006f52:	68bb      	ldr	r3, [r7, #8]
90006f54:	691b      	ldr	r3, [r3, #16]
90006f56:	2b00      	cmp	r3, #0
90006f58:	d003      	beq.n	90006f62 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
90006f5a:	68bb      	ldr	r3, [r7, #8]
90006f5c:	689a      	ldr	r2, [r3, #8]
90006f5e:	68bb      	ldr	r3, [r7, #8]
90006f60:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
90006f62:	68bb      	ldr	r3, [r7, #8]
90006f64:	689a      	ldr	r2, [r3, #8]
90006f66:	68bb      	ldr	r3, [r7, #8]
90006f68:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
90006f6a:	69bb      	ldr	r3, [r7, #24]
90006f6c:	015a      	lsls	r2, r3, #5
90006f6e:	69fb      	ldr	r3, [r7, #28]
90006f70:	4413      	add	r3, r2
90006f72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
90006f76:	691a      	ldr	r2, [r3, #16]
90006f78:	68bb      	ldr	r3, [r7, #8]
90006f7a:	6a1b      	ldr	r3, [r3, #32]
90006f7c:	f3c3 0312 	ubfx	r3, r3, #0, #19
90006f80:	69b9      	ldr	r1, [r7, #24]
90006f82:	0148      	lsls	r0, r1, #5
90006f84:	69f9      	ldr	r1, [r7, #28]
90006f86:	4401      	add	r1, r0
90006f88:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
90006f8c:	4313      	orrs	r3, r2
90006f8e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1UL << 19));
90006f90:	69bb      	ldr	r3, [r7, #24]
90006f92:	015a      	lsls	r2, r3, #5
90006f94:	69fb      	ldr	r3, [r7, #28]
90006f96:	4413      	add	r3, r2
90006f98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
90006f9c:	691b      	ldr	r3, [r3, #16]
90006f9e:	69ba      	ldr	r2, [r7, #24]
90006fa0:	0151      	lsls	r1, r2, #5
90006fa2:	69fa      	ldr	r2, [r7, #28]
90006fa4:	440a      	add	r2, r1
90006fa6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
90006faa:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
90006fae:	6113      	str	r3, [r2, #16]
90006fb0:	e05f      	b.n	90007072 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
90006fb2:	68bb      	ldr	r3, [r7, #8]
90006fb4:	691b      	ldr	r3, [r3, #16]
90006fb6:	2b00      	cmp	r3, #0
90006fb8:	d123      	bne.n	90007002 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
90006fba:	69bb      	ldr	r3, [r7, #24]
90006fbc:	015a      	lsls	r2, r3, #5
90006fbe:	69fb      	ldr	r3, [r7, #28]
90006fc0:	4413      	add	r3, r2
90006fc2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
90006fc6:	691a      	ldr	r2, [r3, #16]
90006fc8:	68bb      	ldr	r3, [r7, #8]
90006fca:	689b      	ldr	r3, [r3, #8]
90006fcc:	f3c3 0312 	ubfx	r3, r3, #0, #19
90006fd0:	69b9      	ldr	r1, [r7, #24]
90006fd2:	0148      	lsls	r0, r1, #5
90006fd4:	69f9      	ldr	r1, [r7, #28]
90006fd6:	4401      	add	r1, r0
90006fd8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
90006fdc:	4313      	orrs	r3, r2
90006fde:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1UL << 19));
90006fe0:	69bb      	ldr	r3, [r7, #24]
90006fe2:	015a      	lsls	r2, r3, #5
90006fe4:	69fb      	ldr	r3, [r7, #28]
90006fe6:	4413      	add	r3, r2
90006fe8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
90006fec:	691b      	ldr	r3, [r3, #16]
90006fee:	69ba      	ldr	r2, [r7, #24]
90006ff0:	0151      	lsls	r1, r2, #5
90006ff2:	69fa      	ldr	r2, [r7, #28]
90006ff4:	440a      	add	r2, r1
90006ff6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
90006ffa:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
90006ffe:	6113      	str	r3, [r2, #16]
90007000:	e037      	b.n	90007072 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
90007002:	68bb      	ldr	r3, [r7, #8]
90007004:	691a      	ldr	r2, [r3, #16]
90007006:	68bb      	ldr	r3, [r7, #8]
90007008:	689b      	ldr	r3, [r3, #8]
9000700a:	4413      	add	r3, r2
9000700c:	1e5a      	subs	r2, r3, #1
9000700e:	68bb      	ldr	r3, [r7, #8]
90007010:	689b      	ldr	r3, [r3, #8]
90007012:	fbb2 f3f3 	udiv	r3, r2, r3
90007016:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
90007018:	68bb      	ldr	r3, [r7, #8]
9000701a:	689b      	ldr	r3, [r3, #8]
9000701c:	8afa      	ldrh	r2, [r7, #22]
9000701e:	fb03 f202 	mul.w	r2, r3, r2
90007022:	68bb      	ldr	r3, [r7, #8]
90007024:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
90007026:	69bb      	ldr	r3, [r7, #24]
90007028:	015a      	lsls	r2, r3, #5
9000702a:	69fb      	ldr	r3, [r7, #28]
9000702c:	4413      	add	r3, r2
9000702e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
90007032:	691a      	ldr	r2, [r3, #16]
90007034:	8afb      	ldrh	r3, [r7, #22]
90007036:	04d9      	lsls	r1, r3, #19
90007038:	4b39      	ldr	r3, [pc, #228]	@ (90007120 <USB_EPStartXfer+0x544>)
9000703a:	400b      	ands	r3, r1
9000703c:	69b9      	ldr	r1, [r7, #24]
9000703e:	0148      	lsls	r0, r1, #5
90007040:	69f9      	ldr	r1, [r7, #28]
90007042:	4401      	add	r1, r0
90007044:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
90007048:	4313      	orrs	r3, r2
9000704a:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
9000704c:	69bb      	ldr	r3, [r7, #24]
9000704e:	015a      	lsls	r2, r3, #5
90007050:	69fb      	ldr	r3, [r7, #28]
90007052:	4413      	add	r3, r2
90007054:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
90007058:	691a      	ldr	r2, [r3, #16]
9000705a:	68bb      	ldr	r3, [r7, #8]
9000705c:	6a1b      	ldr	r3, [r3, #32]
9000705e:	f3c3 0312 	ubfx	r3, r3, #0, #19
90007062:	69b9      	ldr	r1, [r7, #24]
90007064:	0148      	lsls	r0, r1, #5
90007066:	69f9      	ldr	r1, [r7, #28]
90007068:	4401      	add	r1, r0
9000706a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
9000706e:	4313      	orrs	r3, r2
90007070:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
90007072:	79fb      	ldrb	r3, [r7, #7]
90007074:	2b01      	cmp	r3, #1
90007076:	d10d      	bne.n	90007094 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
90007078:	68bb      	ldr	r3, [r7, #8]
9000707a:	68db      	ldr	r3, [r3, #12]
9000707c:	2b00      	cmp	r3, #0
9000707e:	d009      	beq.n	90007094 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
90007080:	68bb      	ldr	r3, [r7, #8]
90007082:	68d9      	ldr	r1, [r3, #12]
90007084:	69bb      	ldr	r3, [r7, #24]
90007086:	015a      	lsls	r2, r3, #5
90007088:	69fb      	ldr	r3, [r7, #28]
9000708a:	4413      	add	r3, r2
9000708c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
90007090:	460a      	mov	r2, r1
90007092:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
90007094:	68bb      	ldr	r3, [r7, #8]
90007096:	791b      	ldrb	r3, [r3, #4]
90007098:	2b01      	cmp	r3, #1
9000709a:	d128      	bne.n	900070ee <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1UL << 8)) == 0U)
9000709c:	69fb      	ldr	r3, [r7, #28]
9000709e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
900070a2:	689b      	ldr	r3, [r3, #8]
900070a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
900070a8:	2b00      	cmp	r3, #0
900070aa:	d110      	bne.n	900070ce <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
900070ac:	69bb      	ldr	r3, [r7, #24]
900070ae:	015a      	lsls	r2, r3, #5
900070b0:	69fb      	ldr	r3, [r7, #28]
900070b2:	4413      	add	r3, r2
900070b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
900070b8:	681b      	ldr	r3, [r3, #0]
900070ba:	69ba      	ldr	r2, [r7, #24]
900070bc:	0151      	lsls	r1, r2, #5
900070be:	69fa      	ldr	r2, [r7, #28]
900070c0:	440a      	add	r2, r1
900070c2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
900070c6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
900070ca:	6013      	str	r3, [r2, #0]
900070cc:	e00f      	b.n	900070ee <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
900070ce:	69bb      	ldr	r3, [r7, #24]
900070d0:	015a      	lsls	r2, r3, #5
900070d2:	69fb      	ldr	r3, [r7, #28]
900070d4:	4413      	add	r3, r2
900070d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
900070da:	681b      	ldr	r3, [r3, #0]
900070dc:	69ba      	ldr	r2, [r7, #24]
900070de:	0151      	lsls	r1, r2, #5
900070e0:	69fa      	ldr	r2, [r7, #28]
900070e2:	440a      	add	r2, r1
900070e4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
900070e8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
900070ec:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
900070ee:	69bb      	ldr	r3, [r7, #24]
900070f0:	015a      	lsls	r2, r3, #5
900070f2:	69fb      	ldr	r3, [r7, #28]
900070f4:	4413      	add	r3, r2
900070f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
900070fa:	681b      	ldr	r3, [r3, #0]
900070fc:	69ba      	ldr	r2, [r7, #24]
900070fe:	0151      	lsls	r1, r2, #5
90007100:	69fa      	ldr	r2, [r7, #28]
90007102:	440a      	add	r2, r1
90007104:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
90007108:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
9000710c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
9000710e:	2300      	movs	r3, #0
}
90007110:	4618      	mov	r0, r3
90007112:	3720      	adds	r7, #32
90007114:	46bd      	mov	sp, r7
90007116:	bd80      	pop	{r7, pc}
90007118:	fff80000 	.word	0xfff80000
9000711c:	e007ffff 	.word	0xe007ffff
90007120:	1ff80000 	.word	0x1ff80000

90007124 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
90007124:	b480      	push	{r7}
90007126:	b089      	sub	sp, #36	@ 0x24
90007128:	af00      	add	r7, sp, #0
9000712a:	6078      	str	r0, [r7, #4]
9000712c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
9000712e:	2300      	movs	r3, #0
90007130:	613b      	str	r3, [r7, #16]
  __IO uint32_t RegVal;
  HAL_StatusTypeDef ret = HAL_OK;
90007132:	2300      	movs	r3, #0
90007134:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
90007136:	687b      	ldr	r3, [r7, #4]
90007138:	61bb      	str	r3, [r7, #24]
  uint32_t dma_enable = (USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) >> 0x5U;
9000713a:	687b      	ldr	r3, [r7, #4]
9000713c:	689b      	ldr	r3, [r3, #8]
9000713e:	095b      	lsrs	r3, r3, #5
90007140:	f003 0301 	and.w	r3, r3, #1
90007144:	617b      	str	r3, [r7, #20]

  /* IN endpoint */
  if (ep->is_in == 1U)
90007146:	683b      	ldr	r3, [r7, #0]
90007148:	785b      	ldrb	r3, [r3, #1]
9000714a:	2b01      	cmp	r3, #1
9000714c:	d149      	bne.n	900071e2 <USB_EPStopXfer+0xbe>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
9000714e:	683b      	ldr	r3, [r7, #0]
90007150:	781b      	ldrb	r3, [r3, #0]
90007152:	015a      	lsls	r2, r3, #5
90007154:	69bb      	ldr	r3, [r7, #24]
90007156:	4413      	add	r3, r2
90007158:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
9000715c:	681b      	ldr	r3, [r3, #0]
9000715e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
90007162:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
90007166:	f040 80d3 	bne.w	90007310 <USB_EPStopXfer+0x1ec>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
9000716a:	683b      	ldr	r3, [r7, #0]
9000716c:	781b      	ldrb	r3, [r3, #0]
9000716e:	015a      	lsls	r2, r3, #5
90007170:	69bb      	ldr	r3, [r7, #24]
90007172:	4413      	add	r3, r2
90007174:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
90007178:	681b      	ldr	r3, [r3, #0]
9000717a:	683a      	ldr	r2, [r7, #0]
9000717c:	7812      	ldrb	r2, [r2, #0]
9000717e:	0151      	lsls	r1, r2, #5
90007180:	69ba      	ldr	r2, [r7, #24]
90007182:	440a      	add	r2, r1
90007184:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
90007188:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
9000718c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
9000718e:	683b      	ldr	r3, [r7, #0]
90007190:	781b      	ldrb	r3, [r3, #0]
90007192:	015a      	lsls	r2, r3, #5
90007194:	69bb      	ldr	r3, [r7, #24]
90007196:	4413      	add	r3, r2
90007198:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
9000719c:	681b      	ldr	r3, [r3, #0]
9000719e:	683a      	ldr	r2, [r7, #0]
900071a0:	7812      	ldrb	r2, [r2, #0]
900071a2:	0151      	lsls	r1, r2, #5
900071a4:	69ba      	ldr	r2, [r7, #24]
900071a6:	440a      	add	r2, r1
900071a8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
900071ac:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
900071b0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
900071b2:	693b      	ldr	r3, [r7, #16]
900071b4:	3301      	adds	r3, #1
900071b6:	613b      	str	r3, [r7, #16]

        if (count > 0xF0000U)
900071b8:	693b      	ldr	r3, [r7, #16]
900071ba:	f5b3 2f70 	cmp.w	r3, #983040	@ 0xf0000
900071be:	d902      	bls.n	900071c6 <USB_EPStopXfer+0xa2>
        {
          ret = HAL_ERROR;
900071c0:	2301      	movs	r3, #1
900071c2:	77fb      	strb	r3, [r7, #31]
          break;
900071c4:	e0a4      	b.n	90007310 <USB_EPStopXfer+0x1ec>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA);
900071c6:	683b      	ldr	r3, [r7, #0]
900071c8:	781b      	ldrb	r3, [r3, #0]
900071ca:	015a      	lsls	r2, r3, #5
900071cc:	69bb      	ldr	r3, [r7, #24]
900071ce:	4413      	add	r3, r2
900071d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
900071d4:	681b      	ldr	r3, [r3, #0]
900071d6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
900071da:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
900071de:	d0e8      	beq.n	900071b2 <USB_EPStopXfer+0x8e>
900071e0:	e096      	b.n	90007310 <USB_EPStopXfer+0x1ec>
    }
  }
  else /* OUT endpoint */
  {
    USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
900071e2:	687b      	ldr	r3, [r7, #4]
900071e4:	699b      	ldr	r3, [r3, #24]
900071e6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
900071ea:	687b      	ldr	r3, [r7, #4]
900071ec:	619a      	str	r2, [r3, #24]

    if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
900071ee:	687b      	ldr	r3, [r7, #4]
900071f0:	695b      	ldr	r3, [r3, #20]
900071f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
900071f6:	2b00      	cmp	r3, #0
900071f8:	d109      	bne.n	9000720e <USB_EPStopXfer+0xea>
    {
      USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
900071fa:	69bb      	ldr	r3, [r7, #24]
900071fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
90007200:	685b      	ldr	r3, [r3, #4]
90007202:	69ba      	ldr	r2, [r7, #24]
90007204:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
90007208:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
9000720c:	6053      	str	r3, [r2, #4]
    }

    if (dma_enable == 0U)
9000720e:	697b      	ldr	r3, [r7, #20]
90007210:	2b00      	cmp	r3, #0
90007212:	d113      	bne.n	9000723c <USB_EPStopXfer+0x118>
    {
      do
      {
        count++;
90007214:	693b      	ldr	r3, [r7, #16]
90007216:	3301      	adds	r3, #1
90007218:	613b      	str	r3, [r7, #16]

        if (count > 0xF0000U)
9000721a:	693b      	ldr	r3, [r7, #16]
9000721c:	f5b3 2f70 	cmp.w	r3, #983040	@ 0xf0000
90007220:	d902      	bls.n	90007228 <USB_EPStopXfer+0x104>
        {
          ret = HAL_ERROR;
90007222:	2301      	movs	r3, #1
90007224:	77fb      	strb	r3, [r7, #31]
          break;
90007226:	e005      	b.n	90007234 <USB_EPStopXfer+0x110>
        }
      } while (((USBx->GINTSTS & USB_OTG_GINTSTS_RXFLVL) & USB_OTG_GINTSTS_RXFLVL) != USB_OTG_GINTSTS_RXFLVL);
90007228:	687b      	ldr	r3, [r7, #4]
9000722a:	695b      	ldr	r3, [r3, #20]
9000722c:	f003 0310 	and.w	r3, r3, #16
90007230:	2b10      	cmp	r3, #16
90007232:	d1ef      	bne.n	90007214 <USB_EPStopXfer+0xf0>

      /* POP the RX status register to generate the NAK Effective interrupt */
      RegVal = USBx->GRXSTSP;
90007234:	687b      	ldr	r3, [r7, #4]
90007236:	6a1b      	ldr	r3, [r3, #32]
90007238:	60fb      	str	r3, [r7, #12]
      UNUSED(RegVal);
9000723a:	68fb      	ldr	r3, [r7, #12]
    }

    /* Wait for Global NAK effective to be set */
    count = 0U;
9000723c:	2300      	movs	r3, #0
9000723e:	613b      	str	r3, [r7, #16]

    do
    {
      count++;
90007240:	693b      	ldr	r3, [r7, #16]
90007242:	3301      	adds	r3, #1
90007244:	613b      	str	r3, [r7, #16]

      if (count > 0xF0000U)
90007246:	693b      	ldr	r3, [r7, #16]
90007248:	f5b3 2f70 	cmp.w	r3, #983040	@ 0xf0000
9000724c:	d902      	bls.n	90007254 <USB_EPStopXfer+0x130>
      {
        ret = HAL_ERROR;
9000724e:	2301      	movs	r3, #1
90007250:	77fb      	strb	r3, [r7, #31]
        break;
90007252:	e005      	b.n	90007260 <USB_EPStopXfer+0x13c>
      }
    } while (((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF)
90007254:	687b      	ldr	r3, [r7, #4]
90007256:	695b      	ldr	r3, [r3, #20]
              & USB_OTG_GINTSTS_BOUTNAKEFF) != USB_OTG_GINTSTS_BOUTNAKEFF);
90007258:	f003 0380 	and.w	r3, r3, #128	@ 0x80
9000725c:	2b80      	cmp	r3, #128	@ 0x80
9000725e:	d1ef      	bne.n	90007240 <USB_EPStopXfer+0x11c>

    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
90007260:	683b      	ldr	r3, [r7, #0]
90007262:	781b      	ldrb	r3, [r3, #0]
90007264:	015a      	lsls	r2, r3, #5
90007266:	69bb      	ldr	r3, [r7, #24]
90007268:	4413      	add	r3, r2
9000726a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
9000726e:	681b      	ldr	r3, [r3, #0]
90007270:	683a      	ldr	r2, [r7, #0]
90007272:	7812      	ldrb	r2, [r2, #0]
90007274:	0151      	lsls	r1, r2, #5
90007276:	69ba      	ldr	r2, [r7, #24]
90007278:	440a      	add	r2, r1
9000727a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
9000727e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
90007282:	6013      	str	r3, [r2, #0]
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
90007284:	683b      	ldr	r3, [r7, #0]
90007286:	781b      	ldrb	r3, [r3, #0]
90007288:	015a      	lsls	r2, r3, #5
9000728a:	69bb      	ldr	r3, [r7, #24]
9000728c:	4413      	add	r3, r2
9000728e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
90007292:	681b      	ldr	r3, [r3, #0]
90007294:	683a      	ldr	r2, [r7, #0]
90007296:	7812      	ldrb	r2, [r2, #0]
90007298:	0151      	lsls	r1, r2, #5
9000729a:	69ba      	ldr	r2, [r7, #24]
9000729c:	440a      	add	r2, r1
9000729e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
900072a2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
900072a6:	6013      	str	r3, [r2, #0]

    /* Wait for EP disable to take effect */
    count = 0U;
900072a8:	2300      	movs	r3, #0
900072aa:	613b      	str	r3, [r7, #16]

    do
    {
      count++;
900072ac:	693b      	ldr	r3, [r7, #16]
900072ae:	3301      	adds	r3, #1
900072b0:	613b      	str	r3, [r7, #16]

      if (count > 0xF0000U)
900072b2:	693b      	ldr	r3, [r7, #16]
900072b4:	f5b3 2f70 	cmp.w	r3, #983040	@ 0xf0000
900072b8:	d902      	bls.n	900072c0 <USB_EPStopXfer+0x19c>
      {
        ret = HAL_ERROR;
900072ba:	2301      	movs	r3, #1
900072bc:	77fb      	strb	r3, [r7, #31]
        break;
900072be:	e00b      	b.n	900072d8 <USB_EPStopXfer+0x1b4>
      }
    } while (((USBx_OUTEP(ep->num)->DOEPINT & USB_OTG_DOEPINT_EPDISD)
900072c0:	683b      	ldr	r3, [r7, #0]
900072c2:	781b      	ldrb	r3, [r3, #0]
900072c4:	015a      	lsls	r2, r3, #5
900072c6:	69bb      	ldr	r3, [r7, #24]
900072c8:	4413      	add	r3, r2
900072ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
900072ce:	689b      	ldr	r3, [r3, #8]
              & USB_OTG_DOEPINT_EPDISD) != USB_OTG_DOEPINT_EPDISD);
900072d0:	f003 0302 	and.w	r3, r3, #2
900072d4:	2b02      	cmp	r3, #2
900072d6:	d1e9      	bne.n	900072ac <USB_EPStopXfer+0x188>

    /* Clear OUT EP disable interrupt */
    USBx_OUTEP(ep->num)->DOEPINT |= USB_OTG_DOEPINT_EPDISD;
900072d8:	683b      	ldr	r3, [r7, #0]
900072da:	781b      	ldrb	r3, [r3, #0]
900072dc:	015a      	lsls	r2, r3, #5
900072de:	69bb      	ldr	r3, [r7, #24]
900072e0:	4413      	add	r3, r2
900072e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
900072e6:	689b      	ldr	r3, [r3, #8]
900072e8:	683a      	ldr	r2, [r7, #0]
900072ea:	7812      	ldrb	r2, [r2, #0]
900072ec:	0151      	lsls	r1, r2, #5
900072ee:	69ba      	ldr	r2, [r7, #24]
900072f0:	440a      	add	r2, r1
900072f2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
900072f6:	f043 0302 	orr.w	r3, r3, #2
900072fa:	6093      	str	r3, [r2, #8]

    /* Clear Global OUT NAK */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
900072fc:	69bb      	ldr	r3, [r7, #24]
900072fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
90007302:	685b      	ldr	r3, [r3, #4]
90007304:	69ba      	ldr	r2, [r7, #24]
90007306:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
9000730a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
9000730e:	6053      	str	r3, [r2, #4]
  }

  return ret;
90007310:	7ffb      	ldrb	r3, [r7, #31]
}
90007312:	4618      	mov	r0, r3
90007314:	3724      	adds	r7, #36	@ 0x24
90007316:	46bd      	mov	sp, r7
90007318:	f85d 7b04 	ldr.w	r7, [sp], #4
9000731c:	4770      	bx	lr

9000731e <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
9000731e:	b480      	push	{r7}
90007320:	b085      	sub	sp, #20
90007322:	af00      	add	r7, sp, #0
90007324:	6078      	str	r0, [r7, #4]
90007326:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
90007328:	687b      	ldr	r3, [r7, #4]
9000732a:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
9000732c:	683b      	ldr	r3, [r7, #0]
9000732e:	781b      	ldrb	r3, [r3, #0]
90007330:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
90007332:	683b      	ldr	r3, [r7, #0]
90007334:	785b      	ldrb	r3, [r3, #1]
90007336:	2b01      	cmp	r3, #1
90007338:	d12c      	bne.n	90007394 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
9000733a:	68bb      	ldr	r3, [r7, #8]
9000733c:	015a      	lsls	r2, r3, #5
9000733e:	68fb      	ldr	r3, [r7, #12]
90007340:	4413      	add	r3, r2
90007342:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
90007346:	681b      	ldr	r3, [r3, #0]
90007348:	2b00      	cmp	r3, #0
9000734a:	db12      	blt.n	90007372 <USB_EPSetStall+0x54>
9000734c:	68bb      	ldr	r3, [r7, #8]
9000734e:	2b00      	cmp	r3, #0
90007350:	d00f      	beq.n	90007372 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
90007352:	68bb      	ldr	r3, [r7, #8]
90007354:	015a      	lsls	r2, r3, #5
90007356:	68fb      	ldr	r3, [r7, #12]
90007358:	4413      	add	r3, r2
9000735a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
9000735e:	681b      	ldr	r3, [r3, #0]
90007360:	68ba      	ldr	r2, [r7, #8]
90007362:	0151      	lsls	r1, r2, #5
90007364:	68fa      	ldr	r2, [r7, #12]
90007366:	440a      	add	r2, r1
90007368:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
9000736c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
90007370:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
90007372:	68bb      	ldr	r3, [r7, #8]
90007374:	015a      	lsls	r2, r3, #5
90007376:	68fb      	ldr	r3, [r7, #12]
90007378:	4413      	add	r3, r2
9000737a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
9000737e:	681b      	ldr	r3, [r3, #0]
90007380:	68ba      	ldr	r2, [r7, #8]
90007382:	0151      	lsls	r1, r2, #5
90007384:	68fa      	ldr	r2, [r7, #12]
90007386:	440a      	add	r2, r1
90007388:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
9000738c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
90007390:	6013      	str	r3, [r2, #0]
90007392:	e02b      	b.n	900073ec <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
90007394:	68bb      	ldr	r3, [r7, #8]
90007396:	015a      	lsls	r2, r3, #5
90007398:	68fb      	ldr	r3, [r7, #12]
9000739a:	4413      	add	r3, r2
9000739c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
900073a0:	681b      	ldr	r3, [r3, #0]
900073a2:	2b00      	cmp	r3, #0
900073a4:	db12      	blt.n	900073cc <USB_EPSetStall+0xae>
900073a6:	68bb      	ldr	r3, [r7, #8]
900073a8:	2b00      	cmp	r3, #0
900073aa:	d00f      	beq.n	900073cc <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
900073ac:	68bb      	ldr	r3, [r7, #8]
900073ae:	015a      	lsls	r2, r3, #5
900073b0:	68fb      	ldr	r3, [r7, #12]
900073b2:	4413      	add	r3, r2
900073b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
900073b8:	681b      	ldr	r3, [r3, #0]
900073ba:	68ba      	ldr	r2, [r7, #8]
900073bc:	0151      	lsls	r1, r2, #5
900073be:	68fa      	ldr	r2, [r7, #12]
900073c0:	440a      	add	r2, r1
900073c2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
900073c6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
900073ca:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
900073cc:	68bb      	ldr	r3, [r7, #8]
900073ce:	015a      	lsls	r2, r3, #5
900073d0:	68fb      	ldr	r3, [r7, #12]
900073d2:	4413      	add	r3, r2
900073d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
900073d8:	681b      	ldr	r3, [r3, #0]
900073da:	68ba      	ldr	r2, [r7, #8]
900073dc:	0151      	lsls	r1, r2, #5
900073de:	68fa      	ldr	r2, [r7, #12]
900073e0:	440a      	add	r2, r1
900073e2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
900073e6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
900073ea:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
900073ec:	2300      	movs	r3, #0
}
900073ee:	4618      	mov	r0, r3
900073f0:	3714      	adds	r7, #20
900073f2:	46bd      	mov	sp, r7
900073f4:	f85d 7b04 	ldr.w	r7, [sp], #4
900073f8:	4770      	bx	lr

900073fa <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
900073fa:	b480      	push	{r7}
900073fc:	b085      	sub	sp, #20
900073fe:	af00      	add	r7, sp, #0
90007400:	6078      	str	r0, [r7, #4]
90007402:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
90007404:	687b      	ldr	r3, [r7, #4]
90007406:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
90007408:	683b      	ldr	r3, [r7, #0]
9000740a:	781b      	ldrb	r3, [r3, #0]
9000740c:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
9000740e:	683b      	ldr	r3, [r7, #0]
90007410:	785b      	ldrb	r3, [r3, #1]
90007412:	2b01      	cmp	r3, #1
90007414:	d128      	bne.n	90007468 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
90007416:	68bb      	ldr	r3, [r7, #8]
90007418:	015a      	lsls	r2, r3, #5
9000741a:	68fb      	ldr	r3, [r7, #12]
9000741c:	4413      	add	r3, r2
9000741e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
90007422:	681b      	ldr	r3, [r3, #0]
90007424:	68ba      	ldr	r2, [r7, #8]
90007426:	0151      	lsls	r1, r2, #5
90007428:	68fa      	ldr	r2, [r7, #12]
9000742a:	440a      	add	r2, r1
9000742c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
90007430:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
90007434:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
90007436:	683b      	ldr	r3, [r7, #0]
90007438:	791b      	ldrb	r3, [r3, #4]
9000743a:	2b03      	cmp	r3, #3
9000743c:	d003      	beq.n	90007446 <USB_EPClearStall+0x4c>
9000743e:	683b      	ldr	r3, [r7, #0]
90007440:	791b      	ldrb	r3, [r3, #4]
90007442:	2b02      	cmp	r3, #2
90007444:	d138      	bne.n	900074b8 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
90007446:	68bb      	ldr	r3, [r7, #8]
90007448:	015a      	lsls	r2, r3, #5
9000744a:	68fb      	ldr	r3, [r7, #12]
9000744c:	4413      	add	r3, r2
9000744e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
90007452:	681b      	ldr	r3, [r3, #0]
90007454:	68ba      	ldr	r2, [r7, #8]
90007456:	0151      	lsls	r1, r2, #5
90007458:	68fa      	ldr	r2, [r7, #12]
9000745a:	440a      	add	r2, r1
9000745c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
90007460:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
90007464:	6013      	str	r3, [r2, #0]
90007466:	e027      	b.n	900074b8 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
90007468:	68bb      	ldr	r3, [r7, #8]
9000746a:	015a      	lsls	r2, r3, #5
9000746c:	68fb      	ldr	r3, [r7, #12]
9000746e:	4413      	add	r3, r2
90007470:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
90007474:	681b      	ldr	r3, [r3, #0]
90007476:	68ba      	ldr	r2, [r7, #8]
90007478:	0151      	lsls	r1, r2, #5
9000747a:	68fa      	ldr	r2, [r7, #12]
9000747c:	440a      	add	r2, r1
9000747e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
90007482:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
90007486:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
90007488:	683b      	ldr	r3, [r7, #0]
9000748a:	791b      	ldrb	r3, [r3, #4]
9000748c:	2b03      	cmp	r3, #3
9000748e:	d003      	beq.n	90007498 <USB_EPClearStall+0x9e>
90007490:	683b      	ldr	r3, [r7, #0]
90007492:	791b      	ldrb	r3, [r3, #4]
90007494:	2b02      	cmp	r3, #2
90007496:	d10f      	bne.n	900074b8 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
90007498:	68bb      	ldr	r3, [r7, #8]
9000749a:	015a      	lsls	r2, r3, #5
9000749c:	68fb      	ldr	r3, [r7, #12]
9000749e:	4413      	add	r3, r2
900074a0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
900074a4:	681b      	ldr	r3, [r3, #0]
900074a6:	68ba      	ldr	r2, [r7, #8]
900074a8:	0151      	lsls	r1, r2, #5
900074aa:	68fa      	ldr	r2, [r7, #12]
900074ac:	440a      	add	r2, r1
900074ae:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
900074b2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
900074b6:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
900074b8:	2300      	movs	r3, #0
}
900074ba:	4618      	mov	r0, r3
900074bc:	3714      	adds	r7, #20
900074be:	46bd      	mov	sp, r7
900074c0:	f85d 7b04 	ldr.w	r7, [sp], #4
900074c4:	4770      	bx	lr

900074c6 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
900074c6:	b480      	push	{r7}
900074c8:	b089      	sub	sp, #36	@ 0x24
900074ca:	af00      	add	r7, sp, #0
900074cc:	60f8      	str	r0, [r7, #12]
900074ce:	60b9      	str	r1, [r7, #8]
900074d0:	4611      	mov	r1, r2
900074d2:	461a      	mov	r2, r3
900074d4:	460b      	mov	r3, r1
900074d6:	71fb      	strb	r3, [r7, #7]
900074d8:	4613      	mov	r3, r2
900074da:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
900074dc:	68fb      	ldr	r3, [r7, #12]
900074de:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
900074e0:	68bb      	ldr	r3, [r7, #8]
900074e2:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
900074e4:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
900074e8:	2b00      	cmp	r3, #0
900074ea:	d123      	bne.n	90007534 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
900074ec:	88bb      	ldrh	r3, [r7, #4]
900074ee:	3303      	adds	r3, #3
900074f0:	089b      	lsrs	r3, r3, #2
900074f2:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
900074f4:	2300      	movs	r3, #0
900074f6:	61bb      	str	r3, [r7, #24]
900074f8:	e018      	b.n	9000752c <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
900074fa:	79fb      	ldrb	r3, [r7, #7]
900074fc:	031a      	lsls	r2, r3, #12
900074fe:	697b      	ldr	r3, [r7, #20]
90007500:	4413      	add	r3, r2
90007502:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
90007506:	461a      	mov	r2, r3
90007508:	69fb      	ldr	r3, [r7, #28]
9000750a:	681b      	ldr	r3, [r3, #0]
9000750c:	6013      	str	r3, [r2, #0]
      pSrc++;
9000750e:	69fb      	ldr	r3, [r7, #28]
90007510:	3301      	adds	r3, #1
90007512:	61fb      	str	r3, [r7, #28]
      pSrc++;
90007514:	69fb      	ldr	r3, [r7, #28]
90007516:	3301      	adds	r3, #1
90007518:	61fb      	str	r3, [r7, #28]
      pSrc++;
9000751a:	69fb      	ldr	r3, [r7, #28]
9000751c:	3301      	adds	r3, #1
9000751e:	61fb      	str	r3, [r7, #28]
      pSrc++;
90007520:	69fb      	ldr	r3, [r7, #28]
90007522:	3301      	adds	r3, #1
90007524:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
90007526:	69bb      	ldr	r3, [r7, #24]
90007528:	3301      	adds	r3, #1
9000752a:	61bb      	str	r3, [r7, #24]
9000752c:	69ba      	ldr	r2, [r7, #24]
9000752e:	693b      	ldr	r3, [r7, #16]
90007530:	429a      	cmp	r2, r3
90007532:	d3e2      	bcc.n	900074fa <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
90007534:	2300      	movs	r3, #0
}
90007536:	4618      	mov	r0, r3
90007538:	3724      	adds	r7, #36	@ 0x24
9000753a:	46bd      	mov	sp, r7
9000753c:	f85d 7b04 	ldr.w	r7, [sp], #4
90007540:	4770      	bx	lr

90007542 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
90007542:	b480      	push	{r7}
90007544:	b08b      	sub	sp, #44	@ 0x2c
90007546:	af00      	add	r7, sp, #0
90007548:	60f8      	str	r0, [r7, #12]
9000754a:	60b9      	str	r1, [r7, #8]
9000754c:	4613      	mov	r3, r2
9000754e:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
90007550:	68fb      	ldr	r3, [r7, #12]
90007552:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
90007554:	68bb      	ldr	r3, [r7, #8]
90007556:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
90007558:	88fb      	ldrh	r3, [r7, #6]
9000755a:	089b      	lsrs	r3, r3, #2
9000755c:	b29b      	uxth	r3, r3
9000755e:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
90007560:	88fb      	ldrh	r3, [r7, #6]
90007562:	f003 0303 	and.w	r3, r3, #3
90007566:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
90007568:	2300      	movs	r3, #0
9000756a:	623b      	str	r3, [r7, #32]
9000756c:	e014      	b.n	90007598 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
9000756e:	69bb      	ldr	r3, [r7, #24]
90007570:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
90007574:	681a      	ldr	r2, [r3, #0]
90007576:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
90007578:	601a      	str	r2, [r3, #0]
    pDest++;
9000757a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
9000757c:	3301      	adds	r3, #1
9000757e:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
90007580:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
90007582:	3301      	adds	r3, #1
90007584:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
90007586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
90007588:	3301      	adds	r3, #1
9000758a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
9000758c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
9000758e:	3301      	adds	r3, #1
90007590:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
90007592:	6a3b      	ldr	r3, [r7, #32]
90007594:	3301      	adds	r3, #1
90007596:	623b      	str	r3, [r7, #32]
90007598:	6a3a      	ldr	r2, [r7, #32]
9000759a:	697b      	ldr	r3, [r7, #20]
9000759c:	429a      	cmp	r2, r3
9000759e:	d3e6      	bcc.n	9000756e <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
900075a0:	8bfb      	ldrh	r3, [r7, #30]
900075a2:	2b00      	cmp	r3, #0
900075a4:	d01e      	beq.n	900075e4 <USB_ReadPacket+0xa2>
  {
    i = 0U;
900075a6:	2300      	movs	r3, #0
900075a8:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
900075aa:	69bb      	ldr	r3, [r7, #24]
900075ac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
900075b0:	461a      	mov	r2, r3
900075b2:	f107 0310 	add.w	r3, r7, #16
900075b6:	6812      	ldr	r2, [r2, #0]
900075b8:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
900075ba:	693a      	ldr	r2, [r7, #16]
900075bc:	6a3b      	ldr	r3, [r7, #32]
900075be:	b2db      	uxtb	r3, r3
900075c0:	00db      	lsls	r3, r3, #3
900075c2:	fa22 f303 	lsr.w	r3, r2, r3
900075c6:	b2da      	uxtb	r2, r3
900075c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
900075ca:	701a      	strb	r2, [r3, #0]
      i++;
900075cc:	6a3b      	ldr	r3, [r7, #32]
900075ce:	3301      	adds	r3, #1
900075d0:	623b      	str	r3, [r7, #32]
      pDest++;
900075d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
900075d4:	3301      	adds	r3, #1
900075d6:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
900075d8:	8bfb      	ldrh	r3, [r7, #30]
900075da:	3b01      	subs	r3, #1
900075dc:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
900075de:	8bfb      	ldrh	r3, [r7, #30]
900075e0:	2b00      	cmp	r3, #0
900075e2:	d1ea      	bne.n	900075ba <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
900075e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
900075e6:	4618      	mov	r0, r3
900075e8:	372c      	adds	r7, #44	@ 0x2c
900075ea:	46bd      	mov	sp, r7
900075ec:	f85d 7b04 	ldr.w	r7, [sp], #4
900075f0:	4770      	bx	lr

900075f2 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
900075f2:	b480      	push	{r7}
900075f4:	b085      	sub	sp, #20
900075f6:	af00      	add	r7, sp, #0
900075f8:	6078      	str	r0, [r7, #4]
900075fa:	460b      	mov	r3, r1
900075fc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
900075fe:	687b      	ldr	r3, [r7, #4]
90007600:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
90007602:	68fb      	ldr	r3, [r7, #12]
90007604:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
90007608:	681b      	ldr	r3, [r3, #0]
9000760a:	68fa      	ldr	r2, [r7, #12]
9000760c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
90007610:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
90007614:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
90007616:	68fb      	ldr	r3, [r7, #12]
90007618:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
9000761c:	681a      	ldr	r2, [r3, #0]
9000761e:	78fb      	ldrb	r3, [r7, #3]
90007620:	011b      	lsls	r3, r3, #4
90007622:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
90007626:	68f9      	ldr	r1, [r7, #12]
90007628:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
9000762c:	4313      	orrs	r3, r2
9000762e:	600b      	str	r3, [r1, #0]

  return HAL_OK;
90007630:	2300      	movs	r3, #0
}
90007632:	4618      	mov	r0, r3
90007634:	3714      	adds	r7, #20
90007636:	46bd      	mov	sp, r7
90007638:	f85d 7b04 	ldr.w	r7, [sp], #4
9000763c:	4770      	bx	lr

9000763e <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
9000763e:	b480      	push	{r7}
90007640:	b085      	sub	sp, #20
90007642:	af00      	add	r7, sp, #0
90007644:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
90007646:	687b      	ldr	r3, [r7, #4]
90007648:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
9000764a:	68fb      	ldr	r3, [r7, #12]
9000764c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
90007650:	681b      	ldr	r3, [r3, #0]
90007652:	68fa      	ldr	r2, [r7, #12]
90007654:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
90007658:	f023 0303 	bic.w	r3, r3, #3
9000765c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
9000765e:	68fb      	ldr	r3, [r7, #12]
90007660:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
90007664:	685b      	ldr	r3, [r3, #4]
90007666:	68fa      	ldr	r2, [r7, #12]
90007668:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
9000766c:	f023 0302 	bic.w	r3, r3, #2
90007670:	6053      	str	r3, [r2, #4]

  return HAL_OK;
90007672:	2300      	movs	r3, #0
}
90007674:	4618      	mov	r0, r3
90007676:	3714      	adds	r7, #20
90007678:	46bd      	mov	sp, r7
9000767a:	f85d 7b04 	ldr.w	r7, [sp], #4
9000767e:	4770      	bx	lr

90007680 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
90007680:	b480      	push	{r7}
90007682:	b085      	sub	sp, #20
90007684:	af00      	add	r7, sp, #0
90007686:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
90007688:	687b      	ldr	r3, [r7, #4]
9000768a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
9000768c:	68fb      	ldr	r3, [r7, #12]
9000768e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
90007692:	681b      	ldr	r3, [r3, #0]
90007694:	68fa      	ldr	r2, [r7, #12]
90007696:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
9000769a:	f023 0303 	bic.w	r3, r3, #3
9000769e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
900076a0:	68fb      	ldr	r3, [r7, #12]
900076a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
900076a6:	685b      	ldr	r3, [r3, #4]
900076a8:	68fa      	ldr	r2, [r7, #12]
900076aa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
900076ae:	f043 0302 	orr.w	r3, r3, #2
900076b2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
900076b4:	2300      	movs	r3, #0
}
900076b6:	4618      	mov	r0, r3
900076b8:	3714      	adds	r7, #20
900076ba:	46bd      	mov	sp, r7
900076bc:	f85d 7b04 	ldr.w	r7, [sp], #4
900076c0:	4770      	bx	lr

900076c2 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
900076c2:	b480      	push	{r7}
900076c4:	b085      	sub	sp, #20
900076c6:	af00      	add	r7, sp, #0
900076c8:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
900076ca:	687b      	ldr	r3, [r7, #4]
900076cc:	695b      	ldr	r3, [r3, #20]
900076ce:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
900076d0:	687b      	ldr	r3, [r7, #4]
900076d2:	699b      	ldr	r3, [r3, #24]
900076d4:	68fa      	ldr	r2, [r7, #12]
900076d6:	4013      	ands	r3, r2
900076d8:	60fb      	str	r3, [r7, #12]

  return tmpreg;
900076da:	68fb      	ldr	r3, [r7, #12]
}
900076dc:	4618      	mov	r0, r3
900076de:	3714      	adds	r7, #20
900076e0:	46bd      	mov	sp, r7
900076e2:	f85d 7b04 	ldr.w	r7, [sp], #4
900076e6:	4770      	bx	lr

900076e8 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
900076e8:	b480      	push	{r7}
900076ea:	b085      	sub	sp, #20
900076ec:	af00      	add	r7, sp, #0
900076ee:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
900076f0:	687b      	ldr	r3, [r7, #4]
900076f2:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
900076f4:	68fb      	ldr	r3, [r7, #12]
900076f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
900076fa:	699b      	ldr	r3, [r3, #24]
900076fc:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
900076fe:	68fb      	ldr	r3, [r7, #12]
90007700:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
90007704:	69db      	ldr	r3, [r3, #28]
90007706:	68ba      	ldr	r2, [r7, #8]
90007708:	4013      	ands	r3, r2
9000770a:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
9000770c:	68bb      	ldr	r3, [r7, #8]
9000770e:	0c1b      	lsrs	r3, r3, #16
}
90007710:	4618      	mov	r0, r3
90007712:	3714      	adds	r7, #20
90007714:	46bd      	mov	sp, r7
90007716:	f85d 7b04 	ldr.w	r7, [sp], #4
9000771a:	4770      	bx	lr

9000771c <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
9000771c:	b480      	push	{r7}
9000771e:	b085      	sub	sp, #20
90007720:	af00      	add	r7, sp, #0
90007722:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
90007724:	687b      	ldr	r3, [r7, #4]
90007726:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
90007728:	68fb      	ldr	r3, [r7, #12]
9000772a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
9000772e:	699b      	ldr	r3, [r3, #24]
90007730:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
90007732:	68fb      	ldr	r3, [r7, #12]
90007734:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
90007738:	69db      	ldr	r3, [r3, #28]
9000773a:	68ba      	ldr	r2, [r7, #8]
9000773c:	4013      	ands	r3, r2
9000773e:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
90007740:	68bb      	ldr	r3, [r7, #8]
90007742:	b29b      	uxth	r3, r3
}
90007744:	4618      	mov	r0, r3
90007746:	3714      	adds	r7, #20
90007748:	46bd      	mov	sp, r7
9000774a:	f85d 7b04 	ldr.w	r7, [sp], #4
9000774e:	4770      	bx	lr

90007750 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
90007750:	b480      	push	{r7}
90007752:	b085      	sub	sp, #20
90007754:	af00      	add	r7, sp, #0
90007756:	6078      	str	r0, [r7, #4]
90007758:	460b      	mov	r3, r1
9000775a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
9000775c:	687b      	ldr	r3, [r7, #4]
9000775e:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
90007760:	78fb      	ldrb	r3, [r7, #3]
90007762:	015a      	lsls	r2, r3, #5
90007764:	68fb      	ldr	r3, [r7, #12]
90007766:	4413      	add	r3, r2
90007768:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
9000776c:	689b      	ldr	r3, [r3, #8]
9000776e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
90007770:	68fb      	ldr	r3, [r7, #12]
90007772:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
90007776:	695b      	ldr	r3, [r3, #20]
90007778:	68ba      	ldr	r2, [r7, #8]
9000777a:	4013      	ands	r3, r2
9000777c:	60bb      	str	r3, [r7, #8]

  return tmpreg;
9000777e:	68bb      	ldr	r3, [r7, #8]
}
90007780:	4618      	mov	r0, r3
90007782:	3714      	adds	r7, #20
90007784:	46bd      	mov	sp, r7
90007786:	f85d 7b04 	ldr.w	r7, [sp], #4
9000778a:	4770      	bx	lr

9000778c <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
9000778c:	b480      	push	{r7}
9000778e:	b087      	sub	sp, #28
90007790:	af00      	add	r7, sp, #0
90007792:	6078      	str	r0, [r7, #4]
90007794:	460b      	mov	r3, r1
90007796:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
90007798:	687b      	ldr	r3, [r7, #4]
9000779a:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
9000779c:	697b      	ldr	r3, [r7, #20]
9000779e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
900077a2:	691b      	ldr	r3, [r3, #16]
900077a4:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
900077a6:	697b      	ldr	r3, [r7, #20]
900077a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
900077ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
900077ae:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
900077b0:	78fb      	ldrb	r3, [r7, #3]
900077b2:	f003 030f 	and.w	r3, r3, #15
900077b6:	68fa      	ldr	r2, [r7, #12]
900077b8:	fa22 f303 	lsr.w	r3, r2, r3
900077bc:	01db      	lsls	r3, r3, #7
900077be:	b2db      	uxtb	r3, r3
900077c0:	693a      	ldr	r2, [r7, #16]
900077c2:	4313      	orrs	r3, r2
900077c4:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
900077c6:	78fb      	ldrb	r3, [r7, #3]
900077c8:	015a      	lsls	r2, r3, #5
900077ca:	697b      	ldr	r3, [r7, #20]
900077cc:	4413      	add	r3, r2
900077ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
900077d2:	689b      	ldr	r3, [r3, #8]
900077d4:	693a      	ldr	r2, [r7, #16]
900077d6:	4013      	ands	r3, r2
900077d8:	60bb      	str	r3, [r7, #8]

  return tmpreg;
900077da:	68bb      	ldr	r3, [r7, #8]
}
900077dc:	4618      	mov	r0, r3
900077de:	371c      	adds	r7, #28
900077e0:	46bd      	mov	sp, r7
900077e2:	f85d 7b04 	ldr.w	r7, [sp], #4
900077e6:	4770      	bx	lr

900077e8 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
900077e8:	b480      	push	{r7}
900077ea:	b083      	sub	sp, #12
900077ec:	af00      	add	r7, sp, #0
900077ee:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
900077f0:	687b      	ldr	r3, [r7, #4]
900077f2:	695b      	ldr	r3, [r3, #20]
900077f4:	f003 0301 	and.w	r3, r3, #1
}
900077f8:	4618      	mov	r0, r3
900077fa:	370c      	adds	r7, #12
900077fc:	46bd      	mov	sp, r7
900077fe:	f85d 7b04 	ldr.w	r7, [sp], #4
90007802:	4770      	bx	lr

90007804 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
90007804:	b480      	push	{r7}
90007806:	b085      	sub	sp, #20
90007808:	af00      	add	r7, sp, #0
9000780a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
9000780c:	687b      	ldr	r3, [r7, #4]
9000780e:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
90007810:	68fb      	ldr	r3, [r7, #12]
90007812:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
90007816:	681a      	ldr	r2, [r3, #0]
90007818:	68fb      	ldr	r3, [r7, #12]
9000781a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
9000781e:	4619      	mov	r1, r3
90007820:	4b09      	ldr	r3, [pc, #36]	@ (90007848 <USB_ActivateSetup+0x44>)
90007822:	4013      	ands	r3, r2
90007824:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
90007826:	68fb      	ldr	r3, [r7, #12]
90007828:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
9000782c:	685b      	ldr	r3, [r3, #4]
9000782e:	68fa      	ldr	r2, [r7, #12]
90007830:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
90007834:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
90007838:	6053      	str	r3, [r2, #4]

  return HAL_OK;
9000783a:	2300      	movs	r3, #0
}
9000783c:	4618      	mov	r0, r3
9000783e:	3714      	adds	r7, #20
90007840:	46bd      	mov	sp, r7
90007842:	f85d 7b04 	ldr.w	r7, [sp], #4
90007846:	4770      	bx	lr
90007848:	fffff800 	.word	0xfffff800

9000784c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
9000784c:	b480      	push	{r7}
9000784e:	b087      	sub	sp, #28
90007850:	af00      	add	r7, sp, #0
90007852:	60f8      	str	r0, [r7, #12]
90007854:	460b      	mov	r3, r1
90007856:	607a      	str	r2, [r7, #4]
90007858:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
9000785a:	68fb      	ldr	r3, [r7, #12]
9000785c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
9000785e:	68fb      	ldr	r3, [r7, #12]
90007860:	333c      	adds	r3, #60	@ 0x3c
90007862:	3304      	adds	r3, #4
90007864:	681b      	ldr	r3, [r3, #0]
90007866:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
90007868:	693b      	ldr	r3, [r7, #16]
9000786a:	4a26      	ldr	r2, [pc, #152]	@ (90007904 <USB_EP0_OutStart+0xb8>)
9000786c:	4293      	cmp	r3, r2
9000786e:	d90a      	bls.n	90007886 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
90007870:	697b      	ldr	r3, [r7, #20]
90007872:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
90007876:	681b      	ldr	r3, [r3, #0]
90007878:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
9000787c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
90007880:	d101      	bne.n	90007886 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
90007882:	2300      	movs	r3, #0
90007884:	e037      	b.n	900078f6 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
90007886:	697b      	ldr	r3, [r7, #20]
90007888:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
9000788c:	461a      	mov	r2, r3
9000788e:	2300      	movs	r3, #0
90007890:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1UL << 19));
90007892:	697b      	ldr	r3, [r7, #20]
90007894:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
90007898:	691b      	ldr	r3, [r3, #16]
9000789a:	697a      	ldr	r2, [r7, #20]
9000789c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
900078a0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
900078a4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
900078a6:	697b      	ldr	r3, [r7, #20]
900078a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
900078ac:	691b      	ldr	r3, [r3, #16]
900078ae:	697a      	ldr	r2, [r7, #20]
900078b0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
900078b4:	f043 0318 	orr.w	r3, r3, #24
900078b8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
900078ba:	697b      	ldr	r3, [r7, #20]
900078bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
900078c0:	691b      	ldr	r3, [r3, #16]
900078c2:	697a      	ldr	r2, [r7, #20]
900078c4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
900078c8:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
900078cc:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
900078ce:	7afb      	ldrb	r3, [r7, #11]
900078d0:	2b01      	cmp	r3, #1
900078d2:	d10f      	bne.n	900078f4 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
900078d4:	697b      	ldr	r3, [r7, #20]
900078d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
900078da:	461a      	mov	r2, r3
900078dc:	687b      	ldr	r3, [r7, #4]
900078de:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
900078e0:	697b      	ldr	r3, [r7, #20]
900078e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
900078e6:	681b      	ldr	r3, [r3, #0]
900078e8:	697a      	ldr	r2, [r7, #20]
900078ea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
900078ee:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
900078f2:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
900078f4:	2300      	movs	r3, #0
}
900078f6:	4618      	mov	r0, r3
900078f8:	371c      	adds	r7, #28
900078fa:	46bd      	mov	sp, r7
900078fc:	f85d 7b04 	ldr.w	r7, [sp], #4
90007900:	4770      	bx	lr
90007902:	bf00      	nop
90007904:	4f54300a 	.word	0x4f54300a

90007908 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
90007908:	b480      	push	{r7}
9000790a:	b085      	sub	sp, #20
9000790c:	af00      	add	r7, sp, #0
9000790e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
90007910:	2300      	movs	r3, #0
90007912:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
90007914:	68fb      	ldr	r3, [r7, #12]
90007916:	3301      	adds	r3, #1
90007918:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
9000791a:	68fb      	ldr	r3, [r7, #12]
9000791c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
90007920:	d901      	bls.n	90007926 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
90007922:	2303      	movs	r3, #3
90007924:	e022      	b.n	9000796c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
90007926:	687b      	ldr	r3, [r7, #4]
90007928:	691b      	ldr	r3, [r3, #16]
9000792a:	2b00      	cmp	r3, #0
9000792c:	daf2      	bge.n	90007914 <USB_CoreReset+0xc>

  count = 10U;
9000792e:	230a      	movs	r3, #10
90007930:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
90007932:	e002      	b.n	9000793a <USB_CoreReset+0x32>
  {
    count--;
90007934:	68fb      	ldr	r3, [r7, #12]
90007936:	3b01      	subs	r3, #1
90007938:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
9000793a:	68fb      	ldr	r3, [r7, #12]
9000793c:	2b00      	cmp	r3, #0
9000793e:	d1f9      	bne.n	90007934 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
90007940:	687b      	ldr	r3, [r7, #4]
90007942:	691b      	ldr	r3, [r3, #16]
90007944:	f043 0201 	orr.w	r2, r3, #1
90007948:	687b      	ldr	r3, [r7, #4]
9000794a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
9000794c:	68fb      	ldr	r3, [r7, #12]
9000794e:	3301      	adds	r3, #1
90007950:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
90007952:	68fb      	ldr	r3, [r7, #12]
90007954:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
90007958:	d901      	bls.n	9000795e <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
9000795a:	2303      	movs	r3, #3
9000795c:	e006      	b.n	9000796c <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
9000795e:	687b      	ldr	r3, [r7, #4]
90007960:	691b      	ldr	r3, [r3, #16]
90007962:	f003 0301 	and.w	r3, r3, #1
90007966:	2b01      	cmp	r3, #1
90007968:	d0f0      	beq.n	9000794c <USB_CoreReset+0x44>

  return HAL_OK;
9000796a:	2300      	movs	r3, #0
}
9000796c:	4618      	mov	r0, r3
9000796e:	3714      	adds	r7, #20
90007970:	46bd      	mov	sp, r7
90007972:	f85d 7b04 	ldr.w	r7, [sp], #4
90007976:	4770      	bx	lr

90007978 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
90007978:	b580      	push	{r7, lr}
9000797a:	b084      	sub	sp, #16
9000797c:	af00      	add	r7, sp, #0
9000797e:	6078      	str	r0, [r7, #4]
90007980:	460b      	mov	r3, r1
90007982:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
90007984:	f44f 7007 	mov.w	r0, #540	@ 0x21c
90007988:	f7f9 fd4c 	bl	90001424 <USBD_static_malloc>
9000798c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
9000798e:	68fb      	ldr	r3, [r7, #12]
90007990:	2b00      	cmp	r3, #0
90007992:	d109      	bne.n	900079a8 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
90007994:	687b      	ldr	r3, [r7, #4]
90007996:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
9000799a:	687b      	ldr	r3, [r7, #4]
9000799c:	32b0      	adds	r2, #176	@ 0xb0
9000799e:	2100      	movs	r1, #0
900079a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
900079a4:	2302      	movs	r3, #2
900079a6:	e0d4      	b.n	90007b52 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
900079a8:	f44f 7207 	mov.w	r2, #540	@ 0x21c
900079ac:	2100      	movs	r1, #0
900079ae:	68f8      	ldr	r0, [r7, #12]
900079b0:	f001 fff2 	bl	90009998 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
900079b4:	687b      	ldr	r3, [r7, #4]
900079b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
900079ba:	687b      	ldr	r3, [r7, #4]
900079bc:	32b0      	adds	r2, #176	@ 0xb0
900079be:	68f9      	ldr	r1, [r7, #12]
900079c0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
900079c4:	687b      	ldr	r3, [r7, #4]
900079c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
900079ca:	687b      	ldr	r3, [r7, #4]
900079cc:	32b0      	adds	r2, #176	@ 0xb0
900079ce:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
900079d2:	687b      	ldr	r3, [r7, #4]
900079d4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
900079d8:	687b      	ldr	r3, [r7, #4]
900079da:	7c1b      	ldrb	r3, [r3, #16]
900079dc:	2b00      	cmp	r3, #0
900079de:	d138      	bne.n	90007a52 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
900079e0:	4b5e      	ldr	r3, [pc, #376]	@ (90007b5c <USBD_CDC_Init+0x1e4>)
900079e2:	7819      	ldrb	r1, [r3, #0]
900079e4:	f44f 7300 	mov.w	r3, #512	@ 0x200
900079e8:	2202      	movs	r2, #2
900079ea:	6878      	ldr	r0, [r7, #4]
900079ec:	f7f9 fbf7 	bl	900011de <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
900079f0:	4b5a      	ldr	r3, [pc, #360]	@ (90007b5c <USBD_CDC_Init+0x1e4>)
900079f2:	781b      	ldrb	r3, [r3, #0]
900079f4:	f003 020f 	and.w	r2, r3, #15
900079f8:	6879      	ldr	r1, [r7, #4]
900079fa:	4613      	mov	r3, r2
900079fc:	009b      	lsls	r3, r3, #2
900079fe:	4413      	add	r3, r2
90007a00:	009b      	lsls	r3, r3, #2
90007a02:	440b      	add	r3, r1
90007a04:	3323      	adds	r3, #35	@ 0x23
90007a06:	2201      	movs	r2, #1
90007a08:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
90007a0a:	4b55      	ldr	r3, [pc, #340]	@ (90007b60 <USBD_CDC_Init+0x1e8>)
90007a0c:	7819      	ldrb	r1, [r3, #0]
90007a0e:	f44f 7300 	mov.w	r3, #512	@ 0x200
90007a12:	2202      	movs	r2, #2
90007a14:	6878      	ldr	r0, [r7, #4]
90007a16:	f7f9 fbe2 	bl	900011de <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
90007a1a:	4b51      	ldr	r3, [pc, #324]	@ (90007b60 <USBD_CDC_Init+0x1e8>)
90007a1c:	781b      	ldrb	r3, [r3, #0]
90007a1e:	f003 020f 	and.w	r2, r3, #15
90007a22:	6879      	ldr	r1, [r7, #4]
90007a24:	4613      	mov	r3, r2
90007a26:	009b      	lsls	r3, r3, #2
90007a28:	4413      	add	r3, r2
90007a2a:	009b      	lsls	r3, r3, #2
90007a2c:	440b      	add	r3, r1
90007a2e:	f203 1363 	addw	r3, r3, #355	@ 0x163
90007a32:	2201      	movs	r2, #1
90007a34:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
90007a36:	4b4b      	ldr	r3, [pc, #300]	@ (90007b64 <USBD_CDC_Init+0x1ec>)
90007a38:	781b      	ldrb	r3, [r3, #0]
90007a3a:	f003 020f 	and.w	r2, r3, #15
90007a3e:	6879      	ldr	r1, [r7, #4]
90007a40:	4613      	mov	r3, r2
90007a42:	009b      	lsls	r3, r3, #2
90007a44:	4413      	add	r3, r2
90007a46:	009b      	lsls	r3, r3, #2
90007a48:	440b      	add	r3, r1
90007a4a:	331c      	adds	r3, #28
90007a4c:	2210      	movs	r2, #16
90007a4e:	601a      	str	r2, [r3, #0]
90007a50:	e035      	b.n	90007abe <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
90007a52:	4b42      	ldr	r3, [pc, #264]	@ (90007b5c <USBD_CDC_Init+0x1e4>)
90007a54:	7819      	ldrb	r1, [r3, #0]
90007a56:	2340      	movs	r3, #64	@ 0x40
90007a58:	2202      	movs	r2, #2
90007a5a:	6878      	ldr	r0, [r7, #4]
90007a5c:	f7f9 fbbf 	bl	900011de <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
90007a60:	4b3e      	ldr	r3, [pc, #248]	@ (90007b5c <USBD_CDC_Init+0x1e4>)
90007a62:	781b      	ldrb	r3, [r3, #0]
90007a64:	f003 020f 	and.w	r2, r3, #15
90007a68:	6879      	ldr	r1, [r7, #4]
90007a6a:	4613      	mov	r3, r2
90007a6c:	009b      	lsls	r3, r3, #2
90007a6e:	4413      	add	r3, r2
90007a70:	009b      	lsls	r3, r3, #2
90007a72:	440b      	add	r3, r1
90007a74:	3323      	adds	r3, #35	@ 0x23
90007a76:	2201      	movs	r2, #1
90007a78:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
90007a7a:	4b39      	ldr	r3, [pc, #228]	@ (90007b60 <USBD_CDC_Init+0x1e8>)
90007a7c:	7819      	ldrb	r1, [r3, #0]
90007a7e:	2340      	movs	r3, #64	@ 0x40
90007a80:	2202      	movs	r2, #2
90007a82:	6878      	ldr	r0, [r7, #4]
90007a84:	f7f9 fbab 	bl	900011de <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
90007a88:	4b35      	ldr	r3, [pc, #212]	@ (90007b60 <USBD_CDC_Init+0x1e8>)
90007a8a:	781b      	ldrb	r3, [r3, #0]
90007a8c:	f003 020f 	and.w	r2, r3, #15
90007a90:	6879      	ldr	r1, [r7, #4]
90007a92:	4613      	mov	r3, r2
90007a94:	009b      	lsls	r3, r3, #2
90007a96:	4413      	add	r3, r2
90007a98:	009b      	lsls	r3, r3, #2
90007a9a:	440b      	add	r3, r1
90007a9c:	f203 1363 	addw	r3, r3, #355	@ 0x163
90007aa0:	2201      	movs	r2, #1
90007aa2:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
90007aa4:	4b2f      	ldr	r3, [pc, #188]	@ (90007b64 <USBD_CDC_Init+0x1ec>)
90007aa6:	781b      	ldrb	r3, [r3, #0]
90007aa8:	f003 020f 	and.w	r2, r3, #15
90007aac:	6879      	ldr	r1, [r7, #4]
90007aae:	4613      	mov	r3, r2
90007ab0:	009b      	lsls	r3, r3, #2
90007ab2:	4413      	add	r3, r2
90007ab4:	009b      	lsls	r3, r3, #2
90007ab6:	440b      	add	r3, r1
90007ab8:	331c      	adds	r3, #28
90007aba:	2210      	movs	r2, #16
90007abc:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
90007abe:	4b29      	ldr	r3, [pc, #164]	@ (90007b64 <USBD_CDC_Init+0x1ec>)
90007ac0:	7819      	ldrb	r1, [r3, #0]
90007ac2:	2308      	movs	r3, #8
90007ac4:	2203      	movs	r2, #3
90007ac6:	6878      	ldr	r0, [r7, #4]
90007ac8:	f7f9 fb89 	bl	900011de <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
90007acc:	4b25      	ldr	r3, [pc, #148]	@ (90007b64 <USBD_CDC_Init+0x1ec>)
90007ace:	781b      	ldrb	r3, [r3, #0]
90007ad0:	f003 020f 	and.w	r2, r3, #15
90007ad4:	6879      	ldr	r1, [r7, #4]
90007ad6:	4613      	mov	r3, r2
90007ad8:	009b      	lsls	r3, r3, #2
90007ada:	4413      	add	r3, r2
90007adc:	009b      	lsls	r3, r3, #2
90007ade:	440b      	add	r3, r1
90007ae0:	3323      	adds	r3, #35	@ 0x23
90007ae2:	2201      	movs	r2, #1
90007ae4:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
90007ae6:	68fb      	ldr	r3, [r7, #12]
90007ae8:	2200      	movs	r2, #0
90007aea:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
90007aee:	687b      	ldr	r3, [r7, #4]
90007af0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
90007af4:	687a      	ldr	r2, [r7, #4]
90007af6:	33b0      	adds	r3, #176	@ 0xb0
90007af8:	009b      	lsls	r3, r3, #2
90007afa:	4413      	add	r3, r2
90007afc:	685b      	ldr	r3, [r3, #4]
90007afe:	681b      	ldr	r3, [r3, #0]
90007b00:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
90007b02:	68fb      	ldr	r3, [r7, #12]
90007b04:	2200      	movs	r2, #0
90007b06:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
90007b0a:	68fb      	ldr	r3, [r7, #12]
90007b0c:	2200      	movs	r2, #0
90007b0e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
90007b12:	68fb      	ldr	r3, [r7, #12]
90007b14:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
90007b18:	2b00      	cmp	r3, #0
90007b1a:	d101      	bne.n	90007b20 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
90007b1c:	2302      	movs	r3, #2
90007b1e:	e018      	b.n	90007b52 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
90007b20:	687b      	ldr	r3, [r7, #4]
90007b22:	7c1b      	ldrb	r3, [r3, #16]
90007b24:	2b00      	cmp	r3, #0
90007b26:	d10a      	bne.n	90007b3e <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
90007b28:	4b0d      	ldr	r3, [pc, #52]	@ (90007b60 <USBD_CDC_Init+0x1e8>)
90007b2a:	7819      	ldrb	r1, [r3, #0]
90007b2c:	68fb      	ldr	r3, [r7, #12]
90007b2e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
90007b32:	f44f 7300 	mov.w	r3, #512	@ 0x200
90007b36:	6878      	ldr	r0, [r7, #4]
90007b38:	f7f9 fc40 	bl	900013bc <USBD_LL_PrepareReceive>
90007b3c:	e008      	b.n	90007b50 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
90007b3e:	4b08      	ldr	r3, [pc, #32]	@ (90007b60 <USBD_CDC_Init+0x1e8>)
90007b40:	7819      	ldrb	r1, [r3, #0]
90007b42:	68fb      	ldr	r3, [r7, #12]
90007b44:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
90007b48:	2340      	movs	r3, #64	@ 0x40
90007b4a:	6878      	ldr	r0, [r7, #4]
90007b4c:	f7f9 fc36 	bl	900013bc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
90007b50:	2300      	movs	r3, #0
}
90007b52:	4618      	mov	r0, r3
90007b54:	3710      	adds	r7, #16
90007b56:	46bd      	mov	sp, r7
90007b58:	bd80      	pop	{r7, pc}
90007b5a:	bf00      	nop
90007b5c:	240000f7 	.word	0x240000f7
90007b60:	240000f8 	.word	0x240000f8
90007b64:	240000f9 	.word	0x240000f9

90007b68 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
90007b68:	b580      	push	{r7, lr}
90007b6a:	b082      	sub	sp, #8
90007b6c:	af00      	add	r7, sp, #0
90007b6e:	6078      	str	r0, [r7, #4]
90007b70:	460b      	mov	r3, r1
90007b72:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
90007b74:	4b3a      	ldr	r3, [pc, #232]	@ (90007c60 <USBD_CDC_DeInit+0xf8>)
90007b76:	781b      	ldrb	r3, [r3, #0]
90007b78:	4619      	mov	r1, r3
90007b7a:	6878      	ldr	r0, [r7, #4]
90007b7c:	f7f9 fb55 	bl	9000122a <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
90007b80:	4b37      	ldr	r3, [pc, #220]	@ (90007c60 <USBD_CDC_DeInit+0xf8>)
90007b82:	781b      	ldrb	r3, [r3, #0]
90007b84:	f003 020f 	and.w	r2, r3, #15
90007b88:	6879      	ldr	r1, [r7, #4]
90007b8a:	4613      	mov	r3, r2
90007b8c:	009b      	lsls	r3, r3, #2
90007b8e:	4413      	add	r3, r2
90007b90:	009b      	lsls	r3, r3, #2
90007b92:	440b      	add	r3, r1
90007b94:	3323      	adds	r3, #35	@ 0x23
90007b96:	2200      	movs	r2, #0
90007b98:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
90007b9a:	4b32      	ldr	r3, [pc, #200]	@ (90007c64 <USBD_CDC_DeInit+0xfc>)
90007b9c:	781b      	ldrb	r3, [r3, #0]
90007b9e:	4619      	mov	r1, r3
90007ba0:	6878      	ldr	r0, [r7, #4]
90007ba2:	f7f9 fb42 	bl	9000122a <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
90007ba6:	4b2f      	ldr	r3, [pc, #188]	@ (90007c64 <USBD_CDC_DeInit+0xfc>)
90007ba8:	781b      	ldrb	r3, [r3, #0]
90007baa:	f003 020f 	and.w	r2, r3, #15
90007bae:	6879      	ldr	r1, [r7, #4]
90007bb0:	4613      	mov	r3, r2
90007bb2:	009b      	lsls	r3, r3, #2
90007bb4:	4413      	add	r3, r2
90007bb6:	009b      	lsls	r3, r3, #2
90007bb8:	440b      	add	r3, r1
90007bba:	f203 1363 	addw	r3, r3, #355	@ 0x163
90007bbe:	2200      	movs	r2, #0
90007bc0:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
90007bc2:	4b29      	ldr	r3, [pc, #164]	@ (90007c68 <USBD_CDC_DeInit+0x100>)
90007bc4:	781b      	ldrb	r3, [r3, #0]
90007bc6:	4619      	mov	r1, r3
90007bc8:	6878      	ldr	r0, [r7, #4]
90007bca:	f7f9 fb2e 	bl	9000122a <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
90007bce:	4b26      	ldr	r3, [pc, #152]	@ (90007c68 <USBD_CDC_DeInit+0x100>)
90007bd0:	781b      	ldrb	r3, [r3, #0]
90007bd2:	f003 020f 	and.w	r2, r3, #15
90007bd6:	6879      	ldr	r1, [r7, #4]
90007bd8:	4613      	mov	r3, r2
90007bda:	009b      	lsls	r3, r3, #2
90007bdc:	4413      	add	r3, r2
90007bde:	009b      	lsls	r3, r3, #2
90007be0:	440b      	add	r3, r1
90007be2:	3323      	adds	r3, #35	@ 0x23
90007be4:	2200      	movs	r2, #0
90007be6:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
90007be8:	4b1f      	ldr	r3, [pc, #124]	@ (90007c68 <USBD_CDC_DeInit+0x100>)
90007bea:	781b      	ldrb	r3, [r3, #0]
90007bec:	f003 020f 	and.w	r2, r3, #15
90007bf0:	6879      	ldr	r1, [r7, #4]
90007bf2:	4613      	mov	r3, r2
90007bf4:	009b      	lsls	r3, r3, #2
90007bf6:	4413      	add	r3, r2
90007bf8:	009b      	lsls	r3, r3, #2
90007bfa:	440b      	add	r3, r1
90007bfc:	331c      	adds	r3, #28
90007bfe:	2200      	movs	r2, #0
90007c00:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
90007c02:	687b      	ldr	r3, [r7, #4]
90007c04:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
90007c08:	687b      	ldr	r3, [r7, #4]
90007c0a:	32b0      	adds	r2, #176	@ 0xb0
90007c0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
90007c10:	2b00      	cmp	r3, #0
90007c12:	d01f      	beq.n	90007c54 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
90007c14:	687b      	ldr	r3, [r7, #4]
90007c16:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
90007c1a:	687a      	ldr	r2, [r7, #4]
90007c1c:	33b0      	adds	r3, #176	@ 0xb0
90007c1e:	009b      	lsls	r3, r3, #2
90007c20:	4413      	add	r3, r2
90007c22:	685b      	ldr	r3, [r3, #4]
90007c24:	685b      	ldr	r3, [r3, #4]
90007c26:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
90007c28:	687b      	ldr	r3, [r7, #4]
90007c2a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
90007c2e:	687b      	ldr	r3, [r7, #4]
90007c30:	32b0      	adds	r2, #176	@ 0xb0
90007c32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
90007c36:	4618      	mov	r0, r3
90007c38:	f7f9 fc02 	bl	90001440 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
90007c3c:	687b      	ldr	r3, [r7, #4]
90007c3e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
90007c42:	687b      	ldr	r3, [r7, #4]
90007c44:	32b0      	adds	r2, #176	@ 0xb0
90007c46:	2100      	movs	r1, #0
90007c48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
90007c4c:	687b      	ldr	r3, [r7, #4]
90007c4e:	2200      	movs	r2, #0
90007c50:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
90007c54:	2300      	movs	r3, #0
}
90007c56:	4618      	mov	r0, r3
90007c58:	3708      	adds	r7, #8
90007c5a:	46bd      	mov	sp, r7
90007c5c:	bd80      	pop	{r7, pc}
90007c5e:	bf00      	nop
90007c60:	240000f7 	.word	0x240000f7
90007c64:	240000f8 	.word	0x240000f8
90007c68:	240000f9 	.word	0x240000f9

90007c6c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
90007c6c:	b580      	push	{r7, lr}
90007c6e:	b086      	sub	sp, #24
90007c70:	af00      	add	r7, sp, #0
90007c72:	6078      	str	r0, [r7, #4]
90007c74:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
90007c76:	687b      	ldr	r3, [r7, #4]
90007c78:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
90007c7c:	687b      	ldr	r3, [r7, #4]
90007c7e:	32b0      	adds	r2, #176	@ 0xb0
90007c80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
90007c84:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
90007c86:	2300      	movs	r3, #0
90007c88:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
90007c8a:	2300      	movs	r3, #0
90007c8c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
90007c8e:	2300      	movs	r3, #0
90007c90:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
90007c92:	693b      	ldr	r3, [r7, #16]
90007c94:	2b00      	cmp	r3, #0
90007c96:	d101      	bne.n	90007c9c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
90007c98:	2303      	movs	r3, #3
90007c9a:	e0bf      	b.n	90007e1c <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
90007c9c:	683b      	ldr	r3, [r7, #0]
90007c9e:	781b      	ldrb	r3, [r3, #0]
90007ca0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
90007ca4:	2b00      	cmp	r3, #0
90007ca6:	d050      	beq.n	90007d4a <USBD_CDC_Setup+0xde>
90007ca8:	2b20      	cmp	r3, #32
90007caa:	f040 80af 	bne.w	90007e0c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
90007cae:	683b      	ldr	r3, [r7, #0]
90007cb0:	88db      	ldrh	r3, [r3, #6]
90007cb2:	2b00      	cmp	r3, #0
90007cb4:	d03a      	beq.n	90007d2c <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
90007cb6:	683b      	ldr	r3, [r7, #0]
90007cb8:	781b      	ldrb	r3, [r3, #0]
90007cba:	b25b      	sxtb	r3, r3
90007cbc:	2b00      	cmp	r3, #0
90007cbe:	da1b      	bge.n	90007cf8 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
90007cc0:	687b      	ldr	r3, [r7, #4]
90007cc2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
90007cc6:	687a      	ldr	r2, [r7, #4]
90007cc8:	33b0      	adds	r3, #176	@ 0xb0
90007cca:	009b      	lsls	r3, r3, #2
90007ccc:	4413      	add	r3, r2
90007cce:	685b      	ldr	r3, [r3, #4]
90007cd0:	689b      	ldr	r3, [r3, #8]
90007cd2:	683a      	ldr	r2, [r7, #0]
90007cd4:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
90007cd6:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
90007cd8:	683a      	ldr	r2, [r7, #0]
90007cda:	88d2      	ldrh	r2, [r2, #6]
90007cdc:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
90007cde:	683b      	ldr	r3, [r7, #0]
90007ce0:	88db      	ldrh	r3, [r3, #6]
90007ce2:	2b07      	cmp	r3, #7
90007ce4:	bf28      	it	cs
90007ce6:	2307      	movcs	r3, #7
90007ce8:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
90007cea:	693b      	ldr	r3, [r7, #16]
90007cec:	89fa      	ldrh	r2, [r7, #14]
90007cee:	4619      	mov	r1, r3
90007cf0:	6878      	ldr	r0, [r7, #4]
90007cf2:	f001 fda7 	bl	90009844 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
90007cf6:	e090      	b.n	90007e1a <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
90007cf8:	683b      	ldr	r3, [r7, #0]
90007cfa:	785a      	ldrb	r2, [r3, #1]
90007cfc:	693b      	ldr	r3, [r7, #16]
90007cfe:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
90007d02:	683b      	ldr	r3, [r7, #0]
90007d04:	88db      	ldrh	r3, [r3, #6]
90007d06:	2b3f      	cmp	r3, #63	@ 0x3f
90007d08:	d803      	bhi.n	90007d12 <USBD_CDC_Setup+0xa6>
90007d0a:	683b      	ldr	r3, [r7, #0]
90007d0c:	88db      	ldrh	r3, [r3, #6]
90007d0e:	b2da      	uxtb	r2, r3
90007d10:	e000      	b.n	90007d14 <USBD_CDC_Setup+0xa8>
90007d12:	2240      	movs	r2, #64	@ 0x40
90007d14:	693b      	ldr	r3, [r7, #16]
90007d16:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
90007d1a:	6939      	ldr	r1, [r7, #16]
90007d1c:	693b      	ldr	r3, [r7, #16]
90007d1e:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
90007d22:	461a      	mov	r2, r3
90007d24:	6878      	ldr	r0, [r7, #4]
90007d26:	f001 fdbc 	bl	900098a2 <USBD_CtlPrepareRx>
      break;
90007d2a:	e076      	b.n	90007e1a <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
90007d2c:	687b      	ldr	r3, [r7, #4]
90007d2e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
90007d32:	687a      	ldr	r2, [r7, #4]
90007d34:	33b0      	adds	r3, #176	@ 0xb0
90007d36:	009b      	lsls	r3, r3, #2
90007d38:	4413      	add	r3, r2
90007d3a:	685b      	ldr	r3, [r3, #4]
90007d3c:	689b      	ldr	r3, [r3, #8]
90007d3e:	683a      	ldr	r2, [r7, #0]
90007d40:	7850      	ldrb	r0, [r2, #1]
90007d42:	2200      	movs	r2, #0
90007d44:	6839      	ldr	r1, [r7, #0]
90007d46:	4798      	blx	r3
      break;
90007d48:	e067      	b.n	90007e1a <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
90007d4a:	683b      	ldr	r3, [r7, #0]
90007d4c:	785b      	ldrb	r3, [r3, #1]
90007d4e:	2b0b      	cmp	r3, #11
90007d50:	d851      	bhi.n	90007df6 <USBD_CDC_Setup+0x18a>
90007d52:	a201      	add	r2, pc, #4	@ (adr r2, 90007d58 <USBD_CDC_Setup+0xec>)
90007d54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
90007d58:	90007d89 	.word	0x90007d89
90007d5c:	90007e05 	.word	0x90007e05
90007d60:	90007df7 	.word	0x90007df7
90007d64:	90007df7 	.word	0x90007df7
90007d68:	90007df7 	.word	0x90007df7
90007d6c:	90007df7 	.word	0x90007df7
90007d70:	90007df7 	.word	0x90007df7
90007d74:	90007df7 	.word	0x90007df7
90007d78:	90007df7 	.word	0x90007df7
90007d7c:	90007df7 	.word	0x90007df7
90007d80:	90007db3 	.word	0x90007db3
90007d84:	90007ddd 	.word	0x90007ddd
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
90007d88:	687b      	ldr	r3, [r7, #4]
90007d8a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
90007d8e:	b2db      	uxtb	r3, r3
90007d90:	2b03      	cmp	r3, #3
90007d92:	d107      	bne.n	90007da4 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
90007d94:	f107 030a 	add.w	r3, r7, #10
90007d98:	2202      	movs	r2, #2
90007d9a:	4619      	mov	r1, r3
90007d9c:	6878      	ldr	r0, [r7, #4]
90007d9e:	f001 fd51 	bl	90009844 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
90007da2:	e032      	b.n	90007e0a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
90007da4:	6839      	ldr	r1, [r7, #0]
90007da6:	6878      	ldr	r0, [r7, #4]
90007da8:	f001 fcd1 	bl	9000974e <USBD_CtlError>
            ret = USBD_FAIL;
90007dac:	2303      	movs	r3, #3
90007dae:	75fb      	strb	r3, [r7, #23]
          break;
90007db0:	e02b      	b.n	90007e0a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
90007db2:	687b      	ldr	r3, [r7, #4]
90007db4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
90007db8:	b2db      	uxtb	r3, r3
90007dba:	2b03      	cmp	r3, #3
90007dbc:	d107      	bne.n	90007dce <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
90007dbe:	f107 030d 	add.w	r3, r7, #13
90007dc2:	2201      	movs	r2, #1
90007dc4:	4619      	mov	r1, r3
90007dc6:	6878      	ldr	r0, [r7, #4]
90007dc8:	f001 fd3c 	bl	90009844 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
90007dcc:	e01d      	b.n	90007e0a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
90007dce:	6839      	ldr	r1, [r7, #0]
90007dd0:	6878      	ldr	r0, [r7, #4]
90007dd2:	f001 fcbc 	bl	9000974e <USBD_CtlError>
            ret = USBD_FAIL;
90007dd6:	2303      	movs	r3, #3
90007dd8:	75fb      	strb	r3, [r7, #23]
          break;
90007dda:	e016      	b.n	90007e0a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
90007ddc:	687b      	ldr	r3, [r7, #4]
90007dde:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
90007de2:	b2db      	uxtb	r3, r3
90007de4:	2b03      	cmp	r3, #3
90007de6:	d00f      	beq.n	90007e08 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
90007de8:	6839      	ldr	r1, [r7, #0]
90007dea:	6878      	ldr	r0, [r7, #4]
90007dec:	f001 fcaf 	bl	9000974e <USBD_CtlError>
            ret = USBD_FAIL;
90007df0:	2303      	movs	r3, #3
90007df2:	75fb      	strb	r3, [r7, #23]
          }
          break;
90007df4:	e008      	b.n	90007e08 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
90007df6:	6839      	ldr	r1, [r7, #0]
90007df8:	6878      	ldr	r0, [r7, #4]
90007dfa:	f001 fca8 	bl	9000974e <USBD_CtlError>
          ret = USBD_FAIL;
90007dfe:	2303      	movs	r3, #3
90007e00:	75fb      	strb	r3, [r7, #23]
          break;
90007e02:	e002      	b.n	90007e0a <USBD_CDC_Setup+0x19e>
          break;
90007e04:	bf00      	nop
90007e06:	e008      	b.n	90007e1a <USBD_CDC_Setup+0x1ae>
          break;
90007e08:	bf00      	nop
      }
      break;
90007e0a:	e006      	b.n	90007e1a <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
90007e0c:	6839      	ldr	r1, [r7, #0]
90007e0e:	6878      	ldr	r0, [r7, #4]
90007e10:	f001 fc9d 	bl	9000974e <USBD_CtlError>
      ret = USBD_FAIL;
90007e14:	2303      	movs	r3, #3
90007e16:	75fb      	strb	r3, [r7, #23]
      break;
90007e18:	bf00      	nop
  }

  return (uint8_t)ret;
90007e1a:	7dfb      	ldrb	r3, [r7, #23]
}
90007e1c:	4618      	mov	r0, r3
90007e1e:	3718      	adds	r7, #24
90007e20:	46bd      	mov	sp, r7
90007e22:	bd80      	pop	{r7, pc}

90007e24 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
90007e24:	b580      	push	{r7, lr}
90007e26:	b084      	sub	sp, #16
90007e28:	af00      	add	r7, sp, #0
90007e2a:	6078      	str	r0, [r7, #4]
90007e2c:	460b      	mov	r3, r1
90007e2e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
90007e30:	687b      	ldr	r3, [r7, #4]
90007e32:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
90007e36:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
90007e38:	687b      	ldr	r3, [r7, #4]
90007e3a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
90007e3e:	687b      	ldr	r3, [r7, #4]
90007e40:	32b0      	adds	r2, #176	@ 0xb0
90007e42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
90007e46:	2b00      	cmp	r3, #0
90007e48:	d101      	bne.n	90007e4e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
90007e4a:	2303      	movs	r3, #3
90007e4c:	e065      	b.n	90007f1a <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
90007e4e:	687b      	ldr	r3, [r7, #4]
90007e50:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
90007e54:	687b      	ldr	r3, [r7, #4]
90007e56:	32b0      	adds	r2, #176	@ 0xb0
90007e58:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
90007e5c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
90007e5e:	78fb      	ldrb	r3, [r7, #3]
90007e60:	f003 020f 	and.w	r2, r3, #15
90007e64:	6879      	ldr	r1, [r7, #4]
90007e66:	4613      	mov	r3, r2
90007e68:	009b      	lsls	r3, r3, #2
90007e6a:	4413      	add	r3, r2
90007e6c:	009b      	lsls	r3, r3, #2
90007e6e:	440b      	add	r3, r1
90007e70:	3314      	adds	r3, #20
90007e72:	681b      	ldr	r3, [r3, #0]
90007e74:	2b00      	cmp	r3, #0
90007e76:	d02f      	beq.n	90007ed8 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
90007e78:	78fb      	ldrb	r3, [r7, #3]
90007e7a:	f003 020f 	and.w	r2, r3, #15
90007e7e:	6879      	ldr	r1, [r7, #4]
90007e80:	4613      	mov	r3, r2
90007e82:	009b      	lsls	r3, r3, #2
90007e84:	4413      	add	r3, r2
90007e86:	009b      	lsls	r3, r3, #2
90007e88:	440b      	add	r3, r1
90007e8a:	3314      	adds	r3, #20
90007e8c:	681a      	ldr	r2, [r3, #0]
90007e8e:	78fb      	ldrb	r3, [r7, #3]
90007e90:	f003 010f 	and.w	r1, r3, #15
90007e94:	68f8      	ldr	r0, [r7, #12]
90007e96:	460b      	mov	r3, r1
90007e98:	00db      	lsls	r3, r3, #3
90007e9a:	440b      	add	r3, r1
90007e9c:	009b      	lsls	r3, r3, #2
90007e9e:	4403      	add	r3, r0
90007ea0:	331c      	adds	r3, #28
90007ea2:	681b      	ldr	r3, [r3, #0]
90007ea4:	fbb2 f1f3 	udiv	r1, r2, r3
90007ea8:	fb01 f303 	mul.w	r3, r1, r3
90007eac:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
90007eae:	2b00      	cmp	r3, #0
90007eb0:	d112      	bne.n	90007ed8 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
90007eb2:	78fb      	ldrb	r3, [r7, #3]
90007eb4:	f003 020f 	and.w	r2, r3, #15
90007eb8:	6879      	ldr	r1, [r7, #4]
90007eba:	4613      	mov	r3, r2
90007ebc:	009b      	lsls	r3, r3, #2
90007ebe:	4413      	add	r3, r2
90007ec0:	009b      	lsls	r3, r3, #2
90007ec2:	440b      	add	r3, r1
90007ec4:	3314      	adds	r3, #20
90007ec6:	2200      	movs	r2, #0
90007ec8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
90007eca:	78f9      	ldrb	r1, [r7, #3]
90007ecc:	2300      	movs	r3, #0
90007ece:	2200      	movs	r2, #0
90007ed0:	6878      	ldr	r0, [r7, #4]
90007ed2:	f7f9 fa52 	bl	9000137a <USBD_LL_Transmit>
90007ed6:	e01f      	b.n	90007f18 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
90007ed8:	68bb      	ldr	r3, [r7, #8]
90007eda:	2200      	movs	r2, #0
90007edc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
90007ee0:	687b      	ldr	r3, [r7, #4]
90007ee2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
90007ee6:	687a      	ldr	r2, [r7, #4]
90007ee8:	33b0      	adds	r3, #176	@ 0xb0
90007eea:	009b      	lsls	r3, r3, #2
90007eec:	4413      	add	r3, r2
90007eee:	685b      	ldr	r3, [r3, #4]
90007ef0:	691b      	ldr	r3, [r3, #16]
90007ef2:	2b00      	cmp	r3, #0
90007ef4:	d010      	beq.n	90007f18 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
90007ef6:	687b      	ldr	r3, [r7, #4]
90007ef8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
90007efc:	687a      	ldr	r2, [r7, #4]
90007efe:	33b0      	adds	r3, #176	@ 0xb0
90007f00:	009b      	lsls	r3, r3, #2
90007f02:	4413      	add	r3, r2
90007f04:	685b      	ldr	r3, [r3, #4]
90007f06:	691b      	ldr	r3, [r3, #16]
90007f08:	68ba      	ldr	r2, [r7, #8]
90007f0a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
90007f0e:	68ba      	ldr	r2, [r7, #8]
90007f10:	f502 7104 	add.w	r1, r2, #528	@ 0x210
90007f14:	78fa      	ldrb	r2, [r7, #3]
90007f16:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
90007f18:	2300      	movs	r3, #0
}
90007f1a:	4618      	mov	r0, r3
90007f1c:	3710      	adds	r7, #16
90007f1e:	46bd      	mov	sp, r7
90007f20:	bd80      	pop	{r7, pc}

90007f22 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
90007f22:	b580      	push	{r7, lr}
90007f24:	b084      	sub	sp, #16
90007f26:	af00      	add	r7, sp, #0
90007f28:	6078      	str	r0, [r7, #4]
90007f2a:	460b      	mov	r3, r1
90007f2c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
90007f2e:	687b      	ldr	r3, [r7, #4]
90007f30:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
90007f34:	687b      	ldr	r3, [r7, #4]
90007f36:	32b0      	adds	r2, #176	@ 0xb0
90007f38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
90007f3c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
90007f3e:	687b      	ldr	r3, [r7, #4]
90007f40:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
90007f44:	687b      	ldr	r3, [r7, #4]
90007f46:	32b0      	adds	r2, #176	@ 0xb0
90007f48:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
90007f4c:	2b00      	cmp	r3, #0
90007f4e:	d101      	bne.n	90007f54 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
90007f50:	2303      	movs	r3, #3
90007f52:	e01a      	b.n	90007f8a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
90007f54:	78fb      	ldrb	r3, [r7, #3]
90007f56:	4619      	mov	r1, r3
90007f58:	6878      	ldr	r0, [r7, #4]
90007f5a:	f7f9 fa50 	bl	900013fe <USBD_LL_GetRxDataSize>
90007f5e:	4602      	mov	r2, r0
90007f60:	68fb      	ldr	r3, [r7, #12]
90007f62:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
90007f66:	687b      	ldr	r3, [r7, #4]
90007f68:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
90007f6c:	687a      	ldr	r2, [r7, #4]
90007f6e:	33b0      	adds	r3, #176	@ 0xb0
90007f70:	009b      	lsls	r3, r3, #2
90007f72:	4413      	add	r3, r2
90007f74:	685b      	ldr	r3, [r3, #4]
90007f76:	68db      	ldr	r3, [r3, #12]
90007f78:	68fa      	ldr	r2, [r7, #12]
90007f7a:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
90007f7e:	68fa      	ldr	r2, [r7, #12]
90007f80:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
90007f84:	4611      	mov	r1, r2
90007f86:	4798      	blx	r3

  return (uint8_t)USBD_OK;
90007f88:	2300      	movs	r3, #0
}
90007f8a:	4618      	mov	r0, r3
90007f8c:	3710      	adds	r7, #16
90007f8e:	46bd      	mov	sp, r7
90007f90:	bd80      	pop	{r7, pc}

90007f92 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
90007f92:	b580      	push	{r7, lr}
90007f94:	b084      	sub	sp, #16
90007f96:	af00      	add	r7, sp, #0
90007f98:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
90007f9a:	687b      	ldr	r3, [r7, #4]
90007f9c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
90007fa0:	687b      	ldr	r3, [r7, #4]
90007fa2:	32b0      	adds	r2, #176	@ 0xb0
90007fa4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
90007fa8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
90007faa:	68fb      	ldr	r3, [r7, #12]
90007fac:	2b00      	cmp	r3, #0
90007fae:	d101      	bne.n	90007fb4 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
90007fb0:	2303      	movs	r3, #3
90007fb2:	e024      	b.n	90007ffe <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
90007fb4:	687b      	ldr	r3, [r7, #4]
90007fb6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
90007fba:	687a      	ldr	r2, [r7, #4]
90007fbc:	33b0      	adds	r3, #176	@ 0xb0
90007fbe:	009b      	lsls	r3, r3, #2
90007fc0:	4413      	add	r3, r2
90007fc2:	685b      	ldr	r3, [r3, #4]
90007fc4:	2b00      	cmp	r3, #0
90007fc6:	d019      	beq.n	90007ffc <USBD_CDC_EP0_RxReady+0x6a>
90007fc8:	68fb      	ldr	r3, [r7, #12]
90007fca:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
90007fce:	2bff      	cmp	r3, #255	@ 0xff
90007fd0:	d014      	beq.n	90007ffc <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
90007fd2:	687b      	ldr	r3, [r7, #4]
90007fd4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
90007fd8:	687a      	ldr	r2, [r7, #4]
90007fda:	33b0      	adds	r3, #176	@ 0xb0
90007fdc:	009b      	lsls	r3, r3, #2
90007fde:	4413      	add	r3, r2
90007fe0:	685b      	ldr	r3, [r3, #4]
90007fe2:	689b      	ldr	r3, [r3, #8]
90007fe4:	68fa      	ldr	r2, [r7, #12]
90007fe6:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
90007fea:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
90007fec:	68fa      	ldr	r2, [r7, #12]
90007fee:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
90007ff2:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
90007ff4:	68fb      	ldr	r3, [r7, #12]
90007ff6:	22ff      	movs	r2, #255	@ 0xff
90007ff8:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
90007ffc:	2300      	movs	r3, #0
}
90007ffe:	4618      	mov	r0, r3
90008000:	3710      	adds	r7, #16
90008002:	46bd      	mov	sp, r7
90008004:	bd80      	pop	{r7, pc}
	...

90008008 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
90008008:	b580      	push	{r7, lr}
9000800a:	b086      	sub	sp, #24
9000800c:	af00      	add	r7, sp, #0
9000800e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
90008010:	2182      	movs	r1, #130	@ 0x82
90008012:	4818      	ldr	r0, [pc, #96]	@ (90008074 <USBD_CDC_GetFSCfgDesc+0x6c>)
90008014:	f000 fd62 	bl	90008adc <USBD_GetEpDesc>
90008018:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
9000801a:	2101      	movs	r1, #1
9000801c:	4815      	ldr	r0, [pc, #84]	@ (90008074 <USBD_CDC_GetFSCfgDesc+0x6c>)
9000801e:	f000 fd5d 	bl	90008adc <USBD_GetEpDesc>
90008022:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
90008024:	2181      	movs	r1, #129	@ 0x81
90008026:	4813      	ldr	r0, [pc, #76]	@ (90008074 <USBD_CDC_GetFSCfgDesc+0x6c>)
90008028:	f000 fd58 	bl	90008adc <USBD_GetEpDesc>
9000802c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
9000802e:	697b      	ldr	r3, [r7, #20]
90008030:	2b00      	cmp	r3, #0
90008032:	d002      	beq.n	9000803a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
90008034:	697b      	ldr	r3, [r7, #20]
90008036:	2210      	movs	r2, #16
90008038:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
9000803a:	693b      	ldr	r3, [r7, #16]
9000803c:	2b00      	cmp	r3, #0
9000803e:	d006      	beq.n	9000804e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
90008040:	693b      	ldr	r3, [r7, #16]
90008042:	2200      	movs	r2, #0
90008044:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
90008048:	711a      	strb	r2, [r3, #4]
9000804a:	2200      	movs	r2, #0
9000804c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
9000804e:	68fb      	ldr	r3, [r7, #12]
90008050:	2b00      	cmp	r3, #0
90008052:	d006      	beq.n	90008062 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
90008054:	68fb      	ldr	r3, [r7, #12]
90008056:	2200      	movs	r2, #0
90008058:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
9000805c:	711a      	strb	r2, [r3, #4]
9000805e:	2200      	movs	r2, #0
90008060:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
90008062:	687b      	ldr	r3, [r7, #4]
90008064:	2243      	movs	r2, #67	@ 0x43
90008066:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
90008068:	4b02      	ldr	r3, [pc, #8]	@ (90008074 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
9000806a:	4618      	mov	r0, r3
9000806c:	3718      	adds	r7, #24
9000806e:	46bd      	mov	sp, r7
90008070:	bd80      	pop	{r7, pc}
90008072:	bf00      	nop
90008074:	240000b4 	.word	0x240000b4

90008078 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
90008078:	b580      	push	{r7, lr}
9000807a:	b086      	sub	sp, #24
9000807c:	af00      	add	r7, sp, #0
9000807e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
90008080:	2182      	movs	r1, #130	@ 0x82
90008082:	4818      	ldr	r0, [pc, #96]	@ (900080e4 <USBD_CDC_GetHSCfgDesc+0x6c>)
90008084:	f000 fd2a 	bl	90008adc <USBD_GetEpDesc>
90008088:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
9000808a:	2101      	movs	r1, #1
9000808c:	4815      	ldr	r0, [pc, #84]	@ (900080e4 <USBD_CDC_GetHSCfgDesc+0x6c>)
9000808e:	f000 fd25 	bl	90008adc <USBD_GetEpDesc>
90008092:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
90008094:	2181      	movs	r1, #129	@ 0x81
90008096:	4813      	ldr	r0, [pc, #76]	@ (900080e4 <USBD_CDC_GetHSCfgDesc+0x6c>)
90008098:	f000 fd20 	bl	90008adc <USBD_GetEpDesc>
9000809c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
9000809e:	697b      	ldr	r3, [r7, #20]
900080a0:	2b00      	cmp	r3, #0
900080a2:	d002      	beq.n	900080aa <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
900080a4:	697b      	ldr	r3, [r7, #20]
900080a6:	2210      	movs	r2, #16
900080a8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
900080aa:	693b      	ldr	r3, [r7, #16]
900080ac:	2b00      	cmp	r3, #0
900080ae:	d006      	beq.n	900080be <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
900080b0:	693b      	ldr	r3, [r7, #16]
900080b2:	2200      	movs	r2, #0
900080b4:	711a      	strb	r2, [r3, #4]
900080b6:	2200      	movs	r2, #0
900080b8:	f042 0202 	orr.w	r2, r2, #2
900080bc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
900080be:	68fb      	ldr	r3, [r7, #12]
900080c0:	2b00      	cmp	r3, #0
900080c2:	d006      	beq.n	900080d2 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
900080c4:	68fb      	ldr	r3, [r7, #12]
900080c6:	2200      	movs	r2, #0
900080c8:	711a      	strb	r2, [r3, #4]
900080ca:	2200      	movs	r2, #0
900080cc:	f042 0202 	orr.w	r2, r2, #2
900080d0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
900080d2:	687b      	ldr	r3, [r7, #4]
900080d4:	2243      	movs	r2, #67	@ 0x43
900080d6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
900080d8:	4b02      	ldr	r3, [pc, #8]	@ (900080e4 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
900080da:	4618      	mov	r0, r3
900080dc:	3718      	adds	r7, #24
900080de:	46bd      	mov	sp, r7
900080e0:	bd80      	pop	{r7, pc}
900080e2:	bf00      	nop
900080e4:	240000b4 	.word	0x240000b4

900080e8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
900080e8:	b580      	push	{r7, lr}
900080ea:	b086      	sub	sp, #24
900080ec:	af00      	add	r7, sp, #0
900080ee:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
900080f0:	2182      	movs	r1, #130	@ 0x82
900080f2:	4818      	ldr	r0, [pc, #96]	@ (90008154 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
900080f4:	f000 fcf2 	bl	90008adc <USBD_GetEpDesc>
900080f8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
900080fa:	2101      	movs	r1, #1
900080fc:	4815      	ldr	r0, [pc, #84]	@ (90008154 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
900080fe:	f000 fced 	bl	90008adc <USBD_GetEpDesc>
90008102:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
90008104:	2181      	movs	r1, #129	@ 0x81
90008106:	4813      	ldr	r0, [pc, #76]	@ (90008154 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
90008108:	f000 fce8 	bl	90008adc <USBD_GetEpDesc>
9000810c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
9000810e:	697b      	ldr	r3, [r7, #20]
90008110:	2b00      	cmp	r3, #0
90008112:	d002      	beq.n	9000811a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
90008114:	697b      	ldr	r3, [r7, #20]
90008116:	2210      	movs	r2, #16
90008118:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
9000811a:	693b      	ldr	r3, [r7, #16]
9000811c:	2b00      	cmp	r3, #0
9000811e:	d006      	beq.n	9000812e <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
90008120:	693b      	ldr	r3, [r7, #16]
90008122:	2200      	movs	r2, #0
90008124:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
90008128:	711a      	strb	r2, [r3, #4]
9000812a:	2200      	movs	r2, #0
9000812c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
9000812e:	68fb      	ldr	r3, [r7, #12]
90008130:	2b00      	cmp	r3, #0
90008132:	d006      	beq.n	90008142 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
90008134:	68fb      	ldr	r3, [r7, #12]
90008136:	2200      	movs	r2, #0
90008138:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
9000813c:	711a      	strb	r2, [r3, #4]
9000813e:	2200      	movs	r2, #0
90008140:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
90008142:	687b      	ldr	r3, [r7, #4]
90008144:	2243      	movs	r2, #67	@ 0x43
90008146:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
90008148:	4b02      	ldr	r3, [pc, #8]	@ (90008154 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
9000814a:	4618      	mov	r0, r3
9000814c:	3718      	adds	r7, #24
9000814e:	46bd      	mov	sp, r7
90008150:	bd80      	pop	{r7, pc}
90008152:	bf00      	nop
90008154:	240000b4 	.word	0x240000b4

90008158 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
90008158:	b480      	push	{r7}
9000815a:	b083      	sub	sp, #12
9000815c:	af00      	add	r7, sp, #0
9000815e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
90008160:	687b      	ldr	r3, [r7, #4]
90008162:	220a      	movs	r2, #10
90008164:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
90008166:	4b03      	ldr	r3, [pc, #12]	@ (90008174 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
90008168:	4618      	mov	r0, r3
9000816a:	370c      	adds	r7, #12
9000816c:	46bd      	mov	sp, r7
9000816e:	f85d 7b04 	ldr.w	r7, [sp], #4
90008172:	4770      	bx	lr
90008174:	24000070 	.word	0x24000070

90008178 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
90008178:	b480      	push	{r7}
9000817a:	b083      	sub	sp, #12
9000817c:	af00      	add	r7, sp, #0
9000817e:	6078      	str	r0, [r7, #4]
90008180:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
90008182:	683b      	ldr	r3, [r7, #0]
90008184:	2b00      	cmp	r3, #0
90008186:	d101      	bne.n	9000818c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
90008188:	2303      	movs	r3, #3
9000818a:	e009      	b.n	900081a0 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
9000818c:	687b      	ldr	r3, [r7, #4]
9000818e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
90008192:	687a      	ldr	r2, [r7, #4]
90008194:	33b0      	adds	r3, #176	@ 0xb0
90008196:	009b      	lsls	r3, r3, #2
90008198:	4413      	add	r3, r2
9000819a:	683a      	ldr	r2, [r7, #0]
9000819c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
9000819e:	2300      	movs	r3, #0
}
900081a0:	4618      	mov	r0, r3
900081a2:	370c      	adds	r7, #12
900081a4:	46bd      	mov	sp, r7
900081a6:	f85d 7b04 	ldr.w	r7, [sp], #4
900081aa:	4770      	bx	lr

900081ac <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
900081ac:	b480      	push	{r7}
900081ae:	b087      	sub	sp, #28
900081b0:	af00      	add	r7, sp, #0
900081b2:	60f8      	str	r0, [r7, #12]
900081b4:	60b9      	str	r1, [r7, #8]
900081b6:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
900081b8:	68fb      	ldr	r3, [r7, #12]
900081ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
900081be:	68fb      	ldr	r3, [r7, #12]
900081c0:	32b0      	adds	r2, #176	@ 0xb0
900081c2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
900081c6:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
900081c8:	697b      	ldr	r3, [r7, #20]
900081ca:	2b00      	cmp	r3, #0
900081cc:	d101      	bne.n	900081d2 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
900081ce:	2303      	movs	r3, #3
900081d0:	e008      	b.n	900081e4 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
900081d2:	697b      	ldr	r3, [r7, #20]
900081d4:	68ba      	ldr	r2, [r7, #8]
900081d6:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
900081da:	697b      	ldr	r3, [r7, #20]
900081dc:	687a      	ldr	r2, [r7, #4]
900081de:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
900081e2:	2300      	movs	r3, #0
}
900081e4:	4618      	mov	r0, r3
900081e6:	371c      	adds	r7, #28
900081e8:	46bd      	mov	sp, r7
900081ea:	f85d 7b04 	ldr.w	r7, [sp], #4
900081ee:	4770      	bx	lr

900081f0 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
900081f0:	b480      	push	{r7}
900081f2:	b085      	sub	sp, #20
900081f4:	af00      	add	r7, sp, #0
900081f6:	6078      	str	r0, [r7, #4]
900081f8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
900081fa:	687b      	ldr	r3, [r7, #4]
900081fc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
90008200:	687b      	ldr	r3, [r7, #4]
90008202:	32b0      	adds	r2, #176	@ 0xb0
90008204:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
90008208:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
9000820a:	68fb      	ldr	r3, [r7, #12]
9000820c:	2b00      	cmp	r3, #0
9000820e:	d101      	bne.n	90008214 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
90008210:	2303      	movs	r3, #3
90008212:	e004      	b.n	9000821e <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
90008214:	68fb      	ldr	r3, [r7, #12]
90008216:	683a      	ldr	r2, [r7, #0]
90008218:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
9000821c:	2300      	movs	r3, #0
}
9000821e:	4618      	mov	r0, r3
90008220:	3714      	adds	r7, #20
90008222:	46bd      	mov	sp, r7
90008224:	f85d 7b04 	ldr.w	r7, [sp], #4
90008228:	4770      	bx	lr
	...

9000822c <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
9000822c:	b580      	push	{r7, lr}
9000822e:	b084      	sub	sp, #16
90008230:	af00      	add	r7, sp, #0
90008232:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
90008234:	687b      	ldr	r3, [r7, #4]
90008236:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
9000823a:	687b      	ldr	r3, [r7, #4]
9000823c:	32b0      	adds	r2, #176	@ 0xb0
9000823e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
90008242:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
90008244:	2301      	movs	r3, #1
90008246:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
90008248:	68bb      	ldr	r3, [r7, #8]
9000824a:	2b00      	cmp	r3, #0
9000824c:	d101      	bne.n	90008252 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
9000824e:	2303      	movs	r3, #3
90008250:	e025      	b.n	9000829e <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
90008252:	68bb      	ldr	r3, [r7, #8]
90008254:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
90008258:	2b00      	cmp	r3, #0
9000825a:	d11f      	bne.n	9000829c <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
9000825c:	68bb      	ldr	r3, [r7, #8]
9000825e:	2201      	movs	r2, #1
90008260:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
90008264:	4b10      	ldr	r3, [pc, #64]	@ (900082a8 <USBD_CDC_TransmitPacket+0x7c>)
90008266:	781b      	ldrb	r3, [r3, #0]
90008268:	f003 020f 	and.w	r2, r3, #15
9000826c:	68bb      	ldr	r3, [r7, #8]
9000826e:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
90008272:	6878      	ldr	r0, [r7, #4]
90008274:	4613      	mov	r3, r2
90008276:	009b      	lsls	r3, r3, #2
90008278:	4413      	add	r3, r2
9000827a:	009b      	lsls	r3, r3, #2
9000827c:	4403      	add	r3, r0
9000827e:	3314      	adds	r3, #20
90008280:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
90008282:	4b09      	ldr	r3, [pc, #36]	@ (900082a8 <USBD_CDC_TransmitPacket+0x7c>)
90008284:	7819      	ldrb	r1, [r3, #0]
90008286:	68bb      	ldr	r3, [r7, #8]
90008288:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
9000828c:	68bb      	ldr	r3, [r7, #8]
9000828e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
90008292:	6878      	ldr	r0, [r7, #4]
90008294:	f7f9 f871 	bl	9000137a <USBD_LL_Transmit>

    ret = USBD_OK;
90008298:	2300      	movs	r3, #0
9000829a:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
9000829c:	7bfb      	ldrb	r3, [r7, #15]
}
9000829e:	4618      	mov	r0, r3
900082a0:	3710      	adds	r7, #16
900082a2:	46bd      	mov	sp, r7
900082a4:	bd80      	pop	{r7, pc}
900082a6:	bf00      	nop
900082a8:	240000f7 	.word	0x240000f7

900082ac <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
900082ac:	b580      	push	{r7, lr}
900082ae:	b084      	sub	sp, #16
900082b0:	af00      	add	r7, sp, #0
900082b2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
900082b4:	687b      	ldr	r3, [r7, #4]
900082b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
900082ba:	687b      	ldr	r3, [r7, #4]
900082bc:	32b0      	adds	r2, #176	@ 0xb0
900082be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
900082c2:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
900082c4:	687b      	ldr	r3, [r7, #4]
900082c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
900082ca:	687b      	ldr	r3, [r7, #4]
900082cc:	32b0      	adds	r2, #176	@ 0xb0
900082ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
900082d2:	2b00      	cmp	r3, #0
900082d4:	d101      	bne.n	900082da <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
900082d6:	2303      	movs	r3, #3
900082d8:	e018      	b.n	9000830c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
900082da:	687b      	ldr	r3, [r7, #4]
900082dc:	7c1b      	ldrb	r3, [r3, #16]
900082de:	2b00      	cmp	r3, #0
900082e0:	d10a      	bne.n	900082f8 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
900082e2:	4b0c      	ldr	r3, [pc, #48]	@ (90008314 <USBD_CDC_ReceivePacket+0x68>)
900082e4:	7819      	ldrb	r1, [r3, #0]
900082e6:	68fb      	ldr	r3, [r7, #12]
900082e8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
900082ec:	f44f 7300 	mov.w	r3, #512	@ 0x200
900082f0:	6878      	ldr	r0, [r7, #4]
900082f2:	f7f9 f863 	bl	900013bc <USBD_LL_PrepareReceive>
900082f6:	e008      	b.n	9000830a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
900082f8:	4b06      	ldr	r3, [pc, #24]	@ (90008314 <USBD_CDC_ReceivePacket+0x68>)
900082fa:	7819      	ldrb	r1, [r3, #0]
900082fc:	68fb      	ldr	r3, [r7, #12]
900082fe:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
90008302:	2340      	movs	r3, #64	@ 0x40
90008304:	6878      	ldr	r0, [r7, #4]
90008306:	f7f9 f859 	bl	900013bc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
9000830a:	2300      	movs	r3, #0
}
9000830c:	4618      	mov	r0, r3
9000830e:	3710      	adds	r7, #16
90008310:	46bd      	mov	sp, r7
90008312:	bd80      	pop	{r7, pc}
90008314:	240000f8 	.word	0x240000f8

90008318 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
90008318:	b580      	push	{r7, lr}
9000831a:	b086      	sub	sp, #24
9000831c:	af00      	add	r7, sp, #0
9000831e:	60f8      	str	r0, [r7, #12]
90008320:	60b9      	str	r1, [r7, #8]
90008322:	4613      	mov	r3, r2
90008324:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
90008326:	68fb      	ldr	r3, [r7, #12]
90008328:	2b00      	cmp	r3, #0
9000832a:	d101      	bne.n	90008330 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
9000832c:	2303      	movs	r3, #3
9000832e:	e01f      	b.n	90008370 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
90008330:	68fb      	ldr	r3, [r7, #12]
90008332:	2200      	movs	r2, #0
90008334:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
90008338:	68fb      	ldr	r3, [r7, #12]
9000833a:	2200      	movs	r2, #0
9000833c:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
90008340:	68fb      	ldr	r3, [r7, #12]
90008342:	2200      	movs	r2, #0
90008344:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
90008348:	68bb      	ldr	r3, [r7, #8]
9000834a:	2b00      	cmp	r3, #0
9000834c:	d003      	beq.n	90008356 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
9000834e:	68fb      	ldr	r3, [r7, #12]
90008350:	68ba      	ldr	r2, [r7, #8]
90008352:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
90008356:	68fb      	ldr	r3, [r7, #12]
90008358:	2201      	movs	r2, #1
9000835a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
9000835e:	68fb      	ldr	r3, [r7, #12]
90008360:	79fa      	ldrb	r2, [r7, #7]
90008362:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
90008364:	68f8      	ldr	r0, [r7, #12]
90008366:	f7f8 fed1 	bl	9000110c <USBD_LL_Init>
9000836a:	4603      	mov	r3, r0
9000836c:	75fb      	strb	r3, [r7, #23]

  return ret;
9000836e:	7dfb      	ldrb	r3, [r7, #23]
}
90008370:	4618      	mov	r0, r3
90008372:	3718      	adds	r7, #24
90008374:	46bd      	mov	sp, r7
90008376:	bd80      	pop	{r7, pc}

90008378 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
90008378:	b580      	push	{r7, lr}
9000837a:	b084      	sub	sp, #16
9000837c:	af00      	add	r7, sp, #0
9000837e:	6078      	str	r0, [r7, #4]
90008380:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
90008382:	2300      	movs	r3, #0
90008384:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
90008386:	683b      	ldr	r3, [r7, #0]
90008388:	2b00      	cmp	r3, #0
9000838a:	d101      	bne.n	90008390 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
9000838c:	2303      	movs	r3, #3
9000838e:	e025      	b.n	900083dc <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
90008390:	687b      	ldr	r3, [r7, #4]
90008392:	683a      	ldr	r2, [r7, #0]
90008394:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
90008398:	687b      	ldr	r3, [r7, #4]
9000839a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
9000839e:	687b      	ldr	r3, [r7, #4]
900083a0:	32ae      	adds	r2, #174	@ 0xae
900083a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
900083a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
900083a8:	2b00      	cmp	r3, #0
900083aa:	d00f      	beq.n	900083cc <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
900083ac:	687b      	ldr	r3, [r7, #4]
900083ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
900083b2:	687b      	ldr	r3, [r7, #4]
900083b4:	32ae      	adds	r2, #174	@ 0xae
900083b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
900083ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
900083bc:	f107 020e 	add.w	r2, r7, #14
900083c0:	4610      	mov	r0, r2
900083c2:	4798      	blx	r3
900083c4:	4602      	mov	r2, r0
900083c6:	687b      	ldr	r3, [r7, #4]
900083c8:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
900083cc:	687b      	ldr	r3, [r7, #4]
900083ce:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
900083d2:	1c5a      	adds	r2, r3, #1
900083d4:	687b      	ldr	r3, [r7, #4]
900083d6:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
900083da:	2300      	movs	r3, #0
}
900083dc:	4618      	mov	r0, r3
900083de:	3710      	adds	r7, #16
900083e0:	46bd      	mov	sp, r7
900083e2:	bd80      	pop	{r7, pc}

900083e4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
900083e4:	b580      	push	{r7, lr}
900083e6:	b082      	sub	sp, #8
900083e8:	af00      	add	r7, sp, #0
900083ea:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
900083ec:	6878      	ldr	r0, [r7, #4]
900083ee:	f7f8 fedb 	bl	900011a8 <USBD_LL_Start>
900083f2:	4603      	mov	r3, r0
}
900083f4:	4618      	mov	r0, r3
900083f6:	3708      	adds	r7, #8
900083f8:	46bd      	mov	sp, r7
900083fa:	bd80      	pop	{r7, pc}

900083fc <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
900083fc:	b480      	push	{r7}
900083fe:	b083      	sub	sp, #12
90008400:	af00      	add	r7, sp, #0
90008402:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
90008404:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
90008406:	4618      	mov	r0, r3
90008408:	370c      	adds	r7, #12
9000840a:	46bd      	mov	sp, r7
9000840c:	f85d 7b04 	ldr.w	r7, [sp], #4
90008410:	4770      	bx	lr

90008412 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
90008412:	b580      	push	{r7, lr}
90008414:	b084      	sub	sp, #16
90008416:	af00      	add	r7, sp, #0
90008418:	6078      	str	r0, [r7, #4]
9000841a:	460b      	mov	r3, r1
9000841c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
9000841e:	2300      	movs	r3, #0
90008420:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
90008422:	687b      	ldr	r3, [r7, #4]
90008424:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
90008428:	2b00      	cmp	r3, #0
9000842a:	d009      	beq.n	90008440 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
9000842c:	687b      	ldr	r3, [r7, #4]
9000842e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
90008432:	681b      	ldr	r3, [r3, #0]
90008434:	78fa      	ldrb	r2, [r7, #3]
90008436:	4611      	mov	r1, r2
90008438:	6878      	ldr	r0, [r7, #4]
9000843a:	4798      	blx	r3
9000843c:	4603      	mov	r3, r0
9000843e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
90008440:	7bfb      	ldrb	r3, [r7, #15]
}
90008442:	4618      	mov	r0, r3
90008444:	3710      	adds	r7, #16
90008446:	46bd      	mov	sp, r7
90008448:	bd80      	pop	{r7, pc}

9000844a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
9000844a:	b580      	push	{r7, lr}
9000844c:	b084      	sub	sp, #16
9000844e:	af00      	add	r7, sp, #0
90008450:	6078      	str	r0, [r7, #4]
90008452:	460b      	mov	r3, r1
90008454:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
90008456:	2300      	movs	r3, #0
90008458:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
9000845a:	687b      	ldr	r3, [r7, #4]
9000845c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
90008460:	685b      	ldr	r3, [r3, #4]
90008462:	78fa      	ldrb	r2, [r7, #3]
90008464:	4611      	mov	r1, r2
90008466:	6878      	ldr	r0, [r7, #4]
90008468:	4798      	blx	r3
9000846a:	4603      	mov	r3, r0
9000846c:	2b00      	cmp	r3, #0
9000846e:	d001      	beq.n	90008474 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
90008470:	2303      	movs	r3, #3
90008472:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
90008474:	7bfb      	ldrb	r3, [r7, #15]
}
90008476:	4618      	mov	r0, r3
90008478:	3710      	adds	r7, #16
9000847a:	46bd      	mov	sp, r7
9000847c:	bd80      	pop	{r7, pc}

9000847e <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
9000847e:	b580      	push	{r7, lr}
90008480:	b084      	sub	sp, #16
90008482:	af00      	add	r7, sp, #0
90008484:	6078      	str	r0, [r7, #4]
90008486:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
90008488:	687b      	ldr	r3, [r7, #4]
9000848a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
9000848e:	6839      	ldr	r1, [r7, #0]
90008490:	4618      	mov	r0, r3
90008492:	f001 f922 	bl	900096da <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
90008496:	687b      	ldr	r3, [r7, #4]
90008498:	2201      	movs	r2, #1
9000849a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
9000849e:	687b      	ldr	r3, [r7, #4]
900084a0:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
900084a4:	461a      	mov	r2, r3
900084a6:	687b      	ldr	r3, [r7, #4]
900084a8:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
900084ac:	687b      	ldr	r3, [r7, #4]
900084ae:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
900084b2:	f003 031f 	and.w	r3, r3, #31
900084b6:	2b02      	cmp	r3, #2
900084b8:	d01a      	beq.n	900084f0 <USBD_LL_SetupStage+0x72>
900084ba:	2b02      	cmp	r3, #2
900084bc:	d822      	bhi.n	90008504 <USBD_LL_SetupStage+0x86>
900084be:	2b00      	cmp	r3, #0
900084c0:	d002      	beq.n	900084c8 <USBD_LL_SetupStage+0x4a>
900084c2:	2b01      	cmp	r3, #1
900084c4:	d00a      	beq.n	900084dc <USBD_LL_SetupStage+0x5e>
900084c6:	e01d      	b.n	90008504 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
900084c8:	687b      	ldr	r3, [r7, #4]
900084ca:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
900084ce:	4619      	mov	r1, r3
900084d0:	6878      	ldr	r0, [r7, #4]
900084d2:	f000 fb77 	bl	90008bc4 <USBD_StdDevReq>
900084d6:	4603      	mov	r3, r0
900084d8:	73fb      	strb	r3, [r7, #15]
      break;
900084da:	e020      	b.n	9000851e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
900084dc:	687b      	ldr	r3, [r7, #4]
900084de:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
900084e2:	4619      	mov	r1, r3
900084e4:	6878      	ldr	r0, [r7, #4]
900084e6:	f000 fbdf 	bl	90008ca8 <USBD_StdItfReq>
900084ea:	4603      	mov	r3, r0
900084ec:	73fb      	strb	r3, [r7, #15]
      break;
900084ee:	e016      	b.n	9000851e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
900084f0:	687b      	ldr	r3, [r7, #4]
900084f2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
900084f6:	4619      	mov	r1, r3
900084f8:	6878      	ldr	r0, [r7, #4]
900084fa:	f000 fc41 	bl	90008d80 <USBD_StdEPReq>
900084fe:	4603      	mov	r3, r0
90008500:	73fb      	strb	r3, [r7, #15]
      break;
90008502:	e00c      	b.n	9000851e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
90008504:	687b      	ldr	r3, [r7, #4]
90008506:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
9000850a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
9000850e:	b2db      	uxtb	r3, r3
90008510:	4619      	mov	r1, r3
90008512:	6878      	ldr	r0, [r7, #4]
90008514:	f7f8 fea8 	bl	90001268 <USBD_LL_StallEP>
90008518:	4603      	mov	r3, r0
9000851a:	73fb      	strb	r3, [r7, #15]
      break;
9000851c:	bf00      	nop
  }

  return ret;
9000851e:	7bfb      	ldrb	r3, [r7, #15]
}
90008520:	4618      	mov	r0, r3
90008522:	3710      	adds	r7, #16
90008524:	46bd      	mov	sp, r7
90008526:	bd80      	pop	{r7, pc}

90008528 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
90008528:	b580      	push	{r7, lr}
9000852a:	b086      	sub	sp, #24
9000852c:	af00      	add	r7, sp, #0
9000852e:	60f8      	str	r0, [r7, #12]
90008530:	460b      	mov	r3, r1
90008532:	607a      	str	r2, [r7, #4]
90008534:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
90008536:	2300      	movs	r3, #0
90008538:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
9000853a:	7afb      	ldrb	r3, [r7, #11]
9000853c:	2b00      	cmp	r3, #0
9000853e:	d177      	bne.n	90008630 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
90008540:	68fb      	ldr	r3, [r7, #12]
90008542:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
90008546:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
90008548:	68fb      	ldr	r3, [r7, #12]
9000854a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
9000854e:	2b03      	cmp	r3, #3
90008550:	f040 80a1 	bne.w	90008696 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
90008554:	693b      	ldr	r3, [r7, #16]
90008556:	685b      	ldr	r3, [r3, #4]
90008558:	693a      	ldr	r2, [r7, #16]
9000855a:	8992      	ldrh	r2, [r2, #12]
9000855c:	4293      	cmp	r3, r2
9000855e:	d91c      	bls.n	9000859a <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
90008560:	693b      	ldr	r3, [r7, #16]
90008562:	685b      	ldr	r3, [r3, #4]
90008564:	693a      	ldr	r2, [r7, #16]
90008566:	8992      	ldrh	r2, [r2, #12]
90008568:	1a9a      	subs	r2, r3, r2
9000856a:	693b      	ldr	r3, [r7, #16]
9000856c:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
9000856e:	693b      	ldr	r3, [r7, #16]
90008570:	691b      	ldr	r3, [r3, #16]
90008572:	693a      	ldr	r2, [r7, #16]
90008574:	8992      	ldrh	r2, [r2, #12]
90008576:	441a      	add	r2, r3
90008578:	693b      	ldr	r3, [r7, #16]
9000857a:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
9000857c:	693b      	ldr	r3, [r7, #16]
9000857e:	6919      	ldr	r1, [r3, #16]
90008580:	693b      	ldr	r3, [r7, #16]
90008582:	899b      	ldrh	r3, [r3, #12]
90008584:	461a      	mov	r2, r3
90008586:	693b      	ldr	r3, [r7, #16]
90008588:	685b      	ldr	r3, [r3, #4]
9000858a:	4293      	cmp	r3, r2
9000858c:	bf38      	it	cc
9000858e:	4613      	movcc	r3, r2
90008590:	461a      	mov	r2, r3
90008592:	68f8      	ldr	r0, [r7, #12]
90008594:	f001 f9a6 	bl	900098e4 <USBD_CtlContinueRx>
90008598:	e07d      	b.n	90008696 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
9000859a:	68fb      	ldr	r3, [r7, #12]
9000859c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
900085a0:	f003 031f 	and.w	r3, r3, #31
900085a4:	2b02      	cmp	r3, #2
900085a6:	d014      	beq.n	900085d2 <USBD_LL_DataOutStage+0xaa>
900085a8:	2b02      	cmp	r3, #2
900085aa:	d81d      	bhi.n	900085e8 <USBD_LL_DataOutStage+0xc0>
900085ac:	2b00      	cmp	r3, #0
900085ae:	d002      	beq.n	900085b6 <USBD_LL_DataOutStage+0x8e>
900085b0:	2b01      	cmp	r3, #1
900085b2:	d003      	beq.n	900085bc <USBD_LL_DataOutStage+0x94>
900085b4:	e018      	b.n	900085e8 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
900085b6:	2300      	movs	r3, #0
900085b8:	75bb      	strb	r3, [r7, #22]
            break;
900085ba:	e018      	b.n	900085ee <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
900085bc:	68fb      	ldr	r3, [r7, #12]
900085be:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
900085c2:	b2db      	uxtb	r3, r3
900085c4:	4619      	mov	r1, r3
900085c6:	68f8      	ldr	r0, [r7, #12]
900085c8:	f000 fa6e 	bl	90008aa8 <USBD_CoreFindIF>
900085cc:	4603      	mov	r3, r0
900085ce:	75bb      	strb	r3, [r7, #22]
            break;
900085d0:	e00d      	b.n	900085ee <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
900085d2:	68fb      	ldr	r3, [r7, #12]
900085d4:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
900085d8:	b2db      	uxtb	r3, r3
900085da:	4619      	mov	r1, r3
900085dc:	68f8      	ldr	r0, [r7, #12]
900085de:	f000 fa70 	bl	90008ac2 <USBD_CoreFindEP>
900085e2:	4603      	mov	r3, r0
900085e4:	75bb      	strb	r3, [r7, #22]
            break;
900085e6:	e002      	b.n	900085ee <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
900085e8:	2300      	movs	r3, #0
900085ea:	75bb      	strb	r3, [r7, #22]
            break;
900085ec:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
900085ee:	7dbb      	ldrb	r3, [r7, #22]
900085f0:	2b00      	cmp	r3, #0
900085f2:	d119      	bne.n	90008628 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
900085f4:	68fb      	ldr	r3, [r7, #12]
900085f6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
900085fa:	b2db      	uxtb	r3, r3
900085fc:	2b03      	cmp	r3, #3
900085fe:	d113      	bne.n	90008628 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
90008600:	7dba      	ldrb	r2, [r7, #22]
90008602:	68fb      	ldr	r3, [r7, #12]
90008604:	32ae      	adds	r2, #174	@ 0xae
90008606:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
9000860a:	691b      	ldr	r3, [r3, #16]
9000860c:	2b00      	cmp	r3, #0
9000860e:	d00b      	beq.n	90008628 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
90008610:	7dba      	ldrb	r2, [r7, #22]
90008612:	68fb      	ldr	r3, [r7, #12]
90008614:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
90008618:	7dba      	ldrb	r2, [r7, #22]
9000861a:	68fb      	ldr	r3, [r7, #12]
9000861c:	32ae      	adds	r2, #174	@ 0xae
9000861e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
90008622:	691b      	ldr	r3, [r3, #16]
90008624:	68f8      	ldr	r0, [r7, #12]
90008626:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
90008628:	68f8      	ldr	r0, [r7, #12]
9000862a:	f001 f96c 	bl	90009906 <USBD_CtlSendStatus>
9000862e:	e032      	b.n	90008696 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
90008630:	7afb      	ldrb	r3, [r7, #11]
90008632:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
90008636:	b2db      	uxtb	r3, r3
90008638:	4619      	mov	r1, r3
9000863a:	68f8      	ldr	r0, [r7, #12]
9000863c:	f000 fa41 	bl	90008ac2 <USBD_CoreFindEP>
90008640:	4603      	mov	r3, r0
90008642:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
90008644:	7dbb      	ldrb	r3, [r7, #22]
90008646:	2bff      	cmp	r3, #255	@ 0xff
90008648:	d025      	beq.n	90008696 <USBD_LL_DataOutStage+0x16e>
9000864a:	7dbb      	ldrb	r3, [r7, #22]
9000864c:	2b00      	cmp	r3, #0
9000864e:	d122      	bne.n	90008696 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
90008650:	68fb      	ldr	r3, [r7, #12]
90008652:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
90008656:	b2db      	uxtb	r3, r3
90008658:	2b03      	cmp	r3, #3
9000865a:	d117      	bne.n	9000868c <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
9000865c:	7dba      	ldrb	r2, [r7, #22]
9000865e:	68fb      	ldr	r3, [r7, #12]
90008660:	32ae      	adds	r2, #174	@ 0xae
90008662:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
90008666:	699b      	ldr	r3, [r3, #24]
90008668:	2b00      	cmp	r3, #0
9000866a:	d00f      	beq.n	9000868c <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
9000866c:	7dba      	ldrb	r2, [r7, #22]
9000866e:	68fb      	ldr	r3, [r7, #12]
90008670:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
90008674:	7dba      	ldrb	r2, [r7, #22]
90008676:	68fb      	ldr	r3, [r7, #12]
90008678:	32ae      	adds	r2, #174	@ 0xae
9000867a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
9000867e:	699b      	ldr	r3, [r3, #24]
90008680:	7afa      	ldrb	r2, [r7, #11]
90008682:	4611      	mov	r1, r2
90008684:	68f8      	ldr	r0, [r7, #12]
90008686:	4798      	blx	r3
90008688:	4603      	mov	r3, r0
9000868a:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
9000868c:	7dfb      	ldrb	r3, [r7, #23]
9000868e:	2b00      	cmp	r3, #0
90008690:	d001      	beq.n	90008696 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
90008692:	7dfb      	ldrb	r3, [r7, #23]
90008694:	e000      	b.n	90008698 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
90008696:	2300      	movs	r3, #0
}
90008698:	4618      	mov	r0, r3
9000869a:	3718      	adds	r7, #24
9000869c:	46bd      	mov	sp, r7
9000869e:	bd80      	pop	{r7, pc}

900086a0 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
900086a0:	b580      	push	{r7, lr}
900086a2:	b086      	sub	sp, #24
900086a4:	af00      	add	r7, sp, #0
900086a6:	60f8      	str	r0, [r7, #12]
900086a8:	460b      	mov	r3, r1
900086aa:	607a      	str	r2, [r7, #4]
900086ac:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
900086ae:	7afb      	ldrb	r3, [r7, #11]
900086b0:	2b00      	cmp	r3, #0
900086b2:	d178      	bne.n	900087a6 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
900086b4:	68fb      	ldr	r3, [r7, #12]
900086b6:	3314      	adds	r3, #20
900086b8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
900086ba:	68fb      	ldr	r3, [r7, #12]
900086bc:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
900086c0:	2b02      	cmp	r3, #2
900086c2:	d163      	bne.n	9000878c <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
900086c4:	693b      	ldr	r3, [r7, #16]
900086c6:	685b      	ldr	r3, [r3, #4]
900086c8:	693a      	ldr	r2, [r7, #16]
900086ca:	8992      	ldrh	r2, [r2, #12]
900086cc:	4293      	cmp	r3, r2
900086ce:	d91c      	bls.n	9000870a <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
900086d0:	693b      	ldr	r3, [r7, #16]
900086d2:	685b      	ldr	r3, [r3, #4]
900086d4:	693a      	ldr	r2, [r7, #16]
900086d6:	8992      	ldrh	r2, [r2, #12]
900086d8:	1a9a      	subs	r2, r3, r2
900086da:	693b      	ldr	r3, [r7, #16]
900086dc:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
900086de:	693b      	ldr	r3, [r7, #16]
900086e0:	691b      	ldr	r3, [r3, #16]
900086e2:	693a      	ldr	r2, [r7, #16]
900086e4:	8992      	ldrh	r2, [r2, #12]
900086e6:	441a      	add	r2, r3
900086e8:	693b      	ldr	r3, [r7, #16]
900086ea:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
900086ec:	693b      	ldr	r3, [r7, #16]
900086ee:	6919      	ldr	r1, [r3, #16]
900086f0:	693b      	ldr	r3, [r7, #16]
900086f2:	685b      	ldr	r3, [r3, #4]
900086f4:	461a      	mov	r2, r3
900086f6:	68f8      	ldr	r0, [r7, #12]
900086f8:	f001 f8c2 	bl	90009880 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
900086fc:	2300      	movs	r3, #0
900086fe:	2200      	movs	r2, #0
90008700:	2100      	movs	r1, #0
90008702:	68f8      	ldr	r0, [r7, #12]
90008704:	f7f8 fe5a 	bl	900013bc <USBD_LL_PrepareReceive>
90008708:	e040      	b.n	9000878c <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
9000870a:	693b      	ldr	r3, [r7, #16]
9000870c:	899b      	ldrh	r3, [r3, #12]
9000870e:	461a      	mov	r2, r3
90008710:	693b      	ldr	r3, [r7, #16]
90008712:	685b      	ldr	r3, [r3, #4]
90008714:	429a      	cmp	r2, r3
90008716:	d11c      	bne.n	90008752 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
90008718:	693b      	ldr	r3, [r7, #16]
9000871a:	681b      	ldr	r3, [r3, #0]
9000871c:	693a      	ldr	r2, [r7, #16]
9000871e:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
90008720:	4293      	cmp	r3, r2
90008722:	d316      	bcc.n	90008752 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
90008724:	693b      	ldr	r3, [r7, #16]
90008726:	681a      	ldr	r2, [r3, #0]
90008728:	68fb      	ldr	r3, [r7, #12]
9000872a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
9000872e:	429a      	cmp	r2, r3
90008730:	d20f      	bcs.n	90008752 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
90008732:	2200      	movs	r2, #0
90008734:	2100      	movs	r1, #0
90008736:	68f8      	ldr	r0, [r7, #12]
90008738:	f001 f8a2 	bl	90009880 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
9000873c:	68fb      	ldr	r3, [r7, #12]
9000873e:	2200      	movs	r2, #0
90008740:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
90008744:	2300      	movs	r3, #0
90008746:	2200      	movs	r2, #0
90008748:	2100      	movs	r1, #0
9000874a:	68f8      	ldr	r0, [r7, #12]
9000874c:	f7f8 fe36 	bl	900013bc <USBD_LL_PrepareReceive>
90008750:	e01c      	b.n	9000878c <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
90008752:	68fb      	ldr	r3, [r7, #12]
90008754:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
90008758:	b2db      	uxtb	r3, r3
9000875a:	2b03      	cmp	r3, #3
9000875c:	d10f      	bne.n	9000877e <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
9000875e:	68fb      	ldr	r3, [r7, #12]
90008760:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
90008764:	68db      	ldr	r3, [r3, #12]
90008766:	2b00      	cmp	r3, #0
90008768:	d009      	beq.n	9000877e <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
9000876a:	68fb      	ldr	r3, [r7, #12]
9000876c:	2200      	movs	r2, #0
9000876e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
90008772:	68fb      	ldr	r3, [r7, #12]
90008774:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
90008778:	68db      	ldr	r3, [r3, #12]
9000877a:	68f8      	ldr	r0, [r7, #12]
9000877c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
9000877e:	2180      	movs	r1, #128	@ 0x80
90008780:	68f8      	ldr	r0, [r7, #12]
90008782:	f7f8 fd71 	bl	90001268 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
90008786:	68f8      	ldr	r0, [r7, #12]
90008788:	f001 f8d0 	bl	9000992c <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
9000878c:	68fb      	ldr	r3, [r7, #12]
9000878e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
90008792:	2b00      	cmp	r3, #0
90008794:	d03a      	beq.n	9000880c <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
90008796:	68f8      	ldr	r0, [r7, #12]
90008798:	f7ff fe30 	bl	900083fc <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
9000879c:	68fb      	ldr	r3, [r7, #12]
9000879e:	2200      	movs	r2, #0
900087a0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
900087a4:	e032      	b.n	9000880c <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
900087a6:	7afb      	ldrb	r3, [r7, #11]
900087a8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
900087ac:	b2db      	uxtb	r3, r3
900087ae:	4619      	mov	r1, r3
900087b0:	68f8      	ldr	r0, [r7, #12]
900087b2:	f000 f986 	bl	90008ac2 <USBD_CoreFindEP>
900087b6:	4603      	mov	r3, r0
900087b8:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
900087ba:	7dfb      	ldrb	r3, [r7, #23]
900087bc:	2bff      	cmp	r3, #255	@ 0xff
900087be:	d025      	beq.n	9000880c <USBD_LL_DataInStage+0x16c>
900087c0:	7dfb      	ldrb	r3, [r7, #23]
900087c2:	2b00      	cmp	r3, #0
900087c4:	d122      	bne.n	9000880c <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
900087c6:	68fb      	ldr	r3, [r7, #12]
900087c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
900087cc:	b2db      	uxtb	r3, r3
900087ce:	2b03      	cmp	r3, #3
900087d0:	d11c      	bne.n	9000880c <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
900087d2:	7dfa      	ldrb	r2, [r7, #23]
900087d4:	68fb      	ldr	r3, [r7, #12]
900087d6:	32ae      	adds	r2, #174	@ 0xae
900087d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
900087dc:	695b      	ldr	r3, [r3, #20]
900087de:	2b00      	cmp	r3, #0
900087e0:	d014      	beq.n	9000880c <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
900087e2:	7dfa      	ldrb	r2, [r7, #23]
900087e4:	68fb      	ldr	r3, [r7, #12]
900087e6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
900087ea:	7dfa      	ldrb	r2, [r7, #23]
900087ec:	68fb      	ldr	r3, [r7, #12]
900087ee:	32ae      	adds	r2, #174	@ 0xae
900087f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
900087f4:	695b      	ldr	r3, [r3, #20]
900087f6:	7afa      	ldrb	r2, [r7, #11]
900087f8:	4611      	mov	r1, r2
900087fa:	68f8      	ldr	r0, [r7, #12]
900087fc:	4798      	blx	r3
900087fe:	4603      	mov	r3, r0
90008800:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
90008802:	7dbb      	ldrb	r3, [r7, #22]
90008804:	2b00      	cmp	r3, #0
90008806:	d001      	beq.n	9000880c <USBD_LL_DataInStage+0x16c>
          {
            return ret;
90008808:	7dbb      	ldrb	r3, [r7, #22]
9000880a:	e000      	b.n	9000880e <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
9000880c:	2300      	movs	r3, #0
}
9000880e:	4618      	mov	r0, r3
90008810:	3718      	adds	r7, #24
90008812:	46bd      	mov	sp, r7
90008814:	bd80      	pop	{r7, pc}

90008816 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
90008816:	b580      	push	{r7, lr}
90008818:	b084      	sub	sp, #16
9000881a:	af00      	add	r7, sp, #0
9000881c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
9000881e:	2300      	movs	r3, #0
90008820:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
90008822:	687b      	ldr	r3, [r7, #4]
90008824:	2201      	movs	r2, #1
90008826:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
9000882a:	687b      	ldr	r3, [r7, #4]
9000882c:	2200      	movs	r2, #0
9000882e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
90008832:	687b      	ldr	r3, [r7, #4]
90008834:	2200      	movs	r2, #0
90008836:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
90008838:	687b      	ldr	r3, [r7, #4]
9000883a:	2200      	movs	r2, #0
9000883c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
90008840:	687b      	ldr	r3, [r7, #4]
90008842:	2200      	movs	r2, #0
90008844:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
90008848:	687b      	ldr	r3, [r7, #4]
9000884a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
9000884e:	2b00      	cmp	r3, #0
90008850:	d014      	beq.n	9000887c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
90008852:	687b      	ldr	r3, [r7, #4]
90008854:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
90008858:	685b      	ldr	r3, [r3, #4]
9000885a:	2b00      	cmp	r3, #0
9000885c:	d00e      	beq.n	9000887c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
9000885e:	687b      	ldr	r3, [r7, #4]
90008860:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
90008864:	685b      	ldr	r3, [r3, #4]
90008866:	687a      	ldr	r2, [r7, #4]
90008868:	6852      	ldr	r2, [r2, #4]
9000886a:	b2d2      	uxtb	r2, r2
9000886c:	4611      	mov	r1, r2
9000886e:	6878      	ldr	r0, [r7, #4]
90008870:	4798      	blx	r3
90008872:	4603      	mov	r3, r0
90008874:	2b00      	cmp	r3, #0
90008876:	d001      	beq.n	9000887c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
90008878:	2303      	movs	r3, #3
9000887a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
9000887c:	2340      	movs	r3, #64	@ 0x40
9000887e:	2200      	movs	r2, #0
90008880:	2100      	movs	r1, #0
90008882:	6878      	ldr	r0, [r7, #4]
90008884:	f7f8 fcab 	bl	900011de <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
90008888:	687b      	ldr	r3, [r7, #4]
9000888a:	2201      	movs	r2, #1
9000888c:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
90008890:	687b      	ldr	r3, [r7, #4]
90008892:	2240      	movs	r2, #64	@ 0x40
90008894:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
90008898:	2340      	movs	r3, #64	@ 0x40
9000889a:	2200      	movs	r2, #0
9000889c:	2180      	movs	r1, #128	@ 0x80
9000889e:	6878      	ldr	r0, [r7, #4]
900088a0:	f7f8 fc9d 	bl	900011de <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
900088a4:	687b      	ldr	r3, [r7, #4]
900088a6:	2201      	movs	r2, #1
900088a8:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
900088ac:	687b      	ldr	r3, [r7, #4]
900088ae:	2240      	movs	r2, #64	@ 0x40
900088b0:	841a      	strh	r2, [r3, #32]

  return ret;
900088b2:	7bfb      	ldrb	r3, [r7, #15]
}
900088b4:	4618      	mov	r0, r3
900088b6:	3710      	adds	r7, #16
900088b8:	46bd      	mov	sp, r7
900088ba:	bd80      	pop	{r7, pc}

900088bc <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
900088bc:	b480      	push	{r7}
900088be:	b083      	sub	sp, #12
900088c0:	af00      	add	r7, sp, #0
900088c2:	6078      	str	r0, [r7, #4]
900088c4:	460b      	mov	r3, r1
900088c6:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
900088c8:	687b      	ldr	r3, [r7, #4]
900088ca:	78fa      	ldrb	r2, [r7, #3]
900088cc:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
900088ce:	2300      	movs	r3, #0
}
900088d0:	4618      	mov	r0, r3
900088d2:	370c      	adds	r7, #12
900088d4:	46bd      	mov	sp, r7
900088d6:	f85d 7b04 	ldr.w	r7, [sp], #4
900088da:	4770      	bx	lr

900088dc <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
900088dc:	b480      	push	{r7}
900088de:	b083      	sub	sp, #12
900088e0:	af00      	add	r7, sp, #0
900088e2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
900088e4:	687b      	ldr	r3, [r7, #4]
900088e6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
900088ea:	b2db      	uxtb	r3, r3
900088ec:	2b04      	cmp	r3, #4
900088ee:	d006      	beq.n	900088fe <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
900088f0:	687b      	ldr	r3, [r7, #4]
900088f2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
900088f6:	b2da      	uxtb	r2, r3
900088f8:	687b      	ldr	r3, [r7, #4]
900088fa:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
900088fe:	687b      	ldr	r3, [r7, #4]
90008900:	2204      	movs	r2, #4
90008902:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
90008906:	2300      	movs	r3, #0
}
90008908:	4618      	mov	r0, r3
9000890a:	370c      	adds	r7, #12
9000890c:	46bd      	mov	sp, r7
9000890e:	f85d 7b04 	ldr.w	r7, [sp], #4
90008912:	4770      	bx	lr

90008914 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
90008914:	b480      	push	{r7}
90008916:	b083      	sub	sp, #12
90008918:	af00      	add	r7, sp, #0
9000891a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
9000891c:	687b      	ldr	r3, [r7, #4]
9000891e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
90008922:	b2db      	uxtb	r3, r3
90008924:	2b04      	cmp	r3, #4
90008926:	d106      	bne.n	90008936 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
90008928:	687b      	ldr	r3, [r7, #4]
9000892a:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
9000892e:	b2da      	uxtb	r2, r3
90008930:	687b      	ldr	r3, [r7, #4]
90008932:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
90008936:	2300      	movs	r3, #0
}
90008938:	4618      	mov	r0, r3
9000893a:	370c      	adds	r7, #12
9000893c:	46bd      	mov	sp, r7
9000893e:	f85d 7b04 	ldr.w	r7, [sp], #4
90008942:	4770      	bx	lr

90008944 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
90008944:	b580      	push	{r7, lr}
90008946:	b082      	sub	sp, #8
90008948:	af00      	add	r7, sp, #0
9000894a:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
9000894c:	687b      	ldr	r3, [r7, #4]
9000894e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
90008952:	b2db      	uxtb	r3, r3
90008954:	2b03      	cmp	r3, #3
90008956:	d110      	bne.n	9000897a <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
90008958:	687b      	ldr	r3, [r7, #4]
9000895a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
9000895e:	2b00      	cmp	r3, #0
90008960:	d00b      	beq.n	9000897a <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
90008962:	687b      	ldr	r3, [r7, #4]
90008964:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
90008968:	69db      	ldr	r3, [r3, #28]
9000896a:	2b00      	cmp	r3, #0
9000896c:	d005      	beq.n	9000897a <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
9000896e:	687b      	ldr	r3, [r7, #4]
90008970:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
90008974:	69db      	ldr	r3, [r3, #28]
90008976:	6878      	ldr	r0, [r7, #4]
90008978:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
9000897a:	2300      	movs	r3, #0
}
9000897c:	4618      	mov	r0, r3
9000897e:	3708      	adds	r7, #8
90008980:	46bd      	mov	sp, r7
90008982:	bd80      	pop	{r7, pc}

90008984 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
90008984:	b580      	push	{r7, lr}
90008986:	b082      	sub	sp, #8
90008988:	af00      	add	r7, sp, #0
9000898a:	6078      	str	r0, [r7, #4]
9000898c:	460b      	mov	r3, r1
9000898e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
90008990:	687b      	ldr	r3, [r7, #4]
90008992:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
90008996:	687b      	ldr	r3, [r7, #4]
90008998:	32ae      	adds	r2, #174	@ 0xae
9000899a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
9000899e:	2b00      	cmp	r3, #0
900089a0:	d101      	bne.n	900089a6 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
900089a2:	2303      	movs	r3, #3
900089a4:	e01c      	b.n	900089e0 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
900089a6:	687b      	ldr	r3, [r7, #4]
900089a8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
900089ac:	b2db      	uxtb	r3, r3
900089ae:	2b03      	cmp	r3, #3
900089b0:	d115      	bne.n	900089de <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
900089b2:	687b      	ldr	r3, [r7, #4]
900089b4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
900089b8:	687b      	ldr	r3, [r7, #4]
900089ba:	32ae      	adds	r2, #174	@ 0xae
900089bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
900089c0:	6a1b      	ldr	r3, [r3, #32]
900089c2:	2b00      	cmp	r3, #0
900089c4:	d00b      	beq.n	900089de <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
900089c6:	687b      	ldr	r3, [r7, #4]
900089c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
900089cc:	687b      	ldr	r3, [r7, #4]
900089ce:	32ae      	adds	r2, #174	@ 0xae
900089d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
900089d4:	6a1b      	ldr	r3, [r3, #32]
900089d6:	78fa      	ldrb	r2, [r7, #3]
900089d8:	4611      	mov	r1, r2
900089da:	6878      	ldr	r0, [r7, #4]
900089dc:	4798      	blx	r3
    }
  }

  return USBD_OK;
900089de:	2300      	movs	r3, #0
}
900089e0:	4618      	mov	r0, r3
900089e2:	3708      	adds	r7, #8
900089e4:	46bd      	mov	sp, r7
900089e6:	bd80      	pop	{r7, pc}

900089e8 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
900089e8:	b580      	push	{r7, lr}
900089ea:	b082      	sub	sp, #8
900089ec:	af00      	add	r7, sp, #0
900089ee:	6078      	str	r0, [r7, #4]
900089f0:	460b      	mov	r3, r1
900089f2:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
900089f4:	687b      	ldr	r3, [r7, #4]
900089f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
900089fa:	687b      	ldr	r3, [r7, #4]
900089fc:	32ae      	adds	r2, #174	@ 0xae
900089fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
90008a02:	2b00      	cmp	r3, #0
90008a04:	d101      	bne.n	90008a0a <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
90008a06:	2303      	movs	r3, #3
90008a08:	e01c      	b.n	90008a44 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
90008a0a:	687b      	ldr	r3, [r7, #4]
90008a0c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
90008a10:	b2db      	uxtb	r3, r3
90008a12:	2b03      	cmp	r3, #3
90008a14:	d115      	bne.n	90008a42 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
90008a16:	687b      	ldr	r3, [r7, #4]
90008a18:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
90008a1c:	687b      	ldr	r3, [r7, #4]
90008a1e:	32ae      	adds	r2, #174	@ 0xae
90008a20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
90008a24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
90008a26:	2b00      	cmp	r3, #0
90008a28:	d00b      	beq.n	90008a42 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
90008a2a:	687b      	ldr	r3, [r7, #4]
90008a2c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
90008a30:	687b      	ldr	r3, [r7, #4]
90008a32:	32ae      	adds	r2, #174	@ 0xae
90008a34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
90008a38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
90008a3a:	78fa      	ldrb	r2, [r7, #3]
90008a3c:	4611      	mov	r1, r2
90008a3e:	6878      	ldr	r0, [r7, #4]
90008a40:	4798      	blx	r3
    }
  }

  return USBD_OK;
90008a42:	2300      	movs	r3, #0
}
90008a44:	4618      	mov	r0, r3
90008a46:	3708      	adds	r7, #8
90008a48:	46bd      	mov	sp, r7
90008a4a:	bd80      	pop	{r7, pc}

90008a4c <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
90008a4c:	b480      	push	{r7}
90008a4e:	b083      	sub	sp, #12
90008a50:	af00      	add	r7, sp, #0
90008a52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
90008a54:	2300      	movs	r3, #0
}
90008a56:	4618      	mov	r0, r3
90008a58:	370c      	adds	r7, #12
90008a5a:	46bd      	mov	sp, r7
90008a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
90008a60:	4770      	bx	lr

90008a62 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
90008a62:	b580      	push	{r7, lr}
90008a64:	b084      	sub	sp, #16
90008a66:	af00      	add	r7, sp, #0
90008a68:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
90008a6a:	2300      	movs	r3, #0
90008a6c:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
90008a6e:	687b      	ldr	r3, [r7, #4]
90008a70:	2201      	movs	r2, #1
90008a72:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
90008a76:	687b      	ldr	r3, [r7, #4]
90008a78:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
90008a7c:	2b00      	cmp	r3, #0
90008a7e:	d00e      	beq.n	90008a9e <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
90008a80:	687b      	ldr	r3, [r7, #4]
90008a82:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
90008a86:	685b      	ldr	r3, [r3, #4]
90008a88:	687a      	ldr	r2, [r7, #4]
90008a8a:	6852      	ldr	r2, [r2, #4]
90008a8c:	b2d2      	uxtb	r2, r2
90008a8e:	4611      	mov	r1, r2
90008a90:	6878      	ldr	r0, [r7, #4]
90008a92:	4798      	blx	r3
90008a94:	4603      	mov	r3, r0
90008a96:	2b00      	cmp	r3, #0
90008a98:	d001      	beq.n	90008a9e <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
90008a9a:	2303      	movs	r3, #3
90008a9c:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
90008a9e:	7bfb      	ldrb	r3, [r7, #15]
}
90008aa0:	4618      	mov	r0, r3
90008aa2:	3710      	adds	r7, #16
90008aa4:	46bd      	mov	sp, r7
90008aa6:	bd80      	pop	{r7, pc}

90008aa8 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
90008aa8:	b480      	push	{r7}
90008aaa:	b083      	sub	sp, #12
90008aac:	af00      	add	r7, sp, #0
90008aae:	6078      	str	r0, [r7, #4]
90008ab0:	460b      	mov	r3, r1
90008ab2:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
90008ab4:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
90008ab6:	4618      	mov	r0, r3
90008ab8:	370c      	adds	r7, #12
90008aba:	46bd      	mov	sp, r7
90008abc:	f85d 7b04 	ldr.w	r7, [sp], #4
90008ac0:	4770      	bx	lr

90008ac2 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
90008ac2:	b480      	push	{r7}
90008ac4:	b083      	sub	sp, #12
90008ac6:	af00      	add	r7, sp, #0
90008ac8:	6078      	str	r0, [r7, #4]
90008aca:	460b      	mov	r3, r1
90008acc:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
90008ace:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
90008ad0:	4618      	mov	r0, r3
90008ad2:	370c      	adds	r7, #12
90008ad4:	46bd      	mov	sp, r7
90008ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
90008ada:	4770      	bx	lr

90008adc <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
90008adc:	b580      	push	{r7, lr}
90008ade:	b086      	sub	sp, #24
90008ae0:	af00      	add	r7, sp, #0
90008ae2:	6078      	str	r0, [r7, #4]
90008ae4:	460b      	mov	r3, r1
90008ae6:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
90008ae8:	687b      	ldr	r3, [r7, #4]
90008aea:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
90008aec:	687b      	ldr	r3, [r7, #4]
90008aee:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
90008af0:	2300      	movs	r3, #0
90008af2:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
90008af4:	68fb      	ldr	r3, [r7, #12]
90008af6:	885b      	ldrh	r3, [r3, #2]
90008af8:	b29b      	uxth	r3, r3
90008afa:	68fa      	ldr	r2, [r7, #12]
90008afc:	7812      	ldrb	r2, [r2, #0]
90008afe:	4293      	cmp	r3, r2
90008b00:	d91f      	bls.n	90008b42 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
90008b02:	68fb      	ldr	r3, [r7, #12]
90008b04:	781b      	ldrb	r3, [r3, #0]
90008b06:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
90008b08:	e013      	b.n	90008b32 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
90008b0a:	f107 030a 	add.w	r3, r7, #10
90008b0e:	4619      	mov	r1, r3
90008b10:	6978      	ldr	r0, [r7, #20]
90008b12:	f000 f81b 	bl	90008b4c <USBD_GetNextDesc>
90008b16:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
90008b18:	697b      	ldr	r3, [r7, #20]
90008b1a:	785b      	ldrb	r3, [r3, #1]
90008b1c:	2b05      	cmp	r3, #5
90008b1e:	d108      	bne.n	90008b32 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
90008b20:	697b      	ldr	r3, [r7, #20]
90008b22:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
90008b24:	693b      	ldr	r3, [r7, #16]
90008b26:	789b      	ldrb	r3, [r3, #2]
90008b28:	78fa      	ldrb	r2, [r7, #3]
90008b2a:	429a      	cmp	r2, r3
90008b2c:	d008      	beq.n	90008b40 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
90008b2e:	2300      	movs	r3, #0
90008b30:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
90008b32:	68fb      	ldr	r3, [r7, #12]
90008b34:	885b      	ldrh	r3, [r3, #2]
90008b36:	b29a      	uxth	r2, r3
90008b38:	897b      	ldrh	r3, [r7, #10]
90008b3a:	429a      	cmp	r2, r3
90008b3c:	d8e5      	bhi.n	90008b0a <USBD_GetEpDesc+0x2e>
90008b3e:	e000      	b.n	90008b42 <USBD_GetEpDesc+0x66>
          break;
90008b40:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
90008b42:	693b      	ldr	r3, [r7, #16]
}
90008b44:	4618      	mov	r0, r3
90008b46:	3718      	adds	r7, #24
90008b48:	46bd      	mov	sp, r7
90008b4a:	bd80      	pop	{r7, pc}

90008b4c <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
90008b4c:	b480      	push	{r7}
90008b4e:	b085      	sub	sp, #20
90008b50:	af00      	add	r7, sp, #0
90008b52:	6078      	str	r0, [r7, #4]
90008b54:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
90008b56:	687b      	ldr	r3, [r7, #4]
90008b58:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
90008b5a:	683b      	ldr	r3, [r7, #0]
90008b5c:	881b      	ldrh	r3, [r3, #0]
90008b5e:	68fa      	ldr	r2, [r7, #12]
90008b60:	7812      	ldrb	r2, [r2, #0]
90008b62:	4413      	add	r3, r2
90008b64:	b29a      	uxth	r2, r3
90008b66:	683b      	ldr	r3, [r7, #0]
90008b68:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
90008b6a:	68fb      	ldr	r3, [r7, #12]
90008b6c:	781b      	ldrb	r3, [r3, #0]
90008b6e:	461a      	mov	r2, r3
90008b70:	687b      	ldr	r3, [r7, #4]
90008b72:	4413      	add	r3, r2
90008b74:	60fb      	str	r3, [r7, #12]

  return (pnext);
90008b76:	68fb      	ldr	r3, [r7, #12]
}
90008b78:	4618      	mov	r0, r3
90008b7a:	3714      	adds	r7, #20
90008b7c:	46bd      	mov	sp, r7
90008b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
90008b82:	4770      	bx	lr

90008b84 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
90008b84:	b480      	push	{r7}
90008b86:	b087      	sub	sp, #28
90008b88:	af00      	add	r7, sp, #0
90008b8a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
90008b8c:	687b      	ldr	r3, [r7, #4]
90008b8e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
90008b90:	697b      	ldr	r3, [r7, #20]
90008b92:	781b      	ldrb	r3, [r3, #0]
90008b94:	827b      	strh	r3, [r7, #18]
  _pbuff++;
90008b96:	697b      	ldr	r3, [r7, #20]
90008b98:	3301      	adds	r3, #1
90008b9a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
90008b9c:	697b      	ldr	r3, [r7, #20]
90008b9e:	781b      	ldrb	r3, [r3, #0]
90008ba0:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
90008ba2:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
90008ba6:	021b      	lsls	r3, r3, #8
90008ba8:	b21a      	sxth	r2, r3
90008baa:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
90008bae:	4313      	orrs	r3, r2
90008bb0:	b21b      	sxth	r3, r3
90008bb2:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
90008bb4:	89fb      	ldrh	r3, [r7, #14]
}
90008bb6:	4618      	mov	r0, r3
90008bb8:	371c      	adds	r7, #28
90008bba:	46bd      	mov	sp, r7
90008bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
90008bc0:	4770      	bx	lr
	...

90008bc4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
90008bc4:	b580      	push	{r7, lr}
90008bc6:	b084      	sub	sp, #16
90008bc8:	af00      	add	r7, sp, #0
90008bca:	6078      	str	r0, [r7, #4]
90008bcc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
90008bce:	2300      	movs	r3, #0
90008bd0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
90008bd2:	683b      	ldr	r3, [r7, #0]
90008bd4:	781b      	ldrb	r3, [r3, #0]
90008bd6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
90008bda:	2b40      	cmp	r3, #64	@ 0x40
90008bdc:	d005      	beq.n	90008bea <USBD_StdDevReq+0x26>
90008bde:	2b40      	cmp	r3, #64	@ 0x40
90008be0:	d857      	bhi.n	90008c92 <USBD_StdDevReq+0xce>
90008be2:	2b00      	cmp	r3, #0
90008be4:	d00f      	beq.n	90008c06 <USBD_StdDevReq+0x42>
90008be6:	2b20      	cmp	r3, #32
90008be8:	d153      	bne.n	90008c92 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
90008bea:	687b      	ldr	r3, [r7, #4]
90008bec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
90008bf0:	687b      	ldr	r3, [r7, #4]
90008bf2:	32ae      	adds	r2, #174	@ 0xae
90008bf4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
90008bf8:	689b      	ldr	r3, [r3, #8]
90008bfa:	6839      	ldr	r1, [r7, #0]
90008bfc:	6878      	ldr	r0, [r7, #4]
90008bfe:	4798      	blx	r3
90008c00:	4603      	mov	r3, r0
90008c02:	73fb      	strb	r3, [r7, #15]
      break;
90008c04:	e04a      	b.n	90008c9c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
90008c06:	683b      	ldr	r3, [r7, #0]
90008c08:	785b      	ldrb	r3, [r3, #1]
90008c0a:	2b09      	cmp	r3, #9
90008c0c:	d83b      	bhi.n	90008c86 <USBD_StdDevReq+0xc2>
90008c0e:	a201      	add	r2, pc, #4	@ (adr r2, 90008c14 <USBD_StdDevReq+0x50>)
90008c10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
90008c14:	90008c69 	.word	0x90008c69
90008c18:	90008c7d 	.word	0x90008c7d
90008c1c:	90008c87 	.word	0x90008c87
90008c20:	90008c73 	.word	0x90008c73
90008c24:	90008c87 	.word	0x90008c87
90008c28:	90008c47 	.word	0x90008c47
90008c2c:	90008c3d 	.word	0x90008c3d
90008c30:	90008c87 	.word	0x90008c87
90008c34:	90008c5f 	.word	0x90008c5f
90008c38:	90008c51 	.word	0x90008c51
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
90008c3c:	6839      	ldr	r1, [r7, #0]
90008c3e:	6878      	ldr	r0, [r7, #4]
90008c40:	f000 fa3e 	bl	900090c0 <USBD_GetDescriptor>
          break;
90008c44:	e024      	b.n	90008c90 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
90008c46:	6839      	ldr	r1, [r7, #0]
90008c48:	6878      	ldr	r0, [r7, #4]
90008c4a:	f000 fba3 	bl	90009394 <USBD_SetAddress>
          break;
90008c4e:	e01f      	b.n	90008c90 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
90008c50:	6839      	ldr	r1, [r7, #0]
90008c52:	6878      	ldr	r0, [r7, #4]
90008c54:	f000 fbe2 	bl	9000941c <USBD_SetConfig>
90008c58:	4603      	mov	r3, r0
90008c5a:	73fb      	strb	r3, [r7, #15]
          break;
90008c5c:	e018      	b.n	90008c90 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
90008c5e:	6839      	ldr	r1, [r7, #0]
90008c60:	6878      	ldr	r0, [r7, #4]
90008c62:	f000 fc85 	bl	90009570 <USBD_GetConfig>
          break;
90008c66:	e013      	b.n	90008c90 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
90008c68:	6839      	ldr	r1, [r7, #0]
90008c6a:	6878      	ldr	r0, [r7, #4]
90008c6c:	f000 fcb6 	bl	900095dc <USBD_GetStatus>
          break;
90008c70:	e00e      	b.n	90008c90 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
90008c72:	6839      	ldr	r1, [r7, #0]
90008c74:	6878      	ldr	r0, [r7, #4]
90008c76:	f000 fce5 	bl	90009644 <USBD_SetFeature>
          break;
90008c7a:	e009      	b.n	90008c90 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
90008c7c:	6839      	ldr	r1, [r7, #0]
90008c7e:	6878      	ldr	r0, [r7, #4]
90008c80:	f000 fd09 	bl	90009696 <USBD_ClrFeature>
          break;
90008c84:	e004      	b.n	90008c90 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
90008c86:	6839      	ldr	r1, [r7, #0]
90008c88:	6878      	ldr	r0, [r7, #4]
90008c8a:	f000 fd60 	bl	9000974e <USBD_CtlError>
          break;
90008c8e:	bf00      	nop
      }
      break;
90008c90:	e004      	b.n	90008c9c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
90008c92:	6839      	ldr	r1, [r7, #0]
90008c94:	6878      	ldr	r0, [r7, #4]
90008c96:	f000 fd5a 	bl	9000974e <USBD_CtlError>
      break;
90008c9a:	bf00      	nop
  }

  return ret;
90008c9c:	7bfb      	ldrb	r3, [r7, #15]
}
90008c9e:	4618      	mov	r0, r3
90008ca0:	3710      	adds	r7, #16
90008ca2:	46bd      	mov	sp, r7
90008ca4:	bd80      	pop	{r7, pc}
90008ca6:	bf00      	nop

90008ca8 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
90008ca8:	b580      	push	{r7, lr}
90008caa:	b084      	sub	sp, #16
90008cac:	af00      	add	r7, sp, #0
90008cae:	6078      	str	r0, [r7, #4]
90008cb0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
90008cb2:	2300      	movs	r3, #0
90008cb4:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
90008cb6:	683b      	ldr	r3, [r7, #0]
90008cb8:	781b      	ldrb	r3, [r3, #0]
90008cba:	f003 0360 	and.w	r3, r3, #96	@ 0x60
90008cbe:	2b40      	cmp	r3, #64	@ 0x40
90008cc0:	d005      	beq.n	90008cce <USBD_StdItfReq+0x26>
90008cc2:	2b40      	cmp	r3, #64	@ 0x40
90008cc4:	d852      	bhi.n	90008d6c <USBD_StdItfReq+0xc4>
90008cc6:	2b00      	cmp	r3, #0
90008cc8:	d001      	beq.n	90008cce <USBD_StdItfReq+0x26>
90008cca:	2b20      	cmp	r3, #32
90008ccc:	d14e      	bne.n	90008d6c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
90008cce:	687b      	ldr	r3, [r7, #4]
90008cd0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
90008cd4:	b2db      	uxtb	r3, r3
90008cd6:	3b01      	subs	r3, #1
90008cd8:	2b02      	cmp	r3, #2
90008cda:	d840      	bhi.n	90008d5e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
90008cdc:	683b      	ldr	r3, [r7, #0]
90008cde:	889b      	ldrh	r3, [r3, #4]
90008ce0:	b2db      	uxtb	r3, r3
90008ce2:	2b01      	cmp	r3, #1
90008ce4:	d836      	bhi.n	90008d54 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
90008ce6:	683b      	ldr	r3, [r7, #0]
90008ce8:	889b      	ldrh	r3, [r3, #4]
90008cea:	b2db      	uxtb	r3, r3
90008cec:	4619      	mov	r1, r3
90008cee:	6878      	ldr	r0, [r7, #4]
90008cf0:	f7ff feda 	bl	90008aa8 <USBD_CoreFindIF>
90008cf4:	4603      	mov	r3, r0
90008cf6:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
90008cf8:	7bbb      	ldrb	r3, [r7, #14]
90008cfa:	2bff      	cmp	r3, #255	@ 0xff
90008cfc:	d01d      	beq.n	90008d3a <USBD_StdItfReq+0x92>
90008cfe:	7bbb      	ldrb	r3, [r7, #14]
90008d00:	2b00      	cmp	r3, #0
90008d02:	d11a      	bne.n	90008d3a <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
90008d04:	7bba      	ldrb	r2, [r7, #14]
90008d06:	687b      	ldr	r3, [r7, #4]
90008d08:	32ae      	adds	r2, #174	@ 0xae
90008d0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
90008d0e:	689b      	ldr	r3, [r3, #8]
90008d10:	2b00      	cmp	r3, #0
90008d12:	d00f      	beq.n	90008d34 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
90008d14:	7bba      	ldrb	r2, [r7, #14]
90008d16:	687b      	ldr	r3, [r7, #4]
90008d18:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
90008d1c:	7bba      	ldrb	r2, [r7, #14]
90008d1e:	687b      	ldr	r3, [r7, #4]
90008d20:	32ae      	adds	r2, #174	@ 0xae
90008d22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
90008d26:	689b      	ldr	r3, [r3, #8]
90008d28:	6839      	ldr	r1, [r7, #0]
90008d2a:	6878      	ldr	r0, [r7, #4]
90008d2c:	4798      	blx	r3
90008d2e:	4603      	mov	r3, r0
90008d30:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
90008d32:	e004      	b.n	90008d3e <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
90008d34:	2303      	movs	r3, #3
90008d36:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
90008d38:	e001      	b.n	90008d3e <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
90008d3a:	2303      	movs	r3, #3
90008d3c:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
90008d3e:	683b      	ldr	r3, [r7, #0]
90008d40:	88db      	ldrh	r3, [r3, #6]
90008d42:	2b00      	cmp	r3, #0
90008d44:	d110      	bne.n	90008d68 <USBD_StdItfReq+0xc0>
90008d46:	7bfb      	ldrb	r3, [r7, #15]
90008d48:	2b00      	cmp	r3, #0
90008d4a:	d10d      	bne.n	90008d68 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
90008d4c:	6878      	ldr	r0, [r7, #4]
90008d4e:	f000 fdda 	bl	90009906 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
90008d52:	e009      	b.n	90008d68 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
90008d54:	6839      	ldr	r1, [r7, #0]
90008d56:	6878      	ldr	r0, [r7, #4]
90008d58:	f000 fcf9 	bl	9000974e <USBD_CtlError>
          break;
90008d5c:	e004      	b.n	90008d68 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
90008d5e:	6839      	ldr	r1, [r7, #0]
90008d60:	6878      	ldr	r0, [r7, #4]
90008d62:	f000 fcf4 	bl	9000974e <USBD_CtlError>
          break;
90008d66:	e000      	b.n	90008d6a <USBD_StdItfReq+0xc2>
          break;
90008d68:	bf00      	nop
      }
      break;
90008d6a:	e004      	b.n	90008d76 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
90008d6c:	6839      	ldr	r1, [r7, #0]
90008d6e:	6878      	ldr	r0, [r7, #4]
90008d70:	f000 fced 	bl	9000974e <USBD_CtlError>
      break;
90008d74:	bf00      	nop
  }

  return ret;
90008d76:	7bfb      	ldrb	r3, [r7, #15]
}
90008d78:	4618      	mov	r0, r3
90008d7a:	3710      	adds	r7, #16
90008d7c:	46bd      	mov	sp, r7
90008d7e:	bd80      	pop	{r7, pc}

90008d80 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
90008d80:	b580      	push	{r7, lr}
90008d82:	b084      	sub	sp, #16
90008d84:	af00      	add	r7, sp, #0
90008d86:	6078      	str	r0, [r7, #4]
90008d88:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
90008d8a:	2300      	movs	r3, #0
90008d8c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
90008d8e:	683b      	ldr	r3, [r7, #0]
90008d90:	889b      	ldrh	r3, [r3, #4]
90008d92:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
90008d94:	683b      	ldr	r3, [r7, #0]
90008d96:	781b      	ldrb	r3, [r3, #0]
90008d98:	f003 0360 	and.w	r3, r3, #96	@ 0x60
90008d9c:	2b40      	cmp	r3, #64	@ 0x40
90008d9e:	d007      	beq.n	90008db0 <USBD_StdEPReq+0x30>
90008da0:	2b40      	cmp	r3, #64	@ 0x40
90008da2:	f200 8181 	bhi.w	900090a8 <USBD_StdEPReq+0x328>
90008da6:	2b00      	cmp	r3, #0
90008da8:	d02a      	beq.n	90008e00 <USBD_StdEPReq+0x80>
90008daa:	2b20      	cmp	r3, #32
90008dac:	f040 817c 	bne.w	900090a8 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
90008db0:	7bbb      	ldrb	r3, [r7, #14]
90008db2:	4619      	mov	r1, r3
90008db4:	6878      	ldr	r0, [r7, #4]
90008db6:	f7ff fe84 	bl	90008ac2 <USBD_CoreFindEP>
90008dba:	4603      	mov	r3, r0
90008dbc:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
90008dbe:	7b7b      	ldrb	r3, [r7, #13]
90008dc0:	2bff      	cmp	r3, #255	@ 0xff
90008dc2:	f000 8176 	beq.w	900090b2 <USBD_StdEPReq+0x332>
90008dc6:	7b7b      	ldrb	r3, [r7, #13]
90008dc8:	2b00      	cmp	r3, #0
90008dca:	f040 8172 	bne.w	900090b2 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
90008dce:	7b7a      	ldrb	r2, [r7, #13]
90008dd0:	687b      	ldr	r3, [r7, #4]
90008dd2:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
90008dd6:	7b7a      	ldrb	r2, [r7, #13]
90008dd8:	687b      	ldr	r3, [r7, #4]
90008dda:	32ae      	adds	r2, #174	@ 0xae
90008ddc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
90008de0:	689b      	ldr	r3, [r3, #8]
90008de2:	2b00      	cmp	r3, #0
90008de4:	f000 8165 	beq.w	900090b2 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
90008de8:	7b7a      	ldrb	r2, [r7, #13]
90008dea:	687b      	ldr	r3, [r7, #4]
90008dec:	32ae      	adds	r2, #174	@ 0xae
90008dee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
90008df2:	689b      	ldr	r3, [r3, #8]
90008df4:	6839      	ldr	r1, [r7, #0]
90008df6:	6878      	ldr	r0, [r7, #4]
90008df8:	4798      	blx	r3
90008dfa:	4603      	mov	r3, r0
90008dfc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
90008dfe:	e158      	b.n	900090b2 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
90008e00:	683b      	ldr	r3, [r7, #0]
90008e02:	785b      	ldrb	r3, [r3, #1]
90008e04:	2b03      	cmp	r3, #3
90008e06:	d008      	beq.n	90008e1a <USBD_StdEPReq+0x9a>
90008e08:	2b03      	cmp	r3, #3
90008e0a:	f300 8147 	bgt.w	9000909c <USBD_StdEPReq+0x31c>
90008e0e:	2b00      	cmp	r3, #0
90008e10:	f000 809b 	beq.w	90008f4a <USBD_StdEPReq+0x1ca>
90008e14:	2b01      	cmp	r3, #1
90008e16:	d03c      	beq.n	90008e92 <USBD_StdEPReq+0x112>
90008e18:	e140      	b.n	9000909c <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
90008e1a:	687b      	ldr	r3, [r7, #4]
90008e1c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
90008e20:	b2db      	uxtb	r3, r3
90008e22:	2b02      	cmp	r3, #2
90008e24:	d002      	beq.n	90008e2c <USBD_StdEPReq+0xac>
90008e26:	2b03      	cmp	r3, #3
90008e28:	d016      	beq.n	90008e58 <USBD_StdEPReq+0xd8>
90008e2a:	e02c      	b.n	90008e86 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
90008e2c:	7bbb      	ldrb	r3, [r7, #14]
90008e2e:	2b00      	cmp	r3, #0
90008e30:	d00d      	beq.n	90008e4e <USBD_StdEPReq+0xce>
90008e32:	7bbb      	ldrb	r3, [r7, #14]
90008e34:	2b80      	cmp	r3, #128	@ 0x80
90008e36:	d00a      	beq.n	90008e4e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
90008e38:	7bbb      	ldrb	r3, [r7, #14]
90008e3a:	4619      	mov	r1, r3
90008e3c:	6878      	ldr	r0, [r7, #4]
90008e3e:	f7f8 fa13 	bl	90001268 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
90008e42:	2180      	movs	r1, #128	@ 0x80
90008e44:	6878      	ldr	r0, [r7, #4]
90008e46:	f7f8 fa0f 	bl	90001268 <USBD_LL_StallEP>
90008e4a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
90008e4c:	e020      	b.n	90008e90 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
90008e4e:	6839      	ldr	r1, [r7, #0]
90008e50:	6878      	ldr	r0, [r7, #4]
90008e52:	f000 fc7c 	bl	9000974e <USBD_CtlError>
              break;
90008e56:	e01b      	b.n	90008e90 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
90008e58:	683b      	ldr	r3, [r7, #0]
90008e5a:	885b      	ldrh	r3, [r3, #2]
90008e5c:	2b00      	cmp	r3, #0
90008e5e:	d10e      	bne.n	90008e7e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
90008e60:	7bbb      	ldrb	r3, [r7, #14]
90008e62:	2b00      	cmp	r3, #0
90008e64:	d00b      	beq.n	90008e7e <USBD_StdEPReq+0xfe>
90008e66:	7bbb      	ldrb	r3, [r7, #14]
90008e68:	2b80      	cmp	r3, #128	@ 0x80
90008e6a:	d008      	beq.n	90008e7e <USBD_StdEPReq+0xfe>
90008e6c:	683b      	ldr	r3, [r7, #0]
90008e6e:	88db      	ldrh	r3, [r3, #6]
90008e70:	2b00      	cmp	r3, #0
90008e72:	d104      	bne.n	90008e7e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
90008e74:	7bbb      	ldrb	r3, [r7, #14]
90008e76:	4619      	mov	r1, r3
90008e78:	6878      	ldr	r0, [r7, #4]
90008e7a:	f7f8 f9f5 	bl	90001268 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
90008e7e:	6878      	ldr	r0, [r7, #4]
90008e80:	f000 fd41 	bl	90009906 <USBD_CtlSendStatus>

              break;
90008e84:	e004      	b.n	90008e90 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
90008e86:	6839      	ldr	r1, [r7, #0]
90008e88:	6878      	ldr	r0, [r7, #4]
90008e8a:	f000 fc60 	bl	9000974e <USBD_CtlError>
              break;
90008e8e:	bf00      	nop
          }
          break;
90008e90:	e109      	b.n	900090a6 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
90008e92:	687b      	ldr	r3, [r7, #4]
90008e94:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
90008e98:	b2db      	uxtb	r3, r3
90008e9a:	2b02      	cmp	r3, #2
90008e9c:	d002      	beq.n	90008ea4 <USBD_StdEPReq+0x124>
90008e9e:	2b03      	cmp	r3, #3
90008ea0:	d016      	beq.n	90008ed0 <USBD_StdEPReq+0x150>
90008ea2:	e04b      	b.n	90008f3c <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
90008ea4:	7bbb      	ldrb	r3, [r7, #14]
90008ea6:	2b00      	cmp	r3, #0
90008ea8:	d00d      	beq.n	90008ec6 <USBD_StdEPReq+0x146>
90008eaa:	7bbb      	ldrb	r3, [r7, #14]
90008eac:	2b80      	cmp	r3, #128	@ 0x80
90008eae:	d00a      	beq.n	90008ec6 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
90008eb0:	7bbb      	ldrb	r3, [r7, #14]
90008eb2:	4619      	mov	r1, r3
90008eb4:	6878      	ldr	r0, [r7, #4]
90008eb6:	f7f8 f9d7 	bl	90001268 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
90008eba:	2180      	movs	r1, #128	@ 0x80
90008ebc:	6878      	ldr	r0, [r7, #4]
90008ebe:	f7f8 f9d3 	bl	90001268 <USBD_LL_StallEP>
90008ec2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
90008ec4:	e040      	b.n	90008f48 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
90008ec6:	6839      	ldr	r1, [r7, #0]
90008ec8:	6878      	ldr	r0, [r7, #4]
90008eca:	f000 fc40 	bl	9000974e <USBD_CtlError>
              break;
90008ece:	e03b      	b.n	90008f48 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
90008ed0:	683b      	ldr	r3, [r7, #0]
90008ed2:	885b      	ldrh	r3, [r3, #2]
90008ed4:	2b00      	cmp	r3, #0
90008ed6:	d136      	bne.n	90008f46 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
90008ed8:	7bbb      	ldrb	r3, [r7, #14]
90008eda:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
90008ede:	2b00      	cmp	r3, #0
90008ee0:	d004      	beq.n	90008eec <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
90008ee2:	7bbb      	ldrb	r3, [r7, #14]
90008ee4:	4619      	mov	r1, r3
90008ee6:	6878      	ldr	r0, [r7, #4]
90008ee8:	f7f8 f9dd 	bl	900012a6 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
90008eec:	6878      	ldr	r0, [r7, #4]
90008eee:	f000 fd0a 	bl	90009906 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
90008ef2:	7bbb      	ldrb	r3, [r7, #14]
90008ef4:	4619      	mov	r1, r3
90008ef6:	6878      	ldr	r0, [r7, #4]
90008ef8:	f7ff fde3 	bl	90008ac2 <USBD_CoreFindEP>
90008efc:	4603      	mov	r3, r0
90008efe:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
90008f00:	7b7b      	ldrb	r3, [r7, #13]
90008f02:	2bff      	cmp	r3, #255	@ 0xff
90008f04:	d01f      	beq.n	90008f46 <USBD_StdEPReq+0x1c6>
90008f06:	7b7b      	ldrb	r3, [r7, #13]
90008f08:	2b00      	cmp	r3, #0
90008f0a:	d11c      	bne.n	90008f46 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
90008f0c:	7b7a      	ldrb	r2, [r7, #13]
90008f0e:	687b      	ldr	r3, [r7, #4]
90008f10:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
90008f14:	7b7a      	ldrb	r2, [r7, #13]
90008f16:	687b      	ldr	r3, [r7, #4]
90008f18:	32ae      	adds	r2, #174	@ 0xae
90008f1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
90008f1e:	689b      	ldr	r3, [r3, #8]
90008f20:	2b00      	cmp	r3, #0
90008f22:	d010      	beq.n	90008f46 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
90008f24:	7b7a      	ldrb	r2, [r7, #13]
90008f26:	687b      	ldr	r3, [r7, #4]
90008f28:	32ae      	adds	r2, #174	@ 0xae
90008f2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
90008f2e:	689b      	ldr	r3, [r3, #8]
90008f30:	6839      	ldr	r1, [r7, #0]
90008f32:	6878      	ldr	r0, [r7, #4]
90008f34:	4798      	blx	r3
90008f36:	4603      	mov	r3, r0
90008f38:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
90008f3a:	e004      	b.n	90008f46 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
90008f3c:	6839      	ldr	r1, [r7, #0]
90008f3e:	6878      	ldr	r0, [r7, #4]
90008f40:	f000 fc05 	bl	9000974e <USBD_CtlError>
              break;
90008f44:	e000      	b.n	90008f48 <USBD_StdEPReq+0x1c8>
              break;
90008f46:	bf00      	nop
          }
          break;
90008f48:	e0ad      	b.n	900090a6 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
90008f4a:	687b      	ldr	r3, [r7, #4]
90008f4c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
90008f50:	b2db      	uxtb	r3, r3
90008f52:	2b02      	cmp	r3, #2
90008f54:	d002      	beq.n	90008f5c <USBD_StdEPReq+0x1dc>
90008f56:	2b03      	cmp	r3, #3
90008f58:	d033      	beq.n	90008fc2 <USBD_StdEPReq+0x242>
90008f5a:	e099      	b.n	90009090 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
90008f5c:	7bbb      	ldrb	r3, [r7, #14]
90008f5e:	2b00      	cmp	r3, #0
90008f60:	d007      	beq.n	90008f72 <USBD_StdEPReq+0x1f2>
90008f62:	7bbb      	ldrb	r3, [r7, #14]
90008f64:	2b80      	cmp	r3, #128	@ 0x80
90008f66:	d004      	beq.n	90008f72 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
90008f68:	6839      	ldr	r1, [r7, #0]
90008f6a:	6878      	ldr	r0, [r7, #4]
90008f6c:	f000 fbef 	bl	9000974e <USBD_CtlError>
                break;
90008f70:	e093      	b.n	9000909a <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
90008f72:	f997 300e 	ldrsb.w	r3, [r7, #14]
90008f76:	2b00      	cmp	r3, #0
90008f78:	da0b      	bge.n	90008f92 <USBD_StdEPReq+0x212>
90008f7a:	7bbb      	ldrb	r3, [r7, #14]
90008f7c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
90008f80:	4613      	mov	r3, r2
90008f82:	009b      	lsls	r3, r3, #2
90008f84:	4413      	add	r3, r2
90008f86:	009b      	lsls	r3, r3, #2
90008f88:	3310      	adds	r3, #16
90008f8a:	687a      	ldr	r2, [r7, #4]
90008f8c:	4413      	add	r3, r2
90008f8e:	3304      	adds	r3, #4
90008f90:	e00b      	b.n	90008faa <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
90008f92:	7bbb      	ldrb	r3, [r7, #14]
90008f94:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
90008f98:	4613      	mov	r3, r2
90008f9a:	009b      	lsls	r3, r3, #2
90008f9c:	4413      	add	r3, r2
90008f9e:	009b      	lsls	r3, r3, #2
90008fa0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
90008fa4:	687a      	ldr	r2, [r7, #4]
90008fa6:	4413      	add	r3, r2
90008fa8:	3304      	adds	r3, #4
90008faa:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
90008fac:	68bb      	ldr	r3, [r7, #8]
90008fae:	2200      	movs	r2, #0
90008fb0:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
90008fb2:	68bb      	ldr	r3, [r7, #8]
90008fb4:	330e      	adds	r3, #14
90008fb6:	2202      	movs	r2, #2
90008fb8:	4619      	mov	r1, r3
90008fba:	6878      	ldr	r0, [r7, #4]
90008fbc:	f000 fc42 	bl	90009844 <USBD_CtlSendData>
              break;
90008fc0:	e06b      	b.n	9000909a <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
90008fc2:	f997 300e 	ldrsb.w	r3, [r7, #14]
90008fc6:	2b00      	cmp	r3, #0
90008fc8:	da11      	bge.n	90008fee <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
90008fca:	7bbb      	ldrb	r3, [r7, #14]
90008fcc:	f003 020f 	and.w	r2, r3, #15
90008fd0:	6879      	ldr	r1, [r7, #4]
90008fd2:	4613      	mov	r3, r2
90008fd4:	009b      	lsls	r3, r3, #2
90008fd6:	4413      	add	r3, r2
90008fd8:	009b      	lsls	r3, r3, #2
90008fda:	440b      	add	r3, r1
90008fdc:	3323      	adds	r3, #35	@ 0x23
90008fde:	781b      	ldrb	r3, [r3, #0]
90008fe0:	2b00      	cmp	r3, #0
90008fe2:	d117      	bne.n	90009014 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
90008fe4:	6839      	ldr	r1, [r7, #0]
90008fe6:	6878      	ldr	r0, [r7, #4]
90008fe8:	f000 fbb1 	bl	9000974e <USBD_CtlError>
                  break;
90008fec:	e055      	b.n	9000909a <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
90008fee:	7bbb      	ldrb	r3, [r7, #14]
90008ff0:	f003 020f 	and.w	r2, r3, #15
90008ff4:	6879      	ldr	r1, [r7, #4]
90008ff6:	4613      	mov	r3, r2
90008ff8:	009b      	lsls	r3, r3, #2
90008ffa:	4413      	add	r3, r2
90008ffc:	009b      	lsls	r3, r3, #2
90008ffe:	440b      	add	r3, r1
90009000:	f203 1363 	addw	r3, r3, #355	@ 0x163
90009004:	781b      	ldrb	r3, [r3, #0]
90009006:	2b00      	cmp	r3, #0
90009008:	d104      	bne.n	90009014 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
9000900a:	6839      	ldr	r1, [r7, #0]
9000900c:	6878      	ldr	r0, [r7, #4]
9000900e:	f000 fb9e 	bl	9000974e <USBD_CtlError>
                  break;
90009012:	e042      	b.n	9000909a <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
90009014:	f997 300e 	ldrsb.w	r3, [r7, #14]
90009018:	2b00      	cmp	r3, #0
9000901a:	da0b      	bge.n	90009034 <USBD_StdEPReq+0x2b4>
9000901c:	7bbb      	ldrb	r3, [r7, #14]
9000901e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
90009022:	4613      	mov	r3, r2
90009024:	009b      	lsls	r3, r3, #2
90009026:	4413      	add	r3, r2
90009028:	009b      	lsls	r3, r3, #2
9000902a:	3310      	adds	r3, #16
9000902c:	687a      	ldr	r2, [r7, #4]
9000902e:	4413      	add	r3, r2
90009030:	3304      	adds	r3, #4
90009032:	e00b      	b.n	9000904c <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
90009034:	7bbb      	ldrb	r3, [r7, #14]
90009036:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
9000903a:	4613      	mov	r3, r2
9000903c:	009b      	lsls	r3, r3, #2
9000903e:	4413      	add	r3, r2
90009040:	009b      	lsls	r3, r3, #2
90009042:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
90009046:	687a      	ldr	r2, [r7, #4]
90009048:	4413      	add	r3, r2
9000904a:	3304      	adds	r3, #4
9000904c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
9000904e:	7bbb      	ldrb	r3, [r7, #14]
90009050:	2b00      	cmp	r3, #0
90009052:	d002      	beq.n	9000905a <USBD_StdEPReq+0x2da>
90009054:	7bbb      	ldrb	r3, [r7, #14]
90009056:	2b80      	cmp	r3, #128	@ 0x80
90009058:	d103      	bne.n	90009062 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
9000905a:	68bb      	ldr	r3, [r7, #8]
9000905c:	2200      	movs	r2, #0
9000905e:	739a      	strb	r2, [r3, #14]
90009060:	e00e      	b.n	90009080 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
90009062:	7bbb      	ldrb	r3, [r7, #14]
90009064:	4619      	mov	r1, r3
90009066:	6878      	ldr	r0, [r7, #4]
90009068:	f7f8 f93c 	bl	900012e4 <USBD_LL_IsStallEP>
9000906c:	4603      	mov	r3, r0
9000906e:	2b00      	cmp	r3, #0
90009070:	d003      	beq.n	9000907a <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
90009072:	68bb      	ldr	r3, [r7, #8]
90009074:	2201      	movs	r2, #1
90009076:	739a      	strb	r2, [r3, #14]
90009078:	e002      	b.n	90009080 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
9000907a:	68bb      	ldr	r3, [r7, #8]
9000907c:	2200      	movs	r2, #0
9000907e:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
90009080:	68bb      	ldr	r3, [r7, #8]
90009082:	330e      	adds	r3, #14
90009084:	2202      	movs	r2, #2
90009086:	4619      	mov	r1, r3
90009088:	6878      	ldr	r0, [r7, #4]
9000908a:	f000 fbdb 	bl	90009844 <USBD_CtlSendData>
              break;
9000908e:	e004      	b.n	9000909a <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
90009090:	6839      	ldr	r1, [r7, #0]
90009092:	6878      	ldr	r0, [r7, #4]
90009094:	f000 fb5b 	bl	9000974e <USBD_CtlError>
              break;
90009098:	bf00      	nop
          }
          break;
9000909a:	e004      	b.n	900090a6 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
9000909c:	6839      	ldr	r1, [r7, #0]
9000909e:	6878      	ldr	r0, [r7, #4]
900090a0:	f000 fb55 	bl	9000974e <USBD_CtlError>
          break;
900090a4:	bf00      	nop
      }
      break;
900090a6:	e005      	b.n	900090b4 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
900090a8:	6839      	ldr	r1, [r7, #0]
900090aa:	6878      	ldr	r0, [r7, #4]
900090ac:	f000 fb4f 	bl	9000974e <USBD_CtlError>
      break;
900090b0:	e000      	b.n	900090b4 <USBD_StdEPReq+0x334>
      break;
900090b2:	bf00      	nop
  }

  return ret;
900090b4:	7bfb      	ldrb	r3, [r7, #15]
}
900090b6:	4618      	mov	r0, r3
900090b8:	3710      	adds	r7, #16
900090ba:	46bd      	mov	sp, r7
900090bc:	bd80      	pop	{r7, pc}
	...

900090c0 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
900090c0:	b580      	push	{r7, lr}
900090c2:	b084      	sub	sp, #16
900090c4:	af00      	add	r7, sp, #0
900090c6:	6078      	str	r0, [r7, #4]
900090c8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
900090ca:	2300      	movs	r3, #0
900090cc:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
900090ce:	2300      	movs	r3, #0
900090d0:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
900090d2:	2300      	movs	r3, #0
900090d4:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
900090d6:	683b      	ldr	r3, [r7, #0]
900090d8:	885b      	ldrh	r3, [r3, #2]
900090da:	0a1b      	lsrs	r3, r3, #8
900090dc:	b29b      	uxth	r3, r3
900090de:	3b01      	subs	r3, #1
900090e0:	2b06      	cmp	r3, #6
900090e2:	f200 8128 	bhi.w	90009336 <USBD_GetDescriptor+0x276>
900090e6:	a201      	add	r2, pc, #4	@ (adr r2, 900090ec <USBD_GetDescriptor+0x2c>)
900090e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
900090ec:	90009109 	.word	0x90009109
900090f0:	90009121 	.word	0x90009121
900090f4:	90009161 	.word	0x90009161
900090f8:	90009337 	.word	0x90009337
900090fc:	90009337 	.word	0x90009337
90009100:	900092d7 	.word	0x900092d7
90009104:	90009303 	.word	0x90009303
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
90009108:	687b      	ldr	r3, [r7, #4]
9000910a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
9000910e:	681b      	ldr	r3, [r3, #0]
90009110:	687a      	ldr	r2, [r7, #4]
90009112:	7c12      	ldrb	r2, [r2, #16]
90009114:	f107 0108 	add.w	r1, r7, #8
90009118:	4610      	mov	r0, r2
9000911a:	4798      	blx	r3
9000911c:	60f8      	str	r0, [r7, #12]
      break;
9000911e:	e112      	b.n	90009346 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
90009120:	687b      	ldr	r3, [r7, #4]
90009122:	7c1b      	ldrb	r3, [r3, #16]
90009124:	2b00      	cmp	r3, #0
90009126:	d10d      	bne.n	90009144 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
90009128:	687b      	ldr	r3, [r7, #4]
9000912a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
9000912e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
90009130:	f107 0208 	add.w	r2, r7, #8
90009134:	4610      	mov	r0, r2
90009136:	4798      	blx	r3
90009138:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
9000913a:	68fb      	ldr	r3, [r7, #12]
9000913c:	3301      	adds	r3, #1
9000913e:	2202      	movs	r2, #2
90009140:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
90009142:	e100      	b.n	90009346 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
90009144:	687b      	ldr	r3, [r7, #4]
90009146:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
9000914a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
9000914c:	f107 0208 	add.w	r2, r7, #8
90009150:	4610      	mov	r0, r2
90009152:	4798      	blx	r3
90009154:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
90009156:	68fb      	ldr	r3, [r7, #12]
90009158:	3301      	adds	r3, #1
9000915a:	2202      	movs	r2, #2
9000915c:	701a      	strb	r2, [r3, #0]
      break;
9000915e:	e0f2      	b.n	90009346 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
90009160:	683b      	ldr	r3, [r7, #0]
90009162:	885b      	ldrh	r3, [r3, #2]
90009164:	b2db      	uxtb	r3, r3
90009166:	2b05      	cmp	r3, #5
90009168:	f200 80ac 	bhi.w	900092c4 <USBD_GetDescriptor+0x204>
9000916c:	a201      	add	r2, pc, #4	@ (adr r2, 90009174 <USBD_GetDescriptor+0xb4>)
9000916e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
90009172:	bf00      	nop
90009174:	9000918d 	.word	0x9000918d
90009178:	900091c1 	.word	0x900091c1
9000917c:	900091f5 	.word	0x900091f5
90009180:	90009229 	.word	0x90009229
90009184:	9000925d 	.word	0x9000925d
90009188:	90009291 	.word	0x90009291
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
9000918c:	687b      	ldr	r3, [r7, #4]
9000918e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
90009192:	685b      	ldr	r3, [r3, #4]
90009194:	2b00      	cmp	r3, #0
90009196:	d00b      	beq.n	900091b0 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
90009198:	687b      	ldr	r3, [r7, #4]
9000919a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
9000919e:	685b      	ldr	r3, [r3, #4]
900091a0:	687a      	ldr	r2, [r7, #4]
900091a2:	7c12      	ldrb	r2, [r2, #16]
900091a4:	f107 0108 	add.w	r1, r7, #8
900091a8:	4610      	mov	r0, r2
900091aa:	4798      	blx	r3
900091ac:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
900091ae:	e091      	b.n	900092d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
900091b0:	6839      	ldr	r1, [r7, #0]
900091b2:	6878      	ldr	r0, [r7, #4]
900091b4:	f000 facb 	bl	9000974e <USBD_CtlError>
            err++;
900091b8:	7afb      	ldrb	r3, [r7, #11]
900091ba:	3301      	adds	r3, #1
900091bc:	72fb      	strb	r3, [r7, #11]
          break;
900091be:	e089      	b.n	900092d4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
900091c0:	687b      	ldr	r3, [r7, #4]
900091c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
900091c6:	689b      	ldr	r3, [r3, #8]
900091c8:	2b00      	cmp	r3, #0
900091ca:	d00b      	beq.n	900091e4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
900091cc:	687b      	ldr	r3, [r7, #4]
900091ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
900091d2:	689b      	ldr	r3, [r3, #8]
900091d4:	687a      	ldr	r2, [r7, #4]
900091d6:	7c12      	ldrb	r2, [r2, #16]
900091d8:	f107 0108 	add.w	r1, r7, #8
900091dc:	4610      	mov	r0, r2
900091de:	4798      	blx	r3
900091e0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
900091e2:	e077      	b.n	900092d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
900091e4:	6839      	ldr	r1, [r7, #0]
900091e6:	6878      	ldr	r0, [r7, #4]
900091e8:	f000 fab1 	bl	9000974e <USBD_CtlError>
            err++;
900091ec:	7afb      	ldrb	r3, [r7, #11]
900091ee:	3301      	adds	r3, #1
900091f0:	72fb      	strb	r3, [r7, #11]
          break;
900091f2:	e06f      	b.n	900092d4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
900091f4:	687b      	ldr	r3, [r7, #4]
900091f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
900091fa:	68db      	ldr	r3, [r3, #12]
900091fc:	2b00      	cmp	r3, #0
900091fe:	d00b      	beq.n	90009218 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
90009200:	687b      	ldr	r3, [r7, #4]
90009202:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
90009206:	68db      	ldr	r3, [r3, #12]
90009208:	687a      	ldr	r2, [r7, #4]
9000920a:	7c12      	ldrb	r2, [r2, #16]
9000920c:	f107 0108 	add.w	r1, r7, #8
90009210:	4610      	mov	r0, r2
90009212:	4798      	blx	r3
90009214:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
90009216:	e05d      	b.n	900092d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
90009218:	6839      	ldr	r1, [r7, #0]
9000921a:	6878      	ldr	r0, [r7, #4]
9000921c:	f000 fa97 	bl	9000974e <USBD_CtlError>
            err++;
90009220:	7afb      	ldrb	r3, [r7, #11]
90009222:	3301      	adds	r3, #1
90009224:	72fb      	strb	r3, [r7, #11]
          break;
90009226:	e055      	b.n	900092d4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
90009228:	687b      	ldr	r3, [r7, #4]
9000922a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
9000922e:	691b      	ldr	r3, [r3, #16]
90009230:	2b00      	cmp	r3, #0
90009232:	d00b      	beq.n	9000924c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
90009234:	687b      	ldr	r3, [r7, #4]
90009236:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
9000923a:	691b      	ldr	r3, [r3, #16]
9000923c:	687a      	ldr	r2, [r7, #4]
9000923e:	7c12      	ldrb	r2, [r2, #16]
90009240:	f107 0108 	add.w	r1, r7, #8
90009244:	4610      	mov	r0, r2
90009246:	4798      	blx	r3
90009248:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
9000924a:	e043      	b.n	900092d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
9000924c:	6839      	ldr	r1, [r7, #0]
9000924e:	6878      	ldr	r0, [r7, #4]
90009250:	f000 fa7d 	bl	9000974e <USBD_CtlError>
            err++;
90009254:	7afb      	ldrb	r3, [r7, #11]
90009256:	3301      	adds	r3, #1
90009258:	72fb      	strb	r3, [r7, #11]
          break;
9000925a:	e03b      	b.n	900092d4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
9000925c:	687b      	ldr	r3, [r7, #4]
9000925e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
90009262:	695b      	ldr	r3, [r3, #20]
90009264:	2b00      	cmp	r3, #0
90009266:	d00b      	beq.n	90009280 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
90009268:	687b      	ldr	r3, [r7, #4]
9000926a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
9000926e:	695b      	ldr	r3, [r3, #20]
90009270:	687a      	ldr	r2, [r7, #4]
90009272:	7c12      	ldrb	r2, [r2, #16]
90009274:	f107 0108 	add.w	r1, r7, #8
90009278:	4610      	mov	r0, r2
9000927a:	4798      	blx	r3
9000927c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
9000927e:	e029      	b.n	900092d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
90009280:	6839      	ldr	r1, [r7, #0]
90009282:	6878      	ldr	r0, [r7, #4]
90009284:	f000 fa63 	bl	9000974e <USBD_CtlError>
            err++;
90009288:	7afb      	ldrb	r3, [r7, #11]
9000928a:	3301      	adds	r3, #1
9000928c:	72fb      	strb	r3, [r7, #11]
          break;
9000928e:	e021      	b.n	900092d4 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
90009290:	687b      	ldr	r3, [r7, #4]
90009292:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
90009296:	699b      	ldr	r3, [r3, #24]
90009298:	2b00      	cmp	r3, #0
9000929a:	d00b      	beq.n	900092b4 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
9000929c:	687b      	ldr	r3, [r7, #4]
9000929e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
900092a2:	699b      	ldr	r3, [r3, #24]
900092a4:	687a      	ldr	r2, [r7, #4]
900092a6:	7c12      	ldrb	r2, [r2, #16]
900092a8:	f107 0108 	add.w	r1, r7, #8
900092ac:	4610      	mov	r0, r2
900092ae:	4798      	blx	r3
900092b0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
900092b2:	e00f      	b.n	900092d4 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
900092b4:	6839      	ldr	r1, [r7, #0]
900092b6:	6878      	ldr	r0, [r7, #4]
900092b8:	f000 fa49 	bl	9000974e <USBD_CtlError>
            err++;
900092bc:	7afb      	ldrb	r3, [r7, #11]
900092be:	3301      	adds	r3, #1
900092c0:	72fb      	strb	r3, [r7, #11]
          break;
900092c2:	e007      	b.n	900092d4 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
900092c4:	6839      	ldr	r1, [r7, #0]
900092c6:	6878      	ldr	r0, [r7, #4]
900092c8:	f000 fa41 	bl	9000974e <USBD_CtlError>
          err++;
900092cc:	7afb      	ldrb	r3, [r7, #11]
900092ce:	3301      	adds	r3, #1
900092d0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
900092d2:	bf00      	nop
      }
      break;
900092d4:	e037      	b.n	90009346 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
900092d6:	687b      	ldr	r3, [r7, #4]
900092d8:	7c1b      	ldrb	r3, [r3, #16]
900092da:	2b00      	cmp	r3, #0
900092dc:	d109      	bne.n	900092f2 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
900092de:	687b      	ldr	r3, [r7, #4]
900092e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
900092e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
900092e6:	f107 0208 	add.w	r2, r7, #8
900092ea:	4610      	mov	r0, r2
900092ec:	4798      	blx	r3
900092ee:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
900092f0:	e029      	b.n	90009346 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
900092f2:	6839      	ldr	r1, [r7, #0]
900092f4:	6878      	ldr	r0, [r7, #4]
900092f6:	f000 fa2a 	bl	9000974e <USBD_CtlError>
        err++;
900092fa:	7afb      	ldrb	r3, [r7, #11]
900092fc:	3301      	adds	r3, #1
900092fe:	72fb      	strb	r3, [r7, #11]
      break;
90009300:	e021      	b.n	90009346 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
90009302:	687b      	ldr	r3, [r7, #4]
90009304:	7c1b      	ldrb	r3, [r3, #16]
90009306:	2b00      	cmp	r3, #0
90009308:	d10d      	bne.n	90009326 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
9000930a:	687b      	ldr	r3, [r7, #4]
9000930c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
90009310:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
90009312:	f107 0208 	add.w	r2, r7, #8
90009316:	4610      	mov	r0, r2
90009318:	4798      	blx	r3
9000931a:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
9000931c:	68fb      	ldr	r3, [r7, #12]
9000931e:	3301      	adds	r3, #1
90009320:	2207      	movs	r2, #7
90009322:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
90009324:	e00f      	b.n	90009346 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
90009326:	6839      	ldr	r1, [r7, #0]
90009328:	6878      	ldr	r0, [r7, #4]
9000932a:	f000 fa10 	bl	9000974e <USBD_CtlError>
        err++;
9000932e:	7afb      	ldrb	r3, [r7, #11]
90009330:	3301      	adds	r3, #1
90009332:	72fb      	strb	r3, [r7, #11]
      break;
90009334:	e007      	b.n	90009346 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
90009336:	6839      	ldr	r1, [r7, #0]
90009338:	6878      	ldr	r0, [r7, #4]
9000933a:	f000 fa08 	bl	9000974e <USBD_CtlError>
      err++;
9000933e:	7afb      	ldrb	r3, [r7, #11]
90009340:	3301      	adds	r3, #1
90009342:	72fb      	strb	r3, [r7, #11]
      break;
90009344:	bf00      	nop
  }

  if (err != 0U)
90009346:	7afb      	ldrb	r3, [r7, #11]
90009348:	2b00      	cmp	r3, #0
9000934a:	d11e      	bne.n	9000938a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
9000934c:	683b      	ldr	r3, [r7, #0]
9000934e:	88db      	ldrh	r3, [r3, #6]
90009350:	2b00      	cmp	r3, #0
90009352:	d016      	beq.n	90009382 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
90009354:	893b      	ldrh	r3, [r7, #8]
90009356:	2b00      	cmp	r3, #0
90009358:	d00e      	beq.n	90009378 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
9000935a:	683b      	ldr	r3, [r7, #0]
9000935c:	88da      	ldrh	r2, [r3, #6]
9000935e:	893b      	ldrh	r3, [r7, #8]
90009360:	4293      	cmp	r3, r2
90009362:	bf28      	it	cs
90009364:	4613      	movcs	r3, r2
90009366:	b29b      	uxth	r3, r3
90009368:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
9000936a:	893b      	ldrh	r3, [r7, #8]
9000936c:	461a      	mov	r2, r3
9000936e:	68f9      	ldr	r1, [r7, #12]
90009370:	6878      	ldr	r0, [r7, #4]
90009372:	f000 fa67 	bl	90009844 <USBD_CtlSendData>
90009376:	e009      	b.n	9000938c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
90009378:	6839      	ldr	r1, [r7, #0]
9000937a:	6878      	ldr	r0, [r7, #4]
9000937c:	f000 f9e7 	bl	9000974e <USBD_CtlError>
90009380:	e004      	b.n	9000938c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
90009382:	6878      	ldr	r0, [r7, #4]
90009384:	f000 fabf 	bl	90009906 <USBD_CtlSendStatus>
90009388:	e000      	b.n	9000938c <USBD_GetDescriptor+0x2cc>
    return;
9000938a:	bf00      	nop
  }
}
9000938c:	3710      	adds	r7, #16
9000938e:	46bd      	mov	sp, r7
90009390:	bd80      	pop	{r7, pc}
90009392:	bf00      	nop

90009394 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
90009394:	b580      	push	{r7, lr}
90009396:	b084      	sub	sp, #16
90009398:	af00      	add	r7, sp, #0
9000939a:	6078      	str	r0, [r7, #4]
9000939c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
9000939e:	683b      	ldr	r3, [r7, #0]
900093a0:	889b      	ldrh	r3, [r3, #4]
900093a2:	2b00      	cmp	r3, #0
900093a4:	d131      	bne.n	9000940a <USBD_SetAddress+0x76>
900093a6:	683b      	ldr	r3, [r7, #0]
900093a8:	88db      	ldrh	r3, [r3, #6]
900093aa:	2b00      	cmp	r3, #0
900093ac:	d12d      	bne.n	9000940a <USBD_SetAddress+0x76>
900093ae:	683b      	ldr	r3, [r7, #0]
900093b0:	885b      	ldrh	r3, [r3, #2]
900093b2:	2b7f      	cmp	r3, #127	@ 0x7f
900093b4:	d829      	bhi.n	9000940a <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
900093b6:	683b      	ldr	r3, [r7, #0]
900093b8:	885b      	ldrh	r3, [r3, #2]
900093ba:	b2db      	uxtb	r3, r3
900093bc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
900093c0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
900093c2:	687b      	ldr	r3, [r7, #4]
900093c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
900093c8:	b2db      	uxtb	r3, r3
900093ca:	2b03      	cmp	r3, #3
900093cc:	d104      	bne.n	900093d8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
900093ce:	6839      	ldr	r1, [r7, #0]
900093d0:	6878      	ldr	r0, [r7, #4]
900093d2:	f000 f9bc 	bl	9000974e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
900093d6:	e01d      	b.n	90009414 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
900093d8:	687b      	ldr	r3, [r7, #4]
900093da:	7bfa      	ldrb	r2, [r7, #15]
900093dc:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
900093e0:	7bfb      	ldrb	r3, [r7, #15]
900093e2:	4619      	mov	r1, r3
900093e4:	6878      	ldr	r0, [r7, #4]
900093e6:	f7f7 ffa9 	bl	9000133c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
900093ea:	6878      	ldr	r0, [r7, #4]
900093ec:	f000 fa8b 	bl	90009906 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
900093f0:	7bfb      	ldrb	r3, [r7, #15]
900093f2:	2b00      	cmp	r3, #0
900093f4:	d004      	beq.n	90009400 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
900093f6:	687b      	ldr	r3, [r7, #4]
900093f8:	2202      	movs	r2, #2
900093fa:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
900093fe:	e009      	b.n	90009414 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
90009400:	687b      	ldr	r3, [r7, #4]
90009402:	2201      	movs	r2, #1
90009404:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
90009408:	e004      	b.n	90009414 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
9000940a:	6839      	ldr	r1, [r7, #0]
9000940c:	6878      	ldr	r0, [r7, #4]
9000940e:	f000 f99e 	bl	9000974e <USBD_CtlError>
  }
}
90009412:	bf00      	nop
90009414:	bf00      	nop
90009416:	3710      	adds	r7, #16
90009418:	46bd      	mov	sp, r7
9000941a:	bd80      	pop	{r7, pc}

9000941c <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
9000941c:	b580      	push	{r7, lr}
9000941e:	b084      	sub	sp, #16
90009420:	af00      	add	r7, sp, #0
90009422:	6078      	str	r0, [r7, #4]
90009424:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
90009426:	2300      	movs	r3, #0
90009428:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
9000942a:	683b      	ldr	r3, [r7, #0]
9000942c:	885b      	ldrh	r3, [r3, #2]
9000942e:	b2da      	uxtb	r2, r3
90009430:	4b4e      	ldr	r3, [pc, #312]	@ (9000956c <USBD_SetConfig+0x150>)
90009432:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
90009434:	4b4d      	ldr	r3, [pc, #308]	@ (9000956c <USBD_SetConfig+0x150>)
90009436:	781b      	ldrb	r3, [r3, #0]
90009438:	2b01      	cmp	r3, #1
9000943a:	d905      	bls.n	90009448 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
9000943c:	6839      	ldr	r1, [r7, #0]
9000943e:	6878      	ldr	r0, [r7, #4]
90009440:	f000 f985 	bl	9000974e <USBD_CtlError>
    return USBD_FAIL;
90009444:	2303      	movs	r3, #3
90009446:	e08c      	b.n	90009562 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
90009448:	687b      	ldr	r3, [r7, #4]
9000944a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
9000944e:	b2db      	uxtb	r3, r3
90009450:	2b02      	cmp	r3, #2
90009452:	d002      	beq.n	9000945a <USBD_SetConfig+0x3e>
90009454:	2b03      	cmp	r3, #3
90009456:	d029      	beq.n	900094ac <USBD_SetConfig+0x90>
90009458:	e075      	b.n	90009546 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
9000945a:	4b44      	ldr	r3, [pc, #272]	@ (9000956c <USBD_SetConfig+0x150>)
9000945c:	781b      	ldrb	r3, [r3, #0]
9000945e:	2b00      	cmp	r3, #0
90009460:	d020      	beq.n	900094a4 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
90009462:	4b42      	ldr	r3, [pc, #264]	@ (9000956c <USBD_SetConfig+0x150>)
90009464:	781b      	ldrb	r3, [r3, #0]
90009466:	461a      	mov	r2, r3
90009468:	687b      	ldr	r3, [r7, #4]
9000946a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
9000946c:	4b3f      	ldr	r3, [pc, #252]	@ (9000956c <USBD_SetConfig+0x150>)
9000946e:	781b      	ldrb	r3, [r3, #0]
90009470:	4619      	mov	r1, r3
90009472:	6878      	ldr	r0, [r7, #4]
90009474:	f7fe ffcd 	bl	90008412 <USBD_SetClassConfig>
90009478:	4603      	mov	r3, r0
9000947a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
9000947c:	7bfb      	ldrb	r3, [r7, #15]
9000947e:	2b00      	cmp	r3, #0
90009480:	d008      	beq.n	90009494 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
90009482:	6839      	ldr	r1, [r7, #0]
90009484:	6878      	ldr	r0, [r7, #4]
90009486:	f000 f962 	bl	9000974e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
9000948a:	687b      	ldr	r3, [r7, #4]
9000948c:	2202      	movs	r2, #2
9000948e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
90009492:	e065      	b.n	90009560 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
90009494:	6878      	ldr	r0, [r7, #4]
90009496:	f000 fa36 	bl	90009906 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
9000949a:	687b      	ldr	r3, [r7, #4]
9000949c:	2203      	movs	r2, #3
9000949e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
900094a2:	e05d      	b.n	90009560 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
900094a4:	6878      	ldr	r0, [r7, #4]
900094a6:	f000 fa2e 	bl	90009906 <USBD_CtlSendStatus>
      break;
900094aa:	e059      	b.n	90009560 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
900094ac:	4b2f      	ldr	r3, [pc, #188]	@ (9000956c <USBD_SetConfig+0x150>)
900094ae:	781b      	ldrb	r3, [r3, #0]
900094b0:	2b00      	cmp	r3, #0
900094b2:	d112      	bne.n	900094da <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
900094b4:	687b      	ldr	r3, [r7, #4]
900094b6:	2202      	movs	r2, #2
900094b8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
900094bc:	4b2b      	ldr	r3, [pc, #172]	@ (9000956c <USBD_SetConfig+0x150>)
900094be:	781b      	ldrb	r3, [r3, #0]
900094c0:	461a      	mov	r2, r3
900094c2:	687b      	ldr	r3, [r7, #4]
900094c4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
900094c6:	4b29      	ldr	r3, [pc, #164]	@ (9000956c <USBD_SetConfig+0x150>)
900094c8:	781b      	ldrb	r3, [r3, #0]
900094ca:	4619      	mov	r1, r3
900094cc:	6878      	ldr	r0, [r7, #4]
900094ce:	f7fe ffbc 	bl	9000844a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
900094d2:	6878      	ldr	r0, [r7, #4]
900094d4:	f000 fa17 	bl	90009906 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
900094d8:	e042      	b.n	90009560 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
900094da:	4b24      	ldr	r3, [pc, #144]	@ (9000956c <USBD_SetConfig+0x150>)
900094dc:	781b      	ldrb	r3, [r3, #0]
900094de:	461a      	mov	r2, r3
900094e0:	687b      	ldr	r3, [r7, #4]
900094e2:	685b      	ldr	r3, [r3, #4]
900094e4:	429a      	cmp	r2, r3
900094e6:	d02a      	beq.n	9000953e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
900094e8:	687b      	ldr	r3, [r7, #4]
900094ea:	685b      	ldr	r3, [r3, #4]
900094ec:	b2db      	uxtb	r3, r3
900094ee:	4619      	mov	r1, r3
900094f0:	6878      	ldr	r0, [r7, #4]
900094f2:	f7fe ffaa 	bl	9000844a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
900094f6:	4b1d      	ldr	r3, [pc, #116]	@ (9000956c <USBD_SetConfig+0x150>)
900094f8:	781b      	ldrb	r3, [r3, #0]
900094fa:	461a      	mov	r2, r3
900094fc:	687b      	ldr	r3, [r7, #4]
900094fe:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
90009500:	4b1a      	ldr	r3, [pc, #104]	@ (9000956c <USBD_SetConfig+0x150>)
90009502:	781b      	ldrb	r3, [r3, #0]
90009504:	4619      	mov	r1, r3
90009506:	6878      	ldr	r0, [r7, #4]
90009508:	f7fe ff83 	bl	90008412 <USBD_SetClassConfig>
9000950c:	4603      	mov	r3, r0
9000950e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
90009510:	7bfb      	ldrb	r3, [r7, #15]
90009512:	2b00      	cmp	r3, #0
90009514:	d00f      	beq.n	90009536 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
90009516:	6839      	ldr	r1, [r7, #0]
90009518:	6878      	ldr	r0, [r7, #4]
9000951a:	f000 f918 	bl	9000974e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
9000951e:	687b      	ldr	r3, [r7, #4]
90009520:	685b      	ldr	r3, [r3, #4]
90009522:	b2db      	uxtb	r3, r3
90009524:	4619      	mov	r1, r3
90009526:	6878      	ldr	r0, [r7, #4]
90009528:	f7fe ff8f 	bl	9000844a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
9000952c:	687b      	ldr	r3, [r7, #4]
9000952e:	2202      	movs	r2, #2
90009530:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
90009534:	e014      	b.n	90009560 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
90009536:	6878      	ldr	r0, [r7, #4]
90009538:	f000 f9e5 	bl	90009906 <USBD_CtlSendStatus>
      break;
9000953c:	e010      	b.n	90009560 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
9000953e:	6878      	ldr	r0, [r7, #4]
90009540:	f000 f9e1 	bl	90009906 <USBD_CtlSendStatus>
      break;
90009544:	e00c      	b.n	90009560 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
90009546:	6839      	ldr	r1, [r7, #0]
90009548:	6878      	ldr	r0, [r7, #4]
9000954a:	f000 f900 	bl	9000974e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
9000954e:	4b07      	ldr	r3, [pc, #28]	@ (9000956c <USBD_SetConfig+0x150>)
90009550:	781b      	ldrb	r3, [r3, #0]
90009552:	4619      	mov	r1, r3
90009554:	6878      	ldr	r0, [r7, #4]
90009556:	f7fe ff78 	bl	9000844a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
9000955a:	2303      	movs	r3, #3
9000955c:	73fb      	strb	r3, [r7, #15]
      break;
9000955e:	bf00      	nop
  }

  return ret;
90009560:	7bfb      	ldrb	r3, [r7, #15]
}
90009562:	4618      	mov	r0, r3
90009564:	3710      	adds	r7, #16
90009566:	46bd      	mov	sp, r7
90009568:	bd80      	pop	{r7, pc}
9000956a:	bf00      	nop
9000956c:	24001c2c 	.word	0x24001c2c

90009570 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
90009570:	b580      	push	{r7, lr}
90009572:	b082      	sub	sp, #8
90009574:	af00      	add	r7, sp, #0
90009576:	6078      	str	r0, [r7, #4]
90009578:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
9000957a:	683b      	ldr	r3, [r7, #0]
9000957c:	88db      	ldrh	r3, [r3, #6]
9000957e:	2b01      	cmp	r3, #1
90009580:	d004      	beq.n	9000958c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
90009582:	6839      	ldr	r1, [r7, #0]
90009584:	6878      	ldr	r0, [r7, #4]
90009586:	f000 f8e2 	bl	9000974e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
9000958a:	e023      	b.n	900095d4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
9000958c:	687b      	ldr	r3, [r7, #4]
9000958e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
90009592:	b2db      	uxtb	r3, r3
90009594:	2b02      	cmp	r3, #2
90009596:	dc02      	bgt.n	9000959e <USBD_GetConfig+0x2e>
90009598:	2b00      	cmp	r3, #0
9000959a:	dc03      	bgt.n	900095a4 <USBD_GetConfig+0x34>
9000959c:	e015      	b.n	900095ca <USBD_GetConfig+0x5a>
9000959e:	2b03      	cmp	r3, #3
900095a0:	d00b      	beq.n	900095ba <USBD_GetConfig+0x4a>
900095a2:	e012      	b.n	900095ca <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
900095a4:	687b      	ldr	r3, [r7, #4]
900095a6:	2200      	movs	r2, #0
900095a8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
900095aa:	687b      	ldr	r3, [r7, #4]
900095ac:	3308      	adds	r3, #8
900095ae:	2201      	movs	r2, #1
900095b0:	4619      	mov	r1, r3
900095b2:	6878      	ldr	r0, [r7, #4]
900095b4:	f000 f946 	bl	90009844 <USBD_CtlSendData>
        break;
900095b8:	e00c      	b.n	900095d4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
900095ba:	687b      	ldr	r3, [r7, #4]
900095bc:	3304      	adds	r3, #4
900095be:	2201      	movs	r2, #1
900095c0:	4619      	mov	r1, r3
900095c2:	6878      	ldr	r0, [r7, #4]
900095c4:	f000 f93e 	bl	90009844 <USBD_CtlSendData>
        break;
900095c8:	e004      	b.n	900095d4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
900095ca:	6839      	ldr	r1, [r7, #0]
900095cc:	6878      	ldr	r0, [r7, #4]
900095ce:	f000 f8be 	bl	9000974e <USBD_CtlError>
        break;
900095d2:	bf00      	nop
}
900095d4:	bf00      	nop
900095d6:	3708      	adds	r7, #8
900095d8:	46bd      	mov	sp, r7
900095da:	bd80      	pop	{r7, pc}

900095dc <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
900095dc:	b580      	push	{r7, lr}
900095de:	b082      	sub	sp, #8
900095e0:	af00      	add	r7, sp, #0
900095e2:	6078      	str	r0, [r7, #4]
900095e4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
900095e6:	687b      	ldr	r3, [r7, #4]
900095e8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
900095ec:	b2db      	uxtb	r3, r3
900095ee:	3b01      	subs	r3, #1
900095f0:	2b02      	cmp	r3, #2
900095f2:	d81e      	bhi.n	90009632 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
900095f4:	683b      	ldr	r3, [r7, #0]
900095f6:	88db      	ldrh	r3, [r3, #6]
900095f8:	2b02      	cmp	r3, #2
900095fa:	d004      	beq.n	90009606 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
900095fc:	6839      	ldr	r1, [r7, #0]
900095fe:	6878      	ldr	r0, [r7, #4]
90009600:	f000 f8a5 	bl	9000974e <USBD_CtlError>
        break;
90009604:	e01a      	b.n	9000963c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
90009606:	687b      	ldr	r3, [r7, #4]
90009608:	2201      	movs	r2, #1
9000960a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
9000960c:	687b      	ldr	r3, [r7, #4]
9000960e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
90009612:	2b00      	cmp	r3, #0
90009614:	d005      	beq.n	90009622 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
90009616:	687b      	ldr	r3, [r7, #4]
90009618:	68db      	ldr	r3, [r3, #12]
9000961a:	f043 0202 	orr.w	r2, r3, #2
9000961e:	687b      	ldr	r3, [r7, #4]
90009620:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
90009622:	687b      	ldr	r3, [r7, #4]
90009624:	330c      	adds	r3, #12
90009626:	2202      	movs	r2, #2
90009628:	4619      	mov	r1, r3
9000962a:	6878      	ldr	r0, [r7, #4]
9000962c:	f000 f90a 	bl	90009844 <USBD_CtlSendData>
      break;
90009630:	e004      	b.n	9000963c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
90009632:	6839      	ldr	r1, [r7, #0]
90009634:	6878      	ldr	r0, [r7, #4]
90009636:	f000 f88a 	bl	9000974e <USBD_CtlError>
      break;
9000963a:	bf00      	nop
  }
}
9000963c:	bf00      	nop
9000963e:	3708      	adds	r7, #8
90009640:	46bd      	mov	sp, r7
90009642:	bd80      	pop	{r7, pc}

90009644 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
90009644:	b580      	push	{r7, lr}
90009646:	b082      	sub	sp, #8
90009648:	af00      	add	r7, sp, #0
9000964a:	6078      	str	r0, [r7, #4]
9000964c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
9000964e:	683b      	ldr	r3, [r7, #0]
90009650:	885b      	ldrh	r3, [r3, #2]
90009652:	2b01      	cmp	r3, #1
90009654:	d107      	bne.n	90009666 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
90009656:	687b      	ldr	r3, [r7, #4]
90009658:	2201      	movs	r2, #1
9000965a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
9000965e:	6878      	ldr	r0, [r7, #4]
90009660:	f000 f951 	bl	90009906 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
90009664:	e013      	b.n	9000968e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
90009666:	683b      	ldr	r3, [r7, #0]
90009668:	885b      	ldrh	r3, [r3, #2]
9000966a:	2b02      	cmp	r3, #2
9000966c:	d10b      	bne.n	90009686 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
9000966e:	683b      	ldr	r3, [r7, #0]
90009670:	889b      	ldrh	r3, [r3, #4]
90009672:	0a1b      	lsrs	r3, r3, #8
90009674:	b29b      	uxth	r3, r3
90009676:	b2da      	uxtb	r2, r3
90009678:	687b      	ldr	r3, [r7, #4]
9000967a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
9000967e:	6878      	ldr	r0, [r7, #4]
90009680:	f000 f941 	bl	90009906 <USBD_CtlSendStatus>
}
90009684:	e003      	b.n	9000968e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
90009686:	6839      	ldr	r1, [r7, #0]
90009688:	6878      	ldr	r0, [r7, #4]
9000968a:	f000 f860 	bl	9000974e <USBD_CtlError>
}
9000968e:	bf00      	nop
90009690:	3708      	adds	r7, #8
90009692:	46bd      	mov	sp, r7
90009694:	bd80      	pop	{r7, pc}

90009696 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
90009696:	b580      	push	{r7, lr}
90009698:	b082      	sub	sp, #8
9000969a:	af00      	add	r7, sp, #0
9000969c:	6078      	str	r0, [r7, #4]
9000969e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
900096a0:	687b      	ldr	r3, [r7, #4]
900096a2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
900096a6:	b2db      	uxtb	r3, r3
900096a8:	3b01      	subs	r3, #1
900096aa:	2b02      	cmp	r3, #2
900096ac:	d80b      	bhi.n	900096c6 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
900096ae:	683b      	ldr	r3, [r7, #0]
900096b0:	885b      	ldrh	r3, [r3, #2]
900096b2:	2b01      	cmp	r3, #1
900096b4:	d10c      	bne.n	900096d0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
900096b6:	687b      	ldr	r3, [r7, #4]
900096b8:	2200      	movs	r2, #0
900096ba:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
900096be:	6878      	ldr	r0, [r7, #4]
900096c0:	f000 f921 	bl	90009906 <USBD_CtlSendStatus>
      }
      break;
900096c4:	e004      	b.n	900096d0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
900096c6:	6839      	ldr	r1, [r7, #0]
900096c8:	6878      	ldr	r0, [r7, #4]
900096ca:	f000 f840 	bl	9000974e <USBD_CtlError>
      break;
900096ce:	e000      	b.n	900096d2 <USBD_ClrFeature+0x3c>
      break;
900096d0:	bf00      	nop
  }
}
900096d2:	bf00      	nop
900096d4:	3708      	adds	r7, #8
900096d6:	46bd      	mov	sp, r7
900096d8:	bd80      	pop	{r7, pc}

900096da <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
900096da:	b580      	push	{r7, lr}
900096dc:	b084      	sub	sp, #16
900096de:	af00      	add	r7, sp, #0
900096e0:	6078      	str	r0, [r7, #4]
900096e2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
900096e4:	683b      	ldr	r3, [r7, #0]
900096e6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
900096e8:	68fb      	ldr	r3, [r7, #12]
900096ea:	781a      	ldrb	r2, [r3, #0]
900096ec:	687b      	ldr	r3, [r7, #4]
900096ee:	701a      	strb	r2, [r3, #0]

  pbuff++;
900096f0:	68fb      	ldr	r3, [r7, #12]
900096f2:	3301      	adds	r3, #1
900096f4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
900096f6:	68fb      	ldr	r3, [r7, #12]
900096f8:	781a      	ldrb	r2, [r3, #0]
900096fa:	687b      	ldr	r3, [r7, #4]
900096fc:	705a      	strb	r2, [r3, #1]

  pbuff++;
900096fe:	68fb      	ldr	r3, [r7, #12]
90009700:	3301      	adds	r3, #1
90009702:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
90009704:	68f8      	ldr	r0, [r7, #12]
90009706:	f7ff fa3d 	bl	90008b84 <SWAPBYTE>
9000970a:	4603      	mov	r3, r0
9000970c:	461a      	mov	r2, r3
9000970e:	687b      	ldr	r3, [r7, #4]
90009710:	805a      	strh	r2, [r3, #2]

  pbuff++;
90009712:	68fb      	ldr	r3, [r7, #12]
90009714:	3301      	adds	r3, #1
90009716:	60fb      	str	r3, [r7, #12]
  pbuff++;
90009718:	68fb      	ldr	r3, [r7, #12]
9000971a:	3301      	adds	r3, #1
9000971c:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
9000971e:	68f8      	ldr	r0, [r7, #12]
90009720:	f7ff fa30 	bl	90008b84 <SWAPBYTE>
90009724:	4603      	mov	r3, r0
90009726:	461a      	mov	r2, r3
90009728:	687b      	ldr	r3, [r7, #4]
9000972a:	809a      	strh	r2, [r3, #4]

  pbuff++;
9000972c:	68fb      	ldr	r3, [r7, #12]
9000972e:	3301      	adds	r3, #1
90009730:	60fb      	str	r3, [r7, #12]
  pbuff++;
90009732:	68fb      	ldr	r3, [r7, #12]
90009734:	3301      	adds	r3, #1
90009736:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
90009738:	68f8      	ldr	r0, [r7, #12]
9000973a:	f7ff fa23 	bl	90008b84 <SWAPBYTE>
9000973e:	4603      	mov	r3, r0
90009740:	461a      	mov	r2, r3
90009742:	687b      	ldr	r3, [r7, #4]
90009744:	80da      	strh	r2, [r3, #6]
}
90009746:	bf00      	nop
90009748:	3710      	adds	r7, #16
9000974a:	46bd      	mov	sp, r7
9000974c:	bd80      	pop	{r7, pc}

9000974e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
9000974e:	b580      	push	{r7, lr}
90009750:	b082      	sub	sp, #8
90009752:	af00      	add	r7, sp, #0
90009754:	6078      	str	r0, [r7, #4]
90009756:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
90009758:	2180      	movs	r1, #128	@ 0x80
9000975a:	6878      	ldr	r0, [r7, #4]
9000975c:	f7f7 fd84 	bl	90001268 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
90009760:	2100      	movs	r1, #0
90009762:	6878      	ldr	r0, [r7, #4]
90009764:	f7f7 fd80 	bl	90001268 <USBD_LL_StallEP>
}
90009768:	bf00      	nop
9000976a:	3708      	adds	r7, #8
9000976c:	46bd      	mov	sp, r7
9000976e:	bd80      	pop	{r7, pc}

90009770 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
90009770:	b580      	push	{r7, lr}
90009772:	b086      	sub	sp, #24
90009774:	af00      	add	r7, sp, #0
90009776:	60f8      	str	r0, [r7, #12]
90009778:	60b9      	str	r1, [r7, #8]
9000977a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
9000977c:	2300      	movs	r3, #0
9000977e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
90009780:	68fb      	ldr	r3, [r7, #12]
90009782:	2b00      	cmp	r3, #0
90009784:	d040      	beq.n	90009808 <USBD_GetString+0x98>
  {
    return;
  }

  pdesc = desc;
90009786:	68fb      	ldr	r3, [r7, #12]
90009788:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
9000978a:	6938      	ldr	r0, [r7, #16]
9000978c:	f000 f840 	bl	90009810 <USBD_GetLen>
90009790:	4603      	mov	r3, r0
90009792:	3301      	adds	r3, #1
90009794:	005b      	lsls	r3, r3, #1
90009796:	2b40      	cmp	r3, #64	@ 0x40
90009798:	d808      	bhi.n	900097ac <USBD_GetString+0x3c>
9000979a:	6938      	ldr	r0, [r7, #16]
9000979c:	f000 f838 	bl	90009810 <USBD_GetLen>
900097a0:	4603      	mov	r3, r0
900097a2:	3301      	adds	r3, #1
900097a4:	b29b      	uxth	r3, r3
900097a6:	005b      	lsls	r3, r3, #1
900097a8:	b29a      	uxth	r2, r3
900097aa:	e000      	b.n	900097ae <USBD_GetString+0x3e>
900097ac:	2240      	movs	r2, #64	@ 0x40
900097ae:	687b      	ldr	r3, [r7, #4]
900097b0:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
900097b2:	7dfb      	ldrb	r3, [r7, #23]
900097b4:	68ba      	ldr	r2, [r7, #8]
900097b6:	4413      	add	r3, r2
900097b8:	687a      	ldr	r2, [r7, #4]
900097ba:	7812      	ldrb	r2, [r2, #0]
900097bc:	701a      	strb	r2, [r3, #0]
  idx++;
900097be:	7dfb      	ldrb	r3, [r7, #23]
900097c0:	3301      	adds	r3, #1
900097c2:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
900097c4:	7dfb      	ldrb	r3, [r7, #23]
900097c6:	68ba      	ldr	r2, [r7, #8]
900097c8:	4413      	add	r3, r2
900097ca:	2203      	movs	r2, #3
900097cc:	701a      	strb	r2, [r3, #0]
  idx++;
900097ce:	7dfb      	ldrb	r3, [r7, #23]
900097d0:	3301      	adds	r3, #1
900097d2:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
900097d4:	e013      	b.n	900097fe <USBD_GetString+0x8e>
  {
    unicode[idx] = *pdesc;
900097d6:	7dfb      	ldrb	r3, [r7, #23]
900097d8:	68ba      	ldr	r2, [r7, #8]
900097da:	4413      	add	r3, r2
900097dc:	693a      	ldr	r2, [r7, #16]
900097de:	7812      	ldrb	r2, [r2, #0]
900097e0:	701a      	strb	r2, [r3, #0]
    pdesc++;
900097e2:	693b      	ldr	r3, [r7, #16]
900097e4:	3301      	adds	r3, #1
900097e6:	613b      	str	r3, [r7, #16]
    idx++;
900097e8:	7dfb      	ldrb	r3, [r7, #23]
900097ea:	3301      	adds	r3, #1
900097ec:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
900097ee:	7dfb      	ldrb	r3, [r7, #23]
900097f0:	68ba      	ldr	r2, [r7, #8]
900097f2:	4413      	add	r3, r2
900097f4:	2200      	movs	r2, #0
900097f6:	701a      	strb	r2, [r3, #0]
    idx++;
900097f8:	7dfb      	ldrb	r3, [r7, #23]
900097fa:	3301      	adds	r3, #1
900097fc:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
900097fe:	693b      	ldr	r3, [r7, #16]
90009800:	781b      	ldrb	r3, [r3, #0]
90009802:	2b00      	cmp	r3, #0
90009804:	d1e7      	bne.n	900097d6 <USBD_GetString+0x66>
90009806:	e000      	b.n	9000980a <USBD_GetString+0x9a>
    return;
90009808:	bf00      	nop
  }
}
9000980a:	3718      	adds	r7, #24
9000980c:	46bd      	mov	sp, r7
9000980e:	bd80      	pop	{r7, pc}

90009810 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
90009810:	b480      	push	{r7}
90009812:	b085      	sub	sp, #20
90009814:	af00      	add	r7, sp, #0
90009816:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
90009818:	2300      	movs	r3, #0
9000981a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
9000981c:	687b      	ldr	r3, [r7, #4]
9000981e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
90009820:	e005      	b.n	9000982e <USBD_GetLen+0x1e>
  {
    len++;
90009822:	7bfb      	ldrb	r3, [r7, #15]
90009824:	3301      	adds	r3, #1
90009826:	73fb      	strb	r3, [r7, #15]
    pbuff++;
90009828:	68bb      	ldr	r3, [r7, #8]
9000982a:	3301      	adds	r3, #1
9000982c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
9000982e:	68bb      	ldr	r3, [r7, #8]
90009830:	781b      	ldrb	r3, [r3, #0]
90009832:	2b00      	cmp	r3, #0
90009834:	d1f5      	bne.n	90009822 <USBD_GetLen+0x12>
  }

  return len;
90009836:	7bfb      	ldrb	r3, [r7, #15]
}
90009838:	4618      	mov	r0, r3
9000983a:	3714      	adds	r7, #20
9000983c:	46bd      	mov	sp, r7
9000983e:	f85d 7b04 	ldr.w	r7, [sp], #4
90009842:	4770      	bx	lr

90009844 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
90009844:	b580      	push	{r7, lr}
90009846:	b084      	sub	sp, #16
90009848:	af00      	add	r7, sp, #0
9000984a:	60f8      	str	r0, [r7, #12]
9000984c:	60b9      	str	r1, [r7, #8]
9000984e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
90009850:	68fb      	ldr	r3, [r7, #12]
90009852:	2202      	movs	r2, #2
90009854:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
90009858:	68fb      	ldr	r3, [r7, #12]
9000985a:	687a      	ldr	r2, [r7, #4]
9000985c:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
9000985e:	68fb      	ldr	r3, [r7, #12]
90009860:	68ba      	ldr	r2, [r7, #8]
90009862:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
90009864:	68fb      	ldr	r3, [r7, #12]
90009866:	687a      	ldr	r2, [r7, #4]
90009868:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
9000986a:	687b      	ldr	r3, [r7, #4]
9000986c:	68ba      	ldr	r2, [r7, #8]
9000986e:	2100      	movs	r1, #0
90009870:	68f8      	ldr	r0, [r7, #12]
90009872:	f7f7 fd82 	bl	9000137a <USBD_LL_Transmit>

  return USBD_OK;
90009876:	2300      	movs	r3, #0
}
90009878:	4618      	mov	r0, r3
9000987a:	3710      	adds	r7, #16
9000987c:	46bd      	mov	sp, r7
9000987e:	bd80      	pop	{r7, pc}

90009880 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
90009880:	b580      	push	{r7, lr}
90009882:	b084      	sub	sp, #16
90009884:	af00      	add	r7, sp, #0
90009886:	60f8      	str	r0, [r7, #12]
90009888:	60b9      	str	r1, [r7, #8]
9000988a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
9000988c:	687b      	ldr	r3, [r7, #4]
9000988e:	68ba      	ldr	r2, [r7, #8]
90009890:	2100      	movs	r1, #0
90009892:	68f8      	ldr	r0, [r7, #12]
90009894:	f7f7 fd71 	bl	9000137a <USBD_LL_Transmit>

  return USBD_OK;
90009898:	2300      	movs	r3, #0
}
9000989a:	4618      	mov	r0, r3
9000989c:	3710      	adds	r7, #16
9000989e:	46bd      	mov	sp, r7
900098a0:	bd80      	pop	{r7, pc}

900098a2 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
900098a2:	b580      	push	{r7, lr}
900098a4:	b084      	sub	sp, #16
900098a6:	af00      	add	r7, sp, #0
900098a8:	60f8      	str	r0, [r7, #12]
900098aa:	60b9      	str	r1, [r7, #8]
900098ac:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
900098ae:	68fb      	ldr	r3, [r7, #12]
900098b0:	2203      	movs	r2, #3
900098b2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
900098b6:	68fb      	ldr	r3, [r7, #12]
900098b8:	687a      	ldr	r2, [r7, #4]
900098ba:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
900098be:	68fb      	ldr	r3, [r7, #12]
900098c0:	68ba      	ldr	r2, [r7, #8]
900098c2:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
900098c6:	68fb      	ldr	r3, [r7, #12]
900098c8:	687a      	ldr	r2, [r7, #4]
900098ca:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
900098ce:	687b      	ldr	r3, [r7, #4]
900098d0:	68ba      	ldr	r2, [r7, #8]
900098d2:	2100      	movs	r1, #0
900098d4:	68f8      	ldr	r0, [r7, #12]
900098d6:	f7f7 fd71 	bl	900013bc <USBD_LL_PrepareReceive>

  return USBD_OK;
900098da:	2300      	movs	r3, #0
}
900098dc:	4618      	mov	r0, r3
900098de:	3710      	adds	r7, #16
900098e0:	46bd      	mov	sp, r7
900098e2:	bd80      	pop	{r7, pc}

900098e4 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
900098e4:	b580      	push	{r7, lr}
900098e6:	b084      	sub	sp, #16
900098e8:	af00      	add	r7, sp, #0
900098ea:	60f8      	str	r0, [r7, #12]
900098ec:	60b9      	str	r1, [r7, #8]
900098ee:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
900098f0:	687b      	ldr	r3, [r7, #4]
900098f2:	68ba      	ldr	r2, [r7, #8]
900098f4:	2100      	movs	r1, #0
900098f6:	68f8      	ldr	r0, [r7, #12]
900098f8:	f7f7 fd60 	bl	900013bc <USBD_LL_PrepareReceive>

  return USBD_OK;
900098fc:	2300      	movs	r3, #0
}
900098fe:	4618      	mov	r0, r3
90009900:	3710      	adds	r7, #16
90009902:	46bd      	mov	sp, r7
90009904:	bd80      	pop	{r7, pc}

90009906 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
90009906:	b580      	push	{r7, lr}
90009908:	b082      	sub	sp, #8
9000990a:	af00      	add	r7, sp, #0
9000990c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
9000990e:	687b      	ldr	r3, [r7, #4]
90009910:	2204      	movs	r2, #4
90009912:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
90009916:	2300      	movs	r3, #0
90009918:	2200      	movs	r2, #0
9000991a:	2100      	movs	r1, #0
9000991c:	6878      	ldr	r0, [r7, #4]
9000991e:	f7f7 fd2c 	bl	9000137a <USBD_LL_Transmit>

  return USBD_OK;
90009922:	2300      	movs	r3, #0
}
90009924:	4618      	mov	r0, r3
90009926:	3708      	adds	r7, #8
90009928:	46bd      	mov	sp, r7
9000992a:	bd80      	pop	{r7, pc}

9000992c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
9000992c:	b580      	push	{r7, lr}
9000992e:	b082      	sub	sp, #8
90009930:	af00      	add	r7, sp, #0
90009932:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
90009934:	687b      	ldr	r3, [r7, #4]
90009936:	2205      	movs	r2, #5
90009938:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
9000993c:	2300      	movs	r3, #0
9000993e:	2200      	movs	r2, #0
90009940:	2100      	movs	r1, #0
90009942:	6878      	ldr	r0, [r7, #4]
90009944:	f7f7 fd3a 	bl	900013bc <USBD_LL_PrepareReceive>

  return USBD_OK;
90009948:	2300      	movs	r3, #0
}
9000994a:	4618      	mov	r0, r3
9000994c:	3708      	adds	r7, #8
9000994e:	46bd      	mov	sp, r7
90009950:	bd80      	pop	{r7, pc}
	...

90009954 <siprintf>:
90009954:	b40e      	push	{r1, r2, r3}
90009956:	b510      	push	{r4, lr}
90009958:	b09d      	sub	sp, #116	@ 0x74
9000995a:	ab1f      	add	r3, sp, #124	@ 0x7c
9000995c:	9002      	str	r0, [sp, #8]
9000995e:	9006      	str	r0, [sp, #24]
90009960:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
90009964:	480a      	ldr	r0, [pc, #40]	@ (90009990 <siprintf+0x3c>)
90009966:	9107      	str	r1, [sp, #28]
90009968:	9104      	str	r1, [sp, #16]
9000996a:	490a      	ldr	r1, [pc, #40]	@ (90009994 <siprintf+0x40>)
9000996c:	f853 2b04 	ldr.w	r2, [r3], #4
90009970:	9105      	str	r1, [sp, #20]
90009972:	2400      	movs	r4, #0
90009974:	a902      	add	r1, sp, #8
90009976:	6800      	ldr	r0, [r0, #0]
90009978:	9301      	str	r3, [sp, #4]
9000997a:	941b      	str	r4, [sp, #108]	@ 0x6c
9000997c:	f000 f994 	bl	90009ca8 <_svfiprintf_r>
90009980:	9b02      	ldr	r3, [sp, #8]
90009982:	701c      	strb	r4, [r3, #0]
90009984:	b01d      	add	sp, #116	@ 0x74
90009986:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
9000998a:	b003      	add	sp, #12
9000998c:	4770      	bx	lr
9000998e:	bf00      	nop
90009990:	240000fc 	.word	0x240000fc
90009994:	ffff0208 	.word	0xffff0208

90009998 <memset>:
90009998:	4402      	add	r2, r0
9000999a:	4603      	mov	r3, r0
9000999c:	4293      	cmp	r3, r2
9000999e:	d100      	bne.n	900099a2 <memset+0xa>
900099a0:	4770      	bx	lr
900099a2:	f803 1b01 	strb.w	r1, [r3], #1
900099a6:	e7f9      	b.n	9000999c <memset+0x4>

900099a8 <__errno>:
900099a8:	4b01      	ldr	r3, [pc, #4]	@ (900099b0 <__errno+0x8>)
900099aa:	6818      	ldr	r0, [r3, #0]
900099ac:	4770      	bx	lr
900099ae:	bf00      	nop
900099b0:	240000fc 	.word	0x240000fc

900099b4 <__libc_init_array>:
900099b4:	b570      	push	{r4, r5, r6, lr}
900099b6:	4d0d      	ldr	r5, [pc, #52]	@ (900099ec <__libc_init_array+0x38>)
900099b8:	4c0d      	ldr	r4, [pc, #52]	@ (900099f0 <__libc_init_array+0x3c>)
900099ba:	1b64      	subs	r4, r4, r5
900099bc:	10a4      	asrs	r4, r4, #2
900099be:	2600      	movs	r6, #0
900099c0:	42a6      	cmp	r6, r4
900099c2:	d109      	bne.n	900099d8 <__libc_init_array+0x24>
900099c4:	4d0b      	ldr	r5, [pc, #44]	@ (900099f4 <__libc_init_array+0x40>)
900099c6:	4c0c      	ldr	r4, [pc, #48]	@ (900099f8 <__libc_init_array+0x44>)
900099c8:	f000 fc64 	bl	9000a294 <_init>
900099cc:	1b64      	subs	r4, r4, r5
900099ce:	10a4      	asrs	r4, r4, #2
900099d0:	2600      	movs	r6, #0
900099d2:	42a6      	cmp	r6, r4
900099d4:	d105      	bne.n	900099e2 <__libc_init_array+0x2e>
900099d6:	bd70      	pop	{r4, r5, r6, pc}
900099d8:	f855 3b04 	ldr.w	r3, [r5], #4
900099dc:	4798      	blx	r3
900099de:	3601      	adds	r6, #1
900099e0:	e7ee      	b.n	900099c0 <__libc_init_array+0xc>
900099e2:	f855 3b04 	ldr.w	r3, [r5], #4
900099e6:	4798      	blx	r3
900099e8:	3601      	adds	r6, #1
900099ea:	e7f2      	b.n	900099d2 <__libc_init_array+0x1e>
900099ec:	9000a360 	.word	0x9000a360
900099f0:	9000a360 	.word	0x9000a360
900099f4:	9000a360 	.word	0x9000a360
900099f8:	9000a364 	.word	0x9000a364

900099fc <__retarget_lock_acquire_recursive>:
900099fc:	4770      	bx	lr

900099fe <__retarget_lock_release_recursive>:
900099fe:	4770      	bx	lr

90009a00 <_free_r>:
90009a00:	b538      	push	{r3, r4, r5, lr}
90009a02:	4605      	mov	r5, r0
90009a04:	2900      	cmp	r1, #0
90009a06:	d041      	beq.n	90009a8c <_free_r+0x8c>
90009a08:	f851 3c04 	ldr.w	r3, [r1, #-4]
90009a0c:	1f0c      	subs	r4, r1, #4
90009a0e:	2b00      	cmp	r3, #0
90009a10:	bfb8      	it	lt
90009a12:	18e4      	addlt	r4, r4, r3
90009a14:	f000 f8e0 	bl	90009bd8 <__malloc_lock>
90009a18:	4a1d      	ldr	r2, [pc, #116]	@ (90009a90 <_free_r+0x90>)
90009a1a:	6813      	ldr	r3, [r2, #0]
90009a1c:	b933      	cbnz	r3, 90009a2c <_free_r+0x2c>
90009a1e:	6063      	str	r3, [r4, #4]
90009a20:	6014      	str	r4, [r2, #0]
90009a22:	4628      	mov	r0, r5
90009a24:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
90009a28:	f000 b8dc 	b.w	90009be4 <__malloc_unlock>
90009a2c:	42a3      	cmp	r3, r4
90009a2e:	d908      	bls.n	90009a42 <_free_r+0x42>
90009a30:	6820      	ldr	r0, [r4, #0]
90009a32:	1821      	adds	r1, r4, r0
90009a34:	428b      	cmp	r3, r1
90009a36:	bf01      	itttt	eq
90009a38:	6819      	ldreq	r1, [r3, #0]
90009a3a:	685b      	ldreq	r3, [r3, #4]
90009a3c:	1809      	addeq	r1, r1, r0
90009a3e:	6021      	streq	r1, [r4, #0]
90009a40:	e7ed      	b.n	90009a1e <_free_r+0x1e>
90009a42:	461a      	mov	r2, r3
90009a44:	685b      	ldr	r3, [r3, #4]
90009a46:	b10b      	cbz	r3, 90009a4c <_free_r+0x4c>
90009a48:	42a3      	cmp	r3, r4
90009a4a:	d9fa      	bls.n	90009a42 <_free_r+0x42>
90009a4c:	6811      	ldr	r1, [r2, #0]
90009a4e:	1850      	adds	r0, r2, r1
90009a50:	42a0      	cmp	r0, r4
90009a52:	d10b      	bne.n	90009a6c <_free_r+0x6c>
90009a54:	6820      	ldr	r0, [r4, #0]
90009a56:	4401      	add	r1, r0
90009a58:	1850      	adds	r0, r2, r1
90009a5a:	4283      	cmp	r3, r0
90009a5c:	6011      	str	r1, [r2, #0]
90009a5e:	d1e0      	bne.n	90009a22 <_free_r+0x22>
90009a60:	6818      	ldr	r0, [r3, #0]
90009a62:	685b      	ldr	r3, [r3, #4]
90009a64:	6053      	str	r3, [r2, #4]
90009a66:	4408      	add	r0, r1
90009a68:	6010      	str	r0, [r2, #0]
90009a6a:	e7da      	b.n	90009a22 <_free_r+0x22>
90009a6c:	d902      	bls.n	90009a74 <_free_r+0x74>
90009a6e:	230c      	movs	r3, #12
90009a70:	602b      	str	r3, [r5, #0]
90009a72:	e7d6      	b.n	90009a22 <_free_r+0x22>
90009a74:	6820      	ldr	r0, [r4, #0]
90009a76:	1821      	adds	r1, r4, r0
90009a78:	428b      	cmp	r3, r1
90009a7a:	bf04      	itt	eq
90009a7c:	6819      	ldreq	r1, [r3, #0]
90009a7e:	685b      	ldreq	r3, [r3, #4]
90009a80:	6063      	str	r3, [r4, #4]
90009a82:	bf04      	itt	eq
90009a84:	1809      	addeq	r1, r1, r0
90009a86:	6021      	streq	r1, [r4, #0]
90009a88:	6054      	str	r4, [r2, #4]
90009a8a:	e7ca      	b.n	90009a22 <_free_r+0x22>
90009a8c:	bd38      	pop	{r3, r4, r5, pc}
90009a8e:	bf00      	nop
90009a90:	24001d74 	.word	0x24001d74

90009a94 <sbrk_aligned>:
90009a94:	b570      	push	{r4, r5, r6, lr}
90009a96:	4e0f      	ldr	r6, [pc, #60]	@ (90009ad4 <sbrk_aligned+0x40>)
90009a98:	460c      	mov	r4, r1
90009a9a:	6831      	ldr	r1, [r6, #0]
90009a9c:	4605      	mov	r5, r0
90009a9e:	b911      	cbnz	r1, 90009aa6 <sbrk_aligned+0x12>
90009aa0:	f000 fba4 	bl	9000a1ec <_sbrk_r>
90009aa4:	6030      	str	r0, [r6, #0]
90009aa6:	4621      	mov	r1, r4
90009aa8:	4628      	mov	r0, r5
90009aaa:	f000 fb9f 	bl	9000a1ec <_sbrk_r>
90009aae:	1c43      	adds	r3, r0, #1
90009ab0:	d103      	bne.n	90009aba <sbrk_aligned+0x26>
90009ab2:	f04f 34ff 	mov.w	r4, #4294967295
90009ab6:	4620      	mov	r0, r4
90009ab8:	bd70      	pop	{r4, r5, r6, pc}
90009aba:	1cc4      	adds	r4, r0, #3
90009abc:	f024 0403 	bic.w	r4, r4, #3
90009ac0:	42a0      	cmp	r0, r4
90009ac2:	d0f8      	beq.n	90009ab6 <sbrk_aligned+0x22>
90009ac4:	1a21      	subs	r1, r4, r0
90009ac6:	4628      	mov	r0, r5
90009ac8:	f000 fb90 	bl	9000a1ec <_sbrk_r>
90009acc:	3001      	adds	r0, #1
90009ace:	d1f2      	bne.n	90009ab6 <sbrk_aligned+0x22>
90009ad0:	e7ef      	b.n	90009ab2 <sbrk_aligned+0x1e>
90009ad2:	bf00      	nop
90009ad4:	24001d70 	.word	0x24001d70

90009ad8 <_malloc_r>:
90009ad8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
90009adc:	1ccd      	adds	r5, r1, #3
90009ade:	f025 0503 	bic.w	r5, r5, #3
90009ae2:	3508      	adds	r5, #8
90009ae4:	2d0c      	cmp	r5, #12
90009ae6:	bf38      	it	cc
90009ae8:	250c      	movcc	r5, #12
90009aea:	2d00      	cmp	r5, #0
90009aec:	4606      	mov	r6, r0
90009aee:	db01      	blt.n	90009af4 <_malloc_r+0x1c>
90009af0:	42a9      	cmp	r1, r5
90009af2:	d904      	bls.n	90009afe <_malloc_r+0x26>
90009af4:	230c      	movs	r3, #12
90009af6:	6033      	str	r3, [r6, #0]
90009af8:	2000      	movs	r0, #0
90009afa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
90009afe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 90009bd4 <_malloc_r+0xfc>
90009b02:	f000 f869 	bl	90009bd8 <__malloc_lock>
90009b06:	f8d8 3000 	ldr.w	r3, [r8]
90009b0a:	461c      	mov	r4, r3
90009b0c:	bb44      	cbnz	r4, 90009b60 <_malloc_r+0x88>
90009b0e:	4629      	mov	r1, r5
90009b10:	4630      	mov	r0, r6
90009b12:	f7ff ffbf 	bl	90009a94 <sbrk_aligned>
90009b16:	1c43      	adds	r3, r0, #1
90009b18:	4604      	mov	r4, r0
90009b1a:	d158      	bne.n	90009bce <_malloc_r+0xf6>
90009b1c:	f8d8 4000 	ldr.w	r4, [r8]
90009b20:	4627      	mov	r7, r4
90009b22:	2f00      	cmp	r7, #0
90009b24:	d143      	bne.n	90009bae <_malloc_r+0xd6>
90009b26:	2c00      	cmp	r4, #0
90009b28:	d04b      	beq.n	90009bc2 <_malloc_r+0xea>
90009b2a:	6823      	ldr	r3, [r4, #0]
90009b2c:	4639      	mov	r1, r7
90009b2e:	4630      	mov	r0, r6
90009b30:	eb04 0903 	add.w	r9, r4, r3
90009b34:	f000 fb5a 	bl	9000a1ec <_sbrk_r>
90009b38:	4581      	cmp	r9, r0
90009b3a:	d142      	bne.n	90009bc2 <_malloc_r+0xea>
90009b3c:	6821      	ldr	r1, [r4, #0]
90009b3e:	1a6d      	subs	r5, r5, r1
90009b40:	4629      	mov	r1, r5
90009b42:	4630      	mov	r0, r6
90009b44:	f7ff ffa6 	bl	90009a94 <sbrk_aligned>
90009b48:	3001      	adds	r0, #1
90009b4a:	d03a      	beq.n	90009bc2 <_malloc_r+0xea>
90009b4c:	6823      	ldr	r3, [r4, #0]
90009b4e:	442b      	add	r3, r5
90009b50:	6023      	str	r3, [r4, #0]
90009b52:	f8d8 3000 	ldr.w	r3, [r8]
90009b56:	685a      	ldr	r2, [r3, #4]
90009b58:	bb62      	cbnz	r2, 90009bb4 <_malloc_r+0xdc>
90009b5a:	f8c8 7000 	str.w	r7, [r8]
90009b5e:	e00f      	b.n	90009b80 <_malloc_r+0xa8>
90009b60:	6822      	ldr	r2, [r4, #0]
90009b62:	1b52      	subs	r2, r2, r5
90009b64:	d420      	bmi.n	90009ba8 <_malloc_r+0xd0>
90009b66:	2a0b      	cmp	r2, #11
90009b68:	d917      	bls.n	90009b9a <_malloc_r+0xc2>
90009b6a:	1961      	adds	r1, r4, r5
90009b6c:	42a3      	cmp	r3, r4
90009b6e:	6025      	str	r5, [r4, #0]
90009b70:	bf18      	it	ne
90009b72:	6059      	strne	r1, [r3, #4]
90009b74:	6863      	ldr	r3, [r4, #4]
90009b76:	bf08      	it	eq
90009b78:	f8c8 1000 	streq.w	r1, [r8]
90009b7c:	5162      	str	r2, [r4, r5]
90009b7e:	604b      	str	r3, [r1, #4]
90009b80:	4630      	mov	r0, r6
90009b82:	f000 f82f 	bl	90009be4 <__malloc_unlock>
90009b86:	f104 000b 	add.w	r0, r4, #11
90009b8a:	1d23      	adds	r3, r4, #4
90009b8c:	f020 0007 	bic.w	r0, r0, #7
90009b90:	1ac2      	subs	r2, r0, r3
90009b92:	bf1c      	itt	ne
90009b94:	1a1b      	subne	r3, r3, r0
90009b96:	50a3      	strne	r3, [r4, r2]
90009b98:	e7af      	b.n	90009afa <_malloc_r+0x22>
90009b9a:	6862      	ldr	r2, [r4, #4]
90009b9c:	42a3      	cmp	r3, r4
90009b9e:	bf0c      	ite	eq
90009ba0:	f8c8 2000 	streq.w	r2, [r8]
90009ba4:	605a      	strne	r2, [r3, #4]
90009ba6:	e7eb      	b.n	90009b80 <_malloc_r+0xa8>
90009ba8:	4623      	mov	r3, r4
90009baa:	6864      	ldr	r4, [r4, #4]
90009bac:	e7ae      	b.n	90009b0c <_malloc_r+0x34>
90009bae:	463c      	mov	r4, r7
90009bb0:	687f      	ldr	r7, [r7, #4]
90009bb2:	e7b6      	b.n	90009b22 <_malloc_r+0x4a>
90009bb4:	461a      	mov	r2, r3
90009bb6:	685b      	ldr	r3, [r3, #4]
90009bb8:	42a3      	cmp	r3, r4
90009bba:	d1fb      	bne.n	90009bb4 <_malloc_r+0xdc>
90009bbc:	2300      	movs	r3, #0
90009bbe:	6053      	str	r3, [r2, #4]
90009bc0:	e7de      	b.n	90009b80 <_malloc_r+0xa8>
90009bc2:	230c      	movs	r3, #12
90009bc4:	6033      	str	r3, [r6, #0]
90009bc6:	4630      	mov	r0, r6
90009bc8:	f000 f80c 	bl	90009be4 <__malloc_unlock>
90009bcc:	e794      	b.n	90009af8 <_malloc_r+0x20>
90009bce:	6005      	str	r5, [r0, #0]
90009bd0:	e7d6      	b.n	90009b80 <_malloc_r+0xa8>
90009bd2:	bf00      	nop
90009bd4:	24001d74 	.word	0x24001d74

90009bd8 <__malloc_lock>:
90009bd8:	4801      	ldr	r0, [pc, #4]	@ (90009be0 <__malloc_lock+0x8>)
90009bda:	f7ff bf0f 	b.w	900099fc <__retarget_lock_acquire_recursive>
90009bde:	bf00      	nop
90009be0:	24001d6c 	.word	0x24001d6c

90009be4 <__malloc_unlock>:
90009be4:	4801      	ldr	r0, [pc, #4]	@ (90009bec <__malloc_unlock+0x8>)
90009be6:	f7ff bf0a 	b.w	900099fe <__retarget_lock_release_recursive>
90009bea:	bf00      	nop
90009bec:	24001d6c 	.word	0x24001d6c

90009bf0 <__ssputs_r>:
90009bf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
90009bf4:	688e      	ldr	r6, [r1, #8]
90009bf6:	461f      	mov	r7, r3
90009bf8:	42be      	cmp	r6, r7
90009bfa:	680b      	ldr	r3, [r1, #0]
90009bfc:	4682      	mov	sl, r0
90009bfe:	460c      	mov	r4, r1
90009c00:	4690      	mov	r8, r2
90009c02:	d82d      	bhi.n	90009c60 <__ssputs_r+0x70>
90009c04:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
90009c08:	f412 6f90 	tst.w	r2, #1152	@ 0x480
90009c0c:	d026      	beq.n	90009c5c <__ssputs_r+0x6c>
90009c0e:	6965      	ldr	r5, [r4, #20]
90009c10:	6909      	ldr	r1, [r1, #16]
90009c12:	eb05 0545 	add.w	r5, r5, r5, lsl #1
90009c16:	eba3 0901 	sub.w	r9, r3, r1
90009c1a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
90009c1e:	1c7b      	adds	r3, r7, #1
90009c20:	444b      	add	r3, r9
90009c22:	106d      	asrs	r5, r5, #1
90009c24:	429d      	cmp	r5, r3
90009c26:	bf38      	it	cc
90009c28:	461d      	movcc	r5, r3
90009c2a:	0553      	lsls	r3, r2, #21
90009c2c:	d527      	bpl.n	90009c7e <__ssputs_r+0x8e>
90009c2e:	4629      	mov	r1, r5
90009c30:	f7ff ff52 	bl	90009ad8 <_malloc_r>
90009c34:	4606      	mov	r6, r0
90009c36:	b360      	cbz	r0, 90009c92 <__ssputs_r+0xa2>
90009c38:	6921      	ldr	r1, [r4, #16]
90009c3a:	464a      	mov	r2, r9
90009c3c:	f000 fae6 	bl	9000a20c <memcpy>
90009c40:	89a3      	ldrh	r3, [r4, #12]
90009c42:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
90009c46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
90009c4a:	81a3      	strh	r3, [r4, #12]
90009c4c:	6126      	str	r6, [r4, #16]
90009c4e:	6165      	str	r5, [r4, #20]
90009c50:	444e      	add	r6, r9
90009c52:	eba5 0509 	sub.w	r5, r5, r9
90009c56:	6026      	str	r6, [r4, #0]
90009c58:	60a5      	str	r5, [r4, #8]
90009c5a:	463e      	mov	r6, r7
90009c5c:	42be      	cmp	r6, r7
90009c5e:	d900      	bls.n	90009c62 <__ssputs_r+0x72>
90009c60:	463e      	mov	r6, r7
90009c62:	6820      	ldr	r0, [r4, #0]
90009c64:	4632      	mov	r2, r6
90009c66:	4641      	mov	r1, r8
90009c68:	f000 faa6 	bl	9000a1b8 <memmove>
90009c6c:	68a3      	ldr	r3, [r4, #8]
90009c6e:	1b9b      	subs	r3, r3, r6
90009c70:	60a3      	str	r3, [r4, #8]
90009c72:	6823      	ldr	r3, [r4, #0]
90009c74:	4433      	add	r3, r6
90009c76:	6023      	str	r3, [r4, #0]
90009c78:	2000      	movs	r0, #0
90009c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
90009c7e:	462a      	mov	r2, r5
90009c80:	f000 fad2 	bl	9000a228 <_realloc_r>
90009c84:	4606      	mov	r6, r0
90009c86:	2800      	cmp	r0, #0
90009c88:	d1e0      	bne.n	90009c4c <__ssputs_r+0x5c>
90009c8a:	6921      	ldr	r1, [r4, #16]
90009c8c:	4650      	mov	r0, sl
90009c8e:	f7ff feb7 	bl	90009a00 <_free_r>
90009c92:	230c      	movs	r3, #12
90009c94:	f8ca 3000 	str.w	r3, [sl]
90009c98:	89a3      	ldrh	r3, [r4, #12]
90009c9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
90009c9e:	81a3      	strh	r3, [r4, #12]
90009ca0:	f04f 30ff 	mov.w	r0, #4294967295
90009ca4:	e7e9      	b.n	90009c7a <__ssputs_r+0x8a>
	...

90009ca8 <_svfiprintf_r>:
90009ca8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
90009cac:	4698      	mov	r8, r3
90009cae:	898b      	ldrh	r3, [r1, #12]
90009cb0:	061b      	lsls	r3, r3, #24
90009cb2:	b09d      	sub	sp, #116	@ 0x74
90009cb4:	4607      	mov	r7, r0
90009cb6:	460d      	mov	r5, r1
90009cb8:	4614      	mov	r4, r2
90009cba:	d510      	bpl.n	90009cde <_svfiprintf_r+0x36>
90009cbc:	690b      	ldr	r3, [r1, #16]
90009cbe:	b973      	cbnz	r3, 90009cde <_svfiprintf_r+0x36>
90009cc0:	2140      	movs	r1, #64	@ 0x40
90009cc2:	f7ff ff09 	bl	90009ad8 <_malloc_r>
90009cc6:	6028      	str	r0, [r5, #0]
90009cc8:	6128      	str	r0, [r5, #16]
90009cca:	b930      	cbnz	r0, 90009cda <_svfiprintf_r+0x32>
90009ccc:	230c      	movs	r3, #12
90009cce:	603b      	str	r3, [r7, #0]
90009cd0:	f04f 30ff 	mov.w	r0, #4294967295
90009cd4:	b01d      	add	sp, #116	@ 0x74
90009cd6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
90009cda:	2340      	movs	r3, #64	@ 0x40
90009cdc:	616b      	str	r3, [r5, #20]
90009cde:	2300      	movs	r3, #0
90009ce0:	9309      	str	r3, [sp, #36]	@ 0x24
90009ce2:	2320      	movs	r3, #32
90009ce4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
90009ce8:	f8cd 800c 	str.w	r8, [sp, #12]
90009cec:	2330      	movs	r3, #48	@ 0x30
90009cee:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 90009e8c <_svfiprintf_r+0x1e4>
90009cf2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
90009cf6:	f04f 0901 	mov.w	r9, #1
90009cfa:	4623      	mov	r3, r4
90009cfc:	469a      	mov	sl, r3
90009cfe:	f813 2b01 	ldrb.w	r2, [r3], #1
90009d02:	b10a      	cbz	r2, 90009d08 <_svfiprintf_r+0x60>
90009d04:	2a25      	cmp	r2, #37	@ 0x25
90009d06:	d1f9      	bne.n	90009cfc <_svfiprintf_r+0x54>
90009d08:	ebba 0b04 	subs.w	fp, sl, r4
90009d0c:	d00b      	beq.n	90009d26 <_svfiprintf_r+0x7e>
90009d0e:	465b      	mov	r3, fp
90009d10:	4622      	mov	r2, r4
90009d12:	4629      	mov	r1, r5
90009d14:	4638      	mov	r0, r7
90009d16:	f7ff ff6b 	bl	90009bf0 <__ssputs_r>
90009d1a:	3001      	adds	r0, #1
90009d1c:	f000 80a7 	beq.w	90009e6e <_svfiprintf_r+0x1c6>
90009d20:	9a09      	ldr	r2, [sp, #36]	@ 0x24
90009d22:	445a      	add	r2, fp
90009d24:	9209      	str	r2, [sp, #36]	@ 0x24
90009d26:	f89a 3000 	ldrb.w	r3, [sl]
90009d2a:	2b00      	cmp	r3, #0
90009d2c:	f000 809f 	beq.w	90009e6e <_svfiprintf_r+0x1c6>
90009d30:	2300      	movs	r3, #0
90009d32:	f04f 32ff 	mov.w	r2, #4294967295
90009d36:	e9cd 2305 	strd	r2, r3, [sp, #20]
90009d3a:	f10a 0a01 	add.w	sl, sl, #1
90009d3e:	9304      	str	r3, [sp, #16]
90009d40:	9307      	str	r3, [sp, #28]
90009d42:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
90009d46:	931a      	str	r3, [sp, #104]	@ 0x68
90009d48:	4654      	mov	r4, sl
90009d4a:	2205      	movs	r2, #5
90009d4c:	f814 1b01 	ldrb.w	r1, [r4], #1
90009d50:	484e      	ldr	r0, [pc, #312]	@ (90009e8c <_svfiprintf_r+0x1e4>)
90009d52:	f7f6 facd 	bl	900002f0 <memchr>
90009d56:	9a04      	ldr	r2, [sp, #16]
90009d58:	b9d8      	cbnz	r0, 90009d92 <_svfiprintf_r+0xea>
90009d5a:	06d0      	lsls	r0, r2, #27
90009d5c:	bf44      	itt	mi
90009d5e:	2320      	movmi	r3, #32
90009d60:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
90009d64:	0711      	lsls	r1, r2, #28
90009d66:	bf44      	itt	mi
90009d68:	232b      	movmi	r3, #43	@ 0x2b
90009d6a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
90009d6e:	f89a 3000 	ldrb.w	r3, [sl]
90009d72:	2b2a      	cmp	r3, #42	@ 0x2a
90009d74:	d015      	beq.n	90009da2 <_svfiprintf_r+0xfa>
90009d76:	9a07      	ldr	r2, [sp, #28]
90009d78:	4654      	mov	r4, sl
90009d7a:	2000      	movs	r0, #0
90009d7c:	f04f 0c0a 	mov.w	ip, #10
90009d80:	4621      	mov	r1, r4
90009d82:	f811 3b01 	ldrb.w	r3, [r1], #1
90009d86:	3b30      	subs	r3, #48	@ 0x30
90009d88:	2b09      	cmp	r3, #9
90009d8a:	d94b      	bls.n	90009e24 <_svfiprintf_r+0x17c>
90009d8c:	b1b0      	cbz	r0, 90009dbc <_svfiprintf_r+0x114>
90009d8e:	9207      	str	r2, [sp, #28]
90009d90:	e014      	b.n	90009dbc <_svfiprintf_r+0x114>
90009d92:	eba0 0308 	sub.w	r3, r0, r8
90009d96:	fa09 f303 	lsl.w	r3, r9, r3
90009d9a:	4313      	orrs	r3, r2
90009d9c:	9304      	str	r3, [sp, #16]
90009d9e:	46a2      	mov	sl, r4
90009da0:	e7d2      	b.n	90009d48 <_svfiprintf_r+0xa0>
90009da2:	9b03      	ldr	r3, [sp, #12]
90009da4:	1d19      	adds	r1, r3, #4
90009da6:	681b      	ldr	r3, [r3, #0]
90009da8:	9103      	str	r1, [sp, #12]
90009daa:	2b00      	cmp	r3, #0
90009dac:	bfbb      	ittet	lt
90009dae:	425b      	neglt	r3, r3
90009db0:	f042 0202 	orrlt.w	r2, r2, #2
90009db4:	9307      	strge	r3, [sp, #28]
90009db6:	9307      	strlt	r3, [sp, #28]
90009db8:	bfb8      	it	lt
90009dba:	9204      	strlt	r2, [sp, #16]
90009dbc:	7823      	ldrb	r3, [r4, #0]
90009dbe:	2b2e      	cmp	r3, #46	@ 0x2e
90009dc0:	d10a      	bne.n	90009dd8 <_svfiprintf_r+0x130>
90009dc2:	7863      	ldrb	r3, [r4, #1]
90009dc4:	2b2a      	cmp	r3, #42	@ 0x2a
90009dc6:	d132      	bne.n	90009e2e <_svfiprintf_r+0x186>
90009dc8:	9b03      	ldr	r3, [sp, #12]
90009dca:	1d1a      	adds	r2, r3, #4
90009dcc:	681b      	ldr	r3, [r3, #0]
90009dce:	9203      	str	r2, [sp, #12]
90009dd0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
90009dd4:	3402      	adds	r4, #2
90009dd6:	9305      	str	r3, [sp, #20]
90009dd8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 90009e9c <_svfiprintf_r+0x1f4>
90009ddc:	7821      	ldrb	r1, [r4, #0]
90009dde:	2203      	movs	r2, #3
90009de0:	4650      	mov	r0, sl
90009de2:	f7f6 fa85 	bl	900002f0 <memchr>
90009de6:	b138      	cbz	r0, 90009df8 <_svfiprintf_r+0x150>
90009de8:	9b04      	ldr	r3, [sp, #16]
90009dea:	eba0 000a 	sub.w	r0, r0, sl
90009dee:	2240      	movs	r2, #64	@ 0x40
90009df0:	4082      	lsls	r2, r0
90009df2:	4313      	orrs	r3, r2
90009df4:	3401      	adds	r4, #1
90009df6:	9304      	str	r3, [sp, #16]
90009df8:	f814 1b01 	ldrb.w	r1, [r4], #1
90009dfc:	4824      	ldr	r0, [pc, #144]	@ (90009e90 <_svfiprintf_r+0x1e8>)
90009dfe:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
90009e02:	2206      	movs	r2, #6
90009e04:	f7f6 fa74 	bl	900002f0 <memchr>
90009e08:	2800      	cmp	r0, #0
90009e0a:	d036      	beq.n	90009e7a <_svfiprintf_r+0x1d2>
90009e0c:	4b21      	ldr	r3, [pc, #132]	@ (90009e94 <_svfiprintf_r+0x1ec>)
90009e0e:	bb1b      	cbnz	r3, 90009e58 <_svfiprintf_r+0x1b0>
90009e10:	9b03      	ldr	r3, [sp, #12]
90009e12:	3307      	adds	r3, #7
90009e14:	f023 0307 	bic.w	r3, r3, #7
90009e18:	3308      	adds	r3, #8
90009e1a:	9303      	str	r3, [sp, #12]
90009e1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
90009e1e:	4433      	add	r3, r6
90009e20:	9309      	str	r3, [sp, #36]	@ 0x24
90009e22:	e76a      	b.n	90009cfa <_svfiprintf_r+0x52>
90009e24:	fb0c 3202 	mla	r2, ip, r2, r3
90009e28:	460c      	mov	r4, r1
90009e2a:	2001      	movs	r0, #1
90009e2c:	e7a8      	b.n	90009d80 <_svfiprintf_r+0xd8>
90009e2e:	2300      	movs	r3, #0
90009e30:	3401      	adds	r4, #1
90009e32:	9305      	str	r3, [sp, #20]
90009e34:	4619      	mov	r1, r3
90009e36:	f04f 0c0a 	mov.w	ip, #10
90009e3a:	4620      	mov	r0, r4
90009e3c:	f810 2b01 	ldrb.w	r2, [r0], #1
90009e40:	3a30      	subs	r2, #48	@ 0x30
90009e42:	2a09      	cmp	r2, #9
90009e44:	d903      	bls.n	90009e4e <_svfiprintf_r+0x1a6>
90009e46:	2b00      	cmp	r3, #0
90009e48:	d0c6      	beq.n	90009dd8 <_svfiprintf_r+0x130>
90009e4a:	9105      	str	r1, [sp, #20]
90009e4c:	e7c4      	b.n	90009dd8 <_svfiprintf_r+0x130>
90009e4e:	fb0c 2101 	mla	r1, ip, r1, r2
90009e52:	4604      	mov	r4, r0
90009e54:	2301      	movs	r3, #1
90009e56:	e7f0      	b.n	90009e3a <_svfiprintf_r+0x192>
90009e58:	ab03      	add	r3, sp, #12
90009e5a:	9300      	str	r3, [sp, #0]
90009e5c:	462a      	mov	r2, r5
90009e5e:	4b0e      	ldr	r3, [pc, #56]	@ (90009e98 <_svfiprintf_r+0x1f0>)
90009e60:	a904      	add	r1, sp, #16
90009e62:	4638      	mov	r0, r7
90009e64:	f3af 8000 	nop.w
90009e68:	1c42      	adds	r2, r0, #1
90009e6a:	4606      	mov	r6, r0
90009e6c:	d1d6      	bne.n	90009e1c <_svfiprintf_r+0x174>
90009e6e:	89ab      	ldrh	r3, [r5, #12]
90009e70:	065b      	lsls	r3, r3, #25
90009e72:	f53f af2d 	bmi.w	90009cd0 <_svfiprintf_r+0x28>
90009e76:	9809      	ldr	r0, [sp, #36]	@ 0x24
90009e78:	e72c      	b.n	90009cd4 <_svfiprintf_r+0x2c>
90009e7a:	ab03      	add	r3, sp, #12
90009e7c:	9300      	str	r3, [sp, #0]
90009e7e:	462a      	mov	r2, r5
90009e80:	4b05      	ldr	r3, [pc, #20]	@ (90009e98 <_svfiprintf_r+0x1f0>)
90009e82:	a904      	add	r1, sp, #16
90009e84:	4638      	mov	r0, r7
90009e86:	f000 f879 	bl	90009f7c <_printf_i>
90009e8a:	e7ed      	b.n	90009e68 <_svfiprintf_r+0x1c0>
90009e8c:	9000a324 	.word	0x9000a324
90009e90:	9000a32e 	.word	0x9000a32e
90009e94:	00000000 	.word	0x00000000
90009e98:	90009bf1 	.word	0x90009bf1
90009e9c:	9000a32a 	.word	0x9000a32a

90009ea0 <_printf_common>:
90009ea0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
90009ea4:	4616      	mov	r6, r2
90009ea6:	4698      	mov	r8, r3
90009ea8:	688a      	ldr	r2, [r1, #8]
90009eaa:	690b      	ldr	r3, [r1, #16]
90009eac:	f8dd 9020 	ldr.w	r9, [sp, #32]
90009eb0:	4293      	cmp	r3, r2
90009eb2:	bfb8      	it	lt
90009eb4:	4613      	movlt	r3, r2
90009eb6:	6033      	str	r3, [r6, #0]
90009eb8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
90009ebc:	4607      	mov	r7, r0
90009ebe:	460c      	mov	r4, r1
90009ec0:	b10a      	cbz	r2, 90009ec6 <_printf_common+0x26>
90009ec2:	3301      	adds	r3, #1
90009ec4:	6033      	str	r3, [r6, #0]
90009ec6:	6823      	ldr	r3, [r4, #0]
90009ec8:	0699      	lsls	r1, r3, #26
90009eca:	bf42      	ittt	mi
90009ecc:	6833      	ldrmi	r3, [r6, #0]
90009ece:	3302      	addmi	r3, #2
90009ed0:	6033      	strmi	r3, [r6, #0]
90009ed2:	6825      	ldr	r5, [r4, #0]
90009ed4:	f015 0506 	ands.w	r5, r5, #6
90009ed8:	d106      	bne.n	90009ee8 <_printf_common+0x48>
90009eda:	f104 0a19 	add.w	sl, r4, #25
90009ede:	68e3      	ldr	r3, [r4, #12]
90009ee0:	6832      	ldr	r2, [r6, #0]
90009ee2:	1a9b      	subs	r3, r3, r2
90009ee4:	42ab      	cmp	r3, r5
90009ee6:	dc26      	bgt.n	90009f36 <_printf_common+0x96>
90009ee8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
90009eec:	6822      	ldr	r2, [r4, #0]
90009eee:	3b00      	subs	r3, #0
90009ef0:	bf18      	it	ne
90009ef2:	2301      	movne	r3, #1
90009ef4:	0692      	lsls	r2, r2, #26
90009ef6:	d42b      	bmi.n	90009f50 <_printf_common+0xb0>
90009ef8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
90009efc:	4641      	mov	r1, r8
90009efe:	4638      	mov	r0, r7
90009f00:	47c8      	blx	r9
90009f02:	3001      	adds	r0, #1
90009f04:	d01e      	beq.n	90009f44 <_printf_common+0xa4>
90009f06:	6823      	ldr	r3, [r4, #0]
90009f08:	6922      	ldr	r2, [r4, #16]
90009f0a:	f003 0306 	and.w	r3, r3, #6
90009f0e:	2b04      	cmp	r3, #4
90009f10:	bf02      	ittt	eq
90009f12:	68e5      	ldreq	r5, [r4, #12]
90009f14:	6833      	ldreq	r3, [r6, #0]
90009f16:	1aed      	subeq	r5, r5, r3
90009f18:	68a3      	ldr	r3, [r4, #8]
90009f1a:	bf0c      	ite	eq
90009f1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
90009f20:	2500      	movne	r5, #0
90009f22:	4293      	cmp	r3, r2
90009f24:	bfc4      	itt	gt
90009f26:	1a9b      	subgt	r3, r3, r2
90009f28:	18ed      	addgt	r5, r5, r3
90009f2a:	2600      	movs	r6, #0
90009f2c:	341a      	adds	r4, #26
90009f2e:	42b5      	cmp	r5, r6
90009f30:	d11a      	bne.n	90009f68 <_printf_common+0xc8>
90009f32:	2000      	movs	r0, #0
90009f34:	e008      	b.n	90009f48 <_printf_common+0xa8>
90009f36:	2301      	movs	r3, #1
90009f38:	4652      	mov	r2, sl
90009f3a:	4641      	mov	r1, r8
90009f3c:	4638      	mov	r0, r7
90009f3e:	47c8      	blx	r9
90009f40:	3001      	adds	r0, #1
90009f42:	d103      	bne.n	90009f4c <_printf_common+0xac>
90009f44:	f04f 30ff 	mov.w	r0, #4294967295
90009f48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
90009f4c:	3501      	adds	r5, #1
90009f4e:	e7c6      	b.n	90009ede <_printf_common+0x3e>
90009f50:	18e1      	adds	r1, r4, r3
90009f52:	1c5a      	adds	r2, r3, #1
90009f54:	2030      	movs	r0, #48	@ 0x30
90009f56:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
90009f5a:	4422      	add	r2, r4
90009f5c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
90009f60:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
90009f64:	3302      	adds	r3, #2
90009f66:	e7c7      	b.n	90009ef8 <_printf_common+0x58>
90009f68:	2301      	movs	r3, #1
90009f6a:	4622      	mov	r2, r4
90009f6c:	4641      	mov	r1, r8
90009f6e:	4638      	mov	r0, r7
90009f70:	47c8      	blx	r9
90009f72:	3001      	adds	r0, #1
90009f74:	d0e6      	beq.n	90009f44 <_printf_common+0xa4>
90009f76:	3601      	adds	r6, #1
90009f78:	e7d9      	b.n	90009f2e <_printf_common+0x8e>
	...

90009f7c <_printf_i>:
90009f7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
90009f80:	7e0f      	ldrb	r7, [r1, #24]
90009f82:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
90009f84:	2f78      	cmp	r7, #120	@ 0x78
90009f86:	4691      	mov	r9, r2
90009f88:	4680      	mov	r8, r0
90009f8a:	460c      	mov	r4, r1
90009f8c:	469a      	mov	sl, r3
90009f8e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
90009f92:	d807      	bhi.n	90009fa4 <_printf_i+0x28>
90009f94:	2f62      	cmp	r7, #98	@ 0x62
90009f96:	d80a      	bhi.n	90009fae <_printf_i+0x32>
90009f98:	2f00      	cmp	r7, #0
90009f9a:	f000 80d1 	beq.w	9000a140 <_printf_i+0x1c4>
90009f9e:	2f58      	cmp	r7, #88	@ 0x58
90009fa0:	f000 80b8 	beq.w	9000a114 <_printf_i+0x198>
90009fa4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
90009fa8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
90009fac:	e03a      	b.n	9000a024 <_printf_i+0xa8>
90009fae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
90009fb2:	2b15      	cmp	r3, #21
90009fb4:	d8f6      	bhi.n	90009fa4 <_printf_i+0x28>
90009fb6:	a101      	add	r1, pc, #4	@ (adr r1, 90009fbc <_printf_i+0x40>)
90009fb8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
90009fbc:	9000a015 	.word	0x9000a015
90009fc0:	9000a029 	.word	0x9000a029
90009fc4:	90009fa5 	.word	0x90009fa5
90009fc8:	90009fa5 	.word	0x90009fa5
90009fcc:	90009fa5 	.word	0x90009fa5
90009fd0:	90009fa5 	.word	0x90009fa5
90009fd4:	9000a029 	.word	0x9000a029
90009fd8:	90009fa5 	.word	0x90009fa5
90009fdc:	90009fa5 	.word	0x90009fa5
90009fe0:	90009fa5 	.word	0x90009fa5
90009fe4:	90009fa5 	.word	0x90009fa5
90009fe8:	9000a127 	.word	0x9000a127
90009fec:	9000a053 	.word	0x9000a053
90009ff0:	9000a0e1 	.word	0x9000a0e1
90009ff4:	90009fa5 	.word	0x90009fa5
90009ff8:	90009fa5 	.word	0x90009fa5
90009ffc:	9000a149 	.word	0x9000a149
9000a000:	90009fa5 	.word	0x90009fa5
9000a004:	9000a053 	.word	0x9000a053
9000a008:	90009fa5 	.word	0x90009fa5
9000a00c:	90009fa5 	.word	0x90009fa5
9000a010:	9000a0e9 	.word	0x9000a0e9
9000a014:	6833      	ldr	r3, [r6, #0]
9000a016:	1d1a      	adds	r2, r3, #4
9000a018:	681b      	ldr	r3, [r3, #0]
9000a01a:	6032      	str	r2, [r6, #0]
9000a01c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
9000a020:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
9000a024:	2301      	movs	r3, #1
9000a026:	e09c      	b.n	9000a162 <_printf_i+0x1e6>
9000a028:	6833      	ldr	r3, [r6, #0]
9000a02a:	6820      	ldr	r0, [r4, #0]
9000a02c:	1d19      	adds	r1, r3, #4
9000a02e:	6031      	str	r1, [r6, #0]
9000a030:	0606      	lsls	r6, r0, #24
9000a032:	d501      	bpl.n	9000a038 <_printf_i+0xbc>
9000a034:	681d      	ldr	r5, [r3, #0]
9000a036:	e003      	b.n	9000a040 <_printf_i+0xc4>
9000a038:	0645      	lsls	r5, r0, #25
9000a03a:	d5fb      	bpl.n	9000a034 <_printf_i+0xb8>
9000a03c:	f9b3 5000 	ldrsh.w	r5, [r3]
9000a040:	2d00      	cmp	r5, #0
9000a042:	da03      	bge.n	9000a04c <_printf_i+0xd0>
9000a044:	232d      	movs	r3, #45	@ 0x2d
9000a046:	426d      	negs	r5, r5
9000a048:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
9000a04c:	4858      	ldr	r0, [pc, #352]	@ (9000a1b0 <_printf_i+0x234>)
9000a04e:	230a      	movs	r3, #10
9000a050:	e011      	b.n	9000a076 <_printf_i+0xfa>
9000a052:	6821      	ldr	r1, [r4, #0]
9000a054:	6833      	ldr	r3, [r6, #0]
9000a056:	0608      	lsls	r0, r1, #24
9000a058:	f853 5b04 	ldr.w	r5, [r3], #4
9000a05c:	d402      	bmi.n	9000a064 <_printf_i+0xe8>
9000a05e:	0649      	lsls	r1, r1, #25
9000a060:	bf48      	it	mi
9000a062:	b2ad      	uxthmi	r5, r5
9000a064:	2f6f      	cmp	r7, #111	@ 0x6f
9000a066:	4852      	ldr	r0, [pc, #328]	@ (9000a1b0 <_printf_i+0x234>)
9000a068:	6033      	str	r3, [r6, #0]
9000a06a:	bf14      	ite	ne
9000a06c:	230a      	movne	r3, #10
9000a06e:	2308      	moveq	r3, #8
9000a070:	2100      	movs	r1, #0
9000a072:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
9000a076:	6866      	ldr	r6, [r4, #4]
9000a078:	60a6      	str	r6, [r4, #8]
9000a07a:	2e00      	cmp	r6, #0
9000a07c:	db05      	blt.n	9000a08a <_printf_i+0x10e>
9000a07e:	6821      	ldr	r1, [r4, #0]
9000a080:	432e      	orrs	r6, r5
9000a082:	f021 0104 	bic.w	r1, r1, #4
9000a086:	6021      	str	r1, [r4, #0]
9000a088:	d04b      	beq.n	9000a122 <_printf_i+0x1a6>
9000a08a:	4616      	mov	r6, r2
9000a08c:	fbb5 f1f3 	udiv	r1, r5, r3
9000a090:	fb03 5711 	mls	r7, r3, r1, r5
9000a094:	5dc7      	ldrb	r7, [r0, r7]
9000a096:	f806 7d01 	strb.w	r7, [r6, #-1]!
9000a09a:	462f      	mov	r7, r5
9000a09c:	42bb      	cmp	r3, r7
9000a09e:	460d      	mov	r5, r1
9000a0a0:	d9f4      	bls.n	9000a08c <_printf_i+0x110>
9000a0a2:	2b08      	cmp	r3, #8
9000a0a4:	d10b      	bne.n	9000a0be <_printf_i+0x142>
9000a0a6:	6823      	ldr	r3, [r4, #0]
9000a0a8:	07df      	lsls	r7, r3, #31
9000a0aa:	d508      	bpl.n	9000a0be <_printf_i+0x142>
9000a0ac:	6923      	ldr	r3, [r4, #16]
9000a0ae:	6861      	ldr	r1, [r4, #4]
9000a0b0:	4299      	cmp	r1, r3
9000a0b2:	bfde      	ittt	le
9000a0b4:	2330      	movle	r3, #48	@ 0x30
9000a0b6:	f806 3c01 	strble.w	r3, [r6, #-1]
9000a0ba:	f106 36ff 	addle.w	r6, r6, #4294967295
9000a0be:	1b92      	subs	r2, r2, r6
9000a0c0:	6122      	str	r2, [r4, #16]
9000a0c2:	f8cd a000 	str.w	sl, [sp]
9000a0c6:	464b      	mov	r3, r9
9000a0c8:	aa03      	add	r2, sp, #12
9000a0ca:	4621      	mov	r1, r4
9000a0cc:	4640      	mov	r0, r8
9000a0ce:	f7ff fee7 	bl	90009ea0 <_printf_common>
9000a0d2:	3001      	adds	r0, #1
9000a0d4:	d14a      	bne.n	9000a16c <_printf_i+0x1f0>
9000a0d6:	f04f 30ff 	mov.w	r0, #4294967295
9000a0da:	b004      	add	sp, #16
9000a0dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
9000a0e0:	6823      	ldr	r3, [r4, #0]
9000a0e2:	f043 0320 	orr.w	r3, r3, #32
9000a0e6:	6023      	str	r3, [r4, #0]
9000a0e8:	4832      	ldr	r0, [pc, #200]	@ (9000a1b4 <_printf_i+0x238>)
9000a0ea:	2778      	movs	r7, #120	@ 0x78
9000a0ec:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
9000a0f0:	6823      	ldr	r3, [r4, #0]
9000a0f2:	6831      	ldr	r1, [r6, #0]
9000a0f4:	061f      	lsls	r7, r3, #24
9000a0f6:	f851 5b04 	ldr.w	r5, [r1], #4
9000a0fa:	d402      	bmi.n	9000a102 <_printf_i+0x186>
9000a0fc:	065f      	lsls	r7, r3, #25
9000a0fe:	bf48      	it	mi
9000a100:	b2ad      	uxthmi	r5, r5
9000a102:	6031      	str	r1, [r6, #0]
9000a104:	07d9      	lsls	r1, r3, #31
9000a106:	bf44      	itt	mi
9000a108:	f043 0320 	orrmi.w	r3, r3, #32
9000a10c:	6023      	strmi	r3, [r4, #0]
9000a10e:	b11d      	cbz	r5, 9000a118 <_printf_i+0x19c>
9000a110:	2310      	movs	r3, #16
9000a112:	e7ad      	b.n	9000a070 <_printf_i+0xf4>
9000a114:	4826      	ldr	r0, [pc, #152]	@ (9000a1b0 <_printf_i+0x234>)
9000a116:	e7e9      	b.n	9000a0ec <_printf_i+0x170>
9000a118:	6823      	ldr	r3, [r4, #0]
9000a11a:	f023 0320 	bic.w	r3, r3, #32
9000a11e:	6023      	str	r3, [r4, #0]
9000a120:	e7f6      	b.n	9000a110 <_printf_i+0x194>
9000a122:	4616      	mov	r6, r2
9000a124:	e7bd      	b.n	9000a0a2 <_printf_i+0x126>
9000a126:	6833      	ldr	r3, [r6, #0]
9000a128:	6825      	ldr	r5, [r4, #0]
9000a12a:	6961      	ldr	r1, [r4, #20]
9000a12c:	1d18      	adds	r0, r3, #4
9000a12e:	6030      	str	r0, [r6, #0]
9000a130:	062e      	lsls	r6, r5, #24
9000a132:	681b      	ldr	r3, [r3, #0]
9000a134:	d501      	bpl.n	9000a13a <_printf_i+0x1be>
9000a136:	6019      	str	r1, [r3, #0]
9000a138:	e002      	b.n	9000a140 <_printf_i+0x1c4>
9000a13a:	0668      	lsls	r0, r5, #25
9000a13c:	d5fb      	bpl.n	9000a136 <_printf_i+0x1ba>
9000a13e:	8019      	strh	r1, [r3, #0]
9000a140:	2300      	movs	r3, #0
9000a142:	6123      	str	r3, [r4, #16]
9000a144:	4616      	mov	r6, r2
9000a146:	e7bc      	b.n	9000a0c2 <_printf_i+0x146>
9000a148:	6833      	ldr	r3, [r6, #0]
9000a14a:	1d1a      	adds	r2, r3, #4
9000a14c:	6032      	str	r2, [r6, #0]
9000a14e:	681e      	ldr	r6, [r3, #0]
9000a150:	6862      	ldr	r2, [r4, #4]
9000a152:	2100      	movs	r1, #0
9000a154:	4630      	mov	r0, r6
9000a156:	f7f6 f8cb 	bl	900002f0 <memchr>
9000a15a:	b108      	cbz	r0, 9000a160 <_printf_i+0x1e4>
9000a15c:	1b80      	subs	r0, r0, r6
9000a15e:	6060      	str	r0, [r4, #4]
9000a160:	6863      	ldr	r3, [r4, #4]
9000a162:	6123      	str	r3, [r4, #16]
9000a164:	2300      	movs	r3, #0
9000a166:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
9000a16a:	e7aa      	b.n	9000a0c2 <_printf_i+0x146>
9000a16c:	6923      	ldr	r3, [r4, #16]
9000a16e:	4632      	mov	r2, r6
9000a170:	4649      	mov	r1, r9
9000a172:	4640      	mov	r0, r8
9000a174:	47d0      	blx	sl
9000a176:	3001      	adds	r0, #1
9000a178:	d0ad      	beq.n	9000a0d6 <_printf_i+0x15a>
9000a17a:	6823      	ldr	r3, [r4, #0]
9000a17c:	079b      	lsls	r3, r3, #30
9000a17e:	d413      	bmi.n	9000a1a8 <_printf_i+0x22c>
9000a180:	68e0      	ldr	r0, [r4, #12]
9000a182:	9b03      	ldr	r3, [sp, #12]
9000a184:	4298      	cmp	r0, r3
9000a186:	bfb8      	it	lt
9000a188:	4618      	movlt	r0, r3
9000a18a:	e7a6      	b.n	9000a0da <_printf_i+0x15e>
9000a18c:	2301      	movs	r3, #1
9000a18e:	4632      	mov	r2, r6
9000a190:	4649      	mov	r1, r9
9000a192:	4640      	mov	r0, r8
9000a194:	47d0      	blx	sl
9000a196:	3001      	adds	r0, #1
9000a198:	d09d      	beq.n	9000a0d6 <_printf_i+0x15a>
9000a19a:	3501      	adds	r5, #1
9000a19c:	68e3      	ldr	r3, [r4, #12]
9000a19e:	9903      	ldr	r1, [sp, #12]
9000a1a0:	1a5b      	subs	r3, r3, r1
9000a1a2:	42ab      	cmp	r3, r5
9000a1a4:	dcf2      	bgt.n	9000a18c <_printf_i+0x210>
9000a1a6:	e7eb      	b.n	9000a180 <_printf_i+0x204>
9000a1a8:	2500      	movs	r5, #0
9000a1aa:	f104 0619 	add.w	r6, r4, #25
9000a1ae:	e7f5      	b.n	9000a19c <_printf_i+0x220>
9000a1b0:	9000a335 	.word	0x9000a335
9000a1b4:	9000a346 	.word	0x9000a346

9000a1b8 <memmove>:
9000a1b8:	4288      	cmp	r0, r1
9000a1ba:	b510      	push	{r4, lr}
9000a1bc:	eb01 0402 	add.w	r4, r1, r2
9000a1c0:	d902      	bls.n	9000a1c8 <memmove+0x10>
9000a1c2:	4284      	cmp	r4, r0
9000a1c4:	4623      	mov	r3, r4
9000a1c6:	d807      	bhi.n	9000a1d8 <memmove+0x20>
9000a1c8:	1e43      	subs	r3, r0, #1
9000a1ca:	42a1      	cmp	r1, r4
9000a1cc:	d008      	beq.n	9000a1e0 <memmove+0x28>
9000a1ce:	f811 2b01 	ldrb.w	r2, [r1], #1
9000a1d2:	f803 2f01 	strb.w	r2, [r3, #1]!
9000a1d6:	e7f8      	b.n	9000a1ca <memmove+0x12>
9000a1d8:	4402      	add	r2, r0
9000a1da:	4601      	mov	r1, r0
9000a1dc:	428a      	cmp	r2, r1
9000a1de:	d100      	bne.n	9000a1e2 <memmove+0x2a>
9000a1e0:	bd10      	pop	{r4, pc}
9000a1e2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
9000a1e6:	f802 4d01 	strb.w	r4, [r2, #-1]!
9000a1ea:	e7f7      	b.n	9000a1dc <memmove+0x24>

9000a1ec <_sbrk_r>:
9000a1ec:	b538      	push	{r3, r4, r5, lr}
9000a1ee:	4d06      	ldr	r5, [pc, #24]	@ (9000a208 <_sbrk_r+0x1c>)
9000a1f0:	2300      	movs	r3, #0
9000a1f2:	4604      	mov	r4, r0
9000a1f4:	4608      	mov	r0, r1
9000a1f6:	602b      	str	r3, [r5, #0]
9000a1f8:	f7f6 fbf2 	bl	900009e0 <_sbrk>
9000a1fc:	1c43      	adds	r3, r0, #1
9000a1fe:	d102      	bne.n	9000a206 <_sbrk_r+0x1a>
9000a200:	682b      	ldr	r3, [r5, #0]
9000a202:	b103      	cbz	r3, 9000a206 <_sbrk_r+0x1a>
9000a204:	6023      	str	r3, [r4, #0]
9000a206:	bd38      	pop	{r3, r4, r5, pc}
9000a208:	24001d68 	.word	0x24001d68

9000a20c <memcpy>:
9000a20c:	440a      	add	r2, r1
9000a20e:	4291      	cmp	r1, r2
9000a210:	f100 33ff 	add.w	r3, r0, #4294967295
9000a214:	d100      	bne.n	9000a218 <memcpy+0xc>
9000a216:	4770      	bx	lr
9000a218:	b510      	push	{r4, lr}
9000a21a:	f811 4b01 	ldrb.w	r4, [r1], #1
9000a21e:	f803 4f01 	strb.w	r4, [r3, #1]!
9000a222:	4291      	cmp	r1, r2
9000a224:	d1f9      	bne.n	9000a21a <memcpy+0xe>
9000a226:	bd10      	pop	{r4, pc}

9000a228 <_realloc_r>:
9000a228:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
9000a22c:	4607      	mov	r7, r0
9000a22e:	4614      	mov	r4, r2
9000a230:	460d      	mov	r5, r1
9000a232:	b921      	cbnz	r1, 9000a23e <_realloc_r+0x16>
9000a234:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
9000a238:	4611      	mov	r1, r2
9000a23a:	f7ff bc4d 	b.w	90009ad8 <_malloc_r>
9000a23e:	b92a      	cbnz	r2, 9000a24c <_realloc_r+0x24>
9000a240:	f7ff fbde 	bl	90009a00 <_free_r>
9000a244:	4625      	mov	r5, r4
9000a246:	4628      	mov	r0, r5
9000a248:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
9000a24c:	f000 f81a 	bl	9000a284 <_malloc_usable_size_r>
9000a250:	4284      	cmp	r4, r0
9000a252:	4606      	mov	r6, r0
9000a254:	d802      	bhi.n	9000a25c <_realloc_r+0x34>
9000a256:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
9000a25a:	d8f4      	bhi.n	9000a246 <_realloc_r+0x1e>
9000a25c:	4621      	mov	r1, r4
9000a25e:	4638      	mov	r0, r7
9000a260:	f7ff fc3a 	bl	90009ad8 <_malloc_r>
9000a264:	4680      	mov	r8, r0
9000a266:	b908      	cbnz	r0, 9000a26c <_realloc_r+0x44>
9000a268:	4645      	mov	r5, r8
9000a26a:	e7ec      	b.n	9000a246 <_realloc_r+0x1e>
9000a26c:	42b4      	cmp	r4, r6
9000a26e:	4622      	mov	r2, r4
9000a270:	4629      	mov	r1, r5
9000a272:	bf28      	it	cs
9000a274:	4632      	movcs	r2, r6
9000a276:	f7ff ffc9 	bl	9000a20c <memcpy>
9000a27a:	4629      	mov	r1, r5
9000a27c:	4638      	mov	r0, r7
9000a27e:	f7ff fbbf 	bl	90009a00 <_free_r>
9000a282:	e7f1      	b.n	9000a268 <_realloc_r+0x40>

9000a284 <_malloc_usable_size_r>:
9000a284:	f851 3c04 	ldr.w	r3, [r1, #-4]
9000a288:	1f18      	subs	r0, r3, #4
9000a28a:	2b00      	cmp	r3, #0
9000a28c:	bfbc      	itt	lt
9000a28e:	580b      	ldrlt	r3, [r1, r0]
9000a290:	18c0      	addlt	r0, r0, r3
9000a292:	4770      	bx	lr

9000a294 <_init>:
9000a294:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
9000a296:	bf00      	nop
9000a298:	bcf8      	pop	{r3, r4, r5, r6, r7}
9000a29a:	bc08      	pop	{r3}
9000a29c:	469e      	mov	lr, r3
9000a29e:	4770      	bx	lr

9000a2a0 <_fini>:
9000a2a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
9000a2a2:	bf00      	nop
9000a2a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
9000a2a6:	bc08      	pop	{r3}
9000a2a8:	469e      	mov	lr, r3
9000a2aa:	4770      	bx	lr
