{
	"author": ["Florentin Dartu", "Bogdan Tutuianu", "Lawrence T. Pileggi"],
	"booktitle": "DAC",
	"dblpkey": "conf/dac/DartuTP96",
	"doi": "10.1145/240518.240621",
	"ee": "http://doi.acm.org/10.1145/240518.240621",
	"pages": "544-547",
	"publisher": "ACM Press",
	"stemmed": ["rc", "interconnect", "macromodel", "for", "time", "simul"],
	"tag": ["megamodelling", "simulation"],
	"title": "RC-Interconnect Macromodels for Timing Simulation",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 1996
}