Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.44 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.44 secs
 
--> Reading design: CPU2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "CPU2.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "CPU2"
Output Format                      : NGC
Target Device                      : xc6slx16-2-ftg256

---- Source Options
Top Module Name                    : CPU2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 2
Power Reduction                    : YES
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\alvar\Documents\InicioMicroPC\MicroP\ROM_256x24.vhd" into library work
Parsing entity <ROM_256x24>.
Parsing architecture <Behavioral> of entity <rom_256x24>.
Parsing VHDL file "C:\Users\alvar\Documents\InicioMicroPC\MicroP\Reg_array.vhd" into library work
Parsing entity <Reg_array>.
Parsing architecture <Behavioral2> of entity <reg_array>.
Parsing VHDL file "C:\Users\alvar\Documents\InicioMicroPC\MicroP\Control_Unit.vhd" into library work
Parsing entity <Control_Unit>.
Parsing architecture <Behavioral> of entity <control_unit>.
Parsing VHDL file "C:\Users\alvar\Documents\InicioMicroPC\MicroP\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.
Parsing VHDL file "C:\Users\alvar\Documents\InicioMicroPC\MicroP\CPU.vhd" into library work
Parsing entity <CPU>.
Parsing architecture <Behavioral> of entity <cpu>.
Parsing VHDL file "C:\Users\alvar\Documents\InicioMicroPC\MicroP\CPU2.vhd" into library work
Parsing entity <CPU2>.
Parsing architecture <Behavioral> of entity <cpu2>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <CPU2> (architecture <Behavioral>) from library <work>.

Elaborating entity <CPU> (architecture <Behavioral>) from library <work>.

Elaborating entity <Control_Unit> (architecture <Behavioral>) from library <work>.

Elaborating entity <ROM_256x24> (architecture <Behavioral>) from library <work>.

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.

Elaborating entity <Reg_array> (architecture <Behavioral2>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <CPU2>.
    Related source file is "C:\Users\alvar\Documents\InicioMicroPC\MicroP\CPU2.vhd".
    Summary:
	no macro.
Unit <CPU2> synthesized.

Synthesizing Unit <CPU>.
    Related source file is "C:\Users\alvar\Documents\InicioMicroPC\MicroP\CPU.vhd".
INFO:Xst:3210 - "C:\Users\alvar\Documents\InicioMicroPC\MicroP\CPU.vhd" line 237: Output port <IR_REG_SEL_BYTE> of the instance <CU> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <ACC_REG>.
    Found 8-bit register for signal <T_REG>.
    Found 8-bit register for signal <FG_REG>.
    Found 3-bit register for signal <SEL_SYNC>.
    Found 8-bit register for signal <PREV_OUT>.
    Found 16-bit register for signal <IP_reg>.
    Found 16-bit adder for signal <IP_reg[15]_GND_5_o_add_2_OUT> created at line 1241.
    Found 16-bit subtractor for signal <GND_5_o_GND_5_o_sub_4_OUT<15:0>> created at line 1308.
    Found 8-bit 8-to-1 multiplexer for signal <DATA_BUS_OUT> created at line 214.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  51 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <CPU> synthesized.

Synthesizing Unit <Control_Unit>.
    Related source file is "C:\Users\alvar\Documents\InicioMicroPC\MicroP\Control_Unit.vhd".
    Found 4-bit register for signal <MIC>.
    Found 16-bit register for signal <instruction_reg>.
    Found 4-bit adder for signal <MIC[3]_GND_6_o_add_4_OUT> created at line 1241.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred  18 Multiplexer(s).
Unit <Control_Unit> synthesized.

Synthesizing Unit <ROM_256x24>.
    Related source file is "C:\Users\alvar\Documents\InicioMicroPC\MicroP\ROM_256x24.vhd".
    Found 256x24-bit Read Only RAM for signal <data_out>
    Summary:
	inferred   1 RAM(s).
Unit <ROM_256x24> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\alvar\Documents\InicioMicroPC\MicroP\ALU.vhd".
    Found 9-bit adder for signal <n0045> created at line 54.
    Found 9-bit adder for signal <GND_10_o_GND_10_o_add_8_OUT> created at line 54.
    Found 9-bit subtractor for signal <GND_10_o_GND_10_o_sub_4_OUT<8:0>> created at line 43.
    Found 9-bit subtractor for signal <GND_10_o_GND_10_o_sub_5_OUT<8:0>> created at line 43.
    Found 8-bit 13-to-1 multiplexer for signal <Result> created at line 28.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  12 Multiplexer(s).
Unit <ALU> synthesized.

Synthesizing Unit <Reg_array>.
    Related source file is "C:\Users\alvar\Documents\InicioMicroPC\MicroP\Reg_array.vhd".
    Found 16x8-bit single-port RAM <Mram_registers> for signal <registers>.
    Found 8-bit register for signal <DATA_OUT_BUS>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <Reg_array> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port RAM                              : 1
 256x24-bit single-port Read Only RAM                  : 1
# Adders/Subtractors                                   : 6
 16-bit addsub                                         : 1
 4-bit adder                                           : 1
 9-bit adder                                           : 2
 9-bit subtractor                                      : 2
# Registers                                            : 9
 16-bit register                                       : 2
 3-bit register                                        : 1
 4-bit register                                        : 1
 8-bit register                                        : 5
# Multiplexers                                         : 35
 1-bit 2-to-1 multiplexer                              : 25
 16-bit 2-to-1 multiplexer                             : 3
 3-bit 2-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 1
 8-bit 13-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 3
 8-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CPU>.
The following registers are absorbed into counter <IP_reg>: 1 register on signal <IP_reg>.
Unit <CPU> synthesized (advanced).

Synthesizing (advanced) Unit <Control_Unit>.
The following registers are absorbed into counter <MIC>: 1 register on signal <MIC>.
Unit <Control_Unit> synthesized (advanced).

Synthesizing (advanced) Unit <ROM_256x24>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_data_out> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 24-bit                   |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <address>       |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <data_out>      |          |
    -----------------------------------------------------------------------
Unit <ROM_256x24> synthesized (advanced).

Synthesizing (advanced) Unit <Reg_array>.
INFO:Xst:3231 - The small RAM <Mram_registers> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <(BYTE_SEL,REG_SEL)> |          |
    |     diA            | connected to signal <DATA_IN_BUS>   |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <Reg_array> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x8-bit single-port distributed RAM                  : 1
 256x24-bit single-port distributed Read Only RAM      : 1
# Adders/Subtractors                                   : 4
 9-bit adder                                           : 2
 9-bit subtractor                                      : 2
# Counters                                             : 2
 16-bit updown counter                                 : 1
 4-bit up counter                                      : 1
# Registers                                            : 59
 Flip-Flops                                            : 59
# Multiplexers                                         : 45
 1-bit 2-to-1 multiplexer                              : 31
 1-bit 8-to-1 multiplexer                              : 8
 16-bit 2-to-1 multiplexer                             : 2
 8-bit 13-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 3
# Xors                                                 : 1
 8-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <instruction_reg_11> of sequential type is unconnected in block <Control_Unit>.

Optimizing unit <CPU2> ...

Optimizing unit <CPU> ...

Optimizing unit <Control_Unit> ...

Optimizing unit <ROM_256x24> ...

Optimizing unit <Reg_array> ...

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block CPU2, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 78
 Flip-Flops                                            : 78

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : CPU2.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 272
#      GND                         : 3
#      INV                         : 1
#      LUT2                        : 35
#      LUT3                        : 38
#      LUT4                        : 21
#      LUT5                        : 56
#      LUT6                        : 51
#      MUXCY                       : 31
#      MUXF7                       : 1
#      VCC                         : 2
#      XORCY                       : 33
# FlipFlops/Latches                : 78
#      FD                          : 11
#      FDE                         : 64
#      FDRE                        : 3
# RAMS                             : 8
#      RAM16X1S                    : 8
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 62
#      IBUF                        : 9
#      OBUF                        : 53

Device utilization summary:
---------------------------

Selected Device : 6slx16ftg256-2 


Slice Logic Utilization: 
 Number of Slice Registers:              78  out of  18224     0%  
 Number of Slice LUTs:                  210  out of   9112     2%  
    Number used as Logic:               202  out of   9112     2%  
    Number used as Memory:                8  out of   2176     0%  
       Number used as RAM:                8

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    248
   Number with an unused Flip Flop:     170  out of    248    68%  
   Number with an unused LUT:            38  out of    248    15%  
   Number of fully used LUT-FF pairs:    40  out of    248    16%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          63
 Number of bonded IOBs:                  63  out of    186    33%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 86    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 12.556ns (Maximum Frequency: 79.640MHz)
   Minimum input arrival time before clock: 6.153ns
   Maximum output required time after clock: 14.532ns
   Maximum combinational path delay: 7.584ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 12.556ns (frequency: 79.640MHz)
  Total number of paths / destination ports: 153739 / 188
-------------------------------------------------------------------------
Delay:               12.556ns (Levels of Logic = 23)
  Source:            CentralPU/CU/instruction_reg_6 (FF)
  Destination:       CentralPU/IP_reg_15 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: CentralPU/CU/instruction_reg_6 to CentralPU/IP_reg_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             10   0.525   1.284  instruction_reg_6 (instruction_reg_6)
     LUT5:I1->O           11   0.254   1.267  Mmux_addr31 (ROM_ADDR_OUT<2>)
     begin scope: 'CentralPU/CU/U0:address<2>'
     LUT3:I0->O            1   0.235   0.682  Mram_data_out1311_SW0 (N12)
     LUT6:I5->O            7   0.254   0.910  Mram_data_out1311 (data_out<6>)
     end scope: 'CentralPU/CU/U0:data_out<6>'
     LUT3:I2->O           34   0.254   1.661  mux211 (OPCODE_OUT<2>)
     end scope: 'CentralPU/CU:OPCODE_OUT<2>'
     begin scope: 'CentralPU/ArithLU:opcode<2>'
     LUT5:I3->O            1   0.250   0.910  Mmux_Result144_SW1 (N20)
     LUT6:I3->O            1   0.235   0.682  Mmux_Result144 (Mmux_Result144)
     LUT6:I5->O            3   0.254   0.766  Mmux_Result147 (Result<6>)
     end scope: 'CentralPU/ArithLU:Result<6>'
     LUT5:I4->O            8   0.254   0.944  DATA_BUS_OUT<6>3 (DATA_BUS_OUT<6>)
     end scope: 'CentralPU:DATA_BUS_OUT<6>'
     begin scope: 'CentralPU:DATA_BUS_IN<6>'
     LUT4:I3->O            1   0.254   0.000  Mcount_IP_reg_lut<6> (Mcount_IP_reg_lut<6>)
     MUXCY:S->O            1   0.215   0.000  Mcount_IP_reg_cy<6> (Mcount_IP_reg_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_IP_reg_cy<7> (Mcount_IP_reg_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_IP_reg_cy<8> (Mcount_IP_reg_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_IP_reg_cy<9> (Mcount_IP_reg_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_IP_reg_cy<10> (Mcount_IP_reg_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_IP_reg_cy<11> (Mcount_IP_reg_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_IP_reg_cy<12> (Mcount_IP_reg_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_IP_reg_cy<13> (Mcount_IP_reg_cy<13>)
     MUXCY:CI->O           0   0.023   0.000  Mcount_IP_reg_cy<14> (Mcount_IP_reg_cy<14>)
     XORCY:CI->O           1   0.206   0.000  Mcount_IP_reg_xor<15> (Mcount_IP_reg16)
     FDE:D                     0.074          IP_reg_15
    ----------------------------------------
    Total                     12.556ns (3.450ns logic, 9.106ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 534 / 127
-------------------------------------------------------------------------
Offset:              6.153ns (Levels of Logic = 6)
  Source:            READY (PAD)
  Destination:       CentralPU/REGISTERS/DATA_OUT_BUS_0 (FF)
  Destination Clock: CLK rising

  Data Path: READY to CentralPU/REGISTERS/DATA_OUT_BUS_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.328   1.084  READY_IBUF (READY_IBUF)
     begin scope: 'CentralPU:READY'
     begin scope: 'CentralPU/CU:READY'
     LUT4:I2->O            4   0.250   0.912  Mmux_REN_111 (REN_1)
     end scope: 'CentralPU/CU:REN_1'
     LUT3:I1->O            2   0.250   0.834  READ_REG1 (READ_REG)
     begin scope: 'CentralPU/REGISTERS:READ_REG'
     LUT2:I0->O            8   0.250   0.943  _n0021_inv1 (_n0021_inv)
     FDE:CE                    0.302          DATA_OUT_BUS_0
    ----------------------------------------
    Total                      6.153ns (2.380ns logic, 3.773ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 11956 / 52
-------------------------------------------------------------------------
Offset:              14.532ns (Levels of Logic = 12)
  Source:            CentralPU/CU/instruction_reg_6 (FF)
  Destination:       DATA_BUS_OUT<6> (PAD)
  Source Clock:      CLK rising

  Data Path: CentralPU/CU/instruction_reg_6 to DATA_BUS_OUT<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             10   0.525   1.284  instruction_reg_6 (instruction_reg_6)
     LUT5:I1->O           11   0.254   1.267  Mmux_addr31 (ROM_ADDR_OUT<2>)
     begin scope: 'CentralPU/CU/U0:address<2>'
     LUT3:I0->O            1   0.235   0.682  Mram_data_out1311_SW0 (N12)
     LUT6:I5->O            7   0.254   0.910  Mram_data_out1311 (data_out<6>)
     end scope: 'CentralPU/CU/U0:data_out<6>'
     LUT3:I2->O           34   0.254   1.661  mux211 (OPCODE_OUT<2>)
     end scope: 'CentralPU/CU:OPCODE_OUT<2>'
     begin scope: 'CentralPU/ArithLU:opcode<2>'
     LUT5:I3->O            1   0.250   0.910  Mmux_Result144_SW1 (N20)
     LUT6:I3->O            1   0.235   0.682  Mmux_Result144 (Mmux_Result144)
     LUT6:I5->O            3   0.254   0.766  Mmux_Result147 (Result<6>)
     end scope: 'CentralPU/ArithLU:Result<6>'
     LUT5:I4->O            8   0.254   0.943  DATA_BUS_OUT<6>3 (DATA_BUS_OUT<6>)
     end scope: 'CentralPU:DATA_BUS_OUT<6>'
     OBUF:I->O                 2.912          DATA_BUS_OUT_6_OBUF (DATA_BUS_OUT<6>)
    ----------------------------------------
    Total                     14.532ns (5.427ns logic, 9.105ns route)
                                       (37.3% logic, 62.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 17 / 9
-------------------------------------------------------------------------
Delay:               7.584ns (Levels of Logic = 5)
  Source:            DATA_BUS_IN_EXTERN<7> (PAD)
  Destination:       DATA_BUS_OUT<7> (PAD)

  Data Path: DATA_BUS_IN_EXTERN<7> to DATA_BUS_OUT<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.328   1.002  DATA_BUS_IN_EXTERN_7_IBUF (DATA_BUS_IN_EXTERN_7_IBUF)
     begin scope: 'CentralPU:DATA_BUS_IN_EXTERN<7>'
     LUT5:I1->O            1   0.254   0.910  DATA_BUS_OUT<7>2_SW0 (N3)
     LUT5:I2->O            8   0.235   0.943  DATA_BUS_OUT<7>3 (DATA_BUS_OUT<7>)
     end scope: 'CentralPU:DATA_BUS_OUT<7>'
     OBUF:I->O                 2.912          DATA_BUS_OUT_7_OBUF (DATA_BUS_OUT<7>)
    ----------------------------------------
    Total                      7.584ns (4.729ns logic, 2.855ns route)
                                       (62.4% logic, 37.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |   12.556|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.75 secs
 
--> 

Total memory usage is 4510992 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    3 (   0 filtered)

