////////////////////////////////////////////////////////////////////////////////////////////////////
//  Copyright (c) Microsoft Corporation. All rights reserved.
//  Licensed under the MIT License. See LICENSE in the project root for license information.
////////////////////////////////////////////////////////////////////////////////////////////////////

#include "exec/ExecutionPlanToAffineLoweringPass.h"
#include "AcceraPasses.h"
#include "util/VectorizationUtil.h"

#include <ir/include/IRUtil.h>
#include <ir/include/exec/ExecutionPlanAttributes.h>
#include <ir/include/exec/ExecutionPlanOps.h>
#include <ir/include/exec/VectorizationInfo.h>
#include <ir/include/nest/LoopNestAttributes.h>
#include <ir/include/nest/LoopNestOps.h>
#include <ir/include/value/ValueDialect.h>
#include <ir/include/value/ValueEnums.h>

#include <utilities/include/Boolean.h>
#include <utilities/include/MathUtil.h>
#include <utilities/include/TypeTraits.h>

#include <llvm/ADT/DenseSet.h>
#include <llvm/ADT/SmallVector.h>
#include <llvm/ADT/TypeSwitch.h>
#include <llvm/Support/raw_os_ostream.h>

#include <mlir/Analysis/LoopAnalysis.h>
#include <mlir/Analysis/Utils.h>
#include <mlir/Dialect/Affine/IR/AffineOps.h>
#include <mlir/Dialect/Affine/Utils.h>
#include <mlir/Dialect/GPU/GPUDialect.h>
#include <mlir/Dialect/OpenMP/OpenMPDialect.h>
#include <mlir/Dialect/SCF/SCF.h>
#include <mlir/Dialect/SPIRV/IR/SPIRVOps.h>
#include <mlir/Dialect/StandardOps/IR/Ops.h>
#include <mlir/Dialect/Vector/VectorOps.h>
#include <mlir/IR/Attributes.h>
#include <mlir/IR/BlockAndValueMapping.h>
#include <mlir/IR/Dominance.h>
#include <mlir/IR/Identifier.h>
#include <mlir/IR/IntegerSet.h>
#include <mlir/IR/Operation.h>
#include <mlir/Pass/Pass.h>
#include <mlir/Transforms/DialectConversion.h>
#include <mlir/Transforms/GreedyPatternRewriteDriver.h>
#include <mlir/Transforms/InliningUtils.h>
#include <mlir/Transforms/LoopUtils.h>
#include <mlir/Transforms/Utils.h>

#include <algorithm>
#include <map>
#include <numeric>
#include <queue>
#include <stack>
#include <stdexcept>

using namespace accera::ir;
using namespace accera::ir::executionPlan;
using namespace accera::ir::value;
using namespace accera::ir::loopnest;
namespace v = accera::ir::value;
using namespace accera::transforms;
using namespace mlir;
using namespace accera::utilities;

namespace
{
const mlir::StringRef BoundsCheckedAttrName = "rcxp_bounds_checked";

struct MakeCacheOpLowering : public OpRewritePattern<MakeCacheOp>
{
    using OpRewritePattern<MakeCacheOp>::OpRewritePattern;

    LogicalResult matchAndRewrite(MakeCacheOp makeCacheOp, PatternRewriter& rewriter) const final;
};

struct CacheZeroOpRewrite : public OpRewritePattern<CacheZeroOp>
{
    using OpRewritePattern<CacheZeroOp>::OpRewritePattern;

    LogicalResult matchAndRewrite(CacheZeroOp cacheZeroOp, PatternRewriter& rewriter) const final;
};

struct ActiveElementCacheCopyOpRewrite : public OpRewritePattern<ActiveElementCacheCopyOp>
{
    using OpRewritePattern<ActiveElementCacheCopyOp>::OpRewritePattern;

    LogicalResult matchAndRewrite(ActiveElementCacheCopyOp cacheCopyOp, PatternRewriter& rewriter) const final;
};

struct MultiCacheCopyOpRewrite : public OpRewritePattern<MultiCacheCopyOp>
{
    using OpRewritePattern<MultiCacheCopyOp>::OpRewritePattern;

    LogicalResult matchAndRewrite(MultiCacheCopyOp cacheCopyOp, PatternRewriter& rewriter) const final;
};

struct ActiveBlockCacheCopyOpRewrite : public OpRewritePattern<ActiveBlockCacheCopyOp>
{
    using OpRewritePattern<ActiveBlockCacheCopyOp>::OpRewritePattern;

    LogicalResult matchAndRewrite(ActiveBlockCacheCopyOp cacheCopyOp, PatternRewriter& rewriter) const final;
};

struct ActiveElementCacheReduceOpRewrite : public OpRewritePattern<ActiveElementCacheReduceOp>
{
    using OpRewritePattern<ActiveElementCacheReduceOp>::OpRewritePattern;

    LogicalResult matchAndRewrite(ActiveElementCacheReduceOp cacheReduceOp, PatternRewriter& rewriter) const final;
};

struct ActiveBlockCacheReduceOpRewrite : public OpRewritePattern<ActiveBlockCacheReduceOp>
{
    using OpRewritePattern<ActiveBlockCacheReduceOp>::OpRewritePattern;

    LogicalResult matchAndRewrite(ActiveBlockCacheReduceOp cacheReduceOp, PatternRewriter& rewriter) const final;
};

struct BeginCacheMappingOpRewrite : public OpRewritePattern<BeginCacheMappingOp>
{
    using OpRewritePattern<BeginCacheMappingOp>::OpRewritePattern;

    LogicalResult matchAndRewrite(BeginCacheMappingOp beginCacheMappingOp, PatternRewriter& rewriter) const final;
};

struct AdjustHierarchicalCacheRegionPositionRewrite : public OpRewritePattern<BeginCacheRegionOp>
{
    using OpRewritePattern<BeginCacheRegionOp>::OpRewritePattern;

    LogicalResult matchAndRewrite(BeginCacheRegionOp beginCacheRegionOp, PatternRewriter& rewriter) const final;
};

struct AdjustCacheMappingPositionRewrite : public OpRewritePattern<BeginCacheMappingOp>
{
    using OpRewritePattern<BeginCacheMappingOp>::OpRewritePattern;

    LogicalResult matchAndRewrite(BeginCacheMappingOp beginCacheMappingOp, PatternRewriter& rewriter) const final;
};

struct BeginCacheRegionOpRewrite : public OpRewritePattern<BeginCacheRegionOp>
{
    using OpRewritePattern<BeginCacheRegionOp>::OpRewritePattern;

    LogicalResult matchAndRewrite(BeginCacheRegionOp beginCacheRegionOp, PatternRewriter& rewriter) const final;
};

struct HoistCacheRegionOpsRewrite : public OpRewritePattern<BeginCacheRegionOp>
{
    using OpRewritePattern<BeginCacheRegionOp>::OpRewritePattern;

    LogicalResult matchAndRewrite(BeginCacheRegionOp beginCacheRegionOp, PatternRewriter& rewriter) const final;
};

struct MergeCacheRegionOpsRewrite : public OpRewritePattern<BeginCacheRegionOp>
{
    using OpRewritePattern<BeginCacheRegionOp>::OpRewritePattern;

    LogicalResult matchAndRewrite(BeginCacheRegionOp beginCacheRegionOp, PatternRewriter& rewriter) const final;
};

struct MaxElementCacheRegionOpRewrite : public OpRewritePattern<BeginMaxElementCacheRegionOp>
{
    using OpRewritePattern<BeginMaxElementCacheRegionOp>::OpRewritePattern;

    LogicalResult matchAndRewrite(BeginMaxElementCacheRegionOp beginMaxElementCacheRegionOp, PatternRewriter& rewriter) const final;
};

struct VectorizeAffineForOpConversion : public OpRewritePattern<AffineForOp>
{
    using OpRewritePattern<AffineForOp>::OpRewritePattern;
    VectorizeAffineForOpConversion(MLIRContext* context, bool printVectorizationDetails = false) :
        OpRewritePattern(context, /* benefit */ 1),
        printVectorizationDetails(printVectorizationDetails)
    {}

    LogicalResult matchAndRewrite(AffineForOp affineForOp, PatternRewriter& rewriter) const final;

    // status-reporting helper methods
    void emitVectorizationRemark(mlir::Operation* sourceOp, const std::string& remark) const;
    void didVectorizeOp(mlir::Operation* sourceOp, VectorizedOp& vectorizedOp) const;
    void vectorizeOpsInBlock(PatternRewriter& rewriter,
                             mlir::Block::iterator begin,
                             mlir::Block::iterator end,
                             mlir::Value unrollingIV,
                             const VectorizationInfo& vectorInfo,
                             VectorizedOpMap& vectorizedOps,
                             std::vector<BlockAndValueMapping>& laneMappings,
                             int64_t step,
                             int64_t unrollMax) const;

    bool printVectorizationDetails = false;
};

struct InPlaceUnrollAffineForOpConversion : public OpRewritePattern<AffineForOp>
{
    using OpRewritePattern<AffineForOp>::OpRewritePattern;
    InPlaceUnrollAffineForOpConversion(MLIRContext* context, bool printVectorizationDetails = false) :
        OpRewritePattern(context, /* benefit */ 1),
        printVectorizationDetails(printVectorizationDetails)
    {}

    LogicalResult matchAndRewrite(AffineForOp affineForOp, PatternRewriter& rewriter) const final;

    bool printVectorizationDetails = false;
};

struct TensorizeAffineForOpConversion : public OpRewritePattern<AffineForOp>
{
    using OpRewritePattern<AffineForOp>::OpRewritePattern;

    LogicalResult matchAndRewrite(AffineForOp affineForOp, PatternRewriter& rewriter) const final;
};

struct ParallelizeAffineForOpConversion : public OpRewritePattern<AffineForOp>
{
    using OpRewritePattern<AffineForOp>::OpRewritePattern;

    LogicalResult matchAndRewrite(AffineForOp affineForOp, PatternRewriter& rewriter) const final;
};

struct CollapseAffineParallelOpsRewrite : public OpRewritePattern<AffineParallelOp>
{
    using OpRewritePattern<AffineParallelOp>::OpRewritePattern;

    LogicalResult matchAndRewrite(AffineParallelOp affineParallelOp, PatternRewriter& rewriter) const final;
};

struct HoistScalingToCacheReduceRewrite : public OpRewritePattern<mlir::AffineStoreOp>
{
    using OpRewritePattern<mlir::AffineStoreOp>::OpRewritePattern;

    LogicalResult matchAndRewrite(mlir::AffineStoreOp affineStoreOp, PatternRewriter& rewriter) const final;
};

struct OutOfBoundsLoadRewrite : public OpRewritePattern<mlir::memref::LoadOp>
{
    using OpRewritePattern<mlir::memref::LoadOp>::OpRewritePattern;

    LogicalResult matchAndRewrite(mlir::memref::LoadOp loadOp, PatternRewriter& rewriter) const final;
};

struct OutOfBoundsAffineLoadRewrite : public OpRewritePattern<mlir::AffineLoadOp>
{
    using OpRewritePattern<mlir::AffineLoadOp>::OpRewritePattern;

    LogicalResult matchAndRewrite(mlir::AffineLoadOp affineLoadOp, PatternRewriter& rewriter) const final;
};

struct OutOfBoundsStoreRewrite : public OpRewritePattern<mlir::memref::StoreOp>
{
    using OpRewritePattern<mlir::memref::StoreOp>::OpRewritePattern;

    LogicalResult matchAndRewrite(mlir::memref::StoreOp toreOp, PatternRewriter& rewriter) const final;
};

struct OutOfBoundsAffineStoreRewrite : public OpRewritePattern<mlir::AffineStoreOp>
{
    using OpRewritePattern<mlir::AffineStoreOp>::OpRewritePattern;

    LogicalResult matchAndRewrite(mlir::AffineStoreOp affineStoreOp, PatternRewriter& rewriter) const final;
};

struct ConvertLoadsToAffineRewrite : public OpRewritePattern<mlir::memref::LoadOp>
{
    using OpRewritePattern<mlir::memref::LoadOp>::OpRewritePattern;

    LogicalResult matchAndRewrite(mlir::memref::LoadOp loadOp, PatternRewriter& rewriter) const final;
};

struct ConvertStoresToAffineRewrite : public OpRewritePattern<mlir::memref::StoreOp>
{
    using OpRewritePattern<mlir::memref::StoreOp>::OpRewritePattern;

    LogicalResult matchAndRewrite(mlir::memref::StoreOp storeOp, PatternRewriter& rewriter) const final;
};

struct ConvertValueLoadsToAffineRewrite : public OpRewritePattern<v::LoadOp>
{
    using OpRewritePattern<v::LoadOp>::OpRewritePattern;

    LogicalResult matchAndRewrite(v::LoadOp loadOp, PatternRewriter& rewriter) const final;
};

struct ConvertValueStoresToAffineRewrite : public OpRewritePattern<v::StoreOp>
{
    using OpRewritePattern<v::StoreOp>::OpRewritePattern;

    LogicalResult matchAndRewrite(v::StoreOp storeOp, PatternRewriter& rewriter) const final;
};

struct ExecutionPlanMakeCacheLoweringPass : public ConvertExecutionPlanMakeCacheBase<ExecutionPlanMakeCacheLoweringPass>
{
    void runOnFunction() final;
};

struct ExecutionPlanCopyReduceLoweringPass : public ConvertExecutionPlanCopyReduceBase<ExecutionPlanCopyReduceLoweringPass>
{
    void runOnOperation() final;
};

struct ExecutionPlanCacheRegionLoweringPass : public ConvertExecutionPlanCacheRegionBase<ExecutionPlanCacheRegionLoweringPass>
{
    void runOnOperation() final;
};

struct ExecutionPlanVectorizationPass : public ConvertExecutionPlanVectorizationBase<ExecutionPlanVectorizationPass>
{
    void runOnOperation() final;
};

struct ExecutionPlanTensorizationPass : public ConvertExecutionPlanTensorizationBase<ExecutionPlanTensorizationPass>
{
    void runOnOperation() final;
};

struct ExecutionPlanParallelizationPass : public ConvertExecutionPlanParallelizationBase<ExecutionPlanParallelizationPass>
{
    void runOnOperation() final;
};

struct ExecutionPlanScaleHoistingPass : public ConvertExecutionPlanScaleHoistingBase<ExecutionPlanScaleHoistingPass>
{
    void runOnFunction() final;
};

struct OutOfBoundsAccessHandlingPass : public HandleOutOfBoundsAccessBase<OutOfBoundsAccessHandlingPass>
{
    void runOnFunction() final;
};

// Vectorization-related functions and types

Type GetInnerElementType(Value val)
{
    auto valType = val.getType();
    assert(valType.isa<MemRefType>());
    auto memRefType = valType.cast<MemRefType>();
    auto elementType = memRefType.getElementType();
    if (elementType.isa<mlir::VectorType>())
    {
        auto vectorType = elementType.cast<mlir::VectorType>();
        elementType = vectorType.getElementType();
    }
    return elementType;
}

bool HasVectorizationInfo(Operation* op)
{
    auto vectorizationInfoAttr = op->getAttrOfType<VectorizationInfoAttr>(VectorizationInfoAttr::getKeyName());

    return vectorizationInfoAttr != nullptr;
}

VectorizationInfo GetVectorizationInfo(Operation* op)
{
    auto vectorizationInfoAttr = op->getAttrOfType<VectorizationInfoAttr>(VectorizationInfoAttr::getKeyName());
    assert(vectorizationInfoAttr != nullptr);

    return vectorizationInfoAttr.getValue();
}

[[maybe_unused]] void SetVectorizationInfo(Operation* op, const VectorizationInfo& vecInfo)
{
    op->setAttr(VectorizationInfoAttr::getKeyName(), VectorizationInfoAttr::get(vecInfo, op->getContext()));
}

// TODO: Remove need for builder
void SetVectorizationInfo(ScheduleOp op, Index index, const VectorizationInfo& vecInfo)
{
    OpBuilder builder(op);
    auto vectorizationInfoIdentifier = builder.getIdentifier(VectorizationInfoAttr::getKeyName());
    op.addLoopAttribute(index, vectorizationInfoIdentifier, VectorizationInfoAttr::get(vecInfo, builder.getContext()));
}

[[maybe_unused]] void SetVectorizationInfo(ScheduleOp op, SymbolicIndexOp index, const VectorizationInfo& vecInfo)
{
    SetVectorizationInfo(op, index.getValue(), vecInfo);
}

void RemoveVectorizationInfo(Operation* op)
{
    OpBuilder builder(op);
    auto vectorizationInfoIdentifier = builder.getIdentifier(VectorizationInfoAttr::getKeyName());
    op->removeAttr(vectorizationInfoIdentifier);
}

// In-place-unroll-related functions

bool HasInPlaceUnrollInfo(Operation* op)
{
    auto inPlaceUnrollInfoAttr = op->getAttrOfType<InPlaceUnrollInfoAttr>(InPlaceUnrollInfoAttr::getKeyName());

    return inPlaceUnrollInfoAttr != nullptr;
}

InPlaceUnrollInfo GetInPlaceUnrollInfo(Operation* op)
{
    auto inPlaceUnrollInfoAttr = op->getAttrOfType<InPlaceUnrollInfoAttr>(InPlaceUnrollInfoAttr::getKeyName());
    assert(inPlaceUnrollInfoAttr != nullptr);

    return inPlaceUnrollInfoAttr.getValue();
}

[[maybe_unused]] void SetInPlaceUnrollInfo(Operation* op, const InPlaceUnrollInfo& inPlaceUnrollInfo)
{
    op->setAttr(InPlaceUnrollInfoAttr::getKeyName(), InPlaceUnrollInfoAttr::get(inPlaceUnrollInfo, op->getContext()));
}

[[maybe_unused]] void SetInPlaceUnrollInfo(ScheduleOp op, Index index, const InPlaceUnrollInfo& inPlaceUnrollInfo)
{
    OpBuilder builder(op);
    auto inPlaceUnrollInfoIdentifier = builder.getIdentifier(InPlaceUnrollInfoAttr::getKeyName());
    op.addLoopAttribute(index, inPlaceUnrollInfoIdentifier, InPlaceUnrollInfoAttr::get(inPlaceUnrollInfo, builder.getContext()));
}

void SetInPlaceUnrollInfo(ScheduleOp op, SymbolicIndexOp index, const InPlaceUnrollInfo& inPlaceUnrollInfo)
{
    SetInPlaceUnrollInfo(op, index.getValue(), inPlaceUnrollInfo);
}

void RemoveInPlaceUnrollInfo(Operation* op)
{
    OpBuilder builder(op);
    auto inPlaceUnrollInfoIdentifier = builder.getIdentifier(InPlaceUnrollInfoAttr::getKeyName());
    op->removeAttr(inPlaceUnrollInfoIdentifier);
}

// Tensorization-related functions

bool HasTensorizationInfo(Operation* op)
{
    OpBuilder builder(op);
    auto tensorizationInfoIdentifier = builder.getIdentifier(TensorizationInfoAttr::getKeyName());
    auto tensorizationInfoAttr = op->getAttrOfType<TensorizationInfoAttr>(tensorizationInfoIdentifier);

    return tensorizationInfoAttr != nullptr;
}

TensorizationInfo GetTensorizationInfo(Operation* op)
{
    OpBuilder builder(op);
    auto tensorizationInfoIdentifier = builder.getIdentifier(TensorizationInfoAttr::getKeyName());
    auto tensorizeInfoAttr = op->getAttrOfType<TensorizationInfoAttr>(tensorizationInfoIdentifier);
    assert(tensorizeInfoAttr);

    return tensorizeInfoAttr.getValue();
}

// Parallelization-related functions

bool HasParallelizationInfo(Operation* op)
{
    OpBuilder builder(op);
    auto parallelizationInfoIdentifier = builder.getIdentifier(ParallelizationInfoAttr::getKeyName());
    auto parallelizationInfoAttr = op->getAttrOfType<ParallelizationInfoAttr>(parallelizationInfoIdentifier);

    return parallelizationInfoAttr != nullptr;
}

ParallelizationInfo GetParallelizationInfo(Operation* op)
{
    OpBuilder builder(op);
    auto parallelizationInfoIdentifier = builder.getIdentifier(ParallelizationInfoAttr::getKeyName());
    auto parallelizationInfoAttr = op->getAttrOfType<ParallelizationInfoAttr>(parallelizationInfoIdentifier);
    assert(parallelizationInfoAttr != nullptr);

    return parallelizationInfoAttr.getValue();
}

bool IsTerminalOp(mlir::Operation* op)
{
    // TODO: change this to also look for terminator ops
    return op->getNumResults() == 0;
}

mlir::Value CreateProductOfValues(OpBuilder& builder, Location loc, Type elementType, ValueRange values)
{
    mlir::Value currentProduct = builder.create<mlir::ConstantOp>(loc, util::GetOneAttr(builder, elementType));
    for (auto currentValue : values)
    {
        currentProduct = builder.create<v::BinOp>(loc, BinaryOpPredicate::MUL, currentProduct, currentValue);
    }
    return currentProduct;
}

std::optional<int64_t> GetDimSizeForBaseIndices(const std::vector<Index>& baseIndices, Operation* where)
{
    std::optional<int64_t> dimSize;
    for (const auto& baseIndex : baseIndices)
    {
        auto dimSizeOpt = util::GetDimSizeAt(baseIndex, where);
        if (dimSizeOpt.has_value())
        {
            if (dimSize.has_value())
            {
                assert(*dimSizeOpt == dimSize && "Each originating base index for a given index should have the same dim size");
            }
            else
            {
                dimSize = *dimSizeOpt;
            }
        }
    }
    return dimSize;
}

bool IsBoundsChecked(Operation* op)
{
    return op->getAttr(BoundsCheckedAttrName) != nullptr;
}

void SetBoundsChecked(OpBuilder& builder, Operation* op)
{
    op->setAttr(BoundsCheckedAttrName, builder.getUnitAttr());
}

template <typename LoadOrStoreOp>
bool HasOutOfBoundsAccess(LoadOrStoreOp op, mlir::Location loc)
{
    // This is a pared down version of mlir::boundCheckLoadOrStoreOp, which has a bug currently where it only returns failure (out of bounds)
    // if the last thing it checks has a failure, rather than anything it checks.

    mlir::MemRefRegion accessRegion(loc);
    auto memRefType = op.getMemRefType();
    unsigned rank = memRefType.getRank();
    (void)accessRegion.compute(op, 0, nullptr /*sliceState*/, false /*addMemRefDimBounds */);
    bool outOfBounds = false;
    // For each dimension, check for out of bounds.
    for (unsigned dim = 0; dim < rank; ++dim)
    {
        assert(!memRefType.isDynamicDim(dim) && "Dynamic dimensions are not currently supported");

        // Intersect memory region with constraint capturing out of bounds (both out
        // of upper and out of lower), and check if the constraint system is
        // feasible. If it is, there is at least one point out of bounds.

        // Check for overflow: d_i >= memref dim size.
        FlatAffineConstraints upperConstraints(*accessRegion.getConstraints());
        int64_t dimSize = memRefType.getDimSize(dim);
        upperConstraints.addConstantLowerBound(dim, dimSize);

        // Check for a negative index: d_i <= -1.
        FlatAffineConstraints lowerConstraints(*accessRegion.getConstraints());
        lowerConstraints.addConstantUpperBound(dim, -1);

        if (!upperConstraints.isEmpty() || !lowerConstraints.isEmpty())
        {
            outOfBounds = true;
            break;
        }
    }
    return outOfBounds;
}

// Returns whether left and right contain the same elements (possibly reordered)
template <typename ElementType>
bool ContainsSameElements(const std::vector<ElementType>& left, const std::vector<ElementType>& right)
{
    if (left.size() != right.size())
    {
        return false;
    }
    else if (left.empty() && right.empty())
    {
        return true;
    }
    else
    {
        for (const auto& element : left)
        {
            if (std::find(right.begin(), right.end(), element) == right.end())
            {
                return false;
            }
        }
    }
    return true;
}

struct LoopnestInfo
{
    std::vector<int64_t> baseIterationShape;
    std::vector<accera::ir::loopnest::Range> fullySplitRanges;
    std::vector<std::vector<int64_t>> splits; // outer vector: one entry per domain dimension, inner vector: one entry per split to perform (empty vector means no splits)
    std::vector<std::vector<int64_t>> indexOrder; // outer vector: one entry per domain dimension, inner vector: one entry per index with that base dimension giving its overall order position (single-element vector means no splits occured in this dim)
};

LoopnestInfo ConstructCacheLoopnestInfo(Operation* baseOp, const std::vector<IndexRange>& cacheRegionIndexRanges, const std::vector<std::vector<Index>>& cacheRegionBaseIndices)
{
    // Walk the cacheRegionIndexRanges in order to determine split sizes, use cacheRegionBaseIndices to determine which iteration domain dim the split originates from
    std::vector<std::vector<Index>> baseIndicesSeen;
    LoopnestInfo result;
    for (int64_t cacheRegionIdx = 0; cacheRegionIdx < (int64_t)cacheRegionIndexRanges.size(); ++cacheRegionIdx)
    {
        const auto& currentBaseIndices = cacheRegionBaseIndices[cacheRegionIdx];
        const auto& currentIndexRange = cacheRegionIndexRanges[cacheRegionIdx];
        auto findIter = std::find_if(baseIndicesSeen.begin(), baseIndicesSeen.end(), [&](const std::vector<Index>& alreadySeenBaseIndices) {
            return ContainsSameElements(alreadySeenBaseIndices, currentBaseIndices);
        });
        if (findIter == baseIndicesSeen.end())
        {
            int64_t shapeDimSize = static_cast<int64_t>(currentIndexRange.Size());
            auto dimSizeOpt = GetDimSizeForBaseIndices(currentBaseIndices, baseOp);
            if (dimSizeOpt.has_value())
            {
                shapeDimSize = std::min(*dimSizeOpt, shapeDimSize);
            }
            baseIndicesSeen.push_back(currentBaseIndices);
            result.baseIterationShape.push_back(shapeDimSize);
            result.splits.push_back(std::vector<int64_t>{}); // first time we're seeing this dimension, so no splits yet
            result.indexOrder.push_back(std::vector<int64_t>{ cacheRegionIdx });
        }
        else
        {
            size_t dimIdx = std::distance(baseIndicesSeen.begin(), findIter);
            result.splits[dimIdx].push_back(currentIndexRange.Size());
            result.indexOrder[dimIdx].push_back(cacheRegionIdx);
        }
        // TODO : these ranges don't account for clamping
        result.fullySplitRanges.push_back(currentIndexRange.GetRange());
    }
    return result;
}

std::tuple<NestOp, ScheduleOp, ExecPlanOp> CreateCacheLoopnestHelper(
    OpBuilder& builder,
    Location loc,
    const LoopnestInfo& loopnestInfo,
    const std::optional<VectorizationInfo>& vectorizationInfoOpt,
    int elementByteWidth,
    const v::ExecutionTarget& execTarget,
    const std::string& kernelSuffix,
    const std::function<void(OpBuilder&, const std::vector<mlir::Value>&)>& kernelFn)
{
    // TODO : make this more like a loopnest that the DSL could create
    //        this currently requires all the split indices as separate values,
    //        which requires the schedule to be set before the kernel is created
    auto cacheNest = MakeNest(builder, loopnestInfo.baseIterationShape);
    auto cacheNestBodyBuilder = cacheNest.getBodyBuilder();

    auto cacheNestSchedule = cacheNest.getOrCreateSchedule();
    auto cacheNestSymbolicIndices = cacheNest.getIndices(cacheNestBodyBuilder);
    std::vector<mlir::Value> cacheRegionDomainIndices;
    std::copy(cacheNestSymbolicIndices.begin(), cacheNestSymbolicIndices.end(), std::back_inserter(cacheRegionDomainIndices));

    // create all the splits and set the order based on the cacheRegion info
    std::vector<std::vector<SymbolicIndexOp>> unorderedSplitIndices;
    size_t totalSplitIndexCount = 0;
    for (size_t domainDimIdx = 0; domainDimIdx < loopnestInfo.splits.size(); ++domainDimIdx)
    {
        std::vector<SymbolicIndexOp> currentDomainDimSplitIndices{ cacheNestSymbolicIndices[domainDimIdx] };
        totalSplitIndexCount++; // at least 1 index per domain dim
        for (size_t splitCount = 0; splitCount < loopnestInfo.splits[domainDimIdx].size(); ++splitCount)
        {
            auto [outerSplitIdx, innerSplitIdx] = cacheNestSchedule.split(currentDomainDimSplitIndices.back(), loopnestInfo.splits[domainDimIdx][splitCount]);
            currentDomainDimSplitIndices[currentDomainDimSplitIndices.size() - 1] = outerSplitIdx;
            currentDomainDimSplitIndices.push_back(innerSplitIdx);
            totalSplitIndexCount++; // 1 additional index per split
        }
        unorderedSplitIndices.push_back(currentDomainDimSplitIndices);
    }
    std::vector<Index> cacheNestScheduleOrder(totalSplitIndexCount, Index());

    std::vector<mlir::Value> orderedSymbolicIndexOpValues(totalSplitIndexCount, mlir::Value());
    for (size_t domainDimIdx = 0; domainDimIdx < loopnestInfo.indexOrder.size(); ++domainDimIdx)
    {
        for (size_t splitIndexIdx = 0; splitIndexIdx < loopnestInfo.indexOrder[domainDimIdx].size(); ++splitIndexIdx)
        {
            auto position = loopnestInfo.indexOrder[domainDimIdx][splitIndexIdx];
            auto splitIndexSymbolicOp = unorderedSplitIndices[domainDimIdx][splitIndexIdx];
            assert(position < cacheNestScheduleOrder.size());
            cacheNestScheduleOrder[position] = splitIndexSymbolicOp.getValue();
            orderedSymbolicIndexOpValues[position] = splitIndexSymbolicOp;
        }
    }
    cacheNestSchedule.setOrder(cacheNestScheduleOrder);

    // Now create the kernel using all of the split indices
    std::string kernelName = "cache_internal_loopnest_kernel_" + kernelSuffix;
    auto cacheNestKernel = MakeKernel(cacheNestBodyBuilder, kernelName, [&](mlir::OpBuilder& builder, mlir::Location) {
        kernelFn(builder, orderedSymbolicIndexOpValues);
    });

    cacheNestSchedule.addKernel(cacheNestKernel);
    auto cacheNestExecPlanOp = cacheNestSchedule.getOrCreateExecPlan();
    auto execAttr = ExecutionTargetAttr::get(builder.getContext(), execTarget);
    cacheNest.exec_targetAttr(execAttr);
    cacheNestExecPlanOp.exec_targetAttr(execAttr);

    if (vectorizationInfoOpt.has_value())
    {
        // What we want is a per-op unroll surrounding a single loop vectorization

        auto vecInfo = *vectorizationInfoOpt;

        // Vectorize the innermost loop
        SetVectorizationInfo(cacheNestSchedule, cacheNestScheduleOrder.back(), vecInfo);

        // Apply in-place unrolling / per-op unrolling to the loops outside of it subject to a vectorization budget based on the size and number of vector registers
        int64_t elementsPerVector = vecInfo.vectorBytes / elementByteWidth;
        int64_t budget = vecInfo.vectorUnitCount * elementsPerVector;

        // reduce the budget based on how large the innermost vectorized loop is
        auto innermostLoopRange = loopnestInfo.fullySplitRanges.back();

        // If the budget is greater than the number of iterations of the innermost loop
        // then we can vectorize more loops in the nest
        if (budget > innermostLoopRange.NumIterations())
        {
            // Determine how much of the nest can be vectorized and set the vectorization info on those loops
            budget /= innermostLoopRange.NumIterations();
            int numVectorizedLoops = 1;
            for (size_t loopCounter = 1; loopCounter < loopnestInfo.fullySplitRanges.size(); ++loopCounter)
            {
                size_t loopIdx = loopnestInfo.fullySplitRanges.size() - loopCounter - 1; // Vectorize loops from the innermost to the outermost as long as we still have vector registers to work with
                auto loopRange = loopnestInfo.fullySplitRanges[loopIdx];
                auto loopUnrollFactor = std::min(budget, loopRange.NumIterations());
                InPlaceUnrollInfo inPlaceUnrollInfo{ loopUnrollFactor };
                numVectorizedLoops++;
                SetInPlaceUnrollInfo(cacheNestSchedule, cacheNestScheduleOrder[loopIdx], inPlaceUnrollInfo);
                budget /= loopUnrollFactor;
                if (budget <= 1) // if there is only 1 in-place op unroll left in the budget then we're done vectorizing
                {
                    break;
                }
            }
        }
    }

    return { cacheNest, cacheNestSchedule, cacheNestExecPlanOp };
}

std::tuple<NestOp, ScheduleOp, ExecPlanOp> CreateActiveBlockCacheLoopnest(
    mlir::OpBuilder& builder,
    Location loc,
    const std::vector<int64_t>& activeBlockShape,
    const std::optional<VectorizationInfo>& vectorizationInfoOpt,
    int elementByteWidth,
    const v::ExecutionTarget& execTarget,
    const std::string& kernelSuffix,
    const std::function<void(OpBuilder&, const std::vector<mlir::Value>&)>& kernelFn)
{
    LoopnestInfo loopnestInfo;
    loopnestInfo.baseIterationShape = activeBlockShape;

    std::transform(activeBlockShape.begin(), activeBlockShape.end(), std::back_inserter(loopnestInfo.fullySplitRanges), [&](int64_t indexRange) -> accera::ir::loopnest::Range {
        return accera::ir::loopnest::Range(0, indexRange, 1);
    });
    std::transform(activeBlockShape.begin(), activeBlockShape.end(), std::back_inserter(loopnestInfo.splits), [&](int64_t indexRange) -> std::vector<int64_t> {
        return std::vector<int64_t>(); // TODO : Do we want to create any splits for efficiency reasons?
    });
    int64_t idx = 0;
    std::transform(activeBlockShape.begin(), activeBlockShape.end(), std::back_inserter(loopnestInfo.indexOrder), [&](int64_t indexRange) -> std::vector<int64_t> {
        return { idx++ }; // TODO : Do we want to make any reorders for efficiency reasons?
    });

    std::string fullKernelSuffix = "active_block_" + kernelSuffix;
    return CreateCacheLoopnestHelper(builder, loc, loopnestInfo, vectorizationInfoOpt, elementByteWidth, execTarget, fullKernelSuffix, kernelFn);
}

template <typename CacheOp>
std::tuple<NestOp, ScheduleOp, ExecPlanOp> CreateActiveElementCacheLoopnest(OpBuilder& builder,
                                                                            CacheOp cacheOp,
                                                                            int elementByteWidth,
                                                                            const std::string& kernelSuffix,
                                                                            const std::function<void(OpBuilder&, const std::vector<mlir::Value>&)>& kernelFn)
{
    auto loc = cacheOp.getLoc();

    std::optional<v::ExecutionTarget> execTargetOpt = util::ResolveExecutionTarget(cacheOp);
    assert(execTargetOpt.has_value());
    auto execTarget = *execTargetOpt;

    auto vLambdaOp = cacheOp->template getParentOfType<v::ValueLambdaOp>();

    std::optional<VectorizationInfo> vectorizationInfoOpt;
    if (vLambdaOp && HasVectorizationInfo(vLambdaOp))
    {
        vectorizationInfoOpt = GetVectorizationInfo(vLambdaOp);
    }
    // TODO : make this a utility function on a cache op interface
    auto cacheRegionIndexRanges = util::ArrayAttrToVector<IndexRange, IndexRangeAttr>(cacheOp.cacheRegionRelevantIndexRanges(),
                                                                                      [](const IndexRangeAttr& indexRangeAttr) {
                                                                                          return indexRangeAttr.getValue();
                                                                                      });

    auto cacheRegionBaseIndices = util::ArrayAttrToVector<std::vector<Index>, mlir::ArrayAttr>(
        cacheOp.cacheRegionBaseIndices(),
        util::ConvertArrayAttrToIndexVector);
    assert(cacheRegionIndexRanges.size() == cacheRegionBaseIndices.size());

    LoopnestInfo loopnestInfo = ConstructCacheLoopnestInfo(cacheOp, cacheRegionIndexRanges, cacheRegionBaseIndices);

    std::string fullKernelSuffix = "active_element_" + kernelSuffix;
    return CreateCacheLoopnestHelper(builder, loc, loopnestInfo, vectorizationInfoOpt, elementByteWidth, execTarget, fullKernelSuffix, kernelFn);
}

// Contains shape and access information for an active block of an array
struct ActiveBlockInfo
{
    int64_t activeBlockVolume;
    std::vector<int64_t> shape;
    std::vector<mlir::Value> externalSymbols;
    std::vector<mlir::AffineMap> lbMaps;
    std::vector<mlir::AffineMap> ubMaps;
    mlir::AffineMap activeBlockOffsetMap;
};

// Contains the MemRefRegion and access characteristics of an active block
struct ArrayAccessInfo
{
    ArrayAccessInfo(mlir::Location loc) :
        activeBlock(loc) {}
    mlir::Value array;
    mlir::MemRefRegion activeBlock;
    bool valueWritten = false;
    bool valueRead = false;
    bool onlyReadsAreAccumulates = true;
    bool cacheUsedInRegion = false;
};

// Contains multi-cache information, such as the combined ArrayAccessInfo and ActiveBlockInfo
// as well as the multi-cache shape information, cache reference, and access information for each
// different active block region that is part of the same multicache
struct MultiCacheInfo
{
    MultiCacheInfo(mlir::Location loc) :
        arrayAccessInfo(loc) {}

    struct ActiveBlockRegionInfo
    {
        std::vector<mlir::Value> allCacheExternalSymbols;
        CacheAccessContext cacheAccessContext;
    };
    std::unordered_map<mlir::Operation*, ActiveBlockRegionInfo> activeBlockRegionInfos;
    MakeCacheOp originalCacheOp;
    MakeCacheOp multiCache;
    ArrayAccessInfo arrayAccessInfo;
    ActiveBlockInfo activeBlockInfo;
    mlir::AffineMap activeBlockToCacheMap;
    mlir::AffineMap multiCacheExternalSymbolsPermutationMap;
    std::vector<mlir::Value> multiCacheExternalSymbols;
    std::vector<mlir::AffineMap> multiCacheLBMaps;
    std::vector<mlir::AffineMap> multiCacheUBMaps;
    std::vector<int64_t> multiCacheStepSizes;
    std::vector<Index> multiCacheLoopIndexIds;
    std::vector<uint64_t> multiCacheIterationCounts;
    std::vector<mlir::AffineForOp> multiCacheLoops;
};

std::pair<mlir::Value, mlir::ValueRange> GetAccessValueAndIndices(Operation* loadOrStoreOp)
{
    bool isLoadOrStore = isa<memref::StoreOp, mlir::AffineStoreOp, v::StoreOp, mlir::memref::LoadOp, mlir::AffineLoadOp, v::LoadOp>(loadOrStoreOp);
    assert(isLoadOrStore);
    if (auto stdStoreOp = dyn_cast_or_null<memref::StoreOp>(loadOrStoreOp))
    {
        memref::StoreOp::Adaptor adaptor{ stdStoreOp };
        return std::make_pair(adaptor.memref(), adaptor.indices());
    }
    else if (auto affineStoreOp = dyn_cast_or_null<mlir::AffineStoreOp>(loadOrStoreOp))
    {
        mlir::AffineStoreOp::Adaptor adaptor{ affineStoreOp };
        return std::make_pair(adaptor.memref(), adaptor.indices());
    }
    else if (auto valueStoreOp = dyn_cast_or_null<v::StoreOp>(loadOrStoreOp))
    {
        v::StoreOp::Adaptor adaptor{ valueStoreOp };
        return std::make_pair(adaptor.memref(), adaptor.indices());
    }
    else if (auto stdLoadOp = dyn_cast_or_null<memref::LoadOp>(loadOrStoreOp))
    {
        memref::LoadOp::Adaptor adaptor{ stdLoadOp };
        return std::make_pair(adaptor.memref(), adaptor.indices());
    }
    else if (auto affineLoadOp = dyn_cast_or_null<mlir::AffineLoadOp>(loadOrStoreOp))
    {
        mlir::AffineLoadOp::Adaptor adaptor{ affineLoadOp };
        return std::make_pair(adaptor.memref(), adaptor.indices());
    }
    else if (auto valueLoadOp = dyn_cast_or_null<v::LoadOp>(loadOrStoreOp))
    {
        v::LoadOp::Adaptor adaptor{ valueLoadOp };
        return std::make_pair(adaptor.memref(), adaptor.indices());
    }
    assert(false && "Unhandled load/store case");
}

bool ComputeRegionAccessedByOp(PatternRewriter& rewriter, mlir::MemRefRegion& activeBlockRegion, mlir::Operation* op, unsigned loopDepth)
{
    mlir::OpBuilder::InsertionGuard insertGuard(rewriter);
    rewriter.setInsertionPoint(op);
    auto loc = op->getLoc();

    if (isa<mlir::AffineLoadOp, mlir::AffineStoreOp>(op))
    {
        auto result = activeBlockRegion.compute(op, loopDepth, nullptr, false);
        assert(succeeded(result));
        return true;
    }
    return false;
}

// Computes the active block for the array for the ops in the graph in half-open graph interval [startOp, endOp)
ArrayAccessInfo ComputeAccessInfoForArrayAtLevel(PatternRewriter& rewriter, mlir::Value array, mlir::Block::iterator startOp, mlir::Block::iterator endOp, bool computeActiveBlock)
{
    auto loc = startOp->getLoc();
    unsigned loopDepth = mlir::getNestingDepth(&(*startOp));
    bool firstMemRefRegionSeen = true;

    auto parentBlock = startOp->getBlock();

    ArrayAccessInfo result(loc);
    result.array = array;
    for (Operation* arrayUserOp : array.getUsers())
    {
        // Check if this use is inside of the cache region
        bool isInRegion = false;
        // TODO : fix this pattern, this seems like a really inefficient way of doing this
        parentBlock->walk(mlir::Block::iterator(startOp), mlir::Block::iterator(endOp), [&](Operation* op) {
            if (op == arrayUserOp)
            {
                isInRegion = true;
                result.cacheUsedInRegion = true;
                return WalkResult::interrupt();
            }
            else
            {
                return WalkResult::advance();
            }
        });

        if (isInRegion)
        {
            // while we're examining this op, compute the active block that is accessed by this op within the cache region
            mlir::MemRefRegion activeBlockRegion(loc);

            // TODO : make value load/store implement load/store interfaces from std dialect
            if (isa<mlir::memref::StoreOp, mlir::AffineStoreOp, v::StoreOp>(arrayUserOp))
            {
                result.valueWritten = true;
            }
            if (isa<mlir::memref::LoadOp, mlir::AffineLoadOp, v::LoadOp>(arrayUserOp))
            {
                result.valueRead = true;
                if (result.onlyReadsAreAccumulates)
                {
                    // Check if this read is only used for a simple accumulation, i.e.:
                    // %0 = some value...
                    // %1 = load %array[indices]
                    // %2 = add %0, %1
                    // store %2 %array[indices]
                    // Note: the load and store memrefs and indices must match, otherwise it's writing to a different location or a different memref and is not a simple accumulate

                    assert(arrayUserOp->getNumResults() == 1);
                    auto loadedValue = arrayUserOp->getResult(0);
                    auto inputValueAndIndices = GetAccessValueAndIndices(arrayUserOp);

                    for (auto loadedValueUser : loadedValue.getUsers())
                    {
                        if (isa<v::BinOp, mlir::AddFOp, mlir::AddIOp>(loadedValueUser))
                        {
                            if (auto binOp = dyn_cast<v::BinOp>(loadedValueUser))
                            {
                                if (binOp.predicate() != v::BinaryOpPredicate::ADD)
                                {
                                    result.onlyReadsAreAccumulates = false;
                                    break;
                                }
                            }
                            auto addResult = loadedValueUser->getResult(0);

                            for (auto addedValueUser : addResult.getUsers())
                            {
                                if (!isa<mlir::memref::StoreOp, mlir::AffineStoreOp, v::StoreOp>(addedValueUser))
                                {
                                    result.onlyReadsAreAccumulates = false;
                                    break;
                                }
                                // Check that the destination is the same as the source
                                auto dstValueAndIndices = GetAccessValueAndIndices(addedValueUser);
                                if (dstValueAndIndices.first != inputValueAndIndices.first || dstValueAndIndices.second != inputValueAndIndices.second)
                                {
                                    result.onlyReadsAreAccumulates = false;
                                    break;
                                }
                            }
                            if (!result.onlyReadsAreAccumulates)
                            {
                                // The inner loop was broken out of, now break of this loop
                                break;
                            }
                        }
                        else if (isa<mlir::memref::StoreOp, mlir::AffineStoreOp, v::StoreOp>(loadedValueUser))
                        {
                            // If it is just a load-and-store without any other uses of the loaded value, then treat that as a simple accumulate equivalent to accumulating the value 0
                            auto dstValueAndIndices = GetAccessValueAndIndices(loadedValueUser);
                            if (dstValueAndIndices.first != inputValueAndIndices.first || dstValueAndIndices.second != inputValueAndIndices.second)
                            {
                                result.onlyReadsAreAccumulates = false;
                                break;
                            }
                        }
                        else
                        {
                            result.onlyReadsAreAccumulates = false;
                            break;
                        }
                    }
                }
            }
            if (computeActiveBlock)
            {
                if (ComputeRegionAccessedByOp(rewriter, activeBlockRegion, arrayUserOp, loopDepth))
                {
                    if (firstMemRefRegionSeen)
                    {
                        result.activeBlock = activeBlockRegion;
                        firstMemRefRegionSeen = false;
                    }
                    else
                    {
                        auto unionResult = result.activeBlock.unionBoundingBox(activeBlockRegion);
                        assert(succeeded(unionResult));

                        result.activeBlock.cst.removeRedundantConstraints();
                    }
                }
            }
        }
    }
    return result;
}

int64_t GetActiveBlockVolume(const mlir::MemRefRegion& activeBlock)
{
    if (!activeBlock.memref)
    {
        return 0;
    }
    mlir::SmallVector<int64_t, 4> shape;
    std::vector<mlir::SmallVector<int64_t, 4>> lbs;
    mlir::SmallVector<int64_t, 4> lbDivisors;

    auto activeBlockVolumeOpt = activeBlock.getConstantBoundingSizeAndShape(&shape, &lbs, &lbDivisors);
    assert(activeBlockVolumeOpt.hasValue());
    return activeBlockVolumeOpt.getValue();
}

ActiveBlockInfo ConvertMemRefRegionToActiveBlockInfo(OpBuilder& builder, const mlir::MemRefRegion& activeBlockRegion)
{
    ActiveBlockInfo activeBlockInfo;

    // This shape computation is duplicated from GetActiveBlockVolume() since this function is the only one that needs the shape, lbs, and lbDivisors
    mlir::SmallVector<int64_t, 4> shape;
    std::vector<mlir::SmallVector<int64_t, 4>> lbs;
    mlir::SmallVector<int64_t, 4> lbDivisors; // TODO : do we have scenarios where we need to consider these?

    auto activeBlockVolumeOpt = activeBlockRegion.getConstantBoundingSizeAndShape(&shape, &lbs, &lbDivisors);
    assert(activeBlockVolumeOpt.hasValue());
    activeBlockInfo.activeBlockVolume = activeBlockVolumeOpt.getValue();

    activeBlockInfo.shape.insert(activeBlockInfo.shape.begin(), shape.begin(), shape.end());

    std::vector<std::vector<int64_t>> lbsVec;
    std::transform(lbs.begin(), lbs.end(), std::back_inserter(lbsVec), [](const mlir::SmallVector<int64_t, 4>& vec) { return std::vector<int64_t>(vec.begin(), vec.end()); });

    unsigned rank = activeBlockRegion.getRank();
    activeBlockInfo.lbMaps.resize(rank);
    activeBlockInfo.ubMaps.resize(rank);
    for (int dim = 0; dim < rank; ++dim)
    {
        activeBlockRegion.getLowerAndUpperBound(dim, activeBlockInfo.lbMaps[dim], activeBlockInfo.ubMaps[dim]);
    }

    const FlatAffineConstraints* cst = activeBlockRegion.getConstraints();
    mlir::SmallVector<mlir::Value, 8> regionSymbols;
    cst->getIdValues(rank, cst->getNumIds(), &regionSymbols);
    std::vector<mlir::Value> regionSymbolsVec;
    regionSymbolsVec.insert(regionSymbolsVec.end(), regionSymbols.begin(), regionSymbols.end());
    activeBlockInfo.externalSymbols = regionSymbolsVec;

    // Adapted from generateCopy() in llvm-project\mlir\lib\Transforms\Utils\LoopUtils.cpp
    // Index start offsets for active block relative to the original array
    std::vector<mlir::AffineExpr> activeBlockOffsetExprs;
    activeBlockOffsetExprs.reserve(rank);
    int64_t numConstraints = cst->getNumCols() - rank - 1;
    for (unsigned arrayDim = 0; arrayDim < rank; arrayDim++)
    {
        assert(lbs[arrayDim].size() == cst->getNumCols() - rank && "incorrect bound size");

        mlir::AffineExpr offset = builder.getAffineConstantExpr(0);
        for (unsigned constraintCol = 0; constraintCol < numConstraints; constraintCol++)
            offset = offset + lbs[arrayDim][constraintCol] * builder.getAffineDimExpr(constraintCol);
        assert(lbDivisors[arrayDim] > 0);
        offset = (offset + lbs[arrayDim][cst->getNumCols() - 1 - rank]).floorDiv(lbDivisors[arrayDim]);

        // Record the offsets since they are needed to remap the memory accesses of
        // the original memref further below.
        activeBlockOffsetExprs.push_back(offset);
    }

    activeBlockInfo.activeBlockOffsetMap = mlir::AffineMap::get(numConstraints, 0, activeBlockOffsetExprs, builder.getContext());

    return activeBlockInfo;
}

MakeCacheOp UpdateActiveBlockCacheShape(PatternRewriter& rewriter,
                                        MakeCacheOp baseMakeCacheOp,
                                        const CacheAccessContext& cacheAccessContext,
                                        const ActiveBlockInfo& activeBlockInfo,
                                        const std::vector<uint64_t>& multiCacheShape)
{
    // TODO : detect when the access region exceeds the MemRefRegion and pad the memref

    // Duplicate the given MakeCacheOp for this cache and give it a large enough 1-D memref to hold activeBlockVolume
    auto currentCacheType = baseMakeCacheOp.cache().getType();
    assert(currentCacheType.isa<mlir::MemRefType>());
    auto currentCacheMemRefType = currentCacheType.cast<mlir::MemRefType>();
    if (!cacheAccessContext.dimReorderCache)
    {
        assert(currentCacheMemRefType.getRank() == 1 && "Active block caches with custom coefficients should be 1-dimensional");
    }

    auto cacheShape = currentCacheMemRefType.getShape().vec();

    if (cacheAccessContext.dimReorderCache)
    {
        assert((cacheShape[0] == DynamicSizeSentinelValue || cacheShape.size() == activeBlockInfo.shape.size()) && "Inconsistent cache rank");

        // reorder cacheShape based on the dimension reorder
        auto reorderVec = cacheAccessContext.accessMaps.dimOrder.ToVector();
        assert(reorderVec.size() == activeBlockInfo.shape.size());
        cacheShape.resize(activeBlockInfo.shape.size(), DynamicSizeSentinelValue);
        for (unsigned cacheDimIdx = 0; cacheDimIdx < activeBlockInfo.shape.size(); ++cacheDimIdx)
        {
            cacheShape[cacheDimIdx] = std::max(cacheShape[cacheDimIdx], activeBlockInfo.shape[reorderVec[cacheDimIdx]]);
        }
    }
    else
    {
        assert(cacheShape.size() == 1 && "Affine coefficient caches must be rank 1 buffers");
        int64_t volumePlusOffset = activeBlockInfo.activeBlockVolume + cacheAccessContext.accessMaps.coefficients.offset;
        if (cacheShape[0] == DynamicSizeSentinelValue)
        {
            cacheShape[0] = volumePlusOffset;
        }
        else
        {
            cacheShape[0] = std::max(cacheShape[0], volumePlusOffset);
        }
    }
    // insert the multiCache dimensions as the outer dimensions
    cacheShape.insert(cacheShape.begin(), multiCacheShape.begin(), multiCacheShape.end());

    auto newCacheType = mlir::MemRefType::get(cacheShape, currentCacheMemRefType.getElementType(), {}, currentCacheMemRefType.getMemorySpace());

    mlir::OpBuilder::InsertionGuard insertGuard(rewriter);
    rewriter.setInsertionPoint(baseMakeCacheOp);
    auto replacementOp = rewriter.create<MakeCacheOp>(baseMakeCacheOp.getLoc(), newCacheType, baseMakeCacheOp.memorySpace());
    return replacementOp;
}

mlir::AffineMap CreateActiveBlockToCacheMap(PatternRewriter& rewriter,
                                            CacheAccessContext& cacheAccessContext)
{
    mlir::AffineMap activeBlockToCacheMap;
    if (cacheAccessContext.dimReorderCache)
    {
        auto dimReorderVec = cacheAccessContext.accessMaps.dimOrder.ToVector();
        std::vector<unsigned int> unsignedDimReorderVec(dimReorderVec.begin(), dimReorderVec.end());
        activeBlockToCacheMap = mlir::AffineMap::getPermutationMap(unsignedDimReorderVec, rewriter.getContext());
    }
    else
    {
        activeBlockToCacheMap = ComputeFlatAffineMapFromAffineCoefficients(rewriter, cacheAccessContext.accessMaps.coefficients);
    }
    return activeBlockToCacheMap;
}

mlir::AffineMap CreateArrayToCacheMap(mlir::OpBuilder& builder,
                                      size_t arrayRank,
                                      mlir::AffineMap activeBlockOffsetMap,
                                      mlir::AffineMap activeBlockToCacheMap,
                                      size_t offsetAccessIndexCount,
                                      size_t multiCacheDimCount)
{
    // Our final map has (offsetAccessIndexCount + arrayRank) inputs and (arrayRank) results unless it is a multicache,
    // in which case it has (multiCacheDimCount + offsetAccessIndexCount + arrayRank) inputs and (multiCacheDimCount + arrayRank) results

    // Create a simple passthrough map for the base array position values
    auto passthroughMap = mlir::AffineMap::getMultiDimIdentityMap(arrayRank, builder.getContext());

    // The activeBlockOffsetMap maps from the loop indices used to perform an offset into the base array (the "offset access indices") to the values
    // for each dimension that the base array position should be offset to access the active block.

    // Now concatenate the passthrough map onto the activeBlockOffsetMap to produce a map that maps from ( offset access index IVs..., base array positions... ) -> ( offset amounts..., base array positions... )
    auto activeBlockOffsetWithPassthroughMap = util::ConcatenateAndShiftAffineDimsAndMaps(builder, activeBlockOffsetMap, passthroughMap);
    assert(activeBlockOffsetWithPassthroughMap.getNumResults() == 2 * arrayRank);

    // Now create a map that subtracts each offset amount from the corresponding base array position
    std::vector<mlir::AffineExpr> subtractOffsetExprs;
    for (int dimIdx = 0; dimIdx < arrayRank; ++dimIdx)
    {
        subtractOffsetExprs.push_back(builder.getAffineDimExpr(dimIdx + arrayRank) - builder.getAffineDimExpr(dimIdx));
    }
    auto offsetSubtractMap = mlir::AffineMap::get(2 * arrayRank, 0, subtractOffsetExprs, builder.getContext());

    // Now compose the activeBlockOffsetWithPassthroughMap and offsetSubtractMap to map from ( offset access index IVs..., base array positions... ) -> ( active block position... )
    auto offsetAccessIVsArrayIndicesToActiveBlockPositionMap = offsetSubtractMap.compose(activeBlockOffsetWithPassthroughMap);

    // Now map from the active block position to the cache position
    auto fullActiveBlockCacheMap = activeBlockToCacheMap.compose(offsetAccessIVsArrayIndicesToActiveBlockPositionMap);

    // Now account for multicache slicing

    // Insert the multiCache slice operands into the map and operands
    // Shift the dimensions used in the fullActiveBlockCacheMap so that the first several
    // dimensions are the multiCache slicing dimensions
    auto multiCacheSliceMap = mlir::AffineMap::getMultiDimIdentityMap(multiCacheDimCount, builder.getContext());
    auto fullCacheMap = util::ConcatenateAndShiftAffineDimsAndMaps(builder, multiCacheSliceMap, fullActiveBlockCacheMap);

    // Now fullCacheMap maps ( multiCache indices..., offset access index IVs..., base array positions... ) -> ( multicache active block position... )
    return fullCacheMap;
}

MakeCacheOp UpdateActiveBlockCacheAccess(PatternRewriter& rewriter,
                                         MakeCacheOp shapedMakeCacheOp,
                                         size_t arrayRank,
                                         mlir::AffineMap activeBlockOffsetMap,
                                         mlir::AffineMap activeBlockToCacheMap,
                                         const std::vector<Index>& offsetAccessIndices,
                                         const std::vector<Index>& multiCacheAccessIndices)
{
    mlir::AffineMap arrayToCacheMap = CreateArrayToCacheMap(rewriter,
                                                            arrayRank,
                                                            activeBlockOffsetMap,
                                                            activeBlockToCacheMap,
                                                            offsetAccessIndices.size(),
                                                            multiCacheAccessIndices.size());

    mlir::OpBuilder::InsertionGuard insertGuard(rewriter);
    rewriter.setInsertionPoint(shapedMakeCacheOp);
    auto replacementOp = rewriter.create<MakeCacheOp>(shapedMakeCacheOp.getLoc(),
                                                      shapedMakeCacheOp.getType(),
                                                      shapedMakeCacheOp.memorySpace(),
                                                      arrayToCacheMap,
                                                      offsetAccessIndices,
                                                      multiCacheAccessIndices);

    rewriter.eraseOp(shapedMakeCacheOp);
    return replacementOp;
}

void UpdateCacheAccessContextForActiveBlockCache(PatternRewriter& rewriter,
                                                 CacheAccessContext& cacheAccessContext,
                                                 const ActiveBlockInfo& activeBlockInfo,
                                                 mlir::AffineMap activeBlockToCacheMap,
                                                 const std::vector<mlir::Value>& multiCacheExternalSymbols)
{
    // Update the cache region relevant schedule index ranges and the access maps in the cacheAccessContext
    // based on the given ActiveBlockInfo

    std::vector<IndexRange> activeBlockIndexRanges;
    auto rank = activeBlockInfo.shape.size();
    activeBlockIndexRanges.reserve(rank);
    for (size_t activeBlockDim = 0; activeBlockDim < rank; ++activeBlockDim)
    {
        accera::ir::loopnest::Range dimRange(0, activeBlockInfo.shape[activeBlockDim]);
        std::string dimName = "active_block_dim_" + std::to_string(activeBlockDim);
        activeBlockIndexRanges.emplace_back(dimName, dimRange);
    }

    cacheAccessContext.cacheRegionRelevantScheduleIndexRanges = activeBlockIndexRanges;

    std::vector<mlir::AffineExpr> remapExprs;
    remapExprs.reserve(rank);
    for (unsigned i = 0; i < rank; i++)
    {
        // The starting operands of indexRemap will be the active block operands (the symbols on
        // which the memref region is parametric); then those corresponding to
        // the memref's original indices follow.
        auto dimExpr = rewriter.getAffineDimExpr(activeBlockInfo.externalSymbols.size() + i);
        auto offsetExpr = activeBlockInfo.activeBlockOffsetMap.getResult(i);
        remapExprs.push_back(dimExpr - offsetExpr);
    }
    auto indexRemap = AffineMap::get(activeBlockInfo.externalSymbols.size() + rank, 0, remapExprs, rewriter.getContext());

    cacheAccessContext.externalRelevantScheduleIndices = activeBlockInfo.externalSymbols;
    auto inputToCacheMap = activeBlockToCacheMap.compose(indexRemap);
    cacheAccessContext.accessMaps.inputIndicesToActiveBlockCache = inputToCacheMap;
}

bool ShouldMergeMultiCacheInfos(const MultiCacheInfo& lhs, const MultiCacheInfo& rhs)
{
    // If either cache usage is not read-only, then they have to be merged
    // If both are read-only caches, then check if their active blocks
    // have the same shape and external symbols, in which case they can be merged

    // In general we should prefer to merge cache buffers to reduce complexity and unnecessary memory bloat.
    // Only when the caches are read-only or accumulate-only and have differing shapes then we should leave them as separate bufers

    bool cachesAreReadOnly = !lhs.arrayAccessInfo.valueWritten && !rhs.arrayAccessInfo.valueWritten;
    bool cachesAreAccumulateOnly = lhs.arrayAccessInfo.onlyReadsAreAccumulates && rhs.arrayAccessInfo.onlyReadsAreAccumulates;
    bool cachesHaveSameShape = lhs.activeBlockInfo.shape.size() == rhs.activeBlockInfo.shape.size() &&
                               std::equal(lhs.activeBlockInfo.shape.begin(), lhs.activeBlockInfo.shape.end(), rhs.activeBlockInfo.shape.begin());
    bool multiCachesHaveSameShape = std::equal(lhs.multiCacheIterationCounts.begin(), lhs.multiCacheIterationCounts.end(), rhs.multiCacheIterationCounts.begin());

    bool cachesHaveSameExternalSymbols = lhs.multiCacheExternalSymbols.size() == rhs.multiCacheExternalSymbols.size() &&
                                         std::equal(lhs.multiCacheExternalSymbols.begin(), lhs.multiCacheExternalSymbols.end(), rhs.multiCacheExternalSymbols.begin());

    bool sameShapeAndSymbols = multiCachesHaveSameShape && cachesHaveSameShape && cachesHaveSameExternalSymbols;

    bool keepSeparateCacheBuffers = (cachesAreReadOnly || cachesAreAccumulateOnly) && !sameShapeAndSymbols;

    return !keepSeparateCacheBuffers;
}

mlir::AffineMap ComputeLoopIVToDefinitionOrderMap(const std::vector<mlir::Value>& ivs, mlir::MLIRContext* context)
{
    // This is currently limited to nested AffineForOp induction variables for simplicity

    // returns the permutation map that would map from the current order of the IVs to the order they were defined in
    // e.g. if the values are loop indices
    //      for %arg0 ...
    //          for %arg1 ...
    //              for %arg2 ...
    //                  for %arg3 ...
    // and they are passed in in the order [%arg1, %arg3, %arg0, %arg2]
    // Then this order has the positions [0,1,2,3] and the order they are defined in would be [ 2, 0, 3, 1 ]

    std::vector<unsigned> creationOrderIndices(ivs.size());
    std::iota(creationOrderIndices.begin(), creationOrderIndices.end(), 0);
    std::sort(creationOrderIndices.begin(), creationOrderIndices.end(), [&](unsigned currentIdx, unsigned otherIdx) {
        // returns true if current is ordered before other, which in this case happens if
        // current is defined in a higher loop level than other
        const auto& currentIV = ivs[currentIdx];
        const auto& otherIV = ivs[otherIdx];
        auto currentDefiningOp = mlir::getForInductionVarOwner(currentIV);
        auto otherDefiningOp = mlir::getForInductionVarOwner(otherIV);
        assert(currentDefiningOp != nullptr);
        assert(otherDefiningOp != nullptr);
        bool currentIsAncestor = currentDefiningOp->isAncestor(otherDefiningOp);
        bool otherIsAncestor = otherDefiningOp->isAncestor(currentDefiningOp);
        assert((currentIsAncestor || otherIsAncestor) && "ComputeLoopIVDefinitionOrder only works on nested AffineForOp IVs");
        return currentIsAncestor;
    });

    return mlir::AffineMap::getPermutationMap(creationOrderIndices, context);
}

mlir::AffineMap ComputeLoopIVDefinitionOrderToCurrentOrderMap(const std::vector<mlir::Value>& ivs, mlir::MLIRContext* context)
{
    // This is currently limited to nested AffineForOp induction variables for simplicity

    // returns the permutation that would map from the definition order of the given IVs to their positions in the given vector
    // e.g. if the values are loop indices
    //      for %arg0 ...
    //          for %arg1 ...
    //              for %arg2 ...
    //                  for %arg3 ...
    // and they are passed in in the order [%arg1, %arg3, %arg0, %arg2]
    // Then this order has the positions [0,1,2,3] and the order they are defined in would be [ 2, 0, 3, 1 ]
    // And the permutation map (d0, d1, d2, d3) -> (1, 3, 0, 2) would map from their definition order to their current order

    // if these same loop IVs are passed in in the order [%arg1, %arg0, %arg3, %arg2]
    // Then this order has the positions [0,1,2,3] and the order they are defined in would be [ 1, 0, 3, 2 ]
    // And the permutation map (d0, d1, d2, d3) -> (1, 0, 3, 2) would map from their definition order to their current order

    // The permutation map that maps from the definition order to the current order is the inverse of the map returned by ComputeLoopIVToDefinitionOrderMap()
    // For example: for arg order [%arg1, %arg3, %arg0, %arg2], the definition order is [2,0,3,1]
    //      because element 2 of those IVs (%arg0) is defined first, element 0 (%arg1) is defined second, etc.
    //      however the mapping that would take [%arg0, %arg1, %arg2, %arg3] in definition order and
    //      permute it to the given [%arg1, %arg3, %arg0, %arg2] order is (d0,d1,d2,d3) -> (1,3,0,2).
    //      If we consider the definition order as a mapping (d0,d1,d2,d3)->(d2,d0,d3,d1)
    //      and then invert it we get (d2,d0,d3,d1) -> (d0,d1,d2,d3)
    //      which simplifies to (d0,d1,d2,d3) -> (d1,d3,d0,d2)
    // Another example: for arg order [%arg1, %arg0, %arg3, %arg2], the definition order is [1,0,3,2].
    //      The mapping that would permute [%arg0, %arg1, %arg2, %arg3] to [%arg1, %arg0, %arg3, %arg2]
    //      is (d0,d1,d2,d3) -> (d1,d0,d3,d2).
    //      If we consider the definition order as a mapping (d0,d1,d2,d3)->(d1,d0,d3,d2)
    //      and then invert it we get (d1,d0,d3,d2) -> (d0,d1,d2,d3)
    //      which simplifies to (d0,d1,d2,d3) -> (d1,d0,d3,d2)

    auto currentToDefinitionOrderMap = ComputeLoopIVToDefinitionOrderMap(ivs, context);
    auto definitionToCurrentOrderMap = mlir::inversePermutation(currentToDefinitionOrderMap);
    return definitionToCurrentOrderMap;
}

// Create an AffineLoadOp that understands how to access caches
mlir::AffineLoadOp CreateLoad(mlir::OpBuilder& builder, mlir::Location loc, mlir::Value src, const std::vector<mlir::Value>& baseArrayPosition)
{
    if (auto srcCacheOp = mlir::dyn_cast_or_null<MakeCacheOp>(src.getDefiningOp()))
    {
        mlir::AffineValueMap loadAccessInfo = srcCacheOp.insertCachePosition(builder.getInsertionBlock(), baseArrayPosition);
        return builder.create<mlir::AffineLoadOp>(loc, src, loadAccessInfo.getAffineMap(), loadAccessInfo.getOperands());
    }
    else
    {
        return builder.create<mlir::AffineLoadOp>(loc, src, baseArrayPosition);
    }
}

// Create an AffineStoreOp that understands how to access caches
mlir::AffineStoreOp CreateStore(mlir::OpBuilder& builder, mlir::Location loc, mlir::Value value, mlir::Value dst, const std::vector<mlir::Value>& baseArrayPosition)
{
    if (auto dstCacheOp = mlir::dyn_cast_or_null<MakeCacheOp>(dst.getDefiningOp()))
    {
        mlir::AffineValueMap storeAccessInfo = dstCacheOp.insertCachePosition(builder.getInsertionBlock(), baseArrayPosition);
        return builder.create<mlir::AffineStoreOp>(loc, value, dst, storeAccessInfo.getAffineMap(), storeAccessInfo.getOperands());
    }
    else
    {
        return builder.create<mlir::AffineStoreOp>(loc, value, dst, baseArrayPosition);
    }
}

// Get the base array position for an AffineLoadOp that understands how to access caches
template <typename LoadStoreOp>
std::vector<mlir::Value> GetBaseArrayPosition(mlir::OpBuilder& builder, mlir::Location loc, LoadStoreOp loadStoreOp)
{
    auto memref = loadStoreOp.memref();
    typename LoadStoreOp::Adaptor adaptor{ loadStoreOp };
    if (auto cache = mlir::dyn_cast_or_null<MakeCacheOp>(memref.getDefiningOp()))
    {
        return cache.getBaseArrayPosition(loadStoreOp);
    }
    else
    {
        auto accessMap = loadStoreOp.getAffineMapAttr().getValue();
        std::vector<mlir::Value> affineIndices(adaptor.indices().begin(), adaptor.indices().end());
        auto resolvedAccessIndices = util::MultiDimAffineApply(builder, loc, accessMap, affineIndices);
        return resolvedAccessIndices;
    }
}

bool IsCacheRegionEmpty(BeginCacheRegion beginRegion)
{
    auto endOp = mlir::dyn_cast<EndCacheRegion>(beginRegion.getEndOp());

    auto parentBlock = beginRegion->getBlock();

    bool emptyRegion = true;
    parentBlock->walk(++mlir::Block::iterator(beginRegion), mlir::Block::iterator(endOp), [&](Operation* op) {
        emptyRegion = false;
        return WalkResult::interrupt();
    });

    return emptyRegion;
}

} // namespace

LogicalResult MakeCacheOpLowering::matchAndRewrite(MakeCacheOp makeCacheOp, PatternRewriter& rewriter) const
{
    auto loc = makeCacheOp.getLoc();

    auto cacheBaseType = makeCacheOp.cache().getType();
    assert(cacheBaseType.isa<MemRefType>() && "Cache must be a memref");
    auto cacheType = cacheBaseType.cast<MemRefType>();
    auto elementBitWidth = cacheType.getElementTypeBitWidth();
    auto elementByteWidth = elementBitWidth / 8;

    if (!cacheType.hasStaticShape())
    {
        // MakeCacheOps that produce dynamic size memrefs are the base ops used for cloning
        rewriter.eraseOp(makeCacheOp);
        return success();
    }

    mlir::Value cacheGlobalBuffer;

    auto vLambdaOp = makeCacheOp->getParentOfType<v::ValueLambdaOp>();
    if (makeCacheOp.memorySpace() == v::MemorySpace::None || makeCacheOp.memorySpace() == v::MemorySpace::Global)
    {
        bool stackAllocateBuffer = false;
        if (vLambdaOp && HasVectorizationInfo(vLambdaOp))
        {
            auto vecInfo = GetVectorizationInfo(vLambdaOp);
            auto elementsPerVector = vecInfo.vectorBytes / elementByteWidth;
            stackAllocateBuffer = cacheType.getNumElements() <= (elementsPerVector * vecInfo.vectorUnitCount);
        }
        if (stackAllocateBuffer)
        {
            cacheGlobalBuffer = rewriter.create<mlir::memref::AllocaOp>(loc, cacheType, mlir::ValueRange{}, rewriter.getI64IntegerAttr(32));
        }
        else
        {
            cacheGlobalBuffer = util::CreateGlobalBuffer(rewriter, makeCacheOp, cacheType, "cache");
        }
    }
    else
    {
        // Shared or Local
        cacheGlobalBuffer = rewriter.create<v::AllocOp>(loc, cacheType, llvm::None);
    }

    rewriter.replaceOp(makeCacheOp, ValueRange{ cacheGlobalBuffer });

    return success();
}

LogicalResult CacheZeroOpRewrite::matchAndRewrite(CacheZeroOp cacheZeroOp, PatternRewriter& rewriter) const
{
    auto loc = cacheZeroOp.getLoc();

    auto cache = cacheZeroOp.cache();
    auto innerElementType = GetInnerElementType(cache);
    auto cacheType = cache.getType().cast<MemRefType>();
    auto cacheShape = cacheType.getShape();

    OpBuilder currentBuilder = rewriter;
    std::vector<mlir::Value> loopIndices;
    std::vector<AffineForOp> loops;
    for (size_t cacheDim = 0; cacheDim < cacheShape.size(); ++cacheDim)
    {
        auto newLoop = currentBuilder.create<AffineForOp>(loc, 0, cacheShape[cacheDim], 1);
        currentBuilder = util::MakeBodyBuilder(newLoop);
        loopIndices.push_back(newLoop.getInductionVar());
        loops.push_back(newLoop);
    }
    auto constantZero = currentBuilder.create<ConstantOp>(loc, innerElementType, currentBuilder.getZeroAttr(innerElementType));
    currentBuilder.create<mlir::memref::StoreOp>(loc, constantZero, cache, loopIndices);

    rewriter.eraseOp(cacheZeroOp);
    return success();
}

LogicalResult ActiveElementCacheCopyOpRewrite::matchAndRewrite(ActiveElementCacheCopyOp cacheCopyOp, PatternRewriter& rewriter) const
{
    // Copy data from the source buffer to the destination buffer by iterating over the cache region shape
    // and mapping from cache region indices to the source buffer and destination buffer

    auto loc = cacheCopyOp.getLoc();

    ActiveElementCacheCopyOp::Adaptor cacheCopyOpAdaptor{ cacheCopyOp };

    auto src = cacheCopyOp.src();
    assert(src.getType().isa<MemRefType>());
    auto memRefType = src.getType().cast<MemRefType>();
    [[maybe_unused]] auto baseSrcElementType = GetInnerElementType(src); // e.g. f32

    auto elementBitWidth = memRefType.getElementTypeBitWidth();
    auto elementByteWidth = elementBitWidth / 8;

    auto dst = cacheCopyOp.dst();
    assert(dst.getType().isa<MemRefType>());
    auto dstMemRefType = dst.getType().cast<MemRefType>();
    unsigned dstMemRefSpace = dstMemRefType.getMemorySpaceAsInt();
    auto baseDstElementType = GetInnerElementType(dst); // e.g. f32

    assert(baseSrcElementType == baseDstElementType && "Copy source and dest data types don't match");

    std::optional<v::ExecutionTarget> execTargetOpt = util::ResolveExecutionTarget(cacheCopyOp);
    assert(execTargetOpt.has_value());
    auto execTarget = *execTargetOpt;

    // TODO : make this a utility function on a cache op interface
    auto cacheRegionIndexRanges = util::ArrayAttrToVector<IndexRange, IndexRangeAttr>(
        cacheCopyOp.cacheRegionRelevantIndexRanges(),
        [](const IndexRangeAttr& indexRangeAttr) {
            return indexRangeAttr.getValue();
        });

    auto cacheRegionBaseIndices = util::ArrayAttrToVector<std::vector<Index>, mlir::ArrayAttr>(
        cacheCopyOp.cacheRegionBaseIndices(),
        util::ConvertArrayAttrToIndexVector);

    // If this op has no volume to operate over due to unswitched boundary conditions, just erase the op and return
    for (const auto& indexRange : cacheRegionIndexRanges)
    {
        if (indexRange.Size() == 0)
        {
            rewriter.eraseOp(cacheCopyOp);
            return success();
        }
    }

    if (execTarget == v::ExecutionTarget::GPU && dstMemRefSpace != static_cast<unsigned int>(v::MemorySpace::Local))
    {
        // TODO : should this be in a better place? This barrier is trying to prevent loops from getting
        //        too far ahead of their counterparts and trying to fill a cache before every thread is
        //        done with the previous set of data in the cache. This could possibly be an epilogue
        //        at some level of the loopnest outside of the innermost kernel but at the outermost
        //        loop level handled by every thread in cases where threads need to loop over a series
        //        of block (e.g. blocks in the K dimension in the GEMM case)
        (void)util::CreateGPUControlBarrier(rewriter, "Block", loc);
    }

    auto [copyNestOp, copyScheduleOp, copyExecPlanOp] = CreateActiveElementCacheLoopnest(rewriter, cacheCopyOp, elementByteWidth, "copy", [&](OpBuilder& cacheCopyBuilder, const std::vector<mlir::Value>& orderedSymbolicIndexOpValues) {
        std::vector<mlir::Value> combinedRelevantIndices;
        combinedRelevantIndices.insert(combinedRelevantIndices.end(), cacheCopyOpAdaptor.externalRelevantIndices().begin(), cacheCopyOpAdaptor.externalRelevantIndices().end());
        combinedRelevantIndices.insert(combinedRelevantIndices.end(), orderedSymbolicIndexOpValues.begin(), orderedSymbolicIndexOpValues.end());

        // Create a load op to use for bounds checking evaluation
        // We may need to delete this load and re-create it inside of a conditional if this load potentially has an out-of-bounds access
        auto loadOp = cacheCopyBuilder.create<AffineLoadOp>(loc, src, cacheCopyOp.relevantIndicesToSrcMap(), combinedRelevantIndices);
        cacheCopyBuilder.create<AffineStoreOp>(loc, loadOp.getResult(), dst, cacheCopyOp.relevantIndicesToDstMap(), combinedRelevantIndices);
    });

    // Bounds check cache copy loads/stores so we don't introduce
    // a bug by adding a cache copy
    auto copyOrder = copyScheduleOp.getOrder();
    for (const auto& loopIndex : copyOrder)
    {
        copyScheduleOp.addLoopAttribute(loopIndex, rewriter.getIdentifier(AccessBoundsCheckAttrName), rewriter.getUnitAttr());
    }

    if (execTarget == v::ExecutionTarget::GPU && dstMemRefSpace != static_cast<unsigned int>(v::MemorySpace::Local))
    {
        // Create thread mappings for the different levels of the copy loopnest
        // TODO : restructure the loopnest to ensure that there is always
        //        the appropriate number and size of splits to optimize this

        auto vLambdaOp = cacheCopyOp->getParentOfType<v::ValueLambdaOp>();
        // If we're inside a lambda then our ultimate exec target may be different
        // from the ValueFuncOp target. E.g. for GPU loopnests, the loopnest lambda
        // becomes a GPU function while the wrapping function stays as a CPU function
        // that launches the GPU func

        auto launchAttr = vLambdaOp->getAttrOfType<mlir::ArrayAttr>(vLambdaOp.getGPULaunchAttrName());
        assert(launchAttr != nullptr);
        auto launchParams = util::ConvertArrayAttrToIntVector(launchAttr);
        [[maybe_unused]] std::vector<int64_t> gridDimSizes = { launchParams[0], launchParams[1], launchParams[2] };
        std::vector<int64_t> blockDimSizes = { launchParams[3], launchParams[4], launchParams[5] };

        // Assign thread dimensions if it's not a private memory cache.
        auto threadXProcStr = v::stringifyEnum(v::Processor::ThreadX);
        auto threadYProcStr = v::stringifyEnum(v::Processor::ThreadY);
        auto threadZProcStr = v::stringifyEnum(v::Processor::ThreadZ);
        std::vector<llvm::StringRef> procStrs{ threadXProcStr,
                                               threadYProcStr,
                                               threadZProcStr };

        auto finalLoopNestOrder = copyScheduleOp.getOrder();
        std::vector<mlir::NamedAttribute> mappings;
        for (int dimIdx = 0; dimIdx < blockDimSizes.size(); ++dimIdx)
        {
            if (finalLoopNestOrder.size() <= dimIdx)
            {
                // Currently if we have fewer dimensions than block dim assignments, keep assignments as they
                // are even if threads wind up duplicating work
                // TODO : determine the best dimensions to favor splitting more heavily and split
                //        the same logical cache dimension multiple times and assign to different thread dims
                break;
            }

            mappings.push_back({ rewriter.getIdentifier(procStrs[dimIdx]),
                                 IndexAttr::get(finalLoopNestOrder[dimIdx], rewriter.getContext()) });
        }

        auto procMapAttrName = copyExecPlanOp.getGPUProcessorMapAttrName();
        auto procMap = rewriter.getDictionaryAttr({ mappings });
        copyExecPlanOp->setAttr(procMapAttrName, procMap);

        (void)util::CreateGPUControlBarrier(rewriter, "Block", loc);
    }

    rewriter.eraseOp(cacheCopyOp);

    return success();
}

std::optional<std::vector<int64_t>> GetConstantActiveBlockShape(const std::vector<mlir::AffineMap>& lbMaps,
                                                                const std::vector<mlir::AffineMap>& ubMaps)
{
    assert(lbMaps.size() == ubMaps.size() && "Must have same number of lower bound and upper bound maps");

    std::vector<int64_t> activeBlockShape;
    bool hasConstantShape = true;
    for (int dim = 0; dim < lbMaps.size(); ++dim)
    {
        assert(lbMaps[dim].getNumResults() == 1);
        assert(ubMaps[dim].getNumResults() == 1);
        assert(lbMaps[dim].getNumDims() == ubMaps[dim].getNumDims());
        assert(lbMaps[dim].getNumSymbols() == ubMaps[dim].getNumSymbols());
        auto diffExpr = ubMaps[dim].getResult(0) - lbMaps[dim].getResult(0);
        auto simplifiedExpr = mlir::simplifyAffineExpr(diffExpr, lbMaps[dim].getNumDims(), lbMaps[dim].getNumSymbols());
        if (!simplifiedExpr.isa<mlir::AffineConstantExpr>())
        {
            return std::nullopt;
        }
        else
        {
            auto constantExpr = simplifiedExpr.cast<mlir::AffineConstantExpr>();
            activeBlockShape.push_back(constantExpr.getValue());
        }
    }
    return activeBlockShape;
}

LogicalResult MultiCacheCopyOpRewrite::matchAndRewrite(MultiCacheCopyOp multiCacheCopyOp, PatternRewriter& rewriter) const
{
    auto loc = multiCacheCopyOp.getLoc();

    MultiCacheCopyOp::Adaptor adaptor{ multiCacheCopyOp };

    if (util::IsSubdomainEmpty(multiCacheCopyOp))
    {
        // We're in a zero-volume subdomain so any code here will get optimized out,
        // however, the memref region mappings don't gracefully handle this situation
        // currently so just remove this op and return rather than creating loopnests
        // that will get erased anyways
        rewriter.eraseOp(multiCacheCopyOp);
        return success();
    }

    // Construct the multiCache loops
    // TODO : do we benefit from having this layer be an Accera loopnest? there are no splits so there are no boundary conditions to account for
    auto multiCacheLBMapsArrayAttr = adaptor.multiCacheLoopLowerBoundMaps();
    auto multiCacheUBMapsArrayAttr = adaptor.multiCacheLoopUpperBoundMaps();
    auto multiCacheStepsArrayAttr = adaptor.multiCacheLoopStepSizes();
    auto multiCacheLBMaps = util::ArrayAttrToVector<mlir::AffineMap, mlir::AffineMapAttr>(multiCacheLBMapsArrayAttr, [](const mlir::AffineMapAttr& mapAttr) -> mlir::AffineMap {
        return mapAttr.getValue();
    });
    auto multiCacheUBMaps = util::ArrayAttrToVector<mlir::AffineMap, mlir::AffineMapAttr>(multiCacheUBMapsArrayAttr, [](const mlir::AffineMapAttr& mapAttr) -> mlir::AffineMap {
        return mapAttr.getValue();
    });
    auto multiCacheStepSizes = util::ConvertArrayAttrToIntVector(multiCacheStepsArrayAttr);

    std::vector<Index> multiCacheIndexIds = util::ConvertArrayAttrToIndexVector(adaptor.multiCacheLoopIndexIds());

    assert(multiCacheLBMaps.size() == multiCacheUBMaps.size());
    assert(multiCacheLBMaps.size() == multiCacheStepSizes.size());
    assert(multiCacheLBMaps.size() == multiCacheIndexIds.size());
    auto multiCacheLoopCount = multiCacheLBMaps.size();

    std::vector<mlir::Value> multiCacheIVs;
    std::vector<mlir::Value> multiCacheIterCounters;

    // Are we able to replace these with loopnests? we don't have a way to construct loopnests with affine map lower/upper bounds currently
    mlir::OpBuilder currentBuilder = rewriter;
    mlir::ValueRange emptyOperands;
    for (unsigned multiCacheDim = 0; multiCacheDim < multiCacheLoopCount; ++multiCacheDim)
    {
        auto forOp = mlir::createCanonicalizedAffineForOp(currentBuilder, loc, emptyOperands, multiCacheLBMaps[multiCacheDim], emptyOperands, multiCacheUBMaps[multiCacheDim], multiCacheStepSizes[multiCacheDim]);
        forOp->setAttr("index", IndexAttr::get(multiCacheIndexIds[multiCacheDim], currentBuilder.getContext()));
        currentBuilder = mlir::OpBuilder::atBlockTerminator(forOp.getBody());
        mlir::Value iterCounter = util::CreateConstantRangeForOpIterationCounter(currentBuilder, loc, forOp);
        multiCacheIterCounters.push_back(iterCounter);

        multiCacheIVs.push_back(forOp.getInductionVar());
    }

    // Now that we have the multiCache IVs we can permute the multiCache external symbols and these IVs to make the full external symbols for the ActiveBlockCacheCopyOp
    auto externalSymbolsPermutationMap = multiCacheCopyOp.externalSymbolsPermutationMap();
    auto multiCacheExternalSymbolsValueRange = adaptor.multiCacheExternalSymbols();
    std::vector<mlir::Value> unpermutedExternalSymbols(multiCacheExternalSymbolsValueRange.begin(), multiCacheExternalSymbolsValueRange.end());
    unpermutedExternalSymbols.insert(unpermutedExternalSymbols.end(), multiCacheIVs.begin(), multiCacheIVs.end());

    // Permute the external symbols into their creation order
    // as the externalSymbolsPermutationMap will map from their creation
    // order to their expected order for the maps

    std::vector<mlir::Value> activeBlockExternalSymbols;
    if (!unpermutedExternalSymbols.empty())
    {
        auto externalSymbolsToDefOrderMap = ComputeLoopIVToDefinitionOrderMap(unpermutedExternalSymbols, rewriter.getContext());
        std::vector<mlir::Value> activeBlockExternalSymbolDefinitionOrdered = util::MultiDimAffineApply(currentBuilder, loc, externalSymbolsToDefOrderMap, unpermutedExternalSymbols);
        activeBlockExternalSymbols = util::MultiDimAffineApply(currentBuilder, loc, externalSymbolsPermutationMap, activeBlockExternalSymbolDefinitionOrdered);
    }

    // TODO : rewrite this using slices/views (rather than plumbing the multicache access dims all the way into the individual loads/stores) once linalg.slice issues are worked out

    currentBuilder.create<ActiveBlockCacheCopyOp>(loc,
                                                  multiCacheCopyOp.array(),
                                                  multiCacheCopyOp.cache(),
                                                  activeBlockExternalSymbols,
                                                  activeBlockExternalSymbols,
                                                  multiCacheIterCounters,
                                                  multiCacheCopyOp.activeBlockLowerBoundMaps(),
                                                  multiCacheCopyOp.activeBlockUpperBoundMaps(),
                                                  multiCacheCopyOp.activeBlockToCacheMap(),
                                                  true); // True because a MultiCacheCopyOp only copies into the cache

    rewriter.eraseOp(multiCacheCopyOp);

    return success();
}

LogicalResult ActiveBlockCacheCopyOpRewrite::matchAndRewrite(ActiveBlockCacheCopyOp cacheCopyOp, PatternRewriter& rewriter) const
{
    // TODO : handle gpu
    // Copy data from the source buffer to the destination buffer by iterating over the cache region shape described
    // by the lower and upper bound maps and operands and mapping from cache region indices to the source buffer and destination buffer

    auto loc = cacheCopyOp.getLoc();

    ActiveBlockCacheCopyOp::Adaptor adaptor{ cacheCopyOp };

    if (util::IsSubdomainEmpty(cacheCopyOp))
    {
        // We're in a zero-volume subdomain so any code here will get optimized out,
        // however, the memref region mappings don't gracefully handle this situation
        // currently so just remove this op and return rather than creating loopnests
        // that will get erased anyways
        rewriter.eraseOp(cacheCopyOp);
        return success();
    }

    auto array = cacheCopyOp.array();
    assert(array.getType().isa<MemRefType>());
    auto memRefType = array.getType().cast<MemRefType>();
    [[maybe_unused]] auto baseArrayElementType = GetInnerElementType(array); // e.g. f32

    auto elementBitWidth = memRefType.getElementTypeBitWidth();
    auto elementByteWidth = elementBitWidth / 8;

    auto cache = cacheCopyOp.cache();
    assert(cache.getType().isa<MemRefType>());
    auto cacheMemRefType = cache.getType().cast<MemRefType>();
    unsigned cacheMemRefSpace = cacheMemRefType.getMemorySpaceAsInt();
    auto baseCacheElementType = GetInnerElementType(cache); // e.g. f32

    assert(baseArrayElementType == baseCacheElementType && "Copy source and dest data types don't match");

    bool arrayToCache = cacheCopyOp.toCache();

    // Similar to generatePointWiseCopy() from llvm-project\mlir\lib\Transforms\Utils\LoopUtils.cpp however
    // we have a custom mapping from the active block to the cache position

    auto lbMapsArrayAttr = adaptor.lbMaps();
    auto ubMapsArrayAttr = adaptor.ubMaps();
    auto lbMaps = util::ArrayAttrToVector<mlir::AffineMap, mlir::AffineMapAttr>(lbMapsArrayAttr, [](const mlir::AffineMapAttr& mapAttr) -> mlir::AffineMap {
        return mapAttr.getValue();
    });
    auto ubMaps = util::ArrayAttrToVector<mlir::AffineMap, mlir::AffineMapAttr>(ubMapsArrayAttr, [](const mlir::AffineMapAttr& mapAttr) -> mlir::AffineMap {
        return mapAttr.getValue();
    });

    auto lbOperands = adaptor.lbOperands();
    auto ubOperands = adaptor.ubOperands();

    assert(llvm::all_of(lbMaps, [&](mlir::AffineMap lbMap) {
        return lbMap.getNumInputs() == lbOperands.size();
    }));
    assert(llvm::all_of(ubMaps, [&](mlir::AffineMap ubMap) {
        return ubMap.getNumInputs() == ubOperands.size();
    }));

    unsigned rank = memRefType.getRank();
    assert(lbMaps.size() == ubMaps.size() && "mismatched number of lb and ub maps");

    OpBuilder currentBuilder = rewriter;

    auto constantShapeOpt = GetConstantActiveBlockShape(lbMaps, ubMaps);

    std::optional<v::ExecutionTarget> execTargetOpt = util::ResolveExecutionTarget(cacheCopyOp); 
    auto execTarget = *execTargetOpt;

    if (constantShapeOpt.has_value())
    {
        auto activeBlockShape = *constantShapeOpt;

        if (execTarget == v::ExecutionTarget::GPU)
        {
            auto vLambdaOp = cacheCopyOp->getParentOfType<v::ValueLambdaOp>();
            // If we're inside a lambda then our ultimate exec target may be different
            // from the ValueFuncOp target. E.g. for GPU loopnests, the loopnest lambda
            // becomes a GPU function while the wrapping function stays as a CPU function
            // that launches the GPU func

            auto launchAttr = vLambdaOp->getAttrOfType<mlir::ArrayAttr>(vLambdaOp.getGPULaunchAttrName());
            assert(launchAttr != nullptr);
            auto launchParams = util::ConvertArrayAttrToIntVector(launchAttr);
            [[maybe_unused]] std::vector<int64_t> gridDimSizes = { launchParams[0], launchParams[1], launchParams[2] };
            std::vector<int64_t> blockDimSizes = { launchParams[3], launchParams[4], launchParams[5] };

            if (cacheMemRefSpace == static_cast<unsigned int>(v::MemorySpace::Local))
            {
                blockDimSizes = { 1, 1, 1 };
            }

            auto totalLoadsPerThread = cacheMemRefType.getNumElements() / (blockDimSizes[0] * blockDimSizes[1] * blockDimSizes[2]);
            auto vectorSizePerThread = 1; // TODO: Plumb hardware supported vector size

            auto loadsPerThread = totalLoadsPerThread / vectorSizePerThread;

            auto [copyNestOp, copyScheduleOp, copyExecPlanOp] = CreateActiveBlockCacheLoopnest(rewriter, loc, { loadsPerThread, blockDimSizes[2], blockDimSizes[1], blockDimSizes[0], vectorSizePerThread }, std::nullopt, elementByteWidth, execTarget, "copy", [&](OpBuilder& currentBuilder, const std::vector<mlir::Value>& orderedSymbolicIndexOpValues) {
                // The induction variables have been shifted to represent the constant iteration space
                // however, the maps expect they are constructed based on the original mappings so we
                // need to offset each IV by its lower bound map applied to its lower bound operands
                // e.g. affine.for %arg5 = affine_map<(d0) -> (d0)>(%arg4) to affine_map<(d0) -> (d0 + 256)>(%arg4) {
                //      became
                //      affine.for %arg5 = 0 to 256 {
                //      so now we need to do
                //      %lb_resolve = affine.apply affine_map<(d0) -> (d0)>(%arg4)
                //      %real_arg5 = affine.apply affine_map<(d0, d1) -> (d0 + d1)>(%lb_resolve, %arg5)
                auto lptIndex = orderedSymbolicIndexOpValues[0];
                auto threadZ = orderedSymbolicIndexOpValues[1];
                auto threadY = orderedSymbolicIndexOpValues[2];
                auto threadX = orderedSymbolicIndexOpValues[3];
                auto vecIndex = orderedSymbolicIndexOpValues[4];

                // Map orderedSymbolicIndexOpValues -> flat buffer w/ affine expr + map
                mlir::AffineExpr cacheFillNestToFlatExpr = (currentBuilder.getAffineDimExpr(0) * (blockDimSizes[2] * blockDimSizes[1] * blockDimSizes[0] * vectorSizePerThread)) +
                                                           (currentBuilder.getAffineDimExpr(1) * (blockDimSizes[1] * blockDimSizes[0] * vectorSizePerThread)) +
                                                           (currentBuilder.getAffineDimExpr(2) * (blockDimSizes[0] * vectorSizePerThread)) +
                                                           (currentBuilder.getAffineDimExpr(3) * (vectorSizePerThread)) +
                                                           (currentBuilder.getAffineDimExpr(4));

                mlir::AffineMap cacheFillNestMap = mlir::AffineMap::get(5, 0, cacheFillNestToFlatExpr);

                // TODO: Handle arbitrary memory order input
                auto numDims = memRefType.getRank();
                auto cumulativeStride = 1;
                std::vector<mlir::AffineExpr> flatToActiveExprs;

                for (int dim_counter = 0; dim_counter < numDims; ++dim_counter)
                {
                    auto curDimSize = activeBlockShape[(numDims - 1) - dim_counter];
                    mlir::AffineExpr flatToActiveBlockExpr = ((currentBuilder.getAffineDimExpr(0).floorDiv(cumulativeStride)) % curDimSize);
                    flatToActiveExprs.push_back(flatToActiveBlockExpr);
                    cumulativeStride *= curDimSize;
                }
                std::reverse(flatToActiveExprs.begin(), flatToActiveExprs.end());

                mlir::AffineMap flatBufferToActiveBlockMap = mlir::AffineMap::get(1, 0, flatToActiveExprs, currentBuilder.getContext());
                auto gpuFillNestToActiveBlockMap = flatBufferToActiveBlockMap.compose(cacheFillNestMap);

                std::vector<mlir::Value> loopNestIVs(orderedSymbolicIndexOpValues.begin(), orderedSymbolicIndexOpValues.end());
                std::vector<mlir::Value> gpuFillMapApplied = util::MultiDimAffineApply(currentBuilder, loc, gpuFillNestToActiveBlockMap, loopNestIVs);

                // Map from above map (flat buffer) to active block position
                // TODO: Above combined map, needs to map from fastest moving global index, to fastest moving flat index

                std::vector<mlir::Value> lowerBoundOffsetIVs;
                lowerBoundOffsetIVs.reserve(gpuFillMapApplied.size());
                assert(lbMaps.size() == gpuFillMapApplied.size());
                mlir::AffineExpr sumExpr = currentBuilder.getAffineDimExpr(0) + currentBuilder.getAffineDimExpr(1);
                mlir::AffineMap sumMap = mlir::AffineMap::get(2, 0, sumExpr);
                for (unsigned arrayDim = 0; arrayDim < gpuFillMapApplied.size(); ++arrayDim)
                {
                    mlir::Value lbMapApplied = currentBuilder.create<mlir::AffineApplyOp>(loc, lbMaps[arrayDim], lbOperands);
                    mlir::Value lbOffsetIV = currentBuilder.create<mlir::AffineApplyOp>(loc, sumMap, mlir::ValueRange{ lbMapApplied, gpuFillMapApplied[arrayDim] });
                    lowerBoundOffsetIVs.push_back(lbOffsetIV);
                }

                if (arrayToCache)
                {
                    mlir::Value loadedValue = CreateLoad(currentBuilder, loc, array, lowerBoundOffsetIVs);
                    CreateStore(currentBuilder, loc, loadedValue, cache, lowerBoundOffsetIVs);
                }
                else
                {
                    mlir::Value loadedValue = CreateLoad(currentBuilder, loc, cache, lowerBoundOffsetIVs);
                    CreateStore(currentBuilder, loc, loadedValue, array, lowerBoundOffsetIVs);
                }
            });

            if (cacheMemRefSpace != static_cast<unsigned int>(v::MemorySpace::Local))
            {
                auto threadZProcStr = v::stringifyEnum(v::Processor::ThreadZ);
                auto threadYProcStr = v::stringifyEnum(v::Processor::ThreadY);
                auto threadXProcStr = v::stringifyEnum(v::Processor::ThreadX);
                std::vector<llvm::StringRef> procStrs{ threadZProcStr,
                                                       threadYProcStr,
                                                       threadXProcStr };

                std::vector<mlir::NamedAttribute> mappings;
                auto copySymbolicIndices = copyNestOp.getIndices(rewriter);
                for (int i = 0; i < procStrs.size(); ++i)
                {
                    mappings.push_back({ rewriter.getIdentifier(procStrs[i]),
                                         IndexAttr::get(copySymbolicIndices[i + 1].getValue(), rewriter.getContext()) });
                }

                auto procMapAttrName = copyExecPlanOp.getGPUProcessorMapAttrName();
                auto procMap = rewriter.getDictionaryAttr({ mappings });
                copyExecPlanOp->setAttr(procMapAttrName, procMap);

                (void)util::CreateGPUControlBarrier(rewriter, "Block", loc);
            }
        }
        else
        {
            auto vLambdaOp = cacheCopyOp->getParentOfType<v::ValueLambdaOp>();
            std::optional<VectorizationInfo> vecInfo;
            if (vLambdaOp && HasVectorizationInfo(vLambdaOp))
            {
                vecInfo = GetVectorizationInfo(vLambdaOp);
            }

            auto [copyNestOp, copyScheduleOp, copyExecPlanOp] = CreateActiveBlockCacheLoopnest(rewriter, loc, activeBlockShape, vecInfo, elementByteWidth, execTarget, "copy", [&](OpBuilder& currentBuilder, const std::vector<mlir::Value>& orderedSymbolicIndexOpValues) {
                // The induction variables have been shifted to represent the constant iteration space
                // however, the maps expect they are constructed based on the original mappings so we
                // need to offset each IV by its lower bound map applied to its lower bound operands
                // e.g. affine.for %arg5 = affine_map<(d0) -> (d0)>(%arg4) to affine_map<(d0) -> (d0 + 256)>(%arg4) {
                //      became
                //      affine.for %arg5 = 0 to 256 {
                //      so now we need to do
                //      %lb_resolve = affine.apply affine_map<(d0) -> (d0)>(%arg4)
                //      %real_arg5 = affine.apply affine_map<(d0, d1) -> (d0 + d1)>(%lb_resolve, %arg5)

                std::vector<mlir::Value> lowerBoundOffsetIVs;
                lowerBoundOffsetIVs.reserve(orderedSymbolicIndexOpValues.size());
                assert(lbMaps.size() == orderedSymbolicIndexOpValues.size());
                mlir::AffineExpr sumExpr = currentBuilder.getAffineDimExpr(0) + currentBuilder.getAffineDimExpr(1);
                mlir::AffineMap sumMap = mlir::AffineMap::get(2, 0, sumExpr);
                for (unsigned arrayDim = 0; arrayDim < orderedSymbolicIndexOpValues.size(); ++arrayDim)
                {
                    mlir::Value lbMapApplied = currentBuilder.create<mlir::AffineApplyOp>(loc, lbMaps[arrayDim], lbOperands);
                    mlir::Value lbOffsetIV = currentBuilder.create<mlir::AffineApplyOp>(loc, sumMap, mlir::ValueRange{ lbMapApplied, orderedSymbolicIndexOpValues[arrayDim] });
                    lowerBoundOffsetIVs.push_back(lbOffsetIV);
                }

                if (arrayToCache)
                {
                    mlir::Value loadedValue = CreateLoad(currentBuilder, loc, array, lowerBoundOffsetIVs);
                    CreateStore(currentBuilder, loc, loadedValue, cache, lowerBoundOffsetIVs);
                }
                else
                {
                    mlir::Value loadedValue = CreateLoad(currentBuilder, loc, cache, lowerBoundOffsetIVs);
                    CreateStore(currentBuilder, loc, loadedValue, array, lowerBoundOffsetIVs);
                }
            });
            // Bounds check cache copy loads/stores so we don't introduce
            // a bug by adding a cache copy
            auto copyOrder = copyScheduleOp.getOrder();
            for (const auto& loopIndex : copyOrder)
            {
                copyScheduleOp.addLoopAttribute(loopIndex, rewriter.getIdentifier(AccessBoundsCheckAttrName), rewriter.getUnitAttr());
            }
        }
    }
    else
    {
        std::vector<mlir::Value> copyIVs;

        // Are we able to replace these with loopnests? we don't have a way to construct loopnests with affine map lower/upper bounds currently
        for (unsigned arrayDim = 0; arrayDim < rank; ++arrayDim)
        {
            auto forOp = mlir::createCanonicalizedAffineForOp(currentBuilder, loc, lbOperands, lbMaps[arrayDim], ubOperands, ubMaps[arrayDim]);
            currentBuilder = mlir::OpBuilder::atBlockTerminator(forOp.getBody());

            // Subscript for the slow memref being copied.
            copyIVs.push_back(forOp.getInductionVar());
        }

        if (arrayToCache)
        {
            mlir::Value loadedValue = CreateLoad(currentBuilder, loc, array, copyIVs);
            CreateStore(currentBuilder, loc, loadedValue, cache, copyIVs);
        }
        else
        {
            mlir::Value loadedValue = CreateLoad(currentBuilder, loc, cache, copyIVs);
            CreateStore(currentBuilder, loc, loadedValue, array, copyIVs);
        }
    }

    rewriter.eraseOp(cacheCopyOp);

    return success();
}

LogicalResult ActiveBlockCacheReduceOpRewrite::matchAndRewrite(ActiveBlockCacheReduceOp cacheReduceOp, PatternRewriter& rewriter) const
{
    // TODO : handle gpu
    // Copy data from the source buffer to the destination buffer by iterating over the cache region shape described
    // by the lower and upper bound maps and operands and mapping from cache region indices to the source buffer and destination buffer

    auto loc = cacheReduceOp.getLoc();

    ActiveBlockCacheReduceOp::Adaptor adaptor{ cacheReduceOp };

    if (util::IsSubdomainEmpty(cacheReduceOp))
    {
        // We're in a zero-volume subdomain so any code here will get optimized out,
        // however, the memref region mappings don't gracefully handle this situation
        // currently so just remove this op and return rather than creating loopnests
        // that will get erased anyways
        rewriter.eraseOp(cacheReduceOp);
        return success();
    }

    auto array = cacheReduceOp.array();
    assert(array.getType().isa<MemRefType>());
    auto memRefType = array.getType().cast<MemRefType>();
    [[maybe_unused]] auto baseArrayElementType = GetInnerElementType(array); // e.g. f32

    auto elementBitWidth = memRefType.getElementTypeBitWidth();
    auto elementByteWidth = elementBitWidth / 8;

    auto cache = cacheReduceOp.cache();
    assert(cache.getType().isa<MemRefType>());
    auto cacheMemRefType = cache.getType().cast<MemRefType>();
    unsigned cacheMemRefSpace = cacheMemRefType.getMemorySpaceAsInt();
    auto baseCacheElementType = GetInnerElementType(cache); // e.g. f32

    assert(baseArrayElementType == baseCacheElementType && "Copy source and dest data types don't match");

    // Similar to generatePointWiseCopy() from llvm-project\mlir\lib\Transforms\Utils\LoopUtils.cpp however
    // we have a custom mapping from the active block to the cache position

    auto lbMapsArrayAttr = adaptor.lbMaps();
    auto ubMapsArrayAttr = adaptor.ubMaps();
    auto lbMaps = util::ArrayAttrToVector<mlir::AffineMap, mlir::AffineMapAttr>(lbMapsArrayAttr, [](const mlir::AffineMapAttr& mapAttr) -> mlir::AffineMap {
        return mapAttr.getValue();
    });
    auto ubMaps = util::ArrayAttrToVector<mlir::AffineMap, mlir::AffineMapAttr>(ubMapsArrayAttr, [](const mlir::AffineMapAttr& mapAttr) -> mlir::AffineMap {
        return mapAttr.getValue();
    });

    auto lbOperands = adaptor.lbOperands();
    auto ubOperands = adaptor.ubOperands();

    assert(llvm::all_of(lbMaps, [&](mlir::AffineMap lbMap) {
        return lbMap.getNumInputs() == lbOperands.size();
    }));
    assert(llvm::all_of(ubMaps, [&](mlir::AffineMap ubMap) {
        return ubMap.getNumInputs() == ubOperands.size();
    }));

    unsigned rank = memRefType.getRank();
    assert(lbMaps.size() == ubMaps.size() && "mismatched number of lb and ub maps");

    OpBuilder currentBuilder = rewriter;

    auto scaleValue = CreateProductOfValues(rewriter, loc, baseArrayElementType, adaptor.scaleValues());

    auto constantShapeOpt = GetConstantActiveBlockShape(lbMaps, ubMaps);

    if (constantShapeOpt.has_value())
    {
        auto activeBlockShape = *constantShapeOpt;
        std::optional<v::ExecutionTarget> execTargetOpt = util::ResolveExecutionTarget(cacheReduceOp);
        assert(execTargetOpt.has_value());
        auto execTarget = *execTargetOpt;

        auto vLambdaOp = cacheReduceOp->getParentOfType<v::ValueLambdaOp>();
        std::optional<VectorizationInfo> vecInfo;
        if (vLambdaOp && HasVectorizationInfo(vLambdaOp))
        {
            vecInfo = GetVectorizationInfo(vLambdaOp);
        }

        auto [reduceNestOp, reduceScheduleOp, reduceExecPlanOp] = CreateActiveBlockCacheLoopnest(rewriter, loc, activeBlockShape, vecInfo, elementByteWidth, execTarget, "reduce", [&](OpBuilder& currentBuilder, const std::vector<mlir::Value>& orderedSymbolicIndexOpValues) {
            // The induction variables have been shifted to represent the constant iteration space
            // however, the maps expect they are constructed based on the original mappings so we
            // need to offset each IV by its lower bound map applied to its lower bound operands
            // e.g. affine.for %arg5 = affine_map<(d0) -> (d0)>(%arg4) to affine_map<(d0) -> (d0 + 256)>(%arg4) {
            //      became
            //      affine.for %arg5 = 0 to 256 {
            //      so now we need to do
            //      %lb_resolve = affine.apply affine_map<(d0) -> (d0)>(%arg4)
            //      %real_arg5 = affine.apply affine_map<(d0, d1) -> (d0 + d1)>(%lb_resolve, %arg5)

            std::vector<mlir::Value> lowerBoundOffsetIVs;
            lowerBoundOffsetIVs.reserve(orderedSymbolicIndexOpValues.size());
            assert(lbMaps.size() == orderedSymbolicIndexOpValues.size());
            mlir::AffineExpr sumExpr = currentBuilder.getAffineDimExpr(0) + currentBuilder.getAffineDimExpr(1);
            mlir::AffineMap sumMap = mlir::AffineMap::get(2, 0, sumExpr);
            for (unsigned arrayDim = 0; arrayDim < orderedSymbolicIndexOpValues.size(); ++arrayDim)
            {
                mlir::Value lbMapApplied = currentBuilder.create<mlir::AffineApplyOp>(loc, lbMaps[arrayDim], lbOperands);
                mlir::Value lbOffsetIV = currentBuilder.create<mlir::AffineApplyOp>(loc, sumMap, mlir::ValueRange{ lbMapApplied, orderedSymbolicIndexOpValues[arrayDim] });
                lowerBoundOffsetIVs.push_back(lbOffsetIV);
            }

            mlir::Value loadedCacheValue = CreateLoad(currentBuilder, loc, cache, lowerBoundOffsetIVs);
            auto scaledCacheValue = currentBuilder.create<v::BinOp>(loc, BinaryOpPredicate::MUL, scaleValue, loadedCacheValue);
            mlir::Value currentArrayValue = CreateLoad(currentBuilder, loc, array, lowerBoundOffsetIVs);
            auto accumulatedValue = currentBuilder.create<v::BinOp>(loc, BinaryOpPredicate::ADD, currentArrayValue, scaledCacheValue);
            CreateStore(currentBuilder, loc, accumulatedValue, array, lowerBoundOffsetIVs);
        });

        // Bounds check cache copy loads/stores so we don't introduce
        // a bug by adding a cache copy
        auto copyOrder = reduceScheduleOp.getOrder();
        for (const auto& loopIndex : copyOrder)
        {
            reduceScheduleOp.addLoopAttribute(loopIndex, rewriter.getIdentifier(AccessBoundsCheckAttrName), rewriter.getUnitAttr());
        }
    }
    else
    {
        std::vector<mlir::Value> IVs;
        for (unsigned arrayDim = 0; arrayDim < rank; ++arrayDim)
        {
            auto forOp = mlir::createCanonicalizedAffineForOp(currentBuilder, loc, lbOperands, lbMaps[arrayDim], ubOperands, ubMaps[arrayDim]);
            currentBuilder = mlir::OpBuilder::atBlockTerminator(forOp.getBody());

            // Subscript for the slow memref being copied.
            IVs.push_back(forOp.getInductionVar());
        }

        mlir::Value loadedCacheValue = CreateLoad(currentBuilder, loc, cache, IVs);
        auto scaledCacheValue = currentBuilder.create<v::BinOp>(loc, BinaryOpPredicate::MUL, scaleValue, loadedCacheValue);
        mlir::Value currentArrayValue = CreateLoad(currentBuilder, loc, array, IVs);
        auto accumulatedValue = currentBuilder.create<v::BinOp>(loc, BinaryOpPredicate::ADD, currentArrayValue, scaledCacheValue);
        CreateStore(currentBuilder, loc, accumulatedValue, array, IVs);
    }
    rewriter.eraseOp(cacheReduceOp);

    return success();
}

LogicalResult ActiveElementCacheReduceOpRewrite::matchAndRewrite(ActiveElementCacheReduceOp cacheReduceOp, PatternRewriter& rewriter) const
{
    // Reduce data from the source cache buffer to the destination buffer by iterating over the cache region shape
    // and mapping from cache region indices to the source cache buffer and destination buffer

    auto loc = cacheReduceOp.getLoc();

    ActiveElementCacheReduceOp::Adaptor adaptor{ cacheReduceOp };

    [[maybe_unused]] auto dst = cacheReduceOp.dst();
    assert(dst.getType().isa<MemRefType>());
    auto baseOutputMemRefType = dst.getType().cast<MemRefType>();
    auto baseOutputShape = baseOutputMemRefType.getShape();
    auto baseOutputElementType = GetInnerElementType(dst);

    auto elementBitWidth = baseOutputMemRefType.getElementTypeBitWidth();
    auto elementByteWidth = elementBitWidth / 8;

    auto cache = cacheReduceOp.srcCache();
    auto cacheMemRefType = cache.getType().cast<MemRefType>();
    auto cacheElementType = cacheMemRefType.getElementType(); // either something like vector< n x f32 > or f32
    auto cacheShape = cacheMemRefType.getShape();
    auto baseCacheElementType = GetInnerElementType(cache); // e.g. f32

    auto cacheRegionIndexRanges = util::ArrayAttrToVector<IndexRange, IndexRangeAttr>(
        cacheReduceOp.cacheRegionRelevantIndexRanges(),
        [](const IndexRangeAttr& indexRangeAttr) {
            return indexRangeAttr.getValue();
        });

    auto cacheRegionBaseIndices = util::ArrayAttrToVector<std::vector<Index>, mlir::ArrayAttr>(
        cacheReduceOp.cacheRegionBaseIndices(),
        util::ConvertArrayAttrToIndexVector);
    assert(cacheRegionIndexRanges.size() == cacheRegionBaseIndices.size());

    // If this op has no volume to operate over due to unswitched boundary conditions, just erase the op and return
    for (const auto& indexRange : cacheRegionIndexRanges)
    {
        if (indexRange.Size() == 0)
        {
            rewriter.eraseOp(cacheReduceOp);
            return success();
        }
    }

    auto scaleValue = CreateProductOfValues(rewriter, loc, baseOutputElementType, adaptor.scaleValues());

    auto [reduceNestOp, reduceScheduleOp, reduceExecPlanOp] = CreateActiveElementCacheLoopnest(rewriter, cacheReduceOp, elementByteWidth, "reduce", [&](OpBuilder& cacheReduceBuilder, const std::vector<mlir::Value>& orderedSymbolicIndexOpValues) {
        std::vector<mlir::Value> combinedRelevantIndices;
        combinedRelevantIndices.insert(
            combinedRelevantIndices.end(),
            adaptor.externalRelevantIndices().begin(),
            adaptor.externalRelevantIndices().end());
        combinedRelevantIndices.insert(combinedRelevantIndices.end(), orderedSymbolicIndexOpValues.begin(), orderedSymbolicIndexOpValues.end());

        auto loadedCacheValue = cacheReduceBuilder.create<AffineLoadOp>(loc, cache, cacheReduceOp.relevantIndicesToSrcCacheMap(), combinedRelevantIndices);
        auto scaledCacheValue = cacheReduceBuilder.create<v::BinOp>(loc, BinaryOpPredicate::MUL, scaleValue, loadedCacheValue);
        auto currentOutputValue = cacheReduceBuilder.create<AffineLoadOp>(loc, dst, cacheReduceOp.relevantIndicesToDstMap(), combinedRelevantIndices);
        auto accumulatedValue = cacheReduceBuilder.create<v::BinOp>(loc, BinaryOpPredicate::ADD, scaledCacheValue, currentOutputValue);
        cacheReduceBuilder.create<AffineStoreOp>(loc, accumulatedValue, dst, cacheReduceOp.relevantIndicesToDstMap(), combinedRelevantIndices);
    });

    // Bounds check cache reduce loads/stores so we don't introduce
    // a bug by adding a cache reduce
    auto reduceOrder = reduceScheduleOp.getOrder();
    for (const auto& loopIndex : reduceOrder)
    {
        reduceScheduleOp.addLoopAttribute(loopIndex, rewriter.getIdentifier(AccessBoundsCheckAttrName), rewriter.getUnitAttr());
    }

    rewriter.eraseOp(cacheReduceOp);

    return success();
}

mlir::Value FindParentAffineForOpIV(mlir::Operation* op, const Index& loopnestIndex)
{
    mlir::AffineForOp currentParentForOp = op->getParentOfType<mlir::AffineForOp>();
    while (currentParentForOp)
    {
        if (auto indexAttr = currentParentForOp->getAttrOfType<IndexAttr>("index"))
        {
            if (indexAttr.getValue() == loopnestIndex)
            {
                return currentParentForOp.getInductionVar();
            }
        }
        currentParentForOp = currentParentForOp->getParentOfType<mlir::AffineForOp>();
    }
    assert(false && "Given loopnest index does not correspond to a parent AffineForOp");
}

llvm::SmallVector<mlir::Value, 4> ResolveParentRelevantScheduleIndices(mlir::Operation* op, const mlir::ValueRange& baseRelevantScheduleIndices)
{
    llvm::SmallVector<mlir::Value, 4> resolvedRelevantScheduleIndices;

    for (auto scheduleIndexValue : baseRelevantScheduleIndices)
    {
        // All of these values should be block arguments or symbolic index ops
        // SymbolicIndexOps corresponding to loops outside of this CacheMappingOp should have already
        // been replaced with block arguments, however SymbolicIndexOps for loops contained within this
        // CacheMappingOp will not have been replaced yet
        if (scheduleIndexValue.isa<mlir::BlockArgument>())
        {
            resolvedRelevantScheduleIndices.push_back(scheduleIndexValue);
        }
        else
        {
            auto definingOp = scheduleIndexValue.getDefiningOp();
            auto symIndexOp = mlir::dyn_cast<SymbolicIndexOp>(definingOp);
            assert(symIndexOp != nullptr);
            resolvedRelevantScheduleIndices.push_back(FindParentAffineForOpIV(op, symIndexOp.index().getValue()));
        }
    }

    return resolvedRelevantScheduleIndices;
}

bool CacheMappingOpsConflict(BeginCacheMappingOp leftOp, BeginCacheMappingOp rightOp)
{
    // Returns true if the two cache mapping ops are for the same fromValue or baseCacheValue and should therefore
    // not overlap
    return leftOp.fromValue() == rightOp.fromValue() ||
           leftOp.baseCacheValue() == rightOp.baseCacheValue() ||
           leftOp.baseInput() == rightOp.baseInput() ||
           leftOp.toValue() == rightOp.toValue();
}

bool OpUsesMappingRelatedBuffers(BeginCacheMappingOp mappingOp, mlir::Operation* op)
{
    auto fromValue = mappingOp.fromValue();
    auto baseCacheValue = mappingOp.baseCacheValue();
    auto baseInput = mappingOp.baseInput();
    auto toValue = mappingOp.toValue();
    bool usesFromValue = std::find(op->operand_begin(), op->operand_end(), fromValue) != op->operand_end();
    bool usesBaseCacheValue = std::find(op->operand_begin(), op->operand_end(), baseCacheValue) != op->operand_end();
    bool usesBaseInput = std::find(op->operand_begin(), op->operand_end(), baseInput) != op->operand_end();
    bool usesToValue = std::find(op->operand_begin(), op->operand_end(), toValue) != op->operand_end();
    return usesFromValue || usesBaseCacheValue || usesBaseInput || usesToValue;
}

LogicalResult AdjustHierarchicalCacheRegionPositionRewrite::matchAndRewrite(BeginCacheRegionOp beginCacheRegionOp, PatternRewriter& rewriter) const
{
    // Examine the block that the BeginCacheRegionOp is in and rearrange BeginCacheRegionOps and their corresponding
    // EndCacheRegionOps such that the lowest cache hierarchy level regions begin first and end last, followed by the next lowest
    // hierarchy levels and so on.
    // This is to ensure that inner hierarchical cache regions are always fully contained within their outer hierarchical
    // cache's region.
    // While moving ops, don't move the regions past any AffineForOps as those subnests may have other cache regions inside of them
    // that we don't want to affect

    // TODO : we should explore using real MLIR blocks and regions for these cache regions so we don't have to worry about this issue as much.
    //        Currently we don't use regions due to how the MLIR MemRefRegion access computation behaves, as it only plays nicely
    //        with nested AffineForOps without any other ops nested in between.

    auto parentBlock = beginCacheRegionOp->getBlock();
    auto blockBegin = parentBlock->begin();
    auto blockEnd = parentBlock->end();
    auto endOp = mlir::dyn_cast<EndCacheRegionOp>(beginCacheRegionOp.getEndOp());

    // First, find the range of BeginCacheRegionOps that we should consider moving this op before or after
    // We need to find all of the BeginCacheRegionOps that both succeed and precede all of the same AffineForOps as this one
    mlir::Block::iterator targetIter(beginCacheRegionOp);
    mlir::Block::iterator startIter(blockBegin);
    mlir::Block::iterator endIter(beginCacheRegionOp);

    // Walk the block ops until we find beginCacheRegionOp. Any time we see an AffineForOp, adjust startIter to be after it
    for (auto opIter = blockBegin; opIter != targetIter; ++opIter)
    {
        if (mlir::isa<mlir::AffineForOp>(&(*opIter)))
        {
            startIter = opIter->getIterator();
            ++startIter;
        }
    }

    // Now walk the block ops from the beginCacheRegionOp onwards until we either reach the end of the block or find an AffineForOp and set the endIter to that position
    bool foundAffineForOp = false;
    for (auto opIter = mlir::Block::iterator(beginCacheRegionOp); opIter != blockEnd; ++opIter)
    {
        endIter = opIter;
        if (mlir::isa<mlir::AffineForOp>(&(*opIter)))
        {
            foundAffineForOp = true;
            break;
        }
    }
    if (!foundAffineForOp)
    {
        endIter = blockEnd;
    }

    // Now that we have the range of ops to consider positioning our beginCacheRegionOp against, we search that range for
    // all of the BeginCacheRegionOps with the same baseInput that have already been positioned and position our beginCacheRegionOp
    // accordingly.
    // Note: if a BeginCacheRegionOp is missing the "hierarchical_positioned" UnitAttr, then this pass hasn't been run on it yet and
    // it may get moved later, so we don't bother considering positioning against those. This also means that the very first BeginCacheRegionOp
    // in a range won't get moved
    for (auto opIter = startIter; opIter != endIter; ++opIter)
    {
        if (auto otherBeginOp = mlir::dyn_cast<BeginCacheRegionOp>(&(*opIter));
            otherBeginOp != nullptr && otherBeginOp != beginCacheRegionOp)
        {
            if (otherBeginOp->hasAttrOfType<mlir::UnitAttr>("hierarchical_positioned") && otherBeginOp.baseInput() == beginCacheRegionOp.baseInput())
            {
                auto otherEndOp = mlir::dyn_cast<EndCacheRegionOp>(otherBeginOp.getEndOp());
                assert(otherBeginOp.cacheHierarchyLevel() != beginCacheRegionOp.cacheHierarchyLevel() && "Two caches for the same input with the same cache hierarchy level are not supported in the same loop region");
                if (otherBeginOp.cacheHierarchyLevel() < beginCacheRegionOp.cacheHierarchyLevel())
                {
                    // The other region's hierarchy is lower, so it is for the outer cache and this beginCacheRegionOp should
                    // come after it, and the corresponding endOp should be before otherEndOp
                    beginCacheRegionOp->moveAfter(otherBeginOp);

                    // Only move the endOp if it is after the otherEndOp. In cases where there are multiple AffineForOps in the block
                    // we don't want to move the end op if we don't have to for safety purposes. The begin ops have already accounted for
                    // this
                    // E.g. if we had a graph like:
                    // begin_0
                    //   begin_1
                    //     affine.for ...
                    //   end_1
                    //   begin_1'
                    //     affine.for ...
                    //   end_1'
                    // end_0
                    // Then we wouldn't want to move end_1 to be before end_0 because that would affect another region
                    if (util::GetFirstOp(endOp, otherEndOp) == otherEndOp)
                    {
                        endOp->moveBefore(otherEndOp);
                    }
                }
                else
                {
                    // The other region's hierarchy is higher, so it is for an inner cache and this beginCacheRegionOp should
                    // come before it, and the corresponding endOp should be after otherEndOp
                    beginCacheRegionOp->moveBefore(otherBeginOp);

                    // Similar to the other case, only move the endOp if it is before the otherEndOp
                    if (util::GetFirstOp(endOp, otherEndOp) == endOp)
                    {
                        endOp->moveAfter(otherEndOp);
                    }
                }
            }
        }
    }
    beginCacheRegionOp->setAttr("hierarchical_positioned", rewriter.getUnitAttr());
    return success();
}

LogicalResult AdjustCacheMappingPositionRewrite::matchAndRewrite(BeginCacheMappingOp beginCacheMappingOp, PatternRewriter& rewriter) const
{
    // Examine the block that the BeginCacheMappingOp is in and move the BeginCacheMappingOp ahead of any ops that precede it except
    // for other BeginCacheMappingOps/EndCacheMappingOps that deal with the same fromValue or baseCacheValue or cache reduce / cache->array copies
    // as those are for a previous mapping.
    // Similarly, move the corresponding EndCacheMappingOp after any ops in the block except for other BeginCacheMappingOps for the same
    // fromValue or baseCacheValue or MultiCacheCopy or array->cache copies as those are for a later mapping.
    // Don't move the mappings past any AffineForOp subnests, as those could contain other caches for our base input that we don't want to mess with

    auto parentBlock = beginCacheMappingOp->getBlock();
    auto blockBegin = parentBlock->begin();
    // If the parent block has a terminator op, then set our blockEnd iterator to point at it, otherwise point at the
    // end iterator of the op list
    auto blockEnd = parentBlock->end();
    if (parentBlock->back().hasTrait<mlir::OpTrait::IsTerminator>())
    {
        blockEnd = mlir::Block::iterator(&(parentBlock->back()));
    }

    auto endOp = mlir::dyn_cast<EndCacheMappingOp>(beginCacheMappingOp.getEndOp());
    mlir::Block::iterator initBeginPos(beginCacheMappingOp);
    mlir::Block::iterator initEndPos(endOp);

    auto fromValue = beginCacheMappingOp.fromValue();
    auto baseCacheValue = beginCacheMappingOp.baseCacheValue();
    auto toValue = beginCacheMappingOp.toValue();

    // Walk the ops that precede this BeginCacheMappingOp in reverse order to find the new position for the BeginCacheMappingOp
    auto newBeginPos = initBeginPos;
    // Start at the first op before our mapping op
    if (initBeginPos != blockBegin)
    {
        // Only try to move up the beginning of the mapping if it is not already the first op in the block (otherwise --mlir::Block::iterator(initBeginPos) will cycle around to the end of the block)
        for (auto iter = --mlir::Block::iterator(initBeginPos); iter != --mlir::Block::iterator(blockBegin); --iter)
        {
            bool foundConflict = false;
            TypeSwitch<Operation*>(&(*iter))
                .Case([&](BeginCacheMappingOp predecessorBeginOp) {
                    // If this cache mapping region deals with our array, base placeholder cache, or cache
                    foundConflict |= CacheMappingOpsConflict(predecessorBeginOp, beginCacheMappingOp);
                })
                .Case([&](EndCacheMappingOp predecessorEndOp) {
                    // If this cache mapping region deals with our array, base placeholder cache, or cache
                    auto predecessorBeginOp = mlir::dyn_cast<BeginCacheMappingOp>(predecessorEndOp.getBeginOp());
                    foundConflict |= CacheMappingOpsConflict(predecessorBeginOp, beginCacheMappingOp);
                })
                .Case([&](ActiveBlockCacheCopyOp predecessorCopyOp) {
                    // If this copy deals with our array, base placeholder cache, or cache and it is a cache -> array copy, then don't step past it
                    if (!predecessorCopyOp.toCache())
                    {
                        foundConflict |= OpUsesMappingRelatedBuffers(beginCacheMappingOp, predecessorCopyOp);
                    }
                })
                .Case([&](ActiveElementCacheCopyOp predecessorCopyOp) {
                    // If this copy deals with our array, base placeholder cache, or cache then don't step past it
                    foundConflict |= OpUsesMappingRelatedBuffers(beginCacheMappingOp, predecessorCopyOp);
                })
                .Case([&](ActiveBlockCacheReduceOp predecessorReduceOp) {
                    // If this reduce deals with our array, base placeholder cache, or cache then don't step past it
                    foundConflict |= OpUsesMappingRelatedBuffers(beginCacheMappingOp, predecessorReduceOp);
                })
                .Case([&](ActiveElementCacheReduceOp predecessorReduceOp) {
                    // If this reduce deals with our array, base placeholder cache, or cache then don't step past it
                    foundConflict |= OpUsesMappingRelatedBuffers(beginCacheMappingOp, predecessorReduceOp);
                })
                .Case([&](AffineForOp forOp) {
                    foundConflict = true;
                });
            if (foundConflict)
            {
                break;
            }
            else
            {
                newBeginPos = iter;
            }
        }
    }

    // Now find the new position for the end op

    // Walk the ops after this EndCacheMappingOp in order to find the new position for the EndCacheMappingOp
    // Start at the first op after our end op
    auto newEndPos = std::find_if(++mlir::Block::iterator(initEndPos), blockEnd, [&](Operation& op) {
        bool foundConflict = false;
        TypeSwitch<Operation*>(&op)
            .Case([&](BeginCacheMappingOp successorBeginOp) {
                // If this cache mapping region deals with our array, base placeholder cache, or cache
                foundConflict |= CacheMappingOpsConflict(successorBeginOp, beginCacheMappingOp);
            })
            .Case([&](EndCacheMappingOp successorEndOp) {
                // If this cache mapping region deals with our array, base placeholder cache, or cache
                auto successorBeginOp = mlir::dyn_cast<BeginCacheMappingOp>(successorEndOp.getBeginOp());
                foundConflict |= CacheMappingOpsConflict(successorBeginOp, beginCacheMappingOp);
            })
            .Case([&](MultiCacheCopyOp successorCopyOp) {
                // If this copy deals with our array, base placeholder cache, or cache and it is an array -> cache array copy, then don't step past it
                foundConflict |= OpUsesMappingRelatedBuffers(beginCacheMappingOp, successorCopyOp);
            })
            .Case([&](ActiveBlockCacheCopyOp successorCopyOp) {
                // If this copy deals with our array, base placeholder cache, or cache and it is an array -> cache array copy, then don't step past it
                if (successorCopyOp.toCache())
                {
                    foundConflict |= OpUsesMappingRelatedBuffers(beginCacheMappingOp, successorCopyOp);
                }
            })
            .Case([&](ActiveElementCacheCopyOp successorCopyOp) {
                // If this copy deals with our array, base placeholder cache, or cache then don't step past it
                foundConflict |= OpUsesMappingRelatedBuffers(beginCacheMappingOp, successorCopyOp);
            })
            .Case([&](ActiveElementCacheReduceOp successorReduceOp) {
                // If this reduce deals with our array, base placeholder cache, or cache then don't step past it
                foundConflict |= OpUsesMappingRelatedBuffers(beginCacheMappingOp, successorReduceOp);
            })
            .Case([&](AffineForOp forOp) {
                foundConflict = true;
            });
        return foundConflict;
    });

    if (newEndPos != initEndPos)
    {
        // newEndPos points at the earliest successor op that we shouldn't move past
        endOp->moveBefore(parentBlock, newEndPos);
    }

    if (newBeginPos != initBeginPos)
    {
        // newBeginPos points at the earliest predecessor op that we should move past (note: this is different from the newEndPos case)
        beginCacheMappingOp->moveBefore(parentBlock, newBeginPos);
    }
    return success();
}

LogicalResult BeginCacheMappingOpRewrite::matchAndRewrite(BeginCacheMappingOp beginCacheMappingOp, PatternRewriter& rewriter) const
{
    // BeginCacheMappingOp examines the subgraph contained between it and its corresponding EndCacheMappingOp,
    // replacing instances of cacheMappingOp.input() with cacheMappingOp.cache()

    // Ensure the cache mapping ops are resolved in outermost-to-innermost order to handle hierarchical caches appropriately
    // To do this, if there is another BeginCacheMappingOp in any ancestor block or in the parent block preceding this op,
    // then return failure so that the other ones get handled first

    if (!util::IsOutermostOpOfType(beginCacheMappingOp))
    {
        return failure();
    }

    EndCacheMappingOp endOp = mlir::dyn_cast<EndCacheMappingOp>(beginCacheMappingOp.getEndOp());

    auto loc = beginCacheMappingOp.getLoc();

    auto parentBlock = beginCacheMappingOp->getBlock();
    auto parentRegion = parentBlock->getParent();
    auto parentOp = parentRegion->getParentOp();
    bool isActiveBlockCache = beginCacheMappingOp.activeBlockCache();

    if (IsCacheRegionEmpty(beginCacheMappingOp))
    {
        rewriter.eraseOp(endOp);
        rewriter.eraseOp(beginCacheMappingOp);
        return success();
    }

    Value fromValue = beginCacheMappingOp.fromValue();
    Value baseCacheValue = beginCacheMappingOp.baseCacheValue();
    Value toValue = beginCacheMappingOp.toValue();
    CacheAccessContext toValueAccessContext = beginCacheMappingOp.getToValueAccessContext();

    auto cacheMap = isActiveBlockCache ? toValueAccessContext.accessMaps.inputIndicesToActiveBlockCache : toValueAccessContext.accessMaps.relevantIndicesToActiveElementCache;

    // Map any ops that are referencing the original non-multicache cache value
    parentBlock->walk(++mlir::Block::iterator(beginCacheMappingOp), mlir::Block::iterator(endOp), [&](Operation* op) {
        op->replaceUsesOfWith(baseCacheValue, toValue);
    });

    // Only replace each op once so we don't loop infinitely if we're remapping a cache value to itself
    // with different access maps
    std::set<Operation*> fromValueReplacementOps;

    parentBlock->walk(++mlir::Block::iterator(beginCacheMappingOp), mlir::Block::iterator(endOp), [&](Operation* op) {
        for (auto& operand : op->getOpOperands())
        {
            if (operand.get() == fromValue)
            {
                fromValueReplacementOps.insert(op);
            }
        }
    });

    while (!fromValueReplacementOps.empty())
    {
        auto replacementOpsIter = fromValueReplacementOps.begin();
        Operation* op = *replacementOpsIter;
        TypeSwitch<Operation*>(op)
            .Case([&](mlir::AffineLoadOp loadOp) {
                mlir::AffineLoadOp::Adaptor loadAdaptor{ loadOp };
                rewriter.setInsertionPoint(loadOp);
                if (isActiveBlockCache)
                {
                    auto baseArrayPosition = GetBaseArrayPosition(rewriter, loc, loadOp);
                    mlir::AffineLoadOp newLoadOp = CreateLoad(rewriter, loc, toValue, baseArrayPosition);
                    loadOp.replaceAllUsesWith(newLoadOp.getResult());
                    rewriter.eraseOp(loadOp);
                }
                else
                {
                    llvm::SmallVector<mlir::Value, 4> accessIndices = ResolveParentRelevantScheduleIndices(loadOp, toValueAccessContext.fullRelevantScheduleIndices);
                    rewriter.replaceOpWithNewOp<AffineLoadOp>(loadOp, toValueAccessContext.value, cacheMap, accessIndices);
                }
            })
            .Case([&](mlir::AffineStoreOp storeOp) {
                mlir::AffineStoreOp::Adaptor storeAdaptor{ storeOp };
                rewriter.setInsertionPoint(storeOp);
                if (isActiveBlockCache)
                {
                    auto baseArrayPosition = GetBaseArrayPosition(rewriter, loc, storeOp);
                    CreateStore(rewriter, loc, storeAdaptor.value(), toValue, baseArrayPosition);
                    rewriter.eraseOp(storeOp);
                }
                else
                {
                    llvm::SmallVector<mlir::Value, 4> accessIndices = ResolveParentRelevantScheduleIndices(storeOp, toValueAccessContext.fullRelevantScheduleIndices);
                    rewriter.replaceOpWithNewOp<AffineStoreOp>(storeOp, storeAdaptor.value(), toValueAccessContext.value, cacheMap, accessIndices);
                }
            })
            .Case([&](mlir::memref::LoadOp loadOp) {
                rewriter.setInsertionPoint(loadOp);
                mlir::memref::LoadOp::Adaptor loadAdaptor{ loadOp };
                if (isActiveBlockCache)
                {
                    std::vector<mlir::Value> baseArrayPosition(loadAdaptor.indices().begin(), loadAdaptor.indices().end());
                    mlir::AffineLoadOp newLoadOp = CreateLoad(rewriter, loc, toValue, baseArrayPosition);
                    loadOp.replaceAllUsesWith(newLoadOp.getResult());
                    rewriter.eraseOp(loadOp);
                }
                else
                {
                    llvm::SmallVector<mlir::Value, 4> accessIndices = ResolveParentRelevantScheduleIndices(loadOp, toValueAccessContext.fullRelevantScheduleIndices);
                    rewriter.replaceOpWithNewOp<AffineLoadOp>(loadOp, toValueAccessContext.value, cacheMap, accessIndices);
                }
            })
            .Case([&](memref::StoreOp storeOp) {
                rewriter.setInsertionPoint(storeOp);
                mlir::memref::StoreOp::Adaptor storeAdaptor{ storeOp };
                if (isActiveBlockCache)
                {
                    std::vector<mlir::Value> baseArrayPosition(storeAdaptor.indices().begin(), storeAdaptor.indices().end());
                    CreateStore(rewriter, loc, storeAdaptor.value(), toValue, baseArrayPosition);
                    rewriter.eraseOp(storeOp);
                }
                else
                {
                    llvm::SmallVector<mlir::Value, 4> accessIndices = ResolveParentRelevantScheduleIndices(storeOp, toValueAccessContext.fullRelevantScheduleIndices);
                    rewriter.replaceOpWithNewOp<AffineStoreOp>(storeOp, storeAdaptor.value(), toValueAccessContext.value, cacheMap, accessIndices);
                }
            })
            .Case([&](v::LoadOp loadOp) {
                rewriter.setInsertionPoint(loadOp);
                v::LoadOp::Adaptor loadAdaptor{ loadOp };
                if (isActiveBlockCache)
                {
                    std::vector<mlir::Value> baseArrayPosition(loadAdaptor.indices().begin(), loadAdaptor.indices().end());
                    mlir::AffineLoadOp newLoadOp = CreateLoad(rewriter, loc, toValue, baseArrayPosition);
                    loadOp.replaceAllUsesWith(newLoadOp.getResult());
                    rewriter.eraseOp(loadOp);
                }
                else
                {
                    llvm::SmallVector<mlir::Value, 4> accessIndices = ResolveParentRelevantScheduleIndices(loadOp, toValueAccessContext.fullRelevantScheduleIndices);
                    rewriter.replaceOpWithNewOp<AffineLoadOp>(loadOp, toValueAccessContext.value, cacheMap, accessIndices);
                }
            })
            .Case([&](v::StoreOp storeOp) {
                rewriter.setInsertionPoint(storeOp);
                v::StoreOp::Adaptor storeAdaptor{ storeOp };
                if (isActiveBlockCache)
                {
                    std::vector<mlir::Value> baseArrayPosition(storeAdaptor.indices().begin(), storeAdaptor.indices().end());
                    CreateStore(rewriter, loc, storeAdaptor.value(), toValue, baseArrayPosition);
                    rewriter.eraseOp(storeOp);
                }
                else
                {
                    llvm::SmallVector<mlir::Value, 4> accessIndices = ResolveParentRelevantScheduleIndices(storeOp, toValueAccessContext.fullRelevantScheduleIndices);
                    rewriter.replaceOpWithNewOp<AffineStoreOp>(storeOp, storeAdaptor.value(), toValueAccessContext.value, cacheMap, accessIndices);
                }
            })
            .Case([&](ActiveElementCacheCopyOp cacheCopyOp) {
                rewriter.setInsertionPoint(cacheCopyOp);
                ActiveElementCacheCopyOp::Adaptor copyAdaptor{ cacheCopyOp };
                auto cacheRegionIndexRanges = util::ArrayAttrToVector<IndexRange, IndexRangeAttr>(copyAdaptor.cacheRegionRelevantIndexRanges(),
                                                                                                  [](const IndexRangeAttr& indexRangeAttr) {
                                                                                                      return indexRangeAttr.getValue();
                                                                                                  });

                auto cacheRegionBaseIndices = util::ArrayAttrToVector<std::vector<Index>, mlir::ArrayAttr>(
                    copyAdaptor.cacheRegionBaseIndices(),
                    util::ConvertArrayAttrToIndexVector);
                if (cacheCopyOp.src() == fromValue)
                {
                    rewriter.replaceOpWithNewOp<ActiveElementCacheCopyOp>(cacheCopyOp,
                                                                          toValue,
                                                                          cacheCopyOp.dst(),
                                                                          copyAdaptor.externalRelevantIndices(), // the cache region is still the same so the external relevant indices are still the same
                                                                          cacheRegionIndexRanges, // cache region is still the same
                                                                          cacheRegionBaseIndices,
                                                                          cacheMap, // source mapping needs to be updated to match the updated source value
                                                                          cacheCopyOp.relevantIndicesToDstMap());
                }
                else if (cacheCopyOp.dst() == fromValue)
                {
                    rewriter.replaceOpWithNewOp<ActiveElementCacheCopyOp>(cacheCopyOp,
                                                                          cacheCopyOp.src(),
                                                                          toValue,
                                                                          copyAdaptor.externalRelevantIndices(), // the cache region is still the same so the external relevant indices are still the same
                                                                          cacheRegionIndexRanges, // cache region is still the same
                                                                          cacheRegionBaseIndices,
                                                                          cacheCopyOp.relevantIndicesToSrcMap(),
                                                                          cacheMap); // source mapping needs to be updated to match the updated source value
                }
                else
                {
                    assert(false && "Cache mapping target found in ActiveElementCacheCopyOp but not as the source or destination");
                }
            })
            .Case([&](ActiveElementCacheReduceOp cacheReduceOp) {
                rewriter.setInsertionPoint(cacheReduceOp);
                ActiveElementCacheReduceOp::Adaptor reduceAdaptor{ cacheReduceOp };
                auto cacheRegionIndexRanges = util::ArrayAttrToVector<IndexRange, IndexRangeAttr>(
                    reduceAdaptor.cacheRegionRelevantIndexRanges(),
                    [](const IndexRangeAttr& indexRangeAttr) {
                        return indexRangeAttr.getValue();
                    });

                auto cacheRegionBaseIndices = util::ArrayAttrToVector<std::vector<Index>, mlir::ArrayAttr>(
                    reduceAdaptor.cacheRegionBaseIndices(),
                    util::ConvertArrayAttrToIndexVector);

                if (cacheReduceOp.srcCache() == fromValue)
                {
                    rewriter.replaceOpWithNewOp<ActiveElementCacheReduceOp>(cacheReduceOp,
                                                                            toValue,
                                                                            cacheReduceOp.dst(),
                                                                            cacheReduceOp.externalRelevantIndices(),
                                                                            cacheRegionIndexRanges,
                                                                            cacheRegionBaseIndices,
                                                                            cacheMap,
                                                                            cacheReduceOp.relevantIndicesToDstMap(),
                                                                            reduceAdaptor.scaleValues());
                }
                else if (cacheReduceOp.dst() == fromValue)
                {
                    rewriter.replaceOpWithNewOp<ActiveElementCacheReduceOp>(cacheReduceOp,
                                                                            cacheReduceOp.srcCache(),
                                                                            toValue,
                                                                            cacheReduceOp.externalRelevantIndices(),
                                                                            cacheRegionIndexRanges,
                                                                            cacheRegionBaseIndices,
                                                                            cacheReduceOp.relevantIndicesToSrcCacheMap(),
                                                                            cacheMap,
                                                                            reduceAdaptor.scaleValues());
                }
                else
                {
                    assert(false && "Cache mapping target found in ActiveElementCacheReduceOp but not as the source or destination");
                }
            })
            .Case([&](BeginCacheMappingOp innerCacheMappingOp) {
                rewriter.setInsertionPoint(innerCacheMappingOp);
                if (innerCacheMappingOp.fromValue() == fromValue)
                {
                    rewriter.replaceOpWithNewOp<BeginCacheMappingOp>(innerCacheMappingOp,
                                                                     toValue,
                                                                     innerCacheMappingOp.baseCacheValue(),
                                                                     innerCacheMappingOp.baseInput(),
                                                                     innerCacheMappingOp.getToValueAccessContext(),
                                                                     innerCacheMappingOp.idAttr().getInt(),
                                                                     innerCacheMappingOp.activeBlockCache());
                }
                else if (innerCacheMappingOp.toValue() == fromValue)
                {
                    rewriter.replaceOpWithNewOp<BeginCacheMappingOp>(innerCacheMappingOp,
                                                                     innerCacheMappingOp.fromValue(),
                                                                     innerCacheMappingOp.baseCacheValue(),
                                                                     innerCacheMappingOp.baseInput(),
                                                                     toValueAccessContext,
                                                                     innerCacheMappingOp.idAttr().getInt(),
                                                                     innerCacheMappingOp.activeBlockCache());
                }
            })
            .Case([&](MultiCacheCopyOp cacheCopyOp) {
                // Nothing to do here, replacing the base cache with the mapping toValue cache is all that is needed
            })
            .Case([&](ActiveBlockCacheCopyOp cacheCopyOp) {
                // Nothing to do here, replacing the base cache with the mapping toValue cache is all that is needed
            })
            .Case([&](ActiveBlockCacheReduceOp cacheReduceOp) {
                // Nothing to do here, replacing the base cache with the mapping toValue cache is all that is needed
            })
            .Case([&](CacheZeroOp cacheZeroOp) {
                // Nothing to do here, replacing the base cache with the mapping toValue cache is all that is needed
            })
            .Default([&](Operation* defaultOp) {
                assert(false && "Usage of mapped op found that doesn't have an op conversion registered!");
                return rewriter.notifyMatchFailure(defaultOp, "Usage of mapped op found that doesn't have an op conversion registered!");
            });

        fromValueReplacementOps.erase(replacementOpsIter);
    }

    rewriter.eraseOp(endOp);
    rewriter.eraseOp(beginCacheMappingOp);
    return success();
}

bool IsValueUsedToAccessArray(mlir::Value array, mlir::Value value)
{
    for (auto& use : value.getUses())
    {
        auto op = use.getOwner();
        if (std::any_of(op->operand_begin(), op->operand_end(), [&](mlir::Value operand) {
                return operand == array;
            }))
        {
            return true;
        }
    }
    return false;
}

mlir::AffineForOp ComputeHoistingDestinationLoop(mlir::Value arrayToBeCached, mlir::AffineForOp parentLoop)
{
    mlir::AffineForOp result;
    while (parentLoop != nullptr)
    {
        auto loopIV = parentLoop.getInductionVar();
        if (IsValueUsedToAccessArray(arrayToBeCached, loopIV))
        {
            break;
        }
        else
        {
            result = parentLoop;
            auto parentOp = parentLoop->getParentOp();
            if (auto affineForOp = mlir::dyn_cast<mlir::AffineForOp>(parentOp))
            {
                parentLoop = affineForOp;
            }
            else
            {
                break;
            }
        }
    }
    return result;
}

std::pair<mlir::Block*, std::vector<mlir::AffineForOp>> GetCacheTriggerLevelBlockAndActiveLevelLoops(BeginCacheRegionOp beginCacheRegionOp)
{
    auto parentBlock = beginCacheRegionOp->getBlock();
    auto endOp = mlir::dyn_cast<EndCacheRegionOp>(beginCacheRegionOp.getEndOp());
    auto cacheLevelIndex = beginCacheRegionOp.cacheIndex().getValue();
    auto triggerLevelIndex = beginCacheRegionOp.triggerIndex().getValue();

    mlir::Block* triggerLevelBlock = nullptr; // Keep track of the trigger level blocks since all trigger level loops need to be in the same block
    std::vector<mlir::AffineForOp> triggerLevelLoops;
    std::vector<mlir::AffineForOp> cacheLevelLoops;
    parentBlock->walk(mlir::Block::iterator(beginCacheRegionOp), mlir::Block::iterator(endOp), [&](mlir::AffineForOp loop) {
        if (auto indexAttr = loop->getAttrOfType<IndexAttr>("index"))
        {
            if (indexAttr.getValue() == cacheLevelIndex)
            {
                cacheLevelLoops.push_back(loop);
            }
            if (indexAttr.getValue() == triggerLevelIndex)
            {
                triggerLevelLoops.push_back(loop);
                auto currentBlock = loop->getBlock();
                if (triggerLevelBlock == nullptr)
                {
                    triggerLevelBlock = currentBlock;
                }
                else
                {
                    assert(triggerLevelBlock == currentBlock && "All trigger level loops must be in the same block");
                }
            }
        }
    });

    return std::make_pair(triggerLevelBlock, cacheLevelLoops);
}

LogicalResult HoistCacheRegionOpsRewrite::matchAndRewrite(BeginCacheRegionOp beginCacheRegionOp, PatternRewriter& rewriter) const
{
    // Hoist cache regions out past loops that don't affect the cache region

    // Hoist the outermost cache region ops before the innermost ones to preserve
    // the relative cache region order

    if (beginCacheRegionOp->hasAttrOfType<mlir::UnitAttr>("hoisted"))
    {
        return success();
    }
    if (!util::IsOutermostOpOfType(beginCacheRegionOp, "hoisted"))
    {
        return failure();
    }

    auto loc = beginCacheRegionOp.getLoc();

    auto sourceBlock = beginCacheRegionOp.getOperation()->getBlock();

    EndCacheRegionOp endOp = mlir::dyn_cast<EndCacheRegionOp>(beginCacheRegionOp.getEndOp());

    mlir::Block* destBlock = beginCacheRegionOp.getOperation()->getBlock();
    mlir::Block::iterator beginIter(beginCacheRegionOp);
    mlir::Block::iterator endIter(endOp);
    auto parentOp = beginCacheRegionOp->getParentOp();
    auto baseArray = beginCacheRegionOp.baseInput();

    // Compute the trigger level hoisting destination
    mlir::AffineForOp newTriggerLoopLevel;
    if (auto parentLoop = mlir::dyn_cast<mlir::AffineForOp>(parentOp))
    {
        newTriggerLoopLevel = ComputeHoistingDestinationLoop(baseArray, parentLoop);
    }

    BeginCacheRegionOp hoistedBeginCacheRegionOp = beginCacheRegionOp;
    if (newTriggerLoopLevel)
    {
        mlir::BlockAndValueMapping mapping;
        rewriter.setInsertionPoint(newTriggerLoopLevel);
        auto clonedBeginOp = rewriter.clone(*beginCacheRegionOp.getOperation(), mapping);
        hoistedBeginCacheRegionOp = mlir::dyn_cast<BeginCacheRegionOp>(clonedBeginOp);
        auto triggerLoopIndexAttr = newTriggerLoopLevel->getAttrOfType<IndexAttr>("index");
        hoistedBeginCacheRegionOp.triggerIndexAttr(triggerLoopIndexAttr);

        rewriter.setInsertionPointAfter(newTriggerLoopLevel);
        auto clonedEndOp = rewriter.clone(*endOp.getOperation(), mapping);

        rewriter.eraseOp(endOp);
        rewriter.eraseOp(beginCacheRegionOp);
    }
    hoistedBeginCacheRegionOp->setAttr("hoisted", rewriter.getUnitAttr());

    // Compute the active level hoisting destination
    auto [cacheTriggerLevelBlock, cacheActiveLevelLoops] = GetCacheTriggerLevelBlockAndActiveLevelLoops(hoistedBeginCacheRegionOp);

    std::vector<Index> newActiveLevelIndices;
    for (auto& cacheActiveLevelLoop : cacheActiveLevelLoops)
    {
        if (auto parentLoop = mlir::dyn_cast<mlir::AffineForOp>(cacheActiveLevelLoop->getParentOp()))
        {
            mlir::AffineForOp newActiveLevelLoop = ComputeHoistingDestinationLoop(baseArray, parentLoop);
            if (newActiveLevelLoop)
            {
                assert(newActiveLevelLoop->hasAttrOfType<IndexAttr>("index"));
                auto indexAttr = newActiveLevelLoop->getAttrOfType<IndexAttr>("index");
                newActiveLevelIndices.push_back(indexAttr.getValue());
            }
        }
    }
    // We should have either determined that there is no new active level loop, in which case newActiveLevelIndices should
    // be empty, or we should have determined that all of the active level loops should move to the same new index
    assert(newActiveLevelIndices.empty() || newActiveLevelIndices.size() == cacheActiveLevelLoops.size());
    if (!newActiveLevelIndices.empty())
    {
        auto newActiveLevelIndex = newActiveLevelIndices.front();
        assert(std::all_of(newActiveLevelIndices.begin(), newActiveLevelIndices.end(), [&](Index index) {
            return index == newActiveLevelIndex;
        }));
        hoistedBeginCacheRegionOp.cacheIndexAttr(IndexAttr::get(newActiveLevelIndex, rewriter.getContext()));
    }

    return success();
}

mlir::AffineForOp GetOutermostAffineForOp(BeginCacheRegion beginCacheRegionOp)
{
    auto endOp = beginCacheRegionOp.getEndOp();

    mlir::Block::iterator endIter(endOp);
    for (auto iter = mlir::Block::iterator(beginCacheRegionOp); iter != endIter; iter++)
    {
        if (auto forOp = mlir::dyn_cast<mlir::AffineForOp>(*iter))
        {
            return forOp;
        }
    }
    return nullptr;
}

LogicalResult MergeCacheRegionOpsRewrite::matchAndRewrite(BeginCacheRegionOp beginCacheRegionOp, PatternRewriter& rewriter) const
{
    // Merge cache regions that are in the same block and have identical operands

    auto loc = beginCacheRegionOp.getLoc();

    auto block = beginCacheRegionOp.getOperation()->getBlock();

    EndCacheRegionOp endOp = mlir::dyn_cast<EndCacheRegionOp>(beginCacheRegionOp.getEndOp());

    // Examine ops in the block, and for each BeginCacheRegionOp that has the same operands as this one,
    // merge the cache regions if the outermost loops they wrap don't affect the buffer region being examined.
    // This means that boundary condition loops that produce differently shaped caches stay as separate regions,
    // while boundary condition loops on unrelated indices that don't affect the shape of the cache get merged
    // into a single region

    mlir::Operation* firstBeginOp = nullptr;
    mlir::Operation* lastEndOp = nullptr;
    std::vector<mlir::Operation*> beginOpsForRemoval;
    std::vector<mlir::Operation*> endOpsForRemoval;

    auto baseArray = beginCacheRegionOp.baseInput();
    // If the outermost loop in this cache region is used to index into the base array then the cache regions cannot be merged
    // as they will have different access patterns

    auto baseRegionOutermostAffineForOp = GetOutermostAffineForOp(beginCacheRegionOp);

    for (auto& op : block->getOperations())
    {
        if (auto otherBeginCacheRegionOp = mlir::dyn_cast<BeginCacheRegionOp>(&op))
        {
            if (util::OperationsAreEqual(beginCacheRegionOp, otherBeginCacheRegionOp))
            {
                assert(baseArray == otherBeginCacheRegionOp.baseInput());
                // Check whether the outermost loop IV is used to access the array
                auto otherOutermostAffineForOp = GetOutermostAffineForOp(otherBeginCacheRegionOp);
                if (baseRegionOutermostAffineForOp != otherOutermostAffineForOp)
                {
                    continue;
                }

                auto otherEndOp = otherBeginCacheRegionOp.getEndOp();
                if (firstBeginOp == nullptr)
                {
                    firstBeginOp = otherBeginCacheRegionOp;
                }
                if (&op != beginCacheRegionOp)
                {
                    // If this isn't the begin op we're examining in this pass, but matches it,
                    // then queue up this begin op and its associated end op for removal
                    beginOpsForRemoval.push_back(otherBeginCacheRegionOp);
                    endOpsForRemoval.push_back(otherEndOp);
                }
                lastEndOp = otherEndOp;
            }
        }
    }
    if (beginCacheRegionOp != firstBeginOp)
    {
        beginCacheRegionOp->moveBefore(firstBeginOp);
    }
    if (endOp != lastEndOp)
    {
        endOp->moveAfter(lastEndOp);
    }
    for (auto op : endOpsForRemoval)
    {
        rewriter.eraseOp(op);
    }
    for (auto op : beginOpsForRemoval)
    {
        rewriter.eraseOp(op);
    }

    if (IsCacheRegionEmpty(beginCacheRegionOp) || GetOutermostAffineForOp(beginCacheRegionOp) == nullptr)
    {
        rewriter.eraseOp(endOp);
        rewriter.eraseOp(beginCacheRegionOp);
        return success();
    }

    return success();
}

LogicalResult BeginCacheRegionOpRewrite::matchAndRewrite(BeginCacheRegionOp beginCacheRegionOp, PatternRewriter& rewriter) const
{
    // CacheRegionOp examines the uses of the input value within its region and determines which cache data movements ops are necessary to support that usage
    // Then lowers to those data movement ops, a CacheMappingOp, and some dim size ops

    // The possible prologue cache movements ops are CacheZeroOp and CacheCopyOp
    // The possible epilogue cache movements ops are CacheCopyOp, CacheReduceOp, or not op whatsoever

    // Initially all of the op combinations are:
    // { CacheZeroOp, CacheCopyOp } x { CacheCopyOp, CacheReduceOp, None }
    // Expands to:
    // ( CacheZeroOp, CacheCopyOp )     - Valid scenario
    // ( CacheZeroOp, CacheReduceOp )   - Valid scenario
    // ( CacheZeroOp, None )            - Invalid scenario (any input values are ignored and any data that is written is never stored)
    // ( CacheCopyOp, CacheCopyOp )     - Valid scenario
    // ( CacheCopyOp, CacheReduceOp )   - Invalid scenario (will the accumulation in the CacheReduceOp will lead to duplicated adding of input/accumulated values a number of times)
    // ( CacheCopyOp, None )            - Valid scenario

    // How to determine which valid op combination to use:
    // ( CacheZeroOp, CacheCopyOp )     - If the input value is never read from, but only written to, then use a CacheZeroOp prologue and a CacheCopyOp epilogue
    // ( CacheZeroOp, CacheReduceOp )   - If the input value is read from, but only for the purpose of an accumulation, then use a CacheZeroOp prologue and a CacheReduceOp epilogue
    // ( CacheCopyOp, None )            - If the input value is read from, but never written to, then use a CacheCopyOp prologue and no epilogue op
    // ( CacheCopyOp, CacheCopyOp )     - If we aren't in any of the other scenarios, then default to a CacheCopyOp prologue and a CacheCopyOp epilogue

    EndCacheRegionOp endOp = mlir::dyn_cast<EndCacheRegionOp>(beginCacheRegionOp.getEndOp());

    auto loc = beginCacheRegionOp.getLoc();

    auto parentBlock = beginCacheRegionOp.getOperation()->getBlock();

    // If the region is empty, just erase this op and move on
    if (IsCacheRegionEmpty(beginCacheRegionOp) || GetOutermostAffineForOp(beginCacheRegionOp) == nullptr)
    {
        rewriter.eraseOp(endOp);
        rewriter.eraseOp(beginCacheRegionOp);
        return success();
    }

    // Lower BeginCacheRegionOps outermost-to-innermost to ensure nested mappings are created in the same
    // nested order as the cache region ops

    if (!util::IsOutermostOpOfType(beginCacheRegionOp))
    {
        return failure();
    }

    mlir::Value baseInput = beginCacheRegionOp.baseInput();

    auto cacheAccessContext = beginCacheRegionOp.getCacheAccessContext();

    // Determine the level of the loopnest that defines the cache active block.
    // If the caching trigger index is equal to the caching index, then that level is
    // the same as where this BeginCacheRegionOp is located, however if the trigger
    // and cache indices are different, then the cache active block will be defined
    // at a deeper level in the loopnest

    // The BeginCacheRegionOp should precede the loop op that is the trigger level loop
    // and in non-multiCache scenarios this is also the cache level
    // In multiCache scenarios, we need to walk deeper into the loopnest to find the cache level loop

    auto [triggerLevelBlock, cacheLevelLoops] = GetCacheTriggerLevelBlockAndActiveLevelLoops(beginCacheRegionOp);
    assert(!cacheLevelLoops.empty() && "Couldn't find cache level loop(s)");
    assert(triggerLevelBlock != nullptr && "Couldn't find trigger level block");

    mlir::Operation* triggerLevelParentOp = triggerLevelBlock->getParentOp();

    // Some cache active blocks can share the same multicache buffer, whereas cache active blocks
    // that have different shapes due to boundary conditions or fusion need separate multicache buffers
    // (as long as they are read-only or accumulate-only cache buffers)

    // Each MultiCacheInfo represents a single multiCache buffer with possibly many cache active block
    // subgraphs that it supports
    std::vector<MultiCacheInfo> multiCacheInfos;
    for (auto& cacheLevelLoop : cacheLevelLoops)
    {
        MultiCacheInfo currentMultiCacheInfo(loc);
        currentMultiCacheInfo.originalCacheOp = mlir::dyn_cast<MakeCacheOp>(beginCacheRegionOp.cache().getDefiningOp());
        currentMultiCacheInfo.activeBlockRegionInfos.emplace(cacheLevelLoop, MultiCacheInfo::ActiveBlockRegionInfo{});
        auto& currentActiveBlockRegionInfo = currentMultiCacheInfo.activeBlockRegionInfos[cacheLevelLoop];
        currentActiveBlockRegionInfo.cacheAccessContext = cacheAccessContext;

        mlir::Block::iterator cacheLevelStartOp(cacheLevelLoop);
        mlir::Block::iterator cacheLevelEndOp(cacheLevelLoop);
        cacheLevelEndOp++;

        auto arrayAccessInfo = ComputeAccessInfoForArrayAtLevel(rewriter, baseInput, cacheLevelStartOp, cacheLevelEndOp, beginCacheRegionOp.activeBlockCache());
        if (!arrayAccessInfo.cacheUsedInRegion)
        {
            // The cache isn't used inside this cacheLevelLoop, so don't bother computing anything else
            continue;
        }
        currentMultiCacheInfo.arrayAccessInfo = arrayAccessInfo;

        if (beginCacheRegionOp.activeBlockCache())
        {
            // Convert the active block region into a series of ranges that can be used to construct cache copy and reduce nests
            // Since Accera deals in statically sizd loopnests, the MemRefRegion::getConstantBoundingSizeAndShape utility will
            // give a constant bounding size and shape

            currentMultiCacheInfo.activeBlockInfo = ConvertMemRefRegionToActiveBlockInfo(rewriter, arrayAccessInfo.activeBlock);
            currentMultiCacheInfo.multiCacheExternalSymbols = currentMultiCacheInfo.activeBlockInfo.externalSymbols;

            // Find the AffineForOps that are external to the active block but inside of the multiCache level (i.e. between this BeginCacheRegionOp and its end op)
            std::vector<mlir::AffineForOp> multiCacheLoops;

            // walk from the cacheLevelLoop upwards so that if there are unswitched boundary cases or fusion subnests that create
            // multiple different cacheLevelLoop's and thus active blocks we get the specific one we're currently examining
            mlir::Operation* currentOp = cacheLevelLoop->getParentOp();
            while (currentOp != triggerLevelParentOp)
            {
                if (auto currentLoop = mlir::dyn_cast<mlir::AffineForOp>(currentOp))
                {
                    auto iv = currentLoop.getInductionVar();
                    if (std::find(currentMultiCacheInfo.activeBlockInfo.externalSymbols.begin(), currentMultiCacheInfo.activeBlockInfo.externalSymbols.end(), iv) != currentMultiCacheInfo.activeBlockInfo.externalSymbols.end())
                    {
                        multiCacheLoops.push_back(currentLoop);

                        // This symbol isn't external to the multiCache layer
                        auto multiCacheExternalSymbolsPos = std::find(currentMultiCacheInfo.multiCacheExternalSymbols.begin(), currentMultiCacheInfo.multiCacheExternalSymbols.end(), iv);
                        assert(multiCacheExternalSymbolsPos != currentMultiCacheInfo.multiCacheExternalSymbols.end());
                        currentMultiCacheInfo.multiCacheExternalSymbols.erase(multiCacheExternalSymbolsPos);
                    }
                }
                else
                {
                    assert(false && "Must be in nested mlir::AffineForOps");
                }
                currentOp = currentOp->getParentOp();
            }

            // Since we walked from the inner loops to the outer loops, our multiCacheLoops need to be reversed to get the shape starting from the outer loops going inwards
            std::reverse(multiCacheLoops.begin(), multiCacheLoops.end());
            currentMultiCacheInfo.multiCacheLoops = multiCacheLoops;

            // Collect the loop shapes that the MultiCacheCopyOp needs to create
            // Since Accera loopnests operate with fixed-size loops, we will assume that the multiCache loops
            // all have constant lower and upper bounds

            // also compute the multiCache buffer shape based on the iteration counts of the multiCache slicing loops
            std::vector<uint64_t> multiCacheIterationCounts;
            for (auto& multiCacheLoop : multiCacheLoops)
            {
                assert(multiCacheLoop.hasConstantBounds() && "AffineForOps for caching must have constant bounds");
                auto lowerBound = multiCacheLoop.getConstantLowerBound();
                auto upperBound = multiCacheLoop.getConstantUpperBound();
                auto step = multiCacheLoop.getStep();

                currentMultiCacheInfo.multiCacheLBMaps.push_back(mlir::AffineMap::get(0, 0, rewriter.getAffineConstantExpr(lowerBound)));
                currentMultiCacheInfo.multiCacheUBMaps.push_back(mlir::AffineMap::get(0, 0, rewriter.getAffineConstantExpr(upperBound)));
                currentMultiCacheInfo.multiCacheStepSizes.push_back(step);
                assert(multiCacheLoop->hasAttrOfType<IndexAttr>("index"));
                currentMultiCacheInfo.multiCacheLoopIndexIds.push_back(multiCacheLoop->getAttrOfType<IndexAttr>("index").getValue());

                // Create an mlir::Value computing the iteration count for this loop so we can use this to index into the multiCache.
                // We need to compute (iv - lowerBound) / step
                // Construct a map that maps (lower_bound_operands..., iv) -> (iv - lowerBoundMap(lower_bound_operands)) / step
                // By extending the number of inputs the lower bound map takes and outputs it produces to pass through the iv:
                // (lower_bound_operands..., iv) -> (lowerBoundMap(lower_bound_operands), iv)
                // then composing it with the offset-and-divide map (d0, d1) -> (d1 - d0) / step
                mlir::OpBuilder::InsertionGuard insertGuard(rewriter);
                rewriter.setInsertionPointToStart(multiCacheLoop.getBody());

                mlir::Value iterCounter = util::CreateConstantRangeForOpIterationCounter(rewriter, loc, multiCacheLoop);

                auto constantTripCountOpt = mlir::getConstantTripCount(multiCacheLoop);
                assert(constantTripCountOpt.hasValue() && "AffineForOps in Accera loop nests must have constant trip counts");
                currentMultiCacheInfo.multiCacheIterationCounts.push_back(constantTripCountOpt.getValue());
            }

            // The MultiCacheCopyOp will reconstruct the loops that are external to the active block but internal to the multiCache region
            // and feed those induction variables into an ActiveBlockCacheCopyOp
            // To make this work, we construct the MultiCacheCopyOp with the sizes of loops that it needs to build
            // and have it feed the external symbols and the loop IVs it creates into a single map that will re-arrange them into the order that
            // ActiveBlockCacheCopyOp expects them in.
            // E.g. if we have (external_iv_0, multiCache_iv_0, external_iv_1) for ActiveBlockCacheCopy then we need to construct a map
            //      such that (external_ivs..., multiCache_ivs...) is re-arranged to this sequence, which would be the map (d0, d1, d2) -> (d0, d2, d1) in this example

            // the activeBlockInfo externalSymbols may not be in an easily predictable order, but we need the multiCacheCopy to be able to reconstruct that order
            // as the ActiveBlockCacheCopyOp maps will expect the external symbols in that order
            // and at this point we have the multiCacheExternalSymbols in hand, so we know how their positions should map,
            // and we need to determine how the multiCache IVs we will construct in the MultiCacheCopyOp correspond to the remaining active block external symbols
            // For example, suppose we have:
            // - activeBlockInfo.externalSymbols = [ %arg4, %arg7, %arg3, %arg6 ]
            // - multiCacheExternalSymbols = [ %arg3 ]
            // - the multiCacheIVs that will be constructed correspond to [ %arg4, %arg6, %arg7 ]
            // - so the MultiCacheCopyOp will construct the order [ %arg3, %arg4, %arg6, %arg7 ] and we need to map that to [ %arg4, %arg7, %arg3, %arg6 ]
            //      with a (d0, d1, d2, d3) -> (d1, d3, d0, d2) mapping
            // To do this, we need to determine the outermost-to-innermost order of definition of the elements of activeBlockInfo.externalSymbols that are internal to the multiCache
            //      since that is the order the MultiCacheCopyOp will construct them in and use that to construct the mapping between the
            //      construction order and the order that the maps expect them in (the order that activeBlockInfo.externalSymbols is already in)

            if (currentMultiCacheInfo.activeBlockInfo.externalSymbols.empty())
            {
                currentMultiCacheInfo.multiCacheExternalSymbolsPermutationMap = mlir::AffineMap::getMultiDimIdentityMap(0, rewriter.getContext());
            }
            else
            {
                currentMultiCacheInfo.multiCacheExternalSymbolsPermutationMap = ComputeLoopIVDefinitionOrderToCurrentOrderMap(currentMultiCacheInfo.activeBlockInfo.externalSymbols, rewriter.getContext());
            }

            // Determine if this MultiCacheInfo can be merged with an existing one
            auto matchingExistingInfoIter = std::find_if(multiCacheInfos.begin(), multiCacheInfos.end(), [&](const MultiCacheInfo& otherMultiCacheInfo) { return ShouldMergeMultiCacheInfos(currentMultiCacheInfo, otherMultiCacheInfo); });

            if (matchingExistingInfoIter != multiCacheInfos.end())
            {
                // We should merge this cache with an existing multiCache

                assert(matchingExistingInfoIter->activeBlockRegionInfos.count(cacheLevelLoop) == 0);

                // OR-in most of the access flags since if the cache is written/read/used in one of the blocks then the entire multicache is written/read/used
                matchingExistingInfoIter->arrayAccessInfo.valueWritten |= currentMultiCacheInfo.arrayAccessInfo.valueWritten;
                matchingExistingInfoIter->arrayAccessInfo.valueRead |= currentMultiCacheInfo.arrayAccessInfo.valueRead;
                matchingExistingInfoIter->arrayAccessInfo.cacheUsedInRegion |= currentMultiCacheInfo.arrayAccessInfo.cacheUsedInRegion;

                // AND-in the onlyReadsAreAccumulates flag since if this is false for one of the active block regions it is then false for the entire multicache
                matchingExistingInfoIter->arrayAccessInfo.onlyReadsAreAccumulates &= currentMultiCacheInfo.arrayAccessInfo.onlyReadsAreAccumulates;

                // Union the active block regions if the shapes differ but we still need to merge
                bool cachesHaveSameShape = matchingExistingInfoIter->activeBlockInfo.shape.size() == currentMultiCacheInfo.activeBlockInfo.shape.size() &&
                                           std::equal(matchingExistingInfoIter->activeBlockInfo.shape.begin(), matchingExistingInfoIter->activeBlockInfo.shape.end(), currentMultiCacheInfo.activeBlockInfo.shape.begin());

                if (!cachesHaveSameShape)
                {
                    auto unionResult = matchingExistingInfoIter->arrayAccessInfo.activeBlock.unionBoundingBox(currentMultiCacheInfo.arrayAccessInfo.activeBlock);
                    assert(succeeded(unionResult));
                    matchingExistingInfoIter->arrayAccessInfo.activeBlock.cst.removeRedundantConstraints();
                }

                // Append this active block region info to the multiCache info we're merging into
                matchingExistingInfoIter->activeBlockRegionInfos[cacheLevelLoop] = currentMultiCacheInfo.activeBlockRegionInfos[cacheLevelLoop];
            }
            else
            {
                multiCacheInfos.push_back(std::move(currentMultiCacheInfo));
            }
        }
        else
        {
            auto matchingExistingInfoIter = std::find_if(multiCacheInfos.begin(), multiCacheInfos.end(), [&](const MultiCacheInfo& otherMultiCacheInfo) { return ShouldMergeMultiCacheInfos(currentMultiCacheInfo, otherMultiCacheInfo); });
            if (matchingExistingInfoIter != multiCacheInfos.end())
            {
                assert(matchingExistingInfoIter->activeBlockRegionInfos.count(cacheLevelLoop) == 0);
                currentActiveBlockRegionInfo.allCacheExternalSymbols.insert(currentActiveBlockRegionInfo.allCacheExternalSymbols.end(), currentActiveBlockRegionInfo.cacheAccessContext.externalRelevantScheduleIndices.begin(), currentActiveBlockRegionInfo.cacheAccessContext.externalRelevantScheduleIndices.end());
                matchingExistingInfoIter->arrayAccessInfo.valueWritten |= currentMultiCacheInfo.arrayAccessInfo.valueWritten;
                matchingExistingInfoIter->arrayAccessInfo.valueRead |= currentMultiCacheInfo.arrayAccessInfo.valueRead;
                matchingExistingInfoIter->arrayAccessInfo.cacheUsedInRegion |= currentMultiCacheInfo.arrayAccessInfo.cacheUsedInRegion;
                matchingExistingInfoIter->arrayAccessInfo.onlyReadsAreAccumulates &= currentMultiCacheInfo.arrayAccessInfo.onlyReadsAreAccumulates;
                matchingExistingInfoIter->activeBlockRegionInfos[cacheLevelLoop] = currentMultiCacheInfo.activeBlockRegionInfos[cacheLevelLoop];
            }
            else
            {
                auto makeCacheOperation = beginCacheRegionOp.cache().getDefiningOp();
                auto makeCacheOp = mlir::dyn_cast<MakeCacheOp>(makeCacheOperation);
                currentMultiCacheInfo.multiCache = makeCacheOp;
                currentActiveBlockRegionInfo.allCacheExternalSymbols.insert(currentActiveBlockRegionInfo.allCacheExternalSymbols.end(), currentActiveBlockRegionInfo.cacheAccessContext.externalRelevantScheduleIndices.begin(), currentActiveBlockRegionInfo.cacheAccessContext.externalRelevantScheduleIndices.end());
                multiCacheInfos.push_back(std::move(currentMultiCacheInfo));
            }
        }
    }

    // Now that we've merged all the caches we may need to merge, compute the cache buffer shapes
    if (beginCacheRegionOp.activeBlockCache())
    {
        for (auto& currentMultiCacheInfo : multiCacheInfos)
        {
            auto makeCacheOperation = beginCacheRegionOp.cache().getDefiningOp();
            auto makeCacheOp = mlir::dyn_cast<MakeCacheOp>(makeCacheOperation);
            assert(makeCacheOp != nullptr);
            mlir::OpBuilder::InsertionGuard insertGuard(rewriter);
            rewriter.setInsertionPointAfter(makeCacheOp);

            auto& tempActiveBlockRegionInfo = currentMultiCacheInfo.activeBlockRegionInfos.begin()->second;

            // Recompute this after any merging we did
            currentMultiCacheInfo.activeBlockInfo = ConvertMemRefRegionToActiveBlockInfo(rewriter, currentMultiCacheInfo.arrayAccessInfo.activeBlock);

            auto shapedMakeCacheOp = UpdateActiveBlockCacheShape(rewriter,
                                                                 makeCacheOp,
                                                                 tempActiveBlockRegionInfo.cacheAccessContext,
                                                                 currentMultiCacheInfo.activeBlockInfo,
                                                                 currentMultiCacheInfo.multiCacheIterationCounts);

            currentMultiCacheInfo.activeBlockToCacheMap = CreateActiveBlockToCacheMap(rewriter, tempActiveBlockRegionInfo.cacheAccessContext);

            size_t activeBlockRank = currentMultiCacheInfo.activeBlockInfo.shape.size();
            std::vector<mlir::Value> multiCacheIVs;
            std::transform(currentMultiCacheInfo.multiCacheLoops.begin(), currentMultiCacheInfo.multiCacheLoops.end(), std::back_inserter(multiCacheIVs), [&](mlir::AffineForOp loop) {
                return loop.getInductionVar();
            });
            auto multiCacheAccessIndices = util::GetIndicesForLoopIVs(multiCacheIVs);
            auto offsetAccessIndices = util::GetIndicesForLoopIVs(currentMultiCacheInfo.activeBlockInfo.externalSymbols);
            currentMultiCacheInfo.multiCache = UpdateActiveBlockCacheAccess(rewriter,
                                                                            shapedMakeCacheOp,
                                                                            activeBlockRank,
                                                                            currentMultiCacheInfo.activeBlockInfo.activeBlockOffsetMap,
                                                                            currentMultiCacheInfo.activeBlockToCacheMap,
                                                                            offsetAccessIndices,
                                                                            multiCacheAccessIndices);

            for (auto& currentActiveBlockRegionInfoEntry : currentMultiCacheInfo.activeBlockRegionInfos)
            {
                auto& currentActiveBlockRegionInfo = currentActiveBlockRegionInfoEntry.second;
                currentActiveBlockRegionInfo.cacheAccessContext.value = currentMultiCacheInfo.multiCache;

                UpdateCacheAccessContextForActiveBlockCache(rewriter,
                                                            currentActiveBlockRegionInfo.cacheAccessContext,
                                                            currentMultiCacheInfo.activeBlockInfo,
                                                            currentMultiCacheInfo.activeBlockToCacheMap,
                                                            currentMultiCacheInfo.multiCacheExternalSymbols);
            }
        }
    }

    for (auto& multiCacheInfo : multiCacheInfos)
    {
        if (multiCacheInfo.arrayAccessInfo.cacheUsedInRegion)
        {
            mlir::Block::iterator cacheRegionStart(beginCacheRegionOp);
            mlir::Block::iterator cacheRegionEnd(endOp);

            rewriter.setInsertionPoint(triggerLevelBlock, cacheRegionStart);

            // Create the prologue cache data moving op
            if (!multiCacheInfo.arrayAccessInfo.valueRead || multiCacheInfo.arrayAccessInfo.onlyReadsAreAccumulates)
            {
                rewriter.create<CacheZeroOp>(loc, multiCacheInfo.multiCache);
            }
            else
            {
                if (beginCacheRegionOp.activeBlockCache())
                {
                    rewriter.create<MultiCacheCopyOp>(loc,
                                                      beginCacheRegionOp.input(),
                                                      multiCacheInfo.multiCache,
                                                      multiCacheInfo.multiCacheExternalSymbols,
                                                      rewriter.getAffineMapArrayAttr(multiCacheInfo.multiCacheLBMaps),
                                                      rewriter.getAffineMapArrayAttr(multiCacheInfo.multiCacheUBMaps),
                                                      rewriter.getI64ArrayAttr(multiCacheInfo.multiCacheStepSizes),
                                                      util::ConvertIndexVectorToArrayAttr(multiCacheInfo.multiCacheLoopIndexIds, rewriter.getContext()),
                                                      rewriter.getAffineMapArrayAttr(multiCacheInfo.activeBlockInfo.lbMaps),
                                                      rewriter.getAffineMapArrayAttr(multiCacheInfo.activeBlockInfo.ubMaps),
                                                      multiCacheInfo.multiCacheExternalSymbolsPermutationMap,
                                                      multiCacheInfo.activeBlockToCacheMap);
                }
                else
                {
                    rewriter.create<ActiveElementCacheCopyOp>(loc, beginCacheRegionOp.input(), cacheAccessContext);
                }
            }

            // Create mapping ops for each cache active block region associated with this multiCache
            for (auto activeCacheLoopEntry : multiCacheInfo.activeBlockRegionInfos)
            {
                auto cacheLevelLoopOp = activeCacheLoopEntry.first;
                auto cacheLevelLoop = mlir::cast<mlir::AffineForOp>(cacheLevelLoopOp);
                auto& currentActiveBlockRegionInfo = activeCacheLoopEntry.second;

                mlir::Block* cacheLevelBlock = cacheLevelLoop.getOperation()->getBlock();
                mlir::Block::iterator cacheLevelStartOp(cacheLevelLoop);
                mlir::Block::iterator cacheLevelEndOp(cacheLevelLoop);
                cacheLevelEndOp++;

                rewriter.setInsertionPoint(cacheLevelBlock, cacheLevelStartOp);

                // TODO : refactor out CacheAccessContext and simplify this
                currentActiveBlockRegionInfo.cacheAccessContext.externalRelevantScheduleIndices = currentActiveBlockRegionInfo.allCacheExternalSymbols;
                BeginCacheMappingOp cacheMappingOp = rewriter.create<BeginCacheMappingOp>(loc,
                                                                                          beginCacheRegionOp.input(),
                                                                                          multiCacheInfo.originalCacheOp,
                                                                                          beginCacheRegionOp.baseInput(),
                                                                                          currentActiveBlockRegionInfo.cacheAccessContext,
                                                                                          beginCacheRegionOp.id(),
                                                                                          beginCacheRegionOp.activeBlockCache());

                rewriter.setInsertionPoint(cacheLevelBlock, cacheLevelEndOp);
                EndCacheMappingOp endCacheMappingOp = rewriter.create<EndCacheMappingOp>(loc, cacheMappingOp.getResult());
            }

            rewriter.setInsertionPoint(triggerLevelBlock, cacheRegionEnd);

            // Create the epilogue cache data moving op
            // If we never wrote to the value, then don't bother copying data out via any method
            if (multiCacheInfo.arrayAccessInfo.valueWritten)
            {
                // Note: onlyReadsAreAccumulates defaults to true, but if no reads are seen don't want to use a CacheReduceOp
                //       so check that reads occurred and that they were all used for accumulates
                if (multiCacheInfo.arrayAccessInfo.valueRead && multiCacheInfo.arrayAccessInfo.onlyReadsAreAccumulates)
                {
                    if (beginCacheRegionOp.activeBlockCache())
                    {
                        rewriter.create<ActiveBlockCacheReduceOp>(loc,
                                                                  beginCacheRegionOp.input(),
                                                                  multiCacheInfo.multiCache,
                                                                  multiCacheInfo.activeBlockInfo.externalSymbols,
                                                                  multiCacheInfo.activeBlockInfo.externalSymbols,
                                                                  rewriter.getAffineMapArrayAttr(multiCacheInfo.activeBlockInfo.lbMaps),
                                                                  rewriter.getAffineMapArrayAttr(multiCacheInfo.activeBlockInfo.ubMaps),
                                                                  multiCacheInfo.activeBlockToCacheMap);
                    }
                    else
                    {
                        rewriter.create<ActiveElementCacheReduceOp>(loc, cacheAccessContext, beginCacheRegionOp.input());
                    }
                }
                else
                {
                    if (beginCacheRegionOp.activeBlockCache())
                    {
                        rewriter.create<ActiveBlockCacheCopyOp>(loc,
                                                                beginCacheRegionOp.input(),
                                                                multiCacheInfo.multiCache,
                                                                multiCacheInfo.activeBlockInfo.externalSymbols,
                                                                multiCacheInfo.activeBlockInfo.externalSymbols,
                                                                mlir::ValueRange{},
                                                                rewriter.getAffineMapArrayAttr(multiCacheInfo.activeBlockInfo.lbMaps),
                                                                rewriter.getAffineMapArrayAttr(multiCacheInfo.activeBlockInfo.ubMaps),
                                                                multiCacheInfo.activeBlockToCacheMap,
                                                                false);
                    }
                    else
                    {
                        rewriter.create<ActiveElementCacheCopyOp>(loc, cacheAccessContext, beginCacheRegionOp.input());
                    }
                }
            }
        }
    }

    rewriter.eraseOp(endOp);
    rewriter.eraseOp(beginCacheRegionOp);

    return success();
}

LogicalResult MaxElementCacheRegionOpRewrite::matchAndRewrite(BeginMaxElementCacheRegionOp beginMaxElementCacheRegionOp, PatternRewriter& rewriter) const
{
    // Compute where this cache region should be, based on the max element budget, then create a BeginCacheRegionOp at that level and a corresponding EndCacheRegionOp

    auto loc = beginMaxElementCacheRegionOp.getLoc();
    EndCacheRegionOp endOp = mlir::dyn_cast<EndCacheRegionOp>(beginMaxElementCacheRegionOp.getEndOp());

    // If the region is empty, then erase it an move on
    if (IsCacheRegionEmpty(beginMaxElementCacheRegionOp))
    {
        rewriter.eraseOp(endOp);
        rewriter.eraseOp(beginMaxElementCacheRegionOp);
        return success();
    }

    auto input = beginMaxElementCacheRegionOp.input();
    auto cache = beginMaxElementCacheRegionOp.cache();
    auto baseInput = beginMaxElementCacheRegionOp.baseInput();

    int64_t maxElementBudget = beginMaxElementCacheRegionOp.maxElements();

    mlir::Block* newBlock = beginMaxElementCacheRegionOp->getBlock();
    mlir::Block::iterator newBeginPoint(beginMaxElementCacheRegionOp);
    mlir::Block::iterator newEndPoint(endOp);

    ArrayAccessInfo arrayAccessInfo = ComputeAccessInfoForArrayAtLevel(rewriter,
                                                                       baseInput,
                                                                       mlir::Block::iterator(beginMaxElementCacheRegionOp),
                                                                       mlir::Block::iterator(endOp),
                                                                       true /* computeActiveBlock */);
    int64_t initialActiveBlockVolume = GetActiveBlockVolume(arrayAccessInfo.activeBlock);

    if (initialActiveBlockVolume == 0)
    {
        // If the array isn't used in this block, then the active block volume is 0 and we don't need to create a cache region
        rewriter.eraseOp(endOp);
        rewriter.eraseOp(beginMaxElementCacheRegionOp);
        return success();
    }

    mlir::AffineForOp cacheLevelLoop;

    if (initialActiveBlockVolume > maxElementBudget)
    {
        // If the max element budget is so small that even the innermost loop is too much, then create a dummy loop inside of it
        // TODO : make cache regions work as regions so that this dummy loop isn't needed
        mlir::OpBuilder::InsertionGuard insertGuard(rewriter);
        auto originalInnerLoop = GetOutermostAffineForOp(beginMaxElementCacheRegionOp);
        auto& originalInnerBlock = originalInnerLoop->getRegion(0).front();
        rewriter.setInsertionPointToStart(&originalInnerBlock);
        auto newInnermostLoop = rewriter.create<mlir::AffineForOp>(loc, 0, 1);
        // Set an index attr on this loop so it can work with the rest of the caching ops. This doesn't need to be anything in particular,
        // but it must be unique from the other indices and the Index auto-incrementing ID will ensure this.
        Index dummyIndex("internal_dummy_loop");
        newInnermostLoop->setAttr("index", IndexAttr::get(dummyIndex, rewriter.getContext()));
        cacheLevelLoop = newInnermostLoop;

        // Move all of the original innermost loop contents into the new dummy loop body

        auto originalInnerLoopTerminatorOp = originalInnerBlock.getTerminator();
        auto newInnerLoopTerminatorOp = newInnermostLoop.getLoopBody().front().getTerminator();
        auto originalInnerLoopOpsBegin = ++mlir::Block::iterator(newInnermostLoop); // The new loop was inserted at the beginning of the block, so the original ops are all after it
        auto originalInnerLoopOpsEnd = mlir::Block::iterator(originalInnerLoopTerminatorOp);
        mlir::BlockAndValueMapping mapping;
        rewriter.setInsertionPoint(newInnerLoopTerminatorOp);
        std::stack<Operation*> opsToErase;
        for (auto originalOpsIter = originalInnerLoopOpsBegin; originalOpsIter != originalInnerLoopOpsEnd; ++originalOpsIter)
        {
            rewriter.clone(*originalOpsIter, mapping);
            opsToErase.push(&(*originalOpsIter));
        }

        while (!opsToErase.empty())
        {
            auto eraseOp = opsToErase.top();
            if (eraseOp->use_empty())
            {
                rewriter.eraseOp(eraseOp);
            }
            opsToErase.pop();
        }

        newBlock = newInnermostLoop->getBlock();
        newBeginPoint = newInnermostLoop->getIterator();
        newEndPoint = newInnermostLoop->getIterator();
        ++newEndPoint;
    }
    else
    {

        // Find the level to hoist the cache region to
        int64_t nextActiveBlockVolume = initialActiveBlockVolume;
        auto parentOp = GetOutermostAffineForOp(beginMaxElementCacheRegionOp);
        mlir::Block::iterator nextStart(parentOp);
        mlir::Block::iterator nextEnd = ++mlir::Block::iterator(parentOp);
        while (parentOp && nextActiveBlockVolume <= maxElementBudget)
        {
            newBlock = parentOp->getBlock();
            newBeginPoint = nextStart;
            newEndPoint = nextEnd;

            cacheLevelLoop = parentOp;

            parentOp = parentOp->getParentOfType<mlir::AffineForOp>();
            if (parentOp)
            {
                nextStart = mlir::Block::iterator(parentOp);
                nextEnd = ++mlir::Block::iterator(parentOp);
                ArrayAccessInfo nextArrayAccessInfo = ComputeAccessInfoForArrayAtLevel(rewriter, baseInput, nextStart, nextEnd, true /* computeActiveBlock */);
                nextActiveBlockVolume = GetActiveBlockVolume(nextArrayAccessInfo.activeBlock);
            }
        }
    }

    CacheAccessContext cacheAccessContext;
    cacheAccessContext.value = cache;
    cacheAccessContext.accessMaps = CacheAccessMaps::FromAttr(beginMaxElementCacheRegionOp.cacheAccessMaps());
    cacheAccessContext.activeBlockCache = true;
    cacheAccessContext.dimReorderCache = beginMaxElementCacheRegionOp.dimReorderCache();

    auto cacheIndex = cacheLevelLoop->getAttrOfType<IndexAttr>("index").getValue();

    rewriter.setInsertionPoint(newBlock, newEndPoint);
    rewriter.replaceOpWithNewOp<EndCacheRegionOp>(endOp, endOp.regionId());

    rewriter.setInsertionPoint(newBlock, newBeginPoint);
    auto newBeginOp = rewriter.create<BeginCacheRegionOp>(loc,
                                                          input,
                                                          cacheAccessContext,
                                                          baseInput,
                                                          cacheIndex, // triggerIndex
                                                          cacheIndex,
                                                          beginMaxElementCacheRegionOp.id(),
                                                          beginMaxElementCacheRegionOp.cacheHierarchyLevel(),
                                                          true, // activeBlockCache
                                                          beginMaxElementCacheRegionOp.dimReorderCache());

    // This new cache region op has already been hoisted as high as we want to hoist it
    newBeginOp->setAttr("hoisted", rewriter.getUnitAttr());

    // Replace uses and erase the original BeginCacheRegionOp
    rewriter.replaceOp(beginMaxElementCacheRegionOp, newBeginOp.getResult());

    return success();
}

void VectorizeAffineForOpConversion::vectorizeOpsInBlock(PatternRewriter& rewriter,
                                                         mlir::Block::iterator begin,
                                                         mlir::Block::iterator endPrevSentinel,
                                                         mlir::Value unrollingIV,
                                                         const VectorizationInfo& vectorInfo,
                                                         VectorizedOpMap& vectorizedOps,
                                                         std::vector<BlockAndValueMapping>& laneMappings,
                                                         int64_t step,
                                                         int64_t unrollMax) const
{
    std::stack<Operation*> opsToErase;
    // Note: this loop needs to check std::next(endPrevSentinel) on every iteration since the vectorized ops are being inserted
    //       in the same block that this iterator is traversing, so std::next(endPrevSentinel) is initially the terminator op,
    //       but the new ops get inserted before the terminator op so std::next(endPrevSentinel) will change
    for (auto it = begin; it != std::next(endPrevSentinel); it++)
    {
        Operation* sourceOp = &(*it);

        // If this op can be vectorized, do it
        // Clone the op and then delete it if we were successful in vectorizing it.
        // When cloning, use a BlockAndValueMapping to remap the induction variable
        if (!vectorInfo.unrollOnly && CanVectorizeOp(sourceOp, vectorizedOps, laneMappings, unrollingIV, step, unrollMax))
        {
            auto result = VectorizeOp(rewriter, sourceOp, vectorizedOps, laneMappings, unrollingIV, step, unrollMax);
            if (result.has_value())
            {
                vectorizedOps.Map(sourceOp, *result);
                didVectorizeOp(sourceOp, *result);
            }
        }

        emitVectorizationRemark(sourceOp, "Unrolling op if needed");

        // Unroll the contents of 'forOpToUnroll' by replacing its contents with vectorSize mapped copies of it.
        for (int64_t unrollIdx = 0; unrollIdx < unrollMax; unrollIdx++)
        {
            auto& operandMap = laneMappings[unrollIdx];
            if (unrollIdx == 0)
            {
                opsToErase.push(sourceOp);
            }

            if (IsTerminalOp(sourceOp) && vectorizedOps.Lookup(sourceOp))
            {
                // this op has already been vectorized, and nothing else depends on it, so don't do anything
                emitVectorizationRemark(sourceOp, "Terminal op, vectorized");
            }
            else
            {
                if (IsTerminalOp(sourceOp))
                {
                    emitVectorizationRemark(sourceOp, "Terminal op, not vectorized");
                }

                auto mappedClonedOp = rewriter.clone(*it, operandMap);
            }
        }
    }

    while (!opsToErase.empty())
    {
        auto eraseOp = opsToErase.top();
        if (eraseOp->use_empty())
        {
            rewriter.eraseOp(eraseOp);
        }
        opsToErase.pop();
    }
}

LogicalResult VectorizeAffineForOpConversion::matchAndRewrite(AffineForOp affineForOp, PatternRewriter& rewriter) const
{
    if (!HasVectorizationInfo(affineForOp))
    {
        // This isn't an AffineForOp marked for vectorization so just return without modifying it
        return failure();
    }

    auto vectorInfo = GetVectorizationInfo(affineForOp);

    // Enforce some simplifying assumptions about the affine for loop:
    //  - the loop must have a constant trip count
    //  - the loop must have a constant lower bound
    //  - the loop must have a constant upper bound
    // TODO : eventually we'll want to relax these requirements
    Optional<uint64_t> mayBeConstantTripCount = mlir::getConstantTripCount(affineForOp);
    assert(mayBeConstantTripCount.hasValue() && "Vectorized loops must have a constant trip count");
    uint64_t constantTripCount = mayBeConstantTripCount.getValue();
    if (constantTripCount == 0)
    {
        // Discard loops that never run
        rewriter.eraseOp(affineForOp);
        return success();
    }

    auto affineForOpIV = affineForOp.getInductionVar();

    if (affineForOpIV.use_empty())
    {
        // Don't vectorize loops that never uses the induction variable
        return success();
    }

    rewriter.startRootUpdate(affineForOp);

    assert(affineForOp.hasConstantLowerBound() && "Vectorized loops must have a constant lower bound");
    assert(affineForOp.hasConstantUpperBound() && "Vectorized loops must have a constant upper bound");

    // Unroll this AffineForOp and replace the appropriate CacheLoads and CacheStores with VectorizedCacheLoad and VectorizedCacheStore

    // this is a partial port of the meaty bits of mlir::loopUnrollByFactor() from mlir/lib/Transforms/Utils/LoopUtils.cpp
    // but with access to the unroll indices in order to make VectorizedCacheLoad and VectorizedCacheStore
    // and with some more simplifying assumptions and op replacements

    // remove the vectorization attribute from the AffineForOp
    RemoveVectorizationInfo(affineForOp);

    bool erasedBaseLoop = false;
    int64_t step = affineForOp.getStep();

    // Scale the step of loop being unrolled by unroll factor.
    auto numIters = CeilDiv(affineForOp.getConstantUpperBound() - affineForOp.getConstantLowerBound(), affineForOp.getStep());
    int64_t unrollMax = std::min(affineForOp.getConstantUpperBound() - affineForOp.getConstantLowerBound(), numIters);
    affineForOp.setStep(step * numIters);

    // Insert unrolled bodies just before the terminator of the body of 'affineForOp'.
    rewriter.setInsertionPoint(affineForOp.getBody(), affineForOp.getBody()->getTerminator()->getIterator());

    // Keep a pointer to the last non-terminator operation in the original block
    // so that we know what to clone (since we are doing this in-place).
    Block::iterator srcBlockEnd = std::prev(affineForOp.getBody()->end(), 2);

    VectorizedOpMap vectorizedOps;
    std::vector<BlockAndValueMapping> laneMappings(unrollMax);

    if (!affineForOpIV.use_empty())
    {
        // Initialize the mappings with an offset version of the induction variable
        auto loc = affineForOp.getLoc();
        auto inductionVarMap = AffineMap::get(1, 1, rewriter.getAffineDimExpr(0) + step * rewriter.getAffineSymbolExpr(0));
        for (int64_t i = 0; i < unrollMax; ++i)
        {
            auto offset = rewriter.create<mlir::ConstantIndexOp>(loc, i);
            auto offsetInductionVar = rewriter.create<AffineApplyOp>(loc, inductionVarMap, ValueRange{ affineForOpIV, offset });

            BlockAndValueMapping& operandMap = laneMappings[i];
            operandMap.map(affineForOpIV, offsetInductionVar);
        }
    }

    vectorizeOpsInBlock(rewriter, affineForOp.getBody()->begin(), srcBlockEnd, affineForOpIV, vectorInfo, vectorizedOps, laneMappings, step, unrollMax);

    if (!erasedBaseLoop)
    {
        util::PromoteIfSingleIteration(rewriter, affineForOp);
    }

    rewriter.finalizeRootUpdate(affineForOp);

    return success();
}

void VectorizeAffineForOpConversion::didVectorizeOp(mlir::Operation* sourceOp, VectorizedOp& vectorizedOp) const
{
    if (printVectorizationDetails)
    {
        auto diagnostic = sourceOp->emitRemark("Vectorized");
        if (vectorizedOp.HasVectorType())
        {
            auto vecResult = vectorizedOp.GetVectorResult();
            if (vecResult && vecResult.getDefiningOp())
            {
                diagnostic << " -- " << vecResult.getDefiningOp();
            }
            else if (auto resultOp = vectorizedOp.GetOp())
            {
                diagnostic << " -- terminal op: " << resultOp;
            }
            else
            {
                diagnostic << " -- terminal op";
            }
        }
    }

    if (!vectorizedOp.HasVectorType())
    {
        // also add to vectorized ops?
        if (printVectorizationDetails)
        {
            sourceOp->emitRemark("Vectorized to a non-vector type");
        }
    }
}

void VectorizeAffineForOpConversion::emitVectorizationRemark(mlir::Operation* sourceOp, const std::string& remark) const
{
    if (printVectorizationDetails)
    {
        sourceOp->emitRemark(remark);
    }
}

// TODO : de-dupe with vectorization
void InPlaceUnrollOpsInBlock(PatternRewriter& rewriter,
                             mlir::Block::iterator begin,
                             mlir::Block::iterator endPrevSentinel,
                             mlir::Value unrollingIV,
                             const InPlaceUnrollInfo& inPlaceUnrollInfo,
                             VectorizedOpMap& vectorizedOps,
                             std::vector<BlockAndValueMapping>& laneMappings,
                             int64_t step,
                             int64_t unrollMax)
{
    std::stack<Operation*> opsToErase;
    // Note: this loop needs to check std::next(endPrevSentinel) on every iteration since the unrolled ops are being inserted
    //       in the same block that this iterator is traversing, so std::next(endPrevSentinel) is initially the terminator op,
    //       but the new ops get inserted before the terminator op so std::next(endPrevSentinel) will change
    for (auto it = begin; it != std::next(endPrevSentinel); it++)
    {
        Operation* sourceOp = &(*it);

        // If this op is an AffineForOp that is also being in-place-unrolled or vectorized, then in-place unroll the ops inside it from the point of view of this unrollingIV without
        // unrolling/vectorizing the AffineForOp itself
        if (auto innerForOp = mlir::dyn_cast<mlir::AffineForOp>(sourceOp); innerForOp && (HasVectorizationInfo(innerForOp) || HasInPlaceUnrollInfo(innerForOp)))
        {
            // In-place unroll the ops inside this loop, but don't unroll the loop terminator
            // Get a sentinel op for where we should stop vectorizing by stepping back from the end of the for loop by stepping back 2 ops from the end of the body:
            // - stepping back 1 op from the end would get us the terminator op, which will move as we insert the new vectorized ops before the terminator
            // - stepping back 2 ops from the end will get us the last original op that should be vectorized, so we can check if the iterator == std::next(innerLoopBlockEndSentinel) to determine when we've gone too far
            Block::iterator innerLoopBlockEndSentinel = std::prev(innerForOp.getBody()->end(), 2);
            mlir::OpBuilder::InsertionGuard insertGuard(rewriter);
            rewriter.setInsertionPoint(innerForOp.getBody(), innerForOp.getBody()->getTerminator()->getIterator());
            InPlaceUnrollOpsInBlock(rewriter, innerForOp.getBody()->begin(), innerLoopBlockEndSentinel, unrollingIV, inPlaceUnrollInfo, vectorizedOps, laneMappings, step, unrollMax);
            continue;
        }

        // Unroll the contents of 'forOpToUnroll' by replacing its contents with vectorSize mapped copies of it.
        for (int64_t unrollIdx = 0; unrollIdx < unrollMax; unrollIdx++)
        {
            auto& operandMap = laneMappings[unrollIdx];
            if (unrollIdx == 0)
            {
                opsToErase.push(sourceOp);
            }

            if (!(IsTerminalOp(sourceOp) && vectorizedOps.Lookup(sourceOp)))
            {
                auto mappedClonedOp = rewriter.clone(*it, operandMap);
            }
        }
    }

    while (!opsToErase.empty())
    {
        auto eraseOp = opsToErase.top();
        if (eraseOp->use_empty())
        {
            rewriter.eraseOp(eraseOp);
        }
        opsToErase.pop();
    }
}

LogicalResult InPlaceUnrollAffineForOpConversion::matchAndRewrite(AffineForOp affineForOp, PatternRewriter& rewriter) const
{
    if (!HasInPlaceUnrollInfo(affineForOp))
    {
        // This isn't an AffineForOp marked for in-place unroll so just return without modifying it
        return failure();
    }

    auto inPlaceUnrollInfo = GetInPlaceUnrollInfo(affineForOp);
    bool fullyUnroll = (inPlaceUnrollInfo.loopUnrollFactor == 0);

    // Enforce some simplifying assumptions about the affine for loop:
    //  - the loop must have a constant trip count
    //  - the loop must have a constant lower bound
    //  - the loop must have a constant upper bound
    // TODO : eventually we'll want to relax these requirements
    Optional<uint64_t> mayBeConstantTripCount = mlir::getConstantTripCount(affineForOp);
    assert(mayBeConstantTripCount.hasValue() && "Vectorized loops must have a constant trip count");
    uint64_t constantTripCount = mayBeConstantTripCount.getValue();
    if (constantTripCount == 0)
    {
        // Discard loops that never run
        rewriter.eraseOp(affineForOp);
        return success();
    }
    int64_t loopUnrollFactor = fullyUnroll ? constantTripCount : inPlaceUnrollInfo.loopUnrollFactor;

    auto originalInductionVar = affineForOp.getInductionVar();

    if (originalInductionVar.use_empty())
    {
        // Don't unroll loops that never uses the induction variable
        return success();
    }

    rewriter.startRootUpdate(affineForOp);

    assert(affineForOp.hasConstantLowerBound() && "In-place unrolled loops must have a constant lower bound");
    assert(affineForOp.hasConstantUpperBound() && "In-place unrolled loops must have a constant upper bound");

    // remove the in-place unroll attribute from the AffineForOp
    RemoveInPlaceUnrollInfo(affineForOp);

    std::vector<AffineForOp> forOpsToUnroll;

    bool erasedBaseLoop = false;
    int64_t step = affineForOp.getStep();

    // Generate the cleanup loop if trip count isn't a multiple of loopUnrollFactor
    auto cleanupIterations = constantTripCount % loopUnrollFactor;
    if (cleanupIterations != 0)
    {
        rewriter.setInsertionPoint(affineForOp.getOperation()->getBlock(),
                                   std::next(Block::iterator(affineForOp)));
        auto cleanupForOp = cast<AffineForOp>(rewriter.clone(*affineForOp));

        // Compute lower bound of the cleanup loop. The (new) base loop has (constantTripCount-cleanupIterations) iterations,
        // for a total extent of (constantTripCount-cleanupIterations) * step.
        int64_t originalLowerBound = affineForOp.hasConstantLowerBound() ? affineForOp.getConstantLowerBound() : 0; // handle the case where the base loop doesn't start at 0
        int64_t cleanupLowerBound = originalLowerBound + ((constantTripCount - cleanupIterations) * step);
        cleanupForOp.setConstantLowerBound(cleanupLowerBound);

        // Adjust upper bound of the original loop; this is the same as the lower
        // bound of the cleanup loop.
        affineForOp.setConstantUpperBound(cleanupLowerBound);

        // If the non-cleanup loop now has 0 iterations, erase it, otherwise enqueue it to be unrolled
        Optional<uint64_t> adjustedMayBeConstantTripCount = mlir::getConstantTripCount(affineForOp);
        assert(adjustedMayBeConstantTripCount.hasValue() && "In-place unrolled loops must have a constant trip count");
        uint64_t adjustedConstantTripCount = adjustedMayBeConstantTripCount.getValue();
        if (adjustedConstantTripCount == 0)
        {
            rewriter.eraseOp(affineForOp);
            erasedBaseLoop = true;
        }
        else
        {
            forOpsToUnroll.push_back(affineForOp);
        }

        forOpsToUnroll.push_back(cleanupForOp);
    }
    else
    {
        forOpsToUnroll.push_back(affineForOp);
    }

    for (auto& forOpToUnroll : forOpsToUnroll)
    {
        // Scale the step of loop being unrolled by unroll factor.
        auto numIters = CeilDiv(forOpToUnroll.getConstantUpperBound() - forOpToUnroll.getConstantLowerBound(), forOpToUnroll.getStep());
        auto thisLoopUnrollFactor = std::min(numIters, loopUnrollFactor);
        forOpToUnroll.setStep(step * thisLoopUnrollFactor);

        // Insert unrolled bodies just before the terminator of the body of 'forOpToUnroll'.
        rewriter.setInsertionPoint(forOpToUnroll.getBody(), forOpToUnroll.getBody()->getTerminator()->getIterator());

        // Keep a pointer to the last non-terminator operation in the original block
        // so that we know what to clone (since we are doing this in-place).
        Block::iterator srcBlockEnd = std::prev(forOpToUnroll.getBody()->end(), 2);

        auto forOpToUnrollIV = forOpToUnroll.getInductionVar();

        // Clean up some ops after we've unrolled and mapped everything
        std::stack<Operation*> opsToErase;
        std::map<Operation*, Operation*> cacheLoadReplacementMapping; // TODO : figure out why BlockAndValueMapping isn't handling these cases

        int64_t unrollMax = std::min(forOpToUnroll.getConstantUpperBound() - forOpToUnroll.getConstantLowerBound(), thisLoopUnrollFactor);

        VectorizedOpMap vectorizedOps;
        std::vector<BlockAndValueMapping> laneMappings(unrollMax);

        if (!forOpToUnrollIV.use_empty())
        {
            // Initialize the mappings with an offset version of the induction variable
            auto loc = forOpToUnroll.getLoc();
            auto inductionVarMap = AffineMap::get(1, 1, rewriter.getAffineDimExpr(0) + step * rewriter.getAffineSymbolExpr(0));
            for (int64_t i = 0; i < unrollMax; ++i)
            {
                auto offset = rewriter.create<mlir::ConstantIndexOp>(loc, i);
                auto offsetInductionVar = rewriter.create<AffineApplyOp>(loc, inductionVarMap, ValueRange{ forOpToUnrollIV, offset });

                BlockAndValueMapping& operandMap = laneMappings[i];
                operandMap.map(forOpToUnrollIV, offsetInductionVar);
            }
        }

        InPlaceUnrollOpsInBlock(rewriter, forOpToUnroll.getBody()->begin(), srcBlockEnd, forOpToUnrollIV, inPlaceUnrollInfo, vectorizedOps, laneMappings, step, unrollMax);
    }

    if (!erasedBaseLoop)
    {
        (void)util::PromoteIfSingleIteration(rewriter, affineForOp);
    }

    rewriter.finalizeRootUpdate(affineForOp);

    return success();
}

LogicalResult TensorizeAffineForOpConversion::matchAndRewrite(AffineForOp affineForOp, PatternRewriter& rewriter) const
{
    if (!HasTensorizationInfo(affineForOp))
    {
        // This isn't an AffineForOp marked for tensorization so just return without modifying it
        return success();
    }

    auto tensorizationInfo = GetTensorizationInfo(affineForOp);

    SmallVector<AffineForOp, 4> loops;
    mlir::getPerfectlyNestedLoops(loops, affineForOp);
    if (loops.size() != 3) // there should be 3 loops in the nest
    {
        return failure();
    }
    for (auto& en : llvm::enumerate(loops))
    {
        auto loop = en.value();
        if (!loop.hasConstantBounds())
        {
            return failure();
        }
        if (loop.getConstantLowerBound() != 0)
        {
            return failure();
        }
        if (loop.getConstantUpperBound() != tensorizationInfo.dim[en.index()])
        {
            return failure();
        }
    }

    auto innerLoop = loops[2]; // the inner most loop
    auto innerLoopBodyIter = innerLoop.getBody()->begin();

    // 1. load from A matrix
    if (!isa<mlir::AffineLoadOp>(innerLoopBodyIter))
    {
        llvm::dbgs() << "While processing " << *innerLoopBodyIter << ". Failed to match the load from A Op\n";
        return rewriter.notifyMatchFailure(&*innerLoopBodyIter, "Failed to match the load from A Op");
    }
    auto loadAOp = cast<mlir::AffineLoadOp>(innerLoopBodyIter);

    (void)++innerLoopBodyIter;
    // 1. load from B matrix
    if (!isa<mlir::AffineLoadOp>(innerLoopBodyIter))
    {
        llvm::dbgs() << "While processing " << *innerLoopBodyIter << ". Failed to match the load from B Op\n";
        return rewriter.notifyMatchFailure(&*innerLoopBodyIter, "Failed to match the load from B Op");
    }
    auto loadBOp = cast<mlir::AffineLoadOp>(innerLoopBodyIter);

    (void)++innerLoopBodyIter;
    // 1. muliply A * B
    if (!isa<v::BinOp>(innerLoopBodyIter))
    {
        llvm::dbgs() << "While processing " << *innerLoopBodyIter << ". Failed to match the binary A*C multiplication op\n";
        return rewriter.notifyMatchFailure(&*innerLoopBodyIter, "Failed to match the binary A*C multiplication op");
    }
    auto mulAB = cast<v::BinOp>(innerLoopBodyIter);
    if (mulAB.predicate() != v::BinaryOpPredicate::MUL)
    {
        llvm::dbgs() << "While processing " << *innerLoopBodyIter << ". Failed to match the multiplication op\n";
        return rewriter.notifyMatchFailure(&*innerLoopBodyIter, "Failed to match the multiplication op");
    }

    (void)++innerLoopBodyIter;
    // 4. load C
    if (!isa<mlir::AffineLoadOp>(innerLoopBodyIter))
    {
        llvm::dbgs() << "While processing " << *innerLoopBodyIter << ". Failed to match the load from C Op\n";
        return rewriter.notifyMatchFailure(&*innerLoopBodyIter, "Failed to match the load from C Op");
    }
    auto loadCOp = cast<mlir::AffineLoadOp>(innerLoopBodyIter);

    (void)++innerLoopBodyIter;
    // 1. add A * B + C
    if (!isa<v::BinOp>(innerLoopBodyIter))
    {
        llvm::dbgs() << "While processing " << *innerLoopBodyIter << ". Failed to match the binary C accumulation op\n";
        return rewriter.notifyMatchFailure(&*innerLoopBodyIter, "Failed to match the binary C accumulation op");
    }
    auto accumC = cast<v::BinOp>(innerLoopBodyIter);
    if (accumC.predicate() != v::BinaryOpPredicate::ADD)
    {
        llvm::dbgs() << "While processing " << accumC << ". Failed to match the accumulation op\n";
        return rewriter.notifyMatchFailure(accumC, "Failed to match the accumulation op");
    }

    (void)++innerLoopBodyIter;
    // 4. store C
    if (!isa<mlir::AffineStoreOp>(innerLoopBodyIter))
    {
        llvm::dbgs() << "While processing " << *innerLoopBodyIter << ". Failed to match the store into C\n";
        return rewriter.notifyMatchFailure(&*innerLoopBodyIter, "Failed to match the store into C");
    }
    [[maybe_unused]] auto storeCOp = cast<mlir::AffineStoreOp>(innerLoopBodyIter);

    (void)++innerLoopBodyIter;
    // Ignore the yeild op at the end
    if (isa<mlir::AffineYieldOp>(innerLoopBodyIter))
    {
        (void)++innerLoopBodyIter;
    }
    if (innerLoopBodyIter != innerLoop.getBody()->end())
    {
        llvm::dbgs() << "While processing " << *innerLoopBodyIter << ". The store into C was not the last instruction\n";
        return rewriter.notifyMatchFailure(&*innerLoopBodyIter, "The store into C was not the last instruction");
    }

    for (auto loop : loops)
    {
        loop.setConstantUpperBound(1);
    }

    mlir::OpBuilder::InsertionGuard guard(rewriter);

    rewriter.setInsertionPoint(innerLoop.getBody()->getTerminator());

    // initialize the accum C vector
    auto loc = affineForOp.getLoc();
    auto ctx = rewriter.getContext();
    auto cTy = loadCOp.getMemRefType();
    auto cElementTy = cTy.getElementType();
    auto zero = rewriter.create<ConstantOp>(loc, rewriter.getZeroAttr(cElementTy));

    // TODO: Update TensorizationInfo to provide values for all the "4" literals below
    auto cVec = rewriter.create<vector::BroadcastOp>(loc, VectorType::get({ 4 }, cElementTy), zero);
    v::MFMAComputeOp mfmaComputeOp;
    for (int ii = 0; ii < 4; ii++)
    {
        auto loadAAccessMap = loadAOp.getAffineMap();
        auto shiftALoad = mlir::AffineMap::get(
            loadAAccessMap.getNumDims(),
            loadAAccessMap.getNumSymbols(),
            { loadAAccessMap.getResult(0), loadAAccessMap.getResult(1) + 4 * ii },
            ctx);
        auto loadAElem = rewriter.create<mlir::AffineLoadOp>(loc, loadAOp.getMemRef(), shiftALoad, loadAOp.indices());

        auto loadBAccessMap = loadBOp.getAffineMap();
        auto shiftBLoad = mlir::AffineMap::get(
            loadBAccessMap.getNumDims(),
            loadBAccessMap.getNumSymbols(),
            { loadBAccessMap.getResult(0) + 4 * ii, loadBAccessMap.getResult(1) },
            ctx);
        auto loadBElem = rewriter.create<mlir::AffineLoadOp>(loc, loadBOp.getMemRef(), shiftBLoad, loadBOp.indices());
        mfmaComputeOp = rewriter.create<v::MFMAComputeOp>(loc, cVec.getType(), loadAElem.result(), loadBElem.result(), ii != 0 ? mfmaComputeOp.res() : cVec.vector());
    }

    (void)mlir::promoteIfSingleIteration(affineForOp);

    return success();
}

LogicalResult ParallelizeAffineForOpConversion::matchAndRewrite(AffineForOp affineForOp, PatternRewriter& rewriter) const
{
    if (!HasParallelizationInfo(affineForOp))
    {
        // This isn't an AffineForOp marked for parallelization so just return without modifying it
        return success();
    }

    assert(affineForOp.hasConstantLowerBound() && "Parallelized loops must have a constant lower bound");
    assert(affineForOp.hasConstantUpperBound() && "Parallelized loops must have a constant upper bound");

    rewriter.startRootUpdate(affineForOp);

    //  Replace affine.for with affine.parallel, tagged with vectorization info
    //  cf. mlir::affineParallelize() in  mlir\lib\Dialect\Affine\Utils\Utils.cpp
    //  lowering path: affine.parallel -> scf.parallel -> omp.parallel + omp.wsloop
    auto newParallelOp = rewriter.create<mlir::AffineParallelOp>(
        affineForOp.getLoc(), /*resultTypes=*/llvm::None, /*reductionKinds=*/llvm::None, llvm::makeArrayRef(affineForOp.getLowerBoundMap()), affineForOp.getLowerBoundOperands(), llvm::makeArrayRef(affineForOp.getUpperBoundMap()), affineForOp.getUpperBoundOperands(), llvm::makeArrayRef(affineForOp.getStep()));

    // Move the loop block to the new op
    rewriter.inlineRegionBefore(affineForOp.region(), newParallelOp.region(), newParallelOp.region().begin());

    // Unpack the parallelization info into OpenMP dialect attributes
    // cf. mlir\lib\Conversion\SCFToOpenMP\SCFToOpenMP.cpp
    auto parallelizationInfo = GetParallelizationInfo(affineForOp);
    newParallelOp->setAttr(mlir::omp::getNumThreadsAttrName(), rewriter.getI64IntegerAttr(parallelizationInfo.numThreads));

    // Valid clause values: llvm\include\llvm\Frontend\OpenMP\OMP.td
    newParallelOp->setAttr(mlir::omp::getScheduleAttrName(), rewriter.getStringAttr(parallelizationInfo.isDynamicPolicy ? "Dynamic" : "Static"));
    newParallelOp->setAttr(mlir::omp::getProcBindAttrName(), rewriter.getStringAttr("close"));

    rewriter.eraseOp(affineForOp);
    rewriter.finalizeRootUpdate(affineForOp);

    return success();
}

LogicalResult CollapseAffineParallelOpsRewrite::matchAndRewrite(AffineParallelOp affineParallelOp, PatternRewriter& rewriter) const
{
    // Find a pair of perfectly nested ops (i.e. affineParallelOp with a child AffineParallelOp):
    // ...
    //  affine.parallel { <-- parent (do the rewrite at this level)
    //      affine.parallel { <-- child
    //          ...
    //     }
    // }
    // This pattern should successively merge the parent + child pairs (in a pre-order manner)
    // until all perfectly nested parallel ops are collapsed

    // First check if this op has a child AffineParallelOp
    AffineParallelOp childOp;
    affineParallelOp.getLoopBody().walk<WalkOrder::PreOrder>([&childOp, affineParallelOp](Operation* op) {
        auto parentParallelOp = dyn_cast<AffineParallelOp>(op->getParentOp());
        if (parentParallelOp == affineParallelOp)
        {
            childOp = dyn_cast<AffineParallelOp>(op);
        }
        return WalkResult::interrupt(); // TODO: instead of walk, is there a more efficient way?
    });

    // cf. isPerfectlyNested in mlir/lib/Transforms/Utils/LoopUtils.cpp
    // this op's body should be just the child op and the terminator.
    auto hasTwoElements = [](Block* block) {
        auto secondOpIt = std::next(block->begin());
        return secondOpIt != block->end() && &*secondOpIt == &block->back();
    };
    if (!childOp || !hasTwoElements(affineParallelOp.getBody()))
    {
        return failure();
    }

    // Merge the current op with its perfectly nested child. For example:
    //   affine.parallel (%arg3) = (0) to (256) step (64) {
    //      affine.parallel (%arg4) = (0) to (256) {
    // Becomes:
    //   affine.parallel (%arg3, %arg4) = (0, 0) to (256, 256) step (64, 1) {
    //
    // Structure of an affine.parallel:
    //   affine.parallel (%arg4) = (0) to (256) {
    //   } {omp.collapse_val = 1 : i64, omp.num_threads = 4 : i64, omp.proc_bind = "close", omp.schedule_val = "Dynamic"}
    //
    //   Region with 1 blocks:
    //     Block with 1 arguments, 0 successors, and 2 operations
    //       visiting op: 'affine.parallel' with 0 operands and 0 results
    //       8 attributes:
    //        - 'lowerBoundsMap' : 'affine_map<() -> (0)>'
    //        - 'omp.collapse_val' : '1 : i64'
    //        - 'omp.num_threads' : '4 : i64'
    //        - 'omp.proc_bind' : '"close"'
    //        - 'omp.schedule_val' : '"Dynamic"'
    //        - 'reductions' : '[]'
    //        - 'steps' : '[1]'
    //        - 'upperBoundsMap' : 'affine_map<() -> (256)>'
    rewriter.startRootUpdate(affineParallelOp);

    auto lbMap = affineParallelOp.getLowerBoundsValueMap();
    auto ubMap = affineParallelOp.getUpperBoundsValueMap();
    auto childLbMap = childOp.getLowerBoundsValueMap();
    auto childUbMap = childOp.getUpperBoundsValueMap();

    auto mergedUbOperands = llvm::to_vector<4>(llvm::concat<const mlir::Value>(ubMap.getOperands(), childUbMap.getOperands()));
    auto mergedLbOperands = llvm::to_vector<4>(llvm::concat<const mlir::Value>(lbMap.getOperands(), childLbMap.getOperands()));

    auto concatPerLoopAffineMaps = [](mlir::AffineMap a, mlir::AffineMap b) -> auto
    {
        // Extract AffineExprs from (possibly) multi-expression AffineMaps, returning a list of single-expression AffineMaps
        // For example: (256, 256), (128) => [(256), (256), (128)]
        //
        // This will result in one AffineMap per upper- and lower-bound, in this format:
        //    affine.parallel(...) = (AffineMap, AffineMap, ...) to (AffineMap, AffineMap, ...) step (...)
        SmallVector<mlir::AffineMap, 4> flattened;
        flattened.reserve(a.getNumResults() + b.getNumResults());
        auto aExprs = a.getResults();
        std::transform(aExprs.begin(), aExprs.end(), std::back_inserter(flattened), [](mlir::AffineExpr expr) {
            assert(expr.isa<mlir::AffineConstantExpr>() && "All expressions must be constant");
            return mlir::AffineMap::get(/*dimCount=*/0, /*symbolCount=*/0, expr); // extract the constant expr
        });
        auto bExprs = b.getResults();
        std::transform(bExprs.begin(), bExprs.end(), std::back_inserter(flattened), [](mlir::AffineExpr expr) {
            assert(expr.isa<mlir::AffineConstantExpr>() && "All expressions must be constant");
            return mlir::AffineMap::get(/*dimCount=*/0, /*symbolCount=*/0, expr); // extract the constant expr
        });
        return flattened;
    };
    // Instead of concatAffineMaps which creates a single AffineMap with all upper-bound or lower-bound expressions,
    // we need per-loop-index AffineMaps that describe each collapsed loop within affine.parallel
    auto mergedUbMaps = concatPerLoopAffineMaps(ubMap.getAffineMap(), childUbMap.getAffineMap());
    auto mergedLbMaps = concatPerLoopAffineMaps(lbMap.getAffineMap(), childLbMap.getAffineMap());

    auto mergedSteps = affineParallelOp.getSteps();
    auto chidSteps = childOp.getSteps();
    mergedSteps.append(chidSteps.begin(), chidSteps.end());

    // Create a new merged AffineParallelOp (in-place update is not supported), using childOp's location because
    // we will be taking over the childOp's body (the currentOp's body includes the childOp and therefore is not deep enough)
    auto mergedParallelOp = rewriter.create<mlir::AffineParallelOp>(
        childOp.getLoc(), /*resultTypes=*/llvm::None, /*reductionKinds=*/llvm::None, llvm::makeArrayRef(mergedLbMaps), ValueRange(mergedLbOperands), llvm::makeArrayRef(mergedUbMaps), ValueRange(mergedUbOperands), llvm::makeArrayRef(mergedSteps));

    // Insert new parent arguments (before the child block arguments) and replace their uses
    auto bodyBlock = &affineParallelOp.region().front();
    auto childBodyBlock = &childOp.region().front();
    for (auto it = bodyBlock->args_rbegin(); it != bodyBlock->args_rend(); ++it)
    {
        // insert from back to front in the child
        auto newParentInductionVar = childBodyBlock->insertArgument(childBodyBlock->args_begin(), rewriter.getIndexType());
        (*it).replaceAllUsesWith(newParentInductionVar);
    }

    // Move the child loop block (now with the parent arguments) into the new op
    rewriter.inlineRegionBefore(childOp.region(), mergedParallelOp.region(), mergedParallelOp.region().begin());

    // Copy attributes
    mergedParallelOp->setAttr(mlir::omp::getNumThreadsAttrName(), affineParallelOp->getAttr(mlir::omp::getNumThreadsAttrName()));
    mergedParallelOp->setAttr(mlir::omp::getScheduleAttrName(), affineParallelOp->getAttr(mlir::omp::getScheduleAttrName()));
    mergedParallelOp->setAttr(mlir::omp::getProcBindAttrName(), affineParallelOp->getAttr(mlir::omp::getProcBindAttrName()));

    // Merge and set the collapse attribute
    int64_t collapse = (affineParallelOp->hasAttrOfType<IntegerAttr>(mlir::omp::getCollapseAttrName())) ? affineParallelOp->getAttrOfType<IntegerAttr>(mlir::omp::getCollapseAttrName()).getInt() : 1;
    int64_t childCollapse = (childOp->hasAttrOfType<IntegerAttr>(mlir::omp::getCollapseAttrName())) ? childOp->getAttrOfType<IntegerAttr>(mlir::omp::getCollapseAttrName()).getInt() : 1;
    mergedParallelOp->setAttr(mlir::omp::getCollapseAttrName(), rewriter.getI64IntegerAttr(collapse + childCollapse));

    // Hoist the newOp out of the currentOp (it was in childOp's position)
    mergedParallelOp->moveBefore(affineParallelOp);

    // Erase both current and child op (hopefully safe to do during parallel rewrites, as the child op is within the current op's scope)
    rewriter.eraseOp(childOp);
    rewriter.eraseOp(affineParallelOp);

    rewriter.finalizeRootUpdate(affineParallelOp);
    return success();
}

LogicalResult HoistScalingToCacheReduceRewrite::matchAndRewrite(mlir::AffineStoreOp affineStoreOp, PatternRewriter& rewriter) const
{
    // Find if the cache has a CacheReduceOp within the current scope or a parent scope

    // This assumes that there is one relevant CacheReduceOp associated with this AffineStoreOp,
    // however there can be multiple CacheReduceOps in the graph as a whole in separate branches
    // i.e. the graph is assumed to look like:
    // loops... {
    //     loops... {
    //         loop {
    //             loops... {
    //                 AffineStoreOp(myCache, ...)
    //             }
    //         }
    //         CacheReduceOp(myCache, ...)
    //     }
    //     loops... {
    //         loop {
    //             loops... {
    //                 AffineStoreOp(myCache, ...)
    //             }
    //         }
    //         CacheReduceOp(myCache, ...)
    //     }
    //     ...
    // }

    auto loc = affineStoreOp.getLoc();
    auto valueFuncOp = affineStoreOp->getParentOfType<ValueFuncOp>();
    DominanceInfo domInfo(valueFuncOp);

    auto elementType = affineStoreOp.value().getType();

    std::vector<ActiveBlockCacheReduceOp> activeBlockCacheReduceOps = util::getUsesOfType<ActiveBlockCacheReduceOp>(affineStoreOp.memref());
    std::vector<ActiveElementCacheReduceOp> activeElementCacheReduceOps = util::getUsesOfType<ActiveElementCacheReduceOp>(affineStoreOp.memref());
    assert((activeBlockCacheReduceOps.empty() || activeElementCacheReduceOps.empty()) && "At most one type of cache can be active for a store op in a kernel");
    Operation* targetCacheReduceOpOperation = nullptr;
    for (auto& cacheReduceOp : activeBlockCacheReduceOps)
    {
        auto cacheReduceBlock = cacheReduceOp->getBlock();
        auto ancestorOp = cacheReduceBlock->findAncestorOpInBlock(*affineStoreOp.getOperation());
        if (ancestorOp)
        {
            assert(targetCacheReduceOpOperation == nullptr); // Only expect one cache reduce op to be a candidate
            targetCacheReduceOpOperation = cacheReduceOp;
        }
    }
    for (auto& cacheReduceOp : activeElementCacheReduceOps)
    {
        auto cacheReduceBlock = cacheReduceOp->getBlock();
        auto ancestorOp = cacheReduceBlock->findAncestorOpInBlock(*affineStoreOp.getOperation());
        if (ancestorOp)
        {
            assert(targetCacheReduceOpOperation == nullptr); // Only expect one cache reduce op to be a candidate
            targetCacheReduceOpOperation = cacheReduceOp;
        }
    }
    if (!targetCacheReduceOpOperation)
    {
        // No corresponding cache reduce op for this store so nothing to do here
        return failure();
    }

    // We found a corresponding CacheReduceOp, now check:
    // 1) If the value being stored is a simple accumulation sum (i.e. a sum where one operand is a loaded element from the same position as the store)
    // 2) If the value being added to the loaded data is only a product of other values
    // 3) If any of those values in the product dominate the CacheReduceOp, such as a constant, a function argument, or just something defined at a higher loop layer
    // Then:
    // 1) replace the CacheReduceOp with a new CacheReduceOp that has the chosen values appended to its scaling list
    // 2) replace uses of the multiplication result for each chosen value with the multiplication operand that wasn't the chosen value

    // 1) Check if it's a simple accumulation sum
    auto storeValue = affineStoreOp.value();
    Operation* currentOp = storeValue.getDefiningOp();
    auto currentBinOp = dyn_cast_or_null<v::BinOp>(currentOp);
    if (!currentBinOp)
    {
        // Not a simple accumulation sum if the last operation wasn't a binary op
        return failure();
    }
    if (currentBinOp.predicate() != v::BinaryOpPredicate::ADD)
    {
        // Not a simple accumulation sum if the last operation wasn't an add
        return failure();
    }
    // Check if either the lhs or the rhs defining op is an AffineLoadOp from the same location as the store
    auto lhsOp = currentBinOp.lhs().getDefiningOp();
    auto rhsOp = currentBinOp.rhs().getDefiningOp();
    auto lhsLoadOp = dyn_cast_or_null<mlir::AffineLoadOp>(lhsOp);
    auto rhsLoadOp = dyn_cast_or_null<mlir::AffineLoadOp>(rhsOp);
    if (!lhsLoadOp && !rhsLoadOp)
    {
        // Neither are load ops so it's not a simple accumulate
        return failure();
    }
    auto simpleAccumulateLoadOp = lhsLoadOp ? lhsLoadOp : rhsLoadOp;
    mlir::AffineStoreOpAdaptor storeAdaptor{ affineStoreOp };
    mlir::AffineLoadOpAdaptor loadAdaptor{ simpleAccumulateLoadOp };
    auto storeMemref = storeAdaptor.memref();
    auto loadMemref = loadAdaptor.memref();
    auto storeMap = affineStoreOp.getAffineMapAttr().getValue();
    auto loadMap = simpleAccumulateLoadOp.getAffineMapAttr().getValue();
    auto storeIndices = storeAdaptor.indices();
    auto loadIndices = loadAdaptor.indices();
    if (!(storeMemref == loadMemref && storeMap == loadMap && storeIndices == loadIndices))
    {
        // The load and store are targeting different elements so it's not a simple accumulate
        return failure();
    }

    // At this point we know it's a simple accumulation sum, so now
    // 2) check if the value being added is a product of other values
    auto currentVal = lhsLoadOp ? currentBinOp.rhs() : currentBinOp.lhs();
    std::stack<std::pair<Operation*, mlir::Value>> productValuesToFollow;
    productValuesToFollow.push(std::make_pair(currentBinOp, currentVal));
    std::vector<std::pair<Operation*, mlir::Value>> baseProductOpAndOperands;
    while (!productValuesToFollow.empty())
    {
        std::pair<Operation*, mlir::Value> currentValAndBinOpParent = productValuesToFollow.top();
        currentVal = currentValAndBinOpParent.second;
        productValuesToFollow.pop();
        currentBinOp = dyn_cast_or_null<v::BinOp>(currentVal.getDefiningOp());
        if (!currentBinOp)
        {
            // Not a bin op so assume it's the base op for the value
            baseProductOpAndOperands.emplace_back(std::make_pair(currentValAndBinOpParent.first, currentVal));
        }
        else if (currentBinOp.predicate() != v::BinaryOpPredicate::MUL)
        {
            // Not just a product of other values
            return failure();
        }
        else
        {
            // Multiplication bin op, so add the lhs and rhs operands to the stack for examination
            productValuesToFollow.push(std::make_pair(currentBinOp, currentBinOp.lhs()));
            productValuesToFollow.push(std::make_pair(currentBinOp, currentBinOp.rhs()));
        }
    }
    // At this point we know it's a product of other values, so now
    // 3) Check if any of those values dominate the target cache reduce op
    // Remove elements from the vector if the operand defining op doesn't dominate the target cache reduce op
    std::vector<std::pair<Operation*, mlir::Value>> opsAndHoistableOperands;
    for (auto& opAndOperandValue : baseProductOpAndOperands)
    {
        // If this value is a block argument to a block containing the cache reduce op
        // or if this value's defining op dominates the cache reduce op, then it is
        // a hoistable scale value
        bool hoistable = false;
        if (opAndOperandValue.second.isa<mlir::BlockArgument>())
        {
            auto blockArg = opAndOperandValue.second.cast<mlir::BlockArgument>();
            mlir::Block* block = blockArg.getOwner();
            hoistable = block->findAncestorOpInBlock(*targetCacheReduceOpOperation) != nullptr;
        }
        else
        {
            hoistable = domInfo.dominates(opAndOperandValue.second.getDefiningOp(), targetCacheReduceOpOperation);
        }
        if (hoistable)
        {
            opsAndHoistableOperands.push_back(opAndOperandValue);
        }
    }
    // Make a constant 1 value to replace in the product and depend on other optimizations to recognize that 1 * x = x
    mlir::Value constantOne;
    {
        mlir::OpBuilder::InsertionGuard insertGuard(rewriter);
        rewriter.setInsertionPointToStart(&valueFuncOp.body().front());
        constantOne = rewriter.create<mlir::ConstantOp>(loc, util::GetOneAttr(rewriter, elementType));
    }

    std::vector<mlir::Value> scaleValues;
    for (auto& opAndOperand : opsAndHoistableOperands)
    {
        opAndOperand.first->replaceUsesOfWith(opAndOperand.second, constantOne);
        scaleValues.push_back(opAndOperand.second);
    }
    // If this cache reduce op already has scale values, don't bother setting more
    // In the event of a boundary condition that exists between the cache reduce op
    // and the affine store op, we'll wind up with multiple kernels per cache reduce op
    // and once we've hoisted a set of constants from one kernel, we don't want to
    // duplicate the scaling with another, but we still want to replace values
    // with 1's in the kernel

    if (activeBlockCacheReduceOps.empty())
    {
        auto activeElementCacheReduceOp = dyn_cast<ActiveElementCacheReduceOp>(targetCacheReduceOpOperation);
        ActiveElementCacheReduceOpAdaptor cacheReduceOpAdaptor{ activeElementCacheReduceOp };
        mlir::ValueRange scaleValuesRange = cacheReduceOpAdaptor.scaleValues();
        if (scaleValuesRange.empty())
        {
            mlir::OpBuilder::InsertionGuard insertGuard(rewriter);
            rewriter.setInsertionPoint(activeElementCacheReduceOp);
            auto cacheRegionIndexRanges = util::ArrayAttrToVector<IndexRange, IndexRangeAttr>(activeElementCacheReduceOp.cacheRegionRelevantIndexRanges(),
                                                                                              [](const IndexRangeAttr& indexRangeAttr) {
                                                                                                  return indexRangeAttr.getValue();
                                                                                              });

            auto cacheRegionBaseIndices = util::ArrayAttrToVector<std::vector<Index>, mlir::ArrayAttr>(
                activeElementCacheReduceOp.cacheRegionBaseIndices(),
                util::ConvertArrayAttrToIndexVector);

            rewriter.replaceOpWithNewOp<ActiveElementCacheReduceOp>(activeElementCacheReduceOp,
                                                                    activeElementCacheReduceOp.srcCache(),
                                                                    activeElementCacheReduceOp.dst(),
                                                                    cacheReduceOpAdaptor.externalRelevantIndices(),
                                                                    cacheRegionIndexRanges,
                                                                    cacheRegionBaseIndices,
                                                                    activeElementCacheReduceOp.relevantIndicesToSrcCacheMap(),
                                                                    activeElementCacheReduceOp.relevantIndicesToDstMap(),
                                                                    scaleValues);
        }
    }
    else if (activeElementCacheReduceOps.empty())
    {
        auto activeBlockCacheReduceOp = dyn_cast<ActiveBlockCacheReduceOp>(targetCacheReduceOpOperation);
        ActiveBlockCacheReduceOpAdaptor cacheReduceOpAdaptor{ activeBlockCacheReduceOp };
        mlir::ValueRange scaleValuesRange = cacheReduceOpAdaptor.scaleValues();
        if (scaleValuesRange.empty())
        {
            mlir::OpBuilder::InsertionGuard insertGuard(rewriter);
            rewriter.setInsertionPoint(activeBlockCacheReduceOp);

            rewriter.replaceOpWithNewOp<ActiveBlockCacheReduceOp>(activeBlockCacheReduceOp,
                                                                  activeBlockCacheReduceOp.array(),
                                                                  activeBlockCacheReduceOp.cache(),
                                                                  cacheReduceOpAdaptor.lbOperands(),
                                                                  cacheReduceOpAdaptor.ubOperands(),
                                                                  cacheReduceOpAdaptor.lbMaps(),
                                                                  cacheReduceOpAdaptor.ubMaps(),
                                                                  cacheReduceOpAdaptor.activeBlockToCacheMap(),
                                                                  scaleValues);
        }
    }

    return success();
}

bool AncestorOpContainsAttrOfName(Operation* op, const mlir::StringRef& name)
{
    while (op != nullptr)
    {
        if (op->getAttr(name) != nullptr)
        {
            return true;
        }
        op = op->getParentOp();
    }
    return false;
}

LogicalResult OutOfBoundsLoadRewriteCommon(mlir::AffineLoadOp affineLoadOp, PatternRewriter& rewriter)
{
    if (IsBoundsChecked(affineLoadOp))
    {
        return success();
    }
    auto loc = affineLoadOp.getLoc();
    mlir::AffineLoadOp::Adaptor adaptor{ affineLoadOp };

    if (HasOutOfBoundsAccess(affineLoadOp, loc))
    {
        // This load has a potential out-of-bounds access, so replace it with a conditional load

        auto accessMapAttr = affineLoadOp.getAffineMapAttr();
        auto accessMap = accessMapAttr.getValue();
        auto loadSrc = affineLoadOp.memref();
        auto loadSrcType = loadSrc.getType();
        assert(loadSrcType.isa<mlir::MemRefType>());
        auto memRefType = loadSrcType.cast<mlir::MemRefType>();

        auto loadResultType = affineLoadOp.result().getType();

        std::vector<mlir::AffineExpr> constraintExprs;
        constraintExprs.reserve(accessMap.getNumResults() * 2); // One lower bound and one upper bound check per src dimension
        std::vector<mlir::Value> accessIndices(adaptor.indices().begin(), adaptor.indices().end());
        auto resolvedAccessIndices = util::MultiDimAffineApply(rewriter, loc, accessMap, accessIndices);
        SmallVector<bool, 4> constraintEqFlags(accessMap.getNumResults() * 2, false);
        for (size_t srcDim = 0; srcDim < accessMap.getNumResults(); srcDim++)
        {
            // Lower bound check
            constraintExprs.push_back(rewriter.getAffineDimExpr(srcDim)); // Will check whether this index is >= 0

            // Upper bound check
            constraintExprs.push_back(memRefType.getDimSize(srcDim) - rewriter.getAffineDimExpr(srcDim) - rewriter.getAffineConstantExpr(1)); // Will check whether (this dimSize - this index - 1) >= 0 (note: -1 since we're doing a >= check with 0-based indices)
        }

        std::vector<int64_t> tmpBufferShape{ 1 }; // only one element of type loadResultType
        mlir::MemRefType tmpElementType;
        std::optional<v::ExecutionTarget> execTargetOpt = util::ResolveExecutionTarget(affineLoadOp);
        assert(execTargetOpt.has_value());
        auto execTarget = *execTargetOpt;
        mlir::Value tmpBuffer;
        if (execTarget == v::ExecutionTarget::GPU)
        {
            tmpElementType = mlir::MemRefType::get(tmpBufferShape, loadResultType, {}, static_cast<unsigned>(v::MemorySpace::Local));
            tmpBuffer = rewriter.create<v::AllocOp>(loc, tmpElementType, llvm::None);
        }
        else
        {
            tmpElementType = mlir::MemRefType::get(tmpBufferShape, loadResultType);
            tmpBuffer = rewriter.create<mlir::memref::AllocaOp>(loc, tmpElementType, mlir::ValueRange{}, rewriter.getI64IntegerAttr(AVX2Alignment));
        }

        auto zeroIndex = rewriter.create<mlir::ConstantIndexOp>(loc, 0);

        auto srcBoundsCheckSet = mlir::IntegerSet::get(resolvedAccessIndices.size(), 0, constraintExprs, constraintEqFlags);
        auto ifOp = rewriter.create<mlir::AffineIfOp>(loc, srcBoundsCheckSet, ValueRange{ resolvedAccessIndices }, true); // true indicating we want an "else" region

        auto thenBuilder = ifOp.getThenBodyBuilder();
        auto newLoadOp = thenBuilder.create<mlir::AffineLoadOp>(loc, loadSrc, accessMap, accessIndices);
        SetBoundsChecked(thenBuilder, newLoadOp);

        auto thenStoreOp = thenBuilder.create<mlir::memref::StoreOp>(loc, newLoadOp.getResult(), tmpBuffer, ValueRange{ zeroIndex });
        SetBoundsChecked(thenBuilder, thenStoreOp);

        auto elseBuilder = ifOp.getElseBodyBuilder();
        // TODO : support user-specified padding value rather than always using 0
        auto constantZero = elseBuilder.create<mlir::ConstantOp>(loc, elseBuilder.getZeroAttr(loadResultType));
        auto elseStoreOp = elseBuilder.create<mlir::memref::StoreOp>(loc, constantZero.getResult(), tmpBuffer, ValueRange{ zeroIndex });
        SetBoundsChecked(elseBuilder, elseStoreOp);

        auto tmpSlotLoad = rewriter.create<mlir::memref::LoadOp>(loc, tmpBuffer, ValueRange{ zeroIndex });
        SetBoundsChecked(rewriter, tmpSlotLoad);

        affineLoadOp.replaceAllUsesWith(tmpSlotLoad.getResult());
        rewriter.eraseOp(affineLoadOp);
    }

    return success();
}

LogicalResult OutOfBoundsLoadRewrite::matchAndRewrite(mlir::memref::LoadOp loadOp, PatternRewriter& rewriter) const
{
    // Only check for out-of-bounds-accesses inside of ops that are marked for bounds checking
    if (!AncestorOpContainsAttrOfName(loadOp, AccessBoundsCheckAttrName))
    {
        return success();
    }

    if (IsBoundsChecked(loadOp))
    {
        return success();
    }
    // Convert std.load to affine.load with an identity map
    auto loc = loadOp.getLoc();
    mlir::memref::LoadOp::Adaptor adaptor{ loadOp };
    auto memRefType = adaptor.memref().getType().cast<mlir::MemRefType>();
    auto affineLoadOp = rewriter.create<mlir::AffineLoadOp>(loc, adaptor.memref(), rewriter.getMultiDimIdentityMap(memRefType.getRank()), adaptor.indices());
    loadOp.replaceAllUsesWith(affineLoadOp.getResult());
    auto result = OutOfBoundsLoadRewriteCommon(affineLoadOp, rewriter);
    rewriter.eraseOp(loadOp);
    return result;
}

LogicalResult OutOfBoundsAffineLoadRewrite::matchAndRewrite(mlir::AffineLoadOp affineLoadOp, PatternRewriter& rewriter) const
{
    // Only check for out-of-bounds-accesses inside of ops that are marked for bounds checking
    if (!AncestorOpContainsAttrOfName(affineLoadOp, AccessBoundsCheckAttrName))
    {
        return success();
    }

    return OutOfBoundsLoadRewriteCommon(affineLoadOp, rewriter);
}

LogicalResult OutOfBoundsStoreRewriteCommon(mlir::AffineStoreOp affineStoreOp, PatternRewriter& rewriter)
{
    if (IsBoundsChecked(affineStoreOp))
    {
        return success();
    }

    auto loc = affineStoreOp.getLoc();
    mlir::AffineStoreOp::Adaptor adaptor{ affineStoreOp };

    if (HasOutOfBoundsAccess(affineStoreOp, loc))
    {
        // This store has a potential out-of-bounds access, so replace it with a conditional store

        auto accessMapAttr = affineStoreOp.getAffineMapAttr();
        auto accessMap = accessMapAttr.getValue();
        auto storeDst = affineStoreOp.memref();
        auto storeDstType = storeDst.getType();
        assert(storeDstType.isa<mlir::MemRefType>());
        auto memRefType = storeDstType.cast<mlir::MemRefType>();

        // TODO : de-dupe affine.if constraint code with load case
        std::vector<mlir::AffineExpr> constraintExprs;
        constraintExprs.reserve(accessMap.getNumResults() * 2); // One lower bound and one upper bound check per src dimension
        std::vector<mlir::Value> accessIndices(adaptor.indices().begin(), adaptor.indices().end());
        auto resolvedAccessIndices = util::MultiDimAffineApply(rewriter, loc, accessMap, accessIndices);
        SmallVector<bool, 4> constraintEqFlags(accessMap.getNumResults() * 2, false);
        for (size_t srcDim = 0; srcDim < accessMap.getNumResults(); srcDim++)
        {
            // Lower bound check
            constraintExprs.push_back(rewriter.getAffineDimExpr(srcDim)); // Will check whether this index is >= 0

            // Upper bound check
            constraintExprs.push_back(memRefType.getDimSize(srcDim) - rewriter.getAffineDimExpr(srcDim) - rewriter.getAffineConstantExpr(1)); // Will check whether (this dimSize - this index - 1) >= 0 (note: -1 since we're doing a >= check with 0-based indices)
        }

        auto srcBoundsCheckSet = mlir::IntegerSet::get(resolvedAccessIndices.size(), 0, constraintExprs, constraintEqFlags);
        auto ifOp = rewriter.create<mlir::AffineIfOp>(loc, srcBoundsCheckSet, ValueRange{ resolvedAccessIndices }, true); // true indicating we want an "else" region

        auto thenBuilder = ifOp.getThenBodyBuilder();
        auto newStoreOp = thenBuilder.create<mlir::AffineStoreOp>(loc, affineStoreOp.value(), affineStoreOp.memref(), accessMap, accessIndices);
        SetBoundsChecked(thenBuilder, newStoreOp);

        rewriter.eraseOp(affineStoreOp);
    }

    return success();
}

LogicalResult OutOfBoundsStoreRewrite::matchAndRewrite(mlir::memref::StoreOp storeOp, PatternRewriter& rewriter) const
{
    // Only check for out-of-bounds-accesses inside of ops that are marked for bounds checking
    if (!AncestorOpContainsAttrOfName(storeOp, AccessBoundsCheckAttrName))
    {
        return success();
    }

    if (IsBoundsChecked(storeOp))
    {
        return success();
    }
    // Convert std.store to affine.store with an identity map
    auto loc = storeOp.getLoc();
    mlir::memref::StoreOp::Adaptor adaptor{ storeOp };
    auto memRefType = adaptor.memref().getType().cast<mlir::MemRefType>();
    auto affineStoreOp = rewriter.create<mlir::AffineStoreOp>(loc, adaptor.value(), adaptor.memref(), rewriter.getMultiDimIdentityMap(memRefType.getRank()), adaptor.indices());
    auto result = OutOfBoundsStoreRewriteCommon(affineStoreOp, rewriter);
    rewriter.eraseOp(storeOp);
    return result;
}

LogicalResult OutOfBoundsAffineStoreRewrite::matchAndRewrite(mlir::AffineStoreOp affineStoreOp, PatternRewriter& rewriter) const
{
    // Only check for out-of-bounds-accesses inside of ops that are marked for bounds checking
    if (!AncestorOpContainsAttrOfName(affineStoreOp, AccessBoundsCheckAttrName))
    {
        return success();
    }

    return OutOfBoundsStoreRewriteCommon(affineStoreOp, rewriter);
}

template <typename OpType>
LogicalResult ConvertStoreToAffine(PatternRewriter& rewriter, OpType op)
{
    // Convert store ops to affine store ops with an identity map
    typename OpType::Adaptor adaptor{ op };
    auto memRefType = adaptor.memref().getType().template cast<mlir::MemRefType>();
    rewriter.create<mlir::AffineStoreOp>(op.getLoc(), adaptor.value(), adaptor.memref(), rewriter.getMultiDimIdentityMap(memRefType.getRank()), adaptor.indices());
    rewriter.eraseOp(op);
    return success();
}

template <typename OpType>
LogicalResult ConvertLoadToAffine(PatternRewriter& rewriter, OpType op)
{
    // Convert load ops to affine load ops with an identity map
    typename OpType::Adaptor adaptor{ op };
    auto memRefType = adaptor.memref().getType().template cast<mlir::MemRefType>();
    rewriter.replaceOpWithNewOp<mlir::AffineLoadOp>(op, adaptor.memref(), rewriter.getMultiDimIdentityMap(memRefType.getRank()), adaptor.indices());
    return success();
}

LogicalResult ConvertLoadsToAffineRewrite::matchAndRewrite(mlir::memref::LoadOp loadOp, PatternRewriter& rewriter) const
{
    return ConvertLoadToAffine(rewriter, loadOp);
}

LogicalResult ConvertStoresToAffineRewrite::matchAndRewrite(mlir::memref::StoreOp storeOp, PatternRewriter& rewriter) const
{
    return ConvertStoreToAffine(rewriter, storeOp);
}

LogicalResult ConvertValueLoadsToAffineRewrite::matchAndRewrite(v::LoadOp loadOp, PatternRewriter& rewriter) const
{
    return ConvertLoadToAffine(rewriter, loadOp);
}

LogicalResult ConvertValueStoresToAffineRewrite::matchAndRewrite(v::StoreOp storeOp, PatternRewriter& rewriter) const
{
    return ConvertStoreToAffine(rewriter, storeOp);
}

void ExecutionPlanCacheRegionLoweringPass::runOnOperation()
{
    auto operation = getOperation();
    ConversionTarget target(getContext());

    target.addLegalDialect<ValueDialect,
                           memref::MemRefDialect,
                           mlir::AffineDialect,
                           mlir::StandardOpsDialect,
                           ExecutionPlanDialect>();
    target.addIllegalOp<BeginCacheMappingOp>();
    target.addIllegalOp<EndCacheMappingOp>();
    target.addIllegalOp<BeginCacheRegionOp>();
    target.addIllegalOp<EndCacheRegionOp>();

    OwningRewritePatternList patterns(&getContext());
    accera::transforms::executionPlan::populateExecutionPlanCacheRegionPatterns(patterns);

    (void)applyPatternsAndFoldGreedily(operation, std::move(patterns));
}

void ExecutionPlanVectorizationPass::runOnOperation()
{
    auto operation = getOperation();
    mlir::OpBuilder builder(operation);
    ConversionTarget target(getContext());

    target.addLegalDialect<ValueDialect,
                           memref::MemRefDialect,
                           mlir::AffineDialect,
                           mlir::StandardOpsDialect,
                           ExecutionPlanDialect>();
    target.addDynamicallyLegalOp<AffineForOp>([&](AffineForOp op) {
        // An AffineForOp is legal if it does not have the ExecutionPlan vectorize attributes
        return !HasVectorizationInfo(op);
    });

    OwningRewritePatternList patterns(&getContext());
    accera::transforms::executionPlan::populateExecutionPlanVectorizePatterns(printVecOpDetails, patterns);

    (void)applyPatternsAndFoldGreedily(operation, std::move(patterns));
}

void ExecutionPlanParallelizationPass::runOnOperation()
{
    auto operation = getOperation();
    mlir::OpBuilder builder(operation);
    ConversionTarget target(getContext());

    target.addLegalDialect<ValueDialect,
                           memref::MemRefDialect,
                           mlir::AffineDialect,
                           mlir::StandardOpsDialect,
                           ExecutionPlanDialect>();
    target.addDynamicallyLegalOp<AffineForOp>([&](AffineForOp op) {
        // An AffineForOp is legal if it does not have the ExecutionPlan parallelize attributes
        return !HasParallelizationInfo(op);
    });

    OwningRewritePatternList patterns(&getContext());
    accera::transforms::executionPlan::populateExecutionPlanParallelizePatterns(patterns);

    (void)applyPatternsAndFoldGreedily(operation, std::move(patterns));
}

void ExecutionPlanTensorizationPass::runOnOperation()
{
    auto operation = getOperation();
    mlir::OpBuilder builder(operation);
    ConversionTarget target(getContext());

    target.addLegalDialect<ValueDialect,
                           memref::MemRefDialect,
                           mlir::AffineDialect,
                           mlir::StandardOpsDialect,
                           ExecutionPlanDialect>();
    target.addDynamicallyLegalOp<AffineForOp>([&](AffineForOp op) {
        // An AffineForOp is legal if it does not have the ExecutionPlan tensorize attributes
        return !HasTensorizationInfo(op);
    });

    OwningRewritePatternList patterns(&getContext());
    accera::transforms::executionPlan::populateExecutionPlanTensorizePatterns(patterns);

    (void)applyPatternsAndFoldGreedily(operation, std::move(patterns));
}

void ExecutionPlanMakeCacheLoweringPass::runOnFunction()
{
    ConversionTarget target(getContext());

    target.addLegalDialect<ValueDialect,
                           memref::MemRefDialect,
                           mlir::AffineDialect,
                           mlir::StandardOpsDialect,
                           ExecutionPlanDialect>();
    target.addIllegalOp<MakeCacheOp>();

    OwningRewritePatternList patterns(&getContext());
    accera::transforms::executionPlan::populateExecutionPlanMakeCachePatterns(patterns);

    if (failed(applyPartialConversion(getFunction(), target, std::move(patterns))))
        signalPassFailure();
}

void ExecutionPlanCopyReduceLoweringPass::runOnOperation()
{
    auto operation = getOperation();
    ConversionTarget target(getContext());

    target.addLegalDialect<ValueDialect,
                           LoopNestDialect,
                           memref::MemRefDialect,
                           mlir::AffineDialect,
                           mlir::StandardOpsDialect,
                           ExecutionPlanDialect>();
    target.addIllegalOp<ActiveElementCacheCopyOp>();
    target.addIllegalOp<ActiveBlockCacheCopyOp>();
    target.addIllegalOp<ActiveElementCacheReduceOp>();
    target.addIllegalOp<ActiveBlockCacheReduceOp>();
    target.addIllegalOp<CacheZeroOp>();

    OwningRewritePatternList patterns(&getContext());
    accera::transforms::executionPlan::populateExecutionPlanCopyReducePatterns(patterns);

    (void)applyPatternsAndFoldGreedily(operation, std::move(patterns));
}

void ExecutionPlanScaleHoistingPass::runOnFunction()
{
    ConversionTarget target(getContext());

    OwningRewritePatternList patterns(&getContext());
    accera::transforms::executionPlan::populateExecutionPlanScaleHoistingPatterns(patterns);

    if (failed(applyPartialConversion(getFunction(), target, std::move(patterns))))
        signalPassFailure();
}

void OutOfBoundsAccessHandlingPass::runOnFunction()
{
    ConversionTarget target(getContext());

    OwningRewritePatternList patterns(&getContext());
    accera::transforms::executionPlan::populateOutOfBoundsAccessHandlingPatterns(patterns);

    if (failed(applyPartialConversion(getFunction(), target, std::move(patterns))))
        signalPassFailure();
}

namespace accera::transforms::executionPlan
{

std::unique_ptr<Pass> createExecutionPlanMakeCachePass()
{
    return std::make_unique<ExecutionPlanMakeCacheLoweringPass>();
}

std::unique_ptr<Pass> createExecutionPlanCopyReducePass()
{
    return std::make_unique<ExecutionPlanCopyReduceLoweringPass>();
}

std::unique_ptr<Pass> createExecutionPlanCacheRegionLoweringPass()
{
    return std::make_unique<ExecutionPlanCacheRegionLoweringPass>();
}

std::unique_ptr<Pass> createExecutionPlanVectorizationPass()
{
    return std::make_unique<ExecutionPlanVectorizationPass>();
}

std::unique_ptr<Pass> createExecutionPlanParallelizationPass()
{
    return std::make_unique<ExecutionPlanParallelizationPass>();
}

std::unique_ptr<mlir::Pass> createExecutionPlanTensorizationPass()
{
    return std::make_unique<ExecutionPlanTensorizationPass>();
}

std::unique_ptr<mlir::Pass> createExecutionPlanScaleHoistingPass()
{
    return std::make_unique<ExecutionPlanScaleHoistingPass>();
}

std::unique_ptr<mlir::Pass> createOutOfBoundsAccessHandlingPass()
{
    return std::make_unique<OutOfBoundsAccessHandlingPass>();
}

void populateExecutionPlanMakeCachePatterns(mlir::OwningRewritePatternList& patterns)
{
    patterns.insert<MakeCacheOpLowering>(patterns.getContext());
}

void populateExecutionPlanMultiCachePatterns(mlir::OwningRewritePatternList& patterns)
{
    patterns.insert<MultiCacheCopyOpRewrite>(patterns.getContext());
}

void populateExecutionPlanCopyReducePatterns(mlir::OwningRewritePatternList& patterns)
{
    patterns.insert<ActiveElementCacheCopyOpRewrite,
                    ActiveBlockCacheCopyOpRewrite,
                    ActiveElementCacheReduceOpRewrite,
                    ActiveBlockCacheReduceOpRewrite,
                    CacheZeroOpRewrite>(patterns.getContext());
}

void populateExecutionPlanMaxElementCacheRegionPatterns(mlir::OwningRewritePatternList& patterns)
{
    patterns.insert<MaxElementCacheRegionOpRewrite>(patterns.getContext());
}

void populateExecutionPlanCacheRegionHoistingPatterns(mlir::OwningRewritePatternList& patterns)
{
    patterns.insert<HoistCacheRegionOpsRewrite>(patterns.getContext());
}

void populateExecutionPlanCacheRegionMergingPatterns(mlir::OwningRewritePatternList& patterns)
{
    patterns.insert<MergeCacheRegionOpsRewrite>(patterns.getContext());
}

void populateExecutionPlanCacheRegionPatterns(mlir::OwningRewritePatternList& patterns)
{
    patterns.insert<BeginCacheRegionOpRewrite>(patterns.getContext());
}

void populateExecutionPlanCacheMappingPatterns(mlir::OwningRewritePatternList& patterns)
{
    patterns.insert<BeginCacheMappingOpRewrite>(patterns.getContext());
}

void populateExecutionPlanAdjustHierarchicalCacheRegionPositionPatterns(mlir::OwningRewritePatternList& patterns)
{
    patterns.insert<AdjustHierarchicalCacheRegionPositionRewrite>(patterns.getContext());
}

void populateExecutionPlanAdjustCacheMappingPositionPatterns(mlir::OwningRewritePatternList& patterns)
{
    patterns.insert<AdjustCacheMappingPositionRewrite>(patterns.getContext());
}

void populateExecutionPlanVectorizePatterns(bool printVectorizationDetails, mlir::OwningRewritePatternList& patterns)
{
    patterns.insert<VectorizeAffineForOpConversion,
                    InPlaceUnrollAffineForOpConversion>(patterns.getContext(), printVectorizationDetails);
}

void populateExecutionPlanTensorizePatterns(mlir::OwningRewritePatternList& patterns)
{
    patterns.insert<TensorizeAffineForOpConversion>(patterns.getContext());
}

void populateExecutionPlanParallelizePatterns(mlir::OwningRewritePatternList& patterns)
{
    patterns.insert<ParallelizeAffineForOpConversion,
                    CollapseAffineParallelOpsRewrite>(patterns.getContext());
}

void populateExecutionPlanScaleHoistingPatterns(mlir::OwningRewritePatternList& patterns)
{
    patterns.insert<HoistScalingToCacheReduceRewrite>(patterns.getContext());
}

void populateOutOfBoundsAccessHandlingPatterns(mlir::OwningRewritePatternList& patterns)
{
    patterns.insert<OutOfBoundsLoadRewrite,
                    OutOfBoundsStoreRewrite,
                    OutOfBoundsAffineLoadRewrite,
                    OutOfBoundsAffineStoreRewrite>(patterns.getContext());
}

void populateConvergeLoadStoresPatterns(mlir::OwningRewritePatternList& patterns)
{
    patterns.insert<ConvertLoadsToAffineRewrite,
                    ConvertStoresToAffineRewrite,
                    ConvertValueLoadsToAffineRewrite,
                    ConvertValueStoresToAffineRewrite>(patterns.getContext());
}

} // namespace accera::transforms::executionPlan
