#ifndef _LPDDR_MEMORYCONTROLLER_H_
#define _LPDDR_MEMORYCONTROLLER_H_

#include "SimulatorObject.h"
#include "Transaction.h"
#include "SystemConfiguration.h"
#include "BankState.h"
#include "Rank.h"
#include "write_buffer.h"
#include "Rmw.h"
#include "Inline_ECC.h"
#include "AddressMapping.h"
#include <map>
#include <queue>
#include <deque>
#include <iomanip>
#include <cmath>
#include <assert.h>
#include <numeric>
#include <algorithm>
#include <unordered_set>
#include <unordered_map>

using namespace std;

namespace LPDDRSim {

class WriteBuff;
class Rmw;
class Inline_ECC;
typedef Transaction& t_ptr;

struct task_info {
    bool rd_finish = false;
    bool wr_finish = false;
    bool rd_ecc    = false;
    bool wr_ecc    = false;
    uint32_t slt_cnt = 0;
};

struct wdata_pipe {
    uint64_t task = 0;
    uint64_t delay = 0;
};

class MemorySystem;
class MemoryController : public SimulatorObject {

public:
    //functions
    MemoryController(MemorySystem* ms, ostream &DDRSim_log_, ostream &trace_log_, ostream &cmdnum_log_);
    virtual ~MemoryController();

    bool addTransaction(Transaction *trans);
    void update_cresp();
    void update_even_cycle();
    void noc_read_inform(bool fast_wakeup_rank0, bool fast_wakeup_rank1, bool bus_rempty);
    bool WillAcceptTransaction();
    bool WillAcceptTransactions(unsigned num);
    bool HasPendingWork() const;
    bool returnReadData(unsigned int channel_num, unsigned long long task,
            double readDataEnterDmcTime, double reqAddToDmcTime, double reqEnterDmcBufTime);
    void ReturnData_statistics(uint64_t task, uint64_t timeAdded, unsigned qos, unsigned mid, unsigned pf_type, unsigned rank);
    void Cmd2Dfi_statistics(uint64_t task, uint64_t timeAdded, unsigned qos, unsigned mid, unsigned pf_type, unsigned rank);
    void receiveFromBus(unsigned long long task, bool mask_wcmd, bool ps);
    void receiveFromCPU(unsigned *data ,uint64_t task);
    bool canReceiveWdata(uint64_t task) const;
    void attachRanks(vector<Rank *> *rank);
    unsigned CalcCasTiming(unsigned bl, unsigned sync, unsigned wck_pst);
    unsigned CalcTiming(bool is_trtp, unsigned cmd_bl, unsigned timing);
    unsigned CalcTccd(bool is_samebg, unsigned cmd_bl, unsigned tccd);
    unsigned CalcWrite2Mwrite(bool is_samebg, bool is_sameba, unsigned cmd_bl);
    unsigned CalcMwrite2Write(bool is_samebg, bool is_sameba, unsigned cmd_bl);
    unsigned CalcMwrite2Mwrite(bool is_samebg, bool is_sameba, unsigned cmd_bl);
    void CalcBl(Transaction *trans);
    void update();
    void communicate();
    void resetStats();
    void lc(Transaction *transaction);
    void power_event_stat();
    vector<uint64_t> que_cmd_time;
    void update_lp_state();
    void update_wdata();
    void update_grt_fifo();
    void exec();
    void refresh(unsigned sc);
    void all_bank_refresh(unsigned rank, unsigned sc);
    void per_bank_refresh(unsigned rank, unsigned sc);
    void send_pb_refresh(unsigned rank, unsigned sc);
    void send_pb_precharge(unsigned rank, unsigned sc);
    void enh_per_bank_refresh(unsigned rank, unsigned sc);
    void enh_send_pb_refresh(unsigned rank, unsigned sc);
    void enh_send_pb_precharge(unsigned rank, unsigned sc);
    void gd2_dist_refresh();
    enum DIST_STATE {DIST_IDLE, SEND_ACT1, SEND_ACT2, SEND_PRE};
    struct GD2_DIST_STATE {
        DIST_STATE state;
        DIST_STATE bank_state;
        unsigned bank;
        vector <uint32_t> pre_cmd_cnt;
        vector <uint32_t> dist_pstpnd_num;
        vector<uint32_t> pre_cmd_cnt_fg;
        bool force_dist_refresh;
        uint32_t pre_cmd_cnt_bank;
        uint32_t pre_cmd_cnt_fg_bank;
        uint32_t dist_pstpnd_num_bank;
        bool force_dist_refresh_bank;
        GD2_DIST_STATE (size_t index) {
            state = DIST_IDLE;
            bank = index;
            for (size_t i = 0; i < NUM_MATGRPS; i ++) {
                pre_cmd_cnt.push_back(0);
                dist_pstpnd_num.push_back(0);
                pre_cmd_cnt_fg.push_back(0);
            }
            force_dist_refresh = false;
            pre_cmd_cnt_bank = 0;
            pre_cmd_cnt_fg_bank = 0;
            dist_pstpnd_num_bank = 0;
            force_dist_refresh_bank = false;
        }
    };
    vector <GD2_DIST_STATE> DistRefState;
    struct pre_cmd {
        TransactionType trans_type;
        TransactionCmd type;
        unsigned rank;
        unsigned bankIndex;
        unsigned sid;
        unsigned group;
        pre_cmd () {
            type = READ_CMD;
            trans_type = DATA_READ;
            rank = 0;
            bankIndex = 0;
            sid = 0;
            group = 0;
        }
    };
    pre_cmd PreCmd;
    unsigned ser_rw_cnt = 0;
    unsigned ser_rank_cnt = 0;
    unsigned ser_sid_cnt = 0;
    void scheduler();
    void state_fresh();
    void data_fresh();
    void need_issue(Transaction *transaction);
    void check_timeout_and_aging();
    void generate_packet(Cmd *c);
    void fresh_timing(const BusPacket &bus_packet,bool hit);
    void check_conflict(Transaction *trans);
    void prs(Transaction &trans);
    void que_pipeline();
    void lqos_label();
    bool apply_bank(Transaction *transaction);
    void release_bank(unsigned BankIndex);
    unsigned priority(Cmd *cmd);
    unsigned priority_pri(Cmd *cmd);
    void update_que();
    void update_hp();
    bool write_response(uint64_t task,uint64_t address);
    bool read_response(uint64_t task,uint64_t address);
    bool cmd_response(uint64_t task,uint64_t address);
    bool check_fresh(uint32_t &frerank);
    bool check_rankStates(uint8_t rank);
    bool check_samebank(unsigned int bank);
    void faw_update();
    void page_timeout_policy();
    void update_rwgroup_state();
    void update_rw_schedulable_counts();
    unsigned GetDmcAvailability() const;
    unsigned GetDmcWriteAvailability() const;
    void update_group_state();
    void page_adapt_policy(Transaction *trans);
    void page_adpt_policy(Transaction *trans);
    unsigned opc_cnt;
    unsigned ppc_cnt;
    unsigned page_adpt_win_cnt;
    string bank_state_opcode(CurrentBankState state);
    string trans_cmd_opcode(TransactionCmd state);
    string trans_type_opcode(TransactionType state);
    void update_state();
    void update_state_pre();
    void update_state_post();
    void update_statistics();
    void ehs_page_adapt_policy();
    void update_deque_fifo();
    inline unsigned data_cnt_perburst(unsigned length) {
            return ((DmcLog2(length, JEDEC_DATA_BUS_BITS)) / DMC_DATA_BUS_BITS);}
    struct RwGroupSnapshot {
        unsigned read_cnt;
        unsigned write_cnt;
        unsigned schedulable_read_cnt;
        unsigned schedulable_write_cnt;
        unsigned availability;
        unsigned high_qos_read_cnt;
        uint64_t read_retired_total;
        uint64_t write_retired_total;
        uint64_t rw_cmd_total;
        uint64_t act_cmd_total;
        uint64_t timeout_read_total;
        uint64_t timeout_write_total;
    };
    unsigned Read_Cnt() {return que_read_cnt;};
    unsigned Write_Cnt() {return que_write_cnt;};
    unsigned SchedulableReadCnt() const {return rw_schedulable_read_cnt;};
    unsigned SchedulableWriteCnt() const {return rw_schedulable_write_cnt;};
    uint8_t GetLocalRwGroup() const {return rw_group_state[0];};
    RwGroupSnapshot GetRwGroupSnapshot() const;
    uint8_t GetEffectiveRwGroup() const;
    void SetRwSyncGroup(uint8_t group);
    void ClearRwSyncGroup();
    void PostCalcTiming();
    void calc_occ();
    unsigned get_occ() {return occ;}
    double calc_sqrt(double sum, double sum_pwr2, unsigned cnt);
    void trans_state_init(Transaction *trans);
    uint32_t occ;
    uint32_t availability;
    uint64_t sum_avai;
    uint64_t sum_pwr_avai;
    double avai_sqrt;
    uint32_t row_hit_ratio;
    unsigned occ_1_cnt;
    unsigned occ_2_cnt;
    unsigned occ_3_cnt;
    unsigned occ_4_cnt;
    unsigned bw_totalcmds;
    unsigned bw_totalwrites;
    unsigned bw_totalreads;
    unsigned ecc_total_bytes;
    unsigned ecc_total_reads;
    unsigned ecc_total_writes;
    unsigned rmw_total_bytes;
    unsigned rmw_total_reads;
    uint64_t TotalDmcBytes;
    uint64_t TotalDmcRdBytes;
    uint64_t TotalDmcWrBytes;
    unsigned TotalDmcRd32B;
    unsigned TotalDmcRd64B;
    unsigned TotalDmcRd128B;
    unsigned TotalDmcRd256B;
    unsigned TotalDmcWr32B;
    unsigned TotalDmcWr64B;
    unsigned TotalDmcWr128B;
    unsigned TotalDmcWr256B;
    float CalcBwByByte(uint64_t byte, unsigned cycle);
    WriteBuff *wb;
    Rmw *rmw;
    Inline_ECC *iecc;
    bool push_req(Transaction * trans);
    bool push_after_rmw(Transaction *trans);
    bool push_after_iecc(Transaction *trans);
    void traceRegister();
    void traceSample();
    void traceDfiRdata(uint64_t task);

    //fields
    vector<Transaction *> transactionQueue;
    vector <bool> slt_valid;
    std::map< uint64_t,TRANS_MSG > pending_TransactionQue;
    BusPacket command;
    unsigned  command_pend;
    
    //even/odd cycle flag
    bool even_cycle;
    bool odd_cycle;

    //statistics for DMC
    unsigned totalTransactions;
    unsigned RtCmdCnt;
    unsigned totalReads;
    unsigned totalWrites;
    unsigned addrconf_cnt;
    unsigned idconf_cnt;
    unsigned baconf_cnt;
    unsigned totalconf_cnt;
    unsigned active_cnt;
    unsigned active_dst_cnt;
    unsigned precharge_sb_cnt;
    unsigned precharge_pb_cnt;
    unsigned precharge_ab_cnt;
    unsigned precharge_pb_dst_cnt;
    unsigned read_p_cnt;
    unsigned write_p_cnt;
    unsigned read_cnt;
    unsigned write_cnt;
    unsigned ecc_read_cnt;
    unsigned ecc_write_cnt;
    unsigned merge_read_cnt;
    unsigned mwrite_cnt;
    unsigned mwrite_p_cnt;
    unsigned refresh_ab_cnt;
    unsigned refresh_pb_cnt;
    unsigned pbr_overall_cnt;
    unsigned page_exceed_cnt;
    unsigned dresp_cnt;
    vector<vector<unsigned>> forceRankBankIndex;
    vector<vector<unsigned>> refresh_cnt_pb;
    vector<vector<unsigned>> rank_refresh_cnt;
    vector<unsigned> perbank_refresh_cnt;
    uint32_t dmc_timeout_cnt;
    //uint32_t timeout_cnt;
    unsigned com_read_cnt;
    unsigned rw_switch_cnt;
    unsigned r2w_switch_cnt;
    unsigned w2r_switch_cnt;
    unsigned rank_switch_cnt;
    unsigned sid_switch_cnt;
    unsigned dly_ex2000_cnt;
    uint64_t total_latency;
    vector<uint64_t> total_latency_rank;
    vector<uint32_t> com_read_cnt_rank;
    float ddrc_av_lat;
    vector<float> ddrc_av_lat_rank;
    vector<uint32_t> r_bank_cnt;
    vector<uint32_t> w_bank_cnt;
    vector<uint32_t> bank_cnt;
    vector<vector<uint32_t>> r_bg_cnt;
    vector<vector<uint32_t>> w_bg_cnt;
    vector<vector<uint32_t>> bg_cnt;
    vector<uint32_t> r_rank_cnt;
    vector<uint32_t> w_rank_cnt;
    vector<uint32_t> rank_cnt;
    vector<uint32_t> rank_pre_act_cnt;
    vector<vector<uint32_t>> sc_cnt;
    vector<vector<uint32_t>> r_sid_cnt;
    vector<vector<uint32_t>> w_sid_cnt;
    vector<vector<uint32_t>> sid_cnt;
    vector<deque<unsigned>> deqCmdWakeupLp;
    vector<uint32_t> r_qos_cnt;
    vector<uint32_t> w_qos_cnt;
    vector<COUNTER> access_bank_delay;
    vector<uint32_t> bank_cas_delay;
    vector<uint32_t> acc_rank_cnt;
    vector<uint32_t> acc_bank_cnt;
    vector<uint32_t> racc_rank_cnt;
    vector<uint32_t> racc_bank_cnt;
    vector<uint32_t> wacc_rank_cnt;
    vector<uint32_t> wacc_bank_cnt;
    vector<uint32_t> active_cmd_cnt;
    vector<uint32_t> page_cmd_cnt;
    vector<uint32_t> page_timeout_rd;
    vector<uint32_t> page_timeout_wr;
    vector<vector<int32_t>> page_row_hit;
    vector<vector<int32_t>> page_row_miss;
    vector<vector<int32_t>> page_row_conflict;
    uint32_t page_timeout_window[34];
    vector<uint32_t> BankRowActCnt;
    unsigned adpt_openpage_time;
    vector<uint32_t> r_rank_bst;
    vector<uint32_t> w_rank_bst;
    vector<uint32_t *> r_rank_mux;
    vector<uint32_t *> w_rank_mux;
    vector<uint32_t> bank_cnt_ehs;
    vector<vector<uint64_t>> ehs_page_adapt_cnt;

    vector<unsigned> qos_delay_cnt;
    vector<unsigned> qos_cnt;
    vector<unsigned> qos_timeout_cnt;
    vector<vector<unsigned>> qos_level_cnt;
    vector<unsigned> mid_delay_cnt;
    vector<unsigned> mid_cnt;
    vector<unsigned> pf_delay_cnt;
    vector<unsigned> pf_cnt;

    //grt fifo realted
    unsigned grt_fifo_wcmd_cnt;
    bool grt_fifo_bp;

    //Round Robin Priority for 4 arb groups
    vector<unsigned> arb_group_pri;
    // number of tran for 4 arb groups
    vector<unsigned> arb_group_cnt;

    uint64_t flowStatisTotalBytes;

    uint64_t TotalBytes;
    uint64_t TotalReadBytes;
    uint64_t TotalWriteBytes;
    vector<uint64_t> TotalBytesRank;
    uint64_t DmcTotalBytes;
    uint64_t DmcTotalReadBytes;
    uint64_t DmcTotalWriteBytes;

    vector<unsigned> lat_dly_cnt;
    vector<unsigned> lat_dly_step;
    unsigned min_delay;
    unsigned max_delay;
    uint64_t min_delay_id;
    uint64_t max_delay_id;

    unsigned que_read_cnt;
    unsigned que_write_cnt;
    unsigned dmc_cmd_cnt;
    unsigned pre_act_cnt;
    unsigned total_pre_act_cnt;
    unsigned total_pre_act_success_cnt;
    unsigned total_iecc_cnt;
    unsigned total_noiecc_cnt;
    std::vector<std::vector<BankState>> banktable;
    bool full() {return ((que_read_cnt + que_write_cnt) >= TRANS_QUEUE_DEPTH);};
    void dfs_backpress(bool backpress);
    bool dfs_backpress_en;
    uint64_t total_dfs_bp_cnt;
    unsigned GetDmcQsize() {return (que_read_cnt + que_write_cnt);}
    std::vector<vector<FORALLREFRESH>> refreshALL;
    std::vector<PERBANKREFRESH> refreshPerBank;
    vector <BankTableState> bankStates;
    vector <RankStatus> RankState;
    vector<data_packet>read_data_buffer;
    PhyLpStatus PhyLpState;
    vector <bool> fast_wakeup;
    vector <int> fast_wakeup_cnt;
    vector <FuncState> funcState;
    vector <uint32_t> PdTime;
    vector <uint32_t> AsrefTime;
    vector <uint32_t> SrpdTime;
    vector <uint32_t> WakeUpTime;
    vector <uint32_t> PdEnterCnt;
    vector <uint32_t> PdExitCnt;
    vector <uint32_t> AsrefEnterCnt;
    vector <uint32_t> AsrefExitCnt;
    vector <uint32_t> SrpdEnterCnt;
    vector <uint32_t> SrpdExitCnt;
    map <unsigned, unsigned> RdCntBl;
    map <unsigned, unsigned> WrCntBl;
    vector <wdata_pipe> WdataPipe;
    struct WdataOrderEntry {
        uint64_t task;
        unsigned remaining_beats;
        WdataOrderEntry(uint64_t task_, unsigned remaining_beats_)
                : task(task_), remaining_beats(remaining_beats_) {}
    };
    deque<WdataOrderEntry> wdata_order_queue;
    uint64_t rd_inc_cnt;
    uint64_t rd_wrap_cnt;
    uint64_t wr_inc_cnt;
    uint64_t wr_wrap_cnt;
    uint64_t rdata_cnt;
    uint64_t wdata_cnt;
    unsigned phy_lp_cnt;
    unsigned phy_notlp_cnt;
    vector <uint8_t> rw_group_state;
    unsigned rw_schedulable_read_cnt;
    unsigned rw_schedulable_write_cnt;
    uint64_t rw_group_read_retired_total;
    uint64_t rw_group_write_retired_total;
    uint64_t rw_group_rw_cmd_total;
    uint64_t rw_group_act_cmd_total;
    uint64_t rw_group_timeout_read_total;
    uint64_t rw_group_timeout_write_total;
    bool rw_sync_group_valid;
    uint8_t rw_sync_group;
    bool rw_sync_in_write_group;
    uint8_t rw_sync_ch_cmd_cnt;
    bool in_write_group;
    uint8_t rk_grp_state;
    uint8_t real_rk_grp_state;
    map <unsigned, unsigned> BL_n;
    map <unsigned, unsigned> BL_n_min;
    map <unsigned, unsigned> BL_n_max;
    uint64_t cmd_in2dfi_lat;
    uint64_t cmd_in2dfi_cnt;
    uint64_t cmd_rdmet_cnt;
    unsigned forward_64B_cnt;
    unsigned forward_128B_cnt;
    MemorySystem *parentMemorySystem;
    vector <uint64_t> bp_cycle;
    vector <uint32_t> bp_step;
    bool has_cmd_bp();
    bool has_bypact_exec;
    vector <bool> act_executing;
    vector<unsigned> pre_enh_pbr_bagroup;
    vector<unsigned> pre_sch_bankIndex;
    vector<bool> issue_state;
    bool lqos_bp;
    bool lqos_rd_bp;
    bool lqos_wr_bp;

private:
    bool refresh_backlog_blocks_external(const Transaction *trans) const;
    ostream &DDRSim_log;
    ostream &trace_log;
    ostream &cmdnum_log;
    ofstream check_log;
    uint32_t channel;
    uint32_t sub_cha;
    uint64_t channel_ohot;
    vector <Cmd *> CmdQueue;
    vector<DataPacket> writeDataToSend;
    uint32_t data_delay;
    vector< vector<unsigned> > tFAWCountdown;
    vector< vector<unsigned> > tFAWCountdown_sc1;
    vector< vector<unsigned> > tFPWCountdown;
    unsigned cmdCyclesLeft;
    vector<Rank *> *ranks;
    bool refreshing;
    bool exec_valid;
    vector <vector<bool>> refresh_pbr_has_finish;
    vector <vector<bool>> force_pbr_refresh;
    vector<phy>packet;
    uint64_t pre_dat_time;
    //for adapt page policy
    bool arb_enable;
    vector <std::vector<pbr_weight>> PbrWeight;
    vector <std::vector<pbr_weight>> SbGroupWeight;       // used for different groups, in which banks have same ba1ba0
    vector <std::vector<pbr_weight>> SbWeight;            // used for banks with same ba1ba0
    vector <std::vector<unsigned>>   bank_pair_cmd_cnt;   // added for SBR_WEIGHT_ENH_MODE=3/4
//    vector <pbr_weight> SbWeightOrder;
    uint8_t serial_cmd_cnt;
    uint8_t rwgrp_ch_cmd_cnt;
    uint8_t rankgrp_ch_cmd_cnt;
    vector <uint64_t> WriteResp;
    vector <uint64_t> ReadResp;
    vector <uint64_t> CmdResp;
//    vector<data_packet>read_data_buffer;
    deque<uint64_t> rdata_ready_tasks;
    deque<data_packet> rp_fifo;
    bool rcmd_bp_byrp;
    string trace_prefix;
    bool trace_cmd_in_valid;
    bool trace_cmd_in_accept;
    TransactionType trace_cmd_in_type;
    uint64_t trace_cmd_in_task;
    uint64_t trace_cmd_in_address;
    uint32_t trace_cmd_in_data_size;
    uint32_t trace_cmd_in_burst_length;
    uint32_t trace_cmd_in_bank_index;
    uint64_t trace_cmd_in_row;
    bool trace_wdata_in_valid;
    uint64_t trace_wdata_in_task;
    bool trace_dfi_cmd_fire;
    TransactionCmd trace_dfi_cmd_type;
    uint64_t trace_dfi_cmd_task;
    uint32_t trace_dfi_cmd_bank_index;
    uint64_t trace_dfi_cmd_row;
    uint64_t trace_dfi_cmd_addr_col;
    uint32_t trace_dfi_cmd_bl;
    bool trace_dfi_wdata_valid;
    uint64_t trace_dfi_wdata_task;
    uint32_t trace_dfi_wdata_bl;
    bool trace_dfi_rdata_valid;
    uint64_t trace_dfi_rdata_task;
    TransactionCmd activate_cmd;
    bool core_concurr_en;
    uint8_t cmd_cycle;
    uint8_t pre_cycle;
    uint8_t rw_cycle;
    int CalcCmdCycle(uint8_t pre_cmd, uint8_t next_cmd);
    void LoadTfpw(uint8_t rank, unsigned tfpw);
    void LoadTfaw(uint8_t rank, unsigned tfaw, unsigned sc);
    void CheckFgRef(Cmd *c, unsigned bank, unsigned matgrp);

public:
    uint64_t pre_req_time;          // time point for last cmd
    uint64_t pre_req_data_time;    // time point for last wdata 
    uint64_t rd_met_abr_cnt;
    uint64_t rd_met_pbr_cnt;
    unsigned pbr_bank_num;
    unsigned pbr_bg_num;
    unsigned pbr_sb_group_num;      //added for enhanced dbr
    unsigned pbr_sb_num;            //added for enhanced dbr
    unsigned sc_num;
    unsigned sc_bank_num;
    
    uint64_t pbr_block_allcmd_cycle;        // added for statistics of influence of enhanced dbr
    uint64_t pbr_cycle;                     // added for statistics of influence of enhanced dbr
    
    uint64_t pre_cmd_time;

    map<uint64_t, bool> rmw_rd_finish;
    std::map< uint64_t, task_info > tasks_info;
    std::map< uint64_t, uint32_t > wdata_info;
    void pushQosForSameMpamTrans(Transaction *trans);
    void pushQosForSameMidTrans(Transaction *trans);
    string log_path;
    void gen_cresp(uint64_t task);
    void gen_wresp(uint64_t task);
    void gen_rresp(uint64_t task);
    void gen_rdata(uint64_t task, unsigned cnt, unsigned delay, bool mask_wcmd, bool ps);
    void push_pending_TransactionQue(Transaction *trans);
    void rank_group_weight(unsigned * rank, unsigned * type);
    unsigned max_bl_data_size;
    unsigned min_bl_data_size;
    map <unsigned, unsigned> bl_data_size;
    vector<unsigned> rowconf_pre_cnt;
    vector<unsigned> pageto_pre_cnt;
    vector<unsigned> func_pre_cnt;
    float calc_power();
    int bg_intlv_cnt;
    uint64_t pre_rdata_time;
    uint64_t pre_wresp_time;
    uint64_t pre_rresp_time;
    uint64_t pre_cresp_time;
    unsigned rw_cmd_num;
    unsigned act_cmd_num;
    unsigned tout_high_pri;
    unsigned GetRwRank(unsigned rank) {return (r_rank_cnt[rank] + w_rank_cnt[rank]);};
    vector <bool> has_wakeup;
    vector <bool> rank_has_cmd;
    vector <bool> rank_has_pre_act_cmd;
    vector <uint64_t> bank_idle_cnt;
    vector <uint64_t> bank_act_cnt;
    uint64_t rd_met_pd_cnt;
    uint64_t rd_met_asref_cnt;
    uint64_t cmd_met_pd_cnt;
    uint64_t cmd_met_asref_cnt;
    vector <uint32_t> rank_cnt_asref;
//    vector <uint32_t> rank_cnt_sbridle;
//    vector <bool> rank_send_pbr;
    vector < vector<uint32_t> > rank_cnt_sbridle;
    vector < vector<bool> > rank_send_pbr;
    uint32_t page_act_cnt;
    uint32_t page_rw_cnt;
    unsigned samerow_mask_rdcnt;
    unsigned samerow_mask_wrcnt;
    vector <unsigned> samerow_bit_rdcnt;
    vector <unsigned> samerow_bit_wrcnt;
    uint64_t pbr_cc_cnt;
    uint64_t abr_cc_cnt;
    bool sch_tout_cmd;
    TransactionType sch_tout_type;
    unsigned sch_tout_rank;
    unsigned trfcpb;
    unsigned trfcab;
    unsigned no_sch_cmd_en;
    unsigned no_sch_cmd_cnt;
    vector <bool> send_wckfs; // for CAS_FS
    unsigned PCFG_RANKTRTR_CASFS; // for CAS_FS
    unsigned PCFG_RANKTRTW_CASFS; // for CAS_FS
    unsigned PCFG_RANKTWTR_CASFS; // for CAS_FS
    unsigned PCFG_RANKTWTW_CASFS; // for CAS_FS
    unsigned casfs_cnt = 0; // for CAS_FS
    uint64_t casfs_time = 0; // for CAS_FS
    unsigned casfs_pre_rank = 0; // for CAS_FS
    vector <bool> pbr_hold_pre;
    vector <uint64_t> pbr_hold_pre_time;
    unsigned rw_exec_cnt;
    unsigned table_use_cnt;

    vector<bool> rank_cmd_high_qos;
    vector<unsigned> rank_rhit_num;
    unsigned com_highqos_read_cnt;
    uint64_t total_highqos_latency;
    vector<uint64_t> rank_total_highqos_latency;
    vector<uint32_t> rank_com_highqos_read_cnt;
    float ddrc_av_highqos_lat;
    vector<float> rank_ddrc_av_highqos_lat;
    vector<uint32_t> highqos_r_bank_cnt;
    unsigned highqos_max_delay;
    unsigned highqos_max_delay_id;
    vector <uint32_t> que_read_highqos_cnt;
    unsigned highqos_trig_grpsw_cnt;
    vector <uint64_t> sbr_gap_cnt;
    vector <unsigned> ref_offset;
    vector <unsigned> grp_sid_level;
    vector <unsigned> max_rcmd_bank;
    vector <unsigned> max_wcmd_bank;

    bool write_port_busy_this_cycle;
    uint32_t ecc_wb_cnt;
    std::unordered_map<uint64_t, TRANS_MSG> ecc_wb_pending_wr;
    std::vector<Transaction *> ecc_wb_queue;
    std::vector<Transaction *> ps_rd_queue;
    std::vector<std::pair<Transaction *, uint64_t>> delayed_ecc_wb_queue;
    std::unordered_set<uint64_t> ecc_checked_tasks;
    std::unordered_set<uint64_t> tasks_need_ecc_wb;
    std::unordered_map<uint64_t, uint64_t> task_ecc_release_time;
    void update_ecc_wb_delay();
    Transaction* ps_rd_trans;
    uint64_t next_ps_cycle;
    uint64_t current_ps_addr;
    uint64_t ps_task_counter;
    uint32_t ps_rank;
    uint32_t ps_sid;
    uint32_t ps_group;
    uint32_t ps_bank;
    uint32_t ps_row;
    uint32_t ps_col;
    void update_patrol_scrubbing();
    bool wdata_half_beat_done;
    uint8_t GetRwGroupTarget() const;
    uint8_t GetRwGroupCurrent() const;
    unsigned mrd_wr_availability;
};
}
#endif
