<HTML>
<HEAD>
<TITLE>System software programming on the 80386</TITLE>
</HEAD><BODY BGCOLOR="#ffffff" TEXT="#000000" LINK="0000ff" VLINK="#0000ff" >

<CENTER><FONT FACE=Impact SIZE=6 COLOR="#0000ff"><I>
System software programming on the 80386</FONT></I>

<!-- BEGIN INTERNET LINK EXCHANGE CODE -->
<a href="http://ad.linkexchange.com/3/X112581/gotoad.map" 
target="_top">
<img width=440 height=40 border=1 ismap 
alt="Internet Link Exchange"
src="http://ad.linkexchange.com/3/X112581/logoshowad?free"></a>
<br><font size=1><a href="http://www.linkexchange.com/" 
target="_top">
Member of the Internet Link Exchange</a></font><br>
<!-- END INTERNET LINK EXCHANGE CODE  -->
    

<FONT SIZE=2> <BR>*** Warning *** This will probably take ages to load.</FONT>
</CENTER>
 <BR>
This is part II and III of 386intel.txt (available widely, see
<A HREF="http://www.intel.com">Intel</A>) converted to html by myself, as a free
service to the internet community. Most of the conversion was done by hand,
and it's several hours' worth of extremely tedious work;
so please email me if you found this useful. <BR>

 <BR><B>NB:</B> Just a note about the converted diagrams. A 'Y' is a down
arrow (sorry, best I could think up), and any join is a '+'.
The '*' characters are corners. <BR>

 <BR>Eventually, I'll add a better structure, plus lookup index, etc.

  <BR> <BR>
This document is copyrighted by Intel Corp. Any spelling mistakes are their
fault. Email me and I'll fix 'em.
 <BR>

<TABLE WIDTH="100%"><TR><TD ALIGN=RIGHT>
Hope you enjoy! <A HREF="mailto:os-dev@effect.net.au">-Josh</A>
</TD></TR></TABLE>

 <BR>

<A NAME="contents">.</A>
<CENTER><B>PART II  SYSTEMS PROGRAMMING <BR></CENTER></B>
<CENTER>
<B>Table of contents</B><HR WIDTH=50>

<TABLE BORDER=0><TR>


<TD ALIGN=LEFT>

<A HREF="#chapter_4">Chapter 4</a>  Systems Architecture<BR>
<A HREF="#chapter_5">Chapter 5</a>  Memory Management<BR>
<A HREF="#chapter_6">Chapter 6</a>  Protection<BR>
<A HREF="#chapter_7">Chapter 7</a>  Multitasking<BR>
<A HREF="#chapter_8">Chapter 8</a>  Input/Output<BR>
<A HREF="#chapter_9">Chapter 9</a>  Exceptions and Interrupts<BR>
<A HREF="#chapter_10">Chapter 10</a>  Initialization<BR>
<A HREF="#chapter_11">Chapter 11</a>  Coprocessing and Multiprocessing<BR>
<A HREF="#chapter_12">Chapter 12</a>  Debugging<BR>
<A HREF="#chapter_13">Chapter 13</a>  Executing 80286 Protected-Mode Code<BR>
<A HREF="#chapter_14">Chapter 14</a>  80386 Real-Address Mode<BR>
<A HREF="#chapter_15">Chapter 15</a>  Virtual 8086 Mode<BR>
<A HREF="#chapter_16">Chapter 16</a>  Mixing 16-Bit and 32 Bit Code<BR>

</TD>



</TR></TABLE>

<HR WIDTH=50> <BR>
</CENTER>
                        
 <BR>
<A NAME="chapter_4">.</A>
<A HREF="#contents"><I>Back</I> <BR></A>
<A HREF="#chapter_4">Chapter 4</a>  Systems Architecture <BR>
 <BR>
---------------------------------------------------------------------------- <BR>
 <BR>
Many of the architectural features of the 80386 are used only by systems <BR>
programmers. This chapter presents an overview of these aspects of the <BR>
architecture. <BR>
 <BR>
The systems-level features of the 80386 architecture include: <BR>
 <BR>
  Memory Management <BR>
  Protection <BR>
  Multitasking <BR>
  Input/Output <BR>
  Exceptions and Interrupts <BR>
  Initialization <BR>
  Coprocessing and Multiprocessing <BR>
  Debugging <BR>
 <BR>
These features are implemented by registers and instructions, all of which <BR>
are introduced in the following sections. The purpose of this chapter is not <BR>
to explain each feature in detail, but rather to place the remaining <BR>
chapters of Part II in perspective. Each mention in this chapter of a <BR>
register or instruction is either accompanied by an explanation or a <BR>
reference to a following chapter where detailed information can be obtained. <BR>
 <BR>
 <BR>
4.1  Systems Registers <BR>
 <BR>
The registers designed for use by systems programmers fall into these <BR>
classes: <BR>
 <BR>
  EFLAGS <BR>
  Memory-Management Registers <BR>
  Control Registers <BR>
  Debug Registers <BR>
  Test Registers <BR>
 <BR>
 <BR>
4.1.1  Systems Flags <BR>
 <BR>
The systems flags of the EFLAGS register control I/O, maskable interrupts, <BR>
debugging, task switching, and enabling of virtual 8086 execution in a <BR>
protected, multitasking environment. These flags are highlighted in Figure <BR>
4-1. <BR>
 <BR>
IF (Interrupt-Enable Flag, bit 9) <BR>
 <BR>
   Setting IF allows the CPU to recognize external (maskable) interrupt <BR>
   requests. Clearing IF disables these interrupts. IF has no effect on <BR>
   either exceptions or nonmaskable external interrupts. Refer to Chapter <BR>
   9 for more details about interrupts. <BR>
 <BR>
NT (Nested Task, bit 14) <BR>
 <BR>
   The processor uses the nested task flag to control chaining of <BR>
   interrupted and called tasks. NT influences the operation of the IRET <BR>
   instruction. Refer to <A HREF="#chapter_7">Chapter 7</a> and <A HREF="#chapter_9">Chapter 9</a> for more information on <BR>
   nested tasks. <BR>
 <BR>
RF (Resume Flag, bit 16) <BR>
 <BR>
   The RF flag temporarily disables debug exceptions so that an instruction <BR>
   can be restarted after a debug exception without immediately causing <BR>
   another debug exception. Refer to <A HREF="#chapter_12">Chapter 12</a> for details. <BR>
 <BR>
TF (Trap Flag, bit 8) <BR>
 <BR>
   Setting TF puts the processor into single-step mode for debugging. In <BR>
   this mode, the CPU automatically generates an exception after each <BR>
   instruction, allowing a program to be inspected as it executes each <BR>
   instruction. Single-stepping is just one of several debugging features of <BR>
   the 80386. Refer to <A HREF="#chapter_12">Chapter 12</a> for additional information. <BR>
 <BR>
VM (Virtual 8086 Mode, bit 17) <BR>
 <BR>
   When set, the VM flag indicates that the task is executing an 8086 <BR>
   program. Refer to <A HREF="#chapter_14">Chapter 14</a> for a detailed discussion of how the 80386 <BR>
   executes 8086 tasks in a protected, multitasking environment. <BR>
 <BR>
 <BR>
<A name="figure4_1">.</A>
<A HREF="#figure4_1">Figure 4.1</A>.  System Flags of EFLAGS Register <BR>
<PRE>
      31              23               15                7           0
     *===============+===========+=+=+++=+====+=+=+=+=+++=+=+=+=+=+=+=*
     |...........................|V|R|.|N|ID  |O|D|I|T|S|Z|.|A|.|P|.|C|
     |0 0 0 0 0 0 0 0 0 0 0 0 0 0| | |0| |    |.|.| |.|.|.|0|.|0|.|1|.|
     |...........................|M|F|.|T|  PL|F|F|F|F|F|F|.|F|.|F|.|F|
     *===============+===========+++++++++=+==+=+=+++=+++=+=+=+=+=+=+=*
                                  | |   |  |       |
             VIRTUAL 8086 MODE----* |   |  |       |
                   RESUME FLAG------*   |  |       |
              NESTED TASK FLAG----------*  |       |
           I/O PRIVILEGE LEVEL-------------*       |
              INTERRUPT ENABLE---------------------*
</PRE>
---------------------------------------------------------------------------- <BR>
NOTE <BR>
      0 OR 1 INDICATES INTEL RESERVED. DO NOT DEFINE. <BR>
---------------------------------------------------------------------------- <BR>
 <BR>
 <BR>
4.1.2  Memory-Management Registers <BR>
 <BR>
Four registers of the 80386 locate the data structures that control <BR>
segmented memory management: <BR>
 <BR>
GDTR    Global Descriptor Table Register <BR>
LDTR    Local Descriptor Table Register <BR>
 <BR>
   These registers point to the segment descriptor tables GDT and LDT. <BR>
   Refer to <A HREF="#chapter_5">Chapter 5</a> for an explanation of addressing via descriptor <BR>
   tables. <BR>
 <BR>
IDTR    Interrupt Descriptor Table Register <BR>
 <BR>
   This register points to a table of entry points for interrupt handlers <BR>
   (the IDT). Refer to <A HREF="#chapter_9">Chapter 9</a> for details of the interrupt mechanism. <BR>
 <BR>
TR      Task Register <BR>
 <BR>
   This register points to the information needed by the processor to define <BR>
   the current task. Refer to <A HREF="#chapter_7">Chapter 7</a> for a description of the <BR>
   multitasking features of the 80386. <BR>
 <BR>
 <BR>
4.1.3  Control Registers <BR>
 <BR>
<A HREF="#figure4_2">Figure 4.2</A> shows the format of the 80386 control registers CR0, CR2, and <BR>
CR3. These registers are accessible to systems programmers only via variants <BR>
of the MOV instruction, which allow them to be loaded from or stored in <BR>
general registers; for example: <BR>
 <BR>
MOV EAX, CR0 <BR>
MOV CR3, EBX <BR>
 <BR>
CR0 contains system control flags, which control or indicate conditions <BR>
that apply to the system as a whole, not to an individual task. <BR>
 <BR>
EM (Emulation, bit 2) <BR>
 <BR>
   EM indicates whether coprocessor functions are to be emulated. Refer to <BR>
   <A HREF="#chapter_11">Chapter 11</a> for details. <BR>
 <BR>
ET (Extension Type, bit 4) <BR>
 <BR>
   ET indicates the type of coprocessor present in the system (80287 or <BR>
   80387). Refer to <A HREF="#chapter_11">Chapter 11</a> and <A HREF="#chapter_10">Chapter 10</a> for details. <BR>
 <BR>
MP (Math Present, bit 1) <BR>
 <BR>
   MP controls the function of the WAIT instruction, which is used to <BR>
   coordinate a coprocessor. Refer to <A HREF="#chapter_11">Chapter 11</a> for details. <BR>
 <BR>
PE (Protection Enable, bit 0) <BR>
 <BR>
   Setting PE causes the processor to begin executing in protected mode. <BR>
   Resetting PE returns to real-address mode. Refer to <A HREF="#chapter_14">Chapter 14</a> and <BR>
   <A HREF="#chapter_10">Chapter 10</a> for more information on changing processor modes. <BR>
 <BR>
PG (Paging, bit 31) <BR>
 <BR>
   PG indicates whether the processor uses page tables to translate linear <BR>
   addresses into physical addresses. Refer to <A HREF="#chapter_5">Chapter 5</a> for a description <BR>
   of page translation; refer to <A HREF="#chapter_10">Chapter 10</a> for a discussion of how to set <BR>
   PG. <BR>
 <BR>
TS (Task Switched, bit 3) <BR>
 <BR>
   The processor sets TS with every task switch and tests TS when <BR>
   interpreting coprocessor instructions. Refer to <A HREF="#chapter_11">Chapter 11</a> for details. <BR>
 <BR>
CR2 is used for handling page faults when PG is set. The processor stores <BR>
in CR2 the linear address that triggers the fault. Refer to <A HREF="#chapter_9">Chapter 9</a> for a <BR>
description of page-fault handling. <BR>
 <BR>
CR3 is used when PG is set. CR3 enables the processor to locate the page <BR>
table directory for the current task. Refer to <A HREF="#chapter_5">Chapter 5</a> for a description <BR>
of page tables and page translation. <BR>
 <BR>
 <BR>
<A name="figure4_2">.</A>
<A HREF="#figure4_2">Figure 4.2</A>.  Control Registers <BR>
<PRE>
 31                23                15                7               0
*=================+=================+========+========+=================*
|                                            |                          |
|    PAGE DIRECTORY BASE REGISTER (PDBR)     |         RESERVED         |CR3
+--------------------------------------------+--------------------------+
|                                                                       |
|                       PAGE FAULT LINEAR ADDRESS                       |CR2
+-----------------------------------------------------------------------+
|                                                                       |
|                                RESERVED                               |CR1
+-+-----------------------------------------------------------+-+-+-+-+-+
|P|                                                           |E|T|E|M|P|
|G|                              RESERVED                     |T|S|M|P|E|CR0
*=+===============+=================+=================+=======+=+=+=+=+=*
</PRE>
 <BR>
4.1.4  Debug Register <BR>
 <BR>
The debug registers bring advanced debugging abilities to the 80386, <BR>
including data breakpoints and the ability to set instruction breakpoints <BR>
without modifying code segments. Refer to <A HREF="#chapter_12">Chapter 12</a> for a complete <BR>
description of formats and usage. <BR>
 <BR>
 <BR>
4.1.5  Test Registers <BR>
 <BR>
The test registers are not a standard part of the 80386 architecture. They <BR>
are provided solely to enable confidence testing of the translation <BR>
lookaside buffer (TLB), the cache used for storing information from page <BR>
tables. <A HREF="#chapter_12">Chapter 12</a> explains how to use these registers. <BR>
 <BR>
 <BR>
4.2  Systems Instructions <BR>
 <BR>
Systems instructions deal with such functions as: <BR>
 <BR>
  1.  Verification of pointer parameters (refer to <A HREF="#chapter_6">Chapter 6</a>): <BR>
 <BR>
    ARPL             -- Adjust RPL <BR>
    LAR              -- Load Access Rights <BR>
    LSL              -- Load Segment Limit <BR>
    VERR             -- Verify for Reading <BR>
    VERW             -- Verify for Writing <BR>
 <BR>
  2.  Addressing descriptor tables (refer to Chaper 5): <BR>
 <BR>
    LLDT             -- Load LDT Register <BR>
    SLDT             -- Store LDT Register <BR>
    LGDT             -- Load GDT Register <BR>
    SGDT             -- Store GDT Register <BR>
 <BR>
  3.  Multitasking (refer to <A HREF="#chapter_7">Chapter 7</a>): <BR>
 <BR>
    LTR              -- Load Task Register <BR>
    STR              -- Store Task Register <BR>
 <BR>
  4. Coprocessing and Multiprocessing (refer to <A HREF="#chapter_11">Chapter 11</a>): <BR>
 <BR>
    CLTS             -- Clear Task-Switched Flag <BR>
    ESC              -- Escape instructions <BR>
    WAIT             -- Wait until Coprocessor not Busy <BR>
    LOCK             -- Assert Bus-Lock Signal <BR>
 <BR>
  5.  Input and Output (refer to <A HREF="#chapter_8">Chapter 8</a>): <BR>
 <BR>
    IN               -- Input <BR>
    OUT              -- Output <BR>
    INS              -- Input String <BR>
    OUTS             -- Output String <BR>
 <BR>
  6.  Interrupt control (refer to <A HREF="#chapter_9">Chapter 9</a>): <BR>
 <BR>
    CLI              -- Clear Interrupt-Enable Flag <BR>
    STI              -- Set Interrupt-Enable Flag <BR>
    LIDT             -- Load IDT Register <BR>
    SIDT             -- Store IDT Register <BR>
 <BR>
  7.  Debugging (refer to <A HREF="#chapter_12">Chapter 12</a>): <BR>
 <BR>
    MOV              -- Move to and from debug registers <BR>
 <BR>
  8.  TLB testing (refer to <A HREF="#chapter_10">Chapter 10</a>): <BR>
 <BR>
    MOV              -- Move to and from test registers <BR>
 <BR>
  9.  System Control: <BR>
 <BR>
    SMSW             -- Set MSW <BR>
    LMSW             -- Load MSW <BR>
    HLT              -- Halt Processor <BR>
    MOV              -- Move to and from control registers <BR>
 <BR>
The instructions SMSW and LMSW are provided for compatibility with the <BR>
80286 processor.  80386 programs access the MSW in CR0 via variants of the <BR>
MOV instruction.  HLT stops the processor until receipt of an INTR or RESET <BR>
signal. <BR>
 <BR>
In addition to the chapters cited above, detailed information about each of <BR>
these instructions can be found in the instruction reference chapter, <BR>
Chapter 17. <BR>
 <BR>
 <BR>
<A NAME="chapter_5">.</A>
<A HREF="#contents"><I>Back</I> <BR></A>
<A HREF="#chapter_5">Chapter 5</a>  Memory Management <BR>
 <BR>
---------------------------------------------------------------------------- <BR>
 <BR>
The 80386 transforms logical addresses (i.e., addresses as viewed by <BR>
programmers) into physical address (i.e., actual addresses in physical <BR>
memory) in two steps: <BR>
 <BR>
  o  Segment translation, in which a logical address (consisting of a <BR>
     segment selector and segment offset) are converted to a linear address. <BR>
 <BR>
  o  Page translation, in which a linear address is converted to a physical <BR>
     address. This step is optional, at the discretion of systems-software <BR>
     designers. <BR>
 <BR>
These translations are performed in a way that is not visible to <BR>
applications programmers. <A HREF="#figure5_1">Figure 5.1</A> illustrates the two translations at a <BR>
high level of abstraction. <BR>
 <BR>
<A HREF="#figure5_1">Figure 5.1</A> and the remainder of this chapter present a simplified view of <BR>
the 80386 addressing mechanism. In reality, the addressing mechanism also <BR>
includes memory protection features. For the sake of simplicity, however, <BR>
the subject of protection is taken up in another chapter, <A HREF="#chapter_6">Chapter 6</a>. <BR>
 <BR>
 <BR>
<A name="figure5_1">.</A>
<A HREF="#figure5_1">Figure 5.1</A>.  Address Translation Overview <BR>
<PRE>
             15           0      31                           0
    LOGICAL *===============*   *==============================*
    ADDRESS |    SELECTOR   |   |            OFFSET            |
            *===============*   *===+==========================*
                                    Y
                     *==============================*
                     |     SEGMENT TRANSLATION      |
                     *==============+===============*
                                 *==+=*       PAGING ENABLED
                                 |PG ?+--------------------*
                                 *==+=*                    |
                   31        PAGING Y DISABLED       0     |
          LINEAR  *===========+===========+===========*    |
          ADDRESS |    DIR    |   PAGE    |  OFFSET   |    |
                  *===========+=====+=====+===========*    |
                                    Y                      |
                     *==============================*      |
                     |       PAGE TRANSLATION       |      |
                     *==============+===============*      |
                                    |<---------------------*
                      31            Y              0
            PHYSICAL *==============================*
            ADDRESS  |                              |
                     *==============================*
</PRE>
 <BR>
5.1  Segment Translation <BR>
 <BR>
<A HREF="#figure5_2">Figure 5.2</A> shows in more detail how the processor converts a logical <BR>
address into a linear address. <BR>
 <BR>
To perform this translation, the processor uses the following data <BR>
structures: <BR>
 <BR>
  o  Descriptors <BR>
  o  Descriptor tables <BR>
  o  Selectors <BR>
  o  Segment Registers <BR>
 <BR>
 <BR>
5.1.1  Descriptors <BR>
 <BR>
The segment descriptor provides the processor with the data it needs to map <BR>
a logical address into a linear address. Descriptors are created by <BR>
compilers, linkers, loaders, or the operating system, not by applications <BR>
programmers. <A HREF="#figure5_3">Figure 5.3</A> illustrates the two general descriptor formats. All <BR>
types of segment descriptors take one of these formats. Segment-descriptor <BR>
fields are: <BR>
 <BR>
BASE: Defines the location of the segment within the 4 gigabyte linear <BR>
address space. The processor concatenates the three fragments of the base <BR>
address to form a single 32-bit value. <BR>
 <BR>
LIMIT: Defines the size of the segment. When the processor concatenates the <BR>
two parts of the limit field, a 20-bit value results. The processor <BR>
interprets the limit field in one of two ways, depending on the setting of <BR>
the granularity bit: <BR>
 <BR>
  1.  In units of one byte, to define a limit of up to 1 megabyte. <BR>
 <BR>
  2.  In units of 4 Kilobytes, to define a limit of up to 4 gigabytes. The <BR>
      limit is shifted left by 12 bits when loaded, and low-order one-bits <BR>
      are inserted. <BR>
 <BR>
Granularity bit: Specifies the units with which the LIMIT field is <BR>
interpreted. When thebit is clear, the limit is interpreted in units of one <BR>
byte; when set, the limit is interpreted in units of 4 Kilobytes. <BR>
 <BR>
TYPE: Distinguishes between various kinds of descriptors. <BR>
 <BR>
DPL (Descriptor Privilege Level): Used by the protection mechanism (refer <BR>
to <A HREF="#chapter_6">Chapter 6</a>). <BR>
 <BR>
Segment-Present bit: If this bit is zero, the descriptor is not valid for <BR>
use in address transformation; the processor will signal an exception when a <BR>
selector for the descriptor is loaded into a segment register. <A HREF="#figure5_4">Figure 5.4</A> <BR>
shows the format of a descriptor when the present-bit is zero. The operating <BR>
system is free to use the locations marked AVAILABLE. Operating systems that <BR>
implement segment-based virtual memory clear the present bit in either of <BR>
these cases: <BR>
 <BR>
  o  When the linear space spanned by the segment is not mapped by the <BR>
     paging mechanism. <BR>
 <BR>
  o  When the segment is not present in memory. <BR>
 <BR>
Accessed bit: The processor sets this bit when the segment is accessed; <BR>
i.e., a selector for the descriptor is loaded into a segment register or <BR>
used by a selector test instruction. Operating systems that implement <BR>
virtual memory at the segment level may, by periodically testing and <BR>
clearing this bit, monitor frequency of segment usage. <BR>
 <BR>
Creation and maintenance of descriptors is the responsibility of systems <BR>
software, usually requiring the cooperation of compilers, program loaders or <BR>
system builders, and therating system. <BR>
 <BR>
 <BR>
<A name="figure5_2">.</A>
<A HREF="#figure5_2">Figure 5.2</A>.  Segment Translation <BR>
<PRE>
           15              0    31                                   0
  LOGICAL *================*   *=====================================*
  ADDRESS |    SELECTOR    |   |                OFFSET               |
          *===+=========+==*   *===================+=================*
       *------*         Y                          |
       | DESCRIPTOR TABLE                          |
       |  *============*                           |
       |  |            |                           |
       |  |            |                           |
       |  |            |                           |
       |  |            |                           |
       |  +============+                           |
       |  |  SEGMENT   | BASE          *===*       |
       *->| DESCRIPTOR +-------------->| + |<------*
          +============+ ADDRESS       *=+=*
          |            |                 |
          *============*                 |
                                         Y
              LINEAR  *============+===========+==============*
              ADDRESS |    DIR     |   PAGE    |    OFFSET    |
                      *============+===========+==============*
</PRE>
 <BR>
<A name="figure5_3">.</A>
<A HREF="#figure5_3">Figure 5.3</A>.  General Segment-Descriptor Format <BR>
<PRE>
         DESCRIPTORS USED FOR APPLICATIONS CODE AND DATA SEGMENTS

  31                23                15                7               0
 *=================+=+=+=+=+=========+=+=====+=+=====+=+=================*
 |                 | | | |A|         | |     | |     | |                 |
 |   BASE 31..24   |G|X|O|V| LIMIT   |P| DPL |1| TYPE|A|  BASE 23..16    | 4
 |                 | | | |L| 19..16  | |     | |     | |                 |
 +-----------------+-+-+-+-+---------+-+-----+-+-----+-+-----------------+
 |                                   |                                   |
 |        SEGMENT BASE 15..0         |       SEGMENT LIMIT 15..0         | 0
 |                                   |                                   |
 *=================+=================+=================+=================*

                DESCRIPTORS USED FOR SPECIAL SYSTEM SEGMENTS

  31                23                15                7               0
 *=================+=+=+=+=+=========+=+=====+=+=======+=================*
 |                 | | | |A|         | |     | |       |                 |
 |   BASE 31..24   |G|X|O|V| LIMIT   |P| DPL |0|  TYPE |  BASE 23..16    | 4
 |                 | | | |L| 19..16  | |     | |       |                 |
 +-----------------+-+-+-+-+---------+-+-----+-+-------+-----------------+
 |                                   |                                   |
 |        SEGMENT BASE 15..0         |       SEGMENT LIMIT 15..0         | 0
 |                                   |                                   |
 *=================+=================+=================+=================*

           A      - ACCESSED
           AVL    - AVAILABLE FOR USE BY SYSTEMS PROGRAMMERS
           DPL    - DESCRIPTOR PRIVILEGE LEVEL
           G      - GRANULARITY
           P      - SEGMENT PRESENT
</PRE>
 <BR>
5.1.2  Descriptor Tables <BR>
 <BR>
Segment descriptors are stored in either of two kinds of descriptor table: <BR>
 <BR>
  o  The global descriptor table (GDT) <BR>
  o  A local descriptor table (LDT) <BR>
 <BR>
A descriptor table is simply a memory array of 8-byte entries that contain <BR>
descriptors, as <A HREF="#figure5_5">Figure 5.5</A> shows. A descriptor table is variable in length <BR>
and may contain up to 8192 (2^(13)) descriptors. The first entry of the GDT <BR>
(INDEX=0) is not used by the processor, however. <BR>
 <BR>
The processor locates the GDT and the current LDT in memory by means of the <BR>
GDTR and LDTR registers. These registers store the base addresses of the <BR>
tables in the linear address space and store the segment limits. The <BR>
instructions LGDT and SGDT give access to the GDTR; the instructions LLDT <BR>
and SLDT give access to the LDTR. <BR>
 <BR>
 <BR>
<A name="figure5_4">.</A>
<A HREF="#figure5_4">Figure 5.4</A>.  Format of Not-Present Descriptor <BR>
<PRE>
  31                23                15                7               0
 *=================+=================+=+=====+=+=======+=================*
 |                                   | |     | |       |                 |
 |            AVAILABLE              |O| DPL |S| TYPE  |   AVAILABLE     | 4
 |                                   | |     | |       |                 |
 +-----------------------------------+-+-----+-+-------+-----------------+
 |                                                                       |
 |                               AVAILABLE                               | 0
 |                                                                       |
 *=================+=================+=================+=================*
</PRE>
 <BR>
<A name="figure5_5">.</A>
<A HREF="#figure5_5">Figure 5.5</A>.  Descriptor Tables <BR>
<PRE>
      GLOBAL DESCRIPTOR TABLE                 LOCAL DESCRIPTOR TABLE
    *======+=====+=====+======*            *======+=====+=====+======*
    |      |     |     |      |            |      |     |     |      |
    +------+-----+-----+------+            +------+-----+-----+------+
    |            |            | M          |            |            | M
    *============+============*            *============+============*
    |                         |            |                         |
    |                         |            |                         |
    *======+=====+=====+======*            *======+=====+=====+======*
    |      |     |     |      |            |      |     |     |      |
    +------+-----+-----+------+            +------+-----+-----+------+
    |            |            | N + 3      |            |            | N + 3
    +======+=====+=====+======+            +======+=====+=====+======+
    |      |     |     |      |            |      |     |     |      |
    +------+-----+-----+------+            +------+-----+-----+------+
    |            |            | N + 2      |            |            | N + 2
    +======+=====+=====+======+            +======+=====+=====+======+
    |      |     |     |      |            |      |     |     |      |
    +------+-----+-----+------+            +------+-----+-----+------+
    |            |            | N + 1      |            |            | N + 1
    +======+=====+=====+======+            +======+=====+=====+======+
    |      |     |     |      |            |      |     |     |      |
    +------+-----+-----+------+            +------+-----+-----+------+
    |            |            | N          |            |            | N
    *============+============*            *============+============*
    |                         |            |                         |
    |                         |            |                         |
    *======+=====+=====+======*            *======+=====+=====+======*
    |      |     |     |      |            |      |     |     |      |
    +------+--(UNUSED)-+------+            +------+-----+-----+------+
    |            |            |            |            |            |
    *============+============*            *============+============*
                              ^                                      ^
     *=====================*  |             *=====================*  |
     |         GDTR        +--*             |         LDTR        +--*
     *=====================*                *=====================*
</PRE>
 <BR>
5.1.3  Selectors <BR>
 <BR>
The selector portion of a logical address identifies a descriptor by <BR>
specifying a descriptor table and indexing a descriptor within that table. <BR>
Selectors may be visible to applications programs as a field within a <BR>
pointer variable, but the values of selectors are usually assigned (fixed <BR>
up) by linkers or linking loaders. <A HREF="#figure5_6">Figure 5.6</A> shows the format of a <BR>
selector. <BR>
 <BR>
Index: Selects one of 8192 descriptors in a descriptor table. The processor <BR>
simply multiplies this index value by 8 (the length of a descriptor), and <BR>
adds the result to the base address of the descriptor table in order to <BR>
access the appropriate segment descriptor in the table. <BR>
 <BR>
Table Indicator: Specifies to which descriptor table the selector refers. A <BR>
zero indicates the GDT; a one indicates the current LDT. <BR>
 <BR>
Requested Privilege Level: Used by the protection mechanism. (Refer to <BR>
<A HREF="#chapter_6">Chapter 6</a>.) <BR>
 <BR>
Because the first entry of the GDT is not used by the processor, a selector <BR>
that has an index of zero and a table indicator of zero (i.e., a selector <BR>
that points to the first entry of the GDT), can be used as a null selector. <BR>
The processor does not cause an exception when a segment register (other <BR>
than CS or SS) is loaded with a null selector. It will, however, cause an <BR>
exception when the segment register is used to access memory.  This feature <BR>
is useful for initializing unused segment registers so as to trap accidental <BR>
references. <BR>
 <BR>
 <BR>
<A name="figure5_6">.</A>
<A HREF="#figure5_6">Figure 5.6</A>.  Format of a Selector <BR>
<PRE>
                         15                      4 3   0
                        *=========================+=+===*
                        |                         |T|   |
                        |           INDEX         | |RPL|
                        |                         |I|   |
                        *=========================+=+===*

                         TI  - TABLE INDICATOR
                         RPL - REQUESTOR'S PRIVILEGE LEVEL
</PRE>
 <BR>
<A name="figure5_7">.</A>
<A HREF="#figure5_7">Figure 5.7</A>.  Segment Registers <BR>
<PRE>
             16-BIT VISIBLE
                SELECTOR                 HIDDEN DESCRIPTOR
           *================+========================================*
        CS |                |                                        |
           +----------------+----------------------------------------+
        SS |                |                                        |
           +----------------+----------------------------------------+
        DS |                |                                        |
           +----------------+----------------------------------------+
        ES |                |                                        |
           +----------------+----------------------------------------+
        FS |                |                                        |
           +----------------+----------------------------------------+
        GS |                |                                        |
           *================+========================================*
</PRE>
 <BR>
5.1.4  Segment Registers <BR>
 <BR>
The 80386 stores information from descriptors in segment registers, thereby <BR>
avoiding the need to consult a descriptor table every time it accesses <BR>
memory. <BR>
 <BR>
Every segment register has a "visible" portion and an "invisible" portion, <BR>
as <A HREF="#figure5_7">Figure 5.7</A> illustrates. The visible portions of these segment address <BR>
registers are manipulated by programs as if they were simply 16-bit <BR>
registers. The invisible portions are manipulated by the processor. <BR>
 <BR>
The operations that load these registers are normal program instructions <BR>
(previously described in Chapter 3). These instructions are of two classes: <BR>
 <BR>
  1.  Direct load instructions; for example, MOV, POP, LDS, LSS, LGS, LFS. <BR>
      These instructions explicitly reference the segment registers. <BR>
 <BR>
  2.  Implied load instructions; for example, far CALL and JMP. These <BR>
      instructions implicitly reference the CS register, and load it with a <BR>
      new value. <BR>
 <BR>
Using these instructions, a program loads the visible part of the segment <BR>
register with a 16-bit selector. The processor automatically fetches the <BR>
base address, limit, type, and other information from a descriptor table and <BR>
loads them into the invisible part of the segment register. <BR>
 <BR>
Because most instructions refer to data in segments whose selectors have <BR>
already been loaded into segment registers, the processor can add the <BR>
segment-relative offset supplied by the instruction to the segment base <BR>
address with no additional overhead. <BR>
 <BR>
 <BR>
5.2  Page Translation <BR>
 <BR>
In the second phase of address transformation, the 80386 transforms a <BR>
linear address into a physical address. This phase of address transformation <BR>
implements the basic features needed for page-oriented virtual-memory <BR>
systems and page-level protection. <BR>
 <BR>
The page-translation step is optional. Page translation is in effect only <BR>
when the PG bit of CR0 is set. This bit is typically set by the operating <BR>
system during software initialization. The PG bit must be set if the <BR>
operating system is to implement multiple virtual 8086 tasks, page-oriented <BR>
protection, or page-oriented virtual memory. <BR>
 <BR>
 <BR>
5.2.1  Page Frame <BR>
 <BR>
A page frame is a 4K-byte unit of contiguous addresses of physical memory. <BR>
Pages begin onbyte boundaries and are fixed in size. <BR>
 <BR>
 <BR>
5.2.2  Linear Address <BR>
 <BR>
A linear address refers indirectly to a physical address by specifying a <BR>
page table, a page within that table, and an offset within that page. Figure <BR>
5-8 shows the format of a linear address. <BR>
 <BR>
<A HREF="#figure5_9">Figure 5.9</A> shows how the processor converts the DIR, PAGE, and OFFSET <BR>
fields of a linear address into the physical address by consulting two <BR>
levels of page tables. The addressing mechanism uses the DIR field as an <BR>
index into a page directory, uses the PAGE field as an index into the page <BR>
table determined by the page directory, and uses the OFFSET field to address <BR>
a byte within the page determined by the page table. <BR>
 <BR>
 <BR>
<A name="figure5_8">.</A>
<A HREF="#figure5_8">Figure 5.8</A>.  Format of a Linear Address <BR>
<PRE>
      31                 22 21                 12 11                 0
     *=====================+=====================+====================*
     |                     |                     |                    |
     |         DIR         |        PAGE         |       OFFSET       |
     |                     |                     |                    |
     *=====================+=====================+====================*
</PRE>
 <BR>
<A name="figure5_9">.</A>
<A HREF="#figure5_9">Figure 5.9</A>.  Page Translation <BR>
<PRE>
                                                              PAGE FRAME
              *===========+===========+==========*         *===============*
              |    DIR    |   PAGE    |  OFFSET  |         |               |
              *=====+=====+=====+=====+=====+====*         |               |
                    |           |           |              |               |
      *-------------*           |           *------------->|    PHYSICAL   |
      |                         |                          |    ADDRESS    |
      |   PAGE DIRECTORY        |      PAGE TABLE          |               |
      |  *===============*      |   *===============*      |               |
      |  |               |      |   |               |      *===============*
      |  |               |      |   +===============+              ^
      |  |               |      *-->| PG TBL ENTRY  +--------------*
      |  +===============+          +===============+
      *->|   DIR ENTRY   +--*       |               |
         +===============+  |       |               |
         |               |  |       |               |
         *===============*  |       *===============*
                 ^          |               ^
*=======*        |          *---------------*
|  CR3  +--------*
*=======*
</PRE>
 <BR>
5.2.3  Page Tables <BR>
 <BR>
A page table is simply an array of 32-bit page specifiers. A page table is <BR>
itself a page, and therefore contains 4 Kilobytes of memory or at most 1K <BR>
32-bit entries. <BR>
 <BR>
Two levels of tables are used to address a page of memory. At the higher <BR>
level is a page directory. The page directory addresses up to 1K page tables <BR>
of the second level. A page table of the second level addresses up to 1K <BR>
pages. All the tables addressed by one page directory, therefore, can <BR>
address 1M pages (2^(20)). Because each page contains 4K bytes 2^(12) <BR>
bytes), the tables of one page directory can span the entire physical <BR>
address space of the 80386 (2^(20) times 2^(12) = 2^(32)). <BR>
 <BR>
The physical address of the current page directory is stored in the CPU <BR>
register CR3, also called the page directory base register (PDBR). Memory <BR>
management software has the option of using one page directory for all <BR>
tasks, one page directory for each task, or some combination of the two. <BR>
Refer to <A HREF="#chapter_10">Chapter 10</a> for information on initialization of CR3. Refer to <BR>
<A HREF="#chapter_7">Chapter 7</a> to see how CR3 can change for each task. <BR>
 <BR>
 <BR>
5.2.4  Page-Table Entries <BR>
 <BR>
Entries in either level of page tables have the same format. <A HREF="#figure5_1">Figure 5.1</A>0 <BR>
illustrates this format. <BR>
 <BR>
 <BR>
5.2.4.1  Page Frame Address <BR>
 <BR>
The page frame address specifies the physical starting address of a page. <BR>
Because pages are located on 4K boundaries, the low-order 12 bits are always <BR>
zero. In a page directory, the page frame address is the address of a page <BR>
table. In a second-level page table, the page frame address is the address <BR>
of the page frame that contains the desired memory operand. <BR>
 <BR>
 <BR>
5.2.4.2  Present Bit <BR>
 <BR>
The Present bit indicates whether a page table entry can be used in address <BR>
translation. P=1 indicates that the entry can be used. <BR>
 <BR>
When P=0 in either level of page tables, the entry is not valid for address <BR>
translation, and the rest of the entry is available for software use; none <BR>
of the other bits in the entry is tested by the hardware. <A HREF="#figure5_1">Figure 5.1</A>1 <BR>
illustrates the format of a page-table entry when P=0. <BR>
 <BR>
If P=0 in either level of page tables when an attempt is made to use a <BR>
page-table entry for address translation, the processor signals a page <BR>
exception. In software systems that support paged virtual memory, the <BR>
page-not-present exception handler can bring the required page into physical <BR>
memory. The instruction that caused the exception can then be reexecuted. <BR>
Refer to <A HREF="#chapter_9">Chapter 9</a> for more information on exception handlers. <BR>
 <BR>
Note that there is no present bit for the page directory itself. The page <BR>
directory may be not-present while the associated task is suspended, but the <BR>
operating system must ensure that the page directory indicated by the CR3 <BR>
image in the TSS is present in physical memory before the task is <BR>
dispatched. Refer to <A HREF="#chapter_7">Chapter 7</a> for an explanation of the TSS and task <BR>
dispatching. <BR>
 <BR>
 <BR>
<A name="figure5_10">.</A>
<A HREF="#figure5_1">Figure 5.1</A>0.  Format of a Page Table Entry <BR>
<PRE>
       31                                  12 11                      0
      *======================================+=======+===+=+=+===+=+=+=*
      |                                      |       |   | | |   |U|R| |
      |      PAGE FRAME ADDRESS 31..12       | AVAIL |0 0|D|A|0 0|/|/|P|
      |                                      |       |   | | |   |S|W| |
      *======================================+=======+===+=+=+===+=+=+=*

                P      - PRESENT
                R/W    - READ/WRITE
                U/S    - USER/SUPERVISOR
                D      - DIRTY
                AVAIL  - AVAILABLE FOR SYSTEMS PROGRAMMER USE

                NOTE: 0 INDICATES INTEL RESERVED. DO NOT DEFINE.
</PRE>
 <BR>
<A name="figure5_11">.</A>
<A HREF="#figure5_1">Figure 5.1</A>1.  Invalid Page Table Entry <BR>
<PRE>
       31                                                           1 0
      *==============================================================+=*
      |                                                              | |
      |                            AVAILABLE                         |0|
      |                                                              | |
      *==============================================================+=*
</PRE>
 <BR>
5.2.4.3  Accessed and Dirty Bits <BR>
 <BR>
These bits provide data about page usage in both levels of the page tables. <BR>
With the exception of the dirty bit in a page directory entry, these bits <BR>
are set by the hardware; however, the processor does not clear any of these <BR>
bits. <BR>
 <BR>
The processor sets the corresponding accessed bits in both levels of page <BR>
tables to one before a read or write operation to a page. <BR>
 <BR>
The processor sets the dirty bit in the second-level page table to one <BR>
before a write to an address covered by that page table entry. The dirty bit <BR>
in directory entries is undefined. <BR>
 <BR>
An operating system that supports paged virtual memory can use these bits <BR>
to determine what pages to eliminate from physical memory when the demand <BR>
for memory exceeds the physical memory available. The operating system is <BR>
responsible for testing and clearing these bits. <BR>
 <BR>
Refer to <A HREF="#chapter_11">Chapter 11</a> for how the 80386 coordinates updates to the accessed <BR>
and dirty bits in multiprocessor systems. <BR>
 <BR>
 <BR>
5.2.4.4  Read/Write and User/Supervisor Bits <BR>
 <BR>
These bits are not used for address translation, but are used for <BR>
page-level protection, which the processor performs at the same time as <BR>
address translation. Refer to <A HREF="#chapter_6">Chapter 6</a> where protection is discussed in <BR>
detail. <BR>
 <BR>
 <BR>
5.2.5  Page Translation Cache <BR>
 <BR>
For greatest efficiency in address translation, the processor stores the <BR>
most recently used page-table data in an on-chip cache. Only if the <BR>
necessary paging information is not in the cache must both levels of page <BR>
tables be referenced. <BR>
 <BR>
The existence of the page-translation cache is invisible to applications <BR>
programmers but not to systems programmers; operating-system programmers <BR>
must flush the cache whenever the page tables are changed. The <BR>
page-translation cache can be flushed by either of two methods: <BR>
 <BR>
  1.  By reloading CR3 with a MOV instruction; for example: <BR>
 <BR>
      MOV CR3, EAX <BR>
 <BR>
  2.  By performing a task switch to a TSS that has a different CR3 image <BR>
      than the current TSS. (Refer to <A HREF="#chapter_7">Chapter 7</a> for more information on <BR>
      task switching.) <BR>
 <BR>
 <BR>
5.3  Combining Segment and Page Translation <BR>
 <BR>
<A HREF="#figure5_1">Figure 5.1</A>2 combines <A HREF="#figure5_2">Figure 5.2</A> and <A HREF="#figure5_9">Figure 5.9</A> to summarize both phases <BR>
of the transformation from a logical address to a physical address when <BR>
paging is enabled. By appropriate choice of options and parameters to both <BR>
phases, memory-management software can implement several different styles of <BR>
memory management. <BR>
 <BR>
 <BR>
5.3.1  "Flat" Architecture <BR>
 <BR>
When the 80386 is used to execute software designed for architectures that <BR>
don't have segments, it may be expedient to effectively "turn off" the <BR>
segmentation features of the 80386. The 80386 does not have a mode that <BR>
disables segmentation, but the same effect can be achieved by initially <BR>
loading the segment registers with selectors for descriptors that encompass <BR>
the entire 32-bit linear address space. Once loaded, the segment registers <BR>
don't need to be changed. The 32-bit offsets used by 80386 instructions are <BR>
adequate to address the entire linear-address space. <BR>
 <BR>
 <BR>
5.3.2  Segments Spanning Several Pages <BR>
 <BR>
The architecture of the 80386 permits segments to be larger or smaller than <BR>
the size of a page (4 Kilobytes). For example, suppose a segment is used to <BR>
address and protect a large data structure that spans 132 Kilobytes. In a <BR>
software system that supports paged virtual memory, it is not necessary for <BR>
the entire structure to be in physical memory at once. The structure is <BR>
divided into 33 pages, any number of which may not be present. The <BR>
applications programmer does not need to be aware that the virtual memory <BR>
subsystem is paging the structure in this manner. <BR>
 <BR>
 <BR>
<A name="figure5_12">.</A>
<A HREF="#figure5_1">Figure 5.1</A>2.  80306 Addressing Machanism <BR>
<PRE>
      16                0 32                                  0
    *====================+=====================================* LOGICAL
    |      SELECTOR      |                 OFFSET              | ADDRESS
    *====+==========+====+====================+================*
 *-------*          Y                         |
 |   DESCRIPTOR TABLE                         |
 |  *===============*                         |
 |  |               |                         |
 |  |               |                         |
 |  |               |                         |
 |  |               |                         |
 |  +===============+                         |
 |  |   SEGMENT     |         *===*           |
 *->|  DESCRIPTOR   +-------->| + |<----------*
    +===============+         *=+=*
    |               |           |
    *===============*           |
                                Y                              PAGE FRAME
      LINEAR  *===========+===========+==========*         *===============*
      ADDRESS |    DIR    |   PAGE    |  OFFSET  |         |               |
              *=====+=====+=====+=====+=====+====*         |               |
                    |           |           |              |               |
      *-------------*           |           *------------->|    PHYSICAL   |
      |                         |                          |    ADDRESS    |
      |   PAGE DIRECTORY        |      PAGE TABLE          |               |
      |  *===============*      |   *===============*      |               |
      |  |               |      |   |               |      |               |
      |  |               |      |   |               |      *===============*
      |  |               |      |   +===============+              ^
      |  |               |      *-->| PG TBL ENTRY  +--------------*
      |  +===============+          +===============+
      *->|   DIR ENTRY   +--*       |               |
         +===============+  |       |               |
         |               |  |       |               |
         *===============*  |       *===============*
                 ^          |               ^
*=======*        |          *---------------*
|  CR3  +--------*
*=======*
</PRE>
 <BR>
5.3.3  Pages Spanning Several Segments <BR>
 <BR>
On the other hand, segments may be smaller than the size of a page. For <BR>
example, consider a small data structure such as a semaphore. Because of the <BR>
protection and sharing provided by segments (refer to <A HREF="#chapter_6">Chapter 6</a>), it may be <BR>
useful to create a separate segment for each semaphore. But, because a <BR>
system may need many semaphores, it is not efficient to allocate a page for <BR>
each. Therefore, it may be useful to cluster many related segments within a <BR>
page. <BR>
 <BR>
 <BR>
5.3.4  Non-Aligned Page and Segment Boundaries <BR>
 <BR>
The architecture of the 80386 does not enforce any correspondence between <BR>
the boundaries of pages and segments. It is perfectly permissible for a page <BR>
to contain the end of one segment and the beginning of another. Likewise, a <BR>
segment may contain the end of one page and the beginning of another. <BR>
 <BR>
 <BR>
5.3.5  Aligned Page and Segment Boundaries <BR>
 <BR>
Memory-management software may be simpler, however, if it enforces some <BR>
correspondence between page and segment boundaries. For example, if segments <BR>
are allocated only in units of one page, the logic for segment and page <BR>
allocation can be combined. There is no need for logic to account for <BR>
partially used pages. <BR>
 <BR>
 <BR>
5.3.6  Page-Table per Segment <BR>
 <BR>
An approach to space management that provides even further simplification <BR>
of space-management software is to maintain a one-to-one correspondence <BR>
between segment descriptors and page-directory entries, as <A HREF="#figure5_1">Figure 5.1</A>3 <BR>
illustrates. Each descriptor has a base address in which the low-order 22 <BR>
bits are zero; in other words, the base address is mapped by the first entry <BR>
of a page table. A segment may have any limit from 1 to 4 megabytes. <BR>
Depending on the limit, the segment is contained in from 1 to 1K page <BR>
frames. A task is thus limited to 1K segments (a sufficient number for many <BR>
applications), each containing up to 4 Mbytes. The descriptor, the <BR>
corresponding page-directory entry, and the corresponding page table can be <BR>
allocated and deallocated simultaneously. <BR>
 <BR>
 <BR>
<A name="figure5_13">.</A>
<A HREF="#figure5_1">Figure 5.1</A>3.  Descriptor per Page Table <BR>
<PRE>
                                                              PAGE FRAMES
                                                             *===========*
         LDT          PAGE DIRECTORY       PAGE TABLES       |           |
    *==========*       *==========*        *==========*      |           |
    |          |       |          |        |          |   *->*===========*
    +==========+       +==========+        +==========+   |
    |          |       |          |        |   PTE    +---*  *===========*
    +==========+       +==========+        +==========+      |           |
    |          |       |          |        |   PTE    +---*  |           |
    +==========+       +==========+        +==========+   *->*===========*
    |          |       |          |        |   PTE    +---*
    +==========+       +==========+   *--->*==========*   |  *===========*
    |DESCRIPTOR+------>|   PDE    +---*                   |  |           |
    +==========+       +==========+                       |  |           |
    |DESCRIPTOR+------>|   PDE    +---*                   *->*===========*
    +==========+       +==========+   |    *==========*
    |          |       |          |   |    |          |      *===========*
    +==========+       +==========+   |    +==========+      |           |
    |          |       |          |   |    |          |      |           |
    +==========+       +==========+   |    +==========+   *->*===========*
    |          |       |          |   |    |   PTE    +---*
    +==========+       +==========+   |    +==========+      *===========*
    |          |       |          |   |    |   PTE    +---*  |           |
    *==========*       *==========*   *--->*==========*   |  |           |
        LDT           PAGE DIRECTORY       PAGE TABLES    *->*===========*
                                                              PAGE FRAMES
</PRE>
 <BR>
<A NAME="chapter_6">.</A>
<A HREF="#contents"><I>Back</I> <BR></A>
<A HREF="#chapter_6">Chapter 6</a>  Protection <BR>
 <BR>
---------------------------------------------------------------------------- <BR>
 <BR>
6.1  Why Protection? <BR>
 <BR>
The purpose of the protection features of the 80386 is to help detect and <BR>
identify bugs. The 80386 supports sophisticated applications that may <BR>
consist of hundreds or thousands of program modules. In such applications, <BR>
the question is how bugs can be found and eliminated as quickly as possible <BR>
and how their damage can be tightly confined. To help debug applications <BR>
faster and make them more robust in production, the 80386 contains <BR>
mechanisms to verify memory accesses and instruction execution for <BR>
conformance to protection criteria. These mechanisms may be used or ignored, <BR>
according to system design objectives. <BR>
 <BR>
 <BR>
6.2  Overview of 80386 Protection Mechanisms <BR>
 <BR>
Protection in the 80386 has five aspects: <BR>
 <BR>
  1.  Type checking <BR>
  2.  Limit checking <BR>
  3.  Restriction of addressable domain <BR>
  4.  Restriction of procedure entry points <BR>
  5.  Restriction of instruction set <BR>
 <BR>
The protection hardware of the 80386 is an integral part of the memory <BR>
management hardware. Protection applies both to segment translation and to <BR>
page translation. <BR>
 <BR>
Each reference to memory is checked by the hardware to verify that it <BR>
satisfies the protection criteria. All these checks are made before the <BR>
memory cycle is started; any violation prevents that cycle from starting and <BR>
results in an exception. Since the checks are performed concurrently with <BR>
address formation, there is no performance penalty. <BR>
 <BR>
Invalid attempts to access memory result in an exception. Refer to <BR>
<A HREF="#chapter_9">Chapter 9</a> for an explanation of the exception mechanism. The present <BR>
chapter defines the protection violations that lead to exceptions. <BR>
 <BR>
The concept of "privilege" is central to several aspects of protection <BR>
(numbers 3, 4, and 5 in the preceeding list). Applied to procedures, <BR>
privilege is the degree to which the procedure can be trusted not to make a <BR>
mistake that might affect other procedures or data. Applied to data, <BR>
privilege is the degree of protection that a data structure should have <BR>
from less trusted procedures. <BR>
 <BR>
The concept of privilege applies both to segment protection and to page <BR>
protection. <BR>
 <BR>
 <BR>
6.3  Segment-Level Protection <BR>
 <BR>
All five aspects of protection apply to segment translation: <BR>
 <BR>
  1.  Type checking <BR>
  2.  Limit checking <BR>
  3.  Restriction of addressable domain <BR>
  4.  Restriction of procedure entry points <BR>
  5.  Restriction of instruction set <BR>
 <BR>
The segment is the unit of protection, and segment descriptors store <BR>
protection parameters. Protection checks are performed automatically by the <BR>
CPU when the selector of a segment descriptor is loaded into a segment <BR>
register and with every segment access. Segment registers hold the <BR>
protection parameters of the currently addressable segments. <BR>
 <BR>
 <BR>
6.3.1  Descriptors Store Protection Parameters <BR>
 <BR>
<A HREF="#figure6_1">Figure 6.1</A> highlights the protection-related fields of segment descriptors. <BR>
 <BR>
The protection parameters are placed in the descriptor by systems software <BR>
at the time a descriptor is created. In general, applications programmers do <BR>
not need to be concerned about protection parameters. <BR>
 <BR>
When a program loads a selector into a segment register, the processor <BR>
loads not only the base address of the segment but also protection <BR>
information. Each segment register has bits in the invisible portion for <BR>
storing base, limit, type, and privilege level; therefore, subsequent <BR>
protection checks on the same segment do not consume additional clock <BR>
cycles. <BR>
 <BR>
 <BR>
<A name="figure6_1">.</A>
<A HREF="#figure6_1">Figure 6.1</A>.  Protection Fields of Segment Descriptors <BR>
<PRE>
                           DATA SEGMENT DESCRIPTOR

  31                23                15                7               0
 *=================+=+=+=+=+=========+=+=====+=========+=================*
 |.................|.|.|.|A| LIMIT   |.|     |  TYPE   |.................|
 |...BASE 31..24...|G|B|0|V| 19..16  |P| DPL |         |...BASE 23..16...| 4
 |.................|.|.|.|L|         |.|     |1|0|E|W|A|.................|
 +-----------------+-+-+-+-+---------+-+-----+-+-+-+-+-+-----------------+
 |...................................|                                   |
 |........SEGMENT BASE 15..0.........|        SEGMENT LIMIT 15..0        | 0
 |...................................|                                   |
 *=================+=================+=================+=================*

                        EXECUTABLE SEGMENT DESCRIPTOR

  31                23                15                7               0
 *=================+=+=+=+=+=========+=+=====+=========+=================*
 |.................|.|.|.|A| LIMIT   |.|     |  TYPE   |.................|
 |...BASE 31..24...|G|D|0|V| 19..16  |P| DPL |         |...BASE 23..16...| 4
 |.................|.|.|.|L|         |.|     |1|0|C|R|A|.................|
 +-----------------+-+-+-+-+---------+-+-----+-+-+-+-+-+-----------------+
 |...................................|                                   |
 |........SEGMENT BASE 15..0.........|        SEGMENT LIMIT 15..0        | 0
 |...................................|                                   |
 *=================+=================+=================+=================*

                         SYSTEM SEGMENT DESCRIPTOR

  31                23                15                7               0
 *=================+=+=+=+=+=========+=+=====+=+=======+=================*
 |.................|.|.|.|A| LIMIT   |.|     | |       |.................|
 |...BASE 31..24...|G|X|0|V| 19..16  |P| DPL |0| TYPE  |...BASE 23..16...| 4
 |.................|.|.|.|L|         |.|     | |       |.................|
 +-----------------+-+-+-+-+---------+-+-----+-+-------+-----------------+
 |...................................|                                   |
 |........SEGMENT BASE 15..0.........|       SEGMENT LIMIT 15..0         | 0
 |...................................|                                   |
 *=================+=================+=================+=================*


        A   - ACCESSED                              E   - EXPAND-DOWN
        AVL - AVAILABLE FOR PROGRAMMERS USE         G   - GRANULARITY
        B   - BIG                                   P   - SEGMENT PRESENT
        C   - CONFORMING                            R   - READABLE
        D   - DEFAULT                               W   - WRITABLE
        DPL - DESCRIPTOR PRIVILEGE LEVEL
</PRE>
 <BR>
6.3.1.1  Type Checking <BR>
 <BR>
The TYPE field of a descriptor has two functions: <BR>
 <BR>
  1.  It distinguishes among different descriptor formats. <BR>
  2.  It specifies the intended usage of a segment. <BR>
 <BR>
Besides the descriptors for data and executable segments commonly used by <BR>
applications programs, the 80386 has descriptors for special segments used <BR>
by the operating system and for gates. <A HREF="#table_6_1">Table 6 - 1</A> lists all the types defined <BR>
for system segments and gates. Note that not all descriptors define <BR>
segments; gate descriptors have a different purpose that is discussed later <BR>
in this chapter. <BR>
 <BR>
The type fields of data and executable segment descriptors include bits <BR>
which further define the purpose of the segment (refer to <A HREF="#figure6_1">Figure 6.1</A>): <BR>
 <BR>
  o  The writable bit in a data-segment descriptor specifies whether <BR>
     instructions can write into the segment. <BR>
 <BR>
  o  The readable bit in an executable-segment descriptor specifies <BR>
     whether instructions are allowed to read from the segment (for example, <BR>
     to access constants that are stored with instructions). A readable, <BR>
     executable segment may be read in two ways: <BR>
 <BR>
  1.  Via the CS register, by using a CS override prefix. <BR>
 <BR>
  2.  By loading a selector of the descriptor into a data-segment register <BR>
      (DS, ES, FS,or GS). <BR>
 <BR>
Type checking can be used to detect programming errors that would attempt <BR>
to use segments in ways not intended by the programmer. The processor <BR>
examines type information on two kinds of occasions: <BR>
 <BR>
  1.  When a selector of a descriptor is loaded into a segment register. <BR>
      Certain segment registers can contain only certain descriptor types; <BR>
      for example: <BR>
 <BR>
  o  The CS register can be loaded only with a selector of an executable <BR>
     segment. <BR>
 <BR>
  o  Selectors of executable segments that are not readable cannot be <BR>
     loaded into data-segment registers. <BR>
 <BR>
  o  Only selectors of writable data segments can be loaded into SS. <BR>
 <BR>
  2.  When an instruction refers (implicitly or explicitly) to a segment <BR>
      register. Certain segments can be used by instructions only in certain <BR>
      predefined ways; for example: <BR>
 <BR>
  o  No instruction may write into an executable segment. <BR>
 <BR>
  o  No instruction may write into a data segment if the writable bit is <BR>
     not set. <BR>
 <BR>
  o  No instruction may read an executable segment unless the readable bit <BR>
     is set. <BR>
 <BR>
 <BR>
<A NAME="table_6_1">.</A>
<A HREF="#table_6_1">Table 6 - 1</A>. System and Gate Descriptor Types <BR>
<PRE>
Code      Type of Segment or Gate

  0       -reserved
  1       Available 286 TSS
  2       LDT
  3       Busy 286 TSS
  4       Call Gate
  5       Task Gate
  6       286 Interrupt Gate
  7       286 Trap Gate
  8       -reserved
  9       Available 386 TSS
  A       -reserved
  B       Busy 386 TSS
  C       386 Call Gate
  D       -reserved
  E       386 Interrupt Gate
  F       386 Trap Gate
</PRE>
 <BR>
6.3.1.2  Limit Checking <BR>
 <BR>
The limit field of a segment descriptor is used by the processor to prevent <BR>
programs from addressing outside the segment. The processor's interpretation <BR>
of the limit depends on the setting of the G (granularity) bit. For data <BR>
segments, the processor's interpretation of the limit depends also on the <BR>
E-bit (expansion-direction bit) and the B-bit (big bit) (refer to Table <BR>
6-2). <BR>
 <BR>
When G=0, the actual limit is the value of the 20-bit limit field as it <BR>
appears in the descriptor. In this case, the limit may range from 0 to <BR>
0FFFFFH (2^(20) - 1 or 1 megabyte). When G=1, the processor appends 12 <BR>
low-order one-bits to the value in the limit field. In this case the actual <BR>
limit may range from 0FFFH (2^(12) - 1 or 4 kilobytes) to 0FFFFFFFFH(2^(32) <BR>
- 1 or 4 gigabytes). <BR>
 <BR>
For all types of segments except expand-down data segments, the value of <BR>
the limit is one less than the size (expressed in bytes) of the segment. The <BR>
processor causes a general-protection exception in any of these cases: <BR>
 <BR>
  o  Attempt to access a memory byte at an address > limit. <BR>
  o  Attempt to access a memory word at an address limit. <BR>
  o  Attempt to access a memory doubleword at an address (limit-2). <BR>
 <BR>
For expand-down data segments, the limit has the same function but is <BR>
interpreted differently. In these cases the range of valid addresses is from <BR>
limit + 1 to either 64K or 2^(32) - 1 (4 Gbytes) depending on the B-bit. An <BR>
expand-down segment has maximum size when the limit is zero. <BR>
 <BR>
The expand-down feature makes it possible to expand the size of a stack by <BR>
copying it to a larger segment without needing also to update intrastack <BR>
pointers. <BR>
 <BR>
The limit field of descriptors for descriptor tables is used by the <BR>
processor to prevent programs from selecting a table entry outside the <BR>
descriptor table. The limit of a descriptor table identifies the last valid <BR>
byte of the last descriptor in the table. Since each descriptor is eight <BR>
bytes long, the limit value is N * 8 - 1 for a table that can contain up to <BR>
N descriptors. <BR>
 <BR>
Limit checking catches programming errors such as runaway subscripts and <BR>
invalid pointer calculations. Such errors are detected when they occur, so <BR>
that identification of the cause is easier. Without limit checking, such <BR>
errors could corrupt other modules; the existence of such errors would not <BR>
be discovered until later, when the corrupted module behaves incorrectly, <BR>
and when identification of the cause is difficult. <BR>
 <BR>
 <BR>
<A NAME="table_6_2">.</A>
<A HREF="#table_6_2">Table 6 - 2</A>. Useful Combinations of E, G, and B Bits <BR>
<PRE>

Case:                    1         2         3         4

Expansion Direction      U         U         D         D
G-bit                    0         1         0         1
B-bit                    X         X         0         1

Lower bound is:
     0                   X         X
     LIMIT+1                                 X
shl(LIMIT,12,1)+1                                      X

Upper bound is:
     LIMIT               X
     shl(LIMIT,12,1)               X
     64K-1                                   X
     4G-1                                              X

Max seg size is:
     64K                 X
     64K-1                         X
     4G-4K                                   X
     4G                                                X

Min seg size is:
     0                   X         X
     4K                                      X         X

shl (X, 12, 1) = shift X left by 12 bits inserting one-bits on the right
</PRE>
 <BR>
6.3.1.3  Privilege Levels <BR>
 <BR>
The concept of privilege is implemented by assigning a value from zero to <BR>
three to key objects recognized by the processor. This value is called the <BR>
privilege level. The value zero represents the greatest privilege, the <BR>
value three represents the least privilege. The following <BR>
processor-recognized objects contain privilege levels: <BR>
 <BR>
  o  Descriptors contain a field called the descriptor privilege level <BR>
     (DPL). <BR>
 <BR>
  o  Selectors contain a field called the requestor's privilege level <BR>
     (RPL). The RPL is intended to represent the privilege level of <BR>
     the procedure that originates a selector. <BR>
 <BR>
  o  An internal processor register records the current privilege level <BR>
     (CPL). Normally the CPL is equal to the DPL of the segment that <BR>
     the processor is currently executing. CPL changes as control is <BR>
     transferred to segments with differing DPLs. <BR>
 <BR>
The processor automatically evaluates the right of a procedure to access <BR>
another segment by comparing the CPL to one or more other privilege levels. <BR>
The evaluation is performed at the time the selector of a descriptor is <BR>
loaded into a segment register. The criteria used for evaluating access to <BR>
data differs from that for evaluating transfers of control to executable <BR>
segments; therefore, the two types of access are considered separately in <BR>
the following sections. <BR>
 <BR>
<A HREF="#figure6_2">Figure 6.2</A> shows how these levels of privilege can be interpreted as rings <BR>
of protection. The center is for the segments containing the most critical <BR>
software, usually the kernel of the operating system. Outer rings are for <BR>
the segments of less critical software. <BR>
 <BR>
It is not necessary to use all four privilege levels. Existing software <BR>
that was designed to use only one or two levels of privilege can simply <BR>
ignore the other levels offered by the 80386. A one-level system should use <BR>
privilege level zero; a two-level system should use privilege levels zero <BR>
and three. <BR>
 <BR>
 <BR>
<A name="figure6_2">.</A>
<A HREF="#figure6_2">Figure 6.2</A>.  Levels of Privilege <BR>
<PRE>
                                     TASK C
              *---------------------------------------------------*
              | *===============================================* |
              | |                 APPLICATIONS                  | |
              | |     *===================================*     | |
              | |     |        CUSTOM EXTENSIONS          |     | |
              | |     |     *=======================*     |     | |
              | |     |     |    SYSTEM SERVICES    |     |     | |
              | |     |     |     *===========*     |     |     | |
              | |     |     |     |  KERNEL   |     |     |     | |
              +=+-----+-----+-----+-----+-----+-----+-----+-----+=+
              | |     |     |     |     |LEVEL|LEVEL|LEVEL|LEVEL| |
              | |     |     |     |     |  0  |  1  |  2  |  3  | |
              | |     |     |     *=====+=====*     |     |     | |
              | |     |     |           |           |     |     | |
              | |     |     *===========+===========*     |     | |
              | |     |                 |                 |     | |
              | |     *=================+=================*     | |
              | |                       |                       | |
        TASK B+ *=======================+=======================* +TASK A
              *------------------------* *------------------------*
</PRE>
 <BR>
6.3.2  Restricting Access to Data <BR>
 <BR>
To address operands in memory, an 80386 program must load the selector of a <BR>
data segment into a data-segment register (DS, ES, FS, GS, SS). The <BR>
processor automatically evaluates access to a data segment by comparing <BR>
privilege levels. The evaluation is performed at the time a selector for the <BR>
descriptor of the target segment is loaded into the data-segment register. <BR>
As <A HREF="#figure6_3">Figure 6.3</A> shows, three different privilege levels enter into this type <BR>
of privilege check: <BR>
 <BR>
  1.  The CPL (current privilege level). <BR>
 <BR>
  2.  The RPL (requestor's privilege level) of the selector used to specify <BR>
      the target segment. <BR>
 <BR>
  3.  The DPL of the descriptor of the target segment. <BR>
 <BR>
Instructions may load a data-segment register (and subsequently use the <BR>
target segment) only if the DPL of the target segment is numerically greater <BR>
than or equal to the maximum of the CPL and the selector's RPL. In other <BR>
words, a procedure can only access data that is at the same or less <BR>
privileged level. <BR>
 <BR>
The addressable domain of a task varies as CPL changes. When CPL is zero, <BR>
data segments at all privilege levels are accessible; when CPL is one, only <BR>
data segments at privilege levels one through three are accessible; when CPL <BR>
is three, only data segments at privilege level three are accessible. This <BR>
property of the 80386 can be used, for example, to prevent applications <BR>
procedures from reading or changing tables of the operating system. <BR>
 <BR>
 <BR>
<A name="figure6_3">.</A>
<A HREF="#figure6_3">Figure 6.3</A>.  Privilege Check for Data Access <BR>
<PRE>
          16-BIT VISIBLE
             SELECTOR            INVISIBLE DESCRIPTOR
        *===============+===================+===+===========*
     CS |               |                   |CPL|           |
        *===============+===================+=+=+===========*
                                              |
    TARGET SEGMENT SELECTOR                   |        *===========*
 *=======================+=+===*              *------->| PRIVILEGE |
 |         INDEX         | |RPL+---------------------->| CHECK     |
 *=======================+=+===*              *------->| BY CPU    |
                                              |        *===========*
     DATA SEGMENT DESCRIPTOR              *---*
                                          |
  31                23                15  |             7               0
 *=================+=+=+=+=+=========+=+==+==+=========+=================*
 |                 | | | |A| LIMIT   | |     |  TYPE   |                 |
 |   BASE 31..24   |G|B|0|V|         |P| DPL |         |   BASE 23..16   | 4
 |                 | | | |L|  19..16 | |     |1|0|E|W|A|                 |
 +-----------------+-+-+-+-+---------+-+-----+-+-+-+-+-+-----------------+
 |                                   |                                   |
 |        SEGMENT BASE 15..0         |        SEGMENT LIMIT 15..0        | 0
 |                                   |                                   |
 *=================+=================+=================+=================*


    CPL - CURRENT PRIVILEGE LEVEL
    RPL - REQUESTOR'S PRIVILEGE LEVEL
    DPL - DESCRIPTOR PRIVILEGE LEVEL
</PRE>
 <BR>
6.3.2.1  Accessing Data in Code Segments <BR>
 <BR>
Less common than the use of data segments is the use of code segments to <BR>
store data. Code segments may legitimately hold constants; it is not <BR>
possible to write to a segment described as a code segment. The following <BR>
methods of accessing data in code segments are possible: <BR>
 <BR>
  1.  Load a data-segment register with a selector of a nonconforming, <BR>
      readable, executable segment. <BR>
 <BR>
  2.  Load a data-segment register with a selector of a conforming, <BR>
      readable, executable segment. <BR>
 <BR>
  3.  Use a CS override prefix to read a readable, executable segment whose <BR>
      selector is already loaded in the CS register. <BR>
 <BR>
The same rules as for access to data segments apply to case 1. Case 2 is <BR>
always valid because the privilege level of a segment whose conforming bit <BR>
is set is effectively the same as CPL regardless of its DPL. Case 3 always <BR>
valid because the DPL of the code segment in CS is, by definition, equal to <BR>
CPL. <BR>
 <BR>
 <BR>
6.3.3  Restricting Control Transfers <BR>
 <BR>
With the 80386, control transfers are accomplished by the instructions JMP, <BR>
CALL, RET, INT, and IRET, as well as by the exception and interrupt <BR>
mechanisms. Exceptions and interrupts are special cases that <A HREF="#chapter_9">Chapter 9</a> <BR>
covers. This chapter discusses only JMP, CALL, and RET instructions. <BR>
 <BR>
The "near" forms of JMP, CALL, and RET transfer within the current code <BR>
segment, and therefore are subject only to limit checking. The processor <BR>
ensures that the destination of the JMP, CALL, or RET instruction does not <BR>
exceed the limit of the current executable segment. This limit is cached in <BR>
the CS register; therefore, protection checks for near transfers require no <BR>
extra clock cycles. <BR>
 <BR>
The operands of the "far" forms of JMP and CALL refer to other segments; <BR>
therefore, the processor performs privilege checking. There are two ways a <BR>
JMP or CALL can refer to another segment: <BR>
 <BR>
  1.  The operand selects the descriptor of another executable segment. <BR>
 <BR>
  2.  The operand selects a call gate descriptor. This gated form of <BR>
      transfer is discussed in a later section on call gates. <BR>
 <BR>
As <A HREF="#figure6_4">Figure 6.4</A> shows, two different privilege levels enter into a privilege <BR>
check for a control transfer that does not use a call gate: <BR>
 <BR>
  1.  The CPL (current privilege level). <BR>
  2.  The DPL of the descriptor of the target segment. <BR>
 <BR>
Normally the CPL is equal to the DPL of the segment that the processor is <BR>
currently executing. CPL may, however, be greater than DPL if the conforming <BR>
bit is set in the descriptor of the current executable segment. The <BR>
processor keeps a record of the CPL cached in the CS register; this value <BR>
can be different from the DPL in the descriptor of the code segment. <BR>
 <BR>
The processor permits a JMP or CALL directly to another segment only if one <BR>
of the following privilege rules is satisfied: <BR>
 <BR>
  o  DPL of the target is equal to CPL. <BR>
 <BR>
  o  The conforming bit of the target code-segment descriptor is set, and <BR>
     the DPL of the target is less than or equal to CPL. <BR>
 <BR>
An executable segment whose descriptor has the conforming bit set is called <BR>
a conforming segment. The conforming-segment mechanism permits sharing of <BR>
procedures that may be called from various privilege levels but should <BR>
execute at the privilege level of the calling procedure. Examples of such <BR>
procedures include math libraries and some exception handlers. When control <BR>
is transferred to a conforming segment, the CPL does not change. This is <BR>
the only case when CPL may be unequal to the DPL of the current executable <BR>
segment. <BR>
 <BR>
Most code segments are not conforming. The basic rules of privilege above <BR>
mean that, for nonconforming segments, control can be transferred without a <BR>
gate only to executable segments at the same level of privilege. There is a <BR>
need, however, to transfer control to (numerically) smaller privilege <BR>
levels; this need is met by the CALL instruction when used with call-gate <BR>
descriptors, which are explained in the next section. The JMP instruction <BR>
may never transfer control to a nonconforming segment whose DPL does not <BR>
equal CPL. <BR>
 <BR>
 <BR>
<A name="figure6_4">.</A>
<A HREF="#figure6_4">Figure 6.4</A>.  Privilege Check for Control Transfer without Gate <BR>
<PRE>
          16-BIT VISIBLE
             SELECTOR               INVISIBLE PART
        *===============+===================+===+===========*
        |               |                   |CPL|           | CS
        *===============+===================+=+=+===========*
                                              |
                                              |        *===========*
                                              *------->| PRIVILEGE |
                                          *----------->| CHECK     |
                                          |       *--->| BY CPU    |
     CODE-SEGMENT DESCRIPTOR              |       |    *===========*
                                          |       |
  31                23                15  |       |     7               0
 *=================+=+=+=+=+=========+=+==+==+====+====+=================*
 |                 | | | |A| LIMIT   | |     |    |    |                 |
 |   BASE 31..24   |G|D|0|V|         |P| DPL |    |    |   BASE 23..16   | 4
 |                 | | | |L|  19..16 | |     |1|1|C|R|A|                 |
 +-----------------+-+-+-+-+---------+-+-----+-+-+-+-+-+-----------------+
 |                                   |                                   |
 |        SEGMENT BASE 15..0         |        SEGMENT LIMIT 15..0        | 0
 |                                   |                                   |
 *=================+=================+=================+=================*

    CPL - CURRENT PRIVILEGE LEVEL
    DPL - DESCRIPTOR PRIVILEGE LEVEL
    C   - CONFORMING BIT
</PRE>
 <BR>
6.3.4  Gate Descriptors Guard Procedure Entry Points <BR>
 <BR>
To provide protection for control transfers among executable segments <BR>
at different privilege levels, the 80386 uses gate descriptors. There are <BR>
four kinds of gate descriptors: <BR>
 <BR>
  o  Call gates <BR>
  o  Trap gates <BR>
  o  Interrupt gates <BR>
  o  Task gates <BR>
 <BR>
This chapter is concerned only with call gates. Task gates are used for <BR>
task switching, and therefore are discussed in <A HREF="#chapter_7">Chapter 7</a>. <A HREF="#chapter_9">Chapter 9</a> <BR>
explains how trap gates and interrupt gates are used by exceptions and <BR>
interrupts. <A HREF="#figure6_5">Figure 6.5</A> illustrates the format of a call gate. A call gate <BR>
descriptor may reside in the GDT or in an LDT, but not in the IDT. <BR>
 <BR>
A call gate has two primary functions: <BR>
 <BR>
  1.  To define an entry point of a procedure. <BR>
  2.  To specify the privilege level of the entry point. <BR>
 <BR>
Call gate descriptors are used by call and jump instructions in the same <BR>
manner as code segment descriptors. When the hardware recognizes that the <BR>
destination selector refers to a gate descriptor, the operation of the <BR>
instruction is expanded as determined by the contents of the call gate. <BR>
 <BR>
The selector and offset fields of a gate form a pointer to the entry point <BR>
of a procedure. A call gate guarantees that all transitions to another <BR>
segment go to a valid entry point, rather than possibly into the middle of a <BR>
procedure (or worse, into the middle of an instruction). The far pointer <BR>
operand of the control transfer instruction does not point to the segment <BR>
and offset of the target instruction; rather, the selector part of the <BR>
pointer selects a gate, and the offset is not used. <A HREF="#figure6_6">Figure 6.6</A> illustrates <BR>
this style of addressing. <BR>
 <BR>
As <A HREF="#figure6_7">Figure 6.7</A> shows, four different privilege levels are used to check the <BR>
validity of a control transfer via a call gate: <BR>
 <BR>
  1.  The CPL (current privilege level). <BR>
 <BR>
  2.  The RPL (requestor's privilege level) of the selector used to specify <BR>
      the call gate. <BR>
 <BR>
  3.  The DPL of the gate descriptor. <BR>
 <BR>
  4.  The DPL of the descriptor of the target executable segment. <BR>
 <BR>
The DPL field of the gate descriptor determines what privilege levels can <BR>
use the gate. One code segment can have several procedures that are intended <BR>
for use by different privilege levels. For example, an operating system may <BR>
have some services that are intended to be used by applications, whereas <BR>
others may be intended only for use by other systems software. <BR>
 <BR>
Gates can be used for control transfers to numerically smaller privilege <BR>
levels or to the same privilege level (though they are not necessary for <BR>
transfers to the same level). Only CALL instructions can use gates to <BR>
transfer to smaller privilege levels. A gate may be used by a JMP <BR>
instruction only to transfer to an executable segment with the same <BR>
privilege level or to a conforming segment. <BR>
 <BR>
For a JMP instruction to a nonconforming segment, both of the following <BR>
privilege rules must be satisfied; otherwise, a general protection exception <BR>
results. <BR>
 <BR>
   MAX (CPL,RPL) <= gate DPL <BR>
   target segment DPL = CPL <BR>
 <BR>
For a CALL instruction (or for a JMP instruction to a conforming segment), <BR>
both of the following privilege rules must be satisfied; otherwise, a <BR>
general protection exception results. <BR>
 <BR>
   MAX (CPL,RPL) <= gate DPL <BR>
   target segment DPL <= CPL <BR>
 <BR>
 <BR>
<A name="figure6_5">.</A>
<A HREF="#figure6_5">Figure 6.5</A>.  Format of 80386 Call Gate <BR>
<PRE>
   31                23                15               7              0
  *=================+=================+=+=====+=========+=====+=========*
  |                                   | |     |  TYPE   |     |  DWORD  |
  |           OFFSET 31..16           |P| DPL |         |0 0 0|         | 4
  |                                   | |     |0 1 1 0 0|     |  COUNT  |
  +-----------------------------------+-+-----+---------+-----+---------+
  |                                   |                                 |
  |              SELECTOR             |           OFFSET 15..0          | 0
  |                                   |                                 |
  *=================+=================+=================+===============*
</PRE>
 <BR>
<A name="figure6_6">.</A>
<A HREF="#figure6_6">Figure 6.6</A>.  Indirect Transfer via Call Gate <BR>
<PRE>
         OPCODE                 OFFSET                   SELECTOR
       *=========+====================================+=======+=+===*
       |  CALL   |            (NOT USED)              | INDEX | |RPL|
       *=========+====================================+===+===+=+===*
                                                          |
                      DESCRIPTOR TABLE                    |
                 *======+=====+=====+======*              |
                 |      |     |     |      |              |
                 +------+-----+-----+------+              |
                 |            |            |              |
                 *============+============*              |
                 .                         .              |
                 .                         .              |
                 .                         .              |
                 *============+=====+======*              |
         GATE    |   OFFSET   | DPL |COUNT |<-------------*    EXECUTABLE
      DESCRIPTOR +------------+-----+------+                     SEGMENT
          *------+  SELECTOR  |   OFFSET   +-----*          *==============*
          |      +======+=====+=====+======+     |          |              |
          |      |      |     |     |      |     |          |              |
          |      +------+-----+-----+------+     |          |              |
          |      |            |            |     |          |              |
          |      +======+=====+=====+======+     |          |              |
          |      |      |     |     |      |     *--------->|  PROCEDURE   |
          |      +------+-----+-----+------+                |              |
          |      |            |            |                |              |
          Y      +======+=====+=====+======+                |              |
      EXECUTABLE | BASE |     | DPL | BASE |                |              |
       SEGMENT   +------+-----+-----+------+     *--------->*==============*
      DESCRIPTOR |    BASE    |            +-----*
                 *============+============*
                 .                         .
                 .                         .
                 .                         .
                 *======+=====+=====+======*
                 |      |     |     |      |
                 +------+-----+-----+------+
                 |            |            |
                 *============+============*
</PRE>
 <BR>
<A name="figure6_7">.</A>
<A HREF="#figure6_7">Figure 6.7</A>.  Privilege Check via Call Gate <BR>
<PRE>
               16-BIT VISIBLE
                  SELECTOR            INVISIBLE DESCRIPTOR
             *===============+===================+===+===========*
          CS |               |                   |CPL|           |
             *===============+===================+=+=+===========*
                                                   |
              TARGET SELECTOR                      |        *===========*
      *=======================+=+===*              *------->| PRIVILEGE |
      |         INDEX         | |RPL+---------------------->| CHECK     |
      *=======================+=+===*   *------------------>| BY        |
                                        |               *-->| CPU       |
                                 *------*               |   *===========*
                                 |                      |
         GATE DESCRIPTOR         Y                      |
    *=======================+==========+===========*    |
    |        OFFSET         |   DPL    |   COUNT   |    |
    +=================================+===========+    |
    |       SELECTOR        |        OFFSET        |    |
    *=======================+======================*    |
                                                        |
                                                        |
                          *===========+===========+=====+====+===========*
               EXECUTABLE |   BASE    |   LIMIT   |    DPL   |   BASE    |
                SEGMENT   +===========+=====================+===========+
               DESCRIPTOR |          BASE         |        LIMIT         |
                          *=======================+======================*

            CPL     - CURRENT PRIVILEGE LEVEL
            RPL     - REQUESTOR'S PRIVILEGE LEVEL
            DPL     - DESCRIPTOR PRIVILEGE LEVEL
</PRE>
 <BR>
6.3.4.1  Stack Switching <BR>
 <BR>
If the destination code segment of the call gate is at a different <BR>
privilege level than the CPL, an interlevel transfer is being requested. <BR>
 <BR>
To maintain system integrity, each privilege level has a separate stack. <BR>
These stacks assure sufficient stack space to process calls from less <BR>
privileged levels. Without them, a trusted procedure would not work <BR>
correctly if the calling procedure did not provide sufficient space on the <BR>
caller's stack. <BR>
 <BR>
The processor locates these stacks via the task state segment (see Figure <BR>
6-8). Each task has a separate TSS, thereby permitting tasks to have <BR>
separate stacks. Systems software is responsible for creating TSSs and <BR>
placing correct stack pointers in them. The initial stack pointers in the <BR>
TSS are strictly read-only values. The processor never changes them during <BR>
the course of execution. <BR>
 <BR>
When a call gate is used to change privilege levels, a new stack is <BR>
selected by loading a pointer value from the Task State Segment (TSS). The <BR>
processor uses the DPL of the target code segment (the new CPL) to index the <BR>
initial stack pointer for PL 0, PL 1, or PL 2. <BR>
 <BR>
The DPL of the new stack data segment must equal the new CPL; if it does <BR>
not, a stack exception occurs. It is the responsibility of systems software <BR>
to create stacks and stack-segment descriptors for all privilege levels that <BR>
are used. Each stack must contain enough space to hold the old SS:ESP, the <BR>
return address, and all parameters and local variables that may be required <BR>
to process a call. <BR>
 <BR>
As with intralevel calls, parameters for the subroutine are placed on the <BR>
stack. To make privilege transitions transparent to the called procedure, <BR>
the processor copies the parameters to the new stack. The count field of a <BR>
call gate tells the processor how many doublewords (up to 31) to copy from <BR>
the caller's stack to the new stack. If the count is zero, no parameters are <BR>
copied. <BR>
 <BR>
The processor performs the following stack-related steps in executing an <BR>
interlevel CALL. <BR>
 <BR>
  1.  The new stack is checked to assure that it is large enough to hold <BR>
      the parameters and linkages; if it is not, a stack fault occurs with <BR>
      an error code of 0. <BR>
 <BR>
  2.  The old value of the stack registers SS:ESP is pushed onto the new <BR>
      stack as two doublewords. <BR>
 <BR>
  3.  The parameters are copied. <BR>
 <BR>
  4.  A pointer to the instruction after the CALL instruction (the former <BR>
      value of CS:EIP) is pushed onto the new stack. The final value of <BR>
      SS:ESP points to this return pointer on the new stack. <BR>
 <BR>
<A HREF="#figure6_9">Figure 6.9</A> illustrates the stack contents after a successful interlevel <BR>
call. <BR>
 <BR>
The TSS does not have a stack pointer for a privilege level 3 stack, <BR>
because privilege level 3 cannot be called by any procedure at any other <BR>
privilege level. <BR>
 <BR>
Procedures that may be called from another privilege level and that require <BR>
more than the 31 doublewords for parameters must use the saved SS:ESP link <BR>
to access all parameters beyond the last doubleword copied. <BR>
 <BR>
A call via a call gate does not check the values of the words copied onto <BR>
the new stack. The called procedure should check each parameter for <BR>
validity. A later section discusses how the ARPL, VERR, VERW, LSL, and LAR <BR>
instructions can be used to check pointer values. <BR>
 <BR>
 <BR>
<A name="figure6_8">.</A>
<A HREF="#figure6_8">Figure 6.8</A>.  Initial Stack Pointers of TSS <BR>
<PRE>
                 31       23       15       7      0
                *========+========+========+========*64
                .                                   .
                .                                   .
                .                                   .
                |                                   |
                +========+========+========+========+
                |              EFLAGS               |24
                +========+========+========+========+
                |     INSTRUCTION POINTER (EIP)     |20
                +========+========+========+========+
                |            CR3 (PDBR)             |1C
                +========+========+========+=====+==+  -*
                |00000000 00000000|       SS2    |10|18 |
                +========+========+========+=====+==+   |
                |               ESP2                |14 |
                +========+========+========+=====+==+   |
                |00000000 00000000|       SS1    |01|10 |  INITIAL
                +========+========+========+=====+==+   +- STACK
                |               ESP1                |0C |  POINTERS
                +========+========+========+=====+==+   |
                |00000000 00000000|       SS0    |00|8  |
                +========+========+========+=====+==+   |
                |               ESP0                |4  |
                +========+========+========+========+  -*
                |00000000 00000000|  TSS BACK LINK  |0
                *========+========+========+========*
</PRE>
 <BR>
<A name="figure6_9">.</A>
<A HREF="#figure6_9">Figure 6.9</A>.  Stack Contents after an Interlevel Call <BR>
<PRE>
                                            31            0     SS:ESP
                                           *=======+=======*<--FROM TSS
                 31            0           |.......|OLD SS |
                *=======+=======*          +=======+=======+
       D  O     |               |          |    OLD ESP    |
       I  F     |               |          +=======+=======+
       R        |               |          |    PARM 3     |
       E  E     |               |          +=======+=======+
       C  X     |               |          |    PARM 2     |
       T  P     +=======+=======+          +=======+=======+
       I  A     |    PARM 3     |          |    PARM 1     |
       O  N     +=======+=======+          +=======+=======+
       N  S     |    PARM 2     |          |.......|OLD CS |     NEW
          I     +=======+=======+  OLD     +=======+=======+    SS:ESP
        | O     |    PARM 1     |  SS:ESP  |    OLD EIP    |      |
        | N     +=======+=======+<---*     +=======+=======+<-----*
        |       |               |          |               |
        Y       |               |          |               |
                *=======+=======*          *=======+=======*
                    OLD STACK                  NEW STACK
</PRE>
 <BR>
6.3.4.2  Returning from a Procedure <BR>
 <BR>
The "near" forms of the RET instruction transfer control within the current <BR>
code segment and therefore are subject only to limit checking. The offset of <BR>
the instruction following the corresponding CALL, is popped from the stack. <BR>
The processor ensures that this offset does not exceed the limit of the <BR>
current executable segment. <BR>
 <BR>
The "far" form of the RET instruction pops the return pointer that was <BR>
pushed onto the stack by a prior far CALL instruction. Under normal <BR>
conditions, the return pointer is valid, because of its relation to the <BR>
prior CALL or INT. Nevertheless, the processor performs privilege checking <BR>
because of the possibility that the current procedure altered the pointer or <BR>
failed to properly maintain the stack. The RPL of the CS selector popped <BR>
off the stack by the return instruction identifies the privilege level of <BR>
the calling procedure. <BR>
 <BR>
An intersegment return instruction can change privilege levels, but only <BR>
toward procedures of lesser privilege. When the RET instruction encounters a <BR>
saved CS value whose RPL is numerically greater than the CPL, an interlevel <BR>
return occurs. Such a return follows these steps: <BR>
 <BR>
  1.  The checks shown in <A HREF="#table_6_3">Table 6 - 3</A> are made, and CS:EIP and SS:ESP are <BR>
      loaded with their former values that were saved on the stack. <BR>
 <BR>
  2.  The old SS:ESP (from the top of the current stack) value is adjusted <BR>
      by the number of bytes indicated in the RET instruction. The resulting <BR>
      ESP value is not compared to the limit of the stack segment. If ESP is <BR>
      beyond the limit, that fact is not recognized until the next stack <BR>
      operation. (The SS:ESP value of the returning procedure is not <BR>
      preserved; normally, this value is the same as that contained in the <BR>
      TSS.) <BR>
 <BR>
  3.  The contents of the DS, ES, FS, and GS segment registers are checked. <BR>
      If any of these registers refer to segments whose DPL is greater than <BR>
      the new CPL (excluding conforming code segments), the segment register <BR>
      is loaded with the null selector (INDEX = 0, TI = 0). The RET <BR>
      instruction itself does not signal exceptions in these cases; <BR>
      however, any subsequent memory reference that attempts to use a <BR>
      segment register that contains the null selector will cause a general <BR>
      protection exception. This prevents less privileged code from <BR>
      accessing more privileged segments using selectors left in the <BR>
      segment registers by the more privileged procedure. <BR>
 <BR>
 <BR>
6.3.5  Some Instructions are Reserved for Operating System <BR>
 <BR>
Instructions that have the power to affect the protection mechanism or to <BR>
influence general system performance can only be executed by trusted <BR>
procedures. The 80386 has two classes of such instructions: <BR>
 <BR>
  1.  Privileged instructions -- those used for system control. <BR>
 <BR>
  2.  Sensitive instructions -- those used for I/O and I/O related <BR>
      activities. <BR>
 <BR>
 <BR>
<A NAME="table_6_3">.</A>
<A HREF="#table_6_3">Table 6 - 3</A>. Interlevel Return Checks <BR>
<PRE>

Type of Check                              Exception
SF  Stack Fault
GP  General Protection Exception
NP  Segment-Not-Present Exception  Error Code

ESP is within current SS segment           SF          0
ESP + 7 is within current SS segment       SF          0
RPL of return CS is greater than CPL       GP          Return CS
Return CS selector is not null             GP          Return CS
Return CS segment is within descriptor
table limit                                GP          Return CS
Return CS descriptor is a code segment     GP          Return CS
Return CS segment is present               NP          Return CS
DPL of return nonconforming code
segment = RPL of return CS, or DPL of
return conforming code segment <= RPL
of return CS                               GP          Return CS
ESP + N + 15 is within SS segment
N   Immediate Operand of RET N Instruction         SF          Return SS
SS selector at ESP + N + 12 is not null    GP          Return SS
SS selector at ESP + N + 12 is within
descriptor table limit                     GP          Return SS
SS descriptor is writable data segment     GP          Return SS
SS segment is present                      SF          Return SS
Saved SS segment DPL = RPL of saved
CS                                         GP          Return SS
Saved SS selector RPL = Saved SS
segment DPL                                GP          Return SS
</PRE>
 <BR>
6.3.5.1  Privileged Instructions <BR>
 <BR>
The instructions that affect system data structures can only be executed <BR>
when CPL is zero. If the CPU encounters one of these instructions when CPL <BR>
is greater than zero, it signals a general protection exception. These <BR>
instructions include: <BR>
 <BR>
   CLTS                 -- Clear Task-Switched Flag <BR>
   HLT                  -- Halt Processor <BR>
   LGDT                 -- Load GDL Register <BR>
   LIDT                 -- Load IDT Register <BR>
   LLDT                 -- Load LDT Register <BR>
   LMSW                 -- Load Machine Status Word <BR>
   LTR                  -- Load Task Register <BR>
   MOV to/from CRn      -- Move to Control Register n <BR>
   MOV to /from DRn     -- Move to Debug Register n <BR>
   MOV to/from TRn      -- Move to Test Register n <BR>
 <BR>
 <BR>
6.3.5.2  Sensitive Instructions <BR>
 <BR>
Instructions that deal with I/O need to be restricted but also need to be <BR>
executed by procedures executing at privilege levels other than zero. The <BR>
mechanisms for restriction of I/O operations are covered in detail in <BR>
<A HREF="#chapter_8">Chapter 8</a>, "Input/Output". <BR>
 <BR>
 <BR>
6.3.6  Instructions for Pointer Validation <BR>
 <BR>
Pointer validation is an important part of locating programming errors. <BR>
Pointer validation is necessary for maintaining isolation between the <BR>
privilege levels. Pointer validation consists of the following steps: <BR>
 <BR>
  1.  Check if the supplier of the pointer is entitled to access the <BR>
      segment. <BR>
 <BR>
  2.  Check if the segment type is appropriate to its intended use. <BR>
 <BR>
  3.  Check if the pointer violates the segment limit. <BR>
 <BR>
Although the 80386 processor automatically performs checks 2 and 3 during <BR>
instruction execution, software must assist in performing the first check. <BR>
The unprivileged instruction ARPL is provided for this purpose. Software can <BR>
also explicitly perform steps 2 and 3 to check for potential violations <BR>
(rather than waiting for an exception). The unprivileged instructions LAR, <BR>
LSL, VERR, and VERW are provided for this purpose. <BR>
 <BR>
LAR (Load Access Rights) is used to verify that a pointer refers to a <BR>
segment of the proper privilege level and type. LAR has one operand--a <BR>
selector for a descriptor whose access rights are to be examined. The <BR>
descriptor must be visible at the privilege level which is the maximum of <BR>
the CPL and the selector's RPL. If the descriptor is visible, LAR obtains a <BR>
masked form of the second doubleword of the descriptor, masks this value <BR>
with 00FxFF00H, stores the result into the specified 32-bit destination <BR>
register, and sets the zero flag. (The x indicates that the corresponding <BR>
four bits of the stored value are undefined.) Once loaded, the access-rights <BR>
bits can be tested. All valid descriptor types can be tested by the LAR <BR>
instruction. If the RPL or CPL is greater than DPL, or if the selector is <BR>
outside the table limit, no access-rights value is returned, and the zero <BR>
flag is cleared. Conforming code segments may be accessed from any privilege <BR>
level. <BR>
 <BR>
LSL (Load Segment Limit) allows software to test the limit of a descriptor. <BR>
If the descriptor denoted by the given selector (in memory or a register) is <BR>
visible at the CPL, LSL loads the specified 32-bit register with a 32-bit, <BR>
byte granular, unscrambled limit that is calculated from fragmented limit <BR>
fields and the G-bit of that descriptor. This can only be done for segments <BR>
(data, code, task state, and local descriptor tables); gate descriptors are <BR>
inaccessible. (<A HREF="#table_6_4">Table 6 - 4</A> lists in detail which types are valid and which <BR>
are not.) Interpreting the limit is a function of the segment type. For <BR>
example, downward expandable data segments treat the limit differently than <BR>
code segments do. For both LAR and LSL, the zero flag (ZF) is set if the <BR>
loading was performed; otherwise, the ZF is cleared. <BR>
 <BR>
 <BR>
<A NAME="table_6_4">.</A>
<A HREF="#table_6_4">Table 6 - 4</A>. Valid Descriptor Types for LSL <BR>
<PRE>
    Type   Descriptor Type             Valid?
    Code

    0      (invalid)                   NO
    1      Available 286 TSS           YES
    2      LDT                         YES
    3      Busy 286 TSS                YES
    4      286 Call Gate               NO
    5      Task Gate                   NO
    6      286 Trap Gate               NO
    7      286 Interrupt Gate          NO
    8      (invalid)                   NO
    9      Available 386 TSS           YES
    A      (invalid)                   NO
    B      Busy 386 TSS                YES
    C      386 Call Gate               NO
    D      (invalid)                   NO
    E      386 Trap Gate               NO
    F      386 Interrupt Gate          NO
</PRE>
 <BR>
6.3.6.1  Descriptor Validation <BR>
 <BR>
The 80386 has two instructions, VERR and VERW, which determine whether a <BR>
selector points to a segment that can be read or written at the current <BR>
privilege level. Neither instruction causes a protection fault if the result <BR>
is negative. <BR>
 <BR>
VERR (Verify for Reading) verifies a segment for reading and loads ZF with <BR>
1 if that segment is readable from the current privilege level. VERR checks <BR>
that: <BR>
 <BR>
  o  The selector points to a descriptor within the bounds of the GDT or <BR>
     LDT. <BR>
 <BR>
  o  It denotes a code or data segment descriptor. <BR>
 <BR>
  o  The segment is readable and of appropriate privilege level. <BR>
 <BR>
The privilege check for data segments and nonconforming code segments is <BR>
that the DPL must be numerically greater than or equal to both the CPL and <BR>
the selector's RPL. Conforming segments are not checked for privilege level. <BR>
 <BR>
VERW (Verify for Writing) provides the same capability as VERR for <BR>
verifying writability. Like the VERR instruction, VERW loads ZF if the <BR>
result of the writability check is positive. The instruction checks that the <BR>
descriptor is within bounds, is a segment descriptor, is writable, and that <BR>
its DPL is numerically greater or equal to both the CPL and the selector's <BR>
RPL. Code segments are never writable, conforming or not. <BR>
 <BR>
 <BR>
6.3.6.2  Pointer Integrity and RPL <BR>
 <BR>
The Requestor's Privilege Level (RPL) feature can prevent inappropriate use <BR>
of pointers that could corrupt the operation of more privileged code or data <BR>
from a less privileged level. <BR>
 <BR>
A common example is a file system procedure, FREAD (file_id, n_bytes, <BR>
buffer_ptr). This hypothetical procedure reads data from a file into a <BR>
buffer, overwriting whatever is there. Normally, FREAD would be available at <BR>
the user level, supplying only pointers to the file system procedures and <BR>
data located and operating at a privileged level. Normally, such a procedure <BR>
prevents user-level procedures from directly changing the file tables. <BR>
However, in the absence of a standard protocol for checking pointer <BR>
validity, a user-level procedure could supply a pointer into the file tables <BR>
in place of its buffer pointer, causing the FREAD procedure to corrupt them <BR>
unwittingly. <BR>
 <BR>
Use of RPL can avoid such problems. The RPL field allows a privilege <BR>
attribute to be assigned to a selector. This privilege attribute would <BR>
normally indicate the privilege level of the code which generated the <BR>
selector. The 80386 processor automatically checks the RPL of any selector <BR>
loaded into a segment register to determine whether the RPL allows access. <BR>
 <BR>
To take advantage of the processor's checking of RPL, the called procedure <BR>
need only ensure that all selectors passed to it have an RPL at least as <BR>
high (numerically) as the original caller's CPL. This action guarantees that <BR>
selectors are not more trusted than their supplier. If one of the selectors <BR>
is used to access a segment that the caller would not be able to access <BR>
directly, i.e., the RPL is numerically greater than the DPL, then a <BR>
protection fault will result when that selector is loaded into a segment <BR>
register. <BR>
 <BR>
ARPL (Adjust Requestor's Privilege Level) adjusts the RPL field of a <BR>
selector to become the larger of its original value and the value of the RPL <BR>
field in a specified register. The latter is normally loaded from the image <BR>
of the caller's CS register which is on the stack. If the adjustment changes <BR>
the selector's RPL, ZF (the zero flag) is set; otherwise, ZF is cleared. <BR>
 <BR>
 <BR>
6.4  Page-Level Protection <BR>
 <BR>
Two kinds of protection are related to pages: <BR>
 <BR>
  1.  Restriction of addressable domain. <BR>
  2.  Type checking. <BR>
 <BR>
 <BR>
6.4.1  Page-Table Entries Hold Protection Parameters <BR>
 <BR>
<A HREF="#figure6_1">Figure 6.1</A>0 highlights the fields of PDEs and PTEs that control access to <BR>
pages. <BR>
 <BR>
 <BR>
<A name="figure6_10">.</A>
<A HREF="#figure6_1">Figure 6.1</A>0.  Protection Fields of Page Table Entries <BR>
<PRE>
      31                                  12 11          7           0
     *======================================+=======+===+=+=+===+=+=+=*
     |......................................|.......|...|.|.|...|U|R|.|
     |......PAGE FRAME ADDRESS 31..12.......|.AVAIL.|0.0|D|A|0.0|/|/|P|
     |......................................|.......|...|.|.|...|S|W|.|
     *======================================+=======+===+=+=+===+=+=+=*
      R/W     - READ/WRITE
      U/S     - USER/SUPERVISOR
</PRE>
 <BR>
6.4.1.1  Restricting Addressable Domain <BR>
 <BR>
The concept of privilege for pages is implemented by assigning each page to <BR>
one of two levels: <BR>
 <BR>
  1.  Supervisor level (U/S=0) -- for the operating system and other systems <BR>
      software and related data. <BR>
 <BR>
  2.  User level (U/S=1) -- for applications procedures and data. <BR>
 <BR>
The current level (U or S) is related to CPL.  If CPL is 0, 1, or 2, the <BR>
processor is executing at supervisor level. If CPL is 3, the processor is <BR>
executing at user level. <BR>
 <BR>
When the processor is executing at supervisor level, all pages are <BR>
addressable, but, when the processor is executing at user level, only pages <BR>
that belong to the user level are addressable. <BR>
 <BR>
 <BR>
6.4.1.2  Type Checking <BR>
 <BR>
At the level of page addressing, two types are defined: <BR>
 <BR>
  1.  Read-only access (R/W=0) <BR>
  2.  Read/write access (R/W=1) <BR>
 <BR>
When the processor is executing at supervisor level, all pages are both <BR>
readable and writable. When the processor is executing at user level, only <BR>
pages that belong to user level and are marked for read/write access are <BR>
writable; pages that belong to supervisor level are neither readable nor <BR>
writable from user level. <BR>
 <BR>
 <BR>
6.4.2  Combining Protection of Both Levels of Page Tables <BR>
 <BR>
For any one page, the protection attributes of its page directory entry may <BR>
differ from those of its page table entry. The 80386 computes the effective <BR>
protection attributes for a page by examining the protection attributes in <BR>
both the directory and the page table.  <A HREF="#table_6_5">Table 6 - 5</A> shows the effective <BR>
protection provided by the possible combinations of protection attributes. <BR>
 <BR>
 <BR>
6.4.3  Overrides to Page Protection <BR>
 <BR>
Certain accesses are checked as if they are privilege-level 0 references, <BR>
even if CPL = 3: <BR>
 <BR>
  o  LDT, GDT, TSS, IDT references. <BR>
  o  Access to inner stack during ring-crossing CALL/INT. <BR>
 <BR>
 <BR>
6.5  Combining Page and Segment Protection <BR>
 <BR>
When paging is enabled, the 80386 first evaluates segment protection, then <BR>
evaluates page protection. If the processor detects a protection violation <BR>
at either the segment or the page level, the requested operation cannot <BR>
proceed; a protection exception occurs instead. <BR>
 <BR>
For example, it is possible to define a large data segment which has some <BR>
subunits that are read-only and other subunits that are read-write.  In this <BR>
case, the page directory (or page table) entries for the read-only subunits <BR>
would have the U/S and R/W bits set to x0, indicating no write rights for <BR>
all the pages described by that directory entry (or for individual pages). <BR>
This technique might be used, for example, in a UNIX-like system to define <BR>
a large data segment, part of which is read only (for shared data or ROMmed <BR>
constants). This enables UNIX-like systems to define a "flat" data space as <BR>
one large segment, use "flat" pointers to address within this "flat" space, <BR>
yet be able to protect shared data, shared files mapped into the virtual <BR>
space, and supervisor areas. <BR>
 <BR>
 <BR>
<A NAME="table_6_5">.</A>
<A HREF="#table_6_5">Table 6 - 5</A>. Combining Directory and Page Protection <BR>
<PRE>
Page Directory Entry     Page Table Entry      Combined Protection
  U/S          R/W         U/S      R/W          U/S         R/W

  S-0          R-0         S-0      R-0           S           x
  S-0          R-0         S-0      W-1           S           x
  S-0          R-0         U-1      R-0           S           x
  S-0          R-0         U-1      W-1           S           x
  S-0          W-1         S-0      R-0           S           x
  S-0          W-1         S-0      W-1           S           x
  S-0          W-1         U-1      R-0           S           x
  S-0          W-1         U-1      W-1           S           x
  U-1          R-0         S-0      R-0           S           x
  U-1          R-0         S-0      W-1           S           x
  U-1          R-0         U-1      R-0           U           R
  U-1          R-0         U-1      W-1           U           R
  U-1          W-1         S-0      R-0           S           x
  U-1          W-1         S-0      W-1           S           x
  U-1          W-1         U-1      R-0           U           R
  U-1          W-1         U-1      W-1           U           W

---------------------------------------------------------------------------
NOTE
  S -- Supervisor
  R -- Read only
  U -- User
  W -- Read and Write
  x indicates that when the combined U/S attribute is S, the R/W attribute
  is not checked.
---------------------------------------------------------------------------
</PRE>
 <BR>
<A NAME="chapter_7">.</A>
<A HREF="#contents"><I>Back</I> <BR></A>
<A HREF="#chapter_7">Chapter 7</a>  Multitasking <BR>
 <BR>
---------------------------------------------------------------------------- <BR>
 <BR>
To provide efficient, protected multitasking, the 80386 employs several <BR>
special data structures. It does not, however, use special instructions to <BR>
control multitasking; instead, it interprets ordinary control-transfer <BR>
instructions differently when they refer to the special data structures. The <BR>
registers and data structures that support multitasking are: <BR>
 <BR>
  o  Task state segment <BR>
  o  Task state segment descriptor <BR>
  o  Task register <BR>
  o  Task gate descriptor <BR>
 <BR>
With these structures the 80386 can rapidly switch execution from one task <BR>
to another, saving the context of the original task so that the task can be <BR>
restarted later. In addition to the simple task switch, the 80386 offers two <BR>
other task-management features: <BR>
 <BR>
  1.  Interrupts and exceptions can cause task switches (if needed in the <BR>
      system design). The processor not only switches automatically to the <BR>
      task that handles the interrupt or exception, but it automatically <BR>
      switches back to the interrupted task when the interrupt or exception <BR>
      has been serviced. Interrupt tasks may interrupt lower-priority <BR>
      interrupt tasks to any depth. <BR>
 <BR>
  2.  With each switch to another task, the 80386 can also switch to <BR>
      another LDT and to another page directory. Thus each task can have a <BR>
      different logical-to-linear mapping and a different linear-to-physical <BR>
      mapping. This is yet another protection feature, because tasks can be <BR>
      isolated and prevented from interfering with one another. <BR>
 <BR>
 <BR>
7.1  Task State Segment <BR>
 <BR>
All the information the processor needs in order to manage a task is stored <BR>
in a special type of segment, a task state segment (TSS). <A HREF="#figure7_1">Figure 7.1</A> shows <BR>
the format of a TSS for executing 80386 tasks. (Another format is used for <BR>
executing 80286 tasks; refer to <A HREF="#chapter_13">Chapter 13</a>.) <BR>
 <BR>
The fields of a TSS belong to two classes: <BR>
 <BR>
  1.  A dynamic set that the processor updates with each switch from the <BR>
      task. This set includes the fields that store: <BR>
 <BR>
      o  The general registers (EAX, ECX, EDX, EBX, ESP, EBP, ESI, EDI). <BR>
 <BR>
      o  The segment registers (ES, CS, SS, DS, FS, GS). <BR>
 <BR>
      o  The flags register (EFLAGS). <BR>
 <BR>
      o  The instruction pointer (EIP). <BR>
 <BR>
      o  The selector of the TSS of the previously executing task (updated <BR>
         only when a return is expected). <BR>
 <BR>
  2.  A static set that the processor reads but does not change. This set <BR>
      includes the fields that store: <BR>
 <BR>
      o  The selector of the task's LDT. <BR>
 <BR>
      o  The register (PDBR) that contains the base address of the task's <BR>
         page directory (read only when paging is enabled). <BR>
 <BR>
      o  Pointers to the stacks for privilege levels 0-2. <BR>
 <BR>
      o  The T-bit (debug trap bit) which causes the processor to raise a <BR>
         debug exception when a task switch occurs. (Refer to <A HREF="#chapter_12">Chapter 12</a> <BR>
         for more information on debugging.) <BR>
 <BR>
      o  The I/O map base (refer to <A HREF="#chapter_8">Chapter 8</a> for more information on the <BR>
         use of the I/O map). <BR>
 <BR>
Task state segments may reside anywhere in the linear space. The only case <BR>
that requires caution is when the TSS spans a page boundary and the <BR>
higher-addressed page is not present. In this case, the processor raises an <BR>
exception if it encounters the not-present page while reading the TSS during <BR>
a task switch. Such an exception can be avoided by either of two strategies: <BR>
 <BR>
  1.  By allocating the TSS so that it does not cross a page boundary. <BR>
 <BR>
  2.  By ensuring that both pages are either both present or both <BR>
      not-present at the time of a task switch. If both pages are <BR>
      not-present, then the page-fault handler must make both pages present <BR>
      before restarting the instruction that caused the task switch. <BR>
 <BR>
 <BR>
<A name="figure7_1">.</A>
<A HREF="#figure7_1">Figure 7.1</A>.  80386 32-Bit Task State Segment <BR>
<PRE>
      31              23              15              7             0
     *===============+==============================+=============+=*
     |          I/O MAP BASE         | 0 0 0 0 0 0 0   0 0 0 0 0 0 |T|64
     +---------------+---------------+---------------+-------------+-+
     |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0|              LDT              |60
     +---------------+---------------+---------------+---------------+
     |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0|              GS               |5C
     +---------------+---------------+---------------+---------------+
     |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0|              FS               |58
     +---------------+---------------+---------------+---------------+
     |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0|              DS               |54
     +---------------+---------------+---------------+---------------+
     |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0|              SS               |50
     +---------------+---------------+---------------+---------------+
     |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0|              CS               |4C
     +---------------+---------------+---------------+---------------+
     |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0|              ES               |48
     +---------------+---------------+---------------+---------------+
     |                              EDI                              |44
     +---------------+---------------+---------------+---------------+
     |                              ESI                              |40
     +---------------+---------------+---------------+---------------+
     |                              EBP                              |3C
     +---------------+---------------+---------------+---------------+
     |                              ESP                              |38
     +---------------+---------------+---------------+---------------+
     |                              EBX                              |34
     +---------------+---------------+---------------+---------------+
     |                              EDX                              |30
     +===============+===============+===============+===============+
     |                              ECX                              |2C
     +---------------+---------------+---------------+---------------+
     |                              EAX                              |28
     +---------------+---------------+---------------+---------------+
     |                            EFLAGS                             |24
     +---------------+---------------+---------------+---------------+
     |                    INSTRUCTION POINTER (EIP)                  |20
     +---------------+---------------+---------------+---------------+
     |                          CR3  (PDPR)                          |1C
     +---------------+---------------+---------------+---------------+
     |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0|              SS2              |18
     +---------------+---------------+---------------+---------------+
     |                             ESP2                              |14
     +---------------+---------------+---------------+---------------+
     |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0|              SS1              |10
     +---------------+---------------+---------------+---------------+
     |                             ESP1                              |0C
     +---------------+---------------+---------------+---------------+
     |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0|              SS0              |8
     +---------------+---------------+---------------+---------------+
     |                             ESP0                              |4
     +---------------+---------------+---------------+---------------+
     |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0|   BACK LINK TO PREVIOUS TSS   |0
     *===============+==============================+===============*

----------------------------------------------------------------------------
NOTE
      0 MEANS INTEL RESERVED. DO NOT DEFINE.
----------------------------------------------------------------------------
</PRE>
 <BR>
7.2  TSS Descriptor <BR>
 <BR>
The task state segment, like all other segments, is defined by a <BR>
descriptor. <A HREF="#figure7_2">Figure 7.2</A> shows the format of a TSS descriptor. <BR>
 <BR>
The B-bit in the type field indicates whether the task is busy. A type code <BR>
of 9 indicates a non-busy task; a type code of 11 indicates a busy task. <BR>
Tasks are not reentrant. The B-bit allows the processor to detect an attempt <BR>
to switch to a task that is already busy. <BR>
 <BR>
The BASE, LIMIT, and DPL fields and the G-bit and P-bit have functions <BR>
similar to their counterparts in data-segment descriptors. The LIMIT field, <BR>
however, must have a value equal to or greater than 103. An attempt to <BR>
switch to a task whose TSS descriptor has a limit less that 103 causes an <BR>
exception. A larger limit is permissible, and a larger limit is required if <BR>
an I/O permission map is present. A larger limit may also be convenient for <BR>
systems software if additional data is stored in the same segment as the <BR>
TSS. <BR>
 <BR>
A procedure that has access to a TSS descriptor can cause a task switch. In <BR>
most systems the DPL fields of TSS descriptors should be set to zero, so <BR>
that only trusted software has the right to perform task switching. <BR>
 <BR>
Having access to a TSS-descriptor does not give a procedure the right to <BR>
read or modify a TSS. Reading and modification can be accomplished only with <BR>
another descriptor that redefines the TSS as a data segment. An attempt to <BR>
load a TSS descriptor into any of the segment registers (CS, SS, DS, ES, FS, <BR>
GS) causes an exception. <BR>
 <BR>
TSS descriptors may reside only in the GDT. An attempt to identify a TSS <BR>
with a selector that has TI=1 (indicating the current LDT) results in an <BR>
exception. <BR>
 <BR>
 <BR>
<A name="figure7_2">.</A>
<A HREF="#figure7_2">Figure 7.2</A>.  TSS Descriptor for 32-bit TSS <BR>
<PRE>
  31                23                15                7               0
 *=================+=+=+=+=+=========+=+=====+=========+=================*
 |                 | | | |A| LIMIT   | |     |  TYPE   |                 |
 |   BASE 31..24   |G|0|0|V|         |P| DPL |         |   BASE 23..16   | 4
 |                 | | | |L|  19..16 | |     |0|1|0|B|1|                 |
 +-----------------+-+-+-+-+---------+-+-----+-+-+-+-+-+-----------------+
 |                                   |                                   |
 |             BASE 15..0            |             LIMIT 15..0           | 0
 |                                   |                                   |
 *=================+=================+=================+=================*
</PRE>
 <BR>
7.3  Task Register <BR>
 <BR>
The task register (TR) identifies the currently executing task by pointing <BR>
to the TSS. <A HREF="#figure7_3">Figure 7.3</A> shows the path by which the processor accesses the <BR>
current TSS. <BR>
 <BR>
The task register has both a "visible" portion (i.e., can be read and <BR>
changed by instructions) and an "invisible" portion (maintained by the <BR>
processor to correspond to the visible portion; cannot be read by any <BR>
instruction). The selector in the visible portion selects a TSS descriptor <BR>
in the GDT. The processor uses the invisible portion to cache the base and <BR>
limit values from the TSS descriptor. Holding the base and limit in a <BR>
register makes execution of the task more efficient, because the processor <BR>
does not need to repeatedly fetch these values from memory when it <BR>
references the TSS of the current task. <BR>
 <BR>
The instructions LTR and STR are used to modify and read the visible <BR>
portion of the task register. Both instructions take one operand, a 16-bit <BR>
selector located in memory or in a general register. <BR>
 <BR>
LTR (Load task register) loads the visible portion of the task register <BR>
with the selector operand, which must select a TSS descriptor in the GDT. <BR>
LTR also loads the invisible portion with information from the TSS <BR>
descriptor selected by the operand. LTR is a privileged instruction; it may <BR>
be executed only when CPL is zero. LTR is generally used during system <BR>
initialization to give an initial value to the task register; thereafter, <BR>
the contents of TR are changed by task switch operations. <BR>
 <BR>
STR (Store task register) stores the visible portion of the task register <BR>
in a general register or memory word. STR is not privileged. <BR>
 <BR>
 <BR>
<A name="figure7_3">.</A>
<A HREF="#figure7_3">Figure 7.3</A>.  Task Register <BR>
<PRE>
                          *=========================*
                          |                         |
                          |                         |
                          |       TASK STATE        |
                          |        SEGMENT          |<---------*
                          |                         |          |
                          |                         |          |
                          *=========================*          |
           16-BIT VISIBLE             ^                        |
              REGISTER                |   HIDDEN REGISTER      |
       *====================+=========+==========+=============+======*
    TR |      SELECTOR      |      (BASE)        |       (LIMT)       |
       *=========+==========+====================+====================*
                 |                    ^                     ^
                 |                    *-----------------*   |
                 |          GLOBAL DESCRIPTOR TABLE     |   |
                 |        *=========================*   |   |
                 |        |     TSS DESCRIPTOR      |   |   |
                 |        *======+=====+=====+======*   |   |
                 |        |      |     |     |      +---*   |
                 |        +======+=====+=====+======+       |
                 *------->|            |            +-------*
                          *============+============*
                          |                         |
                          *=========================*
</PRE>
 <BR>
7.4  Task Gate Descriptor <BR>
 <BR>
A task gate descriptor provides an indirect, protected reference to a TSS. <BR>
<A HREF="#figure7_4">Figure 7.4</A> illustrates the format of a task gate. <BR>
 <BR>
The SELECTOR field of a task gate must refer to a TSS descriptor. The value <BR>
of the RPL in this selector is not used by the processor. <BR>
 <BR>
The DPL field of a task gate controls the right to use the descriptor to <BR>
cause a task switch. A procedure may not select a task gate descriptor <BR>
unless the maximum of the selector's RPL and the CPL of the procedure is <BR>
numerically less than or equal to the DPL of the descriptor. This constraint <BR>
prevents untrusted procedures from causing a task switch. (Note that when a <BR>
task gate is used, the DPL of the target TSS descriptor is not used for <BR>
privilege checking.) <BR>
 <BR>
A procedure that has access to a task gate has the power to cause a task <BR>
switch, just as a procedure that has access to a TSS descriptor. The 80386 <BR>
has task gates in addition to TSS descriptors to satisfy three needs: <BR>
 <BR>
  1.  The need for a task to have a single busy bit. Because the busy-bit <BR>
      is stored in the TSS descriptor, each task should have only one such <BR>
      descriptor. There may, however, be several task gates that select the <BR>
      single TSS descriptor. <BR>
 <BR>
  2.  The need to provide selective access to tasks. Task gates fulfill <BR>
      this need, because they can reside in LDTs and can have a DPL that is <BR>
      different from the TSS descriptor's DPL. A procedure that does not <BR>
      have sufficient privilege to use the TSS descriptor in the GDT (which <BR>
      usually has a DPL of 0) can still switch to another task if it has <BR>
      access to a task gate for that task in its LDT. With task gates, <BR>
      systems software can limit the right to cause task switches to <BR>
      specific tasks. <BR>
 <BR>
  3.  The need for an interrupt or exception to cause a task switch. Task <BR>
      gates may also reside in the IDT, making it possible for interrupts <BR>
      and exceptions to cause task switching. When interrupt or exception <BR>
      vectors to an IDT entry that contains a task gate, the 80386 switches <BR>
      to the indicated task. Thus, all tasks in the system can benefit from <BR>
      the protection afforded by isolation from interrupt tasks. <BR>
 <BR>
<A HREF="#figure7_5">Figure 7.5</A> illustrates how both a task gate in an LDT and a task gate in <BR>
the IDT can identify the same task. <BR>
 <BR>
 <BR>
<A name="figure7_4">.</A>
<A HREF="#figure7_4">Figure 7.4</A>.  Task Gate Descriptor <BR>
<PRE>
   31                23               15                7             0
  *=================+================+=+=====+=========+=================*
  |..................................| |     |         |.................|
  |............(NOT USED)............|P| DPL |0 0 1 0 1|...(NOT USED)....| 4
  |..................................| |     |         |.................|
  +----------------------------------+-+-----+---------+-----------------+
  |                                  |...................................|
  |              SELECTOR            |............(NOT USED).............| 0
  |                                  |...................................|
  *=================+================+=================+=================*
</PRE>
 <BR>
<A name="figure7_5">.</A>
<A HREF="#figure7_5">Figure 7.5</A>.  Task Gate Indirectly Identifies Task <BR>
<PRE>
         LOCAL DESCRIPTOR TABLE              INTERRUPT DESCRIPTOR TABLE
       *=========================*           *=========================*
       |                         |           |                         |
       |        TASK GATE        |           |        TASK GATE        |
       *======+=====+=====+======*           *======+=====+=====+======*
       |      |     |     |      |           |      |     |     |      |
       +------+-----+-----+------+           +------+-----+-----+------+
    *--+            |            |        *--+            |            |
    |  *============+============*        |  *============+============*
    |  |                         |        |  |                         |
    |  |                         |        |  |                         |
    |  *=========================*        |  *=========================*
    *----------------*  *-----------------*
                     |  |    GLOBAL DESCRIPTOR TABLE
                     |  |  *=========================*
                     |  |  |                         |
                     |  |  |     TASK DESCRIPTOR     |
                     |  |  *======+=====+=====+======*
                     |  |  |      |     |     |      |
                     |  *->+------+-----+-----+------+
                     *---->|            |            +--*
                           *============+============*  |
                           |                         |  |
                           |                         |  |
                           *=========================*  |
                                                        |
                           *=========================*  |
                           |                         |  |
                           |                         |  |
                           |                         |  |
                           |       TASK STATE        |  |
                           |         SEGMENT         |  |
                           |                         |  |
                           |                         |  |
                           |                         |  |
                           *=========================*<-*
</PRE>
 <BR>
7.5  Task Switching <BR>
 <BR>
The 80386 switches execution to another task in any of four cases: <BR>
 <BR>
  1.  The current task executes a JMP or CALL that refers to a TSS <BR>
      descriptor. <BR>
 <BR>
  2.  The current task executes a JMP or CALL that refers to a task gate. <BR>
 <BR>
  3.  An interrupt or exception vectors to a task gate in the IDT. <BR>
 <BR>
  4.  The current task executes an IRET when the NT flag is set. <BR>
 <BR>
JMP, CALL, IRET, interrupts, and exceptions are all ordinary mechanisms of <BR>
the 80386 that can be used in circumstances that do not require a task <BR>
switch. Either the type of descriptor referenced or the NT (nested task) bit <BR>
in the flag word distinguishes between the standard mechanism and the <BR>
variant that causes a task switch. <BR>
 <BR>
To cause a task switch, a JMP or CALL instruction can refer either to a TSS <BR>
descriptor or to a task gate. The effect is the same in either case: the <BR>
80386 switches to the indicated task. <BR>
 <BR>
An exception or interrupt causes a task switch when it vectors to a task <BR>
gate in the IDT. If it vectors to an interrupt or trap gate in the IDT, a <BR>
task switch does not occur. Refer to <A HREF="#chapter_9">Chapter 9</a> for more information on the <BR>
interrupt mechanism. <BR>
 <BR>
Whether invoked as a task or as a procedure of the interrupted task, an <BR>
interrupt handler always returns control to the interrupted procedure in the <BR>
interrupted task. If the NT flag is set, however, the handler is an <BR>
interrupt task, and the IRET switches back to the interrupted task. <BR>
 <BR>
A task switching operation involves these steps: <BR>
 <BR>
  1.  Checking that the current task is allowed to switch to the designated <BR>
      task. Data-access privilege rules apply in the case of JMP or CALL <BR>
      instructions. The DPL of the TSS descriptor or task gate must be less <BR>
      than or equal to the maximum of CPL and the RPL of the gate selector. <BR>
      Exceptions, interrupts, and IRETs are permitted to switch tasks <BR>
      regardless of the DPL of the target task gate or TSS descriptor. <BR>
 <BR>
  2.  Checking that the TSS descriptor of the new task is marked present <BR>
      and has a valid limit. Any errors up to this point occur in the <BR>
      context of the outgoing task. Errors are restartable and can be <BR>
      handled in a way that is transparent to applications procedures. <BR>
 <BR>
  3.  Saving the state of the current task. The processor finds the base <BR>
      address of the current TSS cached in the task register. It copies the <BR>
      registers into the current TSS (EAX, ECX, EDX, EBX, ESP, EBP, ESI, <BR>
      EDI, ES, CS, SS, DS, FS, GS, and the flag register). The EIP field of <BR>
      the TSS points to the instruction after the one that caused the task <BR>
      switch. <BR>
 <BR>
  4.  Loading the task register with the selector of the incoming task's <BR>
      TSS descriptor, marking the incoming task's TSS descriptor as busy, <BR>
      and setting the TS (task switched) bit of the MSW. The selector is <BR>
      either the operand of a control transfer instruction or is taken from <BR>
      a task gate. <BR>
 <BR>
  5.  Loading the incoming task's state from its TSS and resuming <BR>
      execution. The registers loaded are the LDT register; the flag <BR>
      register; the general registers EIP, EAX, ECX, EDX, EBX, ESP, EBP, <BR>
      ESI, EDI; the segment registers ES, CS, SS, DS, FS, and GS; and PDBR. <BR>
      Any errors detected in this step occur in the context of the incoming <BR>
      task. To an exception handler, it appears that the first instruction <BR>
      of the new task has not yet executed. <BR>
 <BR>
Note that the state of the outgoing task is always saved when a task switch <BR>
occurs. If execution of that task is resumed, it starts after the <BR>
instruction that caused the task switch. The registers are restored to the <BR>
values they held when the task stopped executing. <BR>
 <BR>
Every task switch sets the TS (task switched) bit in the MSW (machine <BR>
status word). The TS flag is useful to systems software when a coprocessor <BR>
(such as a numerics coprocessor) is present. The TS bit signals that the <BR>
context of the coprocessor may not correspond to the current 80386 task. <BR>
<A HREF="#chapter_11">Chapter 11</a> discusses the TS bit and coprocessors in more detail. <BR>
 <BR>
Exception handlers that field task-switch exceptions in the incoming task <BR>
(exceptions due to tests 4 thru 16 of <A HREF="#table_7_1">Table 7 - 1</A>) should be cautious about <BR>
taking any action that might load the selector that caused the exception. <BR>
Such an action will probably cause another exception, unless the exception <BR>
handler first examines the selector and fixes any potential problem. <BR>
 <BR>
The privilege level at which execution resumes in the incoming task is <BR>
neither restricted nor affected by the privilege level at which the outgoing <BR>
task was executing. Because the tasks are isolated by their separate address <BR>
spaces and TSSs and because privilege rules can be used to prevent improper <BR>
access to a TSS, no privilege rules are needed to constrain the relation <BR>
between the CPLs of the tasks. The new task begins executing at the <BR>
privilege level indicated by the RPL of the CS selector value that is loaded <BR>
from the TSS. <BR>
 <BR>
 <BR>
<A NAME="table_7_1">.</A>
<A HREF="#table_7_1">Table 7 - 1</A>. Checks Made during a Task Switch <BR>
<PRE>

Test     Test Description                   Exception
NP = Segment-not-present exception, GP = General protection fault, TS =
Invalid TSS, SF = Stack fault   Error Code Selects

  1      Incoming TSS descriptor is         NP           Incoming TSS
         present
  2      Incoming TSS descriptor is         GP           Incoming TSS
         marked not-busy
  3      Limit of incoming TSS is           TS           Incoming TSS
         greater than or equal to 103

             -- All register and selector values are loaded --

  4      LDT selector of incoming           TS           Incoming TSS
         task is valid
  5      LDT of incoming task is            TS           Incoming TSS
         present
  6      CS selector is valid
Validity tests of a selector check that the selector is in the proper
table (eg., the LDT selector refers to the GDT), lies within the bounds of
the table, and refers to the proper type of descriptor (e.g., the LDT
selector refers to an LDT descriptor).              TS           Code segment
  7      Code segment is present            NP           Code segment
  8      Code segment DPL matches           TS           Code segment
         CS RPL
  9      Stack segment is valid
Validity tests of a selector check that the selector is in the proper
table (eg., the LDT selector refers to the GDT), lies within the bounds of
the table, and refers to the proper type of descriptor (e.g., the LDT
selector refers to an LDT descriptor).            GP           Stack segment
 10      Stack segment is present           SF           Stack segment
 11      Stack segment DPL = CPL            SF           Stack segment
 12      Stack-selector RPL = CPL           GP           Stack segment
 13      DS, ES, FS, GS selectors are       GP           Segment
         valid
Validity tests of a selector check that the selector is in the proper
table (eg., the LDT selector refers to the GDT), lies within the bounds of
the table, and refers to the proper type of descriptor (e.g., the LDT
selector refers to an LDT descriptor).


 14      DS, ES, FS, GS segments            GP           Segment
         are readable
 15      DS, ES, FS, GS segments            NP           Segment
         are present
 16      DS, ES, FS, GS segment DPL         GP           Segment
          CPL (unless these are
         conforming segments)
</PRE>
 <BR>
7.6  Task Linking <BR>
 <BR>
The back-link field of the TSS and the NT (nested task) bit of the flag <BR>
word together allow the 80386 to automatically return to a task that CALLed <BR>
another task or was interrupted by another task. When a CALL instruction, an <BR>
interrupt instruction, an external interrupt, or an exception causes a <BR>
switch to a new task, the 80386 automatically fills the back-link of the new <BR>
TSS with the selector of the outgoing task's TSS and, at the same time, <BR>
sets the NT bit in the new task's flag register. The NT flag indicates <BR>
whether the back-link field is valid. The new task releases control by <BR>
executing an IRET instruction. When interpreting an IRET, the 80386 examines <BR>
the NT flag. If NT is set, the 80386 switches back to the task selected by <BR>
the back-link field. <A HREF="#table_7_2">Table 7 - 2</A> summarizes the uses of these fields. <BR>
 <BR>
 <BR>
<A NAME="table_7_2">.</A>
<A HREF="#table_7_2">Table 7 - 2</A>. Effect of Task Switch on BUSY, NT, and Back-Link <BR>
<PRE>
Affected Field      Effect of JMP      Effect of            Effect of
                    Instruction        CALL Instruction     IRET Instruction

Busy bit of         Set, must be       Set, must be 0       Unchanged,
incoming task       0 before           before               must be set

Busy bit of         Cleared            Unchanged            Cleared
outgoing task                          (already set)

NT bit of           Cleared            Set                  Unchanged
incoming task

NT bit of           Unchanged          Unchanged            Cleared
outgoing task

Back-link of        Unchanged          Set to outgoing      Unchanged
incoming task                          TSS selector

Back-link of        Unchanged          Unchanged            Unchanged
outgoing task
</PRE>
 <BR>
7.6.1  Busy Bit Prevents Loops <BR>
 <BR>
The B-bit (busy bit) of the TSS descriptor ensures the integrity of the <BR>
back-link. A chain of back-links may grow to any length as interrupt tasks <BR>
interrupt other interrupt tasks or as called tasks call other tasks. The <BR>
busy bit ensures that the CPU can detect any attempt to create a loop. A <BR>
loop would indicate an attempt to reenter a task that is already busy; <BR>
however, the TSS is not a reentrable resource. <BR>
 <BR>
The processor uses the busy bit as follows: <BR>
 <BR>
  1.  When switching to a task, the processor automatically sets the busy <BR>
      bit of the new task. <BR>
 <BR>
  2.  When switching from a task, the processor automatically clears the <BR>
      busy bit of the old task if that task is not to be placed on the <BR>
      back-link chain (i.e., the instruction causing the task switch is JMP <BR>
      or IRET). If the task is placed on the back-link chain, its busy bit <BR>
      remains set. <BR>
 <BR>
  3.  When switching to a task, the processor signals an exception if the <BR>
      busy bit of the new task is already set. <BR>
 <BR>
By these actions, the processor prevents a task from switching to itself or <BR>
to any task that is on a back-link chain, thereby preventing invalid reentry <BR>
into a task. <BR>
 <BR>
The busy bit is effective even in multiprocessor configurations, because <BR>
the processor automatically asserts a bus lock when it sets or clears the <BR>
busy bit. This action ensures that two processors do not invoke the same <BR>
task at the same time. (Refer to <A HREF="#chapter_11">Chapter 11</a> for more on multiprocessing.) <BR>
 <BR>
 <BR>
7.6.2  Modifying Task Linkages <BR>
 <BR>
Any modification of the linkage order of tasks should be accomplished only <BR>
by software that can be trusted to correctly update the back-link and the <BR>
busy-bit. Such changes may be needed to resume an interrupted task before <BR>
the task that interrupted it. Trusted software that removes a task from the <BR>
back-link chain must follow one of the following policies: <BR>
 <BR>
  1.  First change the back-link field in the TSS of the interrupting task, <BR>
      then clear the busy-bit in the TSS descriptor of the task removed from <BR>
      the list. <BR>
 <BR>
  2.  Ensure that no interrupts occur between updating the back-link chain <BR>
      and the busy bit. <BR>
 <BR>
 <BR>
7.7  Task Address Space <BR>
 <BR>
The LDT selector and PDBR fields of the TSS give software systems designers <BR>
flexibility in utilization of segment and page mapping features of the <BR>
80386. By appropriate choice of the segment and page mappings for each task, <BR>
tasks may share address spaces, may have address spaces that are largely <BR>
distinct from one another, or may have any degree of sharing between these <BR>
two extremes. <BR>
 <BR>
The ability for tasks to have distinct address spaces is an important <BR>
aspect of 80386 protection. A module in one task cannot interfere with a <BR>
module in another task if the modules do not have access to the same address <BR>
spaces. The flexible memory management features of the 80386 allow systems <BR>
designers to assign areas of shared address space to those modules of <BR>
different tasks that are designed to cooperate with each other. <BR>
 <BR>
 <BR>
7.7.1  Task Linear-to-Physical Space Mapping <BR>
 <BR>
The choices for arranging the linear-to-physical mappings of tasks fall <BR>
into two general classes: <BR>
 <BR>
  1.  One linear-to-physical mapping shared among all tasks. <BR>
 <BR>
      When paging is not enabled, this is the only possibility. Without page <BR>
      tables, all linear addresses map to the same physical addresses. <BR>
 <BR>
      When paging is enabled, this style of linear-to-physical mapping <BR>
      results from using one page directory for all tasks. The linear space <BR>
      utilized may exceed the physical space available if the operating <BR>
      system also implements page-level virtual memory. <BR>
 <BR>
  2.  Several partially overlapping linear-to-physical mappings. <BR>
 <BR>
      This style is implemented by using a different page directory for each <BR>
      task. Because the PDBR (page directory base register) is loaded from <BR>
      the TSS with each task switch, each task may have a different page <BR>
      directory. <BR>
 <BR>
In theory, the linear address spaces of different tasks may map to <BR>
completely distinct physical addresses. If the entries of different page <BR>
directories point to different page tables and the page tables point to <BR>
different pages of physical memory, then the tasks do not share any physical <BR>
addresses. <BR>
 <BR>
In practice, some portion of the linear address spaces of all tasks must <BR>
map to the same physical addresses. The task state segments must lie in a <BR>
common space so that the mapping of TSS addresses does not change while the <BR>
processor is reading and updating the TSSs during a task switch. The linear <BR>
space mapped by the GDT should also be mapped to a common physical space; <BR>
otherwise, the purpose of the GDT is defeated. <A HREF="#figure7_6">Figure 7.6</A> shows how the <BR>
linear spaces of two tasks can overlap in the physical space by sharing <BR>
page tables. <BR>
 <BR>
 <BR>
7.7.2  Task Logical Address Space <BR>
 <BR>
By itself, a common linear-to-physical space mapping does not enable <BR>
sharing of data among tasks. To share data, tasks must also have a common <BR>
logical-to-linear space mapping; i.e., they must also have access to <BR>
descriptors that point into a shared linear address space. There are three <BR>
ways to create common logical-to-physical address-space mappings: <BR>
 <BR>
  1.  Via the GDT. All tasks have access to the descriptors in the GDT. If <BR>
      those descriptors point into a linear-address space that is mapped to <BR>
      a common physical-address space for all tasks, then the tasks can <BR>
      share data and instructions. <BR>
 <BR>
  2.  By sharing LDTs. Two or more tasks can use the same LDT if the LDT <BR>
      selectors in their TSSs select the same LDT segment. Those <BR>
      LDT-resident descriptors that point into a linear space that is mapped <BR>
      to a common physical space permit the tasks to share physical memory. <BR>
      This method of sharing is more selective than sharing by the GDT; the <BR>
      sharing can be limited to specific tasks. Other tasks in the system <BR>
      may have different LDTs that do not give them access to the shared <BR>
      areas. <BR>
 <BR>
  3.  By descriptor aliases in LDTs. It is possible for certain descriptors <BR>
      of different LDTs to point to the same linear address space. If that <BR>
      linear address space is mapped to the same physical space by the page <BR>
      mapping of the tasks involved, these descriptors permit the tasks to <BR>
      share the common space. Such descriptors are commonly called <BR>
      "aliases". This method of sharing is even more selective than the <BR>
      prior two; other descriptors in the LDTs may point to distinct linear <BR>
      addresses or to linear addresses that are not shared. <BR>
 <BR>
 <BR>
<A name="figure7_6">.</A>
<A HREF="#figure7_6">Figure 7.6</A>. Partially-Overlapping Linear Spaces <BR>
<PRE>
         TSSs                                              PAGE FRAMES
                                                          *==========*
      TASK A TSS    PAGE DIRECTORIES     PAGE TABLES      |  TASK A  |
     *==========*     *===========*     *===========*  *->|   PAGE   |
     |          |     |           |     |           |  |  *==========*
     |          |     +===========+     +===========+  |  *==========*
     |          |     |           |     |    PTE    +--*  |  TASK A  |
     |          |     +===========+     +===========+  *->|   PAGE   |
     |          |     |           |     |    PTE    +--*  *==========*
     +==========+     +===========+     +===========+     *==========*
     |   PDBR   +---->|    PDE    +---->|    PTE    +--*  |  TASK A  |
     +==========+     +===========+     *===========*  *->|   PAGE   |
     |          |     |    PDE    +--*    SHARED PT       *==========*
     *==========*     *===========*  |  *===========*     *==========*
                                     |  |           |     |  SHARED  |
                                     |  +===========+  *->|   PAGE   |
                                     |  |           |  |  *==========*
                                     |  +===========+  |  *==========*
                                     |  |    PTE    +--*  |  SHARED  |
                                     |  +===========+  *->|   PAGE   |
                                     +->|    PTE    +--*  *==========*
      TASK B TSS                     |  *===========*     *==========*
     *==========*     *===========*  |                    |  TASK B  |
     |          |     |           |  |                *-->|   PAGE   |
     |          |     +===========+  |  *===========* |   *==========*
     |          |     |           |  |  |           | |   *==========*
     |          |     +===========+  |  +===========+ |   |  TASK B  |
     |          |     |           |  |  |           | | *>|   PAGE   |
     +==========+     +===========+  |  +===========+ | | *==========*
     |   PDBR   +---->|    PDE    +--*  |    PTE    +-* |  PAGE FRAMES
     +==========+     +===========+     +===========+   |
     |          |     |    PDE    +---->|    PTE    +---*
     *==========*     *===========*     *===========*
         TSSs       PAGE DIRECTORIES     PAGE TABLES
</PRE>
 <BR>
<A NAME="chapter_8">.</A>
<A HREF="#contents"><I>Back</I> <BR></A>
<A HREF="#chapter_8">Chapter 8</a>  Input/Output <BR>
 <BR>
---------------------------------------------------------------------------- <BR>
 <BR>
This chapter presents the I/O features of the 80386 from the following <BR>
perspectives: <BR>
 <BR>
  o  Methods of addressing I/O ports <BR>
 <BR>
  o  Instructions that cause I/O operations <BR>
 <BR>
  o  Protection as it applies to the use of I/O instructions and I/O port <BR>
     addresses. <BR>
 <BR>
 <BR>
8.1  I/O Addressing <BR>
 <BR>
The 80386 allows input/output to be performed in either of two ways: <BR>
 <BR>
  o  By means of a separate I/O address space (using specific I/O <BR>
     instructions) <BR>
 <BR>
  o  By means of memory-mapped I/O (using general-purpose operand <BR>
     manipulationinstructions). <BR>
 <BR>
 <BR>
8.1.1  I/O Address Space <BR>
 <BR>
The 80386 provides a separate I/O address space, distinct from physical <BR>
memory, that can be used to address the input/output ports that are used for <BR>
external 16 devices. The I/O address space consists of 2^(16) (64K) <BR>
individually addressable 8-bit ports; any two consecutive 8-bit ports can be <BR>
treated as a 16-bit port; and four consecutive 8-bit ports can be treated <BR>
as a 32-bit port. Thus, the I/O address space can accommodate up to 64K <BR>
8-bit ports, up to 32K 16-bit ports, or up to 16K 32-bit ports. <BR>
 <BR>
The program can specify the address of the port in two ways. Using an <BR>
immediate byte constant, the program can specify: <BR>
 <BR>
  o  256 8-bit ports numbered 0 through 255. <BR>
  o  128 16-bit ports numbered 0, 2, 4, . . . , 252, 254. <BR>
  o  64 32-bit ports numbered 0, 4, 8, . . . , 248, 252. <BR>
 <BR>
Using a value in DX, the program can specify: <BR>
 <BR>
  o  8-bit ports numbered 0 through 65535 <BR>
  o  16-bit ports numbered 0, 2, 4, . . . , 65532, 65534 <BR>
  o  32-bit ports numbered 0, 4, 8, . . . , 65528, 65532 <BR>
 <BR>
The 80386 can transfer 32, 16, or 8 bits at a time to a device located in <BR>
the I/O space. Like doublewords in memory, 32-bit ports should be aligned at <BR>
addresses evenly divisible by four so that the 32 bits can be transferred in <BR>
a single bus access. Like words in memory, 16-bit ports should be aligned at <BR>
even-numbered addresses so that the 16 bits can be transferred in a single <BR>
bus access. An 8-bit port may be located at either an even or odd address. <BR>
 <BR>
The instructions IN and OUT move data between a register and a port in the <BR>
I/O address space. The instructions INS and OUTS move strings of data <BR>
between the memory address space and ports in the I/O address space. <BR>
 <BR>
 <BR>
8.1.2  Memory-Mapped I/O <BR>
 <BR>
I/O devices also may be placed in the 80386 memory address space. As long <BR>
as the devices respond like memory components, they are indistinguishable to <BR>
the processor. <BR>
 <BR>
Memory-mapped I/O provides additional programming flexibility. Any <BR>
instruction that references memory may be used to access an I/O port located <BR>
in the memory space. For example, the MOV instruction can transfer data <BR>
between any register and a port; and the AND, OR, and TEST instructions may <BR>
be used to manipulate bits in the internal registers of a device (see Figure <BR>
8-1). Memory-mapped I/O performed via the full instruction set maintains <BR>
the full complement of addressing modes for selecting the desired I/O <BR>
device (e.g., direct address, indirect address, base register, index <BR>
register, scaling). <BR>
 <BR>
Memory-mapped I/O, like any other memory reference, is subject to access <BR>
protection and control when executing in protected mode. Refer to <A HREF="#chapter_6">Chapter 6</a> <BR>
for a discussion of memory protection. <BR>
 <BR>
 <BR>
8.2  I/O Instructions <BR>
 <BR>
The I/O instructions of the 80386 provide access to the processor's I/O <BR>
ports for the transfer of data to and from peripheral devices. These <BR>
instructions have as one operand the address of a port in the I/O address <BR>
space. There are two classes of I/O instruction: <BR>
 <BR>
  1.  Those that transfer a single item (byte, word, or doubleword) located <BR>
      in a register. <BR>
 <BR>
  2.  Those that transfer strings of items (strings of bytes, words, or <BR>
      doublewords) located in memory. These are known as "string I/O <BR>
      instructions" or "block I/O instructions". <BR>
 <BR>
 <BR>
8.2.1  Register I/O Instructions <BR>
 <BR>
The I/O instructions IN and OUT are provided to move data between I/O ports <BR>
and the EAX (32-bit I/O), the AX (16-bit I/O), or AL (8-bit I/O) general <BR>
registers. IN and OUT instructions address I/O ports either directly, with <BR>
the address of one of up to 256 port addresses coded in the instruction, or <BR>
indirectly via the DX register to one of up to 64K port addresses. <BR>
 <BR>
IN (Input from Port) transfers a byte, word, or doubleword from an input <BR>
port to AL, AX, or EAX. If a program specifies AL with the IN instruction, <BR>
the processor transfers 8 bits from the selected port to AL. If a program <BR>
specifies AX with the IN instruction, the processor transfers 16 bits from <BR>
the port to AX. If a program specifies EAX with the IN instruction, the <BR>
processor transfers 32 bits from the port to EAX. <BR>
 <BR>
OUT (Output to Port) transfers a byte, word, or doubleword to an output <BR>
port from AL, AX, or EAX. The program can specify the number of the port <BR>
using the same methods as the IN instruction. <BR>
 <BR>
 <BR>
<A name="figure8_1">.</A>
<A HREF="#figure8_1">Figure 8.1</A>.  Memory-Mapped I/O <BR>
<PRE>
                MEMORY
             ADDRESS SPACE                        I/O DEVICE 1
           *===============*                  *===================*
           |               |                  | INTERNAL REGISTER |
           +---------------+ - - - - - - - - -|-*===============* |
           |               |                  | |               | |
           +---------------+ - - - - - - - - -|-*===============* |
           |               |                  *===================*
           |               |
           |               |
           |               |
           |               |                      I/O DEVICE 2
           |               |                  *===================*
           |               |                  | INTERNAL REGISTER |
           +---------------+ - - - - - - - - -|-*===============* |
           |               |                  | |               | |
           +---------------+ - - - - - - - - -|-*===============* |
           |               |                  *===================*
           *===============*
</PRE>
 <BR>
8.2.2  Block I/O Instructions <BR>
 <BR>
The block (or string) I/O instructions INS and OUTS move blocks of data <BR>
between I/O ports and memory space. Block I/O instructions use the DX <BR>
register to specify the address of a port in the I/O address space. INS and <BR>
OUTS use DX to specify: <BR>
 <BR>
  o  8-bit ports numbered 0 through 65535 <BR>
  o  16-bit ports numbered 0, 2, 4, . . . , 65532, 65534 <BR>
  o  32-bit ports numbered 0, 4, 8, . . . , 65528, 65532 <BR>
 <BR>
Block I/O instructions use either SI or DI to designate the source or <BR>
destination memory address. For each transfer, SI or DI are automatically <BR>
either incremented or decremented as specified by the direction bit in the <BR>
flags register. <BR>
 <BR>
INS and OUTS, when used with repeat prefixes, cause block input or output <BR>
operations. REP, the repeat prefix, modifies INS and OUTS to provide a means <BR>
of transferring blocks of data between an I/O port and memory. These block <BR>
I/O instructions are string primitives (refer also to Chapter 3 for more on <BR>
string primitives). They simplify programming and increase the speed of data <BR>
transfer by eliminating the need to use a separate LOOP instruction or an <BR>
intermediate register to hold the data. <BR>
 <BR>
The string I/O primitives can operate on byte strings, word strings, or <BR>
doubleword strings. After each transfer, the memory address in ESI or EDI is <BR>
updated by 1 for byte operands, by 2 for word operands, or by 4 for <BR>
doubleword operands. The value in the direction flag (DF) determines whether <BR>
the processor automatically increments ESI or EDI (DF=0) or whether it <BR>
automatically decrements these registers (DF=1). <BR>
 <BR>
INS (Input String from Port) transfers a byte or a word string element from <BR>
an input port to memory. The mnemonics INSB, INSW, and INSD are variants <BR>
that explicitly specify the size of the operand. If a program specifies <BR>
INSB, the processor transfers 8 bits from the selected port to the memory <BR>
location indicated by ES:EDI. If a program specifies INSW, the processor <BR>
transfers 16 bits from the port to the memory location indicated by ES:EDI. <BR>
If a program specifies INSD, the processor transfers 32 bits from the port <BR>
to the memory location indicated by ES:EDI. The destination segment register <BR>
choice (ES) cannot be changed for the INS instruction. Combined with the REP <BR>
prefix, INS moves a block of information from an input port to a series of <BR>
consecutive memory locations. <BR>
 <BR>
OUTS (Output String to Port) transfers a byte, word, or doubleword string <BR>
element to an output port from memory. The mnemonics OUTSB, OUTSW, and OUTSD <BR>
are variants that explicitly specify the size of the operand. If a program <BR>
specifies OUTSB, the processor transfers 8 bits from the memory location <BR>
indicated by ES:EDI to the the selected port. If a program specifies OUTSW, <BR>
the processor transfers 16 bits from the memory location indicated by ES:EDI <BR>
to the the selected port. If a program specifies OUTSD, the processor <BR>
transfers 32 bits from the memory location indicated by ES:EDI to the the <BR>
selected port. Combined with the REP prefix, OUTS moves a block of <BR>
information from a series of consecutive memory locations indicated by <BR>
DS:ESI to an output port. <BR>
 <BR>
 <BR>
8.3  Protection and I/O <BR>
 <BR>
Two mechanisms provide protection for I/O functions: <BR>
 <BR>
  1.  The IOPL field in the EFLAGS register defines the right to use <BR>
      I/O-related instructions. <BR>
 <BR>
  2.  The I/O permission bit map of a 80386 TSS segment defines the right <BR>
      to use ports in the I/O address space. <BR>
 <BR>
These mechanisms operate only in protected mode, including virtual 8086 <BR>
mode; they do not operate in real mode. In real mode, there is no protection <BR>
of the I/O space; any procedure can execute I/O instructions, and any I/O <BR>
port can be addressed by the I/O instructions. <BR>
 <BR>
 <BR>
8.3.1  I/O Privilege Level <BR>
 <BR>
Instructions that deal with I/O need to be restricted but also need to be <BR>
executed by procedures executing at privilege levels other than zero. For <BR>
this reason, the processor uses two bits of the flags register to store the <BR>
I/O privilege level (IOPL). The IOPL defines the privilege level <BR>
needed to execute I/O-related instructions. <BR>
 <BR>
The following instructions can be executed only if CPL <= IOPL: <BR>
 <BR>
IN      -- Input <BR>
INS     -- Input String <BR>
OUT     -- Output <BR>
OUTS    -- Output String <BR>
CLI     -- Clear Interrupt-Enable Flag <BR>
STI     -- Set Interrupt-Enable <BR>
 <BR>
These instructions are called "sensitive" instructions, because they are <BR>
sensitive to IOPL. <BR>
 <BR>
To use sensitive instructions, a procedure must execute at a privilege <BR>
level at least as privileged as that specified by the IOPL (CPL <= IOPL). Any <BR>
attempt by a less privileged procedure to use a sensitive instruction <BR>
results in a general protection exception. <BR>
 <BR>
Because each task has its own unique copy of the flags register, each task <BR>
can have a different IOPL. A task whose primary function is to perform I/O <BR>
(a device driver) can benefit from having an IOPL of three, thereby <BR>
permitting all procedures of the task to performI/O. Other tasks typically <BR>
have IOPL set to zero or one, reserving the right to perform I/O <BR>
instructions for the most privileged procedures. <BR>
 <BR>
A task can change IOPL only with the POPF instruction; however, such <BR>
changes are privileged. No procedure may alter IOPL (the I/O privilege level <BR>
in the flag register) unless the procedure is executing at privilege level <BR>
0. An attempt by a less privileged procedure to alter IOPL does not result <BR>
in an exception; IOPL simply remains unaltered. <BR>
 <BR>
The POPF instruction may be used in addition to CLI and STI to alter the <BR>
interrupt-enable flag (IF); however, changes to IF by POPF are <BR>
IOPL-sensitive. A procedure may alter IF with a POPF instruction only when <BR>
executing at a level that is at least as privileged as IOPL. An attempt by a <BR>
less privileged procedure to alter IF in this manner does not result in an <BR>
exception; IF simply remains unaltered. <BR>
 <BR>
 <BR>
8.3.2  I/O Permission Bit Map <BR>
 <BR>
The I/O instructions that directly refer to addresses in the processor's <BR>
I/O space are IN, INS, OUT, OUTS. The 80386 has the ability to selectively <BR>
trap references to specific I/O addresses. The structure that enables <BR>
selective trapping is the I/O Permission Bit Map in the TSS segment (see <BR>
<A HREF="#figure8_2">Figure 8.2</A>). The I/O permission map is a bit vector. The size of the map <BR>
and its location in the TSS segment are variable. The processor locates the <BR>
I/O permission map by means of the I/O map base field in the fixed portion <BR>
of the TSS. The I/O map base field is 16 bits wide and contains the offset <BR>
of the beginning of the I/O permission map. The upper limit of the I/O <BR>
permission map is the same as the limit of the TSS segment. <BR>
 <BR>
In protected mode, when it encounters an I/O instruction (IN, INS, OUT, or <BR>
OUTS), the processor first checks whether CPL <= IOPL. If this condition is <BR>
true, the I/O operation may proceed. If not true, the processor checks the <BR>
I/O permission map. (In virtual 8086 mode, the processor consults the map <BR>
without regard for IOPL. Refer to <A HREF="#chapter_15">Chapter 15</a>.) <BR>
 <BR>
Each bit in the map corresponds to an I/O port byte address; for example, <BR>
the bit for port 41 is found at I/O map base + 5, bit offset 1. The <BR>
processor tests all the bits that correspond to the I/O addresses spanned by <BR>
an I/O operation; for example, a doubleword operation tests four bits <BR>
corresponding to four adjacent byte addresses. If any tested bit is set, <BR>
the processor signals a general protection exception. If all the tested bits <BR>
are zero, the I/O operation may proceed. <BR>
 <BR>
It is not necessary for the I/O permission map to represent all the I/O <BR>
addresses. I/O addresses not spanned by the map are treated as if they had <BR>
one bits in the map. For example, if TSS limit is equal to I/O map base + <BR>
31, the first 256 I/O ports are mapped; I/O operations on any port greater <BR>
than 255 cause an exception. <BR>
 <BR>
If I/O map base is greater than or equal to TSS limit, the TSS segment has <BR>
no I/O permission map, and all I/O instructions in the 80386 program cause <BR>
exceptions when CPL > IOPL. <BR>
 <BR>
Because the I/O permission map is in the TSS segment, different tasks can <BR>
have different maps. Thus, the operating system can allocate ports to a task <BR>
by changing the I/O permission map in the task's TSS. <BR>
 <BR>
 <BR>
<A name="figure8_2">
<A HREF="#figure8_2">Figure 8.2</A>.  I/O Address Bit Map <BR>
<PRE>
                                    TSS SEGMEMT

                        31       23       15       7      0
                       *========+========+========+========*
              LIMIT--->|                                   |
                       | - - - - - - - - - - - - - - - - - |
                       .                                   .
                       .      I/O PERMISSION BIT MAP       .
                       .                                   .
                       | - - - - - - - - - - - - - - - - - |
                 *---->|                                   |
                 |     +--------+--------+--------+--------+
                 |     .                                   .
                 |     .                                   .
                 |     .                                   .
                 |     +--------+--------+--------+--------+
                 *-----+  I/O MAP BASE   |uuuuuuuu uuuuuuuT|64
                       +--------+--------+--------+--------+
                       |00000000 00000000|       LOT       |60
                       +--------+--------+--------+--------+
                       |00000000 00000000|       GS        |5C
                       +--------+--------+--------+--------+
                       |                                   |58
                       .                                   .
                       .                                   .
                       .                                   .
                       |                                   |4
                       +--------+--------+--------+--------+
                       |00000000 00000000|  TSS BACK LINK  |0
                       *========+========+========+========*
</PRE>
 <BR>
<A NAME="chapter_9">.</A>
<A HREF="#contents"><I>Back</I> <BR></A>
<A HREF="#chapter_9">Chapter 9</a>  Exceptions and Interrupts <BR>
 <BR>
---------------------------------------------------------------------------- <BR>
 <BR>
Interrupts and exceptions are special kinds of control transfer; they work <BR>
somewhat like unprogrammed CALLs. They alter the normal program flow to <BR>
handle external events or to report errors or exceptional conditions. The <BR>
difference between interrupts and exceptions is that interrupts are used to <BR>
handle asynchronous events external to the processor, but exceptions handle <BR>
conditions detected by the processor itself in the course of executing <BR>
instructions. <BR>
 <BR>
There are two sources for external interrupts and two sources for <BR>
exceptions: <BR>
 <BR>
  1.  Interrupts <BR>
 <BR>
      o  Maskable interrupts, which are signalled via the INTR pin. <BR>
 <BR>
      o  Nonmaskable interrupts, which are signalled via the NMI <BR>
         (Non-Maskable Interrupt) pin. <BR>
 <BR>
  2.  Exceptions <BR>
 <BR>
      o  Processor detected. These are further classified as faults, traps, <BR>
         and aborts. <BR>
 <BR>
      o  Programmed. The instructions INTO, INT 3, INT n, and BOUND can <BR>
         trigger exceptions. These instructions are often called "software <BR>
         interrupts", but the processor handles them as exceptions. <BR>
 <BR>
This chapter explains the features that the 80386 offers for controlling <BR>
and responding to interrupts when it is executing in protected mode. <BR>
 <BR>
 <BR>
9.1  Identifying Interrupts <BR>
 <BR>
The processor associates an identifying number with each different type of <BR>
interrupt or exception. <BR>
 <BR>
The NMI and the exceptions recognized by the processor are assigned <BR>
predetermined identifiers in the range 0 through 31. Not all of these <BR>
numbers are currently used by the 80386; unassigned identifiers in this <BR>
range are reserved by Intel for possible future expansion. <BR>
 <BR>
The identifiers of the maskable interrupts are determined by external <BR>
interrupt controllers (such as Intel's 8259A Programmable Interrupt <BR>
Controller) and communicated to the processor during the processor's <BR>
interrupt-acknowledge sequence. The numbers assigned by an 8259A PIC can be <BR>
specified by software. Any numbers in the range 32 through 255 can be used. <BR>
<A HREF="#table_9_1">Table 9 - 1</A> shows the assignment of interrupt and exception identifiers. <BR>
 <BR>
Exceptions are classified as faults, traps, or aborts depending on the way <BR>
they are reported and whether restart of the instruction that caused the <BR>
exception is supported. <BR>
 <BR>
Faults  Faults are exceptions that are reported "before" the <BR>
        instruction causingthe exception. Faults are either detected before <BR>
        the instruction begins to execute, or during execution of the <BR>
        instruction. If detected during the instruction, the fault is <BR>
        reported with the machine restored to a state that permits the <BR>
        instruction to be restarted. <BR>
 <BR>
Traps   A trap is an exception that is reported at the instruction <BR>
        boundary immediately after the instruction in which the <BR>
        exception was detected. <BR>
 <BR>
Aborts  An abort is an exception that permits neither precise location <BR>
        of the instruction causing the exception nor restart of the program <BR>
        that caused the exception. Aborts are used to report severe errors, <BR>
        such as hardware errors and inconsistent or illegal values in system <BR>
        tables. <BR>
 <BR>
 <BR>
<A NAME="table_9_1">.</A>
<A HREF="#table_9_1">Table 9 - 1</A>. Interrupt and Exception ID Assignments <BR>
<PRE>
Identifier   Description

0            Divide error
1            Debug exceptions
2            Nonmaskable interrupt
3            Breakpoint (one-byte INT 3 instruction)
4            Overflow (INTO instruction)
5            Bounds check (BOUND instruction)
6            Invalid opcode
7            Coprocessor not available
8            Double fault
9            (reserved)
10           Invalid TSS
11           Segment not present
12           Stack exception
13           General protection
14           Page fault
15           (reserved)
16           Coprecessor error
17-31        (reserved)
32-255       Available for external interrupts via INTR pin
</PRE>
 <BR>
9.2  Enabling and Disabling Interrupts <BR>
 <BR>
The processor services interrupts and exceptions only between the end of <BR>
one instruction and the beginning of the next. When the repeat prefix is <BR>
used to repeat a string instruction, interrupts and exceptions may occur <BR>
between repetitions. Thus, operations on long strings do not delay interrupt <BR>
response. <BR>
 <BR>
Certain conditions and flag settings cause the processor to inhibit certain <BR>
interrupts and exceptions at instruction boundaries. <BR>
 <BR>
 <BR>
9.2.1  NMI Masks Further NMIs <BR>
 <BR>
While an NMI handler is executing, the processor ignores further interrupt <BR>
signals at the NMI pin until the next IRET instruction is executed. <BR>
 <BR>
 <BR>
9.2.2  IF Masks INTR <BR>
 <BR>
The IF (interrupt-enable flag) controls the acceptance of external <BR>
interrupts signalled via the INTR pin. When IF=0, INTR interrupts are <BR>
inhibited; when IF=1, INTR interrupts are enabled. As with the other flag <BR>
bits, the processor clears IF in response to a RESET signal. The <BR>
instructions CLI and STI alter the setting of IF. <BR>
 <BR>
CLI (Clear Interrupt-Enable Flag) and STI (Set Interrupt-Enable Flag) <BR>
explicitly alter IF (bit 9 in the flag register). These instructions may be <BR>
executed only if CPL <= IOPL. A protection exception occurs if they are <BR>
executed when CPL > IOPL. <BR>
 <BR>
The IF is also affected implicitly by the following operations: <BR>
 <BR>
  o  The instruction PUSHF stores all flags, including IF, in the stack <BR>
     where they can be examined. <BR>
 <BR>
  o  Task switches and the instructions POPF and IRET load the flags <BR>
     register; therefore, they can be used to modify IF. <BR>
 <BR>
  o  Interrupts through interrupt gates automatically reset IF, disabling <BR>
     interrupts. (Interrupt gates are explained later in this chapter.) <BR>
 <BR>
 <BR>
9.2.3  RF Masks Debug Faults <BR>
 <BR>
The RF bit in EFLAGS controls the recognition of debug faults. This permits <BR>
debug faults to be raised for a given instruction at most once, no matter <BR>
how many times the instruction is restarted. (Refer to <A HREF="#chapter_12">Chapter 12</a> for more <BR>
information on debugging.) <BR>
 <BR>
 <BR>
9.2.4  MOV or POP to SS Masks Some Interrupts and Exceptions <BR>
 <BR>
Software that needs to change stack segments often uses a pair of <BR>
instructions; for example: <BR>
 <BR>
  MOV SS, AX <BR>
  MOV ESP, StackTop <BR>
 <BR>
If an interrupt or exception is processed after SS has been changed but <BR>
before ESP has received the corresponding change, the two parts of the stack <BR>
pointer SS:ESP are inconsistent for the duration of the interrupt handler or <BR>
exception handler. <BR>
 <BR>
To prevent this situation, the 80386, after both a MOV to SS and a POP to <BR>
SS instruction, inhibits NMI, INTR, debug exceptions, and single-step traps <BR>
at the instruction boundary following the instruction that changes SS. Some <BR>
exceptions may still occur; namely, page fault and general protection fault. <BR>
Always use the 80386 LSS instruction, and the problem will not occur. <BR>
 <BR>
 <BR>
9.3  Priority Among Simultaneous Interrupts and Exceptions <BR>
 <BR>
If more than one interrupt or exception is pending at an instruction <BR>
boundary, the processor services one of them at a time. The priority among <BR>
classes of interrupt and exception sources is shown in <A HREF="#table_9_2">Table 9 - 2</A>. The <BR>
processor first services a pending interrupt or exception from the class <BR>
that has the highest priority, transferring control to the first <BR>
instruction of the interrupt handler. Lower priority exceptions are <BR>
discarded; lower priority interrupts are held pending. Discarded exceptions <BR>
will be rediscovered when the interrupt handler returns control to the point <BR>
of interruption. <BR>
 <BR>
 <BR>
9.4  Interrupt Descriptor Table <BR>
 <BR>
The interrupt descriptor table (IDT) associates each interrupt or exception <BR>
identifier with a descriptor for the instructions that service the <BR>
associated event. Like the GDT and LDTs, the IDT is an array of 8-byte <BR>
descriptors. Unlike the GDT and LDTs, the first entry of the IDT may contain <BR>
a descriptor. To form an index into the IDT, the processor multiplies the <BR>
interrupt or exception identifier by eight. Because there are only 256 <BR>
identifiers, the IDT need not contain more than 256 descriptors. It can <BR>
contain fewer than 256 entries; entries are required only for interrupt <BR>
identifiers that are actually used. <BR>
 <BR>
The IDT may reside anywhere in physical memory. As <A HREF="#figure9_1">Figure 9.1</A> shows, the <BR>
processor locates the IDT by means of the IDT register (IDTR). The <BR>
instructions LIDT and SIDT operate on the IDTR. Both instructions have one <BR>
explicit operand: the address in memory of a 6-byte area. <A HREF="#figure9_2">Figure 9.2</A> shows <BR>
the format of this area. <BR>
 <BR>
LIDT (Load IDT register) loads the IDT register with the linear base <BR>
address and limit values contained in the memory operand.  This instruction <BR>
can be executed only when the CPL is zero. It is normally used by the <BR>
initialization logic of an operating system when creating an IDT.  An <BR>
operating system may also use it to change from one IDT to another. <BR>
 <BR>
SIDT (Store IDT register) copies the base and limit value stored in IDTR <BR>
to a memory location. This instruction can be executed at any privilege <BR>
level. <BR>
 <BR>
 <BR>
<A NAME="table_9_2">.</A>
<A HREF="#table_9_2">Table 9 - 2</A>. Priority Among Simultaneous Interrupts and Exceptions <BR>
<PRE>
Priority   Class of Interrupt or Exception

HIGHEST    Faults except debug faults
           Trap instructions INTO, INT n, INT 3
           Debug traps for this instruction
           Debug faults for next instruction
           NMI interrupt
LOWEST     INTR interrupt
</PRE>
 <BR>
<A name="figure9_1">.</A>
<A HREF="#figure9_1">Figure 9.1</A>.  IDT Register and Table <BR>
<PRE>
                                              INTERRUPT DESCRIPTOR TABLE
                                              *======+=====+=====+======*
                                        *---->|      |     |     |      |
                                        |     +- GATE FOR INTERRUPT #N -+
                                        |     |      |     |     |      |
                                        |     *======+=====+=====+======*
                                        |     .                         .
                                        |     .                         .
                                        |     .                         .
                                        |     *======+=====+=====+======*
                                        |     |      |     |     |      |
                                        |     +- GATE FOR INTERRUPT #2 -+
                                        |     |      |     |     |      |
                                        |     +======+=====+=====+======+
            IDT REGISTER                |     |      |     |     |      |
                                        |     +- GATE FOR INTERRUPT #1 -+
                    15            0     |     |      |     |     |      |
                   *===============*    |     +======+=====+=====+======+
                   |   IDT LIMIT   +----*     |      |     |     |      |
  *================+===============+          +- GATE FOR INTERRUPT #0 -+
  |            IDT BASE            +--------->|      |     |     |      |
  *================================*          *======+=====+=====+======*
   31                             0
</PRE>
 <BR>
<A name="figure9_2">.</A>
<A HREF="#figure9_2">Figure 9.2</A>.  Pseudo-Descriptor Format for LIDT and SIDT <BR>
<PRE>
  31                23                15                7               0
 *=================+=================+=================+=================*
 |                                 BASE                                  |2
 *=================+=================+=================+=================+
                                     |               LIMIT               |0
                                     *=================+=================*
</PRE>
 <BR>
9.5  IDT Descriptors <BR>
 <BR>
The IDT may contain any of three kinds of descriptor: <BR>
 <BR>
   o  Task gates <BR>
   o  Interrupt gates <BR>
   o  Trap gates <BR>
 <BR>
<A HREF="#figure9_3">Figure 9.3</A> illustrates the format of task gates and 80386 interrupt gates <BR>
and trap gates. (The task gate in an IDT is the same as the task gate <BR>
already discussed in <A HREF="#chapter_7">Chapter 7</a>.) <BR>
 <BR>
 <BR>
<A name="figure9_3">.</A>
<A HREF="#figure9_3">Figure 9.3</A>.  80306 IDT Gate Descriptors <BR>
<PRE>
                                80386 TASK GATE
   31                23                15                7                0
  *=================+=================+===+===+=========+=================*
  |.............(NOT USED)............| P |DPL|0 0 1 0 1|...(NOT USED)....|4
  +-----------------------------------+---+---+---------+-----------------+
  |             SELECTOR              |.............(NOT USED)............|0
  *=================+=================+=================+=================*

                                80386 INTERRUPT GATE
   31                23                15                7                0
  *=================+=================+===+===+=========+=====+===========*
  |           OFFSET 31..16           | P |DPL|0 1 1 1 0|0 0 0|(NOT USED) |4
  +-----------------------------------+---+---+---------+-----+-----------+
  |             SELECTOR              |           OFFSET 15..0            |0
  *=================+=================+=================+=================*

                                80386 TRAP GATE
   31                23                15                7                0
  *=================+=================+===+===+=========+=====+===========*
  |          OFFSET 31..16            | P |DPL|0 1 1 1 1|0 0 0|(NOT USED) |4
  +-----------------------------------+---+---+---------+-----+-----------+
  |             SELECTOR              |           OFFSET 15..0            |0
  *=================+=================+=================+=================*
</PRE>
 <BR>
9.6  Interrupt Tasks and Interrupt Procedures <BR>
 <BR>
Just as a CALL instruction can call either a procedure or a task, so an <BR>
interrupt or exception can "call" an interrupt handler that is either a <BR>
procedure or a task. When responding to an interrupt or exception, the <BR>
processor uses the interrupt or exception identifier to index a descriptor <BR>
in the IDT. If the processor indexes to an interrupt gate or trap gate, it <BR>
invokes the handler in a manner similar to a CALL to a call gate. If the <BR>
processor finds a task gate, it causes a task switch in a manner similar to <BR>
a CALL to a task gate. <BR>
 <BR>
 <BR>
9.6.1  Interrupt Procedures <BR>
 <BR>
An interrupt gate or trap gate points indirectly to a procedure which will <BR>
execute in the context of the currently executing task as illustrated by <BR>
<A HREF="#figure9_4">Figure 9.4</A>. The selector of the gate points to an executable-segment <BR>
descriptor in either the GDT or the current LDT. The offset field of the <BR>
gate points to the beginning of the interrupt or exception handling <BR>
procedure. <BR>
 <BR>
The 80386 invokes an interrupt or exception handling procedure in much the <BR>
same manner as it CALLs a procedure; the differences are explained in the <BR>
following sections. <BR>
 <BR>
 <BR>
<A name="figure9_4">.</A>
<A HREF="#figure9_4">Figure 9.4</A>.  Interrupt Vectoring for Procedures <BR>
<PRE>
                  IDT                                    EXECUTABLE SEGMENT
           *===============*                             *===============*
           |               |                       OFFSET|               |
           +===============+  *------------------------->| ENTRY POINT   |
           |               |  |      LDT OR GDT          |               |
           +===============+  |   *===============*      |               |
           |               |  |   |               |      |               |
INTERRUPT  +===============+  |   +===============+      |               |
   ID----->| TRAP GATE OR  +--*   |               |      |               |
           |INTERRUPT GATE +--*   +===============+      |               |
           +===============+  |   |               |      |               |
           |               |  |   +===============+      |               |
           +===============+  *-->|   SEGMENT     +-*    |               |
           |               |      |  DESCRIPTOR   | |    |               |
           +===============+      +===============+ |    |               |
           |               |      |               | |    |               |
           +===============+      +===============+ |    |               |
           |               |      |               | |BASE|               |
           *===============*      +===============+ *--->*===============*
                                  |               |
                                  |               |
                                  |               |
                                  *===============*
</PRE>
 <BR>
9.6.1.1  Stack of Interrupt Procedure <BR>
 <BR>
Just as with a control transfer due to a CALL instruction, a control <BR>
transfer to an interrupt or exception handling procedure uses the stack to <BR>
store the information needed for returning to the original procedure. As <BR>
<A HREF="#figure9_5">Figure 9.5</A> shows, an interrupt pushes the EFLAGS register onto the stack <BR>
before the pointer to the interrupted instruction. <BR>
 <BR>
Certain types of exceptions also cause an error code to be pushed on the <BR>
stack. An exception handler can use the error code to help diagnose the <BR>
exception. <BR>
 <BR>
 <BR>
9.6.1.2  Returning from an Interrupt Procedure <BR>
 <BR>
An interrupt procedure also differs from a normal procedure in the method <BR>
of leaving the procedure. The IRET instruction is used to exit from an <BR>
interrupt procedure. IRET is similar to RET except that IRET increments EIP <BR>
by an extra four bytes (because of the flags on the stack) and moves the <BR>
saved flags into the EFLAGS register. The IOPL field of EFLAGS is changed <BR>
only if the CPL is zero. The IF flag is changed only if CPL <= IOPL. <BR>
 <BR>
 <BR>
<A name="figure9_5">.</A>
<A HREF="#figure9_5">Figure 9.5</A>.  Stack Layout after Exception of Interrupt <BR>
<PRE>
                           WITHOUT PRIVILEGE TRANSITION

      D  O      31          0                     31          0
      I  F    +=======+=======+                 +=======+=======+
      R       |.......|.......|    OLD          |.......|.......|    OLD
      E  E    +=======+=======+   SS:ESP        +=======+=======+   SS:ESP
      C  X    |.......|.......|     |           |.......|.......|     |
      T  P    +=======+=======+<----*           +=======+=======+<----*
      I  A    |  OLD EFLAGS   |                 |  OLD EFLAGS   |
      O  N    +=======+=======+                 +=======+=======+
      N  S    |.......|OLD CS |    NEW          |.......|OLD CS |
         I    +=======+=======+   SS:ESP        +=======+=======+
       | O    |    OLD EIP    |     |           |    OLD EIP    |    NEW
       | N    +===============+<----*           +===============+   SS:ESP
       |      |               |                 |  ERROR CODE   |     |
       Y      .               .                 +===============+<----*
              .               .                 |               |
              .               .
              WITHOUT ERROR CODE                 WITH ERROR CODE

                             WITH PRIVILEGE TRANSITION

      D  O     31            0                     31          0
      I  F    *=======+=======*<----*           *=======+=======*<----*
      R       |.......|OLD SS |     |           |.......|OLD SS |     |
      E  E    +=======+=======+   SS:ESP        +=======+=======+   SS:ESP
      C  X    |    OLD ESP    |  FROM TSS       |    OLD ESP    |  FROM TSS
      T  P    +===============+                 +===============+
      I  A    |  OLD EFLAGS   |                 |  OLD EFLAGS   |
      O  N    +=======+=======+                 +=======+=======+
      N  S    |.......|OLD CS |    NEW          |.......|OLD CS |
         I    +=======+=======+   SS:EIP        +=======+=======+
       | O    |    OLD EIP    |     |           |    OLD EIP    |    NEW
       | N    +===============+<----*           +===============+   SS:ESP
       |      |               |                 |  ERROR CODE   |     |
       Y      .               .                 +===============+<----*
              .               .                 |               |
              .               .
              WITHOUT ERROR CODE                 WITH ERROR CODE
</PRE>
 <BR>
9.6.1.3  Flags Usage by Interrupt Procedure <BR>
 <BR>
Interrupts that vector through either interrupt gates or trap gates cause <BR>
TF (the trap flag) to be reset after the current value of TF is saved on the <BR>
stack as part of EFLAGS. By this action the processor prevents debugging <BR>
activity that uses single-stepping from affecting interrupt response. A <BR>
subsequent IRET instruction restores TF to the value in the EFLAGS image on <BR>
the stack. <BR>
 <BR>
The difference between an interrupt gate and a trap gate is in the effect <BR>
on IF (the interrupt-enable flag). An interrupt that vectors through an <BR>
interrupt gate resets IF, thereby preventing other interrupts from <BR>
interfering with the current interrupt handler. A subsequent IRET <BR>
instruction restores IF to the value in the EFLAGS image on the stack. An <BR>
interrupt through a trap gate does not change IF. <BR>
 <BR>
 <BR>
9.6.1.4  Protection in Interrupt Procedures <BR>
 <BR>
The privilege rule that governs interrupt procedures is similar to that for <BR>
procedure calls: the CPU does not permit an interrupt to transfer control to <BR>
a procedure in a segment of lesser privilege (numerically greater privilege <BR>
level) than the current privilege level. An attempt to violate this rule <BR>
results in a general protection exception. <BR>
 <BR>
Because occurrence of interrupts is not generally predictable, this <BR>
privilege rule effectively imposes restrictions on the privilege levels at <BR>
which interrupt and exception handling procedures can execute. Either of the <BR>
following strategies can be employed to ensure that the privilege rule is <BR>
never violated. <BR>
 <BR>
  o  Place the handler in a conforming segment. This strategy suits the <BR>
     handlers for certain exceptions (divide error, for example). Such a <BR>
     handler must use only the data available to it from the stack. If it <BR>
     needed data from a data segment, the data segment would have to have <BR>
     privilege level three, thereby making it unprotected. <BR>
 <BR>
  o  Place the handler procedure in a privilege level zero segment. <BR>
 <BR>
 <BR>
9.6.2  Interrupt Tasks <BR>
 <BR>
A task gate in the IDT points indirectly to a task, as <A HREF="#figure9_6">Figure 9.6</A> <BR>
illustrates. The selector of the gate points to a TSS descriptor in the GDT. <BR>
 <BR>
When an interrupt or exception vectors to a task gate in the IDT, a task <BR>
switch results. Handling an interrupt with a separate task offers two <BR>
advantages: <BR>
 <BR>
  o  The entire context is saved automatically. <BR>
 <BR>
  o  The interrupt handler can be isolated from other tasks by giving it a <BR>
     separate address space, either via its LDT or via its page directory. <BR>
 <BR>
The actions that the processor takes to perform a task switch are discussed <BR>
in <A HREF="#chapter_7">Chapter 7</a>. The interrupt task returns to the interrupted task by <BR>
executing an IRET instruction. <BR>
 <BR>
If the task switch is caused by an exception that has an error code, the <BR>
processor automatically pushes the error code onto the stack that <BR>
corresponds to the privilege level of the first instruction to be executed <BR>
in the interrupt task. <BR>
 <BR>
When interrupt tasks are used in an operating system for the 80386, there <BR>
are actually two schedulers: the software scheduler (part of the operating <BR>
system) and the hardware scheduler (part of the processor's interrupt <BR>
mechanism). The design of the software scheduler should account for the fact <BR>
that the hardware scheduler may dispatch an interrupt task whenever <BR>
interrupts are enabled. <BR>
 <BR>
 <BR>
<A name="figure9_6">.</A>
<A HREF="#figure9_6">Figure 9.6</A>.  Interrupt Vectoring for Tasks <BR>
<PRE>
            IDT                       GDT
     *================*        *================*
     |                |        |                |              TSS
     +----------------+        +----------------+       *================*
     |                |        |                |       |                |
     +----------------+        +----------------+       |                |
     |                |        |                |       |                |
     +----------------+        +----------------+       |                |
 *-->|   TASK GATE    +---*    |                |       |                |
 |   +----------------+   |    +----------------+       |                |
 |   |                |   *--->| TSS DESCRIPTOR +---*   |                |
 |   +----------------+        +----------------+   |   |                |
 |   |                |        |                |   |   |                |
 |   +----------------+        +----------------+   *-->*================*
 |   |                |        |                |
 |   +----------------+        +----------------+
 |   |                |        |                |
 |   *================*        *================*
 |
 *-INTERRUPT ID
</PRE>
 <BR>
9.7  Error Code <BR>
 <BR>
With exceptions that relate to a specific segment, the processor pushes an <BR>
error code onto the stack of the exception handler (whether procedure or <BR>
task). The error code has the format shown in <A HREF="#figure9_7">Figure 9.7</A>. The format of the <BR>
error code resembles that of a selector; however, instead of an RPL field, <BR>
the error code contains two one-bit items: <BR>
 <BR>
  1.  The processor sets the EXT bit if an event external to the program <BR>
      caused the exception. <BR>
 <BR>
  2.  The processor sets the I-bit (IDT-bit) if the index portion of the <BR>
      error code refers to a gate descriptor in the IDT. <BR>
 <BR>
If the I-bit is not set, the TI bit indicates whether the error code refers <BR>
to the GDT (value 0) or to the LDT (value 1). The remaining 14 bits are the <BR>
upper 14 bits of the segment selector involved. In some cases the error code <BR>
on the stack is null, i.e., all bits in the low-order word are zero. <BR>
 <BR>
 <BR>
<A name="figure9_7">.</A>
<A HREF="#figure9_7">Figure 9.7</A>.  Error Code Format <BR>
<PRE>
       31              15                                         2 1 0
      *===============+================+=================+=======+=+=+=*
      |................................|                         |T| |E|
      |...........UNDEFINED............|     SELECTOR INDEX      | |I| |
      |................................|                         |I| |X|
      *===============+================+=================+=======+=+=+=*
</PRE>
 <BR>
9.8  Exception Conditions <BR>
 <BR>
The following sections describe each of the possible exception conditions <BR>
in detail. Each description classifies the exception as a fault, trap, or <BR>
abort. This classification provides information needed by systems <BR>
programmers for restarting the procedure in which the exception occurred: <BR>
 <BR>
Faults   The CS and EIP values saved when a fault is reported point to the <BR>
         instruction causing the fault. <BR>
 <BR>
Traps    The CS and EIP values stored when the trap is reported point to the <BR>
         instruction dynamically after the instruction causing the trap. If <BR>
         a trap is detected during an instruction that alters program flow, <BR>
         the reported values of CS and EIP reflect the alteration of program <BR>
         flow. For example, if a trap is detected in a JMP instruction, the <BR>
         CS and EIP values pushed onto the stack point to the target of the <BR>
         JMP, not to the instruction after the JMP. <BR>
 <BR>
Aborts   An abort is an exception that permits neither precise location of <BR>
         the instruction causing the exception nor restart of the program <BR>
         that caused the exception. Aborts are used to report severe errors, <BR>
         such as hardware errors and inconsistent or illegal values in <BR>
         system tables. <BR>
 <BR>
 <BR>
9.8.1  Interrupt 0 -- Divide Error <BR>
 <BR>
The divide-error fault occurs during a DIV or an IDIV instruction when the <BR>
divisor is zero. <BR>
 <BR>
 <BR>
9.8.2  Interrupt 1 -- Debug Exceptions <BR>
 <BR>
The processor triggers this interrupt for any of a number of conditions; <BR>
whether the exception is a fault or a trap depends on the condition: <BR>
 <BR>
   o  Instruction address breakpoint fault. <BR>
   o  Data address breakpoint trap. <BR>
   o  General detect fault. <BR>
   o  Single-step trap. <BR>
   o  Task-switch breakpoint trap. <BR>
 <BR>
The processor does not push an error code for this exception. An exception <BR>
handler can examine the debug registers to determine which condition caused <BR>
the exception. Refer to <A HREF="#chapter_12">Chapter 12</a> for more detailed information about <BR>
debugging and the debug registers. <BR>
 <BR>
 <BR>
9.8.3  Interrupt 3 -- Breakpoint <BR>
 <BR>
The INT 3 instruction causes this trap. The INT 3 instruction is one byte <BR>
long, which makes it easy to replace an opcode in an executable segment with <BR>
the breakpoint opcode. The operating system or a debugging subsystem can use <BR>
a data-segment alias for an executable segment to place an INT 3 anywhere it <BR>
is convenient to arrest normal execution so that some sort of special <BR>
processing can be performed. Debuggers typically use breakpoints as a way of <BR>
displaying registers, variables, etc., at crucial points in a task. <BR>
 <BR>
The saved CS:EIP value points to the byte following the breakpoint. If a <BR>
debugger replaces a planted breakpoint with a valid opcode, it must subtract <BR>
one from the saved EIP value before returning. Refer also to <A HREF="#chapter_12">Chapter 12</a> for <BR>
more information on debugging. <BR>
 <BR>
 <BR>
9.8.4  Interrupt 4 -- Overflow <BR>
 <BR>
This trap occurs when the processor encounters an INTO instruction and the <BR>
OF (overflow) flag is set. Since signed arithmetic and unsigned arithmetic <BR>
both use the same arithmetic instructions, the processor cannot determine <BR>
which is intended and therefore does not cause overflow exceptions <BR>
automatically. Instead it merely sets OF when the results, if interpreted as <BR>
signed numbers, would be out of range. When doing arithmetic on signed <BR>
operands, careful programmers and compilers either test OF directly or use <BR>
the INTO instruction. <BR>
 <BR>
 <BR>
9.8.5  Interrupt 5 -- Bounds Check <BR>
 <BR>
This fault occurs when the processor, while executing a BOUND instruction, <BR>
finds that the operand exceeds the specified limits. A program can use the <BR>
BOUND instruction to check a signed array index against signed limits <BR>
defined in a block of memory. <BR>
 <BR>
 <BR>
9.8.6  Interrupt 6 -- Invalid Opcode <BR>
 <BR>
This fault occurs when an invalid opcode is detected by the execution unit. <BR>
(The exception is not detected until an attempt is made to execute the <BR>
invalid opcode; i.e., prefetching an invalid opcode does not cause this <BR>
exception.) No error code is pushed on the stack. The exception can be <BR>
handled within the same task. <BR>
 <BR>
This exception also occurs when the type of operand is invalid for the <BR>
given opcode. Examples include an intersegment JMP referencing a register <BR>
operand, or an LES instruction with a register source operand. <BR>
 <BR>
 <BR>
9.8.7  Interrupt 7 -- Coprocessor Not Available <BR>
 <BR>
This exception occurs in either of two conditions: <BR>
 <BR>
  o  The processor encounters an ESC (escape) instruction, and the EM <BR>
     (emulate) bit ofCR0 (control register zero) is set. <BR>
 <BR>
  o  The processor encounters either the WAIT instruction or an ESC <BR>
     instruction, and both the MP (monitor coprocessor) and TS (task <BR>
     switched) bits of CR0 are set. <BR>
 <BR>
Refer to <A HREF="#chapter_11">Chapter 11</a> for information about the coprocessor interface. <BR>
 <BR>
 <BR>
9.8.8  Interrupt 8 -- Double Fault <BR>
 <BR>
Normally, when the processor detects an exception while trying to invoke <BR>
the handler for a prior exception, the two exceptions can be handled <BR>
serially. If, however, the processor cannot handle them serially, it signals <BR>
the double-fault exception instead. To determine when two faults are to be <BR>
signalled as a double fault, the 80386 divides the exceptions into three <BR>
classes: benign exceptions, contributory exceptions, and page faults. Table <BR>
9-3 shows this classification. <BR>
 <BR>
<A HREF="#table_9_4">Table 9 - 4</A> shows which combinations of exceptions cause a double fault and <BR>
which do not. <BR>
 <BR>
The processor always pushes an error code onto the stack of the <BR>
double-fault handler; however, the error code is always zero. The faulting <BR>
instruction may not be restarted. If any other exception occurs while <BR>
attempting to invoke the double-fault handler, the processor shuts down. <BR>
 <BR>
 <BR>
<A NAME="table_9_3">.</A>
<A HREF="#table_9_3">Table 9 - 3</A>. Double-Fault Detection Classes <BR>
<PRE>
Class           ID          Description

                 1          Debug exceptions
                 2          NMI
                 3          Breakpoint
Benign           4          Overflow
Exceptions       5          Bounds check
                 6          Invalid opcode
                 7          Coprocessor not available
                16          Coprocessor error

                 0          Divide error
                 9          Coprocessor Segment Overrun
Contributory    10          Invalid TSS
Exceptions      11          Segment not present
                12          Stack exception
                13          General protection

Page Faults     14          Page fault
</PRE>
 <BR>
<A NAME="table_9_4">.</A>
<A HREF="#table_9_4">Table 9 - 4</A>. Double-Fault Definition <BR>
<PRE>
                                   SECOND EXCEPTION

                           Benign       Contributory    Page
                           Exception    Exception       Fault


           Benign          OK           OK              OK
           Exception

FIRST      Contributory    OK           DOUBLE          OK
EXCEPTION  Exception

           Page
           Fault           OK           DOUBLE          DOUBLE
</PRE>
 <BR>
9.8.9  Interrupt 9 -- Coprocessor Segment Overrun <BR>
 <BR>
This exception is raised in protected mode if the 80386 detects a page or <BR>
segment violation while transferring the middle portion of a coprocessor <BR>
operand to the NPX. This exception is avoidable. Refer to <A HREF="#chapter_11">Chapter 11</a> for <BR>
more information about the coprocessor interface. <BR>
 <BR>
 <BR>
9.8.10  Interrupt 10 -- Invalid TSS <BR>
 <BR>
Interrupt 10 occurs if during a task switch the new TSS is invalid. A TSS <BR>
is considered invalid in the cases shown in <A HREF="#table_9_5">Table 9 - 5</A>. An error code is <BR>
pushed onto the stack to help identify the cause of the fault. The EXT bit <BR>
indicates whether the exception was caused by a condition outside the <BR>
control of the program; e.g., an external interrupt via a task gate <BR>
triggered a switch to an invalid TSS. <BR>
 <BR>
This fault can occur either in the context of the original task or in the <BR>
context of the new task. Until the processor has completely verified the <BR>
presence of the new TSS, the exception occurs in the context of the original <BR>
task. Once the existence of the new TSS is verified, the task switch is <BR>
considered complete; i.e., TR is updated and, if the switch is due to a <BR>
CALL or interrupt, the backlink of the new TSS is set to the old TSS. Any <BR>
errors discovered by the processor after this point are handled in the <BR>
context of the new task. <BR>
 <BR>
To insure a proper TSS to process it, the handler for exception 10 must be <BR>
a task invoked via a task gate. <BR>
 <BR>
 <BR>
<A NAME="table_9_5">.</A>
<A HREF="#table_9_5">Table 9 - 5</A>. Conditions That Invalidate the TSS <BR>
<PRE>
Error Code              Condition

TSS id + EXT            The limit in the TSS descriptor is less than 103
LTD id + EXT            Invalid LDT selector or LDT not present
SS id + EXT             Stack segment selector is outside table limit
SS id + EXT             Stack segment is not a writable segment
SS id + EXT             Stack segment DPL does not match new CPL
SS id + EXT             Stack segment selector RPL < >  CPL
CS id + EXT             Code segment selector is outside table limit
CS id + EXT             Code segment selector does not refer to code
                        segment
CS id + EXT             DPL of non-conforming code segment < > new CPL
CS id + EXT             DPL of conforming code segment > new CPL
DS/ES/FS/GS id + EXT    DS, ES, FS, or GS segment selector is outside
                        table limits
DS/ES/FS/GS id + EXT    DS, ES, FS, or GS is not readable segment
</PRE>
 <BR>
9.8.11  Interrupt 11 -- Segment Not Present <BR>
 <BR>
Exception 11 occurs when the processor detects that the present bit of a <BR>
descriptor is zero. The processor can trigger this fault in any of these <BR>
cases: <BR>
 <BR>
  o  While attempting to load the CS, DS, ES, FS, or GS registers; loading <BR>
     the SS register, however, causes a stack fault. <BR>
 <BR>
  o  While attempting loading the LDT register with an LLDT instruction; <BR>
     loading the LDT register during a task switch operation, however, <BR>
     causes the "invalid TSS" exception. <BR>
 <BR>
  o  While attempting to use a gate descriptor that is marked not-present. <BR>
 <BR>
This fault is restartable. If the exception handler makes the segment <BR>
present and returns, the interrupted program will resume execution. <BR>
 <BR>
If a not-present exception occurs during a task switch, not all the steps <BR>
of the task switch are complete. During a task switch, the processor first <BR>
loads all the segment registers, then checks their contents for validity. If <BR>
a not-present exception is discovered, the remaining segment registers have <BR>
not been checked and therefore may not be usable for referencing memory. The <BR>
not-present handler should not rely on being able to use the values found <BR>
in CS, SS, DS, ES, FS, and GS without causing another exception. The <BR>
exception handler should check all segment registers before trying to resume <BR>
the new task; otherwise, general protection faults may result later under <BR>
conditions that make diagnosis more difficult. There are three ways to <BR>
handle this case: <BR>
 <BR>
  1.  Handle the not-present fault with a task. The task switch back to the <BR>
      interrupted task will cause the processor to check the registers as it <BR>
      loads them from the TSS. <BR>
 <BR>
  2.  PUSH and POP all segment registers. Each POP causes the processor to <BR>
      check the new contents of the segment register. <BR>
 <BR>
  3.  Scrutinize the contents of each segment-register image in the TSS, <BR>
      simulating the test that the processor makes when it loads a segment <BR>
      register. <BR>
 <BR>
This exception pushes an error code onto the stack. The EXT bit of the <BR>
error code is set if an event external to the program caused an interrupt <BR>
that subsequently referenced a not-present segment. The I-bit is set if the <BR>
error code refers to an IDT entry, e.g., an INT instruction referencing a <BR>
not-present gate. <BR>
 <BR>
An operating system typically uses the "segment not present" exception to <BR>
implement virtual memory at the segment level. A not-present indication in a <BR>
gate descriptor, however, usually does not indicate that a segment is not <BR>
present (because gates do not necessarily correspond to segments). <BR>
Not-present gates may be used by an operating system to trigger exceptions <BR>
of special significance to the operating system. <BR>
 <BR>
 <BR>
9.8.12  Interrupt 12 -- Stack Exception <BR>
 <BR>
A stack fault occurs in either of two general conditions: <BR>
 <BR>
  o  As a result of a limit violation in any operation that refers to the <BR>
     SS register. This includes stack-oriented instructions such as POP, <BR>
     PUSH, ENTER, and LEAVE, as well as other memory references that <BR>
     implicitly use SS (for example, MOV AX, [BP+6]). ENTER causes this <BR>
     exception when the stack is too small for the indicated local-variable <BR>
     space. <BR>
 <BR>
  o  When attempting to load the SS register with a descriptor that is <BR>
     marked not-present but is otherwise valid. This can occur in a task <BR>
     switch, an interlevel CALL, an interlevel return, an LSS instruction, <BR>
     or a MOV or POP instruction to SS. <BR>
 <BR>
When the processor detects a stack exception, it pushes an error code onto <BR>
the stack of the exception handler. If the exception is due to a not-present <BR>
stack segment or to overflow of the new stack during an interlevel CALL, the <BR>
error code contains a selector to the segment in question (the exception <BR>
handler can test the present bit in the descriptor to determine which <BR>
exception occurred); otherwise the error code is zero. <BR>
 <BR>
An instruction that causes this fault is restartable in all cases. The <BR>
return pointer pushed onto the exception handler's stack points to the <BR>
instruction that needs to be restarted. This instruction is usually the one <BR>
that caused the exception; however, in the case of a stack exception due to <BR>
loading of a not-present stack-segment descriptor during a task switch, the <BR>
indicated instruction is the first instruction of the new task. <BR>
 <BR>
When a stack fault occurs during a task switch, the segment registers may <BR>
not be usable for referencing memory. During a task switch, the selector <BR>
values are loaded before the descriptors are checked. If a stack fault is <BR>
discovered, the remaining segment registers have not been checked and <BR>
therefore may not be usable for referencing memory. The stack fault handler <BR>
should not rely on being able to use the values found in CS, SS, DS, ES, <BR>
FS, and GS without causing another exception. The exception handler should <BR>
check all segment registers before trying to resume the new task; otherwise, <BR>
general protection faults may result later under conditions that make <BR>
diagnosis more difficult. <BR>
 <BR>
 <BR>
9.8.13  Interrupt 13 -- General Protection Exception <BR>
 <BR>
All protection violations that do not cause another exception cause a <BR>
general protection exception. This includes (but is not limited to): <BR>
 <BR>
  1.  Exceeding segment limit when using CS, DS, ES, FS, or GS <BR>
 <BR>
  2.  Exceeding segment limit when referencing a descriptor table <BR>
 <BR>
  3.  Transferring control to a segment that is not executable <BR>
 <BR>
  4.  Writing into a read-only data segment or into a code segment <BR>
 <BR>
  5.  Reading from an execute-only segment <BR>
 <BR>
  6.  Loading the SS register with a read-only descriptor (unless the <BR>
      selector comes from the TSS during a task switch, in which case a TSS <BR>
      exception occurs <BR>
 <BR>
  7.  Loading SS, DS, ES, FS, or GS with the descriptor of a system segment <BR>
 <BR>
  8.  Loading DS, ES, FS, or GS with the descriptor of an executable <BR>
      segment that is not also readable <BR>
 <BR>
  9.  Loading SS with the descriptor of an executable segment <BR>
 <BR>
  10. Accessing memory via DS, ES, FS, or GS when the segment register <BR>
      contains a null selector <BR>
 <BR>
  11. Switching to a busy task <BR>
 <BR>
  12. Violating privilege rules <BR>
 <BR>
  13. Loading CR0 with PG=1 and PE=0. <BR>
 <BR>
  14. Interrupt or exception via trap or interrupt gate from V86 mode to <BR>
      privilege level other than zero. <BR>
 <BR>
  15. Exceeding the instruction length limit of 15 bytes (this can occur <BR>
      only if redundant prefixes are placed before an instruction) <BR>
 <BR>
The general protection exception is a fault. In response to a general <BR>
protection exception, the processor pushes an error code onto the exception <BR>
handler's stack. If loading a descriptor causes the exception, the error <BR>
code contains a selector to the descriptor; otherwise, the error code is <BR>
null. The source of the selector in an error code may be any of the <BR>
following: <BR>
 <BR>
  1.  An operand of the instruction. <BR>
  2.  A selector from a gate that is the operand of the instruction. <BR>
  3.  A selector from a TSS involved in a task switch. <BR>
 <BR>
 <BR>
9.8.14  Interrupt 14 -- Page Fault <BR>
 <BR>
This exception occurs when paging is enabled (PG=1) and the processor <BR>
detects one of the following conditions while translating a linear address <BR>
to a physical address: <BR>
 <BR>
  o  The page-directory or page-table entry needed for the address <BR>
     translation has zero in its present bit. <BR>
 <BR>
  o  The current procedure does not have sufficient privilege to access the <BR>
     indicated page. <BR>
 <BR>
The processor makes available to the page fault handler two items of <BR>
information that aid in diagnosing the exception and recovering from it: <BR>
 <BR>
  o  An error code on the stack. The error code for a page fault has a <BR>
     format different from that for other exceptions (see <A HREF="#figure9_8">Figure 9.8</A>). The <BR>
     error code tells the exception handler three things: <BR>
 <BR>
     1.  Whether the exception was due to a not present page or to an access <BR>
         rights violation. <BR>
 <BR>
     2.  Whether the processor was executing at user or supervisor level at <BR>
         the time of the exception. <BR>
 <BR>
     3.  Whether the memory access that caused the exception was a read or <BR>
         write. <BR>
 <BR>
  o  CR2 (control register two). The processor stores in CR2 the linear <BR>
     address used in the access that caused the exception (see <A HREF="#figure9_9">Figure 9.9</A>). <BR>
     The exception handler can use this address to locate the corresponding <BR>
     page directory and page table entries. If another page fault can occur <BR>
     during execution of the page fault handler, the handler should push CR2 <BR>
     onto the stack. <BR>
 <BR>
 <BR>
<A name="figure9_8">.</A>
<A HREF="#figure9_8">Figure 9.8</A>.  Page-Fault Error Code Format <BR>
<PRE>
 *=====+=====+============================================================*
 |Field|Value|                         Description                        |
 +-----+-----+------------------------------------------------------------+
 | U/S |  0  | The access causing the fault originated when the processor |
 |     |     | was executing in supervisor mode.                          |
 |     |     |                                                            |
 |     |  1  | The access causing the fault originated when the processor |
 |     |     | was executing in user mode.                                |
 |     |     |                                                            |
 | W/R |  0  | The access causing the fault was a read.                   |
 |     |     |                                                            |
 |     |  1  | The access causing the fault was a write.                  |
 |     |     |                                                            |
 | P   |  0  | The fault was caused by a not-present page.                |
 |     |     |                                                            |
 |     |  1  | The fault was caused by a page-level protection violation. |
 *=====+=====+============================================================*

       31                               15             7        3 2 1 0
      *================================+=========================+=+=+=*
      |..........................................................|U|W| |
      |..........................UNDEFINED.......................|/|/|P|
      |..........................................................|S|R| |
      *================================+=========================+=+=+=*
</PRE>
 <BR>
9.8.14.1  Page Fault During Task Switch <BR>
 <BR>
The processor may access any of four segments during a task switch: <BR>
 <BR>
  1.  Writes the state of the original task in the TSS of that task. <BR>
 <BR>
  2.  Reads the GDT to locate the TSS descriptor of the new task. <BR>
 <BR>
  3.  Reads the TSS of the new task to check the types of segment <BR>
      descriptors from the TSS. <BR>
 <BR>
  4.  May read the LDT of the new task in order to verify the segment <BR>
      registers stored in the new TSS. <BR>
 <BR>
A page fault can result from accessing any of these segments. In the latter <BR>
two cases the exception occurs in the context of the new task. The <BR>
instruction pointer refers to the next instruction of the new task, not to <BR>
the instruction that caused the task switch. If the design of the operating <BR>
system permits page faults to occur during task-switches, the page-fault <BR>
handler should be invoked via a task gate. <BR>
 <BR>
 <BR>
<A name="figure9_9">.</A>
<A HREF="#figure9_9">Figure 9.9</A>.  CR2 Format <BR>
<PRE>
      31               23               15               7              0
     *================+================+================+================*
     |                                                                   |
     |                      PAGE FAULT LINEAR ADDRESS                    |
     |                                                                   |
     *================+================+================+================*
</PRE>
 <BR>
9.8.14.2  Page Fault with Inconsistent Stack Pointer <BR>
 <BR>
Special care should be taken to ensure that a page fault does not cause the <BR>
processor to use an invalid stack pointer (SS:ESP). Software written for <BR>
earlier processors in the 8086 family often uses a pair of instructions to <BR>
change to a new stack; for example: <BR>
 <BR>
MOV SS, AX <BR>
MOV SP, StackTop <BR>
 <BR>
With the 80386, because the second instruction accesses memory, it is <BR>
possible to get a page fault after SS has been changed but before SP has <BR>
received the corresponding change. At this point, the two parts of the stack <BR>
pointer SS:SP (or, for 32-bit programs, SS:ESP) are inconsistent. <BR>
 <BR>
The processor does not use the inconsistent stack pointer if the handling <BR>
of the page fault causes a stack switch to a well defined stack (i.e., the <BR>
handler is a task or a more privileged procedure). However, if the page <BR>
fault handler is invoked by a trap or interrupt gate and the page fault <BR>
occurs at the same privilege level as the page fault handler, the processor <BR>
will attempt to use the stack indicated by the current (invalid) stack <BR>
pointer. <BR>
 <BR>
In systems that implement paging and that handle page faults within the <BR>
faulting task (with trap or interrupt gates), software that executes at the <BR>
same privilege level as the page fault handler should initialize a new stack <BR>
by using the new LSS instruction rather than an instruction pair shown <BR>
above. When the page fault handler executes at privilege level zero (the <BR>
normal case), the scope of the problem is limited to privilege-level zero <BR>
code, typically the kernel of the operating system. <BR>
 <BR>
 <BR>
9.8.15  Interrupt 16 -- Coprocessor Error <BR>
 <BR>
The 80386 reports this exception when it detects a signal from the 80287 or <BR>
80387 on the 80386's ERROR# input pin. The 80386 tests this pin only at the <BR>
beginning of certain ESC instructions and when it encounters a WAIT <BR>
instruction while the EM bit of the MSW is zero (no emulation). Refer to <BR>
<A HREF="#chapter_11">Chapter 11</a> for more information on the coprocessor interface. <BR>
 <BR>
 <BR>
9.9  Exception Summary <BR>
 <BR>
 <BR>
<A HREF="#table_9_6">Table 9 - 6</A> summarizes the exceptions recognized by the 386. <BR>
 <BR>
<A NAME="table_9_6">.</A>
<A HREF="#table_9_6">Table 9 - 6</A>. Exception Summary <BR>
<PRE>

Description               Interrupt   Return Address  Exception     Function That Can Generate
                          Number      Points to       Type          the Exception
                                      Faulting
                                      Instruction

Divide error               0          YES             FAULT         DIV, IDIV
Debug exceptions           1                                        Any instruction    

<I>Some debug exceptions are traps and some are faults.  The exception
handler can determine which has occurred by examining DR6.  (Refer to
<A HREF="#chapter_12">Chapter 12</a>.)</I>
 
Breakpoint                 3          NO              TRAP          One-byte INT 3
Overflow                   4          NO              TRAP          INTO
Bounds check               5          YES             FAULT         BOUND
Invalid opcode             6          YES             FAULT         Any illegal instruction
Coprocessor not available  7          YES             FAULT         ESC, WAIT
Double fault               8          YES             ABORT         Any instruction that can
                                                                    generate an exception
Coprocessor Segment
Overrun                    9          NO              ABORT         Any operand of an ESC
                                                                    instruction that wraps around
                                                                    the end of a segment.
Invalid TSS               10          YES             FAULT         JMP, CALL, IRET, any interrupt

<I>An invalid-TSS fault is not restartable if it occurs during the    
processing of an external interrupt.</I>

Segment not present       11          YES             FAULT         Any segment-register modifier
Stack exception           12          YES             FAULT         Any memory reference thru SS
General Protection        13          YES             FAULT/ABORT   Any memory reference or code
                                                                    fetch

<I>All GP faults are restartable. If the fault occurs while attempting to
vector to the handler for an external interrupt, the interrupted program is
restartable, but the interrupt may be lost.  </I>
                                                                    
Page fault                14          YES             FAULT         Any memory reference or code
                                                                    fetch
Coprocessor error         16          YES             FAULT         ESC, WAIT

<I>Coprocessor errors are reported as a fault on the first ESC or WAIT
instruction executed after the ESC instruction that caused the error.</I>

Two-byte SW Interrupt     0-255       NO              TRAP          INT n
</PRE>
 <BR>
9.10  Error Code Summary <BR>
 <BR>
<A HREF="#table_9_7">table 9 - 7</a> summarizes the error information that is available with each <BR>
exception. <BR>
 <BR>
 <BR>
<A NAME="table_9_7">.</A>
<A HREF="#table_9_7">table 9 - 7</a>. Error-Code Summary <BR>
<PRE>
Description                       Interrupt     Error Code
                                  Number

Divide error                       0            No
Debug exceptions                   1            No
Breakpoint                         3            No
Overflow                           4            No
Bounds check                       5            No
Invalid opcode                     6            No
Coprocessor not available          7            No
System error                       8            Yes (always 0)
Coprocessor Segment Overrun        9            No
Invalid TSS                       10            Yes
Segment not present               11            Yes
Stack exception                   12            Yes
General protection fault          13            Yes
Page fault                        14            Yes
Coprocessor error                 16            No
Two-byte SW interrupt             0-255         No
</PRE>
 <BR>
<A NAME="chapter_10">.</A>
<A HREF="#contents"><I>Back</I> <BR></A>
<A HREF="#chapter_10">Chapter 10</a>  Initialization <BR>
 <BR>
---------------------------------------------------------------------------- <BR>
 <BR>
After a signal on the RESET pin, certain registers of the 80386 are set to <BR>
predefined values. These values are adequate to enable execution of a <BR>
bootstrap program, but additional initialization must be performed by <BR>
software before all the features of the processor can be utilized. <BR>
 <BR>
 <BR>
10.1  Processor State After Reset <BR>
 <BR>
The contents of EAX depend upon the results of the power-up self test. The <BR>
self-test may be requested externally by assertion of BUSY# at the end of <BR>
RESET. The EAX register holds zero if the 80386 passed the test. A nonzero <BR>
value in EAX after self-test indicates that the particular 80386 unit is <BR>
faulty. If the self-test is not requested, the contents of EAX after RESET <BR>
is undefined. <BR>
 <BR>
DX holds a component identifier and revision number after RESET as Figure <BR>
10-1 illustrates. DH contains 3, which indicates an 80386 component. DL <BR>
contains a unique identifier of the revision level. <BR>
 <BR>
Control register zero (CR0) contains the values shown in <A HREF="#figure10_2">Figure 10.2</A>. The <BR>
ET bit of CR0 is set if an 80387 is present in the configuration (according <BR>
to the state of the ERROR# pin after RESET). If ET is reset, the <BR>
configuration either contains an 80287 or does not contain a coprocessor. A <BR>
software test is required to distinguish between these latter two <BR>
possibilities. <BR>
 <BR>
The remaining registers and flags are set as follows: <BR>
<PRE>
   EFLAGS             =00000002H
   IP                 =0000FFF0H
   CS selector        =0000H
   DS selector        =0000H
   ES selector        =0000H
   SS selector        =0000H
   FS selector        =0000H
   GS selector        =0000H
   IDTR:
              base    =0
              limit   =03FFH
</PRE>
All registers not mentioned above are undefined. <BR>
 <BR>
These settings imply that the processor begins in real-address mode with <BR>
interrupts disabled. <BR>
 <BR>
 <BR>
<A name="figure10_1">.</A>
<A HREF="#figure10_1">Figure 10.1</A>.  Contents of EDX after RESET <BR>
<PRE>
                                 EDX REGISTER

      31               23               15               7              0
     *================+================+================+================*
     |.................................|       DH       |      DL        |
     |............UNDEFINED............|   DEVICE ID    |  STEPPING ID   |
     |.................................|       3        |   (UNIQUE)     |
     *================+================+================+================*
</PRE>
 <BR>
<A name="figure10_2">.</A>
<A HREF="#figure10_2">Figure 10.2</A>.  Initial Contents of CR0 <BR>
<PRE>
                               CONTROL REGISTER ZERO

   31                23                15                  7     4 3   1  0
  *=+===============+=================+===================+=====+=+=+=+=+=*
  |P|                                                           |E|T|E|M|P|
  | |                            UNDEFINED                      | | | | | |
  |G|                                                           |T|S|M|P|E|
  *++===============+=================+===================+=====++++++++++*
   |                                                             | | | | |
   *-------------0 - PAGING DISABLED                             | | | | |
                 * - INDICATES PRESENCE OF 80387-----------------* | | | |
                 0 - NO TASK SWITCH--------------------------------* | | |
                 0 - DO NOT MONITOR COPROCESSOR----------------------* | |
                 0 - COPROCESSOR NOT PRESENT---------------------------* |
                 0 - PROTECTION NOT ENABLED (REAL ADDRESS MODE)----------*
</PRE>
 <BR>
10.2  Software Initialization for Real-Address Mode <BR>
 <BR>
In real-address mode a few structures must be initialized before a program <BR>
can take advantage of all the features available in this mode. <BR>
 <BR>
 <BR>
10.2.1  Stack <BR>
 <BR>
No instructions that use the stack can be used until the stack-segment <BR>
register (SS) has been loaded. SS must point to an area in RAM. <BR>
 <BR>
 <BR>
10.2.2  Interrupt Table <BR>
 <BR>
The initial state of the 80386 leaves interrupts disabled; however, the <BR>
processor will still attempt to access the interrupt table if an exception <BR>
or nonmaskable interrupt (NMI) occurs. Initialization software should take <BR>
one of the following actions: <BR>
 <BR>
  o  Change the limit value in the IDTR to zero. This will cause a shutdown <BR>
     if an exception or nonmaskable interrupt occurs. (Refer to the 80386 <BR>
     Hardware Reference Manual to see how shutdown is signalled externally.) <BR>
 <BR>
  o  Put pointers to valid interrupt handlers in all positions of the <BR>
     interrupt table that might be used by exceptions or interrupts. <BR>
 <BR>
  o  Change the IDTR to point to a valid interrupt table. <BR>
 <BR>
 <BR>
10.2.3  First Instructions <BR>
 <BR>
After RESET, address lines A{31-20} are automatically asserted for <BR>
instruction fetches. This fact, together with the initial values of CS:IP, <BR>
causes instruction execution to begin at physical address FFFFFFF0H. Near <BR>
(intrasegment) forms of control transfer instructions may be used to pass <BR>
control to other addresses in the upper 64K bytes of the address space. The <BR>
first far (intersegment) JMP or CALL instruction causes A{31-20} to drop <BR>
low, and the 80386 continues executing instructions in the lower one <BR>
megabyte of physical memory. This automatic assertion of address lines <BR>
A{31-20} allows systems designers to use a ROM at the high end of <BR>
the address space to initialize the system. <BR>
 <BR>
 <BR>
10.3  Switching to Protected Mode <BR>
 <BR>
Setting the PE bit of the MSW in CR0 causes the 80386 to begin executing in <BR>
protected mode. The current privilege level (CPL) starts at zero. The <BR>
segment registers continue to point to the same linear addresses as in real <BR>
address mode (in real address mode, linear addresses are the same physical <BR>
addresses). <BR>
 <BR>
Immediately after setting the PE flag, the initialization code must flush <BR>
the processor's instruction prefetch queue by executing a JMP instruction. <BR>
The 80386 fetches and decodes instructions and addresses before they are <BR>
used; however, after a change into protected mode, the prefetched <BR>
instruction information (which pertains to real-address mode) is no longer <BR>
valid. A JMP forces the processor to discard the invalid information. <BR>
 <BR>
 <BR>
10.4  Software Initialization for Protected Mode <BR>
 <BR>
Most of the initialization needed for protected mode can be done either <BR>
before or after switching to protected mode. If done in protected mode, <BR>
however, the initialization procedures must not use protected-mode features <BR>
that are not yet initialized. <BR>
 <BR>
 <BR>
10.4.1  Interrupt Descriptor Table <BR>
 <BR>
The IDTR may be loaded in either real-address or protected mode. However, <BR>
the format of the interrupt table for protected mode is different than that <BR>
for real-address mode. It is not possible to change to protected mode and <BR>
change interrupt table formats at the same time; therefore, it is inevitable <BR>
that, if IDTR selects an interrupt table, it will have the wrong format at <BR>
some time. An interrupt or exception that occurs at this time will have <BR>
unpredictable results. To avoid this unpredictability, interrupts should <BR>
remain disabled until interrupt handlers are in place and a valid IDT has <BR>
been created in protected mode. <BR>
 <BR>
 <BR>
10.4.2  Stack <BR>
 <BR>
The SS register may be loaded in either real-address mode or protected <BR>
mode. If loaded in real-address mode, SS continues to point to the same <BR>
linear base-address after the switch to protected mode. <BR>
 <BR>
 <BR>
10.4.3  Global Descriptor Table <BR>
 <BR>
Before any segment register is changed in protected mode, the GDT register <BR>
must point to a valid GDT. Initialization of the GDT and GDTR may be done in <BR>
real-address mode. The GDT (as well as LDTs) should reside in RAM, because <BR>
the processor modifies the accessed bit of descriptors. <BR>
 <BR>
 <BR>
10.4.4  Page Tables <BR>
 <BR>
Page tables and the PDBR in CR3 can be initialized in either real-address <BR>
mode or in protected mode; however, the paging enabled (PG) bit of CR0 <BR>
cannot be set until the processor is in protected mode. PG may be set <BR>
simultaneously with PE, or later. When PG is set, the PDBR in CR3 should <BR>
already be initialized with a physical address that points to a valid page <BR>
directory. The initialization procedure should adopt one of the following <BR>
strategies to ensure consistent addressing before and after paging is <BR>
enabled: <BR>
 <BR>
  o  The page that is currently being executed should map to the same <BR>
     physical addresses both before and after PG is set. <BR>
 <BR>
  o  A JMP instruction should immediately follow the setting of PG. <BR>
 <BR>
 <BR>
10.4.5  First Task <BR>
 <BR>
The initialization procedure can run awhile in protected mode without <BR>
initializing the task register; however, before the first task switch, the <BR>
following conditions must prevail: <BR>
 <BR>
  o  There must be a valid task state segment (TSS) for the new task. The <BR>
     stack pointers in the TSS for privilege levels numerically less than or <BR>
     equal to the initial CPL must point to valid stack segments. <BR>
 <BR>
  o  The task register must point to an area in which to save the current <BR>
     task state. After the first task switch, the information dumped in this <BR>
     area is not needed, and the area can be used for other purposes. <BR>
 <BR>
 <BR>
10.5  Initialization Example <BR>
<PRE>
$TITLE ('Initial Task')

    NAME    INIT

init_stack  SEGMENT RW
            DW  20  DUP(?)
tos         LABEL   WORD
init_stack  ENDS

init_data   SEGMENT RW PUBLIC
            DW  20  DUP(?)
init_data   ENDS

init_code   SEGMENT ER PUBLIC

ASSUME      DS:init_data

    nop
    nop
    nop
init_start:
                                    ; set up stack
    mov ax, init_stack
    mov ss, ax
    mov esp, offset tos

    mov a1,1
blink:
    xor a1,1
    out 0e4h,a1
    mov cx,3FFFh
here:
    dec cx
    jnz here

    jmp SHORT blink

    hlt
init_code   ends

    END init_start, SS:init_stack, DS:init_data

$TITLE('Protected Mode Transition -- 386 initialization')
NAME  RESET

;*****************************************************************
; Upon reset the 386 starts executing at address 0FFFFFFF0H.  The
; upper 12 address bits remain high until a FAR call or jump is
; executed.
;
; Assume the following:
;
;
; -  a short jump at address 0FFFFFFF0H (placed there by the
;    system builder) causes execution to begin at START in segment
;    RESET_CODE.
;
;
; -  segment RESET_CODE is based at physical address 0FFFF0000H,
;    i.e.   at the start of the last  64K in the 4G address space.
;    Note that  this is the base of the CS register at reset.  If
;    you locate ROMcode above  this  address,  you  will  need  to
;    figure out an adjustment factor to address things within this
;    segment.
;
;*****************************************************************
$EJECT ;

; Define addresses to locate GDT and IDT in RAM.
; These addresses are also used in the BLD386 file that defines
; the GDT and IDT. If you change these addresses, make sure you
; change the base addresses specified in the build file.

GDTbase         EQU    00001000H   ; physical address for GDT base
IDTbase         EQU    00000400H   ; physical address for IDT base

PUBLIC     GDT_EPROM
PUBLIC     IDT_EPROM
PUBLIC     START

DUMMY      segment rw      ; ONLY for ASM386 main module stack init
           DW 0
DUMMY   ends

;*****************************************************************
;
; Note: RESET CODE must be USEl6 because the 386 initally executes
;       in real mode.
;

RESET_CODE segment er PUBLIC    USE16

ASSUME DS:nothing, ES:nothing

;
; 386 Descriptor template

DESC       STRUC
    lim_0_15    DW  0              ; limit bits (0..15)
    bas_0_15    DW  0              ; base bits (0..15)
    bas_16_23   DB  0              ; base bits (16..23)
    access      DB  0              ; access byte
    gran        DB  0              ; granularity byte
    bas_24_31   DB  0              ; base bits (24..31)
DESC       ENDS

; The following is the layout of the real GDT created by BLD386.
; It is located in EPROM and will be copied to RAM.
;
; GDT[O]      ...  NULL
; GDT[1]      ...  Alias for RAM GDT
; GDT[2]      ...  Alias for RAM IDT
; GDT[2]      ...  initial task TSS
; GDT[3]      ...  initial task TSS alias
; GDT[4]      ...  initial task LDT
; GDT[5]      ...  initial task LDT alias

;
; define entries in GDT and IDT.

GDT_ENTRIES    EQU    8
IDT_ENTRIES    EQU    32

; define some constants to index into the real GDT

GDT_ALIAS      EQU    1*SIZE DESC
IDT_ALIAS      EQU    2*SIZE DESC
INIT_TSS       EQU    3*SIZE DESC
INIT_TSS_A     EQU    4*SIZE DESC
INIT_LDT       EQU    5*SIZE DESC
INIT_LDT_A     EQU    6*SIZE DESC

;
; location of alias in INIT_LDT

INIT_LDT_ALIAS    EQU    1*SIZE DESC

;
; access rights byte for DATA and TSS descriptors

DS_ACCESS   EQU   010010010B
TSS_ACCESS  EQU   010001001B


;
; This temporary GDT will be used to set up the real GDT in RAM.

Temp_GDT    LABEL   BYTE        ; tag for begin of scratch GDT

NULL_DES    DESC <>             ; NULL descriptor

                                ; 32-Gigabyte data segment based at 0
FLAT_DES    DESC <0FFFFH,0,0,92h,0CFh,0>

GDT_eprom     DP    ?           ; Builder places GDT address and limit
                                ; in this 6 byte area.

IDT_eprom     DP    ?           ; Builder places IDT address and limit
                                ; in this 6 byte area.

;
; Prepare operand for loadings GDTR and LDTR.


TGDT_pword     LABEL  PWORD                 ; for temp GDT
        DW     end_Temp_GDT_Temp_GDT -1
        DD     0

GDT_pword      LABEL  PWORD                 ; for GDT in RAM
        DW     GDT_ENTRIES * SIZE DESC -1
        DD     GDTbase

IDT_pword      LABEL   PWORD                ; for IDT in RAM
        DW     IDT_ENTRIES * SIZE DESC -1
        DD     IDTbase


end_Temp_GDT   LABEL   BYTE

;
; Define equates for addressing convenience.

GDT_DES_FLAT        EQU DS:GDT_ALIAS +GDTbase
IDT_DES_FLAT        EQU DS:IDT_ALIAS +GDTbase

INIT_TSS_A_OFFSET   EQU DS:INIT_TSS_A
INIT_TSS_OFFSET     EQU DS:INIT_TSS

INIT_LDT_A_OFFSET   EQU DS:INIT_LDT_A
INIT_LDT_OFFSET     EQU DS:INIT_LDT


; define pointer for first task switch

ENTRY POINTER LABEL DWORD
             DW 0, INIT_TSS

;******************************************************************
;
;   Jump from reset vector to here.

START:

    CLI                ;disable interrupts
    CLD                ;clear direction flag

    LIDT    NULL_des   ;force shutdown on errors

;
;   move scratch GDT to RAM at physical 0

    XOR DI,DI
    MOV ES,DI           ;point ES:DI to physical location 0


    MOV SI,OFFSET Temp_GDT
    MOV CX,end_Temp_GDT-Temp_GDT        ;set byte count
    INC CX
;
;   move table

    REP MOVS BYTE PTR ES:[DI],BYTE PTR CS:[SI]

    LGDT    tGDT_pword                ;load GDTR for Temp. GDT
                                      ;(located at 0)

;   switch to protected mode

    MOV EAX,CR0                       ;get current CRO
    MOV EAX,1                         ;set PE bit
    MOV CRO,EAX                       ;begin protected mode
;
;   clear prefetch queue

    JMP SHORT flush
flush:

; set DS,ES,SS to address flat linear space (0 ... 4GB)

    MOV BX,FLAT_DES-Temp_GDT
    MOV US,BX
    MOV ES,BX
    MOV SS,BX
;
; initialize stack pointer to some (arbitrary) RAM location

    MOV ESP, OFFSET end_Temp_GDT

;
; copy eprom GDT to RAM

    MOV ESI,DWORD PTR GDT_eprom +2 ; get base of eprom GDT
                                   ; (put here by builder).

    MOV EDI,GDTbase                ; point ES:EDI to GDT base in RAM.

    MOV CX,WORD PTR gdt_eprom +0   ; limit of eprom GDT
    INC CX
    SHR CX,1                       ; easier to move words
    CLD
    REP MOVS   WORD PTR ES:[EDI],WORD PTR DS:[ESI]

;
; copy eprom IDT to RAM
;
    MOV ESI,DWORD PTR IDT_eprom +2 ; get base of eprom IDT
                                   ; (put here by builder)

    MOV EDI,IDTbase                ; point ES:EDI to IDT base in RAM.

    MOV CX,WORD PTR idt_eprom +0   ; limit of eprom IDT
    INC CX
    SHR CX,1
    CLD
    REP MOVS   WORD PTR ES:[EDI],WORD PTR DS:[ESI]

; switch to RAM GDT and IDT
;
    LIDT IDT_pword
    LGDT GDT_pword

;
    MOV BX,GDT_ALIAS               ; point DS to GDT alias
    MOV DS,BX
;
; copy eprom TSS to RAM
;
    MOV BX,INIT_TSS_A              ; INIT TSS A descriptor base
                                   ; has RAM location of INIT TSS.

    MOV ES,BX                      ; ES points to TSS in RAM

    MOV BX,INIT_TSS                ; get inital task selector
    LAR DX,BX                      ; save access byte
    MOV [BX].access,DS_ACCESS      ; set access as data segment
    MOV FS,BX                      ; FS points to eprom TSS

    XOR si,si                      ; FS:si points to eprom TSS
    XOR di,di                      ; ES:di points to RAM TSS

    MOV CX,[BX].lim_0_15           ; get count to move
    INC CX

;
; move INIT_TSS to RAM.

    REP MOVS BYTE PTR ES:[di],BYTE PTR FS:[si]

    MOV [BX].access,DH             ; restore access byte

;
; change base of INIT TSS descriptor to point to RAM.

    MOV AX,INIT_TSS_A_OFFSET.bas_0_15
    MOV INIT_TSS_OFFSET.bas_0_15,AX
    MOV AL,INIT_TSS_A_OFFSET.bas_16_23
    MOV INIT_TSS_OFFSET.bas_16_23,AL
    MOV AL,INIT_TSS_A_OFFSET.bas_24_31
    MOV INIT_TSS_OFFSET.bas_24_31,AL

;
; change INIT TSS A to form a save area for TSS on first task
; switch. Use RAM at location 0.

    MOV BX,INIT_TSS_A
    MOV WORD PTR [BX].bas_0_15,0
    MOV [BX].bas_16_23,0
    MOV [BX].bas_24_31,0
    MOV [BX].access,TSS_ACCESS
    MOV [BX].gran,O
    LTR BX                         ; defines save area for TSS

;
; copy eprom LDT to RAM

    MOV BX,INIT_LDT_A              ; INIT_LDT_A descriptor has
                                   ; base address in RAM for INIT_LDT.

    MOV ES,BX                      ; ES points LDT location in RAM.

    MOV AH,[BX].bas_24_31
    MOV AL,[BX].bas_16_23
    SHL EAX,16
    MOV AX,[BX].bas_0_15           ; save INIT_LDT base (ram) in EAX

    MOV BX,INIT_LDT                ; get inital LDT selector
    LAR DX,BX                      ; save access rights
    MOV [BX].access,DS_ACCESS      ; set access as data segment
    MOV FS,BX                      ; FS points to eprom LDT

    XOR si,si                      ; FS:SI points to eprom LDT
    XOR di,di                      ; ES:DI points to RAM LDT

    MOV CX,[BX].lim_0_15           ; get count to move
    INC CX
;
; move initial LDT to RAM

    REP MOVS BYTE PTR ES:[di],BYTE PTR FS:[si]

    MOV [BX].access,DH             ; restore access rights in
                                   ; INIT_LDT descriptor

;
; change base of alias (of INIT_LDT) to point to location in RAM.

    MOV ES:[INIT_LDT_ALIAS].bas_0_15,AX
    SHR EAX,16
    MOV ES:[INIT_LDT_ALIAS].bas_16_23,AL
    MOV ES:[INIT_LDT_ALIAS].bas_24_31,AH

;
; now set the base value in INIT_LDT descriptor

    MOV AX,INIT_LDT_A_OFFSET.bas_0_15
    MOV INIT_LDT_OFFSET.bas_0_15,AX
    MOV AL,INIT_LDT_A_OFFSET.bas_16_23
    MOV INIT_LDT_OFFSET.bas_16_23,AL
    MOV AL,INIT_LDT_A_OFFSET.bas_24_31
    MOV INIT_LDT_OFFSET.bas_24_31,AL

;
; Now GDT, IDT, initial TSS and initial LDT are all set up.
;
; Start the first task!
'
   JMP ENTRY_POINTER

RESET_CODE ends
   END START, SS:DUMMY,DS:DUMMY
</PRE>
 <BR>
10.6  TLB Testing <BR>
 <BR>
The 80386 provides a mechanism for testing the Translation Lookaside Buffer <BR>
(TLB), the cache used for translating linear addresses to physical <BR>
addresses. Although failure of the TLB hardware is extremely unlikely, users <BR>
may wish to include TLB confidence tests among other power-up confidence <BR>
tests for the 80386. <BR>
 <BR>
--------------------------------------------------------------------------- <BR>
NOTE <BR>
  This TLB testing mechanism is unique to the 80386 and may not be <BR>
  continued in the same way in future processors. Sortware that uses <BR>
  this mechanism may be incompatible with future processors. <BR>
--------------------------------------------------------------------------- <BR>
 <BR>
When testing the TLB it is recommended that paging be turned off (PG=0 in <BR>
CR0) to avoid interference with the test data being written to the TLB. <BR>
 <BR>
 <BR>
10.6.1  Structure of the TLB <BR>
 <BR>
The TLB is a four-way set-associative memory. <A HREF="#figure10_3">Figure 10.3</A> illustrates the <BR>
structure of the TLB. There are four sets of eight entries each. Each entry <BR>
consists of a tag and data. Tags are 24-bits wide. They contain the <BR>
high-order 20 bits of the linear address, the valid bit, and three attribute <BR>
bits. The data portion of each entry contains the high-order 20 bits of the <BR>
physical address. <BR>
 <BR>
 <BR>
10.6.2  Test Registers <BR>
 <BR>
Two test registers, shown in <A HREF="#figure10_4">Figure 10.4</A>, are provided for the purpose of <BR>
testing. TR6 is the test command register, and TR7 is the test data <BR>
register. These registers are accessed by variants of the MOV <BR>
instruction. A test register may be either the source operand or destination <BR>
operand. The MOV instructions are defined in both real-address mode and <BR>
protected mode. The test registers are privileged resources; in protected <BR>
mode, the MOV instructions that access them can only be executed at <BR>
privilege level 0. An attempt to read or write the test registers when <BR>
executing at any other privilege level causes a general <BR>
protection exception. <BR>
 <BR>
The test command register (TR6) contains a command and an address tag to <BR>
use in performing the command: <BR>
 <BR>
C         This is the command bit. There are two TLB testing commands: <BR>
          write entries into the TLB, and perform TLB lookups. To cause an <BR>
          immediate write into the TLB entry, move a doubleword into TR6 <BR>
          that contains a 0 in this bit. To cause an immediate TLB lookup, <BR>
          move a doubleword into TR6 that contains a 1 in this bit. <BR>
 <BR>
Linear    On a TLB write, a TLB entry is allocated to this linear address; <BR>
Address   the rest of that TLB entry is set per the value of TR7 and the <BR>
          value just written into TR6. On a TLB lookup, the TLB is <BR>
          interrogated per this value; if one and only one TLB entry <BR>
          matches, the rest of the fields of TR6 and TR7 are set from the <BR>
          matching TLB entry. <BR>
 <BR>
V         The valid bit for this TLB entry. The TLB uses the valid bit to <BR>
          identify entries that contain valid data. Entries of the TLB <BR>
          that have not been assigned values have zero in the valid bit. <BR>
          All valid bits can be cleared by writing to CR3. <BR>
 <BR>
D, D#     The dirty bit (and its complement) for/from the TLB entry. <BR>
 <BR>
U, U#     The U/S bit (and its complement) for/from the TLB entry. <BR>
 <BR>
W, W#     The R/W bit (and its complement) for/from the TLB entry. <BR>
 <BR>
          The meaning of these pairs of bits is given by <A HREF="#table_10_1">table 10 - 1</a>, <BR>
          where X represents D, U, or W. <BR>
 <BR>
The test data register (TR7) holds data read from or data to be written to <BR>
the TLB. <BR>
 <BR>
Physical  This is the data field of the TLB. On a write to the TLB, the <BR>
Address   TLB entry allocated to the linear address in TR6 is set to this <BR>
          value. On a TLB lookup, if HT is set, the data field (physical <BR>
          address) from the TLB is read out to this field. If HT is not <BR>
          set, this field is undefined. <BR>
 <BR>
HT        For a TLB lookup, the HT bit indicates whether the lookup was a <BR>
          hit (HT  1) or a miss (HT  0). For a TLB write, HT must be set <BR>
          to 1. <BR>
 <BR>
REP       For a TLB write, selects which of four associative blocks of the <BR>
          TLB is to be written. For a TLB read, if HT is set, REP reports <BR>
          in which of the four associative blocks the tag was found; if HT <BR>
          is not set, REP is undefined. <BR>
 <BR>
 <BR>
<A NAME="table_10_1">.</A>
<A HREF="#table_10_1">table 10 - 1</a>. Meaning of D, U, and W Bit Pairs <BR>
<PRE>
X     X#      Effect during        Value of bit X
              TLB Lookup           after TLB Write

0     0       (undefined)          (undefined)
0     1       Match if X=0         Bit X becomes 0
1     0       Match if X=1         Bit X becomes 1
1     1       (undefined)          (undefined)
</PRE>
 <BR>
<A name="figure10_3">.</A>
<A HREF="#figure10_3">Figure 10.3</A>.  TLB Structure <BR>
<PRE>
                                   *=================+================*
                                  7|       TAG       |      DATA      |
                                   +=================+================+
                                   .                 .                .
                 *-------          .                 .                .
                 |       SET 11    .                 .                .
                 |    *--          +=================+================+
                 |    |           1|       TAG       |      DATA      |
                 |    |            +=================+================+
                 |    |           0|       TAG       |      DATA      |
                 |    |            *=================+================*
                 |    |
                 |    |            *=================+================*
                 |    |           7|       TAG       |      DATA      |
                 |    |            +=================+================+
                 |    |            .                 .                .
                 |    *--          .                 .                .
                 |       SET 10    .                 .                .
                 |    *--          +=================+================+
                 |    |           1|       TAG       |      DATA      |
      | D |      |    |            +=================+================+
      | A |      |    |           0|       TAG       |      DATA      |
      | T *------*    |            *=================+================*
      | A             |
      |   *------*    |            *=================+================*
      | B |      |    |           7|       TAG       |      DATA      |
      | U |      |    |            +=================+================+
      | S |      |    |            .                 .                .
                 |    *--          .                 .                .
                 |       SET 01    .                 .                .
                 |    *--          +=================+================+
                 |    |           1|       TAG       |      DATA      |
                 |    |            +=================+================+
                 |    |           0|       TAG       |      DATA      |
                 |    |            *=================+================*
                 |    |
                 |    |            *=================+================*
                 |    |           7|       TAG       |      DATA      |
                 |    |            +=================+================+
                 |    |            .                 .                .
                 |    *--          .                 .                .
                 |       SET 00    .                 .                .
                 *-------          +=================+================+
                                  1|       TAG       |      DATA      |
                                   +=================+================+
                                  0|       TAG       |      DATA      |
                                   *=================+================*
</PRE>
 <BR>
<A name="figure10_4">.</A>
<A HREF="#figure10_4">Figure 10.4</A>.  Test Registers <BR>
<PRE>
      31                23              15   11      7             0
     *=================+===============+====+=======+=====+=+===+===*
     |                                      |             |H|   |   |
     |           PHYSICAL ADDRESS           |0 0 0 0 0 0 0| |REP|0 0| TR7
     |                                      |             |T|   |   |
     +--------------------------------------+-+-+-+-+-+-+-+-+---+-+-+
     |                                      | | |D| |U| |W|       | |
     |            LINEAR ADDRESS            |V|D| |U| | | |0 0 0 0|C| TR8
     |                                      | | |#| |#| |#|       | |
     *=================+===============+====+=+=+=+=+=+=+=+=======+=*

     NOTE: 0 INDICATES INTEL RESERVED. NO NOT DEFINE
</PRE>
 <BR>
10.6.3  Test Operations <BR>
 <BR>
To write a TLB entry: <BR>
 <BR>
  1.  Move a doubleword to TR7 that contains the desired physical address, <BR>
      HT, and REP values. HT must contain 1. REP must point to the <BR>
      associative block in which to place the entry. <BR>
 <BR>
  2.  Move a doubleword to TR6 that contains the appropriate linear <BR>
      address, and values for V, D, U, and W. Be sure C=0 for "write" <BR>
      command. <BR>
 <BR>
Be careful not to write duplicate tags; the results of doing so are <BR>
undefined. <BR>
 <BR>
To look up (read) a TLB entry: <BR>
 <BR>
  1.  Move a doubleword to TR6 that contains the appropriate linear address <BR>
      and attributes. Be sure C=1 for "lookup" command. <BR>
 <BR>
  2.  Store TR7. If the HT bit in TR7 indicates a hit, then the other <BR>
      values reveal the TLB contents. If HT indicates a miss, then the other <BR>
      values in TR7 are indeterminate. <BR>
 <BR>
For the purposes of testing, the V bit functions as another bit of <BR>
addresss.  The V bit for a lookup request should usually be set, so that <BR>
uninitialized tags do not match. Lookups with V=0 are unpredictable if any <BR>
tags are uninitialized. <BR>
 <BR>
 <BR>
<A NAME="chapter_11">.</A>
<A HREF="#contents"><I>Back</I> <BR></A>
<A HREF="#chapter_11">Chapter 11</a>  Coprocessing and Multiprocessing <BR>
 <BR>
---------------------------------------------------------------------------- <BR>
 <BR>
The 80386 has two levels of support for multiple parallel processing units: <BR>
 <BR>
  o  A highly specialized interface for very closely coupled processors of <BR>
     a type known as coprocessors. <BR>
 <BR>
  o  A more general interface for more loosely coupled processors of <BR>
     unspecified type. <BR>
 <BR>
 <BR>
11.1  Coprocessing <BR>
 <BR>
The components of the coprocessor interface include: <BR>
 <BR>
  o  ET bit of control register zero (CR0) <BR>
  o  The EM, and MP bits of CR0 <BR>
  o  The ESC instructions <BR>
  o  The WAIT instruction <BR>
  o  The TS bit of CR0 <BR>
  o  Exceptions <BR>
 <BR>
 <BR>
11.1.1  Coprocessor Identification <BR>
 <BR>
The 80386 is designed to operate with either an 80287 or 80387 math <BR>
coprocessor. The ET bit of CR0 indicates which type of coprocessor is <BR>
present. ET is set automatically by the 80386 after RESET according to the <BR>
level detected on the ERROR# input. If desired, ET may also be set or reset <BR>
by loading CR0 with a MOV instruction. If ET is set, the 80386 uses the <BR>
32-bit protocol of the 80387; if reset, the 80386 uses the 16-bit protocol <BR>
of the 80287. <BR>
 <BR>
 <BR>
11.1.2  ESC and WAIT Instructions <BR>
 <BR>
The 80386 interprets the pattern 11011B in the first five bits of an <BR>
instruction as an opcode intended for a coprocessor. Instructions thus <BR>
marked are called ESCAPE or ESC instructions. The CPU performs the following <BR>
functions upon encountering an ESC instruction before sending the <BR>
instruction to the coprocessor: <BR>
 <BR>
  o  Tests the emulation mode (EM) flag to determine whether coprocessor <BR>
     functions are being emulated by software. <BR>
 <BR>
  o  Tests the TS flag to determine whether there has been a context change <BR>
     since the last ESC instruction. <BR>
 <BR>
  o  For some ESC instructions, tests the ERROR# pin to determine whether <BR>
     the coprocessor detected an error in the previous ESC instruction. <BR>
 <BR>
The WAIT instruction is not an ESC instruction, but WAIT causes the CPU to <BR>
perform some of the same tests that it performs upon encountering an ESC <BR>
instruction. The processor performs the following actions for a WAIT <BR>
instruction: <BR>
 <BR>
  o  Waits until the coprocessor no longer asserts the BUSY# pin. <BR>
 <BR>
  o  Tests the ERROR# pin (after BUSY# goes inactive). If ERROR# is active, <BR>
     the 80386 signals exception 16, which indicates that the coprocessor <BR>
     encountered an error in the previous ESC instruction. <BR>
 <BR>
  o  WAIT can therefore be used to cause exception 16 if an error is <BR>
     pending from a previous ESC instruction. Note that, if no coprocessor <BR>
     is present, the ERROR# and BUSY# pins should be tied inactive to <BR>
     prevent WAIT from waiting forever or causing spurious exceptions. <BR>
 <BR>
 <BR>
11.1.3  EM and MP Flags <BR>
 <BR>
The EM and MP flags of CR0 control how the processor reacts to coprocessor <BR>
instructions. <BR>
 <BR>
The EM bit indicates whether coprocessor functions are to be emulated. If <BR>
the processor finds EM set when executing an ESC instruction, it signals <BR>
exception 7, giving the exception handler an opportunity to emulate the ESC <BR>
instruction. <BR>
 <BR>
The MP (monitor coprocessor) bit indicates whether a coprocessor is <BR>
actually attached. The MP flag controls the function of the WAIT <BR>
instruction. If, when executing a WAIT instruction, the CPU finds MP set, <BR>
then it tests the TS flag; it does not otherwise test TS during a WAIT <BR>
instruction. If it finds TS set under these conditions, the CPU signals <BR>
exception 7. <BR>
 <BR>
The EM and MP flags can be changed with the aid of a MOV instruction using <BR>
CR0 as the destination operand and read with the aid of a MOV instruction <BR>
with CR0 as the source operand. These forms of the MOV instruction can be <BR>
executed only at privilege level zero. <BR>
 <BR>
 <BR>
11.1.4  The Task-Switched Flag <BR>
 <BR>
The TS bit of CR0 helps to determine when the context of the coprocessor <BR>
does not match that of the task being executed by the 80386 CPU. The 80386 <BR>
sets TS each time it performs a task switch (whether triggered by software <BR>
or by hardware interrupt). If, when interpreting one of the ESC <BR>
instructions, the CPU finds TS already set, it causes exception 7. The WAIT <BR>
instruction also causes exception 7 if both TS and MP are set. Operating <BR>
systems can use this exception to switch the context of the coprocessor to <BR>
correspond to the current task. Refer to the 80386 System Software Writer's <BR>
Guide for an example. <BR>
 <BR>
The CLTS instruction (legal only at privilege level zero) resets the TS <BR>
flag. <BR>
 <BR>
 <BR>
11.1.5  Coprocessor Exceptions <BR>
 <BR>
Three exceptions aid in interfacing to a coprocessor: interrupt 7 <BR>
(coprocessor not available), interrupt 9 (coprocessor segment overrun), and <BR>
interrupt 16 (coprocessor error). <BR>
 <BR>
 <BR>
11.1.5.1  Interrupt 7 -- Coprocessor Not Available <BR>
 <BR>
This exception occurs in either of two conditions: <BR>
 <BR>
  1.  The CPU encounters an ESC instruction and EM is set. In this case, <BR>
      the exception handler should emulate the instruction that caused the <BR>
      exception. TS may also be set. <BR>
 <BR>
  2.  The CPU encounters either the WAIT instruction or an ESC instruction <BR>
      when both MP and TS are set. In this case, the exception handler <BR>
      should update the state of the coprocessor, if necessary. <BR>
 <BR>
 <BR>
11.1.5.2  Interrupt 9 -- Coprocessor Segment Overrun <BR>
 <BR>
This exception occurs in protected mode under the following conditions: <BR>
 <BR>
  o  An operand of a coprocessor instruction wraps around an addressing <BR>
     limit (0FFFFH for small segments, 0FFFFFFFFH for big segments, zero for <BR>
     expand-down segments). An operand may wrap around an addressing limit <BR>
     when the segment limit is near an addressing limit and the operand is <BR>
     near the largest valid address in the segment. Because of the <BR>
     wrap-around, the beginning and ending addresses of such an operand <BR>
     will be near opposite ends of the segment. <BR>
 <BR>
  o  Both the first byte and the last byte of the operand (considering <BR>
     wrap-around) are at addresses located in the segment and in present and <BR>
     accessible pages. <BR>
 <BR>
  o  The operand spans inaccessible addresses. There are two ways that such <BR>
     an operand may also span inaccessible addresses: <BR>
 <BR>
     1.  The segment limit is not equal to the addressing limit (e.g., <BR>
         addressing limit is FFFFH and segment limit is FFFDH); therefore, <BR>
         the operand will span addresses that are not within the segment <BR>
         (e.g., an 8-byte operand that starts at valid offset FFFC will span <BR>
         addresses FFFC-FFFF and 0000-0003; however, addresses FFFE and FFFF <BR>
         are not valid, because they exceed the limit); <BR>
 <BR>
     2.  The operand begins and ends in present and accessible pages but <BR>
         intermediate bytes of the operand fall either in a not-present page <BR>
         or in a page to which the current procedure does not have access <BR>
         rights. <BR>
 <BR>
The address of the failing numerics instruction and data operand may be <BR>
lost; an FSTENV does not return reliable addresses. As with the 80286/80287, <BR>
the segment overrun exception should be handled by executing an FNINIT <BR>
instruction (i.e., an FINIT without a preceding WAIT). The return address on <BR>
the stack does not necessarily point to the failing instruction nor to the <BR>
following instruction. The failing numerics instruction is not restartable. <BR>
 <BR>
Case 2 can be avoided by either aligning all segments on page boundaries or <BR>
by not starting them within 108 bytes of the start or end of a page. (The <BR>
maximum size of a coprocessor operand is 108 bytes.) Case 1 can be avoided <BR>
by making sure that the gap between the last valid offset and the first <BR>
valid offset of a segment is either no less than 108 bytes or is zero (i.e., <BR>
the segment is of full size). If neither software system design constraint <BR>
is acceptable, the exception handler should execute FNINIT and should <BR>
probably terminate the task. <BR>
 <BR>
 <BR>
11.1.5.3  Interrupt 16 -- Coprocessor Error <BR>
 <BR>
The numerics coprocessors can detect six different exception conditions <BR>
during instruction execution. If the detected exception is not masked by a <BR>
bit in the control word, the coprocessor communicates the fact that an error <BR>
occurred to the CPU by a signal at the ERROR# pin. The CPU causes interrupt <BR>
16 the next time it checks the ERROR# pin, which is only at the beginning of <BR>
a subsequent WAIT or certain ESC instructions. If the exception is masked, <BR>
the numerics coprocessor handles the exception according to on-board logic; <BR>
it does not assert the ERROR# pin in this case. <BR>
 <BR>
 <BR>
11.2  General Multiprocessing <BR>
 <BR>
The components of the general multiprocessing interface include: <BR>
 <BR>
  o  The LOCK# signal <BR>
 <BR>
  o  The LOCK instruction prefix, which gives programmed control of the <BR>
     LOCK# signal. <BR>
 <BR>
  o  Automatic assertion of the LOCK# signal with implicit memory updates <BR>
     by the processor <BR>
 <BR>
 <BR>
11.2.1  LOCK and the LOCK# Signal <BR>
 <BR>
The LOCK instruction prefix and its corresponding output signal LOCK# can <BR>
be used to prevent other bus masters from interrupting a data movement <BR>
operation. LOCK may only be used with the following 80386 instructions when <BR>
they modify memory. An undefined-opcode exception results from using LOCK <BR>
before any instruction other than: <BR>
 <BR>
  o  Bit test and change: BTS, BTR, BTC. <BR>
  o  Exchange: XCHG. <BR>
  o  Two-operand arithmetic and logical: ADD, ADC, SUB, SBB, AND, OR, XOR. <BR>
  o  One-operand arithmetic and logical: INC, DEC, NOT, and NEG. <BR>
 <BR>
A locked instruction is only guaranteed to lock the area of memory defined <BR>
by the destination operand, but it may lock a larger memory area. For <BR>
example, typical 8086 and 80286 configurations lock the entire physical <BR>
memory space. The area of memory defined by the destination operand is <BR>
guaranteed to be locked against access by a processor executing a locked <BR>
instruction on exactly the same memory area, i.e., an operand with <BR>
identical starting address and identical length. <BR>
 <BR>
The integrity of the lock is not affected by the alignment of the memory <BR>
field. The LOCK signal is asserted for as many bus cycles as necessary to <BR>
update the entire operand. <BR>
 <BR>
 <BR>
11.2.2  Automatic Locking <BR>
 <BR>
In several instances, the processor itself initiates activity on the data <BR>
bus. To help ensure that such activities function correctly in <BR>
multiprocessor configurations, the processor automatically asserts the LOCK# <BR>
signal. These instances include: <BR>
 <BR>
  o  Acknowledging interrupts. <BR>
 <BR>
     After an interrupt request, the interrupt controller uses the data bus <BR>
     to send the interrupt ID of the interrupt source to the CPU. The CPU <BR>
     asserts LOCK# to ensure that no other data appears on the data bus <BR>
     during this time. <BR>
 <BR>
  o  Setting busy bit of TSS descriptor. <BR>
 <BR>
     The processor tests and sets the busy-bit in the type field of the TSS <BR>
     descriptor when switching to a task. To ensure that two different <BR>
     processors cannot simultaneously switch to the same task, the processor <BR>
     asserts LOCK# while testing and setting this bit. <BR>
 <BR>
  o  Loading of descriptors. <BR>
 <BR>
     While copying the contents of a descriptor from a descriptor table into <BR>
     a segment register, the processor asserts LOCK# so that the descriptor <BR>
     cannot be modified by another processor while it is being loaded. For <BR>
     this action to be effective, operating-system procedures that update <BR>
     descriptors should adhere to the following steps: <BR>
 <BR>
     --  Use a locked update to the access-rights byte to mark the <BR>
         descriptor not-present. <BR>
 <BR>
     --  Update the fields of the descriptor.  (This may require several <BR>
         memory accesses; therefore, LOCK cannot be used.) <BR>
 <BR>
     --  Use a locked update to the access-rights byte to mark the <BR>
         descriptor present again. <BR>
 <BR>
  o  Updating page-table A and D bits. <BR>
 <BR>
     The processor exerts LOCK# while updating the A (accessed) and D <BR>
     (dirty) bits of page-table entries.  Also the processor bypasses the <BR>
     page-table cache and directly updates these bits in memory. <BR>
 <BR>
  o  Executing XCHG instruction. <BR>
 <BR>
     The 80386 always asserts LOCK during an XCHG instruction that <BR>
     references memory (even if the LOCK prefix is not used). <BR>
 <BR>
 <BR>
11.2.3  Cache Considerations <BR>
 <BR>
Systems programmers must take care when updating shared data that may also <BR>
be stored in on-chip registers and caches.  With the 80386, such  shared <BR>
data includes: <BR>
 <BR>
  o  Descriptors, which may be held in segment registers. <BR>
 <BR>
     A change to a descriptor that is shared among processors should be <BR>
     broadcast to all processors.  Segment registers are effectively <BR>
     "descriptor caches".  A change to a descriptor will not be utilized by <BR>
     another processor if that processor already has a copy of the old <BR>
     version of the descriptor in a segment register. <BR>
 <BR>
  o  Page tables, which may be held in the page-table cache. <BR>
 <BR>
     A change to a page table that is shared among processors should be <BR>
     broadcast to all processors, so that others can flush their page-table <BR>
     caches and reload them with up-to-date page tables from memory. <BR>
 <BR>
Systems designers can employ an interprocessor interrupt to handle the <BR>
above cases. When one processor changes data that may be cached by other <BR>
processors, it can send an interrupt signal to all other processors that may <BR>
be affected by the change. If the interrupt is serviced by an interrupt <BR>
task, the task switch automatically flushes the segment registers. The task <BR>
switch also flushes the page-table cache if the PDBR (the contents of CR3) <BR>
of the interrupt task is different from the PDBR of every other task. <BR>
 <BR>
In multiprocessor systems that need a cacheability signal from the CPU, it <BR>
is recommended that physical address pin A31 be used to indicate <BR>
cacheability. Such a system can then possess up to 2 Gbytes of physical <BR>
memory. The virtual address range available to the programmer is not <BR>
affected by this convention. <BR>
 <BR>
 <BR>
<A NAME="chapter_12">.</A>
<A HREF="#contents"><I>Back</I> <BR></A>
<A HREF="#chapter_12">Chapter 12</a>  Debugging <BR>
 <BR>
---------------------------------------------------------------------------- <BR>
 <BR>
The 80386 brings to Intel's line of microprocessors significant advances in <BR>
debugging power. The single-step exception and breakpoint exception of <BR>
previous processors are still available in the 80386, but the principal <BR>
debugging support takes the form of debug registers. The debug registers <BR>
support both instruction breakpoints and data breakpoints. Data breakpoints <BR>
are an important innovation that can save hours of debugging time by <BR>
pinpointing, for example, exactly when a data structure is being <BR>
overwritten. The breakpoint registers also eliminate the complexities <BR>
associated with writing a breakpoint instruction into a code segment <BR>
(requires a data-segment alias for the code segment) or a code segment <BR>
shared by multiple tasks (the breakpoint exception can occur in the context <BR>
of any of the tasks). Breakpoints can even be set in code contained in ROM. <BR>
 <BR>
 <BR>
12.1  Debugging Features of the Architecture <BR>
 <BR>
The features of the 80386 architecture that support debugging include: <BR>
 <BR>
Reserved debug interrupt vector <BR>
 <BR>
Permits processor to automatically invoke a debugger task or procedure when <BR>
an event occurs that is of interest to the debugger. <BR>
 <BR>
Four debug address registers <BR>
 <BR>
Permit programmers to specify up to four addresses that the CPU will <BR>
automatically monitor. <BR>
 <BR>
Debug control register <BR>
 <BR>
Allows programmers to selectively enable various debug conditions <BR>
associated with the four debug addresses. <BR>
 <BR>
Debug status register <BR>
 <BR>
Helps debugger identify condition that caused debug exception. <BR>
 <BR>
Trap bit of TSS (T-bit) <BR>
 <BR>
Permits monitoring of task switches. <BR>
 <BR>
Resume flag (RF) of flags register <BR>
 <BR>
Allows an instruction to be restarted after a debug exception without <BR>
immediately causing another debug exception due to the same condition. <BR>
 <BR>
Single-step flag (TF) <BR>
 <BR>
Allows complete monitoring of program flow by specifying whether the CPU <BR>
should cause a debug exception with the execution of every instruction. <BR>
 <BR>
Breakpoint instruction <BR>
 <BR>
Permits debugger intervention at any point in program execution and aids <BR>
debugging of debugger programs. <BR>
 <BR>
Reserved interrupt vector for breakpoint exception <BR>
 <BR>
Permits processor to automatically invoke a handler task or procedure upon <BR>
encountering a breakpoint instruction. <BR>
 <BR>
These features make it possible to invoke a debugger that is either a <BR>
separate task or a procedure in the context of the current task. The <BR>
debugger can be invoked under any of the following kinds of conditions: <BR>
 <BR>
  o  Task switch to a specific task. <BR>
  o  Execution of the breakpoint instruction. <BR>
  o  Execution of every instruction. <BR>
  o  Execution of any instruction at a given address. <BR>
  o  Read or write of a byte, word, or doubleword at any specified address. <BR>
  o  Write to a byte, word, or doubleword at any specified address. <BR>
  o  Attempt to change a debug register. <BR>
 <BR>
 <BR>
12.2  Debug Registers <BR>
 <BR>
Six 80386 registers are used to control debug features. These registers are <BR>
accessed by variants of the MOV instruction. A debug register may be either <BR>
the source operand or destination operand. The debug registers are <BR>
privileged resources; the MOV instructions that access them can only be <BR>
executed at privilege level zero. An attempt to read or write the debug <BR>
registers when executing at any other privilege level causes a general <BR>
protection exception. <A HREF="#figure12_1">Figure 12.1</A> shows the format of the debug registers. <BR>
 <BR>
 <BR>
<A name="figure12_1">.</A>
<A HREF="#figure12_1">Figure 12.1</A>.  Debug Registers <BR>
<PRE>
      31              23              15              7             0
     *===+===+===+===+===+===+===+===+===+=+=====+=+=+=+=+=+=+=+=+=+=*
     |LEN|R/W|LEN|R/W|LEN|R/W|LEN|R/W|   | |     |G|L|G|L|G|L|G|L|G|L|
     |   |   |   |   |   |   |   |   |0 0|0|0 0 0| | | | | | | | | | | DR7
     | 3 | 3 | 2 | 2 | 1 | 1 | 0 | 0 |   | |     |E|E|3|3|2|2|1|1|0|0|
     +---+---+---+---+---+---+---+---+-+-+-+-----+-+-+-+-+-+-+-+-+-+-+
     |                               |B|B|B|                 |B|B|B|B|
     |0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0| | | |0 0 0 0 0 0 0 0 0| | | | | DR6
     |                               |T|S|D|                 |3|2|1|0|
     +---------------+---------------+-+-+-+---------+-------+-+-+-+-+
     |                                                               |
     |                            RESERVED                           | DR5
     |                                                               |
     +---------------+---------------+---------------+---------------+
     |                                                               |
     |                            RESERVED                           | DR4
     |                                                               |
     +---------------+---------------+---------------+---------------+
     |                                                               |
     |                 BREAKPOINT 3 LINEAR ADDRESS                   | DR3
     |                                                               |
     +---------------+---------------+---------------+---------------+
     |                                                               |
     |                 BREAKPOINT 2 LINEAR ADDRESS                   | DR2
     |                                                               |
     +---------------+---------------+---------------+---------------+
     |                                                               |
     |                 BREAKPOINT 1 LINEAR ADDRESS                   | DR1
     |                                                               |
     +---------------+---------------+---------------+---------------+
     |                                                               |
     |                 BREAKPOINT 0 LINEAR ADDRESS                   | DR0
     |                                                               |
     *===============+===============+================+==============*

----------------------------------------------------------------------------
NOTE
      0 MEANS INTEL RESERVED. DO NOT DEFINE.
----------------------------------------------------------------------------
</PRE>
 <BR>
12.2.1  Debug Address Registers (DR0-DR3) <BR>
 <BR>
Each of these registers contains the linear address associated with one of <BR>
four breakpoint conditions. Each breakpoint condition is further defined by <BR>
bits in DR7. <BR>
 <BR>
The debug address registers are effective whether or not paging is enabled. <BR>
The addresses in these registers are linear addresses. If paging is enabled, <BR>
the linear addresses are translated into physical addresses by the <BR>
processor's paging mechanism (as explained in <A HREF="#chapter_5">Chapter 5</a>). If paging is not <BR>
enabled, these linear addresses are the same as physical addresses. <BR>
 <BR>
Note that when paging is enabled, different tasks may have different <BR>
linear-to-physical address mappings. When this is the case, an address in a <BR>
debug address register may be relevant to one task but not to another. For <BR>
this reason the 80386  has both global and local enable bits in DR7. These <BR>
bits indicate whether a given debug address has a global (all tasks) or <BR>
local (current task only) relevance. <BR>
 <BR>
 <BR>
12.2.2  Debug Control Register (DR7) <BR>
 <BR>
The debug control register shown in <A HREF="#figure12_1">Figure 12.1</A> both helps to define the <BR>
debug conditions and selectively enables and disables those conditions. <BR>
 <BR>
For each address in registers DR0-DR3, the corresponding fields R/W0 <BR>
through R/W3 specify the type of action that should cause a breakpoint. The <BR>
processor interprets these bits as follows: <BR>
 <BR>
   00 -- Break on instruction execution only <BR>
   01 -- Break on data writes only <BR>
   10 -- undefined <BR>
   11 -- Break on data reads or writes but not instruction fetches <BR>
 <BR>
Fields LEN0 through LEN3 specify the length of data item to be monitored. A <BR>
length of 1, 2, or 4 bytes may be specified. The values of the length fields <BR>
are interpreted as follows: <BR>
 <BR>
   00 -- one-byte length <BR>
   01 -- two-byte length <BR>
   10 -- undefined <BR>
   11 -- four-byte length <BR>
 <BR>
If RWn is 00 (instruction execution), then LENn should also be 00. Any other <BR>
length is undefined. <BR>
 <BR>
The low-order eight bits of DR7 (L0 through L3 and G0 through G3) <BR>
selectively enable the four address breakpoint conditions. There are two <BR>
levels of enabling: the local (L0 through L3) and global (G0 through G3) <BR>
levels. The local enable bits are automatically reset by the processor at <BR>
every task switch to avoid unwanted breakpoint conditions in the new task. <BR>
The global enable bits are not reset by a task switch; therefore, they can <BR>
be used for conditions that are global to all tasks. <BR>
 <BR>
The LE and GE bits control the "exact data breakpoint match" feature of the <BR>
processor. If either LE or GE is set, the processor slows execution so that <BR>
data breakpoints are reported on the instruction that causes them. It is <BR>
recommended that one of these bits be set whenever data breakpoints are <BR>
armed. The processor clears LE at a task switch but does not clear GE. <BR>
 <BR>
 <BR>
12.2.3  Debug Status Register (DR6) <BR>
 <BR>
The debug status register shown in <A HREF="#figure12_1">Figure 12.1</A> permits the debugger to <BR>
determine which debug conditions have occurred. <BR>
 <BR>
When the processor detects an enabled debug exception, it sets the <BR>
low-order bits of this register (B0 thru B3) before entering the debug <BR>
exception handler. Bn is set if the condition described by DRn, LENn, and <BR>
R/Wn occurs. (Note that the processor sets Bn regardless of whether Gn or <BR>
Ln is set. If more than one breakpoint condition occurs at one time and if <BR>
the breakpoint trap occurs due to an enabled condition other than n, Bn may <BR>
be set, even though neither Gn nor Ln is set.) <BR>
 <BR>
The BT bit is associated with the T-bit (debug trap bit) of the TSS (refer <BR>
to 7 for the location of the T-bit). The processor sets the BT bit before <BR>
entering the debug handler if a task switch has occurred and the T-bit of <BR>
the new TSS is set. There is no corresponding bit in DR7 that enables and <BR>
disables this trap; the T-bit of the TSS is the sole enabling bit. <BR>
 <BR>
The BS bit is associated with the TF (trap flag) bit of the EFLAGS <BR>
register. The BS bit is set if the debug handler is entered due to the <BR>
occurrence of a single-step exception. The single-step trap is the <BR>
highest-priority debug exception; therefore, when BS is set, any of the <BR>
other debug status bits may also be set. <BR>
 <BR>
The BD bit is set if the next instruction will read or write one of the <BR>
eight debug registers and ICE-386 is also using the debug registers at the <BR>
same time. <BR>
 <BR>
Note that the bits of DR6 are never cleared by the processor. To avoid any <BR>
confusion in identifying the next debug exception, the debug handler should <BR>
move zeros to DR6 immediately before returning. <BR>
 <BR>
 <BR>
12.2.4  Breakpoint Field Recognition <BR>
 <BR>
The linear address and LEN field for each of the four breakpoint conditions <BR>
define a range of sequential byte addresses for a data breakpoint. The LEN <BR>
field permits specification of a one-, two-, or four-byte field. Two-byte <BR>
fields must be aligned on word boundaries (addresses that are multiples of <BR>
two) and four-byte fields must be aligned on doubleword boundaries <BR>
(addresses that are multiples of four). These requirements are enforced by <BR>
the processor; it uses the LEN bits to mask the low-order bits of the <BR>
addresses in the debug address registers. Improperly aligned code or data <BR>
breakpoint addresses will not yield the expected results. <BR>
 <BR>
A data read or write breakpoint is triggered if any of the bytes <BR>
participating in a memory access is within the field defined by a breakpoint <BR>
address register and the corresponding LEN field. <A HREF="#table_12_1">table 12 - 1</a> gives some <BR>
examples of breakpoint fields with memory references that both do and do not <BR>
cause traps. <BR>
 <BR>
To set a data breakpoint for a misaligned field longer than one byte, it <BR>
may be desirable to put two sets of entries in the breakpoint register such <BR>
that each entry is properly aligned and the two entries together span the <BR>
length of the field. <BR>
 <BR>
Instruction breakpoint addresses must have a length specification of one <BR>
byte (LEN = 00); other values are undefined. The processor recognizes an <BR>
instruction breakpoint address only when it points to the first byte of an <BR>
instruction. If the instruction has any prefixes, the breakpoint address <BR>
must point to the first prefix. <BR>
 <BR>
 <BR>
<A NAME="table_12_1">.</A>
<A HREF="#table_12_1">table 12 - 1</a>. Breakpoint Field Recognition Examples <BR>
<PRE>
                                    Address (hex)          Length

                       DR0             0A0001          1 (LEN0 = 00)
Register Contents      DR1             0A0002          1 (LEN1 = 00)
                       DR2             0B0002          2 (LEN2 = 01)
                       DR3             0C0000          4 (LEN3 = 11)

Some Examples of Memory                0A0001          1
References That Cause Traps            0A0002          1
                                       0A0001          2
                                       0A0002          2
                                       0B0002          2
                                       0B0001          4
                                       0C0000          4
                                       0C0001          2
                                       0C0003          1

Some Examples of Memory                0A0000          1
References That Don't Cause Traps      0A0003          4
                                       0B0000          2
                                       0C0004          4
</PRE>
 <BR>
12.3  Debug Exceptions <BR>
 <BR>
Two of the interrupt vectors of the 80386 are reserved for exceptions that <BR>
relate to debugging. Interrupt 1 is the primary means of invoking debuggers <BR>
designed expressly for the 80386; interrupt 3 is intended for debugging <BR>
debuggers and for compatibility with prior processors in Intel's 8086 <BR>
processor family. <BR>
 <BR>
 <BR>
12.3.1  Interrupt 1 -- Debug Exceptions <BR>
 <BR>
The handler for this exception is usually a debugger or part of a debugging <BR>
system. The processor causes interrupt 1 for any of several conditions. The <BR>
debugger can check flags in DR6 and DR7 to determine what condition caused <BR>
the exception and what other conditions might be in effect at the same time. <BR>
<A HREF="#table_12_2">table 12 - 2</a> associates with each breakpoint condition the combination of <BR>
bits that indicate when that condition has caused the debug exception. <BR>
 <BR>
Instruction address breakpoint conditions are faults, while other debug <BR>
conditions are traps. The debug exception may report either or both at one <BR>
time. The following paragraphs present details for each class of debug <BR>
exception. <BR>
 <BR>
 <BR>
<A NAME="table_12_2">.</A>
<A HREF="#table_12_2">table 12 - 2</a>. Debug Exception Conditions <BR>
<PRE>
Flags to Test              Condition

BS=1                       Single-step trap
B0=1 AND (GE0=1 OR LE0=1)  Breakpoint DR0, LEN0, R/W0
B1=1 AND (GE1=1 OR LE1=1)  Breakpoint DR1, LEN1, R/W1
B2=1 AND (GE2=1 OR LE2=1)  Breakpoint DR2, LEN2, R/W2
B3=1 AND (GE3=1 OR LE3=1)  Breakpoint DR3, LEN3, R/W3
BD=1                       Debug registers not available; in use by ICE-386.
BT=1                       Task switch
</PRE>
 <BR>
12.3.1.1  Instruction Addrees Breakpoint <BR>
 <BR>
The processor reports an instruction-address breakpoint before it executes <BR>
the instruction that begins at the given address; i.e., an instruction- <BR>
address breakpoint exception is a fault. <BR>
 <BR>
The RF (restart flag) permits the debug handler to retry instructions that <BR>
cause other kinds of faults in addition to debug faults. When it detects a <BR>
fault, the processor automatically sets RF in the flags image that it pushes <BR>
onto the stack. (It does not, however, set RF for traps and aborts.) <BR>
 <BR>
When RF is set, it causes any debug fault to be ignored during the next <BR>
instruction. (Note, however, that RF does not cause breakpoint traps to be <BR>
ignored, nor other kinds of faults.) <BR>
 <BR>
The processor automatically clears RF at the successful completion of every <BR>
instruction except after the IRET instruction, after the POPF instruction, <BR>
and after a JMP, CALL, or INT instruction that causes a task switch. These <BR>
instructions set RF to the value specified by the memory image of the EFLAGS <BR>
register. <BR>
 <BR>
The processor automatically sets RF in the EFLAGS image on the stack before <BR>
entry into any fault handler. Upon entry into the fault handler for <BR>
instruction address breakpoints, for example, RF is set in the EFLAGS image <BR>
on the stack; therefore, the IRET instruction at the end of the handler will <BR>
set RF in the EFLAGS register, and execution will resume at the breakpoint <BR>
address without generating another breakpoint fault at the same address. <BR>
 <BR>
If, after a debug fault, RF is set and the debug handler retries the <BR>
faulting instruction, it is possible that retrying the instruction will <BR>
raise other faults. The retry of the instruction after these faults will <BR>
also be done with RF=1, with the result that debug faults continue to be <BR>
ignored. The processor clears RF only after successful completion of the <BR>
instruction. <BR>
 <BR>
Real-mode debuggers can control the RF flag by using a 32-bit IRET. A <BR>
16-bit IRET instruction does not affect the RF bit (which is in the <BR>
high-order 16 bits of EFLAGS). To use a 32-bit IRET, the debugger must <BR>
rearrange the stack so that it holds appropriate values for the 32-bit EIP, <BR>
CS, and EFLAGS (with RF set in the EFLAGS image). Then executing an IRET <BR>
with an operand size prefix causes a 32-bit return, popping the RF flag <BR>
into EFLAGS. <BR>
 <BR>
 <BR>
12.3.1.2  Data Address Breakpoint <BR>
 <BR>
A data-address breakpoint exception is a trap; i.e., the processor reports <BR>
a data-address breakpoint after executing the instruction that accesses the <BR>
given memory item. <BR>
 <BR>
When using data breakpoints it is recommended that either the LE or GE bit <BR>
of DR7 be set also. If either LE or GE is set, any data breakpoint trap is <BR>
reported exactly after completion of the instruction that accessed the <BR>
specified memory item. This exact reporting is accomplished by forcing the <BR>
80386 execution unit to wait for completion of data operand transfers before <BR>
beginning execution of the next instruction. If neither GE nor LE is set, <BR>
data breakpoints may not be reported until one instruction after the data is <BR>
accessed or may not be reported at all. This is due to the fact that, <BR>
normally, instruction execution is overlapped with memory transfers to such <BR>
a degree that execution of the next instruction may begin before memory <BR>
transfers for the prior instruction are completed. <BR>
 <BR>
If a debugger needs to preserve the contents of a write breakpoint <BR>
location, it should save the original contents before setting a write <BR>
breakpoint. Because data breakpoints are traps, a write into a breakpoint <BR>
location will complete before the trap condition is reported. The handler <BR>
can report the saved value after the breakpoint is triggered. The data in <BR>
the debug registers can be used to address the new value stored by the <BR>
instruction that triggered the breakpoint. <BR>
 <BR>
 <BR>
12.3.1.3  General Detect Fault <BR>
 <BR>
This exception occurs when an attempt is made to use the debug registers at <BR>
the same time that ICE-386 is using them. This additional protection feature <BR>
is provided to guarantee that ICE-386 can have full control over the <BR>
debug-register resources when required. ICE-386 uses the debug-registers; <BR>
therefore, a software debugger that also uses these registers cannot run <BR>
while ICE-386 is in use. The exception handler can detect this condition by <BR>
examining the BD bit of DR6. <BR>
 <BR>
 <BR>
12.3.1.4  Single-Step Trap <BR>
 <BR>
This debug condition occurs at the end of an instruction if the trap flag <BR>
(TF) of the flags register held the value one at the beginning of that <BR>
instruction.  Note that the exception does not occur at the end of an <BR>
instruction that sets TF. For example, if POPF is used to set TF, a <BR>
single-step trap does not occur until after the instruction that follows <BR>
POPF. <BR>
 <BR>
The processor clears the TF bit before invoking the handler.  If TF=1 in <BR>
the flags image of a TSS at the time of a task switch, the exception occurs <BR>
after the first instruction is executed in the new task. <BR>
 <BR>
The single-step flag is normally not cleared by privilege changes inside a <BR>
task.  INT instructions, however, do clear TF.  Therefore, software <BR>
debuggers that single-step code must recognize and emulate INT n or INTO <BR>
rather than executing them directly. <BR>
 <BR>
To maintain protection, system software should check the current execution <BR>
privilege level after any single step interrupt to see whether single <BR>
stepping should continue at the current privilege level. <BR>
 <BR>
The interrupt priorities in hardware guarantee that if an external <BR>
interrupt occurs, single stepping stops. When both an external interrupt and <BR>
a single step interrupt occur together, the single step interrupt is <BR>
processed first. This clears the TF bit. After saving the return address or <BR>
switching tasks, the external interrupt input is examined before the first <BR>
instruction of the single step handler executes.  If the external interrupt <BR>
is still pending, it is then serviced. The external interrupt handler is not <BR>
single-stepped. To single step an interrupt handler, just single step an INT <BR>
n instruction that refers to the interrupt handler. <BR>
 <BR>
 <BR>
12.3.1.5  Task Switch Breakpoint <BR>
 <BR>
The debug exception also occurs after a switch to an 80386 task if the <BR>
T-bit of the new TSS is set.  The exception occurs after control has passed <BR>
to the new task, but before the first instruction of that task is executed. <BR>
The exception handler can detect this condition by examining the BT bit of <BR>
the debug status register DR6. <BR>
 <BR>
Note that if the debug exception handler is a task, the T-bit of its TSS <BR>
should not be set. Failure to observe this rule will cause the processor to <BR>
enter an infinite loop. <BR>
 <BR>
 <BR>
12.3.2  Interrupt 3 -- Breakpoint Exception <BR>
 <BR>
This exception is caused by execution of the breakpoint instruction INT 3. <BR>
Typically, a debugger prepares a breakpoint by substituting the opcode of <BR>
the one-byte breakpoint instruction in place of the first opcode byte of the <BR>
instruction to be trapped. When execution of the INT 3 instruction causes <BR>
the exception handler to be invoked, the saved value of ES:EIP points to the <BR>
byte following the INT 3 instruction. <BR>
 <BR>
With prior generations of processors, this feature is used extensively for <BR>
trapping execution of specific instructions. With the 80386, the needs <BR>
formerly filled by this feature are more conveniently solved via the debug <BR>
registers and interrupt 1.  However, the breakpoint exception is still <BR>
useful for debugging debuggers, because the breakpoint exception can vector <BR>
to a different exception handler than that used by the debugger. The <BR>
breakpoint exception can also be useful when it is necessary to set a <BR>
greater number of breakpoints than permitted by the debug registers. <BR>
 <BR>
 <BR>
     <CENTER><B>PART III  COMPATIBILITY</B></CENTER> <BR>
 <BR>
 <BR>
<A NAME="chapter_13">.</A>
<A HREF="#contents"><I>Back</I> <BR></A>
<A HREF="#chapter_13">Chapter 13</a>  Executing 80286 Protected-Mode Code <BR>
 <BR>
---------------------------------------------------------------------------- <BR>
 <BR>
13.1  80286 Code Executes as a Subset of the 80386 <BR>
 <BR>
In general, programs designed for execution in protected mode on an 80286 <BR>
execute without modification on the 80386, because the features of the 80286 <BR>
are a subset of those of the 80386. <BR>
 <BR>
All the descriptors used by the 80286 are supported by the 80386 as long as <BR>
the Intel-reserved word (last word) of the 80286 descriptor is zero. <BR>
 <BR>
The descriptors for data segments, executable segments, local descriptor <BR>
tables, and task gates are common to both the 80286 and the 80386. Other <BR>
80286 descriptors--TSS segment, call gate, interrupt gate, and trap <BR>
gate--are supported by the 80386. The 80386 also has new versions of <BR>
descriptors for TSS segment, call gate, interrupt gate, and trap gate that <BR>
support the 32-bit nature of the 80386. Both sets of descriptors can be <BR>
used simultaneously in the same system. <BR>
 <BR>
For those descriptors that are common to both the 80286 and the 80386, the <BR>
presence of zeros in the final word causes the 80386 to interpret these <BR>
descriptors exactly as 80286 does; for example: <BR>
 <BR>
Base Address      The high-order eight bits of the 32-bit base address are <BR>
                  zero, limiting base addresses to 24 bits. <BR>
 <BR>
Limit             The high-order four bits of the limit field are zero, <BR>
                  restricting the value of the limit field to 64K. <BR>
 <BR>
Granularity bit   The granularity bit is zero, which implies that the value <BR>
                  of the 16-bit limit is interpreted in units of one byte. <BR>
 <BR>
B-bit             In a data-segment descriptor, the B-bit is zero, implying <BR>
                  that the segment is no larger than 64 Kbytes. <BR>
 <BR>
D-bit             In an executable-segment descriptor, the D-bit is zero, <BR>
                  implying that 16-bit addressing and operands are the <BR>
                  default. <BR>
 <BR>
For formats of these descriptors and documentation of their use refer to <BR>
the iAPX 286 Programmer's Reference Manual. <BR>
 <BR>
 <BR>
13.2  Two ways to Execute 80286 Tasks <BR>
 <BR>
When porting 80286 programs to the 80386, there are two cases to consider: <BR>
 <BR>
  1.  Porting an entire 80286 system to the 80386, complete with 80286 <BR>
      operating system, loader, and system builder. <BR>
 <BR>
      In this case, all tasks will have 80286 TSSs. The 80386 is being used <BR>
      as a faster 286. <BR>
 <BR>
  2.  Porting selected 80286 applications to run in an 80386 environment <BR>
      with an 80386 operating system, loader, and system builder. <BR>
 <BR>
      In this case, the TSSs used to represent 80286 tasks should be <BR>
      changed to 80386 TSSs. It is theoretically possible to mix 80286 and <BR>
      80386 TSSs, but the benefits are slight and the problems are great. It <BR>
      is recommended that all tasks in a 80386 software system have 80386 <BR>
      TSSs. It is not necessary to change the 80286 object modules <BR>
      themselves; TSSs are usually constructed by the operating system, by <BR>
      the loader, or by the system builder. Refer to <A HREF="#chapter_16">Chapter 16</a> for further <BR>
      discussion of the interface between 16-bit and 32-bit code. <BR>
 <BR>
 <BR>
13.3  Differences From 80286 <BR>
 <BR>
The few differences that do exist primarily affect operating system code. <BR>
 <BR>
 <BR>
13.3.1  Wraparound of 80286 24-Bit Physical Address Space <BR>
 <BR>
With the 80286, any base and offset combination that addresses beyond 16M <BR>
bytes wraps around to the first megabyte of the 80286 address space. With <BR>
the 80386, since it has a greater physical address space, any such address <BR>
falls into the 17th megabyte. In the unlikely event that any software <BR>
depends on this anomaly, the same effect can be simulated on the 80386 by <BR>
using paging to map the first 64K bytes of the 17th megabyte of logical <BR>
addresses to physical addresses in the first megabyte. <BR>
 <BR>
 <BR>
13.3.2  Reserved Word of Descriptor <BR>
 <BR>
Because the 80386 uses the contents of the reserved word (last word) of <BR>
every descriptor, 80286 programs that place values in this word may not <BR>
execute correctly on the 80386. <BR>
 <BR>
 <BR>
13.3.3  New Descriptor Type Codes <BR>
 <BR>
Operating-system code that manages space in descriptor tables often uses an <BR>
invalid value in the access-rights field of descriptor-table entries to <BR>
identify unused entries. Access rights values of 80H and 00H remain invalid <BR>
for both the 80286 and 80386. Other values that were invalid on for the <BR>
80286 may be valid for the 80386 because of the additional descriptor types <BR>
defined by the 80386. <BR>
 <BR>
 <BR>
13.3.4  Restricted Semantics of LOCK <BR>
 <BR>
The 80286 processor implements the bus lock function differently than the <BR>
80386. Programs that use forms of memory locking specific to the 80286 may <BR>
not execute properly when transported to a specific application of the <BR>
80386. <BR>
 <BR>
The LOCK prefix and its corresponding output signal should only be used to <BR>
prevent other bus masters from interrupting a data movement operation.  LOCK <BR>
may only be used with the following 80386 instructions when they modify <BR>
memory. An undefined-opcode exception results from using LOCK before any <BR>
other instruction. <BR>
 <BR>
  o  Bit test and change:  BTS, BTR, BTC. <BR>
  o  Exchange: XCHG. <BR>
  o  One-operand arithmetic and logical: INC, DEC, NOT, and NEG. <BR>
  o  Two-operand arithmetic and logical:  ADD, ADC, SUB, SBB, AND, OR, XOR. <BR>
 <BR>
A locked instruction is guaranteed to lock only the area of memory defined <BR>
by the destination operand, but may lock a larger memory area.  For example, <BR>
typical 8086 and 80286 configurations lock the entire physical memory space. <BR>
With the 80386, the defined area of memory is guaranteed to be locked <BR>
against access by a processor executing a locked instruction on exactly the <BR>
same memory area, i.e., an operand with identical starting address and <BR>
identical length. <BR>
 <BR>
 <BR>
13.3.5  Additional Exceptions <BR>
 <BR>
The 80386 defines new exceptions that can occur even in systems designed <BR>
for the 80286. <BR>
 <BR>
  o  Exception #6 -- invalid opcode <BR>
 <BR>
     This exception can result from improper use of the LOCK instruction. <BR>
 <BR>
  o  Exception #14 -- page fault <BR>
 <BR>
     This exception may occur in an 80286 program if the operating system <BR>
     enables paging. Paging can be used in a system with 80286 tasks as long <BR>
     as all tasks use the same page directory. Because there is no place in <BR>
     an 80286 TSS to store the PDBR, switching to an 80286 task does not <BR>
     change the value of PDBR. Tasks ported from the 80286 should be given <BR>
     80386 TSSs so they can take full advantage of paging. <BR>
 <BR>
 <BR>
<A NAME="chapter_14">.</A>
<A HREF="#contents"><I>Back</I> <BR></A>
<A HREF="#chapter_14">Chapter 14</a>  80386 Real-Address Mode <BR>
 <BR>
---------------------------------------------------------------------------- <BR>
 <BR>
The real-address mode of the 80386 executes object code designed for <BR>
execution on 8086, 8088, 80186, or 80188 processors, or for execution in the <BR>
real-address mode of an 80286: <BR>
 <BR>
In effect, the architecture of the 80386 in this mode is almost identical <BR>
to that of the 8086, 8088, 80186, and 80188. To a programmer, an 80386 in <BR>
real-address mode appears as a high-speed 8086 with extensions to the <BR>
instruction set and registers. The principal features of this architecture <BR>
are defined in Chapters 2 and 3. <BR>
 <BR>
This chapter discusses certain additional topics that complete the system <BR>
programmer's view of the 80386 in real-address mode: <BR>
 <BR>
  o  Address formation. <BR>
  o  Extensions to registers and instructions. <BR>
  o  Interrupt and exception handling. <BR>
  o  Entering and leaving real-address mode. <BR>
  o  Real-address-mode exceptions. <BR>
  o  Differences from 8086. <BR>
  o  Differences from 80286 real-address mode. <BR>
 <BR>
 <BR>
14.1  Physical Address Formation <BR>
 <BR>
The 80386 provides a one Mbyte + 64 Kbyte memory space for an 8086 program. <BR>
Segment relocation is performed as in the 8086: the 16-bit value in a <BR>
segment selector is shifted left by four bits to form the base address of a <BR>
segment. The effective address is extended with four high order zeros and <BR>
added to the base to form a linear address as <A HREF="#figure14_1">Figure 14.1</A> illustrates. (The <BR>
linear address is equivalent to the physical address, because paging is not <BR>
used in real-address mode.) Unlike the 8086, the resulting linear address <BR>
may have up to 21 significant bits. There is a possibility of a carry when <BR>
the base address is added to the effective address. On the 8086, the carried <BR>
bit is truncated, whereas on the 80386 the carried bit is stored in bit <BR>
position 20 of the linear address. <BR>
 <BR>
Unlike the 8086 and 80286, 32-bit effective addresses can be generated (via <BR>
the address-size prefix); however, the value of a 32-bit address may not <BR>
exceed 65535 without causing an exception. For full compatibility with 80286 <BR>
real-address mode, pseudo-protection faults (interrupt 12 or 13 with no <BR>
error code) occur if an effective address is generated outside the range 0 <BR>
through 65535. <BR>
 <BR>
 <BR>
<A name="figure14_1">.</A>
<A HREF="#figure14_1">Figure 14.1</A>.  Real-Address Mode Address Formation <BR>
<PRE>
                      19                                3       0
                     *=================================+=========*
         BASE        |     16-BIT SEGMENT SELECTOR     | 0 0 0 0 |
                     *=================================+=========*

         +
                      19        15                              0
                     *=========+=================================*
         OFFSET      | 0 0 0 0 |    16-BIT EFFECTIVE ADDRESS     |
                     *=========+=================================*

         =
                    20                                          0
         LINEAR    *=============================================*
         ADDRESS   | X X X X X X X X X X X X X X X X X X X X X X |
                   *=============================================*
</PRE>
 <BR>
14.2  Registers and Instructions <BR>
 <BR>
The register set available in real-address mode includes all the registers <BR>
defined for the 8086 plus the new registers introduced by the 80386: FS, GS, <BR>
debug registers, control registers, and test registers. New instructions <BR>
that explicitly operate on the segment registers FS and GS are available, <BR>
and the new segment-override prefixes can be used to cause instructions to <BR>
utilize FS and GS for address calculations. Instructions can utilize 32-bit <BR>
operands through the use of the operand size prefix. <BR>
 <BR>
The instruction codes that cause undefined opcode traps (interrupt 6) <BR>
include instructions of the protected mode that manipulate or interrogate <BR>
80386 selectors and descriptors; namely, VERR, VERW, LAR, LSL, LTR, STR, <BR>
LLDT, and SLDT. Programs executing in real-address mode are able to take <BR>
advantage of the new applications-oriented instructions added to the <BR>
architecture by the introduction of the 80186/80188, 80286 and 80386: <BR>
 <BR>
o New instructions introduced by 80186/80188 and 80286. <BR>
 <BR>
   -- PUSH immediate data <BR>
   -- Push all and pop all (PUSHA and POPA) <BR>
   -- Multiply immediate data <BR>
   -- Shift and rotate by immediate count <BR>
   -- String I/O <BR>
   -- ENTER and LEAVE <BR>
   -- BOUND <BR>
 <BR>
o New instructions introduced by 80386. <BR>
 <BR>
   -- LSS, LFS, LGS instructions <BR>
   -- Long-displacement conditional jumps <BR>
   -- Single-bit instructions <BR>
   -- Bit scan <BR>
   -- Double-shift instructions <BR>
   -- Byte set on condition <BR>
   -- Move with sign/zero extension <BR>
   -- Generalized multiply <BR>
   -- MOV to and from control registers <BR>
   -- MOV to and from test registers <BR>
   -- MOV to and from debug registers <BR>
 <BR>
 <BR>
14.3  Interrupt and Exception Handling <BR>
 <BR>
Interrupts and exceptions in 80386 real-address mode work as much as they <BR>
do on an 8086. Interrupts and exceptions vector to interrupt procedures via <BR>
an interrupt table. The processor multiplies the interrupt or exception <BR>
identifier by four to obtain an index into the interrupt table. The entries <BR>
of the interrupt table are far pointers to the entry points of interrupt or <BR>
exception handler procedures. When an interrupt occurs, the processor <BR>
pushes the current values of CS:IP onto the stack, disables interrupts, <BR>
clears TF (the single-step flag), then transfers control to the location <BR>
specified in the interrupt table. An IRET instruction at the end of the <BR>
handler procedure reverses these steps before returning control to the <BR>
interrupted procedure. <BR>
 <BR>
The primary difference in the interrupt handling of the 80386 compared to <BR>
the 8086 is that the location and size of the interrupt table depend on the <BR>
contents of the IDTR (IDT register). Ordinarily, this fact is not apparent <BR>
to programmers, because, after RESET, the IDTR contains a base address of 0 <BR>
and a limit of 3FFH, which is compatible with the 8086. However, the LIDT <BR>
instruction can be used in real-address mode to change the base and limit <BR>
values in the IDTR. Refer to <A HREF="#chapter_9">Chapter 9</a> for details on the IDTR, and the <BR>
LIDT and SIDT instructions. If an interrupt occurs and the corresponding <BR>
entry of the interrupt table is beyond the limit stored in the IDTR, the <BR>
processor raises exception 8. <BR>
 <BR>
 <BR>
14.4  Entering and Leaving Real-Address Mode <BR>
 <BR>
Real-address mode is in effect after a signal on the RESET pin. Even if the <BR>
system is going to be used in protected mode, the start-up program will <BR>
execute in real-address mode temporarily while initializing for protected <BR>
mode. <BR>
 <BR>
 <BR>
14.4.1  Switching to Protected Mode <BR>
 <BR>
The only way to leave real-address mode is to switch to protected mode. The <BR>
processor enters protected mode when a MOV to CR0 instruction sets the PE <BR>
(protection enable) bit in CR0. (For compatibility with the 80286, the LMSW <BR>
instruction may also be used to set the PE bit.) <BR>
 <BR>
Refer to <A HREF="#chapter_10">Chapter 10</a> "Initialization" for other aspects of switching to <BR>
protected mode. <BR>
 <BR>
 <BR>
14.5  Switching Back to Real-Address Mode <BR>
 <BR>
The processor reenters real-address mode if software clears the PE bit in <BR>
CR0 with a MOV to CR0 instruction. A procedure that attempts to do this, <BR>
however, should proceed as follows: <BR>
 <BR>
  1.  If paging is enabled, perform the following sequence: <BR>
 <BR>
      o  Transfer control to linear addresses that have an identity mapping; <BR>
         i.e., linear addresses equal physical addresses. <BR>
 <BR>
      o  Clear the PG bit in CR0. <BR>
 <BR>
      o  Move zeros to CR3 to clear out the paging cache. <BR>
 <BR>
  2.  Transfer control to a segment that has a limit of 64K (FFFFH). This <BR>
      loads the CS register with the limit it needs to have in real mode. <BR>
 <BR>
  3.  Load segment registers SS, DS, ES, FS, and GS with a selector that <BR>
      points to a descriptor containing the following values, which are <BR>
      appropriate to real mode: <BR>
 <BR>
      o  Limit = 64K   (FFFFH) <BR>
      o  Byte granular (G = 0) <BR>
      o  Expand up     (E = 0) <BR>
      o  Writable      (W = 1) <BR>
      o  Present       (P = 1) <BR>
      o  Base = any value <BR>
 <BR>
  4.  Disable interrupts. A CLI instruction disables INTR interrupts. NMIs <BR>
      can be disabled with external circuitry. <BR>
 <BR>
  5.  Clear the PE bit. <BR>
 <BR>
  6.  Jump to the real mode code to be executed using a far JMP. This <BR>
      action flushes the instruction queue and puts appropriate values in <BR>
      the access rights of the CS register. <BR>
 <BR>
  7.  Use the LIDT instruction to load the base and limit of the real-mode <BR>
      interrupt vector table. <BR>
 <BR>
  8.  Enable interrupts. <BR>
 <BR>
  9.  Load the segment registers as needed by the real-mode code. <BR>
 <BR>
 <BR>
14.6  Real-Address Mode Exceptions <BR>
 <BR>
The 80386 reports some exceptions differently when executing in <BR>
real-address mode than when executing in protected mode. <A HREF="#table_14_1">table 14 - 1</a> details <BR>
the real-address-mode exceptions. <BR>
 <BR>
 <BR>
14.7  Differences From 8086 <BR>
 <BR>
In general, the 80386 in real-address mode will correctly execute ROM-based <BR>
software designed for the 8086, 8088, 80186, and 80188. Following is a list <BR>
of the minor differences between 8086 execution on the 80386 and on an 8086. <BR>
 <BR>
  1.  Instruction clock counts. <BR>
 <BR>
      The 80386 takes fewer clocks for most instructions than the 8086/8088. <BR>
      The areas most likely to be affected are: <BR>
 <BR>
      o  Delays required by I/O devices between I/O operations. <BR>
 <BR>
      o  Assumed delays with 8086/8088 operating in parallel with an 8087. <BR>
 <BR>
  2.  Divide Exceptions Point to the DIV instruction. <BR>
 <BR>
      Divide exceptions on the 80386 always leave the saved CS:IP value <BR>
      pointing to the instruction that failed. On the 8086/8088, the CS:IP <BR>
      value points to the next instruction. <BR>
 <BR>
  3.  Undefined 8086/8088 opcodes. <BR>
 <BR>
      Opcodes that were not defined for the 8086/8088 will cause exception <BR>
      6 or will execute one of the new instructions defined for the 80386. <BR>
 <BR>
  4.  Value written by PUSH SP. <BR>
 <BR>
      The 80386 pushes a different value on the stack for PUSH SP than the <BR>
      8086/8088. The 80386 pushes the value of SP before SP is incremented <BR>
      as part of the push operation; the 8086/8088 pushes the value of SP <BR>
      after it is incremented. If the value pushed is important, replace <BR>
      PUSH SP instructions with the following three instructions: <BR>
 <BR>
      PUSH  BP <BR>
      MOV   BP, SP <BR>
      XCHG  BP, [BP] <BR>
 <BR>
      This code functions as the 8086/8088 PUSH SP instruction on the 80386. <BR>
 <BR>
  5.  Shift or rotate by more than 31 bits. <BR>
 <BR>
      The 80386 masks all shift and rotate counts to the low-order five <BR>
      bits. This MOD 32 operation limits the count to a maximum of 31 bits, <BR>
      thereby limiting the time that interrupt response is delayed while <BR>
      the instruction is executing. <BR>
 <BR>
  6.  Redundant prefixes. <BR>
 <BR>
      The 80386 sets a limit of 15 bytes on instruction length. The only <BR>
      way to violate this limit is by putting redundant prefixes before an <BR>
      instruction. Exception 13 occurs if the limit on instruction length <BR>
      is violated. The 8086/8088 has no instruction length limit. <BR>
 <BR>
  7.  Operand crossing offset 0 or 65,535. <BR>
 <BR>
      On the 8086, an attempt to access a memory operand that crosses <BR>
      offset 65,535 (e.g., MOV a word to offset 65,535) or offset 0 (e.g., <BR>
      PUSH a word when SP = 1) causes the offset to wrap around modulo <BR>
      65,536. The 80386 raises an exception in these cases--exception 13 if <BR>
      the segment is a data segment (i.e., if CS, DS, ES, FS, or GS is being <BR>
      used to address the segment), exception 12 if the segment is a stack <BR>
      segment (i.e., if SS is being used). <BR>
 <BR>
  8.  Sequential execution across offset 65,535. <BR>
 <BR>
      On the 8086, if sequential execution of instructions proceeds past <BR>
      offset 65,535, the processor fetches the next instruction byte from <BR>
      offset 0 of the same segment. On the 80386, the processor raises <BR>
      exception 13 in such a case. <BR>
 <BR>
  9.  LOCK is restricted to certain instructions. <BR>
 <BR>
      The LOCK prefix and its corresponding output signal should only be <BR>
      used to prevent other bus masters from interrupting a data movement <BR>
      operation. The 80386 always asserts the LOCK signal during an XCHG <BR>
      instruction with memory (even if the LOCK prefix is not used). LOCK <BR>
      may only be used with the following 80386 instructions when they <BR>
      update memory: BTS, BTR, BTC, XCHG, ADD, ADC, SUB, SBB, INC, DEC, <BR>
      AND, OR, XOR, NOT, and NEG. An undefined-opcode exception <BR>
      (interrupt 6) results from using LOCK before any other instruction. <BR>
 <BR>
 10.  Single-stepping external interrupt handlers. <BR>
 <BR>
      The priority of the 80386 single-step exception is different from that <BR>
      of the 8086/8088. The change prevents an external interrupt handler <BR>
      from being single-stepped if the interrupt occurs while a program is <BR>
      being single-stepped. The 80386 single-step exception has higher <BR>
      priority that any external interrupt. The 80386 will still single-step <BR>
      through an interrupt handler invoked by the INT instructions or by an <BR>
      exception. <BR>
 <BR>
 11.  IDIV exceptions for quotients of 80H or 8000H. <BR>
 <BR>
      The 80386 can generate the largest negative number as a quotient for <BR>
      the IDIV instruction. The 8086/8088 causes exception zero instead. <BR>
 <BR>
 12.  Flags in stack. <BR>
 <BR>
      The setting of the flags stored by PUSHF, by interrupts, and by <BR>
      exceptions is different from that stored by the 8086 in bit positions <BR>
      12 through 15. On the 8086 these bits are stored as ones, but in <BR>
      80386 real-address mode bit 15 is always zero, and bits 14 through 12 <BR>
      reflect the last value loaded into them. <BR>
 <BR>
 13.  NMI interrupting NMI handlers. <BR>
 <BR>
      After an NMI is recognized on the 80386, the NMI interrupt is masked <BR>
      until an IRET instruction is executed. <BR>
 <BR>
 14.  Coprocessor errors vector to interrupt 16. <BR>
 <BR>
      Any 80386 system with a coprocessor must use interrupt vector 16 for <BR>
      the coprocessor error exception. If an 8086/8088 system uses another <BR>
      vector for the 8087 interrupt, both vectors should point to the <BR>
      coprocessor-error exception handler. <BR>
 <BR>
 15.  Numeric exception handlers should allow prefixes. <BR>
 <BR>
      On the 80386, the value of CS:IP saved for coprocessor exceptions <BR>
      points at any prefixes before an ESC instruction. On 8086/8088 <BR>
      systems, the saved CS:IP points to the ESC instruction. <BR>
 <BR>
 16.  Coprocessor does not use interrupt controller. <BR>
 <BR>
      The coprocessor error signal to the 80386 does not pass through an <BR>
      interrupt controller (an 8087 INT signal does). Some instructions in <BR>
      a coprocessor error handler may need to be deleted if they deal with <BR>
      the interrupt controller. <BR>
 <BR>
 17.  Six new interrupt vectors. <BR>
 <BR>
      The 80386 adds six exceptions that arise only if the 8086 program has <BR>
      a hidden bug. It is recommended that exception handlers be added that <BR>
      treat these exceptions as invalid operations. This additional <BR>
      software does not significantly affect the existing 8086 software <BR>
      because the interrupts do not normally occur. These interrupt <BR>
      identifiers should not already have been used by the 8086 software, <BR>
      because they are in the range reserved by Intel. <A HREF="#table_14_2">table 14 - 2</a> describes <BR>
      the new 80386 exceptions. <BR>
 <BR>
 18.  One megabyte wraparound. <BR>
 <BR>
      The 80386 does not wrap addresses at 1 megabyte in real-address mode. <BR>
      On members of the 8086 family, it possible to specify addresses <BR>
      greater than one megabyte.  For example, with a selector value 0FFFFH <BR>
      and an offset of 0FFFFH, the effective address would be 10FFEFH (1 <BR>
      Mbyte + 65519).  The 8086, which can form adresses only up to 20 bits <BR>
      long, truncates the high-order bit, thereby "wrapping" this address <BR>
      to 0FFEFH.  However, the 80386, which can form addresses up to 32 <BR>
      bits long does not truncate such an address. <BR>
 <BR>
 <BR>
<A NAME="table_14_1">.</A>
<A HREF="#table_14_1">table 14 - 1</a>. 80386 Real-Address Mode Exceptions <BR>
<PRE>

Description                      Interrupt  Function that Can                   Return Address
                                 Number     Generate the Exception              Points to Faulting
                                                                                Instruction
Divide error                     0          DIV, IDIV                           YES
Debug exceptions                 1          All

<I>Some debug exceptions point to the faulting instruction, others to the
next instruction. The exception handler can determine which has occurred by
examining DR6.</I>

Breakpoint                       3          INT                                 NO
Overflow                         4          INTO                                NO
Bounds check                     5          BOUND                               YES
Invalid opcode                   6          Any undefined opcode or LOCK        YES
                                            used with wrong instruction
Coprocessor not available        7          ESC or WAIT                         YES
Interrupt table limit too small  8          INT vector is not within IDTR       YES
                                            limit
Reserved                         9-12
Stack fault                      12         Memory operand crosses offset       YES
                                            0 or 0FFFFH
Pseudo-protection exception      13         Memory operand crosses offset       YES
                                            0FFFFH or attempt to execute
                                            past offset 0FFFFH or
                                            instruction longer than 15
                                            bytes
Reserved                         14,15
Coprocessor error                16         ESC or WAIT                         YES

<I>Coprocessor errors are reported on the first ESC or WAIT instruction
after the ESC instruction that caused the error.</I>

Two-byte SW interrupt            0-255      INT n                               NO
</PRE>
 <BR>
<A NAME="table_14_2">.</A>
<A HREF="#table_14_2">table 14 - 2</a>. New 80386 Exceptions <BR>
<PRE>
Interrupt   Function
Identifier

    5       A BOUND instruction was executed with a register value outside
            the limit values.

    6       An undefined opcode was encountered or LOCK was used improperly
            before an instruction to which it does not apply.

    7       The EM bit in the MSW is set when an ESC instruction was
            encountered. This exception also occurs on a WAIT instruction
            if TS is set.

    8       An exception or interrupt has vectored to an interrupt table
            entry beyond the interrupt table limit in IDTR. This can occur
            only if the LIDT instruction has changed the limit from the
            default value of 3FFH, which is enough for all 256 interrupt
            IDs.

   12       Operand crosses extremes of stack segment, e.g., MOV operation
            at offset 0FFFFH or push with SP=1 during PUSH, CALL, or INT.

   13       Operand crosses extremes of a segment other than a stack
            segment; or sequential instruction execution attempts to
            proceed beyond offset 0FFFFH; or an instruction is longer than
            15 bytes (including prefixes).
</PRE>
 <BR>
14.8  Differences From 80286 Real-Address Mode <BR>
 <BR>
The few differences that exist between 80386 real-address mode and 80286 <BR>
real-address mode are not likely to affect any existing 80286 programs <BR>
except possibly the system initialization procedures. <BR>
 <BR>
 <BR>
14.8.1  Bus Lock <BR>
 <BR>
The 80286 processor implements the bus lock function differently than the <BR>
80386. Programs that use forms of memory locking specific to the 80286 may <BR>
not execute properly if transported to a specific application of the 80386. <BR>
 <BR>
The LOCK prefix and its corresponding output signal should only be used to <BR>
prevent other bus masters from interrupting a data movement operation.  LOCK <BR>
may only be used with the following 80386 instructions when they modify <BR>
memory.  An undefined-opcode exception results from using LOCK before any <BR>
other instruction. <BR>
 <BR>
  o  Bit test and change:  BTS, BTR, BTC. <BR>
  o  Exchange: XCHG. <BR>
  o  One-operand arithmetic and logical: INC, DEC, NOT, and NEG. <BR>
  o  Two-operand arithmetic and logical: ADD, ADC, SUB, SBB, AND, OR, XOR. <BR>
 <BR>
A locked instruction is guaranteed to lock only the area of memory defined <BR>
by the destination operand, but may lock a larger memory area.  For example, <BR>
typical 8086 and 80286 configurations lock the entire physical memory space. <BR>
With the 80386, the defined area of memory is guranteed to be locked against <BR>
access by a processor executing a locked instruction on exactly the same <BR>
memory area, i.e., an operand with identical starting address and identical <BR>
length. <BR>
 <BR>
 <BR>
14.8.2  Location of First Instruction <BR>
 <BR>
The starting location is 0FFFFFFF0H (sixteen bytes from end of 32-bit <BR>
address space) on the 80386 rather than 0FFFFF0H (sixteen bytes from end of <BR>
24-bit address space) as on the 80286.  Many 80286 ROM initialization <BR>
programs will work correctly in this new environment.  Others can be made to <BR>
work correctly with external hardware that redefines the signals on <BR>
A{31-20}. <BR>
 <BR>
 <BR>
14.8.3  Initial Values of General Registers <BR>
 <BR>
On the 80386, certain general registers may contain different values after <BR>
RESET than on the 80286. This should not cause compatibility problems, <BR>
because the content of 8086 registers after RESET is undefined.  If <BR>
self-test is requested during the reset sequence and errors are detected in <BR>
the 80386 unit, EAX will contain a nonzero value. EDX contains the component <BR>
and revision identifier. Refer to <A HREF="#chapter_10">Chapter 10</a> for more information. <BR>
 <BR>
 <BR>
14.8.4  MSW Initialization <BR>
 <BR>
The 80286 initializes the MSW register to FFF0H, but the 80386 initializes <BR>
this register to 0000H. This difference should have no effect, because the <BR>
bits that are different are undefined on the 80286.  Programs that read the <BR>
value of the MSW will behave differently on the 80386 only if they depend on <BR>
the setting of the undefined, high-order bits. <BR>
 <BR>
 <BR>
<A NAME="chapter_15">.</A>
<A HREF="#contents"><I>Back</I> <BR></A>
<A HREF="#chapter_15">Chapter 15</a>  Virtual 8086 Mode <BR>
 <BR>
---------------------------------------------------------------------------- <BR>
 <BR>
The 80386 supports execution of one or more 8086, 8088, 80186, or 80188 <BR>
programs in an 80386 protected-mode environment. An 8086 program runs in <BR>
this environment as part of a V86 (virtual 8086) task. V86 tasks take <BR>
advantage of the hardware support of multitasking offered by the protected <BR>
mode. Not only can there be multiple V86 tasks, each one executing an 8086 <BR>
program, but V86 tasks can be multiprogrammed with other 80386 tasks. <BR>
 <BR>
The purpose of a V86 task is to form a "virtual machine" with which to <BR>
execute an 8086 program. A complete virtual machine consists not only of <BR>
80386 hardware but also of systems software. Thus, the emulation of an 8086 <BR>
is the result of cooperation between hardware and software: <BR>
 <BR>
  o  The hardware provides a virtual set of registers (via the TSS), a <BR>
     virtual memory space (the first megabyte of the linear address space of <BR>
     the task), and directly executes all instructions that deal with these <BR>
     registers and with this address space. <BR>
 <BR>
  o  The software controls the external interfaces of the virtual machine <BR>
     (I/O, interrupts, and exceptions) in a manner consistent with the <BR>
     larger environment in which it executes. In the case of I/O, software <BR>
     can choose either to emulate I/O instructions or to let the hardware <BR>
     execute them directly without software intervention. <BR>
 <BR>
Software that helps implement virtual 8086 machines is called a V86 <BR>
monitor. <BR>
 <BR>
 <BR>
15.1  Executing 8086 Code <BR>
 <BR>
The processor executes in V86 mode when the VM (virtual machine) bit in the <BR>
EFLAGS register is set. The processor tests this flag under two general <BR>
conditions: <BR>
 <BR>
  1.  When loading segment registers to know whether to use 8086-style <BR>
      address formation. <BR>
 <BR>
  2.  When decoding instructions to determine which instructions are <BR>
      sensitive to IOPL. <BR>
 <BR>
Except for these two modifications to its normal operations, the 80386 in <BR>
V86 mode operated much as in protected mode. <BR>
 <BR>
 <BR>
15.1.1  Registers and Instructions <BR>
 <BR>
The register set available in V86 mode includes all the registers defined <BR>
for the 8086 plus the new registers introduced by the 80386: FS, GS, debug <BR>
registers, control registers, and test registers. New instructions that <BR>
explicitly operate on the segment registers FS and GS are available, and the <BR>
new segment-override prefixes can be used to cause instructions to utilize <BR>
FS and GS for address calculations. Instructions can utilize 32-bit <BR>
operands through the use of the operand size prefix. <BR>
 <BR>
8086 programs running as V86 tasks are able to take advantage of the new <BR>
applications-oriented instructions added to the architecture by the <BR>
introduction of the 80186/80188, 80286 and 80386: <BR>
 <BR>
  o  New instructions introduced by 80186/80188 and 80286. <BR>
     -- PUSH immediate data <BR>
     -- Push all and pop all (PUSHA and POPA) <BR>
     -- Multiply immediate data <BR>
     -- Shift and rotate by immediate count <BR>
     -- String I/O <BR>
     -- ENTER and LEAVE <BR>
     -- BOUND <BR>
 <BR>
  o  New instructions introduced by 80386. <BR>
     -- LSS, LFS, LGS instructions <BR>
     -- Long-displacement conditional jumps <BR>
     -- Single-bit instructions <BR>
     -- Bit scan <BR>
     -- Double-shift instructions <BR>
     -- Byte set on condition <BR>
     -- Move with sign/zero extension <BR>
     -- Generalized multiply <BR>
 <BR>
 <BR>
15.1.2  Linear Address Formation <BR>
 <BR>
In V86 mode, the 80386 processor does not interpret 8086 selectors by <BR>
referring to descriptors; instead, it forms linear addresses as an 8086 <BR>
would. It shifts the selector left by four bits to form a 20-bit base <BR>
address. The effective address is extended with four high-order zeros and <BR>
added to the base address to create a linear address as <A HREF="#figure15_1">Figure 15.1</A> <BR>
illustrates. <BR>
 <BR>
Because of the possibility of a carry, the resulting linear address may <BR>
contain up to 21 significant bits. An 8086 program may generate linear <BR>
addresses anywhere in the range 0 to 10FFEFH (one megabyte plus <BR>
approximately 64 Kbytes) of the task's linear address space. <BR>
 <BR>
V86 tasks generate 32-bit linear addresses. While an 8086 program can only <BR>
utilize the low-order 21 bits of a linear address, the linear address can be <BR>
mapped via page tables to any 32-bit physical address. <BR>
 <BR>
Unlike the 8086 and 80286, 32-bit effective addresses can be generated (via <BR>
the address-size prefix); however, the value of a 32-bit address may not <BR>
exceed 65,535 without causing an exception. For full compatibility with <BR>
80286 real-address mode, pseudo-protection faults (interrupt 12 or 13 with <BR>
no error code) occur if an address is generated outside the range 0 through <BR>
65,535. <BR>
 <BR>
 <BR>
<A name="figure15_1">.</A>
<A HREF="#figure15_1">Figure 15.1</A>.  V86 Mode Address Formation <BR>
<PRE>
                      19                                3       0
                     *=================================+=========*
         BASE        |     16-BIT SEGMENT SELECTOR     | 0 0 0 0 |
                     *=================================+=========*

         +
                      19        15                              0
                     *=========+=================================*
         OFFSET      | 0 0 0 0 |    16-BIT EFFECTIVE ADDRESS     |
                     *=========+=================================*

         =
                    20                                          0
         LINEAR    *=============================================*
         ADDRESS   | X X X X X X X X X X X X X X X X X X X X X X |
                   *=============================================*
</PRE>
 <BR>
15.2  Structure of a V86 Task <BR>
 <BR>
A V86 task consists partly of the 8086 program to be executed and partly of <BR>
80386 "native mode" code that serves as the virtual-machine monitor. The <BR>
task must be represented by an 80386 TSS (not an 80286 TSS). The processor <BR>
enters V86 mode to execute the 8086 program and returns to protected mode to <BR>
execute the monitor or other 80386 tasks. <BR>
 <BR>
To run successfully in V86 mode, an existing 8086 program needs the <BR>
following: <BR>
 <BR>
  o  A V86 monitor. <BR>
  o  Operating-system services. <BR>
 <BR>
The V86 monitor is 80386 protected-mode code that executes at <BR>
privilege-level zero. The monitor consists primarily of initialization and <BR>
exception-handling procedures. As for any other 80386 program, <BR>
executable-segment descriptors for the monitor must exist in the GDT or in <BR>
the task's LDT. The linear addresses above 10FFEFH are available for the <BR>
V86 monitor, the operating system, and other systems software. The monitor <BR>
may also need data-segment descriptors so that it can examine the interrupt <BR>
vector table or other parts of the 8086 program in the first megabyte of the <BR>
address space. <BR>
 <BR>
In general, there are two options for implementing the 8086 operating <BR>
system: <BR>
 <BR>
  1.  The 8086 operating system may run as part of the 8086 code. This <BR>
      approach is desirable for any of the following reasons: <BR>
 <BR>
      o  The 8086 applications code modifies the operating system. <BR>
 <BR>
      o  There is not sufficient development time to reimplement the 8086 <BR>
         operating system as 80386 code. <BR>
 <BR>
  2.  The 8086 operating system may be implemented or emulated in the V86 <BR>
      monitor. This approach is desirable for any of the following reasons: <BR>
 <BR>
      o  Operating system functions can be more easily coordinated among <BR>
         several V86 tasks. <BR>
 <BR>
      o  The functions of the 8086 operating system can be easily emulated <BR>
         by calls to the 80386 operating system. <BR>
 <BR>
Note that, regardless of the approach chosen for implementing the 8086 <BR>
operating system, different V86 tasks may use different 8086 operating <BR>
systems. <BR>
 <BR>
 <BR>
15.2.1  Using Paging for V86 Tasks <BR>
 <BR>
Paging is not necessary for a single V86 task, but paging is useful or <BR>
necessary for any of the following reasons: <BR>
 <BR>
  o  To create multiple V86 tasks. Each task must map the lower megabyte of <BR>
     linear addresses to different physical locations. <BR>
 <BR>
  o  To emulate the megabyte wrap. On members of the 8086 family, it is <BR>
     possible to specify addresses larger than one megabyte. For example, <BR>
     with a selector value of 0FFFFH and an offset of 0FFFFH, the effective <BR>
     address would be 10FFEFH (one megabyte + 65519). The 8086, which can <BR>
     form addresses only up to 20 bits long, truncates the high-order bit, <BR>
     thereby "wrapping" this address to 0FFEFH. The 80386, however, which <BR>
     can form addresses up to 32 bits long does not truncate such an <BR>
     address. If any 8086 programs depend on this addressing anomaly, the <BR>
     same effect can be achieved in a V86 task by mapping linear addresses <BR>
     between 100000H and 110000H and linear addresses between 0 and 10000H <BR>
     to the same physical addresses. <BR>
 <BR>
  o  To create a virtual address space larger than the physical address <BR>
     space. <BR>
 <BR>
  o  To share 8086 OS code or ROM code that is common to several 8086 <BR>
     programs that are executing simultaneously. <BR>
 <BR>
  o  To redirect or trap references to memory-mapped I/O devices. <BR>
 <BR>
 <BR>
15.2.2  Protection within a V86 Task <BR>
 <BR>
Because it does not refer to descriptors while executing 8086 programs, the <BR>
processor also does not utilize the protection mechanisms offered by <BR>
descriptors. To protect the systems software that runs in a V86 task from <BR>
the 8086 program, software designers may follow either of these approaches: <BR>
 <BR>
  o  Reserve the first megabyte (plus 64 kilobytes) of each task's linear <BR>
     address space for the 8086 program. An 8086 task cannot generate <BR>
     addresses outside this range. <BR>
 <BR>
  o  Use the U/S bit of page-table entries to protect the virtual-machine <BR>
     monitor and other systems software in each virtual 8086 task's space. <BR>
     When the processor is in V86 mode, CPL is 3. Therefore, an 8086 program <BR>
     has only user privileges. If the pages of the virtual-machine monitor <BR>
     have supervisor privilege, they cannot be accessed by the 8086 program. <BR>
 <BR>
 <BR>
15.3  Entering and Leaving V86 Mode <BR>
 <BR>
<A HREF="#figure15_2">Figure 15.2</A> summarizes the ways that the processor can enter and leave an <BR>
8086 program. The processor can enter V86 by either of two means: <BR>
 <BR>
  1.  A task switch to an 80386 task loads the image of EFLAGS from the new <BR>
      TSS. The TSS of the new task must be an 80386 TSS, not an 80286 TSS, <BR>
      because the 80286 TSS does not store the high-order word of EFLAGS, <BR>
      which contains the VM flag. A value of one in the VM bit of the new <BR>
      EFLAGS indicates that the new task is executing 8086 instructions; <BR>
      therefore, while loading the segment registers from the TSS, the <BR>
      processor forms base addresses as the 8086 would. <BR>
 <BR>
  2.  An IRET from a procedure of an 80386 task loads the image of EFLAGS <BR>
      from the stack. A value of one in VM in this case indicates that the <BR>
      procedure to which control is being returned is an 8086 procedure. The <BR>
      CPL at the time the IRET is executed must be zero, else the processor <BR>
      does not change VM. <BR>
 <BR>
The processor leaves V86 mode when an interrupt or exception occurs. There <BR>
are two cases: <BR>
 <BR>
  1.  The interrupt or exception causes a task switch. A task switch from a <BR>
      V86 task to any other task loads EFLAGS from the TSS of the new task. <BR>
      If the new TSS is an 80386 TSS and the VM bit in the EFLAGS image is <BR>
      zero or if the new TSS is an 80286 TSS, then the processor clears the <BR>
      VM bit of EFLAGS, loads the segment registers from the new TSS using <BR>
      80386-style address formation, and begins executing the instructions <BR>
      of the new task according to 80386 protected-mode semantics. <BR>
 <BR>
  2.  The interrupt or exception vectors to a privilege-level zero <BR>
      procedure. The processor stores the current setting of EFLAGS on the <BR>
      stack, then clears the VM bit. The interrupt or exception handler, <BR>
      therefore, executes as "native" 80386 protected-mode code. If an <BR>
      interrupt or exception vectors to a conforming segment or to a <BR>
      privilege level other than three, the processor causes a <BR>
      general-protection exception; the error code is the selector of the <BR>
      executable segment to which transfer was attempted. <BR>
 <BR>
Systems software does not manipulate the VM flag directly, but rather <BR>
manipulates the image of the EFLAGS register that is stored on the stack or <BR>
in the TSS. The V86 monitor sets the VM flag in the EFLAGS image on the <BR>
stack or in the TSS when first creating a V86 task. Exception and interrupt <BR>
handlers can examine the VM flag on the stack. If the interrupted procedure <BR>
was executing in V86 mode, the handler may need to invoke the V86 monitor. <BR>
 <BR>
 <BR>
<A name="figure15_2">.</A>
<A HREF="#figure15_2">Figure 15.2</A>.  Entering and Leaving the 8086 Program <BR>
<PRE>
                            MODE TRANSITION DIAGRAM

                                 *===========*
                  TASK SWITCH    |  INITIAL  |
                *----------------+   ENTRY   |
                |   OR IRET      *===========*
                |
                Y
        *==============*    INTERRUPT, EXCEPTION      *=============*
        | 8086 PROGRAM +----------------------------->| V86 MONITOR |
        |  (V86 MODE)  |<-----------------------------+ (PROTECTED  |
        *=======+======*            IRET              |    MODE)    |
              ^ |                                     *=====+=======*
              | |                                           |  ^
              | |                                           |  |
              | |                                           |  |
              | |TASK SWITCH *===================* TASK SWITCH |
              | *----------->| OTHER 80386 TASKS |<---------*  |
              *--------------+ (PROTECTED MODE)  +-------------*
                 TASK SWITCH *===================* TASK SWITCH
</PRE>
 <BR>
15.3.1  Transitions Through Task Switches <BR>
 <BR>
A task switch to or from a V86 task may be due to any of three causes: <BR>
 <BR>
  1.  An interrupt that vectors to a task gate. <BR>
  2.  An action of the scheduler of the 80386 operating system. <BR>
  3.  An IRET when the NT flag is set. <BR>
 <BR>
In any of these cases, the processor changes the VM bit in EFLAGS according <BR>
to the image of EFLAGS in the new TSS. If the new TSS is an 80286 TSS, the <BR>
high-order word of EFLAGS is not in the TSS; the processor clears VM in this <BR>
case. The processor updates VM prior to loading the segment registers from <BR>
the images in the new TSS. The new setting of VM determines whether the <BR>
processor interprets the new segment-register images as 8086 selectors or <BR>
80386/80286 selectors. <BR>
 <BR>
 <BR>
15.3.2  Transitions Through Trap Gates and Interrupt Gates <BR>
 <BR>
The processor leaves V86 mode as the result of an exception or interrupt <BR>
that vectors via a trap or interrupt gate to a privilege-level zero <BR>
procedure. The exception or interrupt handler returns to the 8086 code by <BR>
executing an IRET. <BR>
 <BR>
Because it was designed for execution by an 8086 processor, an 8086 program <BR>
in a V86 task will have an 8086-style interrupt table starting at linear <BR>
address zero. However, the 80386 does not use this table directly. For all <BR>
exceptions and interrupts that occur in V86 mode, the processor vectors <BR>
through the IDT. The IDT entry for an interrupt or exception that occurs in <BR>
a V86 task must contain either: <BR>
 <BR>
  o  A task gate. <BR>
 <BR>
  o  An 80386 trap gate (type 14) or an 80386 interrupt gate (type 15), <BR>
     which must point to a nonconforming, privilege-level zero, code <BR>
     segment. <BR>
 <BR>
Interrupts and exceptions that have 80386 trap or interrupt gates in the <BR>
IDT vector to the appropriate handler procedure at privilege-level zero. The <BR>
contents of all the 8086 segment registers are stored on the PL 0 stack. <BR>
<A HREF="#figure15_3">Figure 15.3</A> shows the format of the PL 0 stack after an exception or <BR>
interrupt that occurs while a V86 task is executing an 8086 program. <BR>
 <BR>
After the processor stores all the 8086 segment registers on the PL 0 <BR>
stack, it loads all the segment registers with zeros before starting to <BR>
execute the handler procedure. This permits the interrupt handler to safely <BR>
save and restore the DS, ES, FS, and GS registers as 80386 selectors. <BR>
Interrupt handlers that may be invoked in the context of either a regular <BR>
task or a V86 task, can use the same prolog and epilog code for register <BR>
saving regardless of the kind of task. Restoring zeros to these registers <BR>
before execution of the IRET does not cause a trap in the interrupt handler. <BR>
Interrupt procedures that expect values in the segment registers or that <BR>
return values via segment registers have to use the register images stored <BR>
on the PL 0 stack. Interrupt handlers that need to know whether the <BR>
interrupt occurred in V86 mode can examine the VM bit in the stored EFLAGS <BR>
image. <BR>
 <BR>
An interrupt handler passes control to the V86 monitor if the VM bit is set <BR>
in the EFLAGS image stored on the stack and the interrupt or exception is <BR>
one that the monitor needs to handle. The V86 monitor may either: <BR>
 <BR>
  o  Handle the interrupt completely within the V86 monitor. <BR>
  o  Invoke the 8086 program's interrupt handler. <BR>
 <BR>
Reflecting an interrupt or exception back to the 8086 code involves the <BR>
following steps: <BR>
 <BR>
  1.  Refer to the 8086 interrupt vector to locate the appropriate handler <BR>
      procedure. <BR>
 <BR>
  2.  Store the state of the 8086 program on the privilege-level three <BR>
      stack. <BR>
 <BR>
  3.  Change the return link on the privilege-level zero stack to point to <BR>
      the privilege-level three handler procedure. <BR>
 <BR>
  4.  Execute an IRET so as to pass control to the handler. <BR>
 <BR>
  5.  When the IRET by the privilege-level three handler again traps to the <BR>
      V86 monitor, restore the return link on the privilege-level zero stack <BR>
      to point to the originally interrupted, privilege-level three <BR>
      procedure. <BR>
 <BR>
  6.  Execute an IRET so as to pass control back to the interrupted <BR>
      procedure. <BR>
 <BR>
 <BR>
<A name="figure15_3">.</A>
<A HREF="#figure15_3">Figure 15.3</A>. PL 0 Stack after Interrupt in V86 Task <BR>
<PRE>

                WITHOUT ERROR CODE            WITH ERROR CODE
                 31            0               31            0
                *======+=======*<----*        *======+=======*<----*
                |......|OLD GS |     |        |......|OLD GS |     |
                +======+=======+   SS:ESP     +======+=======+   SS:ESP
      D  O      |......|OLD FS |  FROM TSS    |......|OLD FS |  FROM TSS
      I  F      +======+=======+              +======+=======+
      R         |......|OLD DS |              |......|OLD DS |
      E  E      +======+=======+              +======+=======+
      C  X      |......|OLD ES |              |......|OLD ES |
      T  P      +======+=======+              +======+=======+
      I  A      |......|OLD SS |              |......|OLD SS |
      O  N      +======+=======+              +======+=======+
      N  S      |    OLD ESP   |              |    OLD ESP   |
         I      +==============+              +==============+
       | O      |  OLD EFLAGS  |              |  OLD EFLAGS  |
       | N      +======+=======+              +======+=======+
       |        |......|OLD CS |   NEW        |......|OLD CS |
       Y        +======+=======+  SS:EIP      +======+=======+
                |    OLD EIP   |    |         |    OLD EIP   |   NEW
                +==============+<---*         +==============+  SS:EIP
                |              |              |  ERROR CODE  |    |
                .              .              +==============+<---*
                .              .              |              |
                .              .              .              .
</PRE>
 <BR>
15.4  Additional Sensitive Instructions <BR>
 <BR>
When the 80386 is executing in V86 mode, the instructions PUSHF, POPF, <BR>
INT n, and IRET are sensitive to IOPL. The instructions IN, INS, OUT, and <BR>
OUTS, which are ordinarily sensitive in protected mode, are not sensitive <BR>
in V86 mode. Following is a complete list of instructions that are sensitive <BR>
in V86 mode: <BR>
 <BR>
   CLI     -- Clear Interrupt-Enable Flag <BR>
   STI     -- Set Interrupt-Enable Flag <BR>
   LOCK    -- Assert Bus-Lock Signal <BR>
   PUSHF   -- Push Flags <BR>
   POPF    -- Pop Flags <BR>
   INT n   -- Software Interrupt <BR>
   RET     -- Interrupt Return <BR>
 <BR>
CPL is always three in V86 mode; therefore, if IOPL < 3, these instructions <BR>
will trigger a general-protection exceptions. These instructions are made <BR>
sensitive so that their functions can be simulated by the V86 monitor. <BR>
 <BR>
 <BR>
15.4.1  Emulating 8086 Operating System Calls <BR>
 <BR>
INT n is sensitive so that the V86 monitor can intercept calls to the <BR>
8086 OS. Many 8086 operating systems are called by pushing parameters onto <BR>
the stack, then executing an INT n instruction. If IOPL < 3, INT n <BR>
instructions will be intercepted by the V86 monitor. The V86 monitor can <BR>
then emulate the function of the 8086 operating system or reflect the <BR>
interrupt back to the 8086 operating system in V86 mode. <BR>
 <BR>
 <BR>
15.4.2  Virtualizing the Interrupt-Enable Flag <BR>
 <BR>
When the processor is executing 8086 code in a V86 task, the instructions <BR>
PUSHF, POPF, and IRET are sensitive to IOPL so that the V86 monitor can <BR>
control changes to the interrupt-enable flag (IF). Other instructions that <BR>
affect IF (STI and CLI) are IOPL sensitive both in 8086 code and in <BR>
80386/80386 code. <BR>
 <BR>
Many 8086 programs that were designed to execute on single-task systems set <BR>
and clear IF to control interrupts. However, when these same programs are <BR>
executed in a multitasking environment, such control of IF can be <BR>
disruptive. If IOPL is less than three, all instructions that change or <BR>
interrogate IF will trap to the V86 monitor. The V86 monitor can then <BR>
control IF in a manner that both suits the needs of the larger environment <BR>
and is transparent to the 8086 program. <BR>
 <BR>
 <BR>
15.5  Virtual I/O <BR>
 <BR>
Many 8086 programs that were designed to execute on single-task systems use <BR>
I/O devices directly. However, when these same programs are executed in a <BR>
multitasking environment, such use of devices can be disruptive. The 80386 <BR>
provides sufficient flexibility to control I/O in a manner that both suits <BR>
the needs of the new environment and is transparent to the 8086 program. <BR>
Designers may take any of several possible approaches to controlling I/O: <BR>
 <BR>
  o  Implement or emulate the 8086 operating system as an 80386 program and <BR>
     require the 8086 application to do I/O via software interrupts to the <BR>
     operating system, trapping all attempts to do I/O directly. <BR>
 <BR>
  o  Let the 8086 program take complete control of all I/O. <BR>
 <BR>
  o  Selectively trap and emulate references that a task makes to specific <BR>
     I/O ports. <BR>
 <BR>
  o  Trap or redirect references to memory-mapped I/O addresses. <BR>
 <BR>
The method of controlling I/O depends upon whether I/O ports are I/O mapped <BR>
or memory mapped. <BR>
 <BR>
 <BR>
15.5.1  I/O-Mapped I/O <BR>
 <BR>
I/O-mapped I/O in V86 mode differs from protected mode only in that the <BR>
protection mechanism does not consult IOPL when executing the I/O <BR>
instructions IN, INS, OUT, OUTS. Only the I/O permission bit map controls <BR>
the right for V86 tasks to execute these I/O instructions. <BR>
 <BR>
The I/O permission map traps I/O instructions selectively depending on the <BR>
I/O addresses to which they refer. The I/O permission bit map of each V86 <BR>
task determines which I/O addresses are trapped for that task. Because each <BR>
task may have a different I/O permission bit map, the addresses trapped for <BR>
one task may be different from those trapped for others. Refer to <A HREF="#chapter_8">Chapter 8</a> <BR>
for more information about the I/O permission map. <BR>
 <BR>
 <BR>
15.5.2  Memory-Mapped I/O <BR>
 <BR>
In hardware designs that utilize memory-mapped I/O, the paging facilities <BR>
of the 80386 can be used to trap or redirect I/O operations. Each task that <BR>
executes memory-mapped I/O must have a page (or pages) for the memory-mapped <BR>
address space. The V86 monitor may control memory-mapped I/O by any of <BR>
these means: <BR>
 <BR>
  o  Assign the memory-mapped page to appropriate physical addresses. <BR>
     Different tasks may have different physical addresses, thereby <BR>
     preventing the tasks from interfering with each other. <BR>
 <BR>
  o  Cause a trap to the monitor by forcing a page fault on the <BR>
     memory-mapped page. Read-only pages trap writes. Not-present pages trap <BR>
     both reads and writes. <BR>
 <BR>
Intervention for every I/O might be excessive for some kinds of I/O <BR>
devices. A page fault can still be used in this case to cause intervention <BR>
on the first I/O operation. The monitor can then at least make sure that the <BR>
task has exclusive access to the device. Then the monitor can change the <BR>
page status to present and read/write, allowing subsequent I/O to proceed at <BR>
full speed. <BR>
 <BR>
 <BR>
15.5.3  Special I/O Buffers <BR>
 <BR>
Buffers of intelligent controllers (for example, a bit-mapped graphics <BR>
buffer) can also be virtualized via page mapping. The linear space for the <BR>
buffer can be mapped to a different physical space for each virtual 8086 <BR>
task. The V86 monitor can then assume responsibility for spooling the data <BR>
or assigning the virtual buffer to the real buffer at appropriate times. <BR>
 <BR>
 <BR>
15.6  Differences From 8086 <BR>
 <BR>
In general, V86 mode will correctly execute software designed for the 8086, <BR>
8088, 80186, and 80188. Following is a list of the minor differences between <BR>
8086 execution on the 80386 and on an 8086. <BR>
 <BR>
  1.  Instruction clock counts. <BR>
 <BR>
      The 80386 takes fewer clocks for most instructions than the <BR>
      8086/8088. The areas most likely to be affected are: <BR>
 <BR>
      o  Delays required by I/O devices between I/O operations. <BR>
 <BR>
      o  Assumed delays with 8086/8088 operating in parallel with an 8087. <BR>
 <BR>
  2.  Divide exceptions point to the DIV instruction. <BR>
 <BR>
      Divide exceptions on the 80386 always leave the saved CS:IP value <BR>
      pointing to the instruction that failed. On the 8086/8088, the CS:IP <BR>
      value points to the next instruction. <BR>
 <BR>
  3.  Undefined 8086/8088 opcodes. <BR>
 <BR>
      Opcodes that were not defined for the 8086/8088 will cause exception <BR>
      6 or will execute one of the new instructions defined for the 80386. <BR>
 <BR>
  4.  Value written by PUSH SP. <BR>
 <BR>
      The 80386 pushes a different value on the stack for PUSH SP than the <BR>
      8086/8088. The 80386 pushes the value of SP before SP is incremented <BR>
      as part of the push operation; the 8086/8088 pushes the value of SP <BR>
      after it is incremented. If the value pushed is important, replace <BR>
      PUSH SP instructions with the following three instructions: <BR>
 <BR>
      PUSH  BP <BR>
      MOV   BP, SP <BR>
      XCHG  BP, [BP] <BR>
 <BR>
      This code functions as the 8086/8088 PUSH SP instruction on the <BR>
      80386. <BR>
 <BR>
  5.  Shift or rotate by more than 31 bits. <BR>
 <BR>
      The 80386 masks all shift and rotate counts to the low-order five <BR>
      bits. This MOD 32 operation limits the count to a maximum of 31 bits, <BR>
      thereby limiting the time that interrupt response is delayed while <BR>
      the instruction is executing. <BR>
 <BR>
  6.  Redundant prefixes. <BR>
 <BR>
      The 80386 sets a limit of 15 bytes on instruction length. The only <BR>
      way to violate this limit is by putting redundant prefixes before an <BR>
      instruction. Exception 13 occurs if the limit on instruction length <BR>
      is violated. The 8086/8088 has no instruction length limit. <BR>
 <BR>
  7.  Operand crossing offset 0 or 65,535. <BR>
 <BR>
      On the 8086, an attempt to access a memory operand that crosses <BR>
      offset 65,535 (e.g., MOV a word to offset 65,535) or offset 0 (e.g., <BR>
      PUSH a word when SP = 1) causes the offset to wrap around modulo <BR>
      65,536. The 80386 raises an exception in these cases--exception 13 if <BR>
      the segment is a data segment (i.e., if CS, DS, ES, FS, or GS is <BR>
      being used to address the segment), exception 12 if the segment is a <BR>
      stack segment (i.e., if SS is being used). <BR>
 <BR>
  8.  Sequential execution across offset 65,535. <BR>
 <BR>
      On the 8086, if sequential execution of instructions proceeds past <BR>
      offset 65,535, the processor fetches the next instruction byte from <BR>
      offset 0 of the same segment. On the 80386, the processor raises <BR>
      exception 13 in such a case. <BR>
 <BR>
  9.  LOCK is restricted to certain instructions. <BR>
 <BR>
      The LOCK prefix and its corresponding output signal should only be <BR>
      used to prevent other bus masters from interrupting a data movement <BR>
      operation. The 80386 always asserts the LOCK signal during an XCHG <BR>
      instruction with memory (even if the LOCK prefix is not used). LOCK <BR>
      may only be used with the following 80386 instructions when they <BR>
      update memory: BTS, BTR, BTC, XCHG, ADD, ADC, SUB, SBB, INC, DEC, <BR>
      AND, OR, XOR, NOT, and NEG. An undefined-opcode exception (interrupt <BR>
      6) results from using LOCK before any other instruction. <BR>
 <BR>
 10.  Single-stepping external interrupt handlers. <BR>
 <BR>
      The priority of the 80386 single-step exception is different from <BR>
      that of the 8086/8088. The change prevents an external interrupt <BR>
      handler from being single-stepped if the interrupt occurs while a <BR>
      program is being single-stepped. The 80386 single-step exception has <BR>
      higher priority that any external interrupt. The 80386 will still <BR>
      single-step through an interrupt handler invoked by the INT <BR>
      instructions or by an exception. <BR>
 <BR>
  11.  IDIV exceptions for quotients of 80H or 8000H. <BR>
 <BR>
      The 80386 can generate the largest negative number as a quotient for <BR>
      the IDIV instruction. The 8086/8088 causes exception zero instead. <BR>
 <BR>
 12.  Flags in stack. <BR>
 <BR>
      The setting of the flags stored by PUSHF, by interrupts, and by <BR>
      exceptions is different from that stored by the 8086 in bit positions <BR>
      12 through 15. On the 8086 these bits are stored as ones, but in V86 <BR>
      mode bit 15 is always zero, and bits 14 through 12 reflect the last <BR>
      value loaded into them. <BR>
 <BR>
 13.  NMI interrupting NMI handlers. <BR>
 <BR>
      After an NMI is recognized on the 80386, the NMI interrupt is masked <BR>
      until an IRET instruction is executed. <BR>
 <BR>
 14.  Coprocessor errors vector to interrupt 16. <BR>
 <BR>
      Any 80386 system with a coprocessor must use interrupt vector 16 for <BR>
      the coprocessor error exception. If an 8086/8088 system uses another <BR>
      vector for the 8087 interrupt, both vectors should point to the <BR>
      coprocessor-error exception handler. <BR>
 <BR>
 15.  Numeric exception handlers should allow prefixes. <BR>
 <BR>
      On the 80386, the value of CS:IP saved for coprocessor exceptions <BR>
      points at any prefixes before an ESC instruction. On 8086/8088 <BR>
      systems, the saved CS:IP points to the ESC instruction itself. <BR>
 <BR>
 16.  Coprocessor does not use interrupt controller. <BR>
 <BR>
      The coprocessor error signal to the 80386 does not pass through an <BR>
      interrupt controller (an 8087 INT signal does). Some instructions in <BR>
      a coprocessor error handler may need to be deleted if they deal with <BR>
      the interrupt controller. <BR>
 <BR>
 <BR>
15.7  Differences From 80286 Real-Address Mode <BR>
 <BR>
The 80286 processor implements the bus lock function differently than the <BR>
80386. This fact may or may not be apparent to 8086 programs, depending on <BR>
how the V86 monitor handles the LOCK prefix. LOCKed instructions are <BR>
sensitive to IOPL; therefore, software designers can choose to emulate its <BR>
function. If, however, 8086 programs are allowed to execute LOCK directly, <BR>
programs that use forms of memory locking specific to the 8086 may not <BR>
execute properly when transported to a specific application of the 80386. <BR>
 <BR>
The LOCK prefix and its corresponding output signal should only be used to <BR>
prevent other bus masters from interrupting a data movement operation. LOCK <BR>
may only be used with the following 80386 instructions when they modify <BR>
memory. An undefined-opcode exception results from using LOCK before any <BR>
other instruction. <BR>
 <BR>
  o  Bit test and change: BTS, BTR, BTC. <BR>
  o  Exchange: XCHG. <BR>
  o  One-operand arithmetic and logical: INC, DEC, NOT, and NEG. <BR>
  o  Two-operand arithmetic and logical: ADD, ADC, SUB, SBB, AND, OR, XOR. <BR>
 <BR>
A locked instruction is guaranteed to lock only the area of memory defined <BR>
by the destination operand, but may lock a larger memory area. For example, <BR>
typical 8086 and 80286 configurations lock the entire physical memory space. <BR>
With the 80386, the defined area of memory is guaranteed to be locked <BR>
against access by a processor executing a locked instruction on exactly the <BR>
same memory area, i.e., an operand with identical starting address and <BR>
identical length. <BR>
 <BR>
 <BR>
<A NAME="chapter_16">.</A>
<A HREF="#contents"><I>Back</I> <BR></A>
<A HREF="#chapter_16">Chapter 16</a>  Mixing 16-Bit and 32 Bit Code <BR>
 <BR>
---------------------------------------------------------------------------- <BR>
 <BR>
The 80386 running in protected mode is a 32-bit microprocessor, but it is <BR>
designed to support 16-bit processing at three levels: <BR>
 <BR>
  1.  Executing 8086/80286 16-bit programs efficiently with complete <BR>
      compatibility. <BR>
 <BR>
  2.  Mixing 16-bit modules with 32-bit modules. <BR>
 <BR>
  3.  Mixing 16-bit and 32-bit addresses and operands within one module. <BR>
 <BR>
The first level of support for 16-bit programs has already been discussed <BR>
in <A HREF="#chapter_13">Chapter 13</a>, <A HREF="#chapter_14">Chapter 14</a>, and <A HREF="#chapter_15">Chapter 15</a>. This chapter shows how 16-bit <BR>
and 32-bit modules can cooperate with one another, and how one module can <BR>
utilize both 16-bit and 32-bit operands and addressing. <BR>
 <BR>
The 80386 functions most efficiently when it is possible to distinguish <BR>
between pure 16-bit modules and pure 32-bit modules. A pure 16-bit module <BR>
has these characteristics: <BR>
 <BR>
  o  All segments occupy 64 Kilobytes or less. <BR>
  o  Data items are either 8 bits or 16 bits wide. <BR>
  o  Pointers to code and data have 16-bit offsets. <BR>
  o  Control is transferred only among 16-bit segments. <BR>
 <BR>
A pure 32-bit module has these characteristics: <BR>
 <BR>
  o  Segments may occupy more than 64 Kilobytes (zero bytes to 4 <BR>
     gigabytes). <BR>
 <BR>
  o  Data items are either 8 bits or 32 bits wide. <BR>
 <BR>
  o  Pointers to code and data have 32-bit offsets. <BR>
 <BR>
  o  Control is transferred only among 32-bit segments. <BR>
 <BR>
Pure 16-bit modules do exist; they are the modules designed for 16-bit <BR>
microprocessors. Pure 32-bit modules may exist in new programs designed <BR>
explicitly for the 80386. However, as systems designers move applications <BR>
from 16-bit processors to the 32-bit 80386, it will not always be possible <BR>
to maintain these ideals of pure 16-bit or 32-bit modules. It may be <BR>
expedient to execute old 16-bit modules in a new 32-bit environment without <BR>
making source-code changes to the old modules if any of the following <BR>
conditions is true: <BR>
 <BR>
  o  Modules will be converted one-by-one from 16-bit environments to <BR>
     32-bit environments. <BR>
 <BR>
  o  Older, 16-bit compilers and software-development tools will be <BR>
     utilized in the new32-bit operating environment until new 32-bit <BR>
     versions can be created. <BR>
 <BR>
  o  The source code of 16-bit modules is not available for modification. <BR>
 <BR>
  o  The specific data structures used by a given module inherently utilize <BR>
     16-bit words. <BR>
 <BR>
  o  The native word size of the source language is 16 bits. <BR>
 <BR>
On the 80386, 16-bit modules can be mixed with 32-bit modules. To design a <BR>
system that mixes 16- and 32-bit code requires an understanding of the <BR>
mechanisms that the 80386 uses to invoke and control its 32-bit and 16-bit <BR>
features. <BR>
 <BR>
 <BR>
16.1  How the 80386 Implements 16-Bit and 32-Bit Features <BR>
 <BR>
The features of the architecture that permit the 80386 to work equally well <BR>
with 32-bit and 16-bit address and operand sizes include: <BR>
 <BR>
  o  The D-bit (default bit) of code-segment descriptors, which determines <BR>
     the default choice of operand-size and address-size for the <BR>
     instructions of a code segment. (In real-address mode and V86 mode, <BR>
     which do not use descriptors, the default is 16 bits.) A code segment <BR>
     whose D-bit is set is known as a USE32 segment; a code segment whose <BR>
     D-bit is zero is a USE16 segment. The D-bit eliminates the need to <BR>
     encode the operand size and address size in instructions when all <BR>
     instructions use operands and effective addresses of the same size. <BR>
 <BR>
  o  Instruction prefixes that explicitly override the default choice of <BR>
     operand size and address size (available in protected mode as well as <BR>
     in real-address mode and V86 mode). <BR>
 <BR>
  o  Separate 32-bit and 16-bit gates for intersegment control transfers <BR>
     (including call gates, interrupt gates, and trap gates). The operand <BR>
     size for the control transfer is determined by the type of gate, not by <BR>
     the D-bit or prefix of the transfer instruction. <BR>
 <BR>
  o  Registers that can be used both for 32-bit and 16-bit operands and <BR>
     effective-address calculations. <BR>
 <BR>
  o  The B-bit (big bit) of data-segment descriptors, which determines the <BR>
     size of stack pointer (32-bit ESP or 16-bit SP) used by the CPU for <BR>
     implicit stack references. <BR>
 <BR>
 <BR>
16.2  Mixing 32-Bit and 16-Bit Operations <BR>
 <BR>
The 80386 has two instruction prefixes that allow mixing of 32-bit and <BR>
16-bit operations within one segment: <BR>
 <BR>
  o  The operand-size prefix (66H) <BR>
  o  The address-size prefix (67H) <BR>
 <BR>
These prefixes reverse the default size selected by the D-bit. For example, <BR>
the processor can interpret the word-move instruction MOV mem, reg in any of <BR>
four ways: <BR>
 <BR>
  o  In a USE32 segment: <BR>
 <BR>
     1.  Normally moves 32 bits from a 32-bit register to a 32-bit <BR>
         effective address in memory. <BR>
 <BR>
     2.  If preceded by an operand-size prefix, moves 16 bits from a 16-bit <BR>
         register to 32-bit effective address in memory. <BR>
 <BR>
     3.  If preceded by an address-size prefix, moves 32 bits from a 32-bit <BR>
         register to a16-bit effective address in memory. <BR>
 <BR>
     4.  If preceded by both an address-size prefix and an operand-size <BR>
         prefix, moves 16 bits from a 16-bit register to a 16-bit effective <BR>
         address in memory. <BR>
 <BR>
  o  In a USE16 segment: <BR>
 <BR>
     1.  Normally moves 16 bits from a 16-bit register to a 16-bit <BR>
         effective address in memory. <BR>
 <BR>
     2.  If preceded by an operand-size prefix, moves 32 bits from a 32-bit <BR>
         register to 16-bit effective address in memory. <BR>
 <BR>
     3.  If preceded by an address-size prefix, moves 16 bits from a 16-bit <BR>
         register to a32-bit effective address in memory. <BR>
 <BR>
     4.  If preceded by both an address-size prefix and an operand-size <BR>
         prefix, moves 32 bits from a 32-bit register to a 32-bit effective <BR>
         address in memory. <BR>
 <BR>
These examples illustrate that any instruction can generate any combination <BR>
of operand size and address size regardless of whether the instruction is in <BR>
a USE16 or USE32 segment. The choice of the USE16 or USE32 attribute for a <BR>
code segment is based upon these criteria: <BR>
 <BR>
  1.  The need to address instructions or data in segments that are larger <BR>
      than 64 Kilobytes. <BR>
 <BR>
  2.  The predominant size of operands. <BR>
 <BR>
  3.  The addressing modes desired. (Refer to Chapter 17 for an explanation <BR>
      of the additional addressing modes that are available when 32-bit <BR>
      addressing is used.) <BR>
 <BR>
Choosing a setting of the D-bit that is contrary to the predominant size of <BR>
operands requires the generation of an excessive number of operand-size <BR>
prefixes. <BR>
 <BR>
 <BR>
16.3  Sharing Data Segments Among Mixed Code Segments <BR>
 <BR>
Because the choice of operand size and address size is defined in code <BR>
segments and their descriptors, data segments can be shared freely among <BR>
both USE16 and USE32 code segments. The only limitation is the one imposed <BR>
by pointers with 16-bit offsets, which can only point to the first 64 <BR>
Kilobytes of a segment. When a data segment that contains more than 64 <BR>
Kilobytes is to be shared among USE32 and USE16 segments, the data that is <BR>
to be accessed by the USE16 segments must be located within the first 64 <BR>
Kilobytes. <BR>
 <BR>
A stack that spans addresses less than 64K can be shared by both USE16 and <BR>
USE32 code segments. This class of stacks includes: <BR>
 <BR>
  o  Stacks in expand-up segments with G=0 and B=0. <BR>
 <BR>
  o  Stacks in expand-down segments with G=0 and B=0. <BR>
 <BR>
  o  Stacks in expand-up segments with G=1 and B=0, in which the stack is <BR>
     contained completely within the lower 64 Kilobytes. (Offsets greater <BR>
     than 64K can be used for data, other than the stack, that is not <BR>
     shared.) <BR>
 <BR>
The B-bit of a stack segment cannot, in general, be used to change the size <BR>
of stack used by a USE16 code segment. The size of stack pointer used by the <BR>
processor for implicit stack references is controlled by the B-bit of the <BR>
data-segment descriptor for the stack. Implicit references are those caused <BR>
by interrupts, exceptions, and instructions such as PUSH, POP, CALL, and <BR>
RET. One might be tempted, therefore, to try to increase beyond 64K the <BR>
size of the stack used by 16-bit code simply by supplying a larger stack <BR>
segment with the B-bit set. However, the B-bit does not control explicit <BR>
stack references, such as accesses to parameters or local variables. A USE16 <BR>
code segment can utilize a "big" stack only if the code is modified so that <BR>
all explicit references to the stack are preceded by the address-size <BR>
prefix, causing those references to use 32-bit addressing. <BR>
 <BR>
In big, expand-down segments (B=1, G=1, and E=1), all offsets are greater <BR>
than 64K, therefore USE16 code cannot utilize such a stack segment unless <BR>
the code segment is modified to employ 32-bit addressing. (Refer to Chapter <BR>
6 for a review of the B, G, and E bits.) <BR>
 <BR>
 <BR>
16.4  Transferring Control Among Mixed Code Segments <BR>
 <BR>
When transferring control among procedures in USE16 and USE32 code <BR>
segments, programmers must be aware of three points: <BR>
 <BR>
  o  Addressing limitations imposed by pointers with 16-bit offsets. <BR>
 <BR>
  o  Matching of operand-size attribute in effect for the CALL/RET pair and <BR>
     theInterrupt/IRET pair so as to manage the stack correctly. <BR>
 <BR>
  o  Translation of parameters, especially pointer parameters. <BR>
 <BR>
Clearly, 16-bit effective addresses cannot be used to address data or code <BR>
located beyond 64K in a 32-bit segment, nor can large 32-bit parameters be <BR>
squeezed into a 16-bit word; however, except for these obvious limits, most <BR>
interfacing problems between 16-bit and 32-bit modules can be solved. Some <BR>
solutions involve inserting interface procedures between the procedures in <BR>
question. <BR>
 <BR>
 <BR>
16.4.1  Size of Code-Segment Pointer <BR>
 <BR>
For control-transfer instructions that use a pointer to identify the next <BR>
instruction (i.e., those that do not use gates), the size of the offset <BR>
portion of the pointer is determined by the operand-size attribute. The <BR>
implications of the use of two different sizes of code-segment pointer are: <BR>
 <BR>
  o  JMP, CALL, or RET from 32-bit segment to 16-bit segment is always <BR>
     possible using a 32-bit operand size. <BR>
 <BR>
  o  JMP, CALL, or RET from 16-bit segment using a 16-bit operand size <BR>
     cannot address the target in a 32-bit segment if the address of the <BR>
     target is greater than 64K. <BR>
 <BR>
An interface procedure can enable transfers from USE16 segments to 32-bit <BR>
addresses beyond 64K without requiring modifications any more extensive than <BR>
relinking or rebinding the old programs. The requirements for such an <BR>
interface procedure are discussed later in this chapter. <BR>
 <BR>
 <BR>
16.4.2  Stack Management for Control Transfers <BR>
 <BR>
Because stack management is different for 16-bit CALL/RET than for 32-bit <BR>
CALL/RET, the operand size of RET must match that of CALL. (Refer to Figure <BR>
16-1.) A 16-bit CALL pushes the 16-bit IP and (for calls between privilege <BR>
levels) the 16-bit SP register. The corresponding RET must also use a 16-bit <BR>
operand size to POP these 16-bit values from the stack into the 16-bit <BR>
registers. A 32-bit CALL pushes the 32-bit EIP and (for interlevel calls) <BR>
the 32-bit ESP register. The corresponding RET must also use a 32-bit <BR>
operand size to POP these 32-bit values from the stack into the 32-bit <BR>
registers. If the two halves of a CALL/RET pair do not have matching operand <BR>
sizes, the stack will not be managed correctly and the values of the <BR>
instruction pointer and stack pointer will not be restored to correct <BR>
values. <BR>
 <BR>
When the CALL and its corresponding RET are in segments that have D-bits <BR>
with the same values (i.e., both have 32-bit defaults or both have 16-bit <BR>
defaults), there is no problem. When the CALL and its corresponding RET are <BR>
in segments that have different D-bit values, however, programmers (or <BR>
program development software) must ensure that the CALL and RET match. <BR>
 <BR>
There are three ways to cause a 16-bit procedure to execute a 32-bit call: <BR>
 <BR>
  1.  Use a 16-bit call to a 32-bit interface procedure that then uses a <BR>
      32-bit call to invoke the intended target. <BR>
 <BR>
  2.  Bind the 16-bit call to a 32-bit call gate. <BR>
 <BR>
  3.  Modify the 16-bit procedure, inserting an operand-size prefix before <BR>
      the call, thereby changing it to a 32-bit call. <BR>
 <BR>
Likewise, there are three ways to cause a 32-bit procedure to execute a <BR>
16-bit call: <BR>
 <BR>
  1.  Use a 32-bit call to a 32-bit interface procedure that then uses a <BR>
      16-bit call to invoke the intended target. <BR>
 <BR>
  2.  Bind the 32-bit call to a 16-bit call gate. <BR>
 <BR>
  3.  Modify the 32-bit procedure, inserting an operand-size prefix before <BR>
      the call, thereby changing it to a 16-bit call. (Be certain that the <BR>
      return offset does not exceed 64K.) <BR>
 <BR>
Programmers can utilize any of the preceding methods to make a CALL in a <BR>
USE16 segment match the corresponding RET in a USE32 segment, or to make a <BR>
CALL in a USE32 segment match the corresponding RET in a USE16 segment. <BR>
 <BR>
 <BR>
<A name="figure16_1">.</A>
<A HREF="#figure16_1">Figure 16.1</A>.  Stack after Far 16-Bit and 32-Bit Calls <BR>
<PRE>
                           WITHOUT PRIVILEGE TRANSITION

               AFTER 16-BIT CALL                AFTER 32-BIT CALL

               .31             .0               .31             .0
       D  O    |               |                |               |
       I  F    +=======+=======+                +=======+=======+
       R       |...............|                |...............|
       E  E    +=======+=======+                +=======+=======+
       C  X    | PARM2 | PARM1 |                |     PARM2     |
       T  P    +=======+=======+                +=======+=======+
       I  A    |  CS   |  IP   |<--SP           |     PARM1     |
       O  N    +=======+=======+                +=======+=======+
       N  S    |               |                |.......|  CS   |
          I    +=======+=======+                +=======+=======+
        | O    |               |                |      EIP      |<--ESP
        | N    +=======+=======+                +=======+=======+
        |      |               |                |               |
        Y      .               .                .               .

                           WITH PRIVILEGE TRANSITION

               AFTER 16-BIT CALL                AFTER 32-BIT CALL

       D  O     31            0                  31            0
       I  F    *=======+=======*                *=======+=======*
       R       |   SS  |  SP   |                |.......|  SS   |
       E  E    +=======+=======+                +=======+=======+
       C  X    | PARM2 | PARM1 |                |      ESP      |
       T  P    +=======+=======+                +=======+=======+
       I  A    |  CS   |  IP   |<--SP           |     PARM2     |
       O  N    +=======+=======+                +=======+=======+
       N  S    |               |                |     PARM1     |
          I    +=======+=======+                +=======+=======+
        | O    |               |                |.......|  CS   |
        | N    +=======+=======+                +=======+=======+
        |      |               |                |      EIP      |<--ESP
        Y      +=======+=======+                +=======+=======+
               |               |                |               |
               .               .                .               .
</PRE>
 <BR>
16.4.2.1  Controlling the Operand-Size for a Call <BR>
 <BR>
When the selector of the pointer referenced by a CALL instruction selects a <BR>
segment descriptor, the operand-size attribute in effect for the CALL <BR>
instruction is determined by the D-bit in the segment descriptor and by any <BR>
operand-size instruction prefix. <BR>
 <BR>
When the selector of the pointer referenced by a CALL instruction selects a <BR>
gate descriptor, the type of call is determined by the type of call gate. A <BR>
call via an 80286 call gate (descriptor type 4)  always has a 16-bit <BR>
operand-size attribute; a call via an 80386 call gate (descriptor type 12) <BR>
always has a 32-bit operand-size attribute. The offset of the target <BR>
procedure is taken from the gate descriptor; therefore, even a 16-bit <BR>
procedure can call a procedure that is located more than 64 kilobytes from <BR>
the base of a 32-bit segment, because a 32-bit call gate contains a 32-bit <BR>
target offset. <BR>
 <BR>
An unmodified 16-bit code segment that has run successfully on an 8086 or <BR>
real-mode 80286 will always have a D-bit of zero and will not use <BR>
operand-size override prefixes; therefore, it will always execute 16-bit <BR>
versions of CALL. The only modification needed to make a16-bit procedure <BR>
effect a 32-bit call is to relink the call to an 80386 call gate. <BR>
 <BR>
 <BR>
16.4.2.2  Changing Size of Call <BR>
 <BR>
When adding 32-bit gates to 16-bit procedures, it is important to consider <BR>
the number of parameters. The count field of the gate descriptor specifies <BR>
the size of the parameter string to copy from the current stack to the stack <BR>
of the more privileged procedure. The count field of a 16-bit gate specifies <BR>
the number of words to be copied, whereas the count field of a 32-bit gate <BR>
specifies the number of doublewords to be copied; therefore, the 16-bit <BR>
procedure must use an even number of words as parameters. <BR>
 <BR>
 <BR>
16.4.3  Interrupt Control Transfers <BR>
 <BR>
With a control transfer due to an interrupt or exception, a gate is always <BR>
involved. The operand-size attribute for the interrupt is determined by the <BR>
type of IDT gate. <BR>
 <BR>
A 386 interrupt or trap gate (descriptor type 14 or 15) to a 32-bit <BR>
interrupt procedure can be used to interrupt either 32-bit or 16-bit <BR>
procedures. However, it is not generally feasible to permit an interrupt or <BR>
exception to invoke a 16-bit handler procedure when 32-bit code is <BR>
executing, because a 16-bit interrupt procedure has a return offset of only <BR>
16-bits on its stack. If the 32-bit procedure is executing at an address <BR>
greater than 64K, the 16-bit interrupt procedure cannot return correctly. <BR>
 <BR>
 <BR>
16.4.4  Parameter Translation <BR>
 <BR>
When segment offsets or pointers (which contain segment offsets) are passed <BR>
as parameters between 16-bit and 32-bit procedures, some translation is <BR>
required. Clearly, if a 32-bit procedure passes a pointer to data located <BR>
beyond 64K to a 16-bit procedure, the 16-bit procedure cannot utilize it. <BR>
Beyond this natural limitation, an interface procedure can perform any <BR>
format conversion between 32-bit and 16-bit pointers that may be needed. <BR>
 <BR>
Parameters passed by value between 32-bit and 16-bit code may also require <BR>
translation between 32-bit and 16-bit formats. Such translation requirements <BR>
are application dependent. Systems designers should take care to limit the <BR>
range of values passed so that such translations are possible. <BR>
 <BR>
 <BR>
16.4.5  The Interface Procedure <BR>
 <BR>
Interposing an interface procedure between 32-bit and 16-bit procedures can <BR>
be the solution to any of several interface requirements: <BR>
 <BR>
  o  Allowing procedures in 16-bit segments to transfer control to <BR>
     instructions located beyond 64K in 32-bit segments. <BR>
 <BR>
  o  Matching of operand size for CALL/RET. <BR>
 <BR>
  o  Parameter translation. <BR>
 <BR>
Interface procedures between USE32 and USE16 segments can be constructed <BR>
with these properties: <BR>
 <BR>
  o  The procedures reside in a code segment whose D-bit is set, indicating <BR>
     a default operand size of 32-bits. <BR>
 <BR>
  o  All entry points that may be called by 16-bit procedures have offsets <BR>
     that are actually less than 64K. <BR>
 <BR>
  o  All points to which called 16-bit procedures may return also lie <BR>
     within 64K. <BR>
 <BR>
The interface procedures do little more than call corresponding procedures <BR>
in other segments. There may be two kinds of procedures: <BR>
 <BR>
  o  Those that are called by 16-bit procedures and call 32-bit procedures. <BR>
     These interface procedures are called by 16-bit CALLs and use the <BR>
     operand-size prefix before RET instructions to cause a 16-bit RET. <BR>
     CALLs to 32-bit segments are 32-bit calls (by default, because the <BR>
     D-bit is set), and the 32-bit code returns with 32-bit RET <BR>
     instructions. <BR>
 <BR>
  o  Those that are called by 32-bit procedures and call 16-bit procedures. <BR>
     These interface procedures are called by 32-bit CALL instructions, and <BR>
     return with 32-bit RET instructions (by default, because the D-bit is <BR>
     set).  CALLs to 16-bit procedures use the operand-size prefix; <BR>
     procedures in the 16-bit code return with 16-bit RET instructions. <BR>
 <BR>

 <BR><HR WIDTH=300><I><CENTER>
This file was generated on 24-11-96 By <A HREF="mailto:os-dev@effect.net.au">
Josh McDonald</a> as a free service to the internet community.

</I></CENTER> <BR>
</BODY></HTML>
