#-----------------------------------------------------------
# xsim v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sun May 25 15:41:55 2025
# Process ID         : 5927
# Current directory  : /home/nami/Sumador/work/uvm/sim
# Command line       : xsim -log /home/nami/Sumador/work/uvm/logs/simulate.log -mode tcl -source {xsim.dir/work.tb/xsim_script.tcl}
# Log file           : /home/nami/Sumador/work/uvm/logs/simulate.log
# Journal file       : /home/nami/Sumador/work/uvm/sim/xsim.jou
# Running On         : nami-virtual-machine
# Platform           : Ubuntu
# Operating System   : Ubuntu 22.04.5 LTS
# Processor Detail   : Intel(R) Core(TM) i9-9880H CPU @ 2.30GHz
# CPU Frequency      : 2304.000 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 8
# Host memory        : 8078 MB
# Swap memory        : 2243 MB
# Total Virtual      : 10322 MB
# Available Virtual  : 7830 MB
#-----------------------------------------------------------
source xsim.dir/work.tb/xsim_script.tcl
# xsim {work.tb} -testplusarg UVM_TESTNAME=top_test -testplusarg UVM_VERBOSITY=UVM_MEDIUM -wdb {/home/nami/Sumador/work/uvm/wdb/tb.wdb} -autoloadwcfg -tclbatch {/home/nami/Sumador/verification/uvm/scripts/vivado/run.tcl} -onfinish quit -onerror stop -stats -sv_seed 1
Time resolution is 1 ps
source /home/nami/Sumador/verification/uvm/scripts/vivado/run.tcl
## set tclStart [clock seconds]
## set scriptsDir [file normalize [file dirname [info script]]]
## puts "This script is located in: $scriptsDir"
This script is located in: /home/nami/Sumador/verification/uvm/scripts/vivado
## if { [file exists ${scriptsDir}/probe.tcl] } {
##   source -notrace -quiet ${scriptsDir}/probe.tcl
## }
## run all
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18601) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------

  ***********       IMPORTANT RELEASE NOTES         ************

  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.

  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.

      (Specify +UVM_NO_RELNOTES to turn off this notice)

UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18648) @ 0 ns: reporter [NO_DPI_TSTNAME] UVM_NO_DPI defined--getting UVM_TESTNAME directly, without DPI
UVM_INFO @ 0 ns: reporter [RNTST] Running test top_test...
UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(18752) @ 0 ns: reporter [UVMTOP] UVM testbench topology:
--------------------------------------------------------------
Name                       Type                    Size  Value
--------------------------------------------------------------
uvm_test_top               top_test                -     @342 
  m_env                    top_env                 -     @355 
    m_adder_agent          adder_uvc_agent         -     @369 
      analysis_port        uvm_analysis_port       -     @691 
      m_driver             adder_uvc_driver        -     @653 
        rsp_port           uvm_analysis_port       -     @672 
        seq_item_port      uvm_seq_item_pull_port  -     @662 
      m_monitor            adder_uvc_monitor       -     @682 
        analysis_port      uvm_analysis_port       -     @705 
      m_sequencer          adder_uvc_sequencer     -     @516 
        rsp_export         uvm_analysis_export     -     @525 
        seq_item_export    uvm_seq_item_pull_imp   -     @643 
        arbitration_queue  array                   0     -    
        lock_queue         array                   0     -    
        num_last_reqs      integral                32    'd1  
        num_last_rsps      integral                32    'd1  
    vsqr                   top_vsqr                -     @378 
      rsp_export           uvm_analysis_export     -     @387 
      seq_item_export      uvm_seq_item_pull_imp   -     @505 
      arbitration_queue    array                   0     -    
      lock_queue           array                   0     -    
      num_last_reqs        integral                32    'd1  
      num_last_rsps        integral                32    'd1  
--------------------------------------------------------------

UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(6725) @ 0 ns: reporter [UVM/FACTORY/PRINT] 
#### Factory Configuration (*)

  No instance or type overrides are registered with this factory

All types registered with the factory: 62 total
  Type Name
  ---------
  adder_uvc_agent
  adder_uvc_config
  adder_uvc_driver
  adder_uvc_monitor
  adder_uvc_sequence_base
  adder_uvc_sequence_item
  adder_uvc_sequencer
  top_env
  top_test
  top_test_vseq
  top_vsqr
(*) Types with no associated type name will be printed as <unknown>

####


UVM_INFO /tools/Xilinx/Vivado/2024.2/data/system_verilog/uvm_1.2/xlnx_uvm_package.sv(20867) @ 0 ns: reporter [UVM/COMP/NAMECHECK] This implementation of the component name checks requires DPI to be enabled
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:39 . Memory (MB): peak = 1464.301 ; gain = 128.000 ; free physical = 234 ; free virtual = 2649
INFO: [Common 17-344] 'run' was cancelled
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:41 . Memory (MB): peak = 1464.301 ; gain = 249.691 ; free physical = 235 ; free virtual = 2650
INFO: [Common 17-344] 'source' was cancelled
exit
INFO: Simulation Memory Usage: 4941272 KB (Peak: 5006808 KB)
INFO: Simulation CPU Usage: 40580 ms
INFO: [Common 17-206] Exiting xsim at Sun May 25 15:42:41 2025...
