

================================================================
== Vitis HLS Report for 'prep_Pipeline_VITIS_LOOP_243_1'
================================================================
* Date:           Mon May  2 01:13:01 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        ECE418FinalProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.007 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_243_1  |        ?|        ?|         2|          2|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 2, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 5 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%val = alloca i32 1"   --->   Operation 6 'alloca' 'val' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 0, i32 %val"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 8 [1/1] (1.61ns)   --->   "%store_ln0 = store i32 0, i32 %idx"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%idx_load = load i32 %idx" [ECE418FinalProject/fullCode.c:253]   --->   Operation 10 'load' 'idx_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln241 = zext i32 %idx_load" [ECE418FinalProject/fullCode.c:241]   --->   Operation 11 'zext' 'zext_ln241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%temp = getelementptr i5 %splitBlock, i64 0, i64 %zext_ln241" [ECE418FinalProject/fullCode.c:241]   --->   Operation 12 'getelementptr' 'temp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (2.15ns)   --->   "%splitBlock_load = load i6 %temp" [ECE418FinalProject/fullCode.c:243]   --->   Operation 13 'load' 'splitBlock_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 33> <RAM>

State 2 <SV = 1> <Delay = 6.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/2] (2.15ns)   --->   "%splitBlock_load = load i6 %temp" [ECE418FinalProject/fullCode.c:243]   --->   Operation 15 'load' 'splitBlock_load' <Predicate = true> <Delay = 2.15> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 33> <RAM>
ST_2 : Operation 16 [1/1] (1.44ns)   --->   "%icmp_ln243 = icmp_eq  i5 %splitBlock_load, i5 0" [ECE418FinalProject/fullCode.c:243]   --->   Operation 16 'icmp' 'icmp_ln243' <Predicate = true> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (2.70ns)   --->   "%add_ln253 = add i32 %idx_load, i32 1" [ECE418FinalProject/fullCode.c:253]   --->   Operation 17 'add' 'add_ln253' <Predicate = true> <Delay = 2.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln243 = br i1 %icmp_ln243, void, void %binaryToInt.exit.i.exitStub" [ECE418FinalProject/fullCode.c:243]   --->   Operation 18 'br' 'br_ln243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%val_load = load i32 %val" [ECE418FinalProject/fullCode.c:246]   --->   Operation 19 'load' 'val_load' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln246 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [ECE418FinalProject/fullCode.c:246]   --->   Operation 20 'specloopname' 'specloopname_ln246' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%val_1 = shl i32 %val_load, i32 1" [ECE418FinalProject/fullCode.c:246]   --->   Operation 21 'shl' 'val_1' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.44ns)   --->   "%icmp_ln248 = icmp_eq  i5 %splitBlock_load, i5 17" [ECE418FinalProject/fullCode.c:248]   --->   Operation 22 'icmp' 'icmp_ln248' <Predicate = (!icmp_ln243)> <Delay = 1.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node val_2)   --->   "%or_ln250 = or i32 %val_1, i32 1" [ECE418FinalProject/fullCode.c:250]   --->   Operation 23 'or' 'or_ln250' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.79ns) (out node of the LUT)   --->   "%val_2 = select i1 %icmp_ln248, i32 %or_ln250, i32 %val_1" [ECE418FinalProject/fullCode.c:248]   --->   Operation 24 'select' 'val_2' <Predicate = (!icmp_ln243)> <Delay = 0.79> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.61ns)   --->   "%store_ln243 = store i32 %val_2, i32 %val" [ECE418FinalProject/fullCode.c:243]   --->   Operation 25 'store' 'store_ln243' <Predicate = (!icmp_ln243)> <Delay = 1.61>
ST_2 : Operation 26 [1/1] (1.61ns)   --->   "%store_ln243 = store i32 %add_ln253, i32 %idx" [ECE418FinalProject/fullCode.c:243]   --->   Operation 26 'store' 'store_ln243' <Predicate = (!icmp_ln243)> <Delay = 1.61>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln243 = br void" [ECE418FinalProject/fullCode.c:243]   --->   Operation 27 'br' 'br_ln243' <Predicate = (!icmp_ln243)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%val_load_1 = load i32 %val"   --->   Operation 28 'load' 'val_load_1' <Predicate = (icmp_ln243)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %val_out, i32 %val_load_1"   --->   Operation 29 'write' 'write_ln0' <Predicate = (icmp_ln243)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 30 'ret' 'ret_ln0' <Predicate = (icmp_ln243)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.15ns
The critical path consists of the following:
	'alloca' operation ('idx') [3]  (0 ns)
	'load' operation ('idx_load', ECE418FinalProject/fullCode.c:253) on local variable 'idx' [9]  (0 ns)
	'getelementptr' operation ('temp', ECE418FinalProject/fullCode.c:241) [12]  (0 ns)
	'load' operation ('splitBlock_load', ECE418FinalProject/fullCode.c:243) on array 'splitBlock' [13]  (2.15 ns)

 <State 2>: 6.01ns
The critical path consists of the following:
	'load' operation ('splitBlock_load', ECE418FinalProject/fullCode.c:243) on array 'splitBlock' [13]  (2.15 ns)
	'icmp' operation ('icmp_ln248', ECE418FinalProject/fullCode.c:248) [21]  (1.45 ns)
	'select' operation ('val', ECE418FinalProject/fullCode.c:248) [23]  (0.796 ns)
	'store' operation ('store_ln243', ECE418FinalProject/fullCode.c:243) of variable 'val', ECE418FinalProject/fullCode.c:248 on local variable 'val' [24]  (1.61 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
