$date
	Sat Oct 22 22:15:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#998764
b10000 !
1"
#998766
b10000 &
b10000 %
1$
#998767
0"
#998770
b1000 &
b1000 %
#998774
b100 &
b100 %
#998778
b10 &
b10 %
#998782
b1 &
1#
b1 %
#998786
b0 &
b0 %
0#
0$
#2028475
b11000 !
1"
#2028478
b11000 &
b11000 %
1$
#2028479
0"
#2028482
b1100 &
b1100 %
#2028486
b110 &
b110 %
#2028490
b11 &
b11 %
#2028494
b1010 &
b1010 %
#2028498
b101 &
b101 %
#2028502
b10000 &
b10000 %
#2028506
b1000 &
b1000 %
#2028510
b100 &
b100 %
#2028514
b10 &
b10 %
#2028518
b1 &
1#
b1 %
#2028522
b0 &
b0 %
0#
0$
#3024457
b10000 !
1"
#3024458
b10000 &
b10000 %
1$
#3024459
0"
#3024462
b1000 &
b1000 %
#3024466
b100 &
b100 %
#3024470
b10 &
b10 %
#3024474
b1 &
b1 %
1#
#3024478
b0 &
0#
b0 %
0$
#4500012
