#include "IfxScr_reg.h"

Ifx_SCR_ADCOMP_CON UT_Reg_SCR_ADCOMP_CON;
Ifx_SCR_ADCOMP_RES UT_Reg_SCR_ADCOMP_RES;
Ifx_SCR_SCU_PAGE UT_Reg_SCR_SCU_PAGE;
Ifx_SCR_IEN0 UT_Reg_SCR_IEN0;
Ifx_SCR_RTC_CR UT_Reg_SCR_RTC_CR0;
Ifx_SCR_RTC_CR UT_Reg_SCR_RTC_CR1;
Ifx_SCR_RTC_CR UT_Reg_SCR_RTC_CR2;
Ifx_SCR_RTC_CR UT_Reg_SCR_RTC_CR3;
Ifx_SCR_NMISR UT_Reg_SCR_NMISR;
Ifx_SCR_RTC_CON UT_Reg_SCR_RTC_CON;
Ifx_SCR_RTC_CNT UT_Reg_SCR_RTC_CNT0;
Ifx_SCR_RTC_CNT UT_Reg_SCR_RTC_CNT1;
Ifx_SCR_RTC_CNT UT_Reg_SCR_RTC_CNT2;
Ifx_SCR_RTC_CNT UT_Reg_SCR_RTC_CNT3;
Ifx_SCR_SCU_PMCON1 UT_Reg_SCR_SCU_PMCON1;
Ifx_SCR_IEN1 UT_Reg_SCR_IEN1;
Ifx_SCR_P_PDISC UT_Reg_SCR_P0_PDISC;
Ifx_SCR_P_PDISC UT_Reg_SCR_P1_PDISC;
Ifx_SCR_P_OUT UT_Reg_SCR_P0_OUT;
Ifx_SCR_P_OUT UT_Reg_SCR_P1_OUT;
Ifx_SCR_P_IN UT_Reg_SCR_P0_IN;
Ifx_SCR_P_IN UT_Reg_SCR_P1_IN;
Ifx_SCR_WDT_CON UT_Reg_SCR_WDT_CON;
Ifx_SCR_WDT_REL UT_Reg_SCR_WDT_REL;
Ifx_SCR_WDT_WINB UT_Reg_SCR_WDT_WINB;
Ifx_SCR_WDT_L UT_Reg_SCR_WDT_L;
Ifx_SCR_WDT_H UT_Reg_SCR_WDT_H;
Ifx_SCR_PASSWD UT_Reg_SCR_PASSWD;
Ifx_SCR_XADDRH UT_Reg_SCR_XADDRH;
Ifx_SCR_SYSCON0 UT_Reg_SCR_SYSCON0;
Ifx_SCR_SSC_CONPL UT_Reg_SCR_SSC_CONPL;
Ifx_SCR_SSC_CONOL UT_Reg_SCR_SSC_CONOL;
Ifx_SCR_SSC_CONPH UT_Reg_SCR_SSC_CONPH;
Ifx_SCR_SSC_CONOH UT_Reg_SCR_SSC_CONOH;
Ifx_SCR_SSC_TBL UT_Reg_SCR_SSC_TBL;
Ifx_SCR_SSC_RBL UT_Reg_SCR_SSC_RBL;
Ifx_SCR_SSC_BRL UT_Reg_SCR_SSC_BRL;
Ifx_SCR_SSC_BRH UT_Reg_SCR_SSC_BRH;
Ifx_SCR_IO_PAGE UT_Reg_SCR_IO_PAGE;
Ifx_SCR_P_IOCR UT_Reg_SCR_P0_IOCR0;
Ifx_SCR_P_IOCR UT_Reg_SCR_P0_IOCR1;
Ifx_SCR_P_PDR0 UT_Reg_SCR_P0_PDR0;
Ifx_SCR_P_PDR2 UT_Reg_SCR_P0_PDR2;
Ifx_SCR_P_IOCR UT_Reg_SCR_P0_IOCR2;
Ifx_SCR_P_OMSR UT_Reg_SCR_P0_OMSR;
Ifx_SCR_P_PDR4 UT_Reg_SCR_P0_PDR4;
Ifx_SCR_P_IOCR UT_Reg_SCR_P0_IOCR3;
Ifx_SCR_P_OMCR UT_Reg_SCR_P0_OMCR;
Ifx_SCR_P_PDR6 UT_Reg_SCR_P0_PDR6;
Ifx_SCR_P_IOCR UT_Reg_SCR_P0_IOCR4;
Ifx_SCR_P_OMTR UT_Reg_SCR_P0_OMTR;
Ifx_SCR_P_IOCR UT_Reg_SCR_P0_IOCR5;
Ifx_SCR_P_IOCR UT_Reg_SCR_P0_IOCR6;
Ifx_SCR_P_IOCR UT_Reg_SCR_P0_IOCR7;
Ifx_SCR_P_PDR0 UT_Reg_SCR_P1_PDR0;
Ifx_SCR_P_IOCR UT_Reg_SCR_P1_IOCR0;
Ifx_SCR_P_IOCR UT_Reg_SCR_P1_IOCR1;
Ifx_SCR_P_PDR2 UT_Reg_SCR_P1_PDR2;
Ifx_SCR_P_IOCR UT_Reg_SCR_P1_IOCR2;
Ifx_SCR_P_OMSR UT_Reg_SCR_P1_OMSR;
Ifx_SCR_P_PDR4 UT_Reg_SCR_P1_PDR4;
Ifx_SCR_P_IOCR UT_Reg_SCR_P1_IOCR3;
Ifx_SCR_P_OMCR UT_Reg_SCR_P1_OMCR;
Ifx_SCR_P_PDR6 UT_Reg_SCR_P1_PDR6;
Ifx_SCR_P_IOCR UT_Reg_SCR_P1_IOCR4;
Ifx_SCR_P_OMTR UT_Reg_SCR_P1_OMTR;
Ifx_SCR_P_IOCR UT_Reg_SCR_P1_IOCR5;
Ifx_SCR_P_IOCR UT_Reg_SCR_P1_IOCR6;
Ifx_SCR_P_IOCR UT_Reg_SCR_P1_IOCR7;
Ifx_SCR_WCAN_CFG UT_Reg_SCR_WCAN_CFG;
Ifx_SCR_WCAN_INTESTAT0 UT_Reg_SCR_WCAN_INTESTAT0;
Ifx_SCR_WCAN_ID0_CTRL UT_Reg_SCR_WCAN_ID0_CTRL;
Ifx_SCR_DATA_CTRL UT_Reg_SCR_DATA0_CTRL;
Ifx_SCR_DATA_CTRL UT_Reg_SCR_DATA1_CTRL;
Ifx_SCR_WCAN_INTMRSLT UT_Reg_SCR_WCAN_INTMRSLT;
Ifx_SCR_WCAN_INTESTAT1 UT_Reg_SCR_WCAN_INTESTAT1;
Ifx_SCR_WCAN_ID1_CTRL UT_Reg_SCR_WCAN_ID1_CTRL;
Ifx_SCR_DATA_CTRL UT_Reg_SCR_DATA2_CTRL;
Ifx_SCR_WCAN_CDR_CTRL UT_Reg_SCR_WCAN_CDR_CTRL;
Ifx_SCR_WCAN_FRMERRCNT UT_Reg_SCR_WCAN_FRMERRCNT;
Ifx_SCR_WCAN_ID2_CTRL UT_Reg_SCR_WCAN_ID2_CTRL;
Ifx_SCR_DATA_CTRL UT_Reg_SCR_DATA3_CTRL;
Ifx_SCR_WCAN_CDR_UPPER_CTRL UT_Reg_SCR_WCAN_CDR_UPPER_CTRL;
Ifx_SCR_WCAN_INTESCLR0 UT_Reg_SCR_WCAN_INTESCLR0;
Ifx_SCR_WCAN_ID3_CTRL UT_Reg_SCR_WCAN_ID3_CTRL;
Ifx_SCR_DATA_CTRL UT_Reg_SCR_DATA4_CTRL;
Ifx_SCR_WCAN_MASK_ID0_CTRL UT_Reg_SCR_WCAN_MASK_ID0_CTRL;
Ifx_SCR_WCAN_CDR_LOWER_CTRL UT_Reg_SCR_WCAN_CDR_LOWER_CTRL;
Ifx_SCR_WCAN_INTESCLR1 UT_Reg_SCR_WCAN_INTESCLR1;
Ifx_SCR_DATA_CTRL UT_Reg_SCR_DATA5_CTRL;
Ifx_SCR_WCAN_MASK_ID1_CTRL UT_Reg_SCR_WCAN_MASK_ID1_CTRL;
Ifx_SCR_WCAN_BTL1_CTRL UT_Reg_SCR_WCAN_BTL1_CTRL;
Ifx_SCR_WCAN_CDR_MEAS_HIGH UT_Reg_SCR_WCAN_CDR_MEAS_HIGH;
Ifx_SCR_DATA_CTRL UT_Reg_SCR_DATA6_CTRL;
Ifx_SCR_WCAN_MASK_ID2_CTRL UT_Reg_SCR_WCAN_MASK_ID2_CTRL;
Ifx_SCR_WCAN_BTL2_CTRL UT_Reg_SCR_WCAN_BTL2_CTRL;
Ifx_SCR_WCAN_CDR_MEAS_LOW UT_Reg_SCR_WCAN_CDR_MEAS_LOW;
Ifx_SCR_DATA_CTRL UT_Reg_SCR_DATA7_CTRL;
Ifx_SCR_WCAN_MASK_ID3_CTRL UT_Reg_SCR_WCAN_MASK_ID3_CTRL;
Ifx_SCR_WCAN_DLC_CTRL UT_Reg_SCR_WCAN_DLC_CTRL;
Ifx_SCR_WCAN_FD_CTRL UT_Reg_SCR_WCAN_FD_CTRL;
Ifx_SCR_WCAN_PAGE UT_Reg_SCR_WCAN_PAGE;
Ifx_SCR_UART_SCON UT_Reg_SCR_UART_SCON;
Ifx_SCR_UART_SBUF UT_Reg_SCR_UART_SBUF;
Ifx_SCR_UART_BGL UT_Reg_SCR_UART_BGL;
Ifx_SCR_UART_BCON UT_Reg_SCR_UART_BCON;
Ifx_SCR_UART_LINST UT_Reg_SCR_UART_LINST;
Ifx_SCR_UART_BGH UT_Reg_SCR_UART_BGH;
Ifx_SCR_T2CCU_COSHDW UT_Reg_SCR_T2CCU_COSHDW;
Ifx_SCR_T2_CON UT_Reg_SCR_T2_CON;
Ifx_SCR_T2CCU_CCEN UT_Reg_SCR_T2CCU_CCEN;
Ifx_SCR_T2CCU_COCON UT_Reg_SCR_T2CCU_COCON;
Ifx_SCR_T2CCU_CC02_CCXL UT_Reg_SCR_T2CCU_CC020_CCXL;
Ifx_SCR_T2CCU_CC35_CCXL UT_Reg_SCR_T2CCU_CC353_CCXL;
Ifx_SCR_T2CCU_CCTBSEL UT_Reg_SCR_T2CCU_CCTBSEL;
Ifx_SCR_T2_MOD UT_Reg_SCR_T2_MOD;
Ifx_SCR_T2CCU_CC02_CCXH UT_Reg_SCR_T2CCU_CC020_CCXH;
Ifx_SCR_T2CCU_CC35_CCXH UT_Reg_SCR_T2CCU_CC353_CCXH;
Ifx_SCR_T2CCU_CCTDTCL UT_Reg_SCR_T2CCU_CCTDTCL;
Ifx_SCR_T2CCU_CCTRELL UT_Reg_SCR_T2CCU_CCTRELL;
Ifx_SCR_T2_RC2L UT_Reg_SCR_T2_RC2L;
Ifx_SCR_T2CCU_CC02_CCXL UT_Reg_SCR_T2CCU_CC021_CCXL;
Ifx_SCR_T2CCU_CC35_CCXL UT_Reg_SCR_T2CCU_CC354_CCXL;
Ifx_SCR_T2CCU_CCTDTCH UT_Reg_SCR_T2CCU_CCTDTCH;
Ifx_SCR_T2CCU_CCTRELH UT_Reg_SCR_T2CCU_CCTRELH;
Ifx_SCR_T2_RC2H UT_Reg_SCR_T2_RC2H;
Ifx_SCR_T2CCU_CC02_CCXH UT_Reg_SCR_T2CCU_CC021_CCXH;
Ifx_SCR_T2CCU_CC35_CCXH UT_Reg_SCR_T2CCU_CC354_CCXH;
Ifx_SCR_T2CCU_CCTL UT_Reg_SCR_T2CCU_CCTL;
Ifx_SCR_T2_T2L UT_Reg_SCR_T2_T2L;
Ifx_SCR_T2CCU_CC02_CCXL UT_Reg_SCR_T2CCU_CC022_CCXL;
Ifx_SCR_T2CCU_CC35_CCXL UT_Reg_SCR_T2CCU_CC355_CCXL;
Ifx_SCR_T2CCU_CCTH UT_Reg_SCR_T2CCU_CCTH;
Ifx_SCR_T2_T2H UT_Reg_SCR_T2_T2H;
Ifx_SCR_T2CCU_CC02_CCXH UT_Reg_SCR_T2CCU_CC022_CCXH;
Ifx_SCR_T2CCU_CC35_CCXH UT_Reg_SCR_T2CCU_CC355_CCXH;
Ifx_SCR_T2CCU_CCTCON UT_Reg_SCR_T2CCU_CCTCON;
Ifx_SCR_T2_CON1 UT_Reg_SCR_T2_CON1;
Ifx_SCR_T2CCU_PAGE UT_Reg_SCR_T2CCU_PAGE;
Ifx_SCR_T01_TCON UT_Reg_SCR_T01_TCON;
Ifx_SCR_T01_TMOD UT_Reg_SCR_T01_TMOD;
Ifx_SCR_T01_TL0 UT_Reg_SCR_T01_TL0;
Ifx_SCR_T01_TL1 UT_Reg_SCR_T01_TL1;
Ifx_SCR_T01_TH0 UT_Reg_SCR_T01_TH0;
Ifx_SCR_T01_TH1 UT_Reg_SCR_T01_TH1;
Ifx_SCR_PSW UT_Reg_SCR_PSW;
Ifx_SCR_IPH UT_Reg_SCR_IPH;
Ifx_SCR_IPH1 UT_Reg_SCR_IPH1;
Ifx_SCR_SP UT_Reg_SCR_SP;
Ifx_SCR_DPL UT_Reg_SCR_DPL;
Ifx_SCR_DPH UT_Reg_SCR_DPH;
Ifx_SCR_EO UT_Reg_SCR_EO;
Ifx_SCR_PCON UT_Reg_SCR_PCON;
Ifx_SCR_B UT_Reg_SCR_B;
Ifx_SCR_IP1 UT_Reg_SCR_IP1;
Ifx_SCR_IP UT_Reg_SCR_IP;
Ifx_SCR_ACC UT_Reg_SCR_ACC;
Ifx_SCR_MODPISEL0 UT_Reg_SCR_MODPISEL0;
Ifx_SCR_IRCON0 UT_Reg_SCR_IRCON0;
Ifx_SCR_MODPISEL1 UT_Reg_SCR_MODPISEL1;
Ifx_SCR_IRCON1 UT_Reg_SCR_IRCON1;
Ifx_SCR_NMICON UT_Reg_SCR_NMICON;
Ifx_SCR_MODPISEL2 UT_Reg_SCR_MODPISEL2;
Ifx_SCR_IRCON2 UT_Reg_SCR_IRCON2;
Ifx_SCR_EXICON0 UT_Reg_SCR_EXICON0;
Ifx_SCR_SCRINTEXCHG UT_Reg_SCR_SCRINTEXCHG;
Ifx_SCR_MODPISEL3 UT_Reg_SCR_MODPISEL3;
Ifx_SCR_EXICON1 UT_Reg_SCR_EXICON1;
Ifx_SCR_TCINTEXCHG UT_Reg_SCR_TCINTEXCHG;
Ifx_SCR_MODPISEL4 UT_Reg_SCR_MODPISEL4;
Ifx_SCR_EXICON2 UT_Reg_SCR_EXICON2;
Ifx_SCR_MODPISEL5 UT_Reg_SCR_MODPISEL5;
Ifx_SCR_SCU_RSTST UT_Reg_SCR_SCU_RSTST;
Ifx_SCR_EXICON3 UT_Reg_SCR_EXICON3;
Ifx_SCR_SCU_MRSTST UT_Reg_SCR_SCU_MRSTST;
Ifx_SCR_SCU_MODIEN UT_Reg_SCR_SCU_MODIEN;
Ifx_SCR_DBG_MODSUSP UT_Reg_SCR_DBG_MODSUSP;
Ifx_SCR_SCU_SR UT_Reg_SCR_SCU_SR;
Ifx_SCR_SCU_RSTCON UT_Reg_SCR_SCU_RSTCON;
Ifx_SCR_SCU_STDBYWKP UT_Reg_SCR_SCU_STDBYWKP;
Ifx_SCR_SCU_CMCON UT_Reg_Ifx_SCR_SCU_CMCON;