library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity inc_gray is
	generic (N: natural := 4);
port
(
		gray_in  : in std_logic_vector(N-1 downto 0);
		bray_out : out std_logic_vector(N-1 downto 0)
)
end entity;

architecture Francin of inc_gray is
begin
	bray_out(N-1) <= gray_in(N-1);
	
	L1: for i in N-2 downto 0 generate
		 bray_out(i) <= bray_out(i+1) xor gray_in(i);
	end generate;

end architecture;