set_property PACKAGE_PIN W4 [get_ports {ssd_ctrl[3]}]
set_property PACKAGE_PIN V4 [get_ports {ssd_ctrl[2]}]
set_property PACKAGE_PIN U4 [get_ports {ssd_ctrl[1]}]
set_property PACKAGE_PIN U2 [get_ports {ssd_ctrl[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssd_ctrl[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssd_ctrl[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssd_ctrl[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssd_ctrl[0]}]
set_property PACKAGE_PIN W7 [get_ports {ssd_disp[7]}]
set_property PACKAGE_PIN W6 [get_ports {ssd_disp[6]}]
set_property PACKAGE_PIN U8 [get_ports {ssd_disp[5]}]
set_property PACKAGE_PIN V8 [get_ports {ssd_disp[4]}]
set_property PACKAGE_PIN U5 [get_ports {ssd_disp[3]}]
set_property PACKAGE_PIN V5 [get_ports {ssd_disp[2]}]
set_property PACKAGE_PIN U7 [get_ports {ssd_disp[1]}]
set_property PACKAGE_PIN V7 [get_ports {ssd_disp[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssd_disp[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssd_disp[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssd_disp[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssd_disp[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssd_disp[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssd_disp[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssd_disp[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ssd_disp[0]}]
set_property PACKAGE_PIN N18 [get_ports {vga_blue[0]}]
set_property PACKAGE_PIN L18 [get_ports {vga_blue[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vga_blue[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vga_blue[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vga_blue[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vga_blue[0]}]
set_property PACKAGE_PIN K18 [get_ports {vga_blue[2]}]
set_property PACKAGE_PIN J18 [get_ports {vga_blue[3]}]
set_property PACKAGE_PIN D17 [get_ports {vga_green[3]}]
set_property PACKAGE_PIN G17 [get_ports {vga_green[2]}]
set_property PACKAGE_PIN H17 [get_ports {vga_green[1]}]
set_property PACKAGE_PIN J17 [get_ports {vga_green[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vga_green[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vga_green[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vga_green[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vga_green[0]}]
set_property PACKAGE_PIN N19 [get_ports {vga_red[3]}]
set_property PACKAGE_PIN J19 [get_ports {vga_red[2]}]
set_property PACKAGE_PIN H19 [get_ports {vga_red[1]}]
set_property PACKAGE_PIN G19 [get_ports {vga_red[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vga_red[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vga_red[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vga_red[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {vga_red[0]}]
set_property PACKAGE_PIN P19 [get_ports vga_hsync]
set_property PACKAGE_PIN R19 [get_ports vga_vsync]
set_property IOSTANDARD LVCMOS33 [get_ports vga_hsync]
set_property IOSTANDARD LVCMOS33 [get_ports vga_vsync]
set_property PACKAGE_PIN C17 [get_ports key_PS2_CLK]
set_property IOSTANDARD LVCMOS33 [get_ports key_PS2_CLK]
set_property PACKAGE_PIN B17 [get_ports key_PS2_DATA]
set_property IOSTANDARD LVCMOS33 [get_ports key_PS2_DATA]
set_property PACKAGE_PIN A14 [get_ports audio_mclk]
set_property PACKAGE_PIN A16 [get_ports audio_lrck]
set_property PACKAGE_PIN B15 [get_ports audio_sck]
set_property PACKAGE_PIN B16 [get_ports audio_sdin]
set_property IOSTANDARD LVCMOS33 [get_ports audio_lrck]
set_property IOSTANDARD LVCMOS33 [get_ports audio_mclk]
set_property IOSTANDARD LVCMOS33 [get_ports audio_sck]
set_property IOSTANDARD LVCMOS33 [get_ports audio_sdin]
set_property PACKAGE_PIN W5 [get_ports clk_100MHz]
set_property IOSTANDARD LVCMOS33 [get_ports clk_100MHz]
set_property PACKAGE_PIN U18 [get_ports btn_pause]
set_property IOSTANDARD LVCMOS33 [get_ports btn_pause]
set_property PACKAGE_PIN V17 [get_ports sw_rst_n]
set_property IOSTANDARD LVCMOS33 [get_ports sw_rst_n]

set_property PACKAGE_PIN L1 [get_ports {mode[1]}]
set_property PACKAGE_PIN P1 [get_ports {mode[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {mode[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {mode[0]}]
