// Seed: 1582054513
`define pp_6 0
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input logic id_1,
    input id_2,
    output logic id_3,
    output id_4,
    input logic id_5
);
  assign id_4 = id_2;
endmodule
