

================================================================
== Vitis HLS Report for 'compute_check_to_value_Pipeline_VITIS_LOOP_21_2'
================================================================
* Date:           Fri Aug  1 20:00:20 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        compute_check_to_value
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      116|      116|  1.160 us|  1.160 us|   40|   40|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_21_2  |      114|      114|        76|          1|          1|    40|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 76


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 76
* Pipeline : 1
  Pipeline-0 : II = 1, D = 76, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.27>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%min2 = alloca i32 1" [../hls_krnl_compute_check_to_value_msg.cpp:16]   --->   Operation 79 'alloca' 'min2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%min1 = alloca i32 1" [../hls_krnl_compute_check_to_value_msg.cpp:16]   --->   Operation 80 'alloca' 'min1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%minpos = alloca i32 1" [../hls_krnl_compute_check_to_value_msg.cpp:17]   --->   Operation 81 'alloca' 'minpos' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%row_sign = alloca i32 1" [../hls_krnl_compute_check_to_value_msg.cpp:18]   --->   Operation 82 'alloca' 'row_sign' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../hls_krnl_compute_check_to_value_msg.cpp:21]   --->   Operation 83 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_6, i32 0, i32 0, void @empty_7, i32 64, i32 800, void @empty_8, void @empty, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%size_vnode_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %size_vnode"   --->   Operation 85 'read' 'size_vnode_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %empty"   --->   Operation 86 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.42ns)   --->   "%store_ln21 = store i6 0, i6 %j" [../hls_krnl_compute_check_to_value_msg.cpp:21]   --->   Operation 87 'store' 'store_ln21' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 88 [1/1] (0.42ns)   --->   "%store_ln18 = store i32 1, i32 %row_sign" [../hls_krnl_compute_check_to_value_msg.cpp:18]   --->   Operation 88 'store' 'store_ln18' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 89 [1/1] (0.42ns)   --->   "%store_ln17 = store i32 4294967295, i32 %minpos" [../hls_krnl_compute_check_to_value_msg.cpp:17]   --->   Operation 89 'store' 'store_ln17' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 90 [1/1] (0.42ns)   --->   "%store_ln16 = store i32 3.40282e+38, i32 %min1" [../hls_krnl_compute_check_to_value_msg.cpp:16]   --->   Operation 90 'store' 'store_ln16' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 91 [1/1] (0.42ns)   --->   "%store_ln16 = store i32 3.40282e+38, i32 %min2" [../hls_krnl_compute_check_to_value_msg.cpp:16]   --->   Operation 91 'store' 'store_ln16' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body5_ifconv"   --->   Operation 92 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%j_2 = load i6 %j" [../hls_krnl_compute_check_to_value_msg.cpp:21]   --->   Operation 93 'load' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln16 = zext i6 %j_2" [../hls_krnl_compute_check_to_value_msg.cpp:16]   --->   Operation 94 'zext' 'zext_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %j_2, i2 0" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 95 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i8 %shl_ln" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 96 'zext' 'zext_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (1.08ns)   --->   "%add_ln23 = add i64 %zext_ln23, i64 %tmp" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 97 'add' 'add_ln23' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln23, i32 2, i32 63" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 98 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i62 %trunc_ln" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 99 'sext' 'sext_ln23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln23" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 100 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (1.01ns)   --->   "%icmp_ln25 = icmp_eq  i32 %zext_ln16, i32 %size_vnode_read" [../hls_krnl_compute_check_to_value_msg.cpp:25]   --->   Operation 101 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 102 [1/1] (0.28ns)   --->   "%not_icmp_ln25 = xor i1 %icmp_ln25, i1 1" [../hls_krnl_compute_check_to_value_msg.cpp:25]   --->   Operation 102 'xor' 'not_icmp_ln25' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.78ns)   --->   "%add_ln21 = add i6 %j_2, i6 1" [../hls_krnl_compute_check_to_value_msg.cpp:21]   --->   Operation 103 'add' 'add_ln21' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.78ns)   --->   "%icmp_ln21 = icmp_ult  i6 %add_ln21, i6 40" [../hls_krnl_compute_check_to_value_msg.cpp:21]   --->   Operation 104 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (0.28ns)   --->   "%or_cond18 = and i1 %icmp_ln21, i1 %not_icmp_ln25" [../hls_krnl_compute_check_to_value_msg.cpp:21]   --->   Operation 105 'and' 'or_cond18' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.42ns)   --->   "%store_ln21 = store i6 %add_ln21, i6 %j" [../hls_krnl_compute_check_to_value_msg.cpp:21]   --->   Operation 106 'store' 'store_ln21' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %or_cond18, void %VITIS_LOOP_36_3.exitStub, void %for.body5_ifconv" [../hls_krnl_compute_check_to_value_msg.cpp:21]   --->   Operation 107 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 108 [71/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 108 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 109 [70/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 109 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 110 [69/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 110 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 111 [68/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 111 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 112 [67/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 112 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 113 [66/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 113 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 114 [65/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 114 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 115 [64/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 115 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 116 [63/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 116 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 117 [62/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 117 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 118 [61/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 118 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 119 [60/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 119 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 120 [59/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 120 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 121 [58/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 121 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 122 [57/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 122 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 123 [56/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 123 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 124 [55/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 124 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 125 [54/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 125 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 126 [53/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 126 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 127 [52/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 127 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 128 [51/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 128 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 129 [50/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 129 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 130 [49/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 130 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 131 [48/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 131 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 132 [47/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 132 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 133 [46/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 133 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 134 [45/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 134 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 135 [44/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 135 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 136 [43/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 136 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 137 [42/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 137 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 138 [41/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 138 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 139 [40/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 139 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 140 [39/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 140 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 141 [38/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 141 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 142 [37/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 142 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 143 [36/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 143 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 144 [35/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 144 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 145 [34/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 145 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 146 [33/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 146 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 7.30>
ST_41 : Operation 147 [32/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 147 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 42 <SV = 41> <Delay = 7.30>
ST_42 : Operation 148 [31/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 148 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 43 <SV = 42> <Delay = 7.30>
ST_43 : Operation 149 [30/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 149 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 44 <SV = 43> <Delay = 7.30>
ST_44 : Operation 150 [29/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 150 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 45 <SV = 44> <Delay = 7.30>
ST_45 : Operation 151 [28/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 151 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 46 <SV = 45> <Delay = 7.30>
ST_46 : Operation 152 [27/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 152 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 47 <SV = 46> <Delay = 7.30>
ST_47 : Operation 153 [26/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 153 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 48 <SV = 47> <Delay = 7.30>
ST_48 : Operation 154 [25/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 154 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 49 <SV = 48> <Delay = 7.30>
ST_49 : Operation 155 [24/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 155 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 50 <SV = 49> <Delay = 7.30>
ST_50 : Operation 156 [23/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 156 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 51 <SV = 50> <Delay = 7.30>
ST_51 : Operation 157 [22/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 157 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 52 <SV = 51> <Delay = 7.30>
ST_52 : Operation 158 [21/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 158 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 53 <SV = 52> <Delay = 7.30>
ST_53 : Operation 159 [20/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 159 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 54 <SV = 53> <Delay = 7.30>
ST_54 : Operation 160 [19/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 160 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 55 <SV = 54> <Delay = 7.30>
ST_55 : Operation 161 [18/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 161 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 56 <SV = 55> <Delay = 7.30>
ST_56 : Operation 162 [17/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 162 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 57 <SV = 56> <Delay = 7.30>
ST_57 : Operation 163 [16/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 163 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 58 <SV = 57> <Delay = 7.30>
ST_58 : Operation 164 [15/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 164 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 59 <SV = 58> <Delay = 7.30>
ST_59 : Operation 165 [14/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 165 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 60 <SV = 59> <Delay = 7.30>
ST_60 : Operation 166 [13/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 166 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 61 <SV = 60> <Delay = 7.30>
ST_61 : Operation 167 [12/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 167 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 62 <SV = 61> <Delay = 7.30>
ST_62 : Operation 168 [11/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 168 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 62> <Delay = 7.30>
ST_63 : Operation 169 [10/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 169 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 63> <Delay = 7.30>
ST_64 : Operation 170 [9/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 170 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 64> <Delay = 7.30>
ST_65 : Operation 171 [8/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 171 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 65> <Delay = 7.30>
ST_66 : Operation 172 [7/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 172 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 66> <Delay = 7.30>
ST_67 : Operation 173 [6/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 173 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 67> <Delay = 7.30>
ST_68 : Operation 174 [5/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 174 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 69 <SV = 68> <Delay = 7.30>
ST_69 : Operation 175 [4/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 175 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 70 <SV = 69> <Delay = 7.30>
ST_70 : Operation 176 [3/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 176 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 71 <SV = 70> <Delay = 7.30>
ST_71 : Operation 177 [2/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 177 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 72 <SV = 71> <Delay = 7.30>
ST_72 : Operation 178 [1/71] (7.30ns)   --->   "%data_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem1_addr, i64 1" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 178 'readreq' 'data_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 73 <SV = 72> <Delay = 7.30>
ST_73 : Operation 179 [1/1] (7.30ns)   --->   "%data = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem1_addr" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 179 'read' 'data' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 180 [1/1] (0.00ns)   --->   "%t = trunc i32 %data" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:313->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:326->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:347->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242->../hls_krnl_compute_check_to_value_msg.cpp:24]   --->   Operation 180 'trunc' 't' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %data, i32 23, i32 30" [../hls_krnl_compute_check_to_value_msg.cpp:26]   --->   Operation 181 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 182 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i32 %data" [../hls_krnl_compute_check_to_value_msg.cpp:26]   --->   Operation 182 'trunc' 'trunc_ln26' <Predicate = true> <Delay = 0.00>

State 74 <SV = 73> <Delay = 2.78>
ST_74 : Operation 183 [1/1] (0.00ns)   --->   "%row_sign_3 = load i32 %row_sign"   --->   Operation 183 'load' 'row_sign_3' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 184 [1/1] (0.00ns)   --->   "%val_i_j = bitcast i32 %data" [../hls_krnl_compute_check_to_value_msg.cpp:23]   --->   Operation 184 'bitcast' 'val_i_j' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 185 [1/1] (0.76ns)   --->   "%icmp_ln26 = icmp_ne  i8 %tmp_1, i8 255" [../hls_krnl_compute_check_to_value_msg.cpp:26]   --->   Operation 185 'icmp' 'icmp_ln26' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 186 [1/1] (0.92ns)   --->   "%icmp_ln26_1 = icmp_eq  i23 %trunc_ln26, i23 0" [../hls_krnl_compute_check_to_value_msg.cpp:26]   --->   Operation 186 'icmp' 'icmp_ln26_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 187 [1/1] (0.28ns)   --->   "%or_ln26 = or i1 %icmp_ln26_1, i1 %icmp_ln26" [../hls_krnl_compute_check_to_value_msg.cpp:26]   --->   Operation 187 'or' 'or_ln26' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 188 [2/2] (2.78ns)   --->   "%tmp_6 = fcmp_oeq  i32 %val_i_j, i32 0" [../hls_krnl_compute_check_to_value_msg.cpp:26]   --->   Operation 188 'fcmp' 'tmp_6' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node row_sign_1)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data, i32 31" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../hls_krnl_compute_check_to_value_msg.cpp:33]   --->   Operation 189 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node row_sign_1)   --->   "%row_sign_2 = and i1 %tmp_2, i1 %not_icmp_ln25" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../hls_krnl_compute_check_to_value_msg.cpp:33]   --->   Operation 190 'and' 'row_sign_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node row_sign_1)   --->   "%row_sign_2_cast = zext i1 %row_sign_2" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../hls_krnl_compute_check_to_value_msg.cpp:33]   --->   Operation 191 'zext' 'row_sign_2_cast' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 192 [1/1] (0.35ns) (out node of the LUT)   --->   "%row_sign_1 = xor i32 %row_sign_3, i32 %row_sign_2_cast" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../hls_krnl_compute_check_to_value_msg.cpp:33]   --->   Operation 192 'xor' 'row_sign_1' <Predicate = true> <Delay = 0.35> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 193 [1/1] (0.42ns)   --->   "%store_ln18 = store i32 %row_sign_1, i32 %row_sign" [../hls_krnl_compute_check_to_value_msg.cpp:18]   --->   Operation 193 'store' 'store_ln18' <Predicate = true> <Delay = 0.42>

State 75 <SV = 74> <Delay = 2.78>
ST_75 : Operation 194 [1/1] (0.00ns)   --->   "%min2_1 = load i32 %min2"   --->   Operation 194 'load' 'min2_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 195 [1/1] (0.00ns)   --->   "%min1_1 = load i32 %min1"   --->   Operation 195 'load' 'min1_1' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln313 = zext i31 %t" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:313->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:326->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:347->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242->../hls_krnl_compute_check_to_value_msg.cpp:24]   --->   Operation 196 'zext' 'zext_ln313' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 197 [1/1] (0.00ns)   --->   "%absolute_value = bitcast i32 %zext_ln313" [/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:327->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:347->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->/wrk/ci/prod/2025.1/hls_product/continuous/640/2025.1/src/shared/hls/clib/hlsmath/src/c/fabsfloat.cpp:8->/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:242->../hls_krnl_compute_check_to_value_msg.cpp:24]   --->   Operation 197 'bitcast' 'absolute_value' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 198 [2/2] (2.78ns)   --->   "%tmp_4 = fcmp_olt  i32 %absolute_value, i32 %min1_1" [../hls_krnl_compute_check_to_value_msg.cpp:26]   --->   Operation 198 'fcmp' 'tmp_4' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 199 [1/2] (2.78ns)   --->   "%tmp_6 = fcmp_oeq  i32 %val_i_j, i32 0" [../hls_krnl_compute_check_to_value_msg.cpp:26]   --->   Operation 199 'fcmp' 'tmp_6' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 200 [2/2] (2.78ns)   --->   "%tmp_s = fcmp_olt  i32 %absolute_value, i32 %min2_1" [../hls_krnl_compute_check_to_value_msg.cpp:30]   --->   Operation 200 'fcmp' 'tmp_s' <Predicate = (!icmp_ln25)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 4.39>
ST_76 : Operation 201 [1/1] (0.00ns)   --->   "%minpos_3 = load i32 %minpos"   --->   Operation 201 'load' 'minpos_3' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 202 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1"   --->   Operation 202 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 203 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_7" [../hls_krnl_compute_check_to_value_msg.cpp:16]   --->   Operation 203 'specpipeline' 'specpipeline_ln16' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 204 [1/1] (0.00ns)   --->   "%speclooptripcount_ln22 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 40, i64 40, i64 40" [../hls_krnl_compute_check_to_value_msg.cpp:22]   --->   Operation 204 'speclooptripcount' 'speclooptripcount_ln22' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 205 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../hls_krnl_compute_check_to_value_msg.cpp:21]   --->   Operation 205 'specloopname' 'specloopname_ln21' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 206 [1/1] (0.00ns)   --->   "%bitcast_ln26 = bitcast i32 %min1_1" [../hls_krnl_compute_check_to_value_msg.cpp:26]   --->   Operation 206 'bitcast' 'bitcast_ln26' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln26, i32 23, i32 30" [../hls_krnl_compute_check_to_value_msg.cpp:26]   --->   Operation 207 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln26_1 = trunc i32 %bitcast_ln26" [../hls_krnl_compute_check_to_value_msg.cpp:26]   --->   Operation 208 'trunc' 'trunc_ln26_1' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 209 [1/1] (0.76ns)   --->   "%icmp_ln26_2 = icmp_ne  i8 %tmp_3, i8 255" [../hls_krnl_compute_check_to_value_msg.cpp:26]   --->   Operation 209 'icmp' 'icmp_ln26_2' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 210 [1/1] (0.92ns)   --->   "%icmp_ln26_3 = icmp_eq  i23 %trunc_ln26_1, i23 0" [../hls_krnl_compute_check_to_value_msg.cpp:26]   --->   Operation 210 'icmp' 'icmp_ln26_3' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node and_ln26)   --->   "%or_ln26_1 = or i1 %icmp_ln26_3, i1 %icmp_ln26_2" [../hls_krnl_compute_check_to_value_msg.cpp:26]   --->   Operation 211 'or' 'or_ln26_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node and_ln26)   --->   "%and_ln26_1 = and i1 %or_ln26, i1 %or_ln26_1" [../hls_krnl_compute_check_to_value_msg.cpp:26]   --->   Operation 212 'and' 'and_ln26_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 213 [1/2] (2.78ns)   --->   "%tmp_4 = fcmp_olt  i32 %absolute_value, i32 %min1_1" [../hls_krnl_compute_check_to_value_msg.cpp:26]   --->   Operation 213 'fcmp' 'tmp_4' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node and_ln26)   --->   "%and_ln26_2 = and i1 %and_ln26_1, i1 %tmp_4" [../hls_krnl_compute_check_to_value_msg.cpp:26]   --->   Operation 214 'and' 'and_ln26_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node xor_ln26)   --->   "%and_ln26_3 = and i1 %or_ln26, i1 %tmp_6" [../hls_krnl_compute_check_to_value_msg.cpp:26]   --->   Operation 215 'and' 'and_ln26_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 216 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln26 = xor i1 %and_ln26_3, i1 1" [../hls_krnl_compute_check_to_value_msg.cpp:26]   --->   Operation 216 'xor' 'xor_ln26' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 217 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln26 = and i1 %and_ln26_2, i1 %xor_ln26" [../hls_krnl_compute_check_to_value_msg.cpp:26]   --->   Operation 217 'and' 'and_ln26' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 218 [1/1] (0.00ns)   --->   "%bitcast_ln30 = bitcast i32 %min2_1" [../hls_krnl_compute_check_to_value_msg.cpp:30]   --->   Operation 218 'bitcast' 'bitcast_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_76 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln30, i32 23, i32 30" [../hls_krnl_compute_check_to_value_msg.cpp:30]   --->   Operation 219 'partselect' 'tmp_9' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_76 : Operation 220 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i32 %bitcast_ln30" [../hls_krnl_compute_check_to_value_msg.cpp:30]   --->   Operation 220 'trunc' 'trunc_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_76 : Operation 221 [1/1] (0.76ns)   --->   "%icmp_ln30 = icmp_ne  i8 %tmp_9, i8 255" [../hls_krnl_compute_check_to_value_msg.cpp:30]   --->   Operation 221 'icmp' 'icmp_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 222 [1/1] (0.92ns)   --->   "%icmp_ln30_1 = icmp_eq  i23 %trunc_ln30, i23 0" [../hls_krnl_compute_check_to_value_msg.cpp:30]   --->   Operation 222 'icmp' 'icmp_ln30_1' <Predicate = (!icmp_ln25)> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node and_ln30)   --->   "%or_ln30 = or i1 %icmp_ln30_1, i1 %icmp_ln30" [../hls_krnl_compute_check_to_value_msg.cpp:30]   --->   Operation 223 'or' 'or_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 224 [1/2] (2.78ns)   --->   "%tmp_s = fcmp_olt  i32 %absolute_value, i32 %min2_1" [../hls_krnl_compute_check_to_value_msg.cpp:30]   --->   Operation 224 'fcmp' 'tmp_s' <Predicate = (!icmp_ln25)> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node and_ln30)   --->   "%and_ln30_1 = and i1 %tmp_s, i1 %or_ln26" [../hls_krnl_compute_check_to_value_msg.cpp:30]   --->   Operation 225 'and' 'and_ln30_1' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node and_ln30)   --->   "%and_ln30_2 = and i1 %xor_ln26, i1 %and_ln30_1" [../hls_krnl_compute_check_to_value_msg.cpp:30]   --->   Operation 226 'and' 'and_ln30_2' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 227 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln30 = and i1 %and_ln30_2, i1 %or_ln30" [../hls_krnl_compute_check_to_value_msg.cpp:30]   --->   Operation 227 'and' 'and_ln30' <Predicate = (!icmp_ln25)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node min2_2)   --->   "%min2_7 = select i1 %and_ln30, i32 %absolute_value, i32 %min2_1" [../hls_krnl_compute_check_to_value_msg.cpp:30]   --->   Operation 228 'select' 'min2_7' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 229 [1/1] (0.44ns) (out node of the LUT)   --->   "%min2_2 = select i1 %and_ln26, i32 %min1_1, i32 %min2_7" [../hls_krnl_compute_check_to_value_msg.cpp:26]   --->   Operation 229 'select' 'min2_2' <Predicate = (!icmp_ln25)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node min1_3)   --->   "%min2_8 = select i1 %and_ln26, i32 %absolute_value, i32 %min1_1" [../hls_krnl_compute_check_to_value_msg.cpp:26]   --->   Operation 230 'select' 'min2_8' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node minpos_2)   --->   "%minpos_1 = select i1 %and_ln26, i32 %zext_ln16, i32 %minpos_3" [../hls_krnl_compute_check_to_value_msg.cpp:26]   --->   Operation 231 'select' 'minpos_1' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 232 [1/1] (0.44ns) (out node of the LUT)   --->   "%min2_3 = select i1 %icmp_ln25, i32 %min2_1, i32 %min2_2" [../hls_krnl_compute_check_to_value_msg.cpp:25]   --->   Operation 232 'select' 'min2_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 233 [1/1] (0.44ns) (out node of the LUT)   --->   "%min1_3 = select i1 %icmp_ln25, i32 %min1_1, i32 %min2_8" [../hls_krnl_compute_check_to_value_msg.cpp:25]   --->   Operation 233 'select' 'min1_3' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 234 [1/1] (0.44ns) (out node of the LUT)   --->   "%minpos_2 = select i1 %icmp_ln25, i32 %minpos_3, i32 %minpos_1" [../hls_krnl_compute_check_to_value_msg.cpp:25]   --->   Operation 234 'select' 'minpos_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_76 : Operation 235 [1/1] (0.42ns)   --->   "%store_ln17 = store i32 %minpos_2, i32 %minpos" [../hls_krnl_compute_check_to_value_msg.cpp:17]   --->   Operation 235 'store' 'store_ln17' <Predicate = true> <Delay = 0.42>
ST_76 : Operation 236 [1/1] (0.42ns)   --->   "%store_ln16 = store i32 %min1_3, i32 %min1" [../hls_krnl_compute_check_to_value_msg.cpp:16]   --->   Operation 236 'store' 'store_ln16' <Predicate = true> <Delay = 0.42>
ST_76 : Operation 237 [1/1] (0.42ns)   --->   "%store_ln16 = store i32 %min2_3, i32 %min2" [../hls_krnl_compute_check_to_value_msg.cpp:16]   --->   Operation 237 'store' 'store_ln16' <Predicate = true> <Delay = 0.42>
ST_76 : Operation 238 [1/1] (0.00ns)   --->   "%write_ln25 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %min2_3_out, i32 %min2_3" [../hls_krnl_compute_check_to_value_msg.cpp:25]   --->   Operation 238 'write' 'write_ln25' <Predicate = (!or_cond18)> <Delay = 0.00>
ST_76 : Operation 239 [1/1] (0.00ns)   --->   "%write_ln25 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %min1_3_out, i32 %min1_3" [../hls_krnl_compute_check_to_value_msg.cpp:25]   --->   Operation 239 'write' 'write_ln25' <Predicate = (!or_cond18)> <Delay = 0.00>
ST_76 : Operation 240 [1/1] (0.00ns)   --->   "%write_ln25 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %minpos_2_out, i32 %minpos_2" [../hls_krnl_compute_check_to_value_msg.cpp:25]   --->   Operation 240 'write' 'write_ln25' <Predicate = (!or_cond18)> <Delay = 0.00>
ST_76 : Operation 241 [1/1] (0.00ns)   --->   "%write_ln662 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %row_sign_1_out, i32 %row_sign_1" [/tools/Xilinx/2025.1/Vitis/tps/lnx64/gcc-8.3.0/lib/gcc/x86_64-pc-linux-gnu/8.3.0/../../../../include/c++/8.3.0/cmath:662->../hls_krnl_compute_check_to_value_msg.cpp:33]   --->   Operation 241 'write' 'write_ln662' <Predicate = (!or_cond18)> <Delay = 0.00>
ST_76 : Operation 242 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 242 'ret' 'ret_ln0' <Predicate = (!or_cond18)> <Delay = 0.42>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.276ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln21', ../hls_krnl_compute_check_to_value_msg.cpp:21) of constant 0 on local variable 'j', ../hls_krnl_compute_check_to_value_msg.cpp:21 [16]  (0.427 ns)
	'load' operation 6 bit ('j', ../hls_krnl_compute_check_to_value_msg.cpp:21) on local variable 'j', ../hls_krnl_compute_check_to_value_msg.cpp:21 [27]  (0.000 ns)
	'add' operation 6 bit ('add_ln21', ../hls_krnl_compute_check_to_value_msg.cpp:21) [86]  (0.781 ns)
	'icmp' operation 1 bit ('icmp_ln21', ../hls_krnl_compute_check_to_value_msg.cpp:21) [87]  (0.781 ns)
	'and' operation 1 bit ('or_cond18', ../hls_krnl_compute_check_to_value_msg.cpp:21) [88]  (0.287 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 14>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 15>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 16>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 17>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 18>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 19>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 20>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 21>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 26>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 27>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 28>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 29>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 30>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 31>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 33>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 34>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 35>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 40>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 41>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 42>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 43>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 44>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 45>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 46>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 47>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 48>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 49>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 50>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 51>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 52>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 53>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 54>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 55>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 56>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 57>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 58>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 59>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 60>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 61>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 62>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 63>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 64>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 65>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 66>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 67>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 68>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 69>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 70>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 71>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 72>: 7.300ns
The critical path consists of the following:
	bus request operation ('data_req', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [39]  (7.300 ns)

 <State 73>: 7.300ns
The critical path consists of the following:
	bus read operation ('data', ../hls_krnl_compute_check_to_value_msg.cpp:23) on port 'gmem1' (../hls_krnl_compute_check_to_value_msg.cpp:23) [40]  (7.300 ns)

 <State 74>: 2.782ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_6', ../hls_krnl_compute_check_to_value_msg.cpp:26) [60]  (2.782 ns)

 <State 75>: 2.782ns
The critical path consists of the following:
	'load' operation 32 bit ('min1') on local variable 'min1', ../hls_krnl_compute_check_to_value_msg.cpp:16 [24]  (0.000 ns)
	'fcmp' operation 1 bit ('tmp_4', ../hls_krnl_compute_check_to_value_msg.cpp:26) [58]  (2.782 ns)

 <State 76>: 4.394ns
The critical path consists of the following:
	'fcmp' operation 1 bit ('tmp_4', ../hls_krnl_compute_check_to_value_msg.cpp:26) [58]  (2.782 ns)
	'and' operation 1 bit ('and_ln26_2', ../hls_krnl_compute_check_to_value_msg.cpp:26) [59]  (0.000 ns)
	'and' operation 1 bit ('and_ln26', ../hls_krnl_compute_check_to_value_msg.cpp:26) [63]  (0.287 ns)
	'select' operation 32 bit ('min2', ../hls_krnl_compute_check_to_value_msg.cpp:26) [75]  (0.449 ns)
	'select' operation 32 bit ('min2', ../hls_krnl_compute_check_to_value_msg.cpp:25) [79]  (0.449 ns)
	'store' operation 0 bit ('store_ln16', ../hls_krnl_compute_check_to_value_msg.cpp:16) of variable 'min2', ../hls_krnl_compute_check_to_value_msg.cpp:25 on local variable 'min2', ../hls_krnl_compute_check_to_value_msg.cpp:16 [93]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
