set ::env(PROJECT_NAME) cxd9731
set ::env(DESIGN_TOP) Top
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/Communication_Controller/cxd9731
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/Communication_Controller/cxd9731/Top.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) controller

