#
# Copyright 2018 ISP RAS (http://www.ispras.ru)
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#   http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.
#

require_relative '../riscv_base'

#
# Description:
#
# This test checks LD and SD instructions for different data alignment.
# The test makes sure that the loaded value always equals the stored one.
#
class InstructionLdSdTemplate < RiscVBaseTemplate

  def TEST_DATA
    data {
      org 0x00010000
      label :data
      dword 0x0, 0x0, 0x0, 0x0,
            0x0, 0x0, 0x0, 0x0,
            0x0, 0x0, 0x0, 0x0,
            0x0, 0x0, 0x0, 0x0
      label :end
      space 1
    }
  end

  def run
    la s0, :data # Address
    prepare t0, 0xDEADBEEFBAADF00D # Value being loaded/stored

    Or s1, zero, zero # Loop counter
    Ori s2, s2, 8 # Loop limit

    label :start

    trace "s0 = 0x%x", XREG(8)
    sd t0, s0, 0x0
    trace "t0 = 0x%x", XREG(5)
    ld t1, s0, 0x0
    trace "t1 = 0x%x", XREG(6)

    bne t0, t1, :report_error

    addi s0, s0, 8
    addi s1, s1, 1
    add  s0, s0, s1

    bne s1, s2, :start
    j :finish

    label :report_error
    trace "Error: t0(0x%x) != t1(0x%x)", XREG(5), XREG(6)
    nop

    label :finish
    nop
  end

end
