

================================================================
== Vitis HLS Report for 'seg_7_driver'
================================================================
* Date:           Sun Jan 15 13:36:56 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        seg_7_driver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  6.088 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  40.000 ns|  40.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     97|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|       8|      2|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|       9|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      17|     99|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +----------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |seg_7_code_V_U  |seg_7_code_V_ROM_AUTO_1R  |        0|  8|   2|    0|    10|    8|     1|           80|
    +----------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                          |        0|  8|   2|    0|    10|    8|     1|           80|
    +----------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |and_ln11_1_fu_143_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln11_2_fu_149_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln11_3_fu_155_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln11_4_fu_202_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln11_5_fu_208_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln11_fu_131_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln34_1_fu_119_p2    |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln34_2_fu_125_p2    |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln34_fu_113_p2      |      icmp|   0|  0|   8|           2|           2|
    |or_ln11_1_fu_305_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln11_2_fu_190_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln11_3_fu_196_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln11_4_fu_222_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln11_5_fu_232_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln11_6_fu_254_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln11_fu_301_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln34_fu_281_p2        |        or|   0|  0|   2|           1|           1|
    |next_state_fu_260_p3     |    select|   0|  0|   2|           1|           2|
    |seg_7_data               |    select|   0|  0|   8|           1|           8|
    |seg_7_enable             |    select|   0|  0|   4|           1|           4|
    |select_ln11_1_fu_169_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln11_2_fu_177_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln11_4_fu_214_p3  |    select|   0|  0|   3|           1|           2|
    |select_ln11_5_fu_238_p3  |    select|   0|  0|   3|           1|           2|
    |select_ln11_6_fu_246_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln11_fu_161_p3    |    select|   0|  0|   4|           1|           4|
    |select_ln34_1_fu_285_p3  |    select|   0|  0|   4|           1|           3|
    |select_ln34_fu_274_p3    |    select|   0|  0|   3|           1|           3|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    |xor_ln11_fu_137_p2       |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  97|          33|          60|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |and_ln11_1_reg_341       |  1|   0|    1|          0|
    |and_ln11_reg_336         |  1|   0|    1|          0|
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |icmp_ln34_1_reg_324      |  1|   0|    1|          0|
    |icmp_ln34_2_reg_329      |  1|   0|    1|          0|
    |icmp_ln34_reg_319        |  1|   0|    1|          0|
    |state                    |  2|   0|    2|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  9|   0|    9|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+--------------+----------------+--------------+
|    RTL Ports   | Dir | Bits|   Protocol   |  Source Object |    C Type    |
+----------------+-----+-----+--------------+----------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_none|    seg_7_driver|  return value|
|ap_rst          |   in|    1|  ap_ctrl_none|    seg_7_driver|  return value|
|refresh_signal  |   in|    1|       ap_none|  refresh_signal|        scalar|
|digit1          |   in|    4|       ap_none|          digit1|        scalar|
|digit2          |   in|    4|       ap_none|          digit2|        scalar|
|seg_7_data      |  out|    8|       ap_none|      seg_7_data|       pointer|
|seg_7_enable    |  out|    4|       ap_none|    seg_7_enable|       pointer|
+----------------+-----+-----+--------------+----------------+--------------+

