###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx10.ecn.purdue.edu)
#  Generated on:      Wed Mar  9 17:46:03 2016
#  Command:           optDesign -postRoute -incr
###############################################################
Path 1: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.866
- Setup                         5.012
+ Phase Shift                 100.000
= Required Time                95.854
- Arrival Time                  3.943
= Slack Time                   91.912
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.028 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   93.158 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   93.366 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   94.039 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   94.819 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258                 | S v -> Y ^     | MUX2X1   | 1.059 | 0.878 |   3.786 |   95.697 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U203                 | B ^ -> Y v     | MUX2X1   | 0.390 | 0.157 |   3.942 |   95.854 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1]   | D v            | DFFPOSX1 | 0.390 | 0.000 |   3.943 |   95.854 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.812 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -91.675 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -91.374 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.307 |   0.845 |  -91.067 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][1] | CLK ^          | DFFPOSX1 | 0.313 | 0.022 |   0.866 |  -91.045 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.861
- Setup                         4.965
+ Phase Shift                 100.000
= Required Time                95.896
- Arrival Time                  3.976
= Slack Time                   91.920
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.036 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   93.166 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   93.374 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   94.047 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   94.827 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | S v -> Y ^     | MUX2X1   | 1.040 | 0.919 |   3.827 |   95.746 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U138                 | B ^ -> Y v     | MUX2X1   | 0.384 | 0.149 |   3.976 |   95.895 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0]   | D v            | DFFPOSX1 | 0.384 | 0.000 |   3.976 |   95.896 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.819 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -91.683 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -91.382 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.297 | 0.304 |   0.842 |  -91.078 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][0] | CLK ^          | DFFPOSX1 | 0.306 | 0.019 |   0.861 |  -91.059 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.865
- Setup                         4.845
+ Phase Shift                 100.000
= Required Time                96.020
- Arrival Time                  3.934
= Slack Time                   92.086
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.202 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   93.332 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   93.541 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   94.214 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   94.993 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258                 | S v -> Y ^     | MUX2X1   | 1.059 | 0.878 |   3.786 |   95.872 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U238                 | B ^ -> Y v     | MUX2X1   | 0.383 | 0.148 |   3.934 |   96.020 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1]   | D v            | DFFPOSX1 | 0.383 | 0.000 |   3.934 |   96.020 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -91.986 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -91.849 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -91.548 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.307 |   0.845 |  -91.241 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][1] | CLK ^          | DFFPOSX1 | 0.313 | 0.021 |   0.865 |  -91.221 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.868
- Setup                         4.830
+ Phase Shift                 100.000
= Required Time                96.038
- Arrival Time                  3.938
= Slack Time                   92.100
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.216 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   93.346 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   93.555 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   94.228 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   95.008 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258                 | S v -> Y ^     | MUX2X1   | 1.059 | 0.878 |   3.786 |   95.886 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U256                 | B ^ -> Y v     | MUX2X1   | 0.382 | 0.152 |   3.937 |   96.038 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1]   | D v            | DFFPOSX1 | 0.382 | 0.000 |   3.938 |   96.038 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.000 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -91.863 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -91.563 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.307 |   0.845 |  -91.256 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][1] | CLK ^          | DFFPOSX1 | 0.313 | 0.024 |   0.868 |  -91.232 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.863
- Setup                         4.780
+ Phase Shift                 100.000
= Required Time                96.084
- Arrival Time                  3.970
= Slack Time                   92.114
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.230 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   93.360 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   93.568 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   94.241 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   95.021 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | S v -> Y ^     | MUX2X1   | 1.040 | 0.919 |   3.827 |   95.940 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U154                 | B ^ -> Y v     | MUX2X1   | 0.375 | 0.143 |   3.970 |   96.084 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0]   | D v            | DFFPOSX1 | 0.375 | 0.000 |   3.970 |   96.084 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.013 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -91.877 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -91.576 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.297 | 0.304 |   0.842 |  -91.272 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][0] | CLK ^          | DFFPOSX1 | 0.306 | 0.022 |   0.863 |  -91.250 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.862
- Setup                         4.767
+ Phase Shift                 100.000
= Required Time                96.095
- Arrival Time                  3.964
= Slack Time                   92.131
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.247 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   93.377 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   93.586 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   94.259 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   95.039 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | S v -> Y ^     | MUX2X1   | 1.040 | 0.919 |   3.827 |   95.958 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U171                 | B ^ -> Y v     | MUX2X1   | 0.375 | 0.137 |   3.963 |   96.094 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0]   | D v            | DFFPOSX1 | 0.375 | 0.000 |   3.964 |   96.095 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.031 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -91.894 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -91.593 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.297 | 0.304 |   0.842 |  -91.289 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][0] | CLK ^          | DFFPOSX1 | 0.306 | 0.020 |   0.862 |  -91.270 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.873
- Setup                         4.787
+ Phase Shift                 100.000
= Required Time                96.086
- Arrival Time                  3.935
= Slack Time                   92.151
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.267 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   93.397 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   93.605 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   94.278 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   95.058 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258                 | S v -> Y ^     | MUX2X1   | 1.059 | 0.878 |   3.786 |   95.937 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U152                 | B ^ -> Y v     | MUX2X1   | 0.381 | 0.149 |   3.935 |   96.086 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1]   | D v            | DFFPOSX1 | 0.381 | 0.000 |   3.935 |   96.086 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.051 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -91.914 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -91.613 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.307 |   0.845 |  -91.306 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][1] | CLK ^          | DFFPOSX1 | 0.314 | 0.028 |   0.873 |  -91.278 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.863
- Setup                         4.741
+ Phase Shift                 100.000
= Required Time                96.122
- Arrival Time                  3.968
= Slack Time                   92.153
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.270 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   93.399 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   93.608 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   94.281 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   95.061 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | S v -> Y ^     | MUX2X1   | 1.040 | 0.919 |   3.827 |   95.980 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U222                 | B ^ -> Y v     | MUX2X1   | 0.374 | 0.141 |   3.968 |   96.122 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0]   | D v            | DFFPOSX1 | 0.374 | 0.000 |   3.968 |   96.122 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.053 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -91.917 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -91.616 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.297 | 0.304 |   0.842 |  -91.312 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][0] | CLK ^          | DFFPOSX1 | 0.306 | 0.022 |   0.863 |  -91.290 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.860
- Setup                         4.728
+ Phase Shift                 100.000
= Required Time                96.132
- Arrival Time                  3.967
= Slack Time                   92.165
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.281 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   93.411 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   93.620 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   94.293 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   95.072 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | S v -> Y ^     | MUX2X1   | 1.040 | 0.919 |   3.827 |   95.992 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U240                 | B ^ -> Y v     | MUX2X1   | 0.373 | 0.141 |   3.967 |   96.132 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0]   | D v            | DFFPOSX1 | 0.373 | 0.000 |   3.967 |   96.132 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.065 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -91.928 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -91.627 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.297 | 0.304 |   0.842 |  -91.323 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][0] | CLK ^          | DFFPOSX1 | 0.306 | 0.019 |   0.860 |  -91.305 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.863
- Setup                         4.719
+ Phase Shift                 100.000
= Required Time                96.144
- Arrival Time                  3.927
= Slack Time                   92.217
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.333 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   93.463 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   93.671 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   94.344 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   95.124 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258                 | S v -> Y ^     | MUX2X1   | 1.059 | 0.878 |   3.786 |   96.002 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U136                 | B ^ -> Y v     | MUX2X1   | 0.377 | 0.141 |   3.927 |   96.144 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1]   | D v            | DFFPOSX1 | 0.377 | 0.000 |   3.927 |   96.144 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.117 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -91.980 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -91.679 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.307 |   0.845 |  -91.372 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][1] | CLK ^          | DFFPOSX1 | 0.313 | 0.018 |   0.863 |  -91.354 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.858
- Setup                         4.708
+ Phase Shift                 100.000
= Required Time                96.150
- Arrival Time                  3.926
= Slack Time                   92.223
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.339 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   93.469 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   93.678 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   94.351 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   95.131 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258                 | S v -> Y ^     | MUX2X1   | 1.059 | 0.878 |   3.786 |   96.009 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U169                 | B ^ -> Y v     | MUX2X1   | 0.381 | 0.140 |   3.926 |   96.149 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1]   | D v            | DFFPOSX1 | 0.381 | 0.000 |   3.926 |   96.150 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.123 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -91.986 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -91.686 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.311 | 0.311 |   0.849 |  -91.374 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][1] | CLK ^          | DFFPOSX1 | 0.319 | 0.009 |   0.857 |  -91.366 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.858
- Setup                         4.660
+ Phase Shift                 100.000
= Required Time                96.198
- Arrival Time                  3.969
= Slack Time                   92.228
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.345 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   93.474 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   93.683 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   94.356 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   95.136 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | S v -> Y ^     | MUX2X1   | 1.040 | 0.919 |   3.827 |   96.055 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U205                 | B ^ -> Y v     | MUX2X1   | 0.379 | 0.142 |   3.969 |   96.197 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0]   | D v            | DFFPOSX1 | 0.379 | 0.000 |   3.969 |   96.198 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.128 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -91.992 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -91.691 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.311 | 0.311 |   0.849 |  -91.380 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][0] | CLK ^          | DFFPOSX1 | 0.319 | 0.009 |   0.858 |  -91.370 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.876
- Setup                         4.698
+ Phase Shift                 100.000
= Required Time                96.178
- Arrival Time                  3.943
= Slack Time                   92.235
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.351 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   93.480 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   93.689 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   94.362 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   95.142 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258                 | S v -> Y ^     | MUX2X1   | 1.059 | 0.878 |   3.786 |   96.020 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U220                 | B ^ -> Y v     | MUX2X1   | 0.386 | 0.157 |   3.943 |   96.177 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1]   | D v            | DFFPOSX1 | 0.386 | 0.000 |   3.943 |   96.178 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.135 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -91.998 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -91.697 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.311 | 0.311 |   0.849 |  -91.386 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][1] | CLK ^          | DFFPOSX1 | 0.327 | 0.027 |   0.876 |  -91.359 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][1] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.876
- Setup                         4.537
+ Phase Shift                 100.000
= Required Time                96.339
- Arrival Time                  3.932
= Slack Time                   92.406
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.523 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   93.652 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   93.861 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   94.534 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   95.314 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U258                 | S v -> Y ^     | MUX2X1   | 1.059 | 0.878 |   3.786 |   96.192 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U186                 | B ^ -> Y v     | MUX2X1   | 0.378 | 0.146 |   3.932 |   96.338 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1]   | D v            | DFFPOSX1 | 0.378 | 0.000 |   3.932 |   96.339 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.306 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -92.170 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -91.869 | 
     | nclk__L2_I3                                      | A v -> Y ^     | INVX8    | 0.311 | 0.311 |   0.849 |  -91.558 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][1] | CLK ^          | DFFPOSX1 | 0.327 | 0.027 |   0.876 |  -91.530 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.868
- Setup                         4.456
+ Phase Shift                 100.000
= Required Time                96.412
- Arrival Time                  3.976
= Slack Time                   92.435
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.552 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   93.682 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   93.890 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   94.563 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   95.343 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | S v -> Y ^     | MUX2X1   | 1.040 | 0.919 |   3.827 |   96.262 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U188                 | B ^ -> Y v     | MUX2X1   | 0.382 | 0.149 |   3.976 |   96.411 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0]   | D v            | DFFPOSX1 | 0.382 | 0.000 |   3.976 |   96.412 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.335 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -92.199 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -91.898 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.324 | 0.315 |   0.852 |  -91.583 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][0] | CLK ^          | DFFPOSX1 | 0.337 | 0.016 |   0.868 |  -91.567 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.852
- Setup                         4.443
+ Phase Shift                 100.000
= Required Time                96.409
- Arrival Time                  3.944
= Slack Time                   92.465
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.582 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   93.711 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   93.920 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   94.593 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   95.373 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y ^     | MUX2X1   | 0.994 | 0.890 |   3.797 |   96.263 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U236                 | B ^ -> Y v     | MUX2X1   | 0.362 | 0.146 |   3.944 |   96.409 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2]   | D v            | DFFPOSX1 | 0.362 | 0.000 |   3.944 |   96.409 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.365 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -92.229 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -91.928 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.307 |   0.845 |  -91.621 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][2] | CLK ^          | DFFPOSX1 | 0.308 | 0.008 |   0.852 |  -91.613 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.852
- Setup                         4.401
+ Phase Shift                 100.000
= Required Time                96.451
- Arrival Time                  3.918
= Slack Time                   92.533
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.650 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   93.779 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   93.988 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   94.661 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   95.441 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268                 | S v -> Y ^     | MUX2X1   | 0.970 | 0.866 |   3.774 |   96.307 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U245                 | B ^ -> Y v     | MUX2X1   | 0.360 | 0.144 |   3.918 |   96.451 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6]   | D v            | DFFPOSX1 | 0.360 | 0.000 |   3.918 |   96.451 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.433 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -92.296 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -91.996 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.307 |   0.845 |  -91.689 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][6] | CLK ^          | DFFPOSX1 | 0.308 | 0.008 |   0.853 |  -91.681 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.852
- Setup                         4.377
+ Phase Shift                 100.000
= Required Time                96.476
- Arrival Time                  3.939
= Slack Time                   92.537
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.653 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   93.783 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   93.992 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   94.665 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   95.444 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y ^     | MUX2X1   | 0.994 | 0.890 |   3.797 |   96.334 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U201                 | B ^ -> Y v     | MUX2X1   | 0.359 | 0.141 |   3.938 |   96.475 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2]   | D v            | DFFPOSX1 | 0.359 | 0.000 |   3.939 |   96.476 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.437 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -92.300 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -91.999 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.307 |   0.845 |  -91.692 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][2] | CLK ^          | DFFPOSX1 | 0.308 | 0.008 |   0.853 |  -91.685 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.866
- Setup                         4.356
+ Phase Shift                 100.000
= Required Time                96.510
- Arrival Time                  3.943
= Slack Time                   92.567
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.683 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   93.813 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   94.022 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   94.695 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   95.474 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y ^     | MUX2X1   | 0.994 | 0.890 |   3.797 |   96.364 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U134                 | B ^ -> Y v     | MUX2X1   | 0.361 | 0.145 |   3.943 |   96.510 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2]   | D v            | DFFPOSX1 | 0.361 | 0.000 |   3.943 |   96.510 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.467 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -92.330 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -92.029 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.307 |   0.845 |  -91.722 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][2] | CLK ^          | DFFPOSX1 | 0.313 | 0.022 |   0.866 |  -91.701 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.873
- Setup                         4.367
+ Phase Shift                 100.000
= Required Time                96.506
- Arrival Time                  3.936
= Slack Time                   92.570
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.686 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   93.816 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   94.025 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   94.698 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   95.478 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y ^     | MUX2X1   | 0.994 | 0.890 |   3.797 |   96.367 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U184                 | B ^ -> Y v     | MUX2X1   | 0.361 | 0.138 |   3.936 |   96.506 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2]   | D v            | DFFPOSX1 | 0.361 | 0.000 |   3.936 |   96.506 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.470 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -92.333 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -92.033 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.307 |   0.845 |  -91.726 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][2] | CLK ^          | DFFPOSX1 | 0.313 | 0.029 |   0.873 |  -91.697 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][0] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.869
- Setup                         4.310
+ Phase Shift                 100.000
= Required Time                96.559
- Arrival Time                  3.969
= Slack Time                   92.590
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.706 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   93.836 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   94.045 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   94.718 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   95.497 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U262                 | S v -> Y ^     | MUX2X1   | 1.040 | 0.919 |   3.827 |   96.417 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U259                 | B ^ -> Y v     | MUX2X1   | 0.375 | 0.142 |   3.969 |   96.559 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0]   | D v            | DFFPOSX1 | 0.375 | 0.000 |   3.969 |   96.559 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.490 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -92.353 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -92.052 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.324 | 0.315 |   0.852 |  -91.738 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][0] | CLK ^          | DFFPOSX1 | 0.338 | 0.016 |   0.869 |  -91.721 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.873
- Setup                         4.307
+ Phase Shift                 100.000
= Required Time                96.566
- Arrival Time                  3.928
= Slack Time                   92.638
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.754 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   93.884 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   94.093 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   94.766 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   95.545 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y ^     | MUX2X1   | 0.994 | 0.890 |   3.797 |   96.435 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U218                 | B ^ -> Y v     | MUX2X1   | 0.359 | 0.131 |   3.928 |   96.566 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2]   | D v            | DFFPOSX1 | 0.359 | 0.000 |   3.928 |   96.566 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.538 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -92.401 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -92.100 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.307 |   0.845 |  -91.793 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][2] | CLK ^          | DFFPOSX1 | 0.314 | 0.028 |   0.873 |  -91.765 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.874
- Setup                         4.097
+ Phase Shift                 100.000
= Required Time                96.777
- Arrival Time                  3.901
= Slack Time                   92.876
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   93.992 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   94.122 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   94.330 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   95.003 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   95.783 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265                 | S v -> Y ^     | MUX2X1   | 0.931 | 0.846 |   3.754 |   96.629 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U174                 | B ^ -> Y v     | MUX2X1   | 0.349 | 0.147 |   3.901 |   96.777 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7]   | D v            | DFFPOSX1 | 0.349 | 0.000 |   3.901 |   96.777 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.776 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -92.639 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -92.338 | 
     | nclk__L2_I2                                      | A v -> Y ^     | INVX8    | 0.302 | 0.307 |   0.845 |  -92.031 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][7] | CLK ^          | DFFPOSX1 | 0.313 | 0.029 |   0.874 |  -92.002 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.883
- Setup                         4.043
+ Phase Shift                 100.000
= Required Time                96.840
- Arrival Time                  3.954
= Slack Time                   92.887
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   94.003 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   94.133 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   94.341 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   95.014 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   95.794 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y ^     | MUX2X1   | 0.994 | 0.890 |   3.797 |   96.684 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U167                 | B ^ -> Y v     | MUX2X1   | 0.369 | 0.156 |   3.953 |   96.840 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2]   | D v            | DFFPOSX1 | 0.369 | 0.000 |   3.954 |   96.840 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.787 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -92.650 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -92.349 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.329 | 0.316 |   0.854 |  -92.033 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][2] | CLK ^          | DFFPOSX1 | 0.347 | 0.030 |   0.883 |  -92.003 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.885
- Setup                         4.031
+ Phase Shift                 100.000
= Required Time                96.855
- Arrival Time                  3.948
= Slack Time                   92.907
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   94.023 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   94.153 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   94.361 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   95.034 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   95.814 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y ^     | MUX2X1   | 0.994 | 0.890 |   3.797 |   96.704 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U253                 | B ^ -> Y v     | MUX2X1   | 0.368 | 0.151 |   3.948 |   96.854 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2]   | D v            | DFFPOSX1 | 0.368 | 0.000 |   3.948 |   96.855 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.807 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -92.670 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -92.369 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.329 | 0.316 |   0.854 |  -92.053 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][2] | CLK ^          | DFFPOSX1 | 0.348 | 0.032 |   0.885 |  -92.021 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.881
- Setup                         4.004
+ Phase Shift                 100.000
= Required Time                96.877
- Arrival Time                  3.918
= Slack Time                   92.960
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   94.076 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   94.206 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   94.414 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   95.087 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   95.867 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268                 | S v -> Y ^     | MUX2X1   | 0.970 | 0.866 |   3.773 |   96.733 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U266                 | B ^ -> Y v     | MUX2X1   | 0.363 | 0.144 |   3.917 |   96.877 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6]   | D v            | DFFPOSX1 | 0.363 | 0.000 |   3.918 |   96.877 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.860 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -92.723 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -92.422 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.324 | 0.315 |   0.852 |  -92.107 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][6] | CLK ^          | DFFPOSX1 | 0.342 | 0.029 |   0.881 |  -92.079 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.870
- Setup                         3.960
+ Phase Shift                 100.000
= Required Time                96.910
- Arrival Time                  3.912
= Slack Time                   92.998
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   94.114 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   94.244 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   94.453 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   95.126 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   95.905 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268                 | S v -> Y ^     | MUX2X1   | 0.970 | 0.866 |   3.773 |   96.771 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U176                 | B ^ -> Y v     | MUX2X1   | 0.358 | 0.139 |   3.912 |   96.910 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6]   | D v            | DFFPOSX1 | 0.358 | 0.000 |   3.912 |   96.910 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.898 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -92.761 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -92.460 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.324 | 0.315 |   0.852 |  -92.146 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][6] | CLK ^          | DFFPOSX1 | 0.338 | 0.018 |   0.870 |  -92.128 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.875
- Setup                         3.938
+ Phase Shift                 100.000
= Required Time                96.937
- Arrival Time                  3.915
= Slack Time                   93.022
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   94.138 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   94.268 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   94.476 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   95.149 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   95.929 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268                 | S v -> Y ^     | MUX2X1   | 0.970 | 0.866 |   3.773 |   96.795 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U142                 | B ^ -> Y v     | MUX2X1   | 0.358 | 0.141 |   3.915 |   96.937 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6]   | D v            | DFFPOSX1 | 0.358 | 0.000 |   3.915 |   96.937 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.922 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -92.785 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -92.484 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.324 | 0.315 |   0.852 |  -92.169 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][6] | CLK ^          | DFFPOSX1 | 0.340 | 0.022 |   0.875 |  -92.147 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.853
- Setup                         3.931
+ Phase Shift                 100.000
= Required Time                96.922
- Arrival Time                  3.882
= Slack Time                   93.039
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   94.155 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   94.285 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   94.494 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   95.167 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   95.947 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271                 | S v -> Y ^     | MUX2X1   | 0.944 | 0.843 |   3.751 |   96.790 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U247                 | B ^ -> Y v     | MUX2X1   | 0.347 | 0.131 |   3.882 |   96.921 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5]   | D v            | DFFPOSX1 | 0.347 | 0.000 |   3.882 |   96.922 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.939 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -92.802 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -92.502 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.313 | 0.304 |   0.842 |  -92.197 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][5] | CLK ^          | DFFPOSX1 | 0.323 | 0.011 |   0.853 |  -92.186 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][2] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.885
- Setup                         3.901
+ Phase Shift                 100.000
= Required Time                96.984
- Arrival Time                  3.935
= Slack Time                   93.049
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   94.165 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   94.295 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   94.504 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   95.177 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   95.957 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U255                 | S v -> Y ^     | MUX2X1   | 0.994 | 0.890 |   3.797 |   96.846 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U150                 | B ^ -> Y v     | MUX2X1   | 0.361 | 0.137 |   3.934 |   96.984 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2]   | D v            | DFFPOSX1 | 0.361 | 0.000 |   3.935 |   96.984 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.949 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -92.812 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -92.511 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.329 | 0.316 |   0.854 |  -92.196 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][2] | CLK ^          | DFFPOSX1 | 0.348 | 0.031 |   0.885 |  -92.164 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.881
- Setup                         3.877
+ Phase Shift                 100.000
= Required Time                97.004
- Arrival Time                  3.910
= Slack Time                   93.094
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   94.211 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   94.340 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   94.549 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   95.222 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   96.002 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268                 | S v -> Y ^     | MUX2X1   | 0.970 | 0.866 |   3.773 |   96.868 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U210                 | B ^ -> Y v     | MUX2X1   | 0.356 | 0.136 |   3.910 |   97.004 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6]   | D v            | DFFPOSX1 | 0.356 | 0.000 |   3.910 |   97.004 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -92.994 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -92.858 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -92.557 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.324 | 0.315 |   0.852 |  -92.242 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][6] | CLK ^          | DFFPOSX1 | 0.342 | 0.028 |   0.881 |  -92.214 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.884
- Setup                         3.824
+ Phase Shift                 100.000
= Required Time                97.060
- Arrival Time                  3.906
= Slack Time                   93.154
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   94.270 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   94.400 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   94.609 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   95.282 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   96.062 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268                 | S v -> Y ^     | MUX2X1   | 0.970 | 0.866 |   3.773 |   96.928 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U228                 | B ^ -> Y v     | MUX2X1   | 0.354 | 0.132 |   3.906 |   97.060 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6]   | D v            | DFFPOSX1 | 0.354 | 0.000 |   3.906 |   97.060 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.054 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -92.917 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -92.616 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.324 | 0.315 |   0.852 |  -92.302 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][6] | CLK ^          | DFFPOSX1 | 0.342 | 0.032 |   0.884 |  -92.270 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][7] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.885
- Setup                         3.814
+ Phase Shift                 100.000
= Required Time                97.071
- Arrival Time                  3.912
= Slack Time                   93.159
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   94.275 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   94.405 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   94.613 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   95.286 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   96.066 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U265                 | S v -> Y ^     | MUX2X1   | 0.931 | 0.846 |   3.754 |   96.913 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U140                 | B ^ -> Y v     | MUX2X1   | 0.357 | 0.158 |   3.912 |   97.070 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7]   | D v            | DFFPOSX1 | 0.357 | 0.000 |   3.912 |   97.071 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.059 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -92.922 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -92.621 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.329 | 0.316 |   0.854 |  -92.305 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][7] | CLK ^          | DFFPOSX1 | 0.348 | 0.031 |   0.885 |  -92.274 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.864
- Setup                         4.561
+ Phase Shift                 100.000
= Required Time                96.303
- Arrival Time                  3.136
= Slack Time                   93.167
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.283 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   94.413 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   94.621 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   95.294 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | S v -> Y ^     | MUX2X1   | 0.966 | 0.855 |   2.982 |   96.149 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U182               | B ^ -> Y v     | MUX2X1   | 0.366 | 0.154 |   3.136 |   96.303 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | D v            | DFFPOSX1 | 0.366 | 0.000 |   3.136 |   96.303 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.067 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -92.930 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -92.629 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.297 | 0.304 |   0.842 |  -92.325 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][3] | CLK ^          | DFFPOSX1 | 0.306 | 0.023 |   0.865 |  -92.302 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.877
- Setup                         3.811
+ Phase Shift                 100.000
= Required Time                97.066
- Arrival Time                  3.880
= Slack Time                   93.186
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   94.302 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   94.432 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   94.641 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   95.314 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   96.093 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271                 | S v -> Y ^     | MUX2X1   | 0.944 | 0.843 |   3.751 |   96.937 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U269                 | B ^ -> Y v     | MUX2X1   | 0.346 | 0.129 |   3.880 |   97.066 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5]   | D v            | DFFPOSX1 | 0.346 | 0.000 |   3.880 |   97.066 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.086 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -92.949 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -92.648 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.313 | 0.304 |   0.842 |  -92.344 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][5] | CLK ^          | DFFPOSX1 | 0.331 | 0.036 |   0.877 |  -92.308 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.884
- Setup                         3.782
+ Phase Shift                 100.000
= Required Time                97.102
- Arrival Time                  3.909
= Slack Time                   93.193
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   94.309 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   94.439 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   94.648 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   95.321 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   96.101 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268                 | S v -> Y ^     | MUX2X1   | 0.970 | 0.866 |   3.774 |   96.967 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U159                 | B ^ -> Y v     | MUX2X1   | 0.355 | 0.135 |   3.909 |   97.102 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6]   | D v            | DFFPOSX1 | 0.355 | 0.000 |   3.909 |   97.102 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.093 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -92.956 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -92.655 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.329 | 0.316 |   0.854 |  -92.340 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][6] | CLK ^          | DFFPOSX1 | 0.347 | 0.030 |   0.884 |  -92.309 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.877
- Setup                         3.766
+ Phase Shift                 100.000
= Required Time                97.112
- Arrival Time                  3.877
= Slack Time                   93.234
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   94.351 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   94.480 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   94.689 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   95.362 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   96.142 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271                 | S v -> Y ^     | MUX2X1   | 0.944 | 0.843 |   3.751 |   96.985 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U144                 | B ^ -> Y v     | MUX2X1   | 0.344 | 0.126 |   3.877 |   97.111 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5]   | D v            | DFFPOSX1 | 0.344 | 0.000 |   3.877 |   97.112 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.134 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -92.998 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -92.697 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.313 | 0.304 |   0.842 |  -92.393 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][5] | CLK ^          | DFFPOSX1 | 0.331 | 0.036 |   0.877 |  -92.357 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][6] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.884
- Setup                         3.728
+ Phase Shift                 100.000
= Required Time                97.156
- Arrival Time                  3.907
= Slack Time                   93.249
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   94.365 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   94.495 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   94.704 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   95.377 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   96.157 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U268                 | S v -> Y ^     | MUX2X1   | 0.970 | 0.866 |   3.774 |   97.023 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U193                 | B ^ -> Y v     | MUX2X1   | 0.352 | 0.133 |   3.906 |   97.156 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6]   | D v            | DFFPOSX1 | 0.352 | 0.000 |   3.907 |   97.156 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.149 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -93.012 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -92.711 | 
     | nclk__L2_I1                                      | A v -> Y ^     | INVX8    | 0.329 | 0.316 |   0.854 |  -92.396 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][6] | CLK ^          | DFFPOSX1 | 0.347 | 0.031 |   0.884 |  -92.365 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.875
- Setup                         3.755
+ Phase Shift                 100.000
= Required Time                97.120
- Arrival Time                  3.867
= Slack Time                   93.254
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   94.370 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   94.500 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   94.709 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   95.382 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   96.161 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y ^     | MUX2X1   | 0.924 | 0.820 |   3.728 |   96.982 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U214                 | B ^ -> Y v     | MUX2X1   | 0.343 | 0.138 |   3.866 |   97.120 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4]   | D v            | DFFPOSX1 | 0.343 | 0.000 |   3.867 |   97.120 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.154 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -93.017 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -92.716 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.313 | 0.304 |   0.842 |  -92.412 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][4] | CLK ^          | DFFPOSX1 | 0.331 | 0.033 |   0.875 |  -92.379 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.874
- Setup                         3.740
+ Phase Shift                 100.000
= Required Time                97.134
- Arrival Time                  3.864
= Slack Time                   93.270
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   94.386 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   94.516 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   94.724 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   95.397 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   96.177 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y ^     | MUX2X1   | 0.924 | 0.820 |   3.728 |   96.997 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U197                 | B ^ -> Y v     | MUX2X1   | 0.342 | 0.136 |   3.864 |   97.134 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4]   | D v            | DFFPOSX1 | 0.342 | 0.000 |   3.864 |   97.134 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.170 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -93.033 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -92.732 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.313 | 0.304 |   0.842 |  -92.428 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][4] | CLK ^          | DFFPOSX1 | 0.331 | 0.032 |   0.874 |  -92.396 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.877
- Setup                         3.735
+ Phase Shift                 100.000
= Required Time                97.142
- Arrival Time                  3.867
= Slack Time                   93.275
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   94.391 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   94.521 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   94.730 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   95.403 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   96.182 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y ^     | MUX2X1   | 0.924 | 0.820 |   3.728 |   97.003 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U180                 | B ^ -> Y v     | MUX2X1   | 0.342 | 0.138 |   3.866 |   97.141 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4]   | D v            | DFFPOSX1 | 0.342 | 0.000 |   3.867 |   97.142 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.175 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -93.038 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -92.737 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.313 | 0.304 |   0.842 |  -92.433 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][4] | CLK ^          | DFFPOSX1 | 0.331 | 0.035 |   0.877 |  -92.399 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[1][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.889
- Setup                         3.718
+ Phase Shift                 100.000
= Required Time                97.171
- Arrival Time                  3.885
= Slack Time                   93.285
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   94.402 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   94.531 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   94.740 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   95.413 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   96.193 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271                 | S v -> Y ^     | MUX2X1   | 0.944 | 0.843 |   3.751 |   97.036 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U178                 | B ^ -> Y v     | MUX2X1   | 0.349 | 0.135 |   3.885 |   97.171 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5]   | D v            | DFFPOSX1 | 0.349 | 0.000 |   3.885 |   97.171 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.185 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -93.049 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -92.748 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.324 | 0.315 |   0.852 |  -92.433 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[1][5] | CLK ^          | DFFPOSX1 | 0.342 | 0.037 |   0.889 |  -92.396 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[4][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.875
- Setup                         3.722
+ Phase Shift                 100.000
= Required Time                97.153
- Arrival Time                  3.860
= Slack Time                   93.293
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   94.409 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   94.539 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   94.747 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   95.420 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   96.200 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y ^     | MUX2X1   | 0.924 | 0.820 |   3.728 |   97.021 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U232                 | B ^ -> Y v     | MUX2X1   | 0.342 | 0.132 |   3.860 |   97.153 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4]   | D v            | DFFPOSX1 | 0.342 | 0.000 |   3.860 |   97.153 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.193 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -93.056 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -92.755 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.313 | 0.304 |   0.842 |  -92.451 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[4][4] | CLK ^          | DFFPOSX1 | 0.331 | 0.033 |   0.875 |  -92.418 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[0][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.875
- Setup                         3.722
+ Phase Shift                 100.000
= Required Time                97.153
- Arrival Time                  3.860
= Slack Time                   93.293
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   94.409 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   94.539 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   94.748 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   95.421 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   96.201 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y ^     | MUX2X1   | 0.924 | 0.820 |   3.728 |   97.021 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U163                 | B ^ -> Y v     | MUX2X1   | 0.342 | 0.132 |   3.860 |   97.153 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4]   | D v            | DFFPOSX1 | 0.342 | 0.000 |   3.860 |   97.153 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.193 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -93.056 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -92.756 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.313 | 0.304 |   0.842 |  -92.451 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[0][4] | CLK ^          | DFFPOSX1 | 0.331 | 0.033 |   0.875 |  -92.418 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][3] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.846
- Setup                         4.419
+ Phase Shift                 100.000
= Required Time                96.426
- Arrival Time                  3.122
= Slack Time                   93.304
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | write_enable v |          | 0.162 |       |   1.116 |   94.420 | 
     | U18                                              | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   94.550 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                    | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   94.759 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                    | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   95.432 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U279               | S v -> Y ^     | MUX2X1   | 0.966 | 0.855 |   2.982 |   96.286 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U199               | B ^ -> Y v     | MUX2X1   | 0.356 | 0.140 |   3.122 |   96.426 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | D v            | DFFPOSX1 | 0.356 | 0.000 |   3.122 |   96.426 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.204 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -93.067 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -92.767 | 
     | nclk__L2_I6                                      | A v -> Y ^     | INVX8    | 0.297 | 0.304 |   0.842 |  -92.462 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][3] | CLK ^          | DFFPOSX1 | 0.300 | 0.004 |   0.846 |  -92.459 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[3][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.889
- Setup                         3.699
+ Phase Shift                 100.000
= Required Time                97.190
- Arrival Time                  3.884
= Slack Time                   93.306
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   94.422 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   94.552 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   94.761 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   95.434 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   96.214 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271                 | S v -> Y ^     | MUX2X1   | 0.944 | 0.843 |   3.751 |   97.057 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U212                 | B ^ -> Y v     | MUX2X1   | 0.347 | 0.133 |   3.884 |   97.190 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5]   | D v            | DFFPOSX1 | 0.347 | 0.000 |   3.884 |   97.190 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.206 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -93.069 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -92.768 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.324 | 0.315 |   0.852 |  -92.454 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[3][5] | CLK ^          | DFFPOSX1 | 0.342 | 0.037 |   0.889 |  -92.417 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[6][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.873
- Setup                         3.702
+ Phase Shift                 100.000
= Required Time                97.171
- Arrival Time                  3.859
= Slack Time                   93.312
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   94.428 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   94.558 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   94.766 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   95.439 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   96.219 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y ^     | MUX2X1   | 0.924 | 0.820 |   3.728 |   97.039 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U272                 | B ^ -> Y v     | MUX2X1   | 0.340 | 0.131 |   3.859 |   97.171 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4]   | D v            | DFFPOSX1 | 0.340 | 0.000 |   3.859 |   97.171 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.212 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -93.075 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -92.774 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.313 | 0.304 |   0.842 |  -92.470 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[6][4] | CLK ^          | DFFPOSX1 | 0.331 | 0.031 |   0.873 |  -92.438 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[2][5] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.887
- Setup                         3.689
+ Phase Shift                 100.000
= Required Time                97.198
- Arrival Time                  3.882
= Slack Time                   93.316
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   94.432 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   94.562 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   94.771 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   95.444 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   96.223 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U271                 | S v -> Y ^     | MUX2X1   | 0.944 | 0.843 |   3.751 |   97.067 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U195                 | B ^ -> Y v     | MUX2X1   | 0.347 | 0.131 |   3.882 |   97.198 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5]   | D v            | DFFPOSX1 | 0.347 | 0.000 |   3.882 |   97.198 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.216 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -93.079 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -92.778 | 
     | nclk__L2_I0                                      | A v -> Y ^     | INVX8    | 0.324 | 0.315 |   0.852 |  -92.464 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[2][5] | CLK ^          | DFFPOSX1 | 0.342 | 0.034 |   0.887 |  -92.429 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[7][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.868
- Setup                         3.677
+ Phase Shift                 100.000
= Required Time                97.191
- Arrival Time                  3.861
= Slack Time                   93.330
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   94.447 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   94.576 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   94.785 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   95.458 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   96.238 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y ^     | MUX2X1   | 0.924 | 0.820 |   3.728 |   97.058 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U146                 | B ^ -> Y v     | MUX2X1   | 0.339 | 0.133 |   3.861 |   97.191 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4]   | D v            | DFFPOSX1 | 0.339 | 0.000 |   3.861 |   97.191 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.230 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -93.094 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -92.793 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.313 | 0.304 |   0.842 |  -92.489 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[7][4] | CLK ^          | DFFPOSX1 | 0.330 | 0.026 |   0.868 |  -92.463 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_
reg[5][4] /CLK 
Endpoint:   I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] /D (v) checked 
with  leading edge of 'clk'
Beginpoint: write_enable                                        (v) triggered 
by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.866
- Setup                         3.663
+ Phase Shift                 100.000
= Required Time                97.203
- Arrival Time                  3.860
= Slack Time                   93.342
     Clock Rise Edge                      0.000
     + Input Delay                        1.000
     + Drive Adjustment                   0.116
     = Beginpoint Arrival Time            1.116
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                    | write_enable v |          | 0.162 |       |   1.116 |   94.459 | 
     | U18                                                | YPAD v -> DI v | PADINC   | 0.031 | 0.130 |   1.246 |   94.588 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U17                      | A v -> Y ^     | INVX1    | 0.281 | 0.209 |   1.455 |   94.797 | 
     | I0/LD/T_FIFO/IP_FIFO/UWFC/U16                      | B ^ -> Y v     | NOR2X1   | 0.820 | 0.673 |   2.128 |   95.470 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC0_wenable_fifo | A v -> Y v     | BUFX2    | 0.709 | 0.780 |   2.907 |   96.250 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U274                 | S v -> Y ^     | MUX2X1   | 0.924 | 0.820 |   3.728 |   97.070 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U249                 | B ^ -> Y v     | MUX2X1   | 0.338 | 0.132 |   3.860 |   97.202 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4]   | D v            | DFFPOSX1 | 0.338 | 0.000 |   3.860 |   97.203 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |      Arc       |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                |          |       |       |  Time   |   Time   | 
     |--------------------------------------------------+----------------+----------+-------+-------+---------+----------| 
     |                                                  | clk ^          |          | 0.161 |       |   0.100 |  -93.243 | 
     | U7                                               | YPAD ^ -> DI ^ | PADINC   | 0.066 | 0.137 |   0.237 |  -93.106 | 
     | nclk__L1_I0                                      | A ^ -> Y v     | INVX8    | 0.390 | 0.301 |   0.538 |  -92.805 | 
     | nclk__L2_I4                                      | A v -> Y ^     | INVX8    | 0.313 | 0.304 |   0.842 |  -92.501 | 
     | I0/LD/T_FIFO/IP_FIFO/UFIFORAM/\fiforeg_reg[5][4] | CLK ^          | DFFPOSX1 | 0.329 | 0.024 |   0.866 |  -92.477 | 
     +-------------------------------------------------------------------------------------------------------------------+ 

