ERROR: [Synth 8-2576] procedural assignment to a non-register q is not permitted [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116.v:1242]
ERROR: [Synth 8-2576] procedural assignment to a non-register q is not permitted [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116.v:1243]
ERROR: [Synth 8-2576] procedural assignment to a non-register q is not permitted [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116.v:1244]
ERROR: [Synth 8-2576] procedural assignment to a non-register q is not permitted [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116.v:1362]
ERROR: [Synth 8-2576] procedural assignment to a non-register q is not permitted [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116.v:1363]
ERROR: [Synth 8-2576] procedural assignment to a non-register q is not permitted [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116.v:1364]
ERROR: [Synth 8-2576] procedural assignment to a non-register q is not permitted [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116.v:1489]
ERROR: [Synth 8-2576] procedural assignment to a non-register q is not permitted [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116.v:1490]
ERROR: [Synth 8-2576] procedural assignment to a non-register q is not permitted [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116.v:1491]
ERROR: [Synth 8-2576] procedural assignment to a non-register q is not permitted [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116.v:1492]
ERROR: [Synth 8-2576] procedural assignment to a non-register q is not permitted [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116.v:1493]
ERROR: [Synth 8-2576] procedural assignment to a non-register q is not permitted [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116.v:1494]
ERROR: [Synth 8-2576] procedural assignment to a non-register q is not permitted [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116.v:1495]
ERROR: [Synth 8-2576] procedural assignment to a non-register q is not permitted [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116.v:1496]
ERROR: [Synth 8-2576] procedural assignment to a non-register q is not permitted [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/tiny_darknet_like.small_submodules/td_fused_top_dataflow_in_loop_TOP_LOOP38116.v:1497]
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
