Analysis & Elaboration report for alu4
Fri Oct 08 17:22:39 2021
Quartus Prime Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages
  6. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Fri Oct 08 17:22:39 2021       ;
; Quartus Prime Version         ; 15.1.0 Build 185 10/21/2015 SJ Lite Edition ;
; Revision Name                 ; alu4                                        ;
; Top-level Entity Name         ; alu4                                        ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; alu4               ; alu4               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Processing started: Fri Oct 08 17:22:29 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off alu4 -c alu4 --analysis_and_elaboration
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file cla_flags4.v
    Info (12023): Found entity 1: cla_flags4 File: C:/altera_lite/15.1/VL/alu4/cla_flags4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cla4_ov.v
    Info (12023): Found entity 1: cla4_ov File: C:/altera_lite/15.1/VL/alu4/cla4_ov.v Line: 1
Info (12021): Found 16 design units, including 16 entities, in source file gates.v
    Info (12023): Found entity 1: _inv File: C:/altera_lite/15.1/VL/alu4/gates.v Line: 1
    Info (12023): Found entity 2: _nand2 File: C:/altera_lite/15.1/VL/alu4/gates.v Line: 8
    Info (12023): Found entity 3: _and2 File: C:/altera_lite/15.1/VL/alu4/gates.v Line: 15
    Info (12023): Found entity 4: _or2 File: C:/altera_lite/15.1/VL/alu4/gates.v Line: 22
    Info (12023): Found entity 5: _xor2 File: C:/altera_lite/15.1/VL/alu4/gates.v Line: 29
    Info (12023): Found entity 6: _and3 File: C:/altera_lite/15.1/VL/alu4/gates.v Line: 44
    Info (12023): Found entity 7: _and4 File: C:/altera_lite/15.1/VL/alu4/gates.v Line: 51
    Info (12023): Found entity 8: _and5 File: C:/altera_lite/15.1/VL/alu4/gates.v Line: 58
    Info (12023): Found entity 9: _or3 File: C:/altera_lite/15.1/VL/alu4/gates.v Line: 65
    Info (12023): Found entity 10: _or4 File: C:/altera_lite/15.1/VL/alu4/gates.v Line: 72
    Info (12023): Found entity 11: _or5 File: C:/altera_lite/15.1/VL/alu4/gates.v Line: 79
    Info (12023): Found entity 12: _inv_4bits File: C:/altera_lite/15.1/VL/alu4/gates.v Line: 86
    Info (12023): Found entity 13: _and2_4bits File: C:/altera_lite/15.1/VL/alu4/gates.v Line: 93
    Info (12023): Found entity 14: _or2_4bits File: C:/altera_lite/15.1/VL/alu4/gates.v Line: 100
    Info (12023): Found entity 15: _xor2_4bits File: C:/altera_lite/15.1/VL/alu4/gates.v Line: 107
    Info (12023): Found entity 16: _xnor2_4bits File: C:/altera_lite/15.1/VL/alu4/gates.v Line: 117
Info (12021): Found 1 design units, including 1 entities, in source file fa_v2.v
    Info (12023): Found entity 1: fa_v2 File: C:/altera_lite/15.1/VL/alu4/fa_v2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clb4.v
    Info (12023): Found entity 1: clb4 File: C:/altera_lite/15.1/VL/alu4/clb4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mx2.v
    Info (12023): Found entity 1: mx2 File: C:/altera_lite/15.1/VL/alu4/mx2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mx2_4bits.v
    Info (12023): Found entity 1: mx2_4bits File: C:/altera_lite/15.1/VL/alu4/mx2_4bits.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mx8.v
    Info (12023): Found entity 1: mx8 File: C:/altera_lite/15.1/VL/alu4/mx8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mx8_4bits.v
    Info (12023): Found entity 1: mx8_4bits File: C:/altera_lite/15.1/VL/alu4/mx8_4bits.v Line: 1
Warning (12019): Can't analyze file -- file cal_flags4.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file alu4.v
    Info (12023): Found entity 1: alu4 File: C:/altera_lite/15.1/VL/alu4/alu4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file tb_alu4.v
    Info (12023): Found entity 1: tb_alu4 File: C:/altera_lite/15.1/VL/alu4/tb_alu4.v Line: 3
Warning (10236): Verilog HDL Implicit Net warning at fa_v2.v(5): created implicit net for "w0" File: C:/altera_lite/15.1/VL/alu4/fa_v2.v Line: 5
Info (12127): Elaborating entity "alu4" for the top level hierarchy
Info (12128): Elaborating entity "_inv_4bits" for hierarchy "_inv_4bits:U0_inv_4bits" File: C:/altera_lite/15.1/VL/alu4/alu4.v Line: 10
Info (12128): Elaborating entity "_and2_4bits" for hierarchy "_and2_4bits:U2_and2_4bits" File: C:/altera_lite/15.1/VL/alu4/alu4.v Line: 12
Info (12128): Elaborating entity "_or2_4bits" for hierarchy "_or2_4bits:U3_or2_4bits" File: C:/altera_lite/15.1/VL/alu4/alu4.v Line: 13
Info (12128): Elaborating entity "_xor2_4bits" for hierarchy "_xor2_4bits:U4_xor2_4bits" File: C:/altera_lite/15.1/VL/alu4/alu4.v Line: 14
Info (12128): Elaborating entity "_xor2" for hierarchy "_xor2_4bits:U4_xor2_4bits|_xor2:U0_xor2" File: C:/altera_lite/15.1/VL/alu4/gates.v Line: 111
Info (12128): Elaborating entity "_inv" for hierarchy "_xor2_4bits:U4_xor2_4bits|_xor2:U0_xor2|_inv:invA" File: C:/altera_lite/15.1/VL/alu4/gates.v Line: 35
Info (12128): Elaborating entity "_and2" for hierarchy "_xor2_4bits:U4_xor2_4bits|_xor2:U0_xor2|_and2:and0" File: C:/altera_lite/15.1/VL/alu4/gates.v Line: 38
Info (12128): Elaborating entity "_or2" for hierarchy "_xor2_4bits:U4_xor2_4bits|_xor2:U0_xor2|_or2:or0" File: C:/altera_lite/15.1/VL/alu4/gates.v Line: 41
Info (12128): Elaborating entity "_xnor2_4bits" for hierarchy "_xnor2_4bits:U5_xnor2_4bits" File: C:/altera_lite/15.1/VL/alu4/alu4.v Line: 15
Info (12128): Elaborating entity "mx2_4bits" for hierarchy "mx2_4bits:U6_mx2_4bits" File: C:/altera_lite/15.1/VL/alu4/alu4.v Line: 16
Info (12128): Elaborating entity "mx2" for hierarchy "mx2_4bits:U6_mx2_4bits|mx2:U0_mx2" File: C:/altera_lite/15.1/VL/alu4/mx2_4bits.v Line: 6
Info (12128): Elaborating entity "_nand2" for hierarchy "mx2_4bits:U6_mx2_4bits|mx2:U0_mx2|_nand2:U1_nand2" File: C:/altera_lite/15.1/VL/alu4/mx2.v Line: 8
Info (12128): Elaborating entity "cla4_ov" for hierarchy "cla4_ov:U7_cla4_ov" File: C:/altera_lite/15.1/VL/alu4/alu4.v Line: 17
Info (12128): Elaborating entity "fa_v2" for hierarchy "cla4_ov:U7_cla4_ov|fa_v2:U0_fa" File: C:/altera_lite/15.1/VL/alu4/cla4_ov.v Line: 10
Info (12128): Elaborating entity "clb4" for hierarchy "cla4_ov:U7_cla4_ov|clb4:U4_clb4" File: C:/altera_lite/15.1/VL/alu4/cla4_ov.v Line: 14
Info (12128): Elaborating entity "_and3" for hierarchy "cla4_ov:U7_cla4_ov|clb4:U4_clb4|_and3:and3C2" File: C:/altera_lite/15.1/VL/alu4/clb4.v Line: 32
Info (12128): Elaborating entity "_or3" for hierarchy "cla4_ov:U7_cla4_ov|clb4:U4_clb4|_or3:or3C2" File: C:/altera_lite/15.1/VL/alu4/clb4.v Line: 33
Info (12128): Elaborating entity "_and4" for hierarchy "cla4_ov:U7_cla4_ov|clb4:U4_clb4|_and4:and4C3" File: C:/altera_lite/15.1/VL/alu4/clb4.v Line: 39
Info (12128): Elaborating entity "_or4" for hierarchy "cla4_ov:U7_cla4_ov|clb4:U4_clb4|_or4:or4C3" File: C:/altera_lite/15.1/VL/alu4/clb4.v Line: 40
Info (12128): Elaborating entity "_and5" for hierarchy "cla4_ov:U7_cla4_ov|clb4:U4_clb4|_and5:and5Co" File: C:/altera_lite/15.1/VL/alu4/clb4.v Line: 51
Info (12128): Elaborating entity "_or5" for hierarchy "cla4_ov:U7_cla4_ov|clb4:U4_clb4|_or5:or5Co" File: C:/altera_lite/15.1/VL/alu4/clb4.v Line: 52
Info (12128): Elaborating entity "mx8_4bits" for hierarchy "mx8_4bits:U9_mx8_4bits" File: C:/altera_lite/15.1/VL/alu4/alu4.v Line: 18
Info (12128): Elaborating entity "mx8" for hierarchy "mx8_4bits:U9_mx8_4bits|mx8:U0_mx8" File: C:/altera_lite/15.1/VL/alu4/mx8_4bits.v Line: 6
Info (12128): Elaborating entity "cla_flags4" for hierarchy "cla_flags4:U10_cla_flag4" File: C:/altera_lite/15.1/VL/alu4/alu4.v Line: 20
Info (144001): Generated suppressed messages file C:/altera_lite/15.1/VL/alu4/output_files/alu4.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4952 megabytes
    Info: Processing ended: Fri Oct 08 17:22:39 2021
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:13


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/altera_lite/15.1/VL/alu4/output_files/alu4.map.smsg.


