NVT_DRIVER_NAME	,	V_18
parent	,	V_204
CIR_IRCON_TXEN	,	V_100
ir_raw_event_store_with_filter	,	F_47
" * WR FIFO DATA:   0x%x\n"	,	L_38
nvt_chips	,	V_59
CIR_WAKE_FIFO_CMP_TOL	,	V_46
dev	,	V_71
nvt_dbg_wake	,	F_57
" * CR CIR IRQ NUM:   0x%x\n"	,	L_4
ldev	,	V_12
pnp_set_drvdata	,	F_73
ARRAY_SIZE	,	F_20
"%s called"	,	L_87
CIR_RX_LIMIT_COUNT	,	V_97
" * RD FIFO ONLY IDX: 0x%x\n"	,	L_40
version	,	V_203
pnp_irq_valid	,	F_69
pnp_port_len	,	F_68
nvt_cir_wake_reg_read	,	F_14
nvt_cir_wake_ldev_init	,	F_26
"PNP IRQ not valid!\n"	,	L_82
"%s firing"	,	L_54
""	,	L_67
IRQ_NONE	,	V_165
OUTPUT_ENABLE_CIR	,	V_81
nvt_clear_tx_fifo	,	F_29
rc_allocate_device	,	F_64
CIR_WAKE_FIFO_COUNT	,	V_47
" * IREN:           0x%x\n"	,	L_29
EBUSY	,	V_211
close	,	V_192
psval	,	V_74
PME_INTR_CIR_PASS_BIT	,	V_88
" * FCCH:      0x%x\n"	,	L_19
pr_info	,	F_16
nvt_cir_log_irqs	,	F_52
" * IRSTS:     0x%x\n"	,	L_7
i	,	V_39
irq	,	V_162
sample	,	V_140
n	,	V_117
"%s (len %d): "	,	L_52
" * FIFO CMP DEEP:  0x%x\n"	,	L_30
ir_raw_event_handle	,	F_48
" * SLCH:      0x%x\n"	,	L_12
rc_unregister_device	,	F_81
nvt_clear_cir_wake_fifo	,	F_28
CIR_WAKE_CMP_TOLERANCE	,	V_105
" * FIFOCON:        0x%x\n"	,	L_35
" ?"	,	L_75
nvt_process_rx_ir_data	,	F_42
reg	,	V_6
chip_major	,	V_64
"driver has been successfully loaded\n"	,	L_86
"Calling ir_raw_event_handle (signal end)\n"	,	L_59
wake_state	,	V_173
ret	,	V_119
" * SRXFIFO:   0x%x\n"	,	L_16
" * IRFSM:          0x%x\n"	,	L_42
CIR_IRSTS_TE	,	V_157
" * RXFCONT:   0x%x\n"	,	L_9
count	,	V_169
" * STXFIFO:   0x%x\n"	,	L_18
" * IRSTS:          0x%x\n"	,	L_28
spin_unlock_irqrestore	,	F_38
CR_CHIP_ID_LO	,	V_69
CIR_WAKE_SAMPLE_RX_FIFO	,	V_52
CIR_FIFOCON_RXFIFOCLR	,	V_91
"%s: Dump CIR WAKE logical device registers:\n"	,	L_22
input_phys	,	V_196
" * IRFSM:     0x%x\n"	,	L_21
timeout	,	V_208
LOGICAL_DEV_CIR	,	V_17
duration	,	V_144
nvt_cir_tx_inactive	,	F_53
PCI_VENDOR_ID_WINBOND2	,	V_201
rc_register_device	,	F_76
"CIR initialized, base io port address: 0x%lx, irq: %d"	,	L_49
CIR_FIFOCON_TX_TRIGGER_LEV_8	,	V_130
" * CR CIR WAKE ACTIVE :   0x%x\n"	,	L_23
cir_irq	,	V_84
nvt_clear_cir_fifo	,	F_27
CIR_IREN_TFU	,	V_126
nvt_close	,	F_61
"Storing %s with duration %d"	,	L_56
" * CP:        0x%x\n"	,	L_10
CIR_STXFIFO	,	V_35
nvt_cir_reg_read	,	F_12
b_idx	,	V_149
wait_event	,	F_39
"Nuvoton w836x7hg Infrared Remote Transceiver"	,	L_84
LOGICAL_DEV_ENABLE	,	V_83
CIR_IRSTS_RFO	,	V_156
ENOMEM	,	V_180
CIR_WAKE_IREN	,	V_44
nvt_cir_reg_write	,	F_11
nvt_set_tx_carrier	,	F_34
"%s done"	,	L_61
CIR_IREN_TTR	,	V_127
tmp	,	V_9
CIR_WAKE_RD_FIFO_ONLY	,	V_54
lock	,	V_121
RX_BUF_LEN	,	V_137
id	,	V_58
rawir	,	V_139
map_name	,	V_206
rc_dev	,	V_112
IRQ_HANDLED	,	V_170
CR_CHIP_ID_HI	,	V_65
"cp: 0x%x cc: 0x%x\n"	,	L_51
"* Contents ="	,	L_44
nvt_set_reg_bit	,	F_6
status	,	V_152
" * SRXFSTS:        0x%x\n"	,	L_36
" * RD FIFO ONLY:   0x%x\n"	,	L_39
CIR_IRSTS_RDR	,	V_153
CIR_WAKE_IRSTS_PE	,	V_172
nvt_cir_wake_regs_init	,	F_32
u16	,	T_3
nvt_probe	,	F_62
nvt_cr_read	,	F_4
product	,	V_202
exit_free_dev_rdev	,	V_182
nvt_hw_detect	,	F_21
nvt_enable_cir	,	F_58
CR_ACPI_IRQ_EVENTS2	,	V_89
"attempting to fetch %u bytes from hw rx fifo"	,	L_63
allowed_protocols	,	V_189
CIR_SAMPLE_PERIOD	,	V_210
DEFINE_IR_RAW_EVENT	,	F_43
CIR_WAKE_WR_FIFO_DATA	,	V_53
wake_up	,	F_55
nvt_dump_rx_buf	,	F_40
CIR_IRSTS_TFU	,	V_159
CIR_IRCON_SAMPLE_PERIOD_SEL	,	V_103
CIR_WAKE_ENABLE_BIT	,	V_86
tx_state	,	V_128
pkts	,	V_136
pdev	,	V_70
CR_ACPI_CIR_WAKE	,	V_87
"IRQ 0x%02x (IREN 0x%02x) :%s%s%s%s%s%s%s%s%s"	,	L_65
chip_id	,	V_63
EFER_EFM_ENABLE	,	V_10
u32	,	T_2
nvt_cir_wake_reg_write	,	F_13
RC_BIT_ALL	,	V_190
CIR_WAKE_SRXFSTS	,	V_51
nvt_efm_enable	,	F_8
RC_MAP_RC6_MCE	,	V_207
nvt_lock	,	V_151
nvt_disable_cir	,	F_59
pnp_device_id	,	V_178
" * CR CIR ACTIVE :   0x%x\n"	,	L_2
CIR_IREN	,	V_25
" * IREN:      0x%x\n"	,	L_8
" * FIFO COUNT:     0x%x\n"	,	L_32
CIR_WAKE_IRCON_SAMPLE_PERIOD_SEL	,	V_111
exit_unregister_device	,	V_212
spin_lock_irqsave	,	F_36
input_id	,	V_197
devm_kzalloc	,	F_63
"Could not activate PNP device!\n"	,	L_80
"CIR Wake initialized, base io port address: 0x%lx, irq: %d"	,	L_50
"%s: Dump CIR WAKE registers\n"	,	L_26
CIR_WAKE_FIFOCON	,	V_50
psreg	,	V_72
NVT_W83667HG	,	V_4
CIR_WAKE_FIFOCON_RX_TRIGGER_LEV	,	V_106
nvt_shutdown	,	F_87
ST_TX_NONE	,	V_133
"found %s or compatible: chip id: 0x%02x 0x%02x"	,	L_48
SIO_ID_MASK	,	V_60
nvt_handle_rx_fifo_overrun	,	F_49
CIR_IREN_PE	,	V_96
init_ir_raw_event	,	F_45
dev_warn	,	F_22
dev_id	,	V_179
" * SLCL:      0x%x\n"	,	L_13
cir_addr	,	V_15
pulse	,	V_142
devm_request_irq	,	F_78
spin_lock_init	,	F_72
ST_TX_REPLY	,	V_129
" * IRCON:     0x%x\n"	,	L_6
chip_ver	,	V_3
CIR_WAKE_SLCH	,	V_48
"%s: Dump CIR WAKE FIFO (len %d)\n"	,	L_43
state	,	V_214
CIR_WAKE_SLCL	,	V_49
"pulse"	,	L_57
pnp_irq	,	F_71
nvt_efm_disable	,	F_9
" PE"	,	L_69
" TTR"	,	L_72
CIR_WAKE_FIFO_CMP_DEEP	,	V_45
study_state	,	V_166
CR_LOGICAL_DEV_EN	,	V_19
CIR_WAKE_IRCON_MODE0	,	V_107
cur_buf_num	,	V_125
"%s exiting, CIR not enabled"	,	L_77
CIR_WAKE_IRCON_RXEN	,	V_108
CIR_FIFOCON_TXFIFOCLR	,	V_93
CIR_IRSTS_GH	,	V_160
GFP_KERNEL	,	V_181
CIR_FIFOCON_TX_TRIGGER_LEV	,	V_98
cr_efdr	,	V_8
driver_type	,	V_187
cir_wake_addr	,	V_16
"%s: Dump CIR logical device registers:\n"	,	L_1
CIR_WAKE_IRSTS_IR_PENDING	,	V_171
CIR_WAKE_FIFOCON_RXFIFOCLR	,	V_92
CIR_IOREG_LENGTH	,	V_184
" * FIFOCON:   0x%x\n"	,	L_14
nvt_tx_ir	,	F_35
pnp_dev	,	V_177
nvt_dbg	,	F_25
CIR_FIFOCON	,	V_31
CIR_CC	,	V_28
min	,	F_37
pos	,	V_168
rdev	,	V_147
vendor	,	V_200
LOGICAL_DEV_CIR_WAKE	,	V_41
tx_ir	,	V_193
fifo_len	,	V_40
cur_state	,	V_164
CIR_CP	,	V_27
US_TO_NS	,	F_46
u8	,	T_1
MULTIFUNC_PIN_SEL_MASK	,	V_76
"%s: pkts now %d"	,	L_64
MS_TO_NS	,	F_75
chip_name	,	V_62
buf	,	V_124
" TFU"	,	L_73
CIR_RXFCONT	,	V_26
ST_WAKE_NONE	,	V_215
" * IRFIFOSTS: 0x%x\n"	,	L_15
LOGICAL_DEV_DISABLE	,	V_176
"Calling ir_raw_event_handle (buffer empty)\n"	,	L_60
open	,	V_191
"%s: Dump CIR registers:\n"	,	L_5
" * CR CIR BASE ADDR: 0x%x\n"	,	L_3
tx	,	V_120
"unknown chip, id: 0x%02x 0x%02x, it may not work..."	,	L_47
nvt_find_chip	,	F_19
BUF_PULSE_BIT	,	V_143
chip_minor	,	V_68
priv	,	V_114
rc_free_device	,	F_82
CIR_IREN_RTR	,	V_95
CIR_WAKE_FIFO_CMP_BYTES	,	V_104
nvt_cr_write	,	F_2
nvt_remove	,	F_83
fifocount	,	V_148
CIR_WAKE_IRSTS	,	V_43
dev_notice	,	F_80
name	,	V_61
nvt_open	,	F_60
ST_STUDY_NONE	,	V_167
nvt_cir_regs_init	,	F_31
printk	,	F_41
psmask	,	V_73
cir_dump_regs	,	F_15
dev_err	,	F_66
CR_EFIR	,	V_185
CIR_SLCL	,	V_30
CIR_SLCH	,	V_29
outb	,	F_3
CR_EFDR2	,	V_67
EFER_EFM_DISABLE	,	V_11
" RDR"	,	L_66
nvt_cir_wake_isr	,	F_56
driver_name	,	V_205
" * FCCL:      0x%x\n"	,	L_20
" * FIFO CMP TOL:   0x%x\n"	,	L_31
MULTIFUNC_ENABLE_CIRWB	,	V_78
CIR_WAKE_IRCON_RXINV	,	V_110
"%s exiting, wake not enabled"	,	L_78
" RTR"	,	L_68
pm_message_t	,	T_5
nvt_resume	,	F_86
nvt_get_rx_ir_data	,	F_51
devm_request_region	,	F_77
dev_info	,	F_23
nvt_set_cir_iren	,	F_30
RC_DRIVER_IR_RAW	,	V_188
CIR_TXFCONT	,	V_34
"Processing buffer of len %d"	,	L_55
init_waitqueue_head	,	F_74
" %02x"	,	L_45
val	,	V_5
CIR_IRSTS_PE	,	V_155
CIR_IRFSM	,	V_38
"Wake PNP Port not valid!\n"	,	L_83
s_tx_carrier	,	V_194
tx_inactive	,	V_161
" * CR CIR WAKE IRQ NUM:   0x%x\n"	,	L_25
CIR_IRCON_RXINV	,	V_102
CIR_IRFIFOSTS	,	V_32
CR_EFDR	,	V_186
__func__	,	V_135
pnp_activate_dev	,	F_65
" TE"	,	L_71
CIR_SRXFIFO	,	V_33
ENODEV	,	V_183
CIR_FIFOCON_RX_TRIGGER_LEV	,	V_99
input_name	,	V_195
CIR_FCCL	,	V_37
flags	,	V_118
CIR_IRCON_RXEN	,	V_101
CIR_FCCH	,	V_36
KERN_CONT	,	V_138
ST_WAKE_FINISH	,	V_175
CIR_WAKE_FIFO_IGNORE	,	V_56
ST_WAKE_START	,	V_174
"IR PNP Port not valid!\n"	,	L_81
CIR_IRSTS_RTR	,	V_154
"space"	,	L_58
ir_raw_event_reset	,	F_50
BUS_HOST	,	V_199
nvt_cir_isr	,	F_54
rx_resolution	,	V_209
" * CC:        0x%x\n"	,	L_11
" * SAMPLE RX FIFO: 0x%x\n"	,	L_37
CIR_WAKE_IRCON	,	V_42
CIR_IRCON	,	V_23
nvt_cir_ldev_init	,	F_24
nvt_enable_wake	,	F_33
CR_CIR_BASE_ADDR_LO	,	V_21
EINVAL	,	V_115
" * IRCON:          0x%x\n"	,	L_27
"\n"	,	L_46
queue	,	V_131
OUTPUT_ENABLE_CIRWB	,	V_82
CIR_WAKE_RD_FIFO_ONLY_IDX	,	V_55
data	,	V_163
" * SLCL:           0x%x\n"	,	L_34
"0x%02x "	,	L_53
" * SLCH:           0x%x\n"	,	L_33
CR_CIR_IRQ_RSRC	,	V_22
CR_MULTIFUNC_PIN_SEL	,	V_75
CIR_WAKE_IRCON_R	,	V_109
" GH"	,	L_74
" * TXFCONT:   0x%x\n"	,	L_17
" * FIFO IGNORE:    0x%x\n"	,	L_41
nvt_dbg_verbose	,	F_44
cr_efir	,	V_7
iren	,	V_94
offset	,	V_14
LOGICAL_DEV_ACPI	,	V_85
pnp_port_start	,	F_70
nvt_select_logical_dev	,	F_10
nvt	,	V_2
CR_EFIR2	,	V_66
CR_LOGICAL_DEV_SEL	,	V_13
"RX FIFO overrun detected, flushing data!"	,	L_62
CR_OUTPUT_PIN_SEL	,	V_79
cir_wake_irq	,	V_90
MULTIFUNC_ENABLE_CIR	,	V_77
CIR_WAKE_IRFSM	,	V_57
ST_TX_REQUEST	,	V_132
"setting wake up key: 0x%x"	,	L_79
" * CR CIR WAKE BASE ADDR: 0x%x\n"	,	L_24
overrun	,	V_150
" RFO"	,	L_70
SAMPLE_PERIOD	,	V_146
TX_BUF_LEN	,	V_122
CIR_IRSTS	,	V_24
buf_count	,	V_123
IRQF_SHARED	,	V_213
nvt_dev	,	V_1
CIR_IRSTS_TTR	,	V_158
"%s exiting, IRSTS 0x0"	,	L_76
inb	,	F_5
debug	,	V_141
pnp_get_drvdata	,	F_84
pr_cont	,	F_18
nvt_suspend	,	F_85
irqreturn_t	,	T_4
is_w83667hg	,	F_1
OUTPUT_PIN_SEL_MASK	,	V_80
cir_wake_dump_regs	,	F_17
bustype	,	V_198
pnp_port_valid	,	F_67
CR_CIR_BASE_ADDR_HI	,	V_20
carrier	,	V_113
BUF_LEN_MASK	,	V_145
txbuf	,	V_116
device_init_wakeup	,	F_79
nvt_clear_reg_bit	,	F_7
KERN_DEBUG	,	V_134
"nuvoton/cir0"	,	L_85
