

<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../../../../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Frame Unpacker &mdash; NDK-FPGA Docs  documentation</title>
      <link rel="stylesheet" type="text/css" href="../../../../_static/pygments.css?v=80d5e7a1" />
      <link rel="stylesheet" type="text/css" href="../../../../_static/css/theme_overrides.css?v=b530091d" />

  
      <script src="../../../../_static/jquery.js?v=5d32c60e"></script>
      <script src="../../../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
      <script src="../../../../_static/documentation_options.js?v=5929fcd5"></script>
      <script src="../../../../_static/doctools.js?v=9bcbadda"></script>
      <script src="../../../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../../../genindex.html" />
    <link rel="search" title="Search" href="../../../../search.html" />
    <link rel="next" title="MFB Splitter Simple" href="../splitter_simple/readme.html" />
    <link rel="prev" title="Frame Packer" href="../frame_packer/readme.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../../../index.html" class="icon icon-home">
            NDK-FPGA Docs
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Application:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../app-minimal.html">Minimal NDK application</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Network Development Kit:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/how_to_start.html">How to start</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/terminology.html">NDK Terminology</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/readme.html">NDK Architecture</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/configuration.html">Configuration files and parameters</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/testing.html">NDK testing</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_build/readme.html">Build System</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/devtree.html">Device Tree</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/faq.html">Frequently Asked Questions</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Supported cards:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/reflexces/agi-fh400g/readme.html">ReflexCES XpressSX AGI-FH400G</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/intel/dk-dev-1sdx-p/readme.html">Intel Stratix 10 DX FPGA DK</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/intel/dk-dev-agi027res/readme.html">Intel Agilex I-Series FPGA DK</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/silicom/fb4cgg3/readme.html">Silicom fb4CGg3&#64;VU9P</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/silicom/fb2cghh/readme.html">Silicom fb2CGhh&#64;KU15P</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/silicom/n6010/readme.html">Silicom N6010</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/bittware/ia-420f/readme.html">Bittware IA-420F</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/amd/alveo-u200/readme.html">AMD Alveo U200</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/amd/alveo-u55c/readme.html">AMD Alveo U55C</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/amd/vcu118/readme.html">AMD VCU118&#64;VU9P</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/prodesign/pd-falcon/readme.html">PRO DESIGN Falcon</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">VHDL components:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../../../base.html">Basic Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ctrls.html">Controllers &amp; TSU</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../mi.html">MI Tools</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../../../../mfb.html">MFB Tools</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../../readme.html">MFB specification</a></li>
<li class="toctree-l2"><a class="reference internal" href="../reconfigurator/readme.html">MFB Reconfigurator</a></li>
<li class="toctree-l2"><a class="reference internal" href="../frame_packer/readme.html">Frame Packer</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">Frame Unpacker</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#arcitecture">Arcitecture</a></li>
<li class="toctree-l3"><a class="reference internal" href="#block-diagram">Block diagram</a></li>
<li class="toctree-l3"><a class="reference internal" href="#subcomponents">Subcomponents</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../splitter_simple/readme.html">MFB Splitter Simple</a></li>
<li class="toctree-l2"><a class="reference internal" href="../splitter_simple/readme.html#id1">MFB Splitter Simple Gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../merger_simple/readme.html">MFB Merger Simple</a></li>
<li class="toctree-l2"><a class="reference internal" href="../merger_simple/readme.html#id1">MFB Merger Simple GEN</a></li>
<li class="toctree-l2"><a class="reference internal" href="../cutter_simple/readme.html">MFB Cutter Simple</a></li>
<li class="toctree-l2"><a class="reference internal" href="../dropper/readme.html">MFB Dropper</a></li>
<li class="toctree-l2"><a class="reference internal" href="../metadata_insertor/readme.html">Metadata Insertor</a></li>
<li class="toctree-l2"><a class="reference internal" href="../transformer/readme.html">MFB Trasformer</a></li>
<li class="toctree-l2"><a class="reference internal" href="../pipe/readme.html">MFB PIPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="../merger/readme.html">MFB Merger</a></li>
<li class="toctree-l2"><a class="reference internal" href="../splitter/readme.html">MFB Splitter</a></li>
<li class="toctree-l2"><a class="reference internal" href="../splitter/readme.html#id1">MFB Splitter Gen</a></li>
<li class="toctree-l2"><a class="reference internal" href="../enabler/readme.html">MFB Enabler</a></li>
<li class="toctree-l2"><a class="reference internal" href="../rate_limiter/readme.html">Rate Limiter</a></li>
<li class="toctree-l2"><a class="reference internal" href="../packet_delayer/readme.html">Packet Delayer</a></li>
<li class="toctree-l2"><a class="reference internal" href="../timestamp_limiter/readme.html">Timestamp Limiter</a></li>
<li class="toctree-l2"><a class="reference internal" href="../loopback/readme.html">MFB Loopback</a></li>
<li class="toctree-l2"><a class="reference internal" href="../crossbarx_stream2/readme.html">CROSSBARX STREAM2</a></li>
<li class="toctree-l2"><a class="reference internal" href="../frame_masker/readme.html">MFB Frame Masker</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../edit/frame_trimmer/readme.html">MFB FRAME TRIMMER</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../edit/frame_extender/readme.html">MFB FRAME EXTENDER</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../logic/crossbarx_stream/readme.html">CrossbarX Stream</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../logic/checksum_calculator/readme.html">Checksum Calculator</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../logic/auxiliary_signals/readme.html">MFB Auxiliary Signals</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../storage/pd_asfifo/readme.html">MFB Packet Discard ASFIFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../storage/pd_asfifo_simple/readme.html">MFB PD ASFIFO SIMPLE</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../storage/asfifox/readme.html">MFB ASFIFOX</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../storage/fifox/readme.html">MFB FIFOX</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../storage/crossbarx_output_buffer/readme.html">Crossbarx Output Buffer</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../debug/gen_loop_switch/readme.html">Gen Loop Switch (GLS)</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../debug/generator/readme.html">MFB Generator</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../../../mvb.html">MVB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../nic.html">Network Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../pcie.html">PCIe Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../debug.html">Debug Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ver.html">UVM Verification</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../../index.html">NDK-FPGA Docs</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../../../../mfb.html">MFB Tools</a></li>
      <li class="breadcrumb-item active">Frame Unpacker</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../../../_sources/comp/mfb_tools/flow/frame_unpacker/readme.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="frame-unpacker">
<span id="id1"></span><h1>Frame Unpacker<a class="headerlink" href="#frame-unpacker" title="Link to this heading"></a></h1>
<dl class="vhdl autoentity">
<dt class="sig sig-object vhdl" id="vhdl-entity-frame_unpacker">
<span class="k"><span class="pre">ENTITY</span> </span><span class="sig-name descname"><span class="pre">FRAME_UNPACKER</span></span><span class="k"> <span class="pre">IS</span></span><a class="headerlink" href="#vhdl-entity-frame_unpacker" title="Link to this definition"></a></dt>
<dd><p>This unit accepts and processes SuperPackets.
SuperPackets consist of one or more MFB frames.
Each of these <code class="docutils literal notranslate"><span class="pre">individual</span></code> frames has a special header:</p>
<table class="docutils align-default">
<tbody>
<tr class="row-odd"><td><p>Length [16 b]</p></td>
<td><p>User-defined [HEADER_LENGTH-16 b]</p></td>
<td><p>MFB frame [60 – (PKT_MTU-HEADER_LENGTH)]</p></td>
</tr>
</tbody>
</table>
<p>Fields description:</p>
<ul class="simple">
<li><p>Length [B] - a 16-bit number in the little-endian format specifying the length of the frame (without this header) in bytes,</p></li>
<li><p>User-defined - the rest of the header is defined by the user.</p></li>
</ul>
<p>The length field is mandatory, from which the minimum size of the header is derived.
The header is cut off each frame and send to output as metadata/MVB header.</p>
<p>The frames inside a SuperPacket are aligned according to the MFB specification, which can create small alignment
“gaps” between them (max MBLOCK_SIZE-1 Items). This component can also deal with frames that have the small alignment gap
after the last frame of the SuperPacket (i.e., when the EOF POS of the SuperPacket is extended by the alignment gap and is
a few Items behind the EOF POS of the individual frame).</p>
<span class="sig-name descname">Generics</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Generic</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even" id="vhdl-gengeneric-frame_unpacker-mfb_regions"><td><p>MFB_REGIONS</p></td>
<td><p>natural</p></td>
<td><p>4</p></td>
<td><p>Number of Regions within a data word, must be power of 2.</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-frame_unpacker-mfb_region_size"><td><p>MFB_REGION_SIZE</p></td>
<td><p>natural</p></td>
<td><p>8</p></td>
<td><p>Region size (in Blocks).</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-frame_unpacker-mfb_block_size"><td><p>MFB_BLOCK_SIZE</p></td>
<td><p>natural</p></td>
<td><p>8</p></td>
<td><p>Block size (in Items), must be 8.</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-frame_unpacker-mfb_item_width"><td><p>MFB_ITEM_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>8</p></td>
<td><p>Item width (in bits), must be 8.</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-frame_unpacker-mvb_items"><td><p>MVB_ITEMS</p></td>
<td><p>natural</p></td>
<td><p>MFB_REGIONS</p></td>
<td><p>Number of MVB headers.</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-frame_unpacker-mvb_item_width"><td><p>MVB_ITEM_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>16</p></td>
<td><p>Width of each MVB header (in bits).</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-frame_unpacker-header_length"><td><p>HEADER_LENGTH</p></td>
<td><p>natural</p></td>
<td><p>16</p></td>
<td><p>Length of the prepended header (in Items).
The minimum is 2 Items (16b), which are for the Length field that is necesary for the unpacking process.</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-frame_unpacker-unpacking_stages"><td><p>UNPACKING_STAGES</p></td>
<td><p>natural</p></td>
<td><p>20</p></td>
<td><p>Number of stages in the Offset pipeline.
It is also the maximum number of individual frames inside a single SuperPacket.
Must be greater than 0!</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-frame_unpacker-meta_out_mode"><td><p>META_OUT_MODE</p></td>
<td><p>natural</p></td>
<td><p>0</p></td>
<td><dl class="simple">
<dt>The extracted Header is output as:</dt><dd><ul class="simple">
<li><p>Insert header to output metadata with SOF (MODE 0),</p></li>
<li><p>Insert header to output metadata with EOF (MODE 1),</p></li>
<li><p>Insert header on MVB (MODE 2).</p></li>
</ul>
</dd>
</dl>
</td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-frame_unpacker-pkt_mtu"><td><p>PKT_MTU</p></td>
<td><p>natural</p></td>
<td><p>2**14</p></td>
<td><p>Maximum size of a packet (in Items).</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-frame_unpacker-device"><td><p>DEVICE</p></td>
<td><p>string</p></td>
<td><p>“STRATIX10”</p></td>
<td><p>FPGA device name: ULTRASCALE, STRATIX10, AGILEX, …</p></td>
</tr>
</tbody>
</table>
<span class="sig-name descname">Ports</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Port</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Mode</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>=====</p></td>
<td><p>Clock and Reset</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-frame_unpacker-clk"><td><p>CLK</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-frame_unpacker-reset"><td><p>RESET</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>=====</p></td>
<td><p>TX MVB Headers (per each SuperPacket)</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-frame_unpacker-rx_mvb_data"><td><p>RX_MVB_DATA</p></td>
<td><p>std_logic_vector(MVB_ITEMS*MVB_ITEM_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-frame_unpacker-rx_mvb_vld"><td><p>RX_MVB_VLD</p></td>
<td><p>std_logic_vector(MVB_ITEMS-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-frame_unpacker-rx_mvb_src_rdy"><td><p>RX_MVB_SRC_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-frame_unpacker-rx_mvb_dst_rdy"><td><p>RX_MVB_DST_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>=====</p></td>
<td><p>RX MFB STREAM (SuperPackets)</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-frame_unpacker-rx_mfb_data"><td><p>RX_MFB_DATA</p></td>
<td><p>std_logic_vector(MFB_REGIONS*MFB_REGION_SIZE*MFB_BLOCK_SIZE*MFB_ITEM_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-frame_unpacker-rx_mfb_sof_pos"><td><p>RX_MFB_SOF_POS</p></td>
<td><p>std_logic_vector(MFB_REGIONS*max(1,log2(MFB_REGION_SIZE))-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-frame_unpacker-rx_mfb_eof_pos"><td><p>RX_MFB_EOF_POS</p></td>
<td><p>std_logic_vector(MFB_REGIONS*max(1,log2(MFB_REGION_SIZE*MFB_BLOCK_SIZE))-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-frame_unpacker-rx_mfb_sof"><td><p>RX_MFB_SOF</p></td>
<td><p>std_logic_vector(MFB_REGIONS-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-frame_unpacker-rx_mfb_eof"><td><p>RX_MFB_EOF</p></td>
<td><p>std_logic_vector(MFB_REGIONS-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-frame_unpacker-rx_mfb_src_rdy"><td><p>RX_MFB_SRC_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-frame_unpacker-rx_mfb_dst_rdy"><td><p>RX_MFB_DST_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>=====</p></td>
<td><p>TX MFB STREAM (unpacked frames)</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-frame_unpacker-tx_mfb_data"><td><p>TX_MFB_DATA</p></td>
<td><p>std_logic_vector(MFB_REGIONS*MFB_REGION_SIZE*MFB_BLOCK_SIZE*MFB_ITEM_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-frame_unpacker-tx_mfb_meta"><td><p>TX_MFB_META</p></td>
<td><p>std_logic_vector(MFB_REGIONS*(MVB_ITEM_WIDTH+HEADER_LENGTH*MFB_ITEM_WIDTH)-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>Valid with SOF, EOF, or not valid at all.
Contains concatenated MVB header and extracted SuperPacket header (RX_MVB_DATA &amp; getit_indv_hdr_data).</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-frame_unpacker-tx_mfb_sof_pos"><td><p>TX_MFB_SOF_POS</p></td>
<td><p>std_logic_vector(MFB_REGIONS*max(1,log2(MFB_REGION_SIZE))-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-frame_unpacker-tx_mfb_eof_pos"><td><p>TX_MFB_EOF_POS</p></td>
<td><p>std_logic_vector(MFB_REGIONS*max(1,log2(MFB_REGION_SIZE*MFB_BLOCK_SIZE))-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-frame_unpacker-tx_mfb_sof"><td><p>TX_MFB_SOF</p></td>
<td><p>std_logic_vector(MFB_REGIONS-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-frame_unpacker-tx_mfb_eof"><td><p>TX_MFB_EOF</p></td>
<td><p>std_logic_vector(MFB_REGIONS-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-frame_unpacker-tx_mfb_src_rdy"><td><p>TX_MFB_SRC_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-frame_unpacker-tx_mfb_dst_rdy"><td><p>TX_MFB_DST_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>=====</p></td>
<td><p>TX MVB Headers (MVB and SuperPacket headers)</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-frame_unpacker-tx_mvb_data"><td><p>TX_MVB_DATA</p></td>
<td><p>std_logic_vector(MFB_REGIONS*(MVB_ITEM_WIDTH+HEADER_LENGTH*MFB_ITEM_WIDTH)-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-frame_unpacker-tx_mvb_vld"><td><p>TX_MVB_VLD</p></td>
<td><p>std_logic_vector(MFB_REGIONS-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-frame_unpacker-tx_mvb_src_rdy"><td><p>TX_MVB_SRC_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-frame_unpacker-tx_mvb_dst_rdy"><td><p>TX_MVB_DST_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
</tbody>
</table>
</dd></dl>

<section id="arcitecture">
<h2>Arcitecture<a class="headerlink" href="#arcitecture" title="Link to this heading"></a></h2>
<p>The Frame Unpacker operates in the following way.
First, it extracts the length of the first individual frame of the SuperPacket from the first header (located immediately behind SOF).
To get the offset of the SOF of the following individual frame, it makes a sum of the length (from the header), length of the header (a constant), and the SOF POS (which is offset by the region it is located in).
This offset points to the <em>Item</em> behind the current frame, which means two things:</p>
<ol class="arabic simple">
<li><p>getting the EOF POS of the current frame means only subtracting one from the offset, and</p></li>
<li><p>getting the actual SOF POS of the next frame means rounding up the offset to the next Block.</p></li>
</ol>
<p>These computations are done for all individual packets in a SuperPacket.
However, the rounded offset of the last individual frame is invalid, as it points to a Start Of Frame that does not exist.
During the unpacking process, all lengths of the individual frames are accumulated into one offset, i.e., one offset is for one whole SuperPacket.</p>
<p>So the whole idea behind the unpacking process consists of the following:</p>
<blockquote>
<div><ul class="simple">
<li><p>searching for the SOF and extracting the length field</p></li>
<li><p>the sum of the extracted length and the offset and its round-up and propagation</p></li>
</ul>
</div></blockquote>
<p>This process happens in multiple stages (generic UNPACKING_STAGES), where only a single individual packet can be “unpacked” in each stage.
That is independent of the individual frame’s length and applies even when multiple individual frames are in a single word.
Therefore, the UNPACKING_STAGES value indicates the maximum amount of frames that can be unpacked from a single SuperPacket.
However, the more stages there are, the more resources the Frame Unpacker consumes.</p>
<p>After the unpacking process, the headers of the individual packets are extracted and concatenated with the MVB headers from the FIFOX_MULTI.
These are then forwarded to the output on MVB or are inserted as metadata to the corresponding packets.
At the end of the pipeline, the headers of the individual packets are cut off (which does not happen during their extraction).</p>
</section>
<section id="block-diagram">
<h2>Block diagram<a class="headerlink" href="#block-diagram" title="Link to this heading"></a></h2>
<a class="reference internal image-reference" href="../../../../_images/frame_unpacker_diagram.drawio.svg" id="frame-unpacker-schematic"><img alt="" class="align-center" id="frame-unpacker-schematic" src="../../../../_images/frame_unpacker_diagram.drawio.svg" style="width: 100%;" />
</a>
</section>
<section id="subcomponents">
<h2>Subcomponents<a class="headerlink" href="#subcomponents" title="Link to this heading"></a></h2>
<p>The Frame Unpacker has two dedicated subcomponents: the Offset Processor and the SOF Creator.
They are illustrated at the bottom of the diagram above and documented below.</p>
<p><strong>Offset Processor</strong></p>
<dl class="vhdl autoentity">
<dt class="sig sig-object vhdl" id="vhdl-entity-offset_processor">
<span class="k"><span class="pre">ENTITY</span> </span><span class="sig-name descname"><span class="pre">OFFSET_PROCESSOR</span></span><span class="k"> <span class="pre">IS</span></span><a class="headerlink" href="#vhdl-entity-offset_processor" title="Link to this definition"></a></dt>
<dd><p>The Offset Processor (OP) receives the offset from the OP in the previous stage along with its SOF (the Old SOF).
From the SOF Creator (also in the previous stage), it receives the extracted Length and its own SOF (the New SOF).
Based on the Old SOF, it propagates either the received offset (when Old SOF = 1) or “creates” a new offset by rounding up the received offset to the next Block and adding the received length to it.
The updated offset is propagated by the <code class="docutils literal notranslate"><span class="pre">MVB_AGGREGATE_LAST_VLD</span></code> component to the following Regions and Words until another SOF (Old or New) overwrites the current one.</p>
<span class="sig-name descname">Generics</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Generic</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even" id="vhdl-gengeneric-offset_processor-mfb_regions"><td><p>MFB_REGIONS</p></td>
<td><p>natural</p></td>
<td><p>4</p></td>
<td><p>Number of Regions within a data word, must be power of 2.</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-offset_processor-mfb_region_size"><td><p>MFB_REGION_SIZE</p></td>
<td><p>natural</p></td>
<td><p>8</p></td>
<td><p>Region size (in Blocks).</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-offset_processor-mfb_block_size"><td><p>MFB_BLOCK_SIZE</p></td>
<td><p>natural</p></td>
<td><p>8</p></td>
<td><p>Block size (in Items), must be 8.</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-offset_processor-mfb_item_width"><td><p>MFB_ITEM_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>8</p></td>
<td><p>Item width (in bits), must be 8.</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-offset_processor-mfb_meta_width"><td><p>MFB_META_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>0</p></td>
<td><p>Metadata width (in bits).</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-offset_processor-pkt_mtu"><td><p>PKT_MTU</p></td>
<td><p>natural</p></td>
<td><p>2**12</p></td>
<td><p>Maximum size of a packet (in Items).</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-offset_processor-max_words"><td><p>MAX_WORDS</p></td>
<td><p>natural</p></td>
<td><p>PKT_MTU/(MFB_REGIONS*MFB_REGION_SIZE*MFB_BLOCK_SIZE)</p></td>
<td><p>Maximum amount of words one (individual) packet can strech over.</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-offset_processor-offset_width"><td><p>OFFSET_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>log2(MAX_WORDS*MFB_REGIONS*MFB_REGION_SIZE)</p></td>
<td><p>Offset size (in Blocks).</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-offset_processor-length_width"><td><p>LENGTH_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>16</p></td>
<td><p>Width of the Length field.</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-offset_processor-last_vld_impl"><td><p>LAST_VLD_IMPL</p></td>
<td><p>string</p></td>
<td><p>“serial”</p></td>
<td><p>Last Valid implementation.
Options: “serial”, “parallel”, “prefixsum”</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-offset_processor-device"><td><p>DEVICE</p></td>
<td><p>string</p></td>
<td><p>“STRATIX10”</p></td>
<td><p>FPGA device name: ULTRASCALE, STRATIX10, AGILEX, …</p></td>
</tr>
</tbody>
</table>
<span class="sig-name descname">Ports</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Port</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Mode</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>=====</p></td>
<td><p>Clock and Reset</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-offset_processor-clk"><td><p>CLK</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-offset_processor-reset"><td><p>RESET</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>=====</p></td>
<td><p>RX inf</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-offset_processor-rx_data"><td><p>RX_DATA</p></td>
<td><p>slv_array_t     (MFB_REGIONS-1 downto 0)(MFB_REGION_SIZE*MFB_BLOCK_SIZE*MFB_ITEM_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-offset_processor-rx_meta"><td><p>RX_META</p></td>
<td><p>slv_array_t     (MFB_REGIONS-1 downto 0)(MFB_META_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-offset_processor-rx_offset"><td><p>RX_OFFSET</p></td>
<td><p>u_array_t       (MFB_REGIONS-1 downto 0)(OFFSET_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-offset_processor-rx_length"><td><p>RX_LENGTH</p></td>
<td><p>u_array_t       (MFB_REGIONS-1 downto 0)(LENGTH_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-offset_processor-rx_word"><td><p>RX_WORD</p></td>
<td><p>u_array_t       (MFB_REGIONS-1 downto 0)(log2(MAX_WORDS)-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-offset_processor-rx_old_sof"><td><p>RX_OLD_SOF</p></td>
<td><p>std_logic_vector(MFB_REGIONS-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-offset_processor-rx_new_sof"><td><p>RX_NEW_SOF</p></td>
<td><p>std_logic_vector(MFB_REGIONS-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-offset_processor-rx_sof_mask"><td><p>RX_SOF_MASK</p></td>
<td><p>std_logic_vector(MFB_REGIONS-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-offset_processor-rx_src_rdy"><td><p>RX_SRC_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-offset_processor-rx_dst_rdy"><td><p>RX_DST_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>=====</p></td>
<td><p>TX inf</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-offset_processor-tx_data"><td><p>TX_DATA</p></td>
<td><p>slv_array_t     (MFB_REGIONS-1 downto 0)(MFB_REGION_SIZE*MFB_BLOCK_SIZE*MFB_ITEM_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-offset_processor-tx_meta"><td><p>TX_META</p></td>
<td><p>slv_array_t     (MFB_REGIONS-1 downto 0)(MFB_META_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-offset_processor-tx_offset"><td><p>TX_OFFSET</p></td>
<td><p>u_array_t       (MFB_REGIONS-1 downto 0)(OFFSET_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-offset_processor-tx_word"><td><p>TX_WORD</p></td>
<td><p>u_array_t       (MFB_REGIONS-1 downto 0)(log2(MAX_WORDS)-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-offset_processor-tx_old_sof"><td><p>TX_OLD_SOF</p></td>
<td><p>std_logic_vector(MFB_REGIONS-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-offset_processor-tx_sof_mask"><td><p>TX_SOF_MASK</p></td>
<td><p>std_logic_vector(MFB_REGIONS-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-offset_processor-tx_src_rdy"><td><p>TX_SRC_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-offset_processor-tx_dst_rdy"><td><p>TX_DST_RDY</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
</tbody>
</table>
</dd></dl>

<p><strong>SOF Creator</strong></p>
<dl class="vhdl autoentity">
<dt class="sig sig-object vhdl" id="vhdl-entity-sof_creator">
<span class="k"><span class="pre">ENTITY</span> </span><span class="sig-name descname"><span class="pre">SOF_CREATOR</span></span><span class="k"> <span class="pre">IS</span></span><a class="headerlink" href="#vhdl-entity-sof_creator" title="Link to this definition"></a></dt>
<dd><p>The SOF Creator accepts the “new” offset from the Offset Processor and rounds it up to the nearest Block.
Then it evaluates it to determine whether it points to this Word and this Region, and if it does, it asserts (creates) SOF.
Lastly, with the help of the rounded offset, it extracts the Length field of the header of the following individual frame in the SuperPacket.</p>
<span class="sig-name descname">Generics</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Generic</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even" id="vhdl-gengeneric-sof_creator-mfb_regions"><td><p>MFB_REGIONS</p></td>
<td><p>natural</p></td>
<td><p>4</p></td>
<td><p>Number of Regions within a data word, must be power of 2.</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-sof_creator-mfb_region_size"><td><p>MFB_REGION_SIZE</p></td>
<td><p>natural</p></td>
<td><p>8</p></td>
<td><p>Region size (in Blocks).</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-sof_creator-mfb_block_size"><td><p>MFB_BLOCK_SIZE</p></td>
<td><p>natural</p></td>
<td><p>8</p></td>
<td><p>Block size (in Items), must be 8.</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-sof_creator-mfb_item_width"><td><p>MFB_ITEM_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>8</p></td>
<td><p>Item width (in bits), must be 8.</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-sof_creator-mfb_meta_width"><td><p>MFB_META_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>0</p></td>
<td><p>Metadata width (in bits).</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-sof_creator-pkt_mtu"><td><p>PKT_MTU</p></td>
<td><p>natural</p></td>
<td><p>2**12</p></td>
<td><p>Maximum size of a packet (in Items).</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-sof_creator-max_words"><td><p>MAX_WORDS</p></td>
<td><p>natural</p></td>
<td><p>PKT_MTU/(MFB_REGIONS*MFB_REGION_SIZE*MFB_BLOCK_SIZE)</p></td>
<td><p>Maximum amount of words one (individual) packet can strech over.</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-sof_creator-offset_width"><td><p>OFFSET_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>log2(MAX_WORDS*MFB_REGIONS*MFB_REGION_SIZE)</p></td>
<td><p>Offset size (in Blocks).</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-sof_creator-length_width"><td><p>LENGTH_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>16</p></td>
<td><p>Width of the Length field.</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-sof_creator-hdr_length"><td><p>HDR_LENGTH</p></td>
<td><p>natural</p></td>
<td><p>16</p></td>
<td><p>Header length (in Items).</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-sof_creator-region_number"><td><p>REGION_NUMBER</p></td>
<td><p>natural</p></td>
<td><p>0</p></td>
<td><p>The ID of the analyzer withing this stage.</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-sof_creator-device"><td><p>DEVICE</p></td>
<td><p>string</p></td>
<td><p>“STRATIX10”</p></td>
<td><p>FPGA device name: ULTRASCALE, STRATIX10, AGILEX, …</p></td>
</tr>
</tbody>
</table>
<span class="sig-name descname">Ports</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Port</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Mode</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>=====</p></td>
<td><p>Clock and Reset</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-sof_creator-clk"><td><p>CLK</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-sof_creator-reset"><td><p>RESET</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>=====</p></td>
<td><p>RX inf</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-sof_creator-rx_data"><td><p>RX_DATA</p></td>
<td><p>std_logic_vector(MFB_REGION_SIZE*MFB_BLOCK_SIZE*MFB_ITEM_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-sof_creator-rx_meta"><td><p>RX_META</p></td>
<td><p>std_logic_vector(MFB_META_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-sof_creator-rx_offset"><td><p>RX_OFFSET</p></td>
<td><p>unsigned        (OFFSET_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-sof_creator-rx_word"><td><p>RX_WORD</p></td>
<td><p>unsigned        (log2(MAX_WORDS)-1 downto 0)</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-sof_creator-rx_sof_mask"><td><p>RX_SOF_MASK</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd"><td><p>=====</p></td>
<td><p>TX inf</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-sof_creator-tx_data"><td><p>TX_DATA</p></td>
<td><p>std_logic_vector(MFB_REGION_SIZE*MFB_BLOCK_SIZE*MFB_ITEM_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-sof_creator-tx_meta"><td><p>TX_META</p></td>
<td><p>std_logic_vector(MFB_META_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-sof_creator-tx_offset"><td><p>TX_OFFSET</p></td>
<td><p>unsigned        (OFFSET_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-sof_creator-tx_length"><td><p>TX_LENGTH</p></td>
<td><p>unsigned        (LENGTH_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-sof_creator-tx_word"><td><p>TX_WORD</p></td>
<td><p>unsigned        (log2(MAX_WORDS)-1 downto 0)</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-sof_creator-tx_new_sof"><td><p>TX_NEW_SOF</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-sof_creator-tx_sof_mask"><td><p>TX_SOF_MASK</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td></td>
</tr>
</tbody>
</table>
</dd></dl>

</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="../frame_packer/readme.html" class="btn btn-neutral float-left" title="Frame Packer" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="../splitter_simple/readme.html" class="btn btn-neutral float-right" title="MFB Splitter Simple" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2024, CESNET z.s.p.o..</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>