<profile>

<section name = "Vivado HLS Report for 'Sobel_1_0_3_16_16_1080_1920_1080_1920_s'" level="0">
<item name = "Date">Fri Dec  4 16:20:33 2015
</item>
<item name = "Version">2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)</item>
<item name = "Project">prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq zynq_fpv6 </item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="default">6.67, 5.65, 0.83</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">133, 2089848, 133, 2089848, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_filter_opr_filter2d_kernel_16_16_ap_int_8_int_1080_1920_3_3_s_fu_139">filter_opr_filter2d_kernel_16_16_ap_int_8_int_1080_1920_3_3_s, 98, 2089813, 98, 2089813, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">33, 33, 11, -, -, 3, no</column>
<column name=" + Loop 1.1">9, 9, 3, -, -, 3, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="Expression">-, -, 0, 238</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">9, 27, 2583, 2912</column>
<column name="Memory">1, -, -, -</column>
<column name="Multiplexer">-, -, -, 4</column>
<column name="Register">-, -, 104, -</column>
<column name="ShiftMemory">-, -, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">3, 12, 2, 5</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="grp_filter_opr_filter2d_kernel_16_16_ap_int_8_int_1080_1920_3_3_s_fu_139">filter_opr_filter2d_kernel_16_16_ap_int_8_int_1080_1920_3_3_s, 9, 27, 2583, 2912</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="7">Memory, Module, BRAM_18K, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="a_U">Sobel_1_0_3_16_16_1080_1920_1080_1920_s_a, 1, 9, 3, 1, 27</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Shift register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_212_p2">+, 0, 0, 2, 2, 1</column>
<column name="j_1_fu_276_p2">+, 0, 0, 2, 2, 1</column>
<column name="tmp_s_fu_282_p2">+, 0, 0, 5, 5, 5</column>
<column name="tmp_fu_230_p2">-, 0, 0, 5, 5, 5</column>
<column name="kernel_val_0_2_V_fu_517_p3">Select, 0, 0, 8, 1, 8</column>
<column name="kernel_val_2_2_V_10_fu_429_p3">Select, 0, 0, 8, 1, 8</column>
<column name="kernel_val_2_2_V_11_fu_437_p3">Select, 0, 0, 8, 1, 8</column>
<column name="kernel_val_2_2_V_12_fu_458_p3">Select, 0, 0, 8, 1, 8</column>
<column name="kernel_val_2_2_V_13_fu_473_p3">Select, 0, 0, 8, 1, 8</column>
<column name="kernel_val_2_2_V_14_fu_488_p3">Select, 0, 0, 8, 1, 8</column>
<column name="kernel_val_2_2_V_15_fu_539_p3">Select, 0, 0, 8, 1, 8</column>
<column name="kernel_val_2_2_V_16_fu_554_p3">Select, 0, 0, 8, 1, 8</column>
<column name="kernel_val_2_2_V_6_fu_481_p3">Select, 0, 0, 8, 1, 8</column>
<column name="kernel_val_2_2_V_fu_406_p3">Select, 0, 0, 8, 1, 8</column>
<column name="newSel20_fu_414_p3">Select, 0, 0, 8, 1, 8</column>
<column name="newSel22_fu_421_p3">Select, 0, 0, 8, 1, 8</column>
<column name="newSel30_fu_444_p3">Select, 0, 0, 8, 1, 8</column>
<column name="newSel34_fu_451_p3">Select, 0, 0, 8, 1, 8</column>
<column name="newSel36_fu_466_p3">Select, 0, 0, 8, 1, 8</column>
<column name="newSel37_fu_495_p3">Select, 0, 0, 8, 1, 8</column>
<column name="newSel38_fu_502_p3">Select, 0, 0, 8, 1, 8</column>
<column name="newSel39_fu_509_p3">Select, 0, 0, 8, 1, 8</column>
<column name="newSel40_fu_532_p3">Select, 0, 0, 8, 1, 8</column>
<column name="newSel41_fu_547_p3">Select, 0, 0, 8, 1, 8</column>
<column name="newSel_fu_525_p3">Select, 0, 0, 8, 1, 8</column>
<column name="or_cond12_fu_378_p2">and, 0, 0, 2, 1, 1</column>
<column name="or_cond7_fu_369_p2">and, 0, 0, 2, 1, 1</column>
<column name="sel_tmp12_fu_332_p2">and, 0, 0, 2, 1, 1</column>
<column name="sel_tmp24_fu_337_p2">and, 0, 0, 2, 1, 1</column>
<column name="sel_tmp31_fu_260_p2">and, 0, 0, 2, 1, 1</column>
<column name="sel_tmp32_fu_342_p2">and, 0, 0, 2, 1, 1</column>
<column name="sel_tmp40_fu_353_p2">and, 0, 0, 2, 1, 1</column>
<column name="sel_tmp48_fu_358_p2">and, 0, 0, 2, 1, 1</column>
<column name="tmp2_fu_320_p2">and, 0, 0, 2, 1, 1</column>
<column name="exitcond6_fu_270_p2">icmp, 0, 0, 2, 2, 2</column>
<column name="exitcond_fu_206_p2">icmp, 0, 0, 2, 2, 2</column>
<column name="sel_tmp11_fu_326_p2">icmp, 0, 0, 2, 2, 1</column>
<column name="sel_tmp14_fu_242_p2">icmp, 0, 0, 2, 2, 1</column>
<column name="sel_tmp29_fu_248_p2">icmp, 0, 0, 2, 2, 1</column>
<column name="sel_tmp30_fu_254_p2">icmp, 0, 0, 2, 2, 1</column>
<column name="sel_tmp39_fu_347_p2">icmp, 0, 0, 2, 2, 1</column>
<column name="sel_tmp5_fu_308_p2">icmp, 0, 0, 2, 2, 1</column>
<column name="sel_tmp7_fu_314_p2">icmp, 0, 0, 2, 2, 1</column>
<column name="sel_tmp_fu_236_p2">icmp, 0, 0, 2, 2, 1</column>
<column name="tmp_99_fu_302_p2">icmp, 0, 0, 2, 2, 1</column>
<column name="ap_sig_bdd_64">or, 0, 0, 2, 1, 1</column>
<column name="or_cond11_fu_395_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_cond13_fu_401_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_cond5_fu_391_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_cond_fu_387_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp3_fu_363_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp5_fu_374_p2">or, 0, 0, 2, 1, 1</column>
<column name="tmp_98_fu_296_p2">or, 0, 0, 2, 2, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="i_reg_114">2, 2, 2, 4</column>
<column name="j_reg_126">2, 2, 2, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="4">Name, FF, Bits, Const Bits</keys>
<column name="a_load_reg_769">3, 3, 0</column>
<column name="ap_CS_fsm">3, 3, 0</column>
<column name="ap_done_reg">1, 1, 0</column>
<column name="grp_filter_opr_filter2d_kernel_16_16_ap_int_8_int_1080_1920_3_3_s_fu_139_ap_start_ap_start_reg">1, 1, 0</column>
<column name="i_1_reg_674">2, 2, 0</column>
<column name="i_reg_114">2, 2, 0</column>
<column name="j_1_reg_752">2, 2, 0</column>
<column name="j_reg_126">2, 2, 0</column>
<column name="kernel_val_0_0_V_fu_54">8, 8, 0</column>
<column name="kernel_val_0_1_V_fu_58">8, 8, 0</column>
<column name="kernel_val_0_2_V_1_fu_62">8, 8, 0</column>
<column name="kernel_val_1_0_V_fu_66">8, 8, 0</column>
<column name="kernel_val_1_1_V_fu_70">8, 8, 0</column>
<column name="kernel_val_1_2_V_fu_74">8, 8, 0</column>
<column name="kernel_val_2_0_V_fu_78">8, 8, 0</column>
<column name="kernel_val_2_1_V_fu_82">8, 8, 0</column>
<column name="kernel_val_2_2_V_1_fu_86">8, 8, 0</column>
<column name="or_cond12_reg_811">1, 1, 0</column>
<column name="or_cond7_reg_804">1, 1, 0</column>
<column name="sel_tmp12_reg_774">1, 1, 0</column>
<column name="sel_tmp14_reg_690">1, 1, 0</column>
<column name="sel_tmp24_reg_780">1, 1, 0</column>
<column name="sel_tmp31_reg_698">1, 1, 0</column>
<column name="sel_tmp32_reg_786">1, 1, 0</column>
<column name="sel_tmp40_reg_791">1, 1, 0</column>
<column name="sel_tmp48_reg_797">1, 1, 0</column>
<column name="sel_tmp_reg_684">1, 1, 0</column>
<column name="tmp_99_reg_762">1, 1, 0</column>
<column name="tmp_reg_679">5, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, , Sobel&lt;1,0,3,16,16,1080,1920,1080,1920&gt;, return value</column>
<column name="ap_rst">in, 1, , Sobel&lt;1,0,3,16,16,1080,1920,1080,1920&gt;, return value</column>
<column name="ap_start">in, 1, , Sobel&lt;1,0,3,16,16,1080,1920,1080,1920&gt;, return value</column>
<column name="ap_done">out, 1, , Sobel&lt;1,0,3,16,16,1080,1920,1080,1920&gt;, return value</column>
<column name="ap_continue">in, 1, , Sobel&lt;1,0,3,16,16,1080,1920,1080,1920&gt;, return value</column>
<column name="ap_idle">out, 1, , Sobel&lt;1,0,3,16,16,1080,1920,1080,1920&gt;, return value</column>
<column name="ap_ready">out, 1, , Sobel&lt;1,0,3,16,16,1080,1920,1080,1920&gt;, return value</column>
<column name="p_src_rows_V_read">in, 12, ap_none, p_src_rows_V_read, scalar</column>
<column name="p_src_cols_V_read">in, 12, ap_none, p_src_cols_V_read, scalar</column>
<column name="p_src_data_stream_0_V_dout">in, 8, ap_fifo, p_src_data_stream_0_V, pointer</column>
<column name="p_src_data_stream_0_V_empty_n">in, 1, ap_fifo, p_src_data_stream_0_V, pointer</column>
<column name="p_src_data_stream_0_V_read">out, 1, ap_fifo, p_src_data_stream_0_V, pointer</column>
<column name="p_src_data_stream_1_V_dout">in, 8, ap_fifo, p_src_data_stream_1_V, pointer</column>
<column name="p_src_data_stream_1_V_empty_n">in, 1, ap_fifo, p_src_data_stream_1_V, pointer</column>
<column name="p_src_data_stream_1_V_read">out, 1, ap_fifo, p_src_data_stream_1_V, pointer</column>
<column name="p_src_data_stream_2_V_dout">in, 8, ap_fifo, p_src_data_stream_2_V, pointer</column>
<column name="p_src_data_stream_2_V_empty_n">in, 1, ap_fifo, p_src_data_stream_2_V, pointer</column>
<column name="p_src_data_stream_2_V_read">out, 1, ap_fifo, p_src_data_stream_2_V, pointer</column>
<column name="p_dst_data_stream_0_V_din">out, 8, ap_fifo, p_dst_data_stream_0_V, pointer</column>
<column name="p_dst_data_stream_0_V_full_n">in, 1, ap_fifo, p_dst_data_stream_0_V, pointer</column>
<column name="p_dst_data_stream_0_V_write">out, 1, ap_fifo, p_dst_data_stream_0_V, pointer</column>
<column name="p_dst_data_stream_1_V_din">out, 8, ap_fifo, p_dst_data_stream_1_V, pointer</column>
<column name="p_dst_data_stream_1_V_full_n">in, 1, ap_fifo, p_dst_data_stream_1_V, pointer</column>
<column name="p_dst_data_stream_1_V_write">out, 1, ap_fifo, p_dst_data_stream_1_V, pointer</column>
<column name="p_dst_data_stream_2_V_din">out, 8, ap_fifo, p_dst_data_stream_2_V, pointer</column>
<column name="p_dst_data_stream_2_V_full_n">in, 1, ap_fifo, p_dst_data_stream_2_V, pointer</column>
<column name="p_dst_data_stream_2_V_write">out, 1, ap_fifo, p_dst_data_stream_2_V, pointer</column>
</table>
</item>
</section>
</profile>
