module design (input a,b,c, output logic s1,c1);
            |
xmvlog: *W,CFGKWD (design.v,1|12): A Verilog config keyword was found where an identifier was expected.
