<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<!-- Generated by Ease, Copyright (c) 2024 HDL Works B.V. -->
<svg version="1.1"
  xmlns="http://www.w3.org/2000/svg"
  xmlns:xlink="http://www.w3.org/1999/xlink"
  xml:space="preserve"
  viewBox="-128 -128 2688 1536">

   <a href="design_ControlUnit_Behavioral_sc25vidu.htm" target="_top">

   <rect x="0" y="0" width="2432" height="1280"
 fill="rgb(240,240,240)" stroke="rgb(165,42,42)" stroke-width="3"/>
    </a>

   <g transform="translate(0,-8)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="start" dominant-baseline="ideographic">ControlUnit</text>
   </g>
   <polyline points="-32,96 -32,160 32,128 -32,96"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port    : instruction
Mode    : input
Type    : std_logic_vector(31 downto 0)
Comment : Inputs</title></polyline>
   <line x1="-32" y1="128" x2="-64" y2="128" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(64,128)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="start" dominant-baseline="central">instruction(31:0)</text>
   </g>
   <polyline points="-32,224 -32,288 32,256 -32,224"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port : cntrlsigmux
Mode : input
Type : std_logic</title></polyline>
   <line x1="-32" y1="256" x2="-64" y2="256" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(64,256)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="start" dominant-baseline="central">cntrlsigmux</text>
   </g>
   <polyline points="-32,352 -32,416 32,384 -32,352"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port : rs1_data
Mode : input
Type : std_logic_vector(31 downto 0)</title></polyline>
   <line x1="-32" y1="384" x2="-64" y2="384" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(64,384)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="start" dominant-baseline="central">rs1_data(31:0)</text>
   </g>
   <polyline points="-32,480 -32,544 32,512 -32,480"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port : rs2_data
Mode : input
Type : std_logic_vector(31 downto 0)</title></polyline>
   <line x1="-32" y1="512" x2="-64" y2="512" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(64,512)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="start" dominant-baseline="central">rs2_data(31:0)</text>
   </g>
   <polyline points="-32,608 -32,672 32,640 -32,608"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port : exmem_rd
Mode : input
Type : std_logic_vector(4 downto 0)</title></polyline>
   <line x1="-32" y1="640" x2="-64" y2="640" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(64,640)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="start" dominant-baseline="central">exmem_rd(4:0)</text>
   </g>
   <polyline points="-32,736 -32,800 32,768 -32,736"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port : exmem_regdata
Mode : input
Type : std_logic_vector(31 downto 0)</title></polyline>
   <line x1="-32" y1="768" x2="-64" y2="768" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(64,768)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="start" dominant-baseline="central">exmem_regdata(31:0)</text>
   </g>
   <polyline points="-32,864 -32,928 32,896 -32,864"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port : memwb_rd
Mode : input
Type : std_logic_vector(4 downto 0)</title></polyline>
   <line x1="-32" y1="896" x2="-64" y2="896" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(64,896)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="start" dominant-baseline="central">memwb_rd(4:0)</text>
   </g>
   <polyline points="-32,992 -32,1056 32,1024 -32,992"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port : memwb_regdata
Mode : input
Type : std_logic_vector(31 downto 0)</title></polyline>
   <line x1="-32" y1="1024" x2="-64" y2="1024" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(64,1024)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="start" dominant-baseline="central">memwb_regdata(31:0)</text>
   </g>
   <polyline points="2400,96 2400,160 2464,128 2400,96"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port    : MemtoReg
Mode    : output
Type    : std_logic
Comment : -- Outputs      </title></polyline>
   <line x1="2464" y1="128" x2="2496" y2="128" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(2368,128)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="end" dominant-baseline="central">MemtoReg</text>
   </g>
   <polyline points="2400,224 2400,288 2464,256 2400,224"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port : RegWrite
Mode : output
Type : std_logic</title></polyline>
   <line x1="2464" y1="256" x2="2496" y2="256" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(2368,256)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="end" dominant-baseline="central">RegWrite</text>
   </g>
   <polyline points="2400,352 2400,416 2464,384 2400,352"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port    : MemRead
Mode    : output
Type    : std_logic
Comment : M</title></polyline>
   <line x1="2464" y1="384" x2="2496" y2="384" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(2368,384)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="end" dominant-baseline="central">MemRead</text>
   </g>
   <polyline points="2400,480 2400,544 2464,512 2400,480"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port : MemWrite
Mode : output
Type : std_logic</title></polyline>
   <line x1="2464" y1="512" x2="2496" y2="512" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(2368,512)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="end" dominant-baseline="central">MemWrite</text>
   </g>
   <polyline points="2400,608 2400,672 2464,640 2400,608"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port : Branch
Mode : output
Type : std_logic</title></polyline>
   <line x1="2464" y1="640" x2="2496" y2="640" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(2368,640)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="end" dominant-baseline="central">Branch</text>
   </g>
   <polyline points="2400,736 2400,800 2464,768 2400,736"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port    : ALUSrc
Mode    : output
Type    : std_logic
Comment : EX</title></polyline>
   <line x1="2464" y1="768" x2="2496" y2="768" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(2368,768)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="end" dominant-baseline="central">ALUSrc</text>
   </g>
   <polyline points="2400,864 2400,928 2464,896 2400,864"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port : ALUOp
Mode : output
Type : std_logic_vector(1 downto 0)</title></polyline>
   <line x1="2464" y1="896" x2="2496" y2="896" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(2368,896)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="end" dominant-baseline="central">ALUOp(1:0)</text>
   </g>
   <polyline points="2400,992 2400,1056 2464,1024 2400,992"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port    : if_flush
Mode    : output
Type    : std_logic
Comment : New output for early branch resolution</title></polyline>
   <line x1="2464" y1="1024" x2="2496" y2="1024" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(2368,1024)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="end" dominant-baseline="central">if_flush</text>
   </g>
   <polyline points="2400,1120 2400,1184 2464,1152 2400,1120"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port : early_branch
Mode : output
Type : std_logic</title></polyline>
   <line x1="2464" y1="1152" x2="2496" y2="1152" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(2368,1152)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="end" dominant-baseline="central">early_branch</text>
   </g>
   <polyline points="-32,1120 -32,1184 32,1152 -32,1120"
 fill="rgb(255,0,255)" stroke="rgb(255,0,255)" stroke-width="3">
<title>Port    : ctrl_disable
Mode    : input
Type    : std_logic
Comment : input to deal with rare lockup condition</title></polyline>
   <line x1="-32" y1="1152" x2="-64" y2="1152" stroke="rgb(255,0,255)" stroke-width="3"/>
   <g transform="translate(64,1152)">
   <text font-family="" font-size="96" fill="rgb(0,0,0)" text-anchor="start" dominant-baseline="central">ctrl_disable</text>
   </g>
</svg>
