Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Jul  8 22:06:42 2024
| Host         : prakt14 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_control_sets -verbose -file hardware_control_sets_placed.rpt
| Design       : hardware
| Device       : xc7z020
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    34 |
|    Minimum number of control sets                        |    34 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   105 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    34 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |    11 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              22 |            7 |
| Yes          | No                    | No                     |              20 |            6 |
| Yes          | No                    | Yes                    |               7 |            2 |
| Yes          | Yes                   | No                     |             165 |           58 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+
|                      Clock Signal                     |                           Enable Signal                           |                   Set/Reset Signal                   | Slice Load Count | Bel Load Count |
+-------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+
| ~clk_BUFG                                             |                                                                   |                                                      |                1 |              1 |
|  top/clock_module/lcd_contr_module/lcd_rs_reg_i_2_n_0 |                                                                   |                                                      |                1 |              1 |
|  clk_BUFG                                             | top/key_control/mode_debounce/d_i_1__0_n_0                        | reset                                                |                1 |              1 |
|  clk_BUFG                                             | top/key_control/minus_debounce/d_i_1__1_n_0                       | reset                                                |                1 |              1 |
|  clk_BUFG                                             | top/key_control/plus_debounce/d_i_1__2_n_0                        | reset                                                |                1 |              1 |
|  clk_BUFG                                             | top/key_control/action_debounce/d_i_1_n_0                         | reset                                                |                1 |              1 |
|  GCLK_IBUF_BUFG                                       |                                                                   |                                                      |                2 |              2 |
|  clk_BUFG                                             | clock_gen/counter_100                                             |                                                      |                1 |              4 |
|  clk_BUFG                                             | top/clock_module/lcd_contr_module/FSM_sequential_state[3]_i_1_n_0 | reset                                                |                2 |              4 |
|  clk_BUFG                                             | clock_gen/counter_1[3]_i_1_n_0                                    |                                                      |                1 |              4 |
|  clk_BUFG                                             | clock_gen/counter_10[3]_i_1_n_0                                   |                                                      |                1 |              4 |
|  clk_BUFG                                             | clock_gen/E[0]                                                    | clock_gen/en_1                                       |                1 |              4 |
|  clk_BUFG                                             | sel                                                               | BTND_IBUF                                            |                1 |              4 |
|  clk_BUFG                                             | clock_gen/en_1_reg_0[0]                                           | reset                                                |                2 |              4 |
|  clk_BUFG                                             |                                                                   | clock_gen/counter_100                                |                1 |              4 |
|  clk_BUFG                                             | clock_gen/en_1                                                    | reset                                                |                3 |              6 |
|  clk_BUFG                                             |                                                                   | reset                                                |                3 |              6 |
|  clk_BUFG                                             | clock_gen/en_100_reg_0[0]                                         | top/dcf_decode/sample_count[6]_i_1_n_0               |                2 |              7 |
|  clk_BUFG                                             | top/clock_module/global_fsm/FSM_onehot_mode_count[6]_i_1_n_0      | reset                                                |                2 |              7 |
|  clk_BUFG                                             | top/clock_module/date_time_u1/dow_r                               | reset                                                |                4 |              8 |
|  clk_BUFG                                             | top/key_control/minus_debounce/counter                            | top/key_control/minus_debounce/counter[7]_i_1__1_n_0 |                2 |              8 |
|  clk_BUFG                                             | top/key_control/plus_debounce/counter                             | top/key_control/plus_debounce/counter[7]_i_1__2_n_0  |                2 |              8 |
|  clk_BUFG                                             | top/clock_module/date_time_u1/year_r[7]_i_1_n_0                   | reset                                                |                2 |              8 |
|  clk_BUFG                                             | top/dcf_decode/stream_reg[38]_1[0]                                | reset                                                |                4 |              8 |
|  clk_BUFG                                             | top/dcf_decode/E[0]                                               | reset                                                |                3 |              8 |
|  clk_BUFG                                             | top/clock_module/date_time_u1/minute_r[7]_i_1_n_0                 | reset                                                |                3 |              8 |
|  clk_BUFG                                             | top/key_control/action_debounce/counter                           | top/key_control/action_debounce/counter[7]_i_1_n_0   |                2 |              8 |
|  clk_BUFG                                             | top/key_control/mode_debounce/counter                             | top/key_control/mode_debounce/counter[7]_i_1__0_n_0  |                2 |              8 |
|  clk_BUFG                                             | top/clock_module/lcd_contr_module/timer[7]_i_1_n_0                |                                                      |                3 |              8 |
|  clk_BUFG                                             | top/clock_module/date_time_u1/month_r[7]_i_1_n_0                  | reset                                                |                4 |              8 |
|  clk_BUFG                                             | top/clock_module/lcd_contr_module/read_addr_0                     | reset                                                |                6 |             10 |
|  GCLK_IBUF_BUFG                                       |                                                                   | clock_gen/i_clk_10K                                  |                3 |             12 |
|  clk_BUFG                                             |                                                                   |                                                      |               14 |             21 |
|  clk_BUFG                                             | top/dcf_decode/stream12_out                                       | reset                                                |                9 |             42 |
+-------------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------+------------------+----------------+


