// Seed: 3771588783
module module_0 ();
  assign id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_3 = 1;
  always id_3 <= !id_2;
  assign id_3 = id_4;
  assign id_1 = id_4;
  tri  id_5;
  wire id_6;
  wire id_7;
  id_8 :
  assert property (@(1) id_5)
  else;
  module_0();
endmodule
module module_2 (
    input tri id_0
);
  wire id_2;
  wire id_3;
  module_0();
endmodule
