# implementation-of-FIFO-using-verilog

FIFO = First In First Out
FIFO is used for communication between two different modules .We can transfer data from one module to another in a sequence with required speed of operation.
Fifo is one type of Buffer
Data written into the buffer first , comes out first .

FIFO contains four modules:
1) Memory module (RAM)
2) Counters (Read Counter , Write Counter)
3) Flag Logic ( Status Full or Empty)
4) Static memory ( Address)



\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\

