Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Nov 29 01:41:10 2024
| Host         : EthanWindows running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Complete_MIPS_timing_summary_routed.rpt -pb Complete_MIPS_timing_summary_routed.pb -rpx Complete_MIPS_timing_summary_routed.rpx -warn_on_violation
| Design       : Complete_MIPS
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1182)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2350)
5. checking no_input_delay (2)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1182)
---------------------------
 There are 1182 register/latch pins with no clock driven by root clock pin: FPGAClk/slowClk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2350)
---------------------------------------------------
 There are 2350 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.996        0.000                      0                   57        0.159        0.000                      0                   57        4.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.996        0.000                      0                   57        0.159        0.000                      0                   57        4.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.996ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.996ns  (required time - arrival time)
  Source:                 FPGAClk/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGAClk/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.766ns (22.953%)  route 2.571ns (77.047%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.554     5.075    FPGAClk/CLK
    SLICE_X38Y50         FDRE                                         r  FPGAClk/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  FPGAClk/counter_reg[17]/Q
                         net (fo=2, routed)           1.088     6.681    FPGAClk/counter[17]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.805 r  FPGAClk/counter[27]_i_2/O
                         net (fo=2, routed)           0.820     7.625    FPGAClk/counter[27]_i_2_n_0
    SLICE_X39Y48         LUT5 (Prop_lut5_I0_O)        0.124     7.749 r  FPGAClk/counter[27]_i_1/O
                         net (fo=28, routed)          0.663     8.412    FPGAClk/slowClk
    SLICE_X38Y48         FDRE                                         r  FPGAClk/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.446    14.787    FPGAClk/CLK
    SLICE_X38Y48         FDRE                                         r  FPGAClk/counter_reg[10]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    14.408    FPGAClk/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                  5.996    

Slack (MET) :             5.996ns  (required time - arrival time)
  Source:                 FPGAClk/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGAClk/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.766ns (22.953%)  route 2.571ns (77.047%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.554     5.075    FPGAClk/CLK
    SLICE_X38Y50         FDRE                                         r  FPGAClk/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  FPGAClk/counter_reg[17]/Q
                         net (fo=2, routed)           1.088     6.681    FPGAClk/counter[17]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.805 r  FPGAClk/counter[27]_i_2/O
                         net (fo=2, routed)           0.820     7.625    FPGAClk/counter[27]_i_2_n_0
    SLICE_X39Y48         LUT5 (Prop_lut5_I0_O)        0.124     7.749 r  FPGAClk/counter[27]_i_1/O
                         net (fo=28, routed)          0.663     8.412    FPGAClk/slowClk
    SLICE_X38Y48         FDRE                                         r  FPGAClk/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.446    14.787    FPGAClk/CLK
    SLICE_X38Y48         FDRE                                         r  FPGAClk/counter_reg[11]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    14.408    FPGAClk/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                  5.996    

Slack (MET) :             5.996ns  (required time - arrival time)
  Source:                 FPGAClk/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGAClk/counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.766ns (22.953%)  route 2.571ns (77.047%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.554     5.075    FPGAClk/CLK
    SLICE_X38Y50         FDRE                                         r  FPGAClk/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  FPGAClk/counter_reg[17]/Q
                         net (fo=2, routed)           1.088     6.681    FPGAClk/counter[17]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.805 r  FPGAClk/counter[27]_i_2/O
                         net (fo=2, routed)           0.820     7.625    FPGAClk/counter[27]_i_2_n_0
    SLICE_X39Y48         LUT5 (Prop_lut5_I0_O)        0.124     7.749 r  FPGAClk/counter[27]_i_1/O
                         net (fo=28, routed)          0.663     8.412    FPGAClk/slowClk
    SLICE_X38Y48         FDRE                                         r  FPGAClk/counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.446    14.787    FPGAClk/CLK
    SLICE_X38Y48         FDRE                                         r  FPGAClk/counter_reg[12]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    14.408    FPGAClk/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                  5.996    

Slack (MET) :             5.996ns  (required time - arrival time)
  Source:                 FPGAClk/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGAClk/counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.337ns  (logic 0.766ns (22.953%)  route 2.571ns (77.047%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.554     5.075    FPGAClk/CLK
    SLICE_X38Y50         FDRE                                         r  FPGAClk/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  FPGAClk/counter_reg[17]/Q
                         net (fo=2, routed)           1.088     6.681    FPGAClk/counter[17]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.805 r  FPGAClk/counter[27]_i_2/O
                         net (fo=2, routed)           0.820     7.625    FPGAClk/counter[27]_i_2_n_0
    SLICE_X39Y48         LUT5 (Prop_lut5_I0_O)        0.124     7.749 r  FPGAClk/counter[27]_i_1/O
                         net (fo=28, routed)          0.663     8.412    FPGAClk/slowClk
    SLICE_X38Y48         FDRE                                         r  FPGAClk/counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.446    14.787    FPGAClk/CLK
    SLICE_X38Y48         FDRE                                         r  FPGAClk/counter_reg[9]/C
                         clock pessimism              0.180    14.967    
                         clock uncertainty           -0.035    14.932    
    SLICE_X38Y48         FDRE (Setup_fdre_C_R)       -0.524    14.408    FPGAClk/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -8.412    
  -------------------------------------------------------------------
                         slack                                  5.996    

Slack (MET) :             6.084ns  (required time - arrival time)
  Source:                 FPGAClk/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGAClk/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 0.766ns (22.993%)  route 2.565ns (77.007%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.554     5.075    FPGAClk/CLK
    SLICE_X38Y50         FDRE                                         r  FPGAClk/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  FPGAClk/counter_reg[17]/Q
                         net (fo=2, routed)           1.088     6.681    FPGAClk/counter[17]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.805 r  FPGAClk/counter[27]_i_2/O
                         net (fo=2, routed)           0.820     7.625    FPGAClk/counter[27]_i_2_n_0
    SLICE_X39Y48         LUT5 (Prop_lut5_I0_O)        0.124     7.749 r  FPGAClk/counter[27]_i_1/O
                         net (fo=28, routed)          0.657     8.406    FPGAClk/slowClk
    SLICE_X38Y52         FDRE                                         r  FPGAClk/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.436    14.777    FPGAClk/CLK
    SLICE_X38Y52         FDRE                                         r  FPGAClk/counter_reg[25]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X38Y52         FDRE (Setup_fdre_C_R)       -0.524    14.491    FPGAClk/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -8.406    
  -------------------------------------------------------------------
                         slack                                  6.084    

Slack (MET) :             6.084ns  (required time - arrival time)
  Source:                 FPGAClk/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGAClk/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 0.766ns (22.993%)  route 2.565ns (77.007%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.554     5.075    FPGAClk/CLK
    SLICE_X38Y50         FDRE                                         r  FPGAClk/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  FPGAClk/counter_reg[17]/Q
                         net (fo=2, routed)           1.088     6.681    FPGAClk/counter[17]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.805 r  FPGAClk/counter[27]_i_2/O
                         net (fo=2, routed)           0.820     7.625    FPGAClk/counter[27]_i_2_n_0
    SLICE_X39Y48         LUT5 (Prop_lut5_I0_O)        0.124     7.749 r  FPGAClk/counter[27]_i_1/O
                         net (fo=28, routed)          0.657     8.406    FPGAClk/slowClk
    SLICE_X38Y52         FDRE                                         r  FPGAClk/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.436    14.777    FPGAClk/CLK
    SLICE_X38Y52         FDRE                                         r  FPGAClk/counter_reg[26]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X38Y52         FDRE (Setup_fdre_C_R)       -0.524    14.491    FPGAClk/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -8.406    
  -------------------------------------------------------------------
                         slack                                  6.084    

Slack (MET) :             6.084ns  (required time - arrival time)
  Source:                 FPGAClk/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGAClk/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.331ns  (logic 0.766ns (22.993%)  route 2.565ns (77.007%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.554     5.075    FPGAClk/CLK
    SLICE_X38Y50         FDRE                                         r  FPGAClk/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  FPGAClk/counter_reg[17]/Q
                         net (fo=2, routed)           1.088     6.681    FPGAClk/counter[17]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.805 r  FPGAClk/counter[27]_i_2/O
                         net (fo=2, routed)           0.820     7.625    FPGAClk/counter[27]_i_2_n_0
    SLICE_X39Y48         LUT5 (Prop_lut5_I0_O)        0.124     7.749 r  FPGAClk/counter[27]_i_1/O
                         net (fo=28, routed)          0.657     8.406    FPGAClk/slowClk
    SLICE_X38Y52         FDRE                                         r  FPGAClk/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.436    14.777    FPGAClk/CLK
    SLICE_X38Y52         FDRE                                         r  FPGAClk/counter_reg[27]/C
                         clock pessimism              0.273    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X38Y52         FDRE (Setup_fdre_C_R)       -0.524    14.491    FPGAClk/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -8.406    
  -------------------------------------------------------------------
                         slack                                  6.084    

Slack (MET) :             6.085ns  (required time - arrival time)
  Source:                 FPGAClk/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGAClk/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.247ns  (logic 0.766ns (23.588%)  route 2.481ns (76.412%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.554     5.075    FPGAClk/CLK
    SLICE_X38Y50         FDRE                                         r  FPGAClk/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  FPGAClk/counter_reg[17]/Q
                         net (fo=2, routed)           1.088     6.681    FPGAClk/counter[17]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.805 r  FPGAClk/counter[27]_i_2/O
                         net (fo=2, routed)           0.820     7.625    FPGAClk/counter[27]_i_2_n_0
    SLICE_X39Y48         LUT5 (Prop_lut5_I0_O)        0.124     7.749 r  FPGAClk/counter[27]_i_1/O
                         net (fo=28, routed)          0.573     8.322    FPGAClk/slowClk
    SLICE_X38Y46         FDRE                                         r  FPGAClk/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.445    14.786    FPGAClk/CLK
    SLICE_X38Y46         FDRE                                         r  FPGAClk/counter_reg[1]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X38Y46         FDRE (Setup_fdre_C_R)       -0.524    14.407    FPGAClk/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -8.322    
  -------------------------------------------------------------------
                         slack                                  6.085    

Slack (MET) :             6.085ns  (required time - arrival time)
  Source:                 FPGAClk/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGAClk/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.247ns  (logic 0.766ns (23.588%)  route 2.481ns (76.412%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.554     5.075    FPGAClk/CLK
    SLICE_X38Y50         FDRE                                         r  FPGAClk/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  FPGAClk/counter_reg[17]/Q
                         net (fo=2, routed)           1.088     6.681    FPGAClk/counter[17]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.805 r  FPGAClk/counter[27]_i_2/O
                         net (fo=2, routed)           0.820     7.625    FPGAClk/counter[27]_i_2_n_0
    SLICE_X39Y48         LUT5 (Prop_lut5_I0_O)        0.124     7.749 r  FPGAClk/counter[27]_i_1/O
                         net (fo=28, routed)          0.573     8.322    FPGAClk/slowClk
    SLICE_X38Y46         FDRE                                         r  FPGAClk/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.445    14.786    FPGAClk/CLK
    SLICE_X38Y46         FDRE                                         r  FPGAClk/counter_reg[2]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X38Y46         FDRE (Setup_fdre_C_R)       -0.524    14.407    FPGAClk/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -8.322    
  -------------------------------------------------------------------
                         slack                                  6.085    

Slack (MET) :             6.085ns  (required time - arrival time)
  Source:                 FPGAClk/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGAClk/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.247ns  (logic 0.766ns (23.588%)  route 2.481ns (76.412%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.554     5.075    FPGAClk/CLK
    SLICE_X38Y50         FDRE                                         r  FPGAClk/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.518     5.593 r  FPGAClk/counter_reg[17]/Q
                         net (fo=2, routed)           1.088     6.681    FPGAClk/counter[17]
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.124     6.805 r  FPGAClk/counter[27]_i_2/O
                         net (fo=2, routed)           0.820     7.625    FPGAClk/counter[27]_i_2_n_0
    SLICE_X39Y48         LUT5 (Prop_lut5_I0_O)        0.124     7.749 r  FPGAClk/counter[27]_i_1/O
                         net (fo=28, routed)          0.573     8.322    FPGAClk/slowClk
    SLICE_X38Y46         FDRE                                         r  FPGAClk/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.445    14.786    FPGAClk/CLK
    SLICE_X38Y46         FDRE                                         r  FPGAClk/counter_reg[3]/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X38Y46         FDRE (Setup_fdre_C_R)       -0.524    14.407    FPGAClk/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                          -8.322    
  -------------------------------------------------------------------
                         slack                                  6.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 FPGAClk/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGAClk/slowClk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.254ns (48.751%)  route 0.267ns (51.249%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.562     1.445    FPGAClk/CLK
    SLICE_X38Y50         FDRE                                         r  FPGAClk/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  FPGAClk/counter_reg[19]/Q
                         net (fo=2, routed)           0.062     1.671    FPGAClk/counter[19]
    SLICE_X39Y50         LUT6 (Prop_lut6_I1_O)        0.045     1.716 r  FPGAClk/counter[27]_i_2/O
                         net (fo=2, routed)           0.205     1.921    FPGAClk/counter[27]_i_2_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I0_O)        0.045     1.966 r  FPGAClk/slowClk_i_1/O
                         net (fo=1, routed)           0.000     1.966    FPGAClk/slowClk_i_1_n_0
    SLICE_X39Y48         FDRE                                         r  FPGAClk/slowClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.833     1.960    FPGAClk/CLK
    SLICE_X39Y48         FDRE                                         r  FPGAClk/slowClk_reg/C
                         clock pessimism             -0.244     1.716    
    SLICE_X39Y48         FDRE (Hold_fdre_C_D)         0.091     1.807    FPGAClk/slowClk_reg
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 FPGAClk/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGAClk/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.414ns (68.831%)  route 0.187ns (31.169%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.564     1.447    FPGAClk/CLK
    SLICE_X38Y49         FDRE                                         r  FPGAClk/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  FPGAClk/counter_reg[14]/Q
                         net (fo=2, routed)           0.187     1.798    FPGAClk/counter[14]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.197     1.995 r  FPGAClk/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.996    FPGAClk/counter0_carry__2_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.049 r  FPGAClk/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.000     2.049    FPGAClk/counter0_carry__3_n_7
    SLICE_X38Y50         FDRE                                         r  FPGAClk/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.830     1.958    FPGAClk/CLK
    SLICE_X38Y50         FDRE                                         r  FPGAClk/counter_reg[17]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    FPGAClk/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 FPGAClk/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGAClk/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.427ns (69.490%)  route 0.187ns (30.510%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.564     1.447    FPGAClk/CLK
    SLICE_X38Y49         FDRE                                         r  FPGAClk/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  FPGAClk/counter_reg[14]/Q
                         net (fo=2, routed)           0.187     1.798    FPGAClk/counter[14]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.197     1.995 r  FPGAClk/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.996    FPGAClk/counter0_carry__2_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.062 r  FPGAClk/counter0_carry__3/O[2]
                         net (fo=1, routed)           0.000     2.062    FPGAClk/counter0_carry__3_n_5
    SLICE_X38Y50         FDRE                                         r  FPGAClk/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.830     1.958    FPGAClk/CLK
    SLICE_X38Y50         FDRE                                         r  FPGAClk/counter_reg[19]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    FPGAClk/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 FPGAClk/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGAClk/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.450ns (70.591%)  route 0.187ns (29.409%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.564     1.447    FPGAClk/CLK
    SLICE_X38Y49         FDRE                                         r  FPGAClk/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  FPGAClk/counter_reg[14]/Q
                         net (fo=2, routed)           0.187     1.798    FPGAClk/counter[14]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.197     1.995 r  FPGAClk/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.996    FPGAClk/counter0_carry__2_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.085 r  FPGAClk/counter0_carry__3/O[1]
                         net (fo=1, routed)           0.000     2.085    FPGAClk/counter0_carry__3_n_6
    SLICE_X38Y50         FDRE                                         r  FPGAClk/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.830     1.958    FPGAClk/CLK
    SLICE_X38Y50         FDRE                                         r  FPGAClk/counter_reg[18]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    FPGAClk/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 FPGAClk/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGAClk/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.452ns (70.683%)  route 0.187ns (29.317%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.564     1.447    FPGAClk/CLK
    SLICE_X38Y49         FDRE                                         r  FPGAClk/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  FPGAClk/counter_reg[14]/Q
                         net (fo=2, routed)           0.187     1.798    FPGAClk/counter[14]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.197     1.995 r  FPGAClk/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.996    FPGAClk/counter0_carry__2_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.087 r  FPGAClk/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.000     2.087    FPGAClk/counter0_carry__3_n_4
    SLICE_X38Y50         FDRE                                         r  FPGAClk/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.830     1.958    FPGAClk/CLK
    SLICE_X38Y50         FDRE                                         r  FPGAClk/counter_reg[20]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.848    FPGAClk/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 FPGAClk/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGAClk/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.454ns (70.774%)  route 0.187ns (29.226%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.564     1.447    FPGAClk/CLK
    SLICE_X38Y49         FDRE                                         r  FPGAClk/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  FPGAClk/counter_reg[14]/Q
                         net (fo=2, routed)           0.187     1.798    FPGAClk/counter[14]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.197     1.995 r  FPGAClk/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.996    FPGAClk/counter0_carry__2_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.036 r  FPGAClk/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.036    FPGAClk/counter0_carry__3_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.089 r  FPGAClk/counter0_carry__4/O[0]
                         net (fo=1, routed)           0.000     2.089    FPGAClk/counter0_carry__4_n_7
    SLICE_X38Y51         FDRE                                         r  FPGAClk/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.830     1.958    FPGAClk/CLK
    SLICE_X38Y51         FDRE                                         r  FPGAClk/counter_reg[21]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.134     1.848    FPGAClk/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 FPGAClk/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGAClk/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.563     1.446    FPGAClk/CLK
    SLICE_X39Y46         FDRE                                         r  FPGAClk/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  FPGAClk/counter_reg[0]/Q
                         net (fo=3, routed)           0.167     1.754    FPGAClk/counter[0]
    SLICE_X39Y46         LUT1 (Prop_lut1_I0_O)        0.042     1.796 r  FPGAClk/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.796    FPGAClk/counter[0]_i_1_n_0
    SLICE_X39Y46         FDRE                                         r  FPGAClk/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.832     1.959    FPGAClk/CLK
    SLICE_X39Y46         FDRE                                         r  FPGAClk/counter_reg[0]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X39Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    FPGAClk/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.796    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 FPGAClk/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGAClk/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.654ns  (logic 0.467ns (71.355%)  route 0.187ns (28.645%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.564     1.447    FPGAClk/CLK
    SLICE_X38Y49         FDRE                                         r  FPGAClk/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  FPGAClk/counter_reg[14]/Q
                         net (fo=2, routed)           0.187     1.798    FPGAClk/counter[14]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.197     1.995 r  FPGAClk/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.996    FPGAClk/counter0_carry__2_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.036 r  FPGAClk/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.036    FPGAClk/counter0_carry__3_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.102 r  FPGAClk/counter0_carry__4/O[2]
                         net (fo=1, routed)           0.000     2.102    FPGAClk/counter0_carry__4_n_5
    SLICE_X38Y51         FDRE                                         r  FPGAClk/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.830     1.958    FPGAClk/CLK
    SLICE_X38Y51         FDRE                                         r  FPGAClk/counter_reg[23]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.134     1.848    FPGAClk/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 FPGAClk/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGAClk/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.562     1.445    FPGAClk/CLK
    SLICE_X38Y52         FDRE                                         r  FPGAClk/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  FPGAClk/counter_reg[27]/Q
                         net (fo=2, routed)           0.127     1.736    FPGAClk/counter[27]
    SLICE_X38Y52         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  FPGAClk/counter0_carry__5/O[2]
                         net (fo=1, routed)           0.000     1.846    FPGAClk/counter0_carry__5_n_5
    SLICE_X38Y52         FDRE                                         r  FPGAClk/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.830     1.958    FPGAClk/CLK
    SLICE_X38Y52         FDRE                                         r  FPGAClk/counter_reg[27]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X38Y52         FDRE (Hold_fdre_C_D)         0.134     1.579    FPGAClk/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 FPGAClk/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGAClk/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.677ns  (logic 0.490ns (72.327%)  route 0.187ns (27.673%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.564     1.447    FPGAClk/CLK
    SLICE_X38Y49         FDRE                                         r  FPGAClk/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  FPGAClk/counter_reg[14]/Q
                         net (fo=2, routed)           0.187     1.798    FPGAClk/counter[14]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.197     1.995 r  FPGAClk/counter0_carry__2/CO[3]
                         net (fo=1, routed)           0.001     1.996    FPGAClk/counter0_carry__2_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.036 r  FPGAClk/counter0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     2.036    FPGAClk/counter0_carry__3_n_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.125 r  FPGAClk/counter0_carry__4/O[1]
                         net (fo=1, routed)           0.000     2.125    FPGAClk/counter0_carry__4_n_6
    SLICE_X38Y51         FDRE                                         r  FPGAClk/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.830     1.958    FPGAClk/CLK
    SLICE_X38Y51         FDRE                                         r  FPGAClk/counter_reg[22]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X38Y51         FDRE (Hold_fdre_C_D)         0.134     1.848    FPGAClk/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.277    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X39Y46   FPGAClk/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y48   FPGAClk/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y48   FPGAClk/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y48   FPGAClk/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y49   FPGAClk/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y49   FPGAClk/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y49   FPGAClk/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y49   FPGAClk/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X38Y50   FPGAClk/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   FPGAClk/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   FPGAClk/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   FPGAClk/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   FPGAClk/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   FPGAClk/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   FPGAClk/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   FPGAClk/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   FPGAClk/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y49   FPGAClk/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y49   FPGAClk/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   FPGAClk/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y46   FPGAClk/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   FPGAClk/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   FPGAClk/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   FPGAClk/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   FPGAClk/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   FPGAClk/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y48   FPGAClk/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y49   FPGAClk/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y49   FPGAClk/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2358 Endpoints
Min Delay          2358 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU/instr_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[28][10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.037ns  (logic 1.377ns (9.810%)  route 12.660ns (90.190%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE                         0.000     0.000 r  CPU/instr_reg[30]/C
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  CPU/instr_reg[30]/Q
                         net (fo=10, routed)          0.689     1.167    CPU/Register/Q[30]
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.295     1.462 r  CPU/Register/opsave[5]_i_3/O
                         net (fo=27, routed)          1.033     2.495    CPU/Register/instr_reg[30]
    SLICE_X15Y32         LUT5 (Prop_lut5_I3_O)        0.124     2.619 f  CPU/Register/REG[0][31]_i_11/O
                         net (fo=8, routed)           0.810     3.430    CPU/Register/dr[1]
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.153     3.583 r  CPU/Register/REG[5][31]_i_3/O
                         net (fo=224, routed)        10.128    13.710    CPU/Register/REG[5][31]_i_3_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I1_O)        0.327    14.037 r  CPU/Register/REG[28][10]_i_1/O
                         net (fo=1, routed)           0.000    14.037    CPU/Register/REG_reg[28]_62[10]
    SLICE_X30Y23         FDRE                                         r  CPU/Register/REG_reg[28][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/instr_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[21][11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.885ns  (logic 1.377ns (9.917%)  route 12.508ns (90.083%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE                         0.000     0.000 r  CPU/instr_reg[30]/C
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  CPU/instr_reg[30]/Q
                         net (fo=10, routed)          0.689     1.167    CPU/Register/Q[30]
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.295     1.462 r  CPU/Register/opsave[5]_i_3/O
                         net (fo=27, routed)          1.033     2.495    CPU/Register/instr_reg[30]
    SLICE_X15Y32         LUT5 (Prop_lut5_I3_O)        0.124     2.619 f  CPU/Register/REG[0][31]_i_11/O
                         net (fo=8, routed)           0.810     3.430    CPU/Register/dr[1]
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.153     3.583 r  CPU/Register/REG[5][31]_i_3/O
                         net (fo=224, routed)         9.976    13.558    CPU/Register/REG[5][31]_i_3_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I3_O)        0.327    13.885 r  CPU/Register/REG[21][11]_i_1/O
                         net (fo=1, routed)           0.000    13.885    CPU/Register/REG_reg[21]_61[11]
    SLICE_X30Y23         FDRE                                         r  CPU/Register/REG_reg[21][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/instr_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[20][11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.803ns  (logic 1.377ns (9.976%)  route 12.426ns (90.024%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE                         0.000     0.000 r  CPU/instr_reg[30]/C
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  CPU/instr_reg[30]/Q
                         net (fo=10, routed)          0.689     1.167    CPU/Register/Q[30]
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.295     1.462 r  CPU/Register/opsave[5]_i_3/O
                         net (fo=27, routed)          1.033     2.495    CPU/Register/instr_reg[30]
    SLICE_X15Y32         LUT5 (Prop_lut5_I3_O)        0.124     2.619 f  CPU/Register/REG[0][31]_i_11/O
                         net (fo=8, routed)           0.810     3.430    CPU/Register/dr[1]
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.153     3.583 r  CPU/Register/REG[5][31]_i_3/O
                         net (fo=224, routed)         9.894    13.476    CPU/Register/REG[5][31]_i_3_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I2_O)        0.327    13.803 r  CPU/Register/REG[20][11]_i_1/O
                         net (fo=1, routed)           0.000    13.803    CPU/Register/REG_reg[20]_60[11]
    SLICE_X30Y23         FDRE                                         r  CPU/Register/REG_reg[20][11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/instr_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[29][10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.677ns  (logic 1.377ns (10.068%)  route 12.300ns (89.932%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE                         0.000     0.000 r  CPU/instr_reg[30]/C
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  CPU/instr_reg[30]/Q
                         net (fo=10, routed)          0.689     1.167    CPU/Register/Q[30]
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.295     1.462 r  CPU/Register/opsave[5]_i_3/O
                         net (fo=27, routed)          1.033     2.495    CPU/Register/instr_reg[30]
    SLICE_X15Y32         LUT5 (Prop_lut5_I3_O)        0.124     2.619 f  CPU/Register/REG[0][31]_i_11/O
                         net (fo=8, routed)           0.810     3.430    CPU/Register/dr[1]
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.153     3.583 r  CPU/Register/REG[5][31]_i_3/O
                         net (fo=224, routed)         9.767    13.350    CPU/Register/REG[5][31]_i_3_n_0
    SLICE_X28Y23         LUT6 (Prop_lut6_I2_O)        0.327    13.677 r  CPU/Register/REG[29][10]_i_1/O
                         net (fo=1, routed)           0.000    13.677    CPU/Register/REG_reg[29]_63[10]
    SLICE_X28Y23         FDRE                                         r  CPU/Register/REG_reg[29][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/instr_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[18][12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.546ns  (logic 1.257ns (9.279%)  route 12.289ns (90.721%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE                         0.000     0.000 r  CPU/instr_reg[30]/C
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  CPU/instr_reg[30]/Q
                         net (fo=10, routed)          0.689     1.167    CPU/Register/Q[30]
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.295     1.462 r  CPU/Register/opsave[5]_i_3/O
                         net (fo=27, routed)          1.051     2.513    CPU/Register/instr_reg[30]
    SLICE_X13Y33         LUT5 (Prop_lut5_I3_O)        0.152     2.665 r  CPU/Register/REG[17][31]_i_2/O
                         net (fo=97, routed)         10.549    13.214    CPU/Register/dr[3]
    SLICE_X4Y44          LUT6 (Prop_lut6_I0_O)        0.332    13.546 r  CPU/Register/REG[18][12]_i_1/O
                         net (fo=1, routed)           0.000    13.546    CPU/Register/REG_reg[18]_49[12]
    SLICE_X4Y44          FDRE                                         r  CPU/Register/REG_reg[18][12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/instr_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[5][8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.529ns  (logic 1.377ns (10.178%)  route 12.152ns (89.822%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE                         0.000     0.000 r  CPU/instr_reg[30]/C
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  CPU/instr_reg[30]/Q
                         net (fo=10, routed)          0.689     1.167    CPU/Register/Q[30]
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.295     1.462 r  CPU/Register/opsave[5]_i_3/O
                         net (fo=27, routed)          1.033     2.495    CPU/Register/instr_reg[30]
    SLICE_X15Y32         LUT5 (Prop_lut5_I3_O)        0.124     2.619 f  CPU/Register/REG[0][31]_i_11/O
                         net (fo=8, routed)           0.810     3.430    CPU/Register/dr[1]
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.153     3.583 r  CPU/Register/REG[5][31]_i_3/O
                         net (fo=224, routed)         9.619    13.202    CPU/Register/REG[5][31]_i_3_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I4_O)        0.327    13.529 r  CPU/Register/REG[5][8]_i_1/O
                         net (fo=1, routed)           0.000    13.529    CPU/Register/REG_reg[5]_57[8]
    SLICE_X34Y25         FDRE                                         r  CPU/Register/REG_reg[5][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/instr_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[28][25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.526ns  (logic 1.377ns (10.180%)  route 12.149ns (89.820%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE                         0.000     0.000 r  CPU/instr_reg[30]/C
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  CPU/instr_reg[30]/Q
                         net (fo=10, routed)          0.689     1.167    CPU/Register/Q[30]
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.295     1.462 r  CPU/Register/opsave[5]_i_3/O
                         net (fo=27, routed)          1.033     2.495    CPU/Register/instr_reg[30]
    SLICE_X15Y32         LUT5 (Prop_lut5_I3_O)        0.124     2.619 f  CPU/Register/REG[0][31]_i_11/O
                         net (fo=8, routed)           0.810     3.430    CPU/Register/dr[1]
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.153     3.583 r  CPU/Register/REG[5][31]_i_3/O
                         net (fo=224, routed)         9.617    13.199    CPU/Register/REG[5][31]_i_3_n_0
    SLICE_X39Y47         LUT6 (Prop_lut6_I1_O)        0.327    13.526 r  CPU/Register/REG[28][25]_i_1/O
                         net (fo=1, routed)           0.000    13.526    CPU/Register/REG_reg[28]_62[25]
    SLICE_X39Y47         FDRE                                         r  CPU/Register/REG_reg[28][25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/instr_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[21][23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.505ns  (logic 1.377ns (10.196%)  route 12.128ns (89.804%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE                         0.000     0.000 r  CPU/instr_reg[30]/C
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  CPU/instr_reg[30]/Q
                         net (fo=10, routed)          0.689     1.167    CPU/Register/Q[30]
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.295     1.462 r  CPU/Register/opsave[5]_i_3/O
                         net (fo=27, routed)          1.033     2.495    CPU/Register/instr_reg[30]
    SLICE_X15Y32         LUT5 (Prop_lut5_I3_O)        0.124     2.619 f  CPU/Register/REG[0][31]_i_11/O
                         net (fo=8, routed)           0.810     3.430    CPU/Register/dr[1]
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.153     3.583 r  CPU/Register/REG[5][31]_i_3/O
                         net (fo=224, routed)         9.596    13.178    CPU/Register/REG[5][31]_i_3_n_0
    SLICE_X28Y42         LUT6 (Prop_lut6_I3_O)        0.327    13.505 r  CPU/Register/REG[21][23]_i_1/O
                         net (fo=1, routed)           0.000    13.505    CPU/Register/REG_reg[21]_61[23]
    SLICE_X28Y42         FDRE                                         r  CPU/Register/REG_reg[21][23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/instr_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[29][24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.482ns  (logic 1.377ns (10.214%)  route 12.105ns (89.786%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE                         0.000     0.000 r  CPU/instr_reg[30]/C
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  CPU/instr_reg[30]/Q
                         net (fo=10, routed)          0.689     1.167    CPU/Register/Q[30]
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.295     1.462 r  CPU/Register/opsave[5]_i_3/O
                         net (fo=27, routed)          1.033     2.495    CPU/Register/instr_reg[30]
    SLICE_X15Y32         LUT5 (Prop_lut5_I3_O)        0.124     2.619 f  CPU/Register/REG[0][31]_i_11/O
                         net (fo=8, routed)           0.810     3.430    CPU/Register/dr[1]
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.153     3.583 r  CPU/Register/REG[5][31]_i_3/O
                         net (fo=224, routed)         9.572    13.155    CPU/Register/REG[5][31]_i_3_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I2_O)        0.327    13.482 r  CPU/Register/REG[29][24]_i_1/O
                         net (fo=1, routed)           0.000    13.482    CPU/Register/REG_reg[29]_63[24]
    SLICE_X36Y43         FDRE                                         r  CPU/Register/REG_reg[29][24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/instr_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[28][24]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.480ns  (logic 1.377ns (10.215%)  route 12.103ns (89.785%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y32         FDRE                         0.000     0.000 r  CPU/instr_reg[30]/C
    SLICE_X12Y32         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  CPU/instr_reg[30]/Q
                         net (fo=10, routed)          0.689     1.167    CPU/Register/Q[30]
    SLICE_X13Y32         LUT6 (Prop_lut6_I0_O)        0.295     1.462 r  CPU/Register/opsave[5]_i_3/O
                         net (fo=27, routed)          1.033     2.495    CPU/Register/instr_reg[30]
    SLICE_X15Y32         LUT5 (Prop_lut5_I3_O)        0.124     2.619 f  CPU/Register/REG[0][31]_i_11/O
                         net (fo=8, routed)           0.810     3.430    CPU/Register/dr[1]
    SLICE_X15Y31         LUT3 (Prop_lut3_I0_O)        0.153     3.583 r  CPU/Register/REG[5][31]_i_3/O
                         net (fo=224, routed)         9.571    13.153    CPU/Register/REG[5][31]_i_3_n_0
    SLICE_X36Y43         LUT6 (Prop_lut6_I1_O)        0.327    13.480 r  CPU/Register/REG[28][24]_i_1/O
                         net (fo=1, routed)           0.000    13.480    CPU/Register/REG_reg[28]_62[24]
    SLICE_X36Y43         FDRE                                         r  CPU/Register/REG_reg[28][24]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU/Register/REG_reg[8][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[8][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.711%)  route 0.120ns (39.289%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y26         FDRE                         0.000     0.000 r  CPU/Register/REG_reg[8][5]/C
    SLICE_X13Y26         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/Register/REG_reg[8][5]/Q
                         net (fo=3, routed)           0.120     0.261    CPU/Register/REG[8][5]
    SLICE_X13Y26         LUT5 (Prop_lut5_I4_O)        0.045     0.306 r  CPU/Register/REG[8][5]_i_1/O
                         net (fo=1, routed)           0.000     0.306    CPU/Register/REG_reg[8]_55[5]
    SLICE_X13Y26         FDRE                                         r  CPU/Register/REG_reg[8][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/Register/REG_reg[12][10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[12][10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.186ns (59.409%)  route 0.127ns (40.591%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE                         0.000     0.000 r  CPU/Register/REG_reg[12][10]/C
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/Register/REG_reg[12][10]/Q
                         net (fo=3, routed)           0.127     0.268    CPU/Register/REG[12][10]
    SLICE_X29Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.313 r  CPU/Register/REG[12][10]_i_1/O
                         net (fo=1, routed)           0.000     0.313    CPU/Register/REG_reg[12]_58[10]
    SLICE_X29Y22         FDRE                                         r  CPU/Register/REG_reg[12][10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/Register/REG_reg[23][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[23][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.186ns (59.409%)  route 0.127ns (40.591%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y22          FDRE                         0.000     0.000 r  CPU/Register/REG_reg[23][2]/C
    SLICE_X3Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/Register/REG_reg[23][2]/Q
                         net (fo=3, routed)           0.127     0.268    CPU/Register/REG[23][2]
    SLICE_X3Y22          LUT6 (Prop_lut6_I5_O)        0.045     0.313 r  CPU/Register/REG[23][2]_i_1/O
                         net (fo=1, routed)           0.000     0.313    CPU/Register/REG_reg[23]_46[2]
    SLICE_X3Y22          FDRE                                         r  CPU/Register/REG_reg[23][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/Register/REG_reg[20][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[20][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.186ns (59.215%)  route 0.128ns (40.785%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE                         0.000     0.000 r  CPU/Register/REG_reg[20][5]/C
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/Register/REG_reg[20][5]/Q
                         net (fo=3, routed)           0.128     0.269    CPU/Register/REG[20][5]
    SLICE_X15Y24         LUT6 (Prop_lut6_I5_O)        0.045     0.314 r  CPU/Register/REG[20][5]_i_1/O
                         net (fo=1, routed)           0.000     0.314    CPU/Register/REG_reg[20]_60[5]
    SLICE_X15Y24         FDRE                                         r  CPU/Register/REG_reg[20][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/Register/REG_reg[11][26]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[11][26]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.186ns (59.177%)  route 0.128ns (40.823%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE                         0.000     0.000 r  CPU/Register/REG_reg[11][26]/C
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/Register/REG_reg[11][26]/Q
                         net (fo=3, routed)           0.128     0.269    CPU/Register/REG[11][26]
    SLICE_X15Y43         LUT6 (Prop_lut6_I5_O)        0.045     0.314 r  CPU/Register/REG[11][26]_i_1/O
                         net (fo=1, routed)           0.000     0.314    CPU/Register/REG_reg[11]_51[26]
    SLICE_X15Y43         FDRE                                         r  CPU/Register/REG_reg[11][26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/Register/REG_reg[31][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[31][8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.186ns (59.177%)  route 0.128ns (40.823%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE                         0.000     0.000 r  CPU/Register/REG_reg[31][8]/C
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/Register/REG_reg[31][8]/Q
                         net (fo=3, routed)           0.128     0.269    CPU/Register/REG[31][8]
    SLICE_X35Y22         LUT6 (Prop_lut6_I5_O)        0.045     0.314 r  CPU/Register/REG[31][8]_i_1/O
                         net (fo=1, routed)           0.000     0.314    CPU/Register/REG_reg[31]_47[8]
    SLICE_X35Y22         FDRE                                         r  CPU/Register/REG_reg[31][8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/Register/REG_reg[22][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[22][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.186ns (58.983%)  route 0.129ns (41.017%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE                         0.000     0.000 r  CPU/Register/REG_reg[22][2]/C
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/Register/REG_reg[22][2]/Q
                         net (fo=3, routed)           0.129     0.270    CPU/Register/REG[22][2]
    SLICE_X5Y22          LUT6 (Prop_lut6_I5_O)        0.045     0.315 r  CPU/Register/REG[22][2]_i_1/O
                         net (fo=1, routed)           0.000     0.315    CPU/Register/REG_reg[22]_42[2]
    SLICE_X5Y22          FDRE                                         r  CPU/Register/REG_reg[22][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/Register/REG_reg[27][24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[27][24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.186ns (58.983%)  route 0.129ns (41.017%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE                         0.000     0.000 r  CPU/Register/REG_reg[27][24]/C
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/Register/REG_reg[27][24]/Q
                         net (fo=3, routed)           0.129     0.270    CPU/Register/REG[27][24]
    SLICE_X37Y43         LUT6 (Prop_lut6_I5_O)        0.045     0.315 r  CPU/Register/REG[27][24]_i_1/O
                         net (fo=1, routed)           0.000     0.315    CPU/Register/REG_reg[27]_53[24]
    SLICE_X37Y43         FDRE                                         r  CPU/Register/REG_reg[27][24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/Register/REG_reg[31][19]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[31][19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.186ns (58.983%)  route 0.129ns (41.017%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y28         FDRE                         0.000     0.000 r  CPU/Register/REG_reg[31][19]/C
    SLICE_X31Y28         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/Register/REG_reg[31][19]/Q
                         net (fo=3, routed)           0.129     0.270    CPU/Register/REG[31][19]
    SLICE_X31Y28         LUT6 (Prop_lut6_I5_O)        0.045     0.315 r  CPU/Register/REG[31][19]_i_1/O
                         net (fo=1, routed)           0.000     0.315    CPU/Register/REG_reg[31]_47[19]
    SLICE_X31Y28         FDRE                                         r  CPU/Register/REG_reg[31][19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/Register/REG_reg[9][11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/Register/REG_reg[9][11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.186ns (58.983%)  route 0.129ns (41.017%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE                         0.000     0.000 r  CPU/Register/REG_reg[9][11]/C
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/Register/REG_reg[9][11]/Q
                         net (fo=3, routed)           0.129     0.270    CPU/Register/REG[9][11]
    SLICE_X31Y21         LUT6 (Prop_lut6_I5_O)        0.045     0.315 r  CPU/Register/REG[9][11]_i_1/O
                         net (fo=1, routed)           0.000     0.315    CPU/Register/REG_reg[9]_37[11]
    SLICE_X31Y21         FDRE                                         r  CPU/Register/REG_reg[9][11]/D
  -------------------------------------------------------------------    -------------------





