@Article{Walter2012,
author="Walter, F{\'a}bio Leandro and Diniz, Cl{\'a}udio Machado and Bampi, Sergio",
title="Synthesis and comparison of low-power high-throughput architectures for {SAD} calculation",
journal="Analog Integrated Circuits and Signal Processing",
year="2012",
month="Dec",
day="01",
volume="73",
number="3",
pages="873--884",
abstract="Video applications are increasingly present in consumer electronic devices which require low-power and low-energy consumption. Sum of Absolute Differences (SAD) is the most used distortion metric in video coding implementation and consumes a relative large area in the motion estimation hardware. This paper presents the standard-cells synthesis and a comprehensive analysis of various parallel hardware architectures alternatives for SAD calculation, focusing on different design constraints such as high-performance (maximum throughput) and the tradeoff between high-performance and low-power dissipation (namely an isoperformance target). Low-power techniques supported by commercial standard-cells tools are exercised in this design, such as clock gating, multi-threshold (VT) and a combination of slow and fast standard-cells. We achieved significant power reduction for the architectures with lower frequencies and higher parallelism, slow cells and mainly with only one pipeline stage.",
issn="1573-1979",
doi="10.1007/s10470-012-9971-z",
url="https://doi.org/10.1007/s10470-012-9971-z"
}

http://ieeexplore.ieee.org/document/5483019/
Efficiency evaluation and architecture design of SSD unities for the H.264/AVC standard - IEEE Conference Publication
This paper presents the design and evaluation of architectures that performs the SSD (Sum of Squared Differences) similarity criterion calculation. The com
Três arquiteturas de SSD (uma com multiplexador, uma com memoria e com multiplicador dedicado) simuladas em fpga e comparadas com uma arq de SAD
@INPROCEEDINGS{5483019, 
author={G. Sanchez and F. Sampaio and R. Dornelles and L. Agostini}, 
booktitle={2010 VI Southern Programmable Logic Conference (SPL)}, 
title={Efficiency evaluation and architecture design of {SSD} unities for the {H.264/AVC} standard}, 
year={2010}, 
volume={}, 
number={}, 
pages={171-174}, 
keywords={data compression;field programmable gate arrays;hardware description languages;high definition television;video coding;AVC standard;Altera Stratix II FPGA;H.264 standard;HDTV 1080p videos;JM 16.0 reference software;VHDL;dedicated multiplier;multiplexer;similarity criterion calculation;sum of absolute differences;sum of squared differences;Automatic voltage control;Calculators;Computer architecture;Field programmable gate arrays;Frequency;HDTV;Multiplexing;Performance evaluation;Software performance;Testing}, 
doi={10.1109/SPL.2010.5483019}, 
ISSN={}, 
month={March},}

http://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=7410233
@INPROCEEDINGS{7410233, 
author={C. Diniz and G. Corrêa and A. Susin and S. Bampi}, 
booktitle={2010 First IEEE Latin American Symposium on Circuits and Systems (LASCAS)}, 
title={Comparative analysis of parallel {SAD} calculation hardware architectures for {H.}264/{AVC} video coding}, 
year={2010}, 
volume={}, 
number={}, 
pages={113-116}, 
keywords={application specific integrated circuits;computational complexity;energy consumption;motion estimation;video coding;H.264/AVC ASIC video coding;comparative analysis;computational complexity;energy consumption;low complexity distortion metric;motion estimation;parallel SAD calculation hardware architecture;pipeline version;real-time video encoder;sum of absolute difference;Hardware;Logic gates;Parallel processing;Pipelines;Streaming media;Throughput;Video coding;Encoder;H.264/AVC;Hardware;SAD;Video Coding}, 
doi={10.1109/LASCAS.2010.7410233}, 
ISSN={}, 
month={Feb},}

http://ieeexplore.ieee.org/document/7724049/
@INPROCEEDINGS{7724049, 
author={L. B. Soares and C. M. Diniz and E. A. C. da Costa and S. Bampi}, 
booktitle={2016 29th Symposium on Integrated Circuits and Systems Design (SBCCI)}, 
title={A novel pruned-based algorithm for energy-efficient {SATD} operation in the {HEVC} coding}, 
year={2016}, 
volume={}, 
number={}, 
pages={1-6}, 
keywords={CMOS integrated circuits;Hadamard transforms;video coding;1080p video sequence;BD-PSNR reduction;CMOS accelerator circuit;HEVC coding;Hadamard transform;approximate computing algorithm;arithmetic operation;block matching;energy consumption;energy-efficient SATD operation;high efficiency video coding;least significant coefficient;pruned-based algorithm;size 45 nm;sum of absolute difference;sum of absolute transformed difference;Approximate computing;Approximation algorithms;Computational efficiency;Computer architecture;Energy efficiency;Transforms;Video coding;Approximate Computing;CMOS Energy Efficiency;Low Power CMOS design;Video Coding}, 
doi={10.1109/SBCCI.2016.7724049}, 
ISSN={}, 
month={Aug},}

simulado com cadence usando tsmc 90nm
http://ieeexplore.ieee.org/document/8211731/
@INPROCEEDINGS{8211731, 
author={C. Santosh and C. P. Rajabai and S. Sivanantham}, 
booktitle={2017 International conference on Microelectronic Devices, Circuits and Systems (ICMDCS)}, 
title={A {SAD} architecture for variable block size motion estimation in {H}.264 video coding}, 
year={2017}, 
volume={}, 
number={}, 
pages={1-5}, 
keywords={adders;comparators (circuits);logic design;motion estimation;video coding;Carry skip adder unit;H.264 video coding;SAD;absolute difference unit;absolute difference values;arithmetic operation;comparator;fixed block size motion estimation;high throughput hardware architecture;real-time video coding;variable block size estimation technique;variable block size motion estimation;Adders;Complexity theory;Computer architecture;Encoding;Hardware;Motion estimation;Video coding;Control unit;H.264;Motion estimation;SAD architecture;Variable block size}, 
doi={10.1109/ICMDCS.2017.8211731}, 
ISSN={}, 
month={Aug},}


http://ieeexplore.ieee.org/document/7880116/
implementação em dsp especifico da sad e sse. simulado e comparado com outros trabalhso
@INPROCEEDINGS{7880116, 
author={H. Kibeya and N. Bahri and M. A. Ben Ayed and N. Masmoudi}, 
booktitle={2016 International Image Processing, Applications and Systems (IPAS)}, 
title={{SAD} and {SSE} implementation for {HEVC} encoder on {DSP} {TMS320C6678}}, 
year={2016}, 
volume={}, 
number={}, 
pages={1-6}, 
keywords={computational complexity;distortion;optimisation;video codecs;video coding;DSP TMS320C6678;H264/AVC standard;HEVC encoder;SAD;SSE;coding efficiency;computational complexity;encoding;high efficiency video coding;multimedia applications;rate distortion optimization;single instruction multiple data;sum of absolute differences;sum square error;Computer architecture;Digital signal processing;Encoding;Image coding;Program processors;Random access memory;Standards;HEVC;SAD;SIMD implementation;SSE;TMS320C6678}, 
doi={10.1109/IPAS.2016.7880116}, 
ISSN={}, 
month={Nov},}

http://ieeexplore.ieee.org/document/7824708/
implementada sad em fpga, simulada
@INPROCEEDINGS{7824708, 
author={T. Adiono and M. D. Adhinata and N. Prihatiningrum and R. Disastra and R. V. W. Putra and A. H. Salman}, 
booktitle={2016 International Symposium on Intelligent Signal Processing and Communication Systems (ISPACS)}, 
title={An architecture design of {SAD} based template matching for fast queue counter in {FPGA}}, 
year={2016}, 
volume={}, 
number={}, 
pages={1-4}, 
keywords={field programmable gate arrays;integrated circuit design;FPGA Altera DE2-115;SAD processor array;architecture design;fast queue counter;frequency 100 MHz;processing elements;source images;sum of absolute difference;template images;template matching;Adders;Clocks;Delays;Field programmable gate arrays;Parallel processing;Radiation detectors;Registers;FPGA;Fast Queue Counter;Sum of Absolute Difference;Template Matching}, 
doi={10.1109/ISPACS.2016.7824708}, 
ISSN={}, 
month={Oct},}

http://ieeexplore.ieee.org/document/7562635/
implementa sad em fpga e sintetiza
@INPROCEEDINGS{7562635, 
author={V. N. Dinh and H. A. Phuong and D. V. Duc and P. T. K. Ha and P. Van Tien and N. V. Thang}, 
booktitle={2016 IEEE Sixth International Conference on Communications and Electronics (ICCE)}, 
title={High speed {SAD} architecture for variable block size motion estimation in {HEVC} encoder}, 
year={2016}, 
volume={}, 
number={}, 
pages={195-198}, 
keywords={field programmable gate arrays;motion estimation;video coding;HEVC encoder;ME process;Virtex-5 FPGA;calculation time reduction;current block;hardware usage reduction;high efficient video coding encoder;high speed SAD architecture;high speed sum-of-absolute difference architecture;reference block;size 65 nm;variable block size SAD calculation;variable block size motion estimation;Adders;Computer architecture;Encoding;Hardware;Motion estimation;HEVC;HEVC Encoder;Motion Estimation;SAD Architecture;SAD Hardware}, 
doi={10.1109/CCE.2016.7562635}, 
ISSN={}, 
month={July},}

http://ieeexplore.ieee.org/document/7298260/
sad com simulação pra soc de 130nm Samsung 130nm CMOS
@INPROCEEDINGS{7298260, 
author={L. D. T. Dang and I. J. Chang and J. Kim}, 
booktitle={2014 IEEE/ACM International Symposium on Low Power Electronics and Design (ISLPED)}, 
title={{a}-{SAD}: Power efficient {SAD} calculator for real time {H}.264 video encoder using {MSB}-approximation technique}, 
year={2014}, 
volume={}, 
number={}, 
pages={259-262}, 
keywords={approximation theory;data compression;video coding;MSB-approximation technique;a-SAD circuit;approximate SAD calculator;isoperformance scenario;most significant bit;power dissipation;power efficient SAD calculator;power saving;real time H.264 video encoder;sum of absolute difference;video compression rate;Adders;Approximation methods;Calculators;Delays;Logic gates;Power dissipation;Approximate Computing;MSB-Approximation;Motion Estimation;SAD Circuit Design}, 
doi={10.1145/2627369.2627650}, 
ISSN={}, 
month={Aug},}

http://ieeexplore.ieee.org/document/1661663/
@ARTICLE{1661663, 
author={J. Vanne and E. Aho and T. D. Hamalainen and K. Kuusilinna}, 
journal={IEEE Transactions on Circuits and Systems for Video Technology}, 
title={A High-Performance Sum of Absolute Difference Implementation for Motion Estimation}, 
year={2006}, 
volume={16}, 
number={7}, 
pages={876-883}, 
keywords={CMOS integrated circuits;motion estimation;video coding;730 MHz;770 MHz;CMOS technology;absolute difference implementation;block-matching algorithm;control logic;early termination mechanisms;high-performance sum;motion estimation;video coding;CMOS technology;Computer architecture;Costs;Frequency synthesizers;Logic design;Measurement;Motion estimation;Pipelines;Termination of employment;Video coding;Early termination mechanism;SAD architecture;motion estimation;sum of absolute difference (SAD)}, 
doi={10.1109/TCSVT.2006.877150}, 
ISSN={1051-8215}, 
month={July},}

http://ieeexplore.ieee.org/document/7032774/
sad simulada em fpga
@INPROCEEDINGS{7032774, 
author={A. Medhat and A. Shalaby and M. S. Sayed and M. Elsabrouty and F. Mehdipour}, 
booktitle={2014 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)}, 
title={A highly parallel {SAD} architecture for motion estimation in {HEVC} encoder}, 
year={2014}, 
volume={}, 
number={}, 
pages={280-283}, 
keywords={field programmable gate arrays;motion estimation;video coding;HD resolution;HEVC encoder;HEVC standard;LUT;UHD resolution;Xilinx Virtex-7 XC7VX550T FPGA;block sizes;clock frequency;computational cost;frequency 458 MHz;hardware architecture;highly-parallel SAD architecture;motion estimation module;motion estimation processing cost;prediction blocks;real-time processing constraint;slice registers;sum-of-absolute difference architecture;Computer architecture;Field programmable gate arrays;Hardware;Motion estimation;Registers;Transform coding;Video coding;HEVC;SAD architecture;inter prediction;variable block size motion estimation (VBSME)}, 
doi={10.1109/APCCAS.2014.7032774}, 
ISSN={}, 
month={Nov},}

http://ieeexplore.ieee.org/document/6675269/
sad implementada em fpga, sintese
@INPROCEEDINGS{6675269, 
author={P. Nalluri and L. N. Alves and A. Navarro}, 
booktitle={2013 International Symposium on System on Chip (SoC)}, 
title={A novel {SAD} architecture for variable block size motion estimation in {HEVC} video coding}, 
year={2013}, 
volume={}, 
number={}, 
pages={1-4}, 
keywords={field programmable gate arrays;motion estimation;video coding;AMP;FPGA;HEVC video coding;asymmetric motion partitioning;novel SAD architecture;parallelism optimization;reference blocks;sum-of-absolute difference;variable block size motion estimation;HEVC;Motion Estimation;SAD architecture}, 
doi={10.1109/ISSoC.2013.6675269}, 
ISSN={}, 
month={Oct},}

http://ieeexplore.ieee.org/document/8271926/
implementa a sad e a ssd em gpu com simulação para os qps 22, 27, 32
@ARTICLE{8271926, 
author={R. Khemiri and H. Kibeya and F. E. Sayadi and N. Bahri and M. Atri and N. Masmoudi}, 
journal={IET Image Processing}, 
title={Optimisation of {HEVC} motion estimation exploiting {SAD} and {SSD} {GPU}-based implementation}, 
year={2018}, 
volume={12}, 
number={2}, 
pages={243-253}, 
keywords={graphics processing units;motion estimation;video coding;Fermi architecture;HEVC complexity;HEVC motion estimation;HEVC standard;NVIDIA GPU;SAD;SSD GPU-based implementation;compute unified device architecture language;graphics processing unit;signal-to-noise ratio loss;sum of square differences}, 
doi={10.1049/iet-ipr.2017.0474}, 
ISSN={1751-9659}, 
month={},}

