ARM GAS  /tmp/ccsYXbZv.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"arm_biquad_cascade_df1_init_q15.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c"
  20              		.section	.text.arm_biquad_cascade_df1_init_q15,"ax",%progbits
  21              		.align	1
  22              		.global	arm_biquad_cascade_df1_init_q15
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	arm_biquad_cascade_df1_init_q15:
  28              	.LVL0:
  29              	.LFB135:
   1:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c **** /* ----------------------------------------------------------------------
   2:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * Project:      CMSIS DSP Library
   3:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * Title:        arm_biquad_cascade_df1_init_q15.c
   4:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * Description:  Q15 Biquad cascade DirectFormI(DF1) filter initialization function
   5:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  *
   6:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * $Date:        27. January 2017
   7:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * $Revision:    V.1.5.1
   8:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  *
   9:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * Target Processor: Cortex-M cores
  10:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * -------------------------------------------------------------------- */
  11:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c **** /*
  12:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * Copyright (C) 2010-2017 ARM Limited or its affiliates. All rights reserved.
  13:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  *
  14:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * SPDX-License-Identifier: Apache-2.0
  15:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  *
  16:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  17:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * not use this file except in compliance with the License.
  18:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * You may obtain a copy of the License at
  19:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  *
  20:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * www.apache.org/licenses/LICENSE-2.0
  21:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  *
  22:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * Unless required by applicable law or agreed to in writing, software
  23:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  24:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  25:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * See the License for the specific language governing permissions and
  26:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * limitations under the License.
  27:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  */
  28:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c **** 
  29:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c **** #include "arm_math.h"
ARM GAS  /tmp/ccsYXbZv.s 			page 2


  30:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c **** 
  31:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c **** /**
  32:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * @ingroup groupFilters
  33:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  */
  34:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c **** 
  35:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c **** /**
  36:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * @addtogroup BiquadCascadeDF1
  37:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * @{
  38:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  */
  39:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c **** 
  40:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c **** /**
  41:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * @details
  42:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  *
  43:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * @param[in,out] *S           points to an instance of the Q15 Biquad cascade structure.
  44:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * @param[in]     numStages    number of 2nd order stages in the filter.
  45:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * @param[in]     *pCoeffs     points to the filter coefficients.
  46:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * @param[in]     *pState      points to the state buffer.
  47:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * @param[in]     postShift    Shift to be applied to the accumulator result. Varies according to t
  48:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * @return        none
  49:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  *
  50:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * <b>Coefficient and State Ordering:</b>
  51:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  *
  52:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * \par
  53:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * The coefficients are stored in the array <code>pCoeffs</code> in the following order:
  54:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * <pre>
  55:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  *     {b10, 0, b11, b12, a11, a12, b20, 0, b21, b22, a21, a22, ...}
  56:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * </pre>
  57:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * where <code>b1x</code> and <code>a1x</code> are the coefficients for the first stage,
  58:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * <code>b2x</code> and <code>a2x</code> are the coefficients for the second stage,
  59:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * and so on.  The <code>pCoeffs</code> array contains a total of <code>6*numStages</code> values.
  60:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * The zero coefficient between <code>b1</code> and <code>b2</code> facilities  use of 16-bit SIMD 
  61:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  *
  62:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * \par
  63:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * The state variables are stored in the array <code>pState</code>.
  64:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * Each Biquad stage has 4 state variables <code>x[n-1], x[n-2], y[n-1],</code> and <code>y[n-2]</c
  65:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * The state variables are arranged in the <code>pState</code> array as:
  66:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * <pre>
  67:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  *     {x[n-1], x[n-2], y[n-1], y[n-2]}
  68:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * </pre>
  69:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * The 4 state variables for stage 1 are first, then the 4 state variables for stage 2, and so on.
  70:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * The state array has a total length of <code>4*numStages</code> values.
  71:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  * The state variables are updated after each block of data is processed; the coefficients are unto
  72:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****  */
  73:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c **** 
  74:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c **** void arm_biquad_cascade_df1_init_q15(
  75:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****   arm_biquad_casd_df1_inst_q15 * S,
  76:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****   uint8_t numStages,
  77:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****   q15_t * pCoeffs,
  78:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****   q15_t * pState,
  79:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****   int8_t postShift)
  80:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c **** {
  30              		.loc 1 80 1 view -0
  31              		.cfi_startproc
  32              		@ args = 4, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		.loc 1 80 1 is_stmt 0 view .LVU1
  35 0000 38B5     		push	{r3, r4, r5, lr}
ARM GAS  /tmp/ccsYXbZv.s 			page 3


  36              	.LCFI0:
  37              		.cfi_def_cfa_offset 16
  38              		.cfi_offset 3, -16
  39              		.cfi_offset 4, -12
  40              		.cfi_offset 5, -8
  41              		.cfi_offset 14, -4
  42 0002 0446     		mov	r4, r0
  43 0004 1D46     		mov	r5, r3
  81:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****   /* Assign filter stages */
  82:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****   S->numStages = numStages;
  44              		.loc 1 82 3 is_stmt 1 view .LVU2
  45              		.loc 1 82 16 is_stmt 0 view .LVU3
  46 0006 0170     		strb	r1, [r0]
  83:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c **** 
  84:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****   /* Assign postShift to be applied to the output */
  85:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****   S->postShift = postShift;
  47              		.loc 1 85 3 is_stmt 1 view .LVU4
  48              		.loc 1 85 16 is_stmt 0 view .LVU5
  49 0008 9DF91030 		ldrsb	r3, [sp, #16]
  50              	.LVL1:
  51              		.loc 1 85 16 view .LVU6
  52 000c 0373     		strb	r3, [r0, #12]
  86:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c **** 
  87:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****   /* Assign coefficient pointer */
  88:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****   S->pCoeffs = pCoeffs;
  53              		.loc 1 88 3 is_stmt 1 view .LVU7
  54              		.loc 1 88 14 is_stmt 0 view .LVU8
  55 000e 8260     		str	r2, [r0, #8]
  89:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c **** 
  90:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****   /* Clear state buffer and size is always 4 * numStages */
  91:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****   memset(pState, 0, (4U * (uint32_t) numStages) * sizeof(q15_t));
  56              		.loc 1 91 3 is_stmt 1 view .LVU9
  57 0010 CA00     		lsls	r2, r1, #3
  58              	.LVL2:
  59              		.loc 1 91 3 is_stmt 0 view .LVU10
  60 0012 0021     		movs	r1, #0
  61              	.LVL3:
  62              		.loc 1 91 3 view .LVU11
  63 0014 2846     		mov	r0, r5
  64              	.LVL4:
  65              		.loc 1 91 3 view .LVU12
  66 0016 FFF7FEFF 		bl	memset
  67              	.LVL5:
  92:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c **** 
  93:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****   /* Assign state pointer */
  94:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c ****   S->pState = pState;
  68              		.loc 1 94 3 is_stmt 1 view .LVU13
  69              		.loc 1 94 13 is_stmt 0 view .LVU14
  70 001a 6560     		str	r5, [r4, #4]
  95:Drivers/CMSIS/DSP/Source/FilteringFunctions/arm_biquad_cascade_df1_init_q15.c **** }
  71              		.loc 1 95 1 view .LVU15
  72 001c 38BD     		pop	{r3, r4, r5, pc}
  73              		.loc 1 95 1 view .LVU16
  74              		.cfi_endproc
  75              	.LFE135:
  77              		.text
  78              	.Letext0:
ARM GAS  /tmp/ccsYXbZv.s 			page 4


  79              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
  80              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
  81              		.file 4 "Drivers/CMSIS/DSP/Include/arm_math.h"
  82              		.file 5 "/usr/arm-none-eabi/include/string.h"
  83              		.file 6 "<built-in>"
ARM GAS  /tmp/ccsYXbZv.s 			page 5


DEFINED SYMBOLS
                            *ABS*:00000000 arm_biquad_cascade_df1_init_q15.c
     /tmp/ccsYXbZv.s:21     .text.arm_biquad_cascade_df1_init_q15:00000000 $t
     /tmp/ccsYXbZv.s:27     .text.arm_biquad_cascade_df1_init_q15:00000000 arm_biquad_cascade_df1_init_q15

UNDEFINED SYMBOLS
memset
