{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1696469842762 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1696469842762 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 05 08:37:21 2023 " "Processing started: Thu Oct 05 08:37:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1696469842762 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1696469842762 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map continuous_assignment -c continuous_assignment --generate_functional_sim_netlist " "Command: quartus_map continuous_assignment -c continuous_assignment --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1696469842762 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1696469843055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_2to1_bit " "Found entity 1: Mux_2to1_bit" {  } { { "Mux_2to1_bit.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB1/quartus_project/Mux_2to1_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696469843076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696469843076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_5to1_1_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_5to1_1_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_5to1_1_bit " "Found entity 1: Mux_5to1_1_bit" {  } { { "Mux_5to1_1_bit.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB1/quartus_project/Mux_5to1_1_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696469843076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696469843076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_5to1_3_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_5to1_3_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_5to1_3_bit " "Found entity 1: Mux_5to1_3_bit" {  } { { "Mux_5to1_3_bit.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB1/quartus_project/Mux_5to1_3_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696469843076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696469843076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_segment " "Found entity 1: seven_segment" {  } { { "seven_segment.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB1/quartus_project/seven_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696469843076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696469843076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_5to1_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_5to1_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux_5to1_Seven_segment " "Found entity 1: Mux_5to1_Seven_segment" {  } { { "Mux_5to1_Seven_segment.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB1/quartus_project/Mux_5to1_Seven_segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696469843076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696469843076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_display.v 5 5 " "Found 5 design units, including 5 entities, in source file decimal_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Decimal_Display.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB1/quartus_project/Decimal_Display.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696469843076 ""} { "Info" "ISGN_ENTITY_NAME" "2 Circuit_A " "Found entity 2: Circuit_A" {  } { { "Decimal_Display.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB1/quartus_project/Decimal_Display.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696469843076 ""} { "Info" "ISGN_ENTITY_NAME" "3 Circuit_B " "Found entity 3: Circuit_B" {  } { { "Decimal_Display.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB1/quartus_project/Decimal_Display.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696469843076 ""} { "Info" "ISGN_ENTITY_NAME" "4 Seven_Segment_Decoder " "Found entity 4: Seven_Segment_Decoder" {  } { { "Decimal_Display.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB1/quartus_project/Decimal_Display.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696469843076 ""} { "Info" "ISGN_ENTITY_NAME" "5 Decimal_Display " "Found entity 5: Decimal_Display" {  } { { "Decimal_Display.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB1/quartus_project/Decimal_Display.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696469843076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696469843076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file d_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_latch " "Found entity 1: D_latch" {  } { { "D_latch.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB1/quartus_project/D_latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696469843076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696469843076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_Flipflop " "Found entity 1: D_Flipflop" {  } { { "D_Flipflop.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB1/quartus_project/D_Flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696469843076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696469843076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch_d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_latch_d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_latch_D_Flipflop " "Found entity 1: D_latch_D_Flipflop" {  } { { "D_latch_D_Flipflop.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB1/quartus_project/D_latch_D_Flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1696469843076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1696469843076 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "D_latch_D_Flipflop " "Elaborating entity \"D_latch_D_Flipflop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1696469843092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_latch D_latch:Da " "Elaborating entity \"D_latch\" for hierarchy \"D_latch:Da\"" {  } { { "D_latch_D_Flipflop.v" "Da" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB1/quartus_project/D_latch_D_Flipflop.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696469843108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_Flipflop D_Flipflop:Db " "Elaborating entity \"D_Flipflop\" for hierarchy \"D_Flipflop:Db\"" {  } { { "D_latch_D_Flipflop.v" "Db" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB1/quartus_project/D_latch_D_Flipflop.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1696469843108 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4570 " "Peak virtual memory: 4570 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1696469843155 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 05 08:37:23 2023 " "Processing ended: Thu Oct 05 08:37:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1696469843155 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1696469843155 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1696469843155 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1696469843155 ""}
