INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sohail/sohails/verilog-examples/adders/brent_kung_adder/brent_kung_adder.srcs/sources_1/new/brent_kung_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BrentKungAdder4
INFO: [VRFC 10-2263] Analyzing Verilog file "/media/sohail/sohails/verilog-examples/adders/brent_kung_adder/brent_kung_adder.srcs/sim_1/new/tb_brent_kung_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_BrentKungAdder4
