#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Mar 26 16:09:00 2025
# Process ID: 1691115
# Current directory: /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.runs/impl_1
# Command line: vivado -log Monkey_X_NIC.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source Monkey_X_NIC.tcl -notrace
# Log file: /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.runs/impl_1/Monkey_X_NIC.vdi
# Journal file: /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source Monkey_X_NIC.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2366.449 ; gain = 0.000 ; free physical = 30741 ; free virtual = 53571
Command: link_design -top Monkey_X_NIC -part xcu200-fsgd2104-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xcu200-fsgd2104-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0.dcp' for cell 'pcie4_uscale_plus_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/cms_cms_subsystem_0_0.dcp' for cell 'cms.cms_inst/cms_i/cms_subsystem_0'
INFO: [Project 1-454] Reading design checkpoint '/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_full/cmac_gty_full.dcp' for cell 'qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_channel/cmac_gty_channel.dcp' for cell 'qsfp0_cmac_inst/gty_ch_2/xcvr_gty.cmac_gty_channel_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_0/ip/ip_0/bd_fb99_shell_cmc_subsystem_0.dcp' for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem'
INFO: [Project 1-454] Reading design checkpoint '/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_18/bd_43c9_axi_bram_ctrl_firmware_0.dcp' for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_bram_ctrl_firmware'
INFO: [Project 1-454] Reading design checkpoint '/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_29/bd_43c9_axi_bram_ctrl_regmap_cmc_0.dcp' for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_bram_ctrl_regmap_cmc'
INFO: [Project 1-454] Reading design checkpoint '/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_30/bd_43c9_axi_bram_ctrl_regmap_host_0.dcp' for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_bram_ctrl_regmap_host'
INFO: [Project 1-454] Reading design checkpoint '/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_3/bd_43c9_axi_gpio_cmc_mb_rst_n_0.dcp' for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_gpio_cmc_mb_rst_n'
INFO: [Project 1-454] Reading design checkpoint '/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_4/bd_43c9_axi_gpio_hbm_temp_0.dcp' for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_gpio_hbm_temp'
INFO: [Project 1-454] Reading design checkpoint '/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_6/bd_43c9_axi_gpio_mb_intr_0.dcp' for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_gpio_mb_intr'
INFO: [Project 1-454] Reading design checkpoint '/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_7/bd_43c9_axi_gpio_mutex_cmc_0.dcp' for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_gpio_mutex_cmc'
INFO: [Project 1-454] Reading design checkpoint '/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_8/bd_43c9_axi_gpio_mutex_host_0.dcp' for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_gpio_mutex_host'
INFO: [Project 1-454] Reading design checkpoint '/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_2/bd_43c9_axi_gpio_timebase_0.dcp' for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_gpio_timebase'
INFO: [Project 1-454] Reading design checkpoint '/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_5/bd_43c9_axi_gpio_wdt_0.dcp' for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_gpio_wdt'
INFO: [Project 1-454] Reading design checkpoint '/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_9/bd_43c9_axi_intc_cmc_0.dcp' for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_intc_cmc'
INFO: [Project 1-454] Reading design checkpoint '/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_10/bd_43c9_axi_intc_host_0.dcp' for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_intc_host'
INFO: [Project 1-454] Reading design checkpoint '/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_11/bd_43c9_axi_timebase_wdt_0.dcp' for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_timebase_wdt'
INFO: [Project 1-454] Reading design checkpoint '/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_12/bd_43c9_axi_uartlite_satellite_0.dcp' for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_uartlite_satellite'
INFO: [Project 1-454] Reading design checkpoint '/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_13/bd_43c9_axi_uartlite_usb_0.dcp' for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_uartlite_usb'
INFO: [Project 1-454] Reading design checkpoint '/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_0/bd_43c9_build_info_cmc_0.dcp' for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/build_info_cmc'
INFO: [Project 1-454] Reading design checkpoint '/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_1/bd_43c9_build_info_host_0.dcp' for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/build_info_host'
INFO: [Project 1-454] Reading design checkpoint '/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_36/bd_43c9_freerun_counter_0.dcp' for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/freerun_counter'
INFO: [Project 1-454] Reading design checkpoint '/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_24/bd_43c9_microblaze_axi_vip_0.dcp' for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/microblaze_axi_vip'
INFO: [Project 1-454] Reading design checkpoint '/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_23/bd_43c9_microblaze_cmc_0.dcp' for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/microblaze_cmc'
INFO: [Project 1-454] Reading design checkpoint '/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_26/bd_43c9_msp432_bsl_crc_gen_0.dcp' for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/msp432_bsl_crc_gen'
INFO: [Project 1-454] Reading design checkpoint '/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_27/bd_43c9_psreset_cmc_0.dcp' for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/psreset_cmc'
INFO: [Project 1-454] Reading design checkpoint '/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_25/bd_43c9_reachout_axi_vip_0.dcp' for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/reachout_axi_vip'
INFO: [Project 1-454] Reading design checkpoint '/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_28/bd_43c9_reg_map_bram_0.dcp' for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/reg_map_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_15/bd_43c9_xbar_0.dcp' for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_ic_cmc_local/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_17/bd_43c9_xbar_1.dcp' for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_ic_mgmt/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_19/bd_43c9_dlmb_0.dcp' for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/microblaze_local_memory/dlmb'
INFO: [Project 1-454] Reading design checkpoint '/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_20/bd_43c9_ilmb_0.dcp' for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/microblaze_local_memory/ilmb'
INFO: [Project 1-454] Reading design checkpoint '/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_21/bd_43c9_lmb_bram_0.dcp' for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram'
INFO: [Project 1-454] Reading design checkpoint '/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_22/bd_43c9_lmb_bram_if_cntlr_0.dcp' for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_37/bd_43c9_axi_gpio_qsfp_0.dcp' for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/qsfp_gpio_hierarchy/axi_gpio_qsfp'
INFO: [Project 1-454] Reading design checkpoint '/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_47/bd_43c9_and_gate_0.dcp' for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/reset_gen/and_gate'
INFO: [Project 1-454] Reading design checkpoint '/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_48/bd_43c9_reset_inverter_0.dcp' for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/reset_gen/reset_inverter'
Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3090.691 ; gain = 0.000 ; free physical = 29500 ; free virtual = 52330
INFO: [Netlist 29-17] Analyzing 4118 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_10/bd_43c9_axi_intc_host_0.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_intc_host/U0'
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_10/bd_43c9_axi_intc_host_0.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_intc_host/U0'
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_channel/synth/cmac_gty_channel.xdc] for cell 'qsfp0_cmac_inst/gty_ch_2/xcvr_gty.cmac_gty_channel_inst/inst'
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_channel/synth/cmac_gty_channel.xdc] for cell 'qsfp0_cmac_inst/gty_ch_2/xcvr_gty.cmac_gty_channel_inst/inst'
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_channel/synth/cmac_gty_channel.xdc] for cell 'qsfp0_cmac_inst/gty_ch_3/xcvr_gty.cmac_gty_channel_inst/inst'
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_channel/synth/cmac_gty_channel.xdc] for cell 'qsfp0_cmac_inst/gty_ch_3/xcvr_gty.cmac_gty_channel_inst/inst'
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_channel/synth/cmac_gty_channel.xdc] for cell 'qsfp0_cmac_inst/gty_ch_4/xcvr_gty.cmac_gty_channel_inst/inst'
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_channel/synth/cmac_gty_channel.xdc] for cell 'qsfp0_cmac_inst/gty_ch_4/xcvr_gty.cmac_gty_channel_inst/inst'
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_full/synth/cmac_gty_full.xdc] for cell 'qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst'
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_gty_full/synth/cmac_gty_full.xdc] for cell 'qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst'
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x1y2.xdc] for cell 'pcie4_uscale_plus_inst/inst'
INFO: [Power 33-23] Power model is not available for startupe3_inst [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x1y2.xdc:266]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x1y2.xdc:266]
INFO: [Timing 38-2] Deriving generated clocks [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x1y2.xdc:266]
set_switching_activity: Time (s): cpu = 00:01:28 ; elapsed = 00:00:44 . Memory (MB): peak = 5259.145 ; gain = 1592.129 ; free physical = 27702 ; free virtual = 50532
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x1y2.xdc] for cell 'pcie4_uscale_plus_inst/inst'
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/ip_0/synth/pcie4_uscale_plus_0_gt.xdc] for cell 'pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst'
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/ip_0/synth/pcie4_uscale_plus_0_gt.xdc] for cell 'pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst'
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/synth/cmac_usplus_board.xdc] for cell 'qsfp0_cmac_inst/cmac_inst/inst'
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/cmac_usplus/synth/cmac_usplus_board.xdc] for cell 'qsfp0_cmac_inst/cmac_inst/inst'
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_37/bd_43c9_axi_gpio_qsfp_0.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/qsfp_gpio_hierarchy/axi_gpio_qsfp/U0'
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_37/bd_43c9_axi_gpio_qsfp_0.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/qsfp_gpio_hierarchy/axi_gpio_qsfp/U0'
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_37/bd_43c9_axi_gpio_qsfp_0_board.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/qsfp_gpio_hierarchy/axi_gpio_qsfp/U0'
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_37/bd_43c9_axi_gpio_qsfp_0_board.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/qsfp_gpio_hierarchy/axi_gpio_qsfp/U0'
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_27/bd_43c9_psreset_cmc_0.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/psreset_cmc/U0'
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_27/bd_43c9_psreset_cmc_0.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/psreset_cmc/U0'
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_27/bd_43c9_psreset_cmc_0_board.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/psreset_cmc/U0'
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_27/bd_43c9_psreset_cmc_0_board.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/psreset_cmc/U0'
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_23/bd_43c9_microblaze_cmc_0.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/microblaze_cmc/U0'
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_23/bd_43c9_microblaze_cmc_0.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/microblaze_cmc/U0'
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_13/bd_43c9_axi_uartlite_usb_0.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_uartlite_usb/U0'
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_13/bd_43c9_axi_uartlite_usb_0.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_uartlite_usb/U0'
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_13/bd_43c9_axi_uartlite_usb_0_board.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_uartlite_usb/U0'
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_13/bd_43c9_axi_uartlite_usb_0_board.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_uartlite_usb/U0'
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_12/bd_43c9_axi_uartlite_satellite_0.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_uartlite_satellite/U0'
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_12/bd_43c9_axi_uartlite_satellite_0.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_uartlite_satellite/U0'
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_12/bd_43c9_axi_uartlite_satellite_0_board.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_uartlite_satellite/U0'
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_12/bd_43c9_axi_uartlite_satellite_0_board.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_uartlite_satellite/U0'
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_11/bd_43c9_axi_timebase_wdt_0.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_timebase_wdt/U0'
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_11/bd_43c9_axi_timebase_wdt_0.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_timebase_wdt/U0'
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_2/bd_43c9_axi_gpio_timebase_0_board.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_gpio_timebase/U0'
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_2/bd_43c9_axi_gpio_timebase_0_board.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_gpio_timebase/U0'
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_9/bd_43c9_axi_intc_cmc_0.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_intc_cmc/U0'
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_9/bd_43c9_axi_intc_cmc_0.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_intc_cmc/U0'
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_8/bd_43c9_axi_gpio_mutex_host_0.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_gpio_mutex_host/U0'
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_8/bd_43c9_axi_gpio_mutex_host_0.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_gpio_mutex_host/U0'
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_8/bd_43c9_axi_gpio_mutex_host_0_board.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_gpio_mutex_host/U0'
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_8/bd_43c9_axi_gpio_mutex_host_0_board.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_gpio_mutex_host/U0'
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_7/bd_43c9_axi_gpio_mutex_cmc_0.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_gpio_mutex_cmc/U0'
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_7/bd_43c9_axi_gpio_mutex_cmc_0.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_gpio_mutex_cmc/U0'
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_7/bd_43c9_axi_gpio_mutex_cmc_0_board.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_gpio_mutex_cmc/U0'
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_7/bd_43c9_axi_gpio_mutex_cmc_0_board.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_gpio_mutex_cmc/U0'
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_6/bd_43c9_axi_gpio_mb_intr_0.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_gpio_mb_intr/U0'
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_6/bd_43c9_axi_gpio_mb_intr_0.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_gpio_mb_intr/U0'
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_6/bd_43c9_axi_gpio_mb_intr_0_board.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_gpio_mb_intr/U0'
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_6/bd_43c9_axi_gpio_mb_intr_0_board.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_gpio_mb_intr/U0'
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_5/bd_43c9_axi_gpio_wdt_0.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_gpio_wdt/U0'
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_5/bd_43c9_axi_gpio_wdt_0.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_gpio_wdt/U0'
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_5/bd_43c9_axi_gpio_wdt_0_board.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_gpio_wdt/U0'
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_5/bd_43c9_axi_gpio_wdt_0_board.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_gpio_wdt/U0'
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_4/bd_43c9_axi_gpio_hbm_temp_0.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_gpio_hbm_temp/U0'
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_4/bd_43c9_axi_gpio_hbm_temp_0.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_gpio_hbm_temp/U0'
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_4/bd_43c9_axi_gpio_hbm_temp_0_board.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_gpio_hbm_temp/U0'
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_4/bd_43c9_axi_gpio_hbm_temp_0_board.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_gpio_hbm_temp/U0'
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_3/bd_43c9_axi_gpio_cmc_mb_rst_n_0.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_gpio_cmc_mb_rst_n/U0'
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_3/bd_43c9_axi_gpio_cmc_mb_rst_n_0.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_gpio_cmc_mb_rst_n/U0'
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_3/bd_43c9_axi_gpio_cmc_mb_rst_n_0_board.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_gpio_cmc_mb_rst_n/U0'
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_3/bd_43c9_axi_gpio_cmc_mb_rst_n_0_board.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_gpio_cmc_mb_rst_n/U0'
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_2/bd_43c9_axi_gpio_timebase_0.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_gpio_timebase/U0'
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_2/bd_43c9_axi_gpio_timebase_0.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_gpio_timebase/U0'
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:58]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:73]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:97]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:99]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:145]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:147]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:202]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:204]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:281]
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc]
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/placement_au200.xdc]
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/placement_au200.xdc]
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/cfgmclk.xdc]
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/cfgmclk.xdc]
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/boot.xdc]
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/boot.xdc]
Sourcing Tcl File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/syn/vivado/axil_cdc.tcl]
Inserting timing constraints for axil_cdc instance cms.cms_axil_cdc_inst/axil_cdc_rd_inst
WARNING: [Timing 38-3] User defined clock exists on pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x1y2.xdc:126] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/syn/vivado/axil_cdc.tcl:23]
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/syn/vivado/axil_cdc.tcl:23]
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/syn/vivado/axil_cdc.tcl:23]
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_2/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/syn/vivado/axil_cdc.tcl:23]
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_3/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/syn/vivado/axil_cdc.tcl:23]
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_4/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/syn/vivado/axil_cdc.tcl:23]
INFO: [Timing 38-2] Deriving generated clocks [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/syn/vivado/axil_cdc.tcl:23]
Inserting timing constraints for axil_cdc instance cms.cms_axil_cdc_inst/axil_cdc_wr_inst
Finished Sourcing Tcl File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axi/syn/vivado/axil_cdc.tcl]
Sourcing Tcl File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl]
Inserting timing constraints for axis_async_fifo instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_rx_inst/rx_async_fifo_inst/fifo_inst
Inserting timing constraints for axis_async_fifo instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_cpl_fifo_inst
Inserting timing constraints for axis_async_fifo instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst/port_tx_inst/tx_async_fifo_inst/fifo_inst
Finished Sourcing Tcl File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/axis_async_fifo.tcl]
Sourcing Tcl File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl]
Inserting timing constraints for sync_reset instance qsfp0_sync_reset_inst
Inserting timing constraints for sync_reset instance sync_reset_125mhz_inst
Inserting timing constraints for sync_reset instance sync_reset_50mhz_inst
Inserting timing constraints for sync_reset instance qsfp0_cmac_inst/sync_reset_rx_rst_inst
Inserting timing constraints for sync_reset instance qsfp0_cmac_inst/sync_reset_tx_rst_inst
Inserting timing constraints for sync_reset instance qsfp0_cmac_inst/gty_ch_1/sync_reset_common_reset_inst
Inserting timing constraints for sync_reset instance qsfp0_cmac_inst/gty_ch_1/sync_reset_rx_reset_inst
Inserting timing constraints for sync_reset instance qsfp0_cmac_inst/gty_ch_1/sync_reset_tx_reset_inst
Inserting timing constraints for sync_reset instance qsfp0_cmac_inst/gty_ch_4/sync_reset_rx_reset_inst
Inserting timing constraints for sync_reset instance qsfp0_cmac_inst/gty_ch_4/sync_reset_tx_reset_inst
Finished Sourcing Tcl File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/axis/syn/vivado/sync_reset.tcl]
Sourcing Tcl File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl]
Inserting timing constraints for ptp_td_leaf instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.rx_ptp_td_leaf_inst
Inserting timing constraints for ptp_td_leaf instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].port[0].ptp.tx_ptp_td_leaf_inst
Inserting timing constraints for ptp_td_leaf instance core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst/ptp_td_leaf_inst
Finished Sourcing Tcl File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/lib/eth/syn/vivado/ptp_td_leaf.tcl]
Sourcing Tcl File [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl]
Inserting timing constraints for mqnic_port instance core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/port[0].port_inst
WARNING: [Vivado 12-180] No cells matched 'tx_lfc_en_sync_1_reg_reg'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'tx_lfc_en_sync_2_reg_reg'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'tx_lfc_req_sync_1_reg_reg'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'tx_lfc_req_sync_2_reg_reg'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'tx_pfc_en_sync_1_reg_reg[*]'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'tx_pfc_en_sync_2_reg_reg[*]'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'tx_pfc_req_sync_1_reg_reg[*]'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'tx_pfc_req_sync_2_reg_reg[*]'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'tx_fc_quanta_step_sync_1_reg_reg[*]'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'tx_fc_quanta_step_sync_2_reg_reg[*]'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'rx_lfc_en_sync_1_reg_reg'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'rx_lfc_en_sync_2_reg_reg'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'rx_lfc_ack_sync_1_reg_reg'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'rx_lfc_ack_sync_2_reg_reg'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'rx_pfc_en_sync_1_reg_reg[*]'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'rx_pfc_en_sync_2_reg_reg[*]'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'rx_pfc_ack_sync_1_reg_reg[*]'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'rx_pfc_ack_sync_2_reg_reg[*]'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'rx_lfc_req_sync_2_reg_reg'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'rx_lfc_req_sync_3_reg_reg'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'rx_pfc_req_sync_2_reg_reg[*]'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'rx_pfc_req_sync_3_reg_reg[*]'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'rx_fc_quanta_step_sync_1_reg_reg[*]'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
WARNING: [Vivado 12-180] No cells matched 'rx_fc_quanta_step_sync_2_reg_reg[*]'. [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl:6]
Finished Sourcing Tcl File [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_port.tcl]
Sourcing Tcl File [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_ptp_clock.tcl]
Inserting timing constraints for mqnic_ptp_clock instance core_inst/core_inst/core_pcie_inst/core_inst/mqnic_ptp_inst/ptp_clock_inst
Finished Sourcing Tcl File [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_ptp_clock.tcl]
Sourcing Tcl File [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_rb_clk_info.tcl]
Inserting timing constraints for mqnic_rb_clk_info instance core_inst/core_inst/core_pcie_inst/core_inst/mqnic_rb_clk_info_inst
Finished Sourcing Tcl File [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/mqnic_rb_clk_info.tcl]
Sourcing Tcl File [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/rb_drp.tcl]
Inserting timing constraints for rb_drp instance core_inst/qsfp[0].qsfp0_rb_drp_inst
Finished Sourcing Tcl File [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/rb_drp.tcl]
Sourcing Tcl File [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl]
Inserting timing constraints for cmac_gty_wrapper instance qsfp0_cmac_inst
Finished Sourcing Tcl File [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_wrapper.tcl]
Sourcing Tcl File [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl]
Inserting timing constraints for cmac_gty_ch_wrapper instance qsfp0_cmac_inst/gty_ch_1
Inserting timing constraints for cmac_gty_ch_wrapper instance qsfp0_cmac_inst/gty_ch_2
Inserting timing constraints for cmac_gty_ch_wrapper instance qsfp0_cmac_inst/gty_ch_3
Inserting timing constraints for cmac_gty_ch_wrapper instance qsfp0_cmac_inst/gty_ch_4
Finished Sourcing Tcl File [/home/playmaker/Desktop/mkxue/corundum/fpga/common/syn/vivado/cmac_gty_ch_wrapper.tcl]
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_9/bd_43c9_axi_intc_cmc_0_clocks.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_intc_cmc/U0'
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_9/bd_43c9_axi_intc_cmc_0_clocks.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_intc_cmc/U0'
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_10/bd_43c9_axi_intc_host_0_clocks.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_intc_host/U0'
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/bd_1/ip/ip_10/bd_43c9_axi_intc_host_0_clocks.xdc] for cell 'cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/axi_intc_host/U0'
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0_board.xdc] for cell 'pcie4_uscale_plus_inst/inst'
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/pcie4_uscale_plus_0_board.xdc] for cell 'pcie4_uscale_plus_inst/inst'
Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/synth/pcie4_uscale_plus_0_late.xdc] for cell 'pcie4_uscale_plus_inst/inst'
Finished Parsing XDC File [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/synth/pcie4_uscale_plus_0_late.xdc] for cell 'pcie4_uscale_plus_inst/inst'
INFO: [Project 1-1715] 1 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT qsfp0_cmac_inst/bufg_gt_rxusrclk_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT qsfp0_cmac_inst/bufg_gt_txusrclk_inst
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[21].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[30].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/microblaze_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
Generating merged BMM file for the design top 'Monkey_X_NIC'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/fw/cms.elf /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/fw/cms.elf /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/fw/cms.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5307.168 ; gain = 0.000 ; free physical = 27816 ; free virtual = 50647
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1816 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 4 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 8 instances
  IBUFGDS => IBUFDS (DIFFINBUF, IBUFCTRL): 4 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 2 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  OBUFTDS => OBUFTDS_DUAL_BUF (INV, OBUFT(x2)): 4 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 168 instances
  RAM256X1D => RAM256X1D (MUXF7(x4), MUXF8(x2), RAMD64E(x8)): 15 instances
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 1176 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 105 instances
  RAM32X1S => RAM32X1S (RAMS32): 48 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 83 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 80 instances
  RAM64X1S => RAM64X1S (RAMS64E): 19 instances

97 Infos, 30 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:03:32 ; elapsed = 00:03:13 . Memory (MB): peak = 5307.168 ; gain = 2926.688 ; free physical = 27819 ; free virtual = 50649
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu200'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu200'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 5307.168 ; gain = 0.000 ; free physical = 27812 ; free virtual = 50642

Starting Cache Timing Information Task
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:58]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:73]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:97]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:99]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:145]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:147]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:202]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:204]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:281]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x1y2.xdc:126] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_2/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_3/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_4/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
Ending Cache Timing Information Task | Checksum: 21d762459

Time (s): cpu = 00:00:27 ; elapsed = 00:00:08 . Memory (MB): peak = 5307.168 ; gain = 0.000 ; free physical = 27619 ; free virtual = 50449

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 78 inverter(s) to 16744 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 20a3d7d3b

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 5376.801 ; gain = 40.672 ; free physical = 27646 ; free virtual = 50476
INFO: [Opt 31-389] Phase Retarget created 601 cells and removed 1235 cells
INFO: [Opt 31-1021] In phase Retarget, 30 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 19de13152

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 5376.801 ; gain = 40.672 ; free physical = 27646 ; free virtual = 50477
INFO: [Opt 31-389] Phase Constant propagation created 601 cells and removed 1911 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b03e45a5

Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 5376.801 ; gain = 40.672 ; free physical = 27646 ; free virtual = 50477
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 7349 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 1ecdeb2c3

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 5376.801 ; gain = 40.672 ; free physical = 27647 ; free virtual = 50477
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1ecdeb2c3

Time (s): cpu = 00:00:34 ; elapsed = 00:00:24 . Memory (MB): peak = 5376.801 ; gain = 40.672 ; free physical = 27647 ; free virtual = 50477
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1d5195351

Time (s): cpu = 00:00:35 ; elapsed = 00:00:25 . Memory (MB): peak = 5376.801 ; gain = 40.672 ; free physical = 27647 ; free virtual = 50477
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             601  |            1235  |                                             30  |
|  Constant propagation         |             601  |            1911  |                                              0  |
|  Sweep                        |               1  |            7349  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.36 . Memory (MB): peak = 5376.801 ; gain = 0.000 ; free physical = 27647 ; free virtual = 50477
Ending Logic Optimization Task | Checksum: 1ba9ccd5d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:28 . Memory (MB): peak = 5376.801 ; gain = 40.672 ; free physical = 27647 ; free virtual = 50477

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:58]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:73]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:97]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:99]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:145]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:147]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:202]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:204]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:281]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-3] User defined clock exists on pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x1y2.xdc:126] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_2/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_3/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_4/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 174 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 37 newly gated: 1 Total Ports: 348
Ending PowerOpt Patch Enables Task | Checksum: 10de3f749

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6311.082 ; gain = 0.000 ; free physical = 27607 ; free virtual = 50437
Ending Power Optimization Task | Checksum: 10de3f749

Time (s): cpu = 00:01:56 ; elapsed = 00:00:38 . Memory (MB): peak = 6311.082 ; gain = 934.281 ; free physical = 27748 ; free virtual = 50579

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:58]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:73]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:97]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:99]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:145]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:147]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:202]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:204]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:281]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x1y2.xdc:126] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_2/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_3/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_4/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
Ending Logic Optimization Task | Checksum: 1faa20115

Time (s): cpu = 00:00:43 ; elapsed = 00:00:15 . Memory (MB): peak = 6311.082 ; gain = 0.000 ; free physical = 27756 ; free virtual = 50587
Ending Final Cleanup Task | Checksum: 1faa20115

Time (s): cpu = 00:00:45 ; elapsed = 00:00:18 . Memory (MB): peak = 6311.082 ; gain = 0.000 ; free physical = 27751 ; free virtual = 50581

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 6311.082 ; gain = 0.000 ; free physical = 27751 ; free virtual = 50581
Ending Netlist Obfuscation Task | Checksum: 1ddd86cec

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 6311.082 ; gain = 0.000 ; free physical = 27751 ; free virtual = 50581
INFO: [Common 17-83] Releasing license: Implementation
149 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:03:54 ; elapsed = 00:01:37 . Memory (MB): peak = 6311.082 ; gain = 1003.914 ; free physical = 27751 ; free virtual = 50581
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:58]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:73]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:97]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:99]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:145]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:147]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:202]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:204]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:281]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x1y2.xdc:126] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_2/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_3/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_4/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.84 ; elapsed = 00:00:00.18 . Memory (MB): peak = 6311.082 ; gain = 0.000 ; free physical = 27527 ; free virtual = 50373
INFO: [Common 17-1381] The checkpoint '/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.runs/impl_1/Monkey_X_NIC_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:22 ; elapsed = 00:00:56 . Memory (MB): peak = 6311.082 ; gain = 0.000 ; free physical = 27517 ; free virtual = 50387
INFO: [runtcl-4] Executing : report_drc -file Monkey_X_NIC_drc_opted.rpt -pb Monkey_X_NIC_drc_opted.pb -rpx Monkey_X_NIC_drc_opted.rpx
Command: report_drc -file Monkey_X_NIC_drc_opted.rpt -pb Monkey_X_NIC_drc_opted.pb -rpx Monkey_X_NIC_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.runs/impl_1/Monkey_X_NIC_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:01 ; elapsed = 00:00:17 . Memory (MB): peak = 6311.164 ; gain = 0.082 ; free physical = 27344 ; free virtual = 50213
Command: place_design -directive ExtraTimingOpt
Attempting to get a license for feature 'Implementation' and/or device 'xcu200'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu200'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'ExtraTimingOpt' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 6311.164 ; gain = 0.000 ; free physical = 27332 ; free virtual = 50201
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11dec9353

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.14 . Memory (MB): peak = 6311.164 ; gain = 0.000 ; free physical = 27332 ; free virtual = 50201
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 6311.164 ; gain = 0.000 ; free physical = 27332 ; free virtual = 50200

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][107]_i_1" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][105]_i_1" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][97]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][125]_i_1" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][115]_i_1" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][123]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][143]_i_1" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][133]_i_1" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][141]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][17]_i_1" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][15]_i_1" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][7]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][35]_i_1" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][25]_i_1" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][33]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][53]_i_1" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][43]_i_1" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][51]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][71]_i_1" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][61]_i_1" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][69]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][89]_i_1" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][79]_i_1" "egress_inst/tx_checksum_inst/genblk1[1].sum_reg_reg[1][87]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/genblk1[2].sum_reg_reg[2][18]_i_1" "egress_inst/tx_checksum_inst/genblk1[2].sum_reg_reg[2][15]_i_1" "egress_inst/tx_checksum_inst/genblk1[2].sum_reg_reg[2][7]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/genblk1[2].sum_reg_reg[2][37]_i_1" "egress_inst/tx_checksum_inst/genblk1[2].sum_reg_reg[2][26]_i_1" "egress_inst/tx_checksum_inst/genblk1[2].sum_reg_reg[2][34]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/genblk1[2].sum_reg_reg[2][56]_i_1" "egress_inst/tx_checksum_inst/genblk1[2].sum_reg_reg[2][45]_i_1" "egress_inst/tx_checksum_inst/genblk1[2].sum_reg_reg[2][53]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/genblk1[2].sum_reg_reg[2][75]_i_1" "egress_inst/tx_checksum_inst/genblk1[2].sum_reg_reg[2][64]_i_1" "egress_inst/tx_checksum_inst/genblk1[2].sum_reg_reg[2][72]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/genblk1[3].sum_reg_reg[3][19]_i_1" "egress_inst/tx_checksum_inst/genblk1[3].sum_reg_reg[3][15]_i_1" "egress_inst/tx_checksum_inst/genblk1[3].sum_reg_reg[3][7]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/genblk1[3].sum_reg_reg[3][39]_i_1" "egress_inst/tx_checksum_inst/genblk1[3].sum_reg_reg[3][27]_i_1" "egress_inst/tx_checksum_inst/genblk1[3].sum_reg_reg[3][35]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_tx_inst/egress_inst/tx_checksum_inst/genblk1[4].sum_reg_reg[4][20]_i_1" "egress_inst/tx_checksum_inst/genblk1[4].sum_reg_reg[4][15]_i_1" "egress_inst/tx_checksum_inst/genblk1[4].sum_reg_reg[4][7]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][107]_i_1" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][105]_i_1" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][97]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][125]_i_1" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][115]_i_1" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][123]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][143]_i_1" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][133]_i_1" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][141]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][17]_i_1" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][15]_i_1" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][7]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][35]_i_1" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][25]_i_1" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][33]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][53]_i_1" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][43]_i_1" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][51]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][71]_i_1" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][61]_i_1" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][69]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][89]_i_1" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][79]_i_1" "ingress_inst/rx_checksum_inst/genblk1[1].sum_reg_reg[1][87]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/ingress_inst/rx_checksum_inst/genblk1[2].sum_reg_reg[2][18]_i_1" "ingress_inst/rx_checksum_inst/genblk1[2].sum_reg_reg[2][15]_i_1" "ingress_inst/rx_checksum_inst/genblk1[2].sum_reg_reg[2][7]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/ingress_inst/rx_checksum_inst/genblk1[2].sum_reg_reg[2][37]_i_1" "ingress_inst/rx_checksum_inst/genblk1[2].sum_reg_reg[2][26]_i_1" "ingress_inst/rx_checksum_inst/genblk1[2].sum_reg_reg[2][34]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/ingress_inst/rx_checksum_inst/genblk1[2].sum_reg_reg[2][56]_i_1" "ingress_inst/rx_checksum_inst/genblk1[2].sum_reg_reg[2][45]_i_1" "ingress_inst/rx_checksum_inst/genblk1[2].sum_reg_reg[2][53]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/ingress_inst/rx_checksum_inst/genblk1[2].sum_reg_reg[2][75]_i_1" "ingress_inst/rx_checksum_inst/genblk1[2].sum_reg_reg[2][64]_i_1" "ingress_inst/rx_checksum_inst/genblk1[2].sum_reg_reg[2][72]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/ingress_inst/rx_checksum_inst/genblk1[3].sum_reg_reg[3][19]_i_1" "ingress_inst/rx_checksum_inst/genblk1[3].sum_reg_reg[3][15]_i_1" "ingress_inst/rx_checksum_inst/genblk1[3].sum_reg_reg[3][7]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/ingress_inst/rx_checksum_inst/genblk1[3].sum_reg_reg[3][39]_i_1" "ingress_inst/rx_checksum_inst/genblk1[3].sum_reg_reg[3][27]_i_1" "ingress_inst/rx_checksum_inst/genblk1[3].sum_reg_reg[3][35]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
WARNING: [Place 30-439] A collection of cells which have restrictive placement or routing requirements has some cells within some area groups and some cells outside. This is likely to cause placement problems.
	The cells involved are "core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/interface_rx_inst/ingress_inst/rx_checksum_inst/genblk1[4].sum_reg_reg[4][20]_i_1" "ingress_inst/rx_checksum_inst/genblk1[4].sum_reg_reg[4][15]_i_1" "ingress_inst/rx_checksum_inst/genblk1[4].sum_reg_reg[4][7]_i_1" in Carry-chain. The area groups involved are "pblock_slr1" 
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 136537e04

Time (s): cpu = 00:00:53 ; elapsed = 00:00:38 . Memory (MB): peak = 6311.164 ; gain = 0.000 ; free physical = 27343 ; free virtual = 50212

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e38cca0d

Time (s): cpu = 00:02:06 ; elapsed = 00:01:14 . Memory (MB): peak = 6311.164 ; gain = 0.000 ; free physical = 26972 ; free virtual = 49841

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e38cca0d

Time (s): cpu = 00:02:07 ; elapsed = 00:01:15 . Memory (MB): peak = 6311.164 ; gain = 0.000 ; free physical = 26973 ; free virtual = 49842
Phase 1 Placer Initialization | Checksum: 1e38cca0d

Time (s): cpu = 00:02:08 ; elapsed = 00:01:17 . Memory (MB): peak = 6311.164 ; gain = 0.000 ; free physical = 26909 ; free virtual = 49778

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 15fd6c594

Time (s): cpu = 00:04:20 ; elapsed = 00:02:14 . Memory (MB): peak = 6311.164 ; gain = 0.000 ; free physical = 26776 ; free virtual = 49646

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1a1c9a2bd

Time (s): cpu = 00:04:35 ; elapsed = 00:02:28 . Memory (MB): peak = 6313.738 ; gain = 2.574 ; free physical = 26747 ; free virtual = 49616

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1a1c9a2bd

Time (s): cpu = 00:04:38 ; elapsed = 00:02:31 . Memory (MB): peak = 6621.848 ; gain = 310.684 ; free physical = 26653 ; free virtual = 49523

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 16483904e

Time (s): cpu = 00:04:51 ; elapsed = 00:02:36 . Memory (MB): peak = 6621.848 ; gain = 310.684 ; free physical = 26640 ; free virtual = 49510

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 16483904e

Time (s): cpu = 00:04:53 ; elapsed = 00:02:38 . Memory (MB): peak = 6621.848 ; gain = 310.684 ; free physical = 26611 ; free virtual = 49480
Phase 2.1.1 Partition Driven Placement | Checksum: 16483904e

Time (s): cpu = 00:04:53 ; elapsed = 00:02:39 . Memory (MB): peak = 6621.848 ; gain = 310.684 ; free physical = 26667 ; free virtual = 49537
Phase 2.1 Floorplanning | Checksum: 16483904e

Time (s): cpu = 00:04:53 ; elapsed = 00:02:39 . Memory (MB): peak = 6621.848 ; gain = 310.684 ; free physical = 26667 ; free virtual = 49537

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 16483904e

Time (s): cpu = 00:04:54 ; elapsed = 00:02:39 . Memory (MB): peak = 6621.848 ; gain = 310.684 ; free physical = 26665 ; free virtual = 49534

Phase 2.3 Global Placement Core
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     3     6   199   823   327     0    58     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     5    13   198   953   187     0    59     1     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     5    14   199   952   187     0    58     1     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     4    16   198   952   187     0    58     1     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     5    15   198   954   185     1    58     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    14   199   953   185     0    55     4     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     5    15   199   953   185     0    54     5     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    14   199   953   185     0    54     5     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    14   200   952   185     0    57     2     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    13   201   952   185     0    59     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    13   201   952   186     9    49     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    14   200   952   187     8    49     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    14   200   953   186     9    48     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    14   200   953   186     8    49     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    14   200   953   186     8    49     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    14   200   953   186     8    49     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    14   200   954   185     8    49     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    14   200   953   186     8    49     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    14   200   953   186     8    49     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    14   200   953   186     9    48     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    14   200   953   186     9    48     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    13   200   954   186     9    48     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    13   200   954   186     8    49     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    13   201   953   186     7    50     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    14   201   952   186     6    51     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    14   200   953   185     7    51     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    14   201   952   185     7    51     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    14   201   952   185     7    51     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    14   201   952   185     7    51     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    14   200   953   185     7    51     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    14   200   953   185     7    51     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    15   199   953   185     8    50     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    15   199   956   182     8    50     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    15   200   956   181     6    52     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    15   200   956   181     4    54     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    15   200   956   181     6    52     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    15   200   956   181     6    52     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    15   200   956   181     6    52     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    15   200   956   181     6    52     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    15   200   956   181     6    52     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    15   200   956   181     6    52     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    16   199   956   181     6    52     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    16   198   957   181     6    52     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    16   198   957   181     6    52     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    16   198   957   181     6    52     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    16   198   957   181     6    52     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    16   198   957   181     6    52     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    16   198   957   181     6    52     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    16   198   957   181     6    52     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    16   198   957   181     6    52     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    16   198   957   181     6    52     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    16   198   957   181     6    52     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    16   198   957   181     6    52     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    16   198   957   181     6    52     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    16   198   957   181     6    52     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    16   198   957   181     6    52     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    16   198   957   181     6    52     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    16   198   957   181     5    53     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    17   197   957   181     5    53     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     7    17   197   956   181     4    54     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     8    16   197   956   181     3    55     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     8    16   197   956   181     3    55     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     8    16   198   955   181     3    55     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     8    16   198   955   181     3    55     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     8    16   198   955   181     3    55     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     8    16   198   955   181     3    55     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     8    16   198   955   181     3    55     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     8    16   198   955   181     3    55     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     8    16   198   955   181     3    55     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     8    16   198   955   181     3    55     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     8    16   198   955   181     3    55     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     8    16   198   955   181     3    55     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     8    16   198   955   181     3    55     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     8    16   198   955   181     3    55     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     8    16   198   955   181     3    55     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     8    16   198   955   181     3    55     0     0     0     0  Total:  1416

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 30 LUTNM shape to break, 2661 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 14, two critical 16, total 30, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 1119 nets or cells. Created 30 new cells, deleted 1089 existing cells and moved 0 existing cell
INFO: [Physopt 32-1030] Pass 1. Identified 172 candidate driver sets for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 141 nets.  Re-placed 583 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 141 nets or cells. Created 0 new cell, deleted 4 existing cells and moved 583 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.64 ; elapsed = 00:00:00.65 . Memory (MB): peak = 7163.730 ; gain = 0.000 ; free physical = 26681 ; free virtual = 49551
INFO: [Physopt 32-1132] Very high fanout net 'core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/E[0]' is not considered as a candidate in VHFN optimzation. Its physical fanout number is changed from 1064 to 330. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 330.
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net core_inst/core_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/offset_reg[0]. Replicated 5 times.
INFO: [Physopt 32-81] Processed net core_inst/core_inst/core_pcie_inst/dma_if_pcie_inst/dma_if_pcie_rd_inst/offset_reg[1]. Replicated 5 times.
INFO: [Physopt 32-232] Optimized 2 nets. Created 10 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 2 nets or cells. Created 10 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.20 . Memory (MB): peak = 7163.730 ; gain = 0.000 ; free physical = 26683 ; free virtual = 49552
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 7163.730 ; gain = 0.000 ; free physical = 26685 ; free virtual = 49555

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           30  |           1089  |                  1119  |           0  |           1  |  00:00:03  |
|  Equivalent Driver Rewiring                       |            0  |              4  |                   141  |           0  |           1  |  00:00:26  |
|  Very High Fanout                                 |           10  |              0  |                     2  |           0  |           1  |  00:00:02  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           40  |           1093  |                  1262  |           0  |           9  |  00:00:32  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1d0ff84f8

Time (s): cpu = 00:12:35 ; elapsed = 00:07:06 . Memory (MB): peak = 7163.730 ; gain = 852.566 ; free physical = 26684 ; free virtual = 49554
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     7    12   194   956   181    10    56     0     0     0     0  Total:  1416
Phase 2.3 Global Placement Core | Checksum: 1019ced03

Time (s): cpu = 00:13:06 ; elapsed = 00:07:23 . Memory (MB): peak = 7243.770 ; gain = 932.605 ; free physical = 26544 ; free virtual = 49414
Phase 2 Global Placement | Checksum: 1019ced03

Time (s): cpu = 00:13:06 ; elapsed = 00:07:23 . Memory (MB): peak = 7243.770 ; gain = 932.605 ; free physical = 26723 ; free virtual = 49593

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: bee531cb

Time (s): cpu = 00:13:23 ; elapsed = 00:07:31 . Memory (MB): peak = 7243.770 ; gain = 932.605 ; free physical = 26710 ; free virtual = 49580

Phase 3.2 Commit Most Macros & LUTRAMs
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     6    10   195   958   180    11    56     0     0     0     0  Total:  1416
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 5da7ca6c

Time (s): cpu = 00:13:54 ; elapsed = 00:07:45 . Memory (MB): peak = 7243.770 ; gain = 932.605 ; free physical = 26572 ; free virtual = 49443

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     4     9   905   333    98    11    56     0     0     0     0  Total:  1416
Phase 3.3.1 Small Shape Clustering | Checksum: 1036ca05a

Time (s): cpu = 00:14:47 ; elapsed = 00:08:20 . Memory (MB): peak = 7243.770 ; gain = 932.605 ; free physical = 26464 ; free virtual = 49340

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 4bdcba37

Time (s): cpu = 00:14:53 ; elapsed = 00:08:24 . Memory (MB): peak = 7243.770 ; gain = 932.605 ; free physical = 26468 ; free virtual = 49346

Phase 3.3.3 Slice Area Swap
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     4     8   907   332    98     9    58     0     0     0     0  Total:  1416
SLR(matching) [0-1]       0     0     0     0     0     0     0     0     0     0     0     0  Total:     0
SLR(matching) [1-2]       0     4    10   905   367    63     9    58     0     0     0     0  Total:  1416
Phase 3.3.3 Slice Area Swap | Checksum: ec7ef27d

Time (s): cpu = 00:15:17 ; elapsed = 00:08:43 . Memory (MB): peak = 7243.770 ; gain = 932.605 ; free physical = 26355 ; free virtual = 49241
Phase 3.3 Small Shape DP | Checksum: b27e6ea4

Time (s): cpu = 00:15:54 ; elapsed = 00:08:58 . Memory (MB): peak = 7243.770 ; gain = 932.605 ; free physical = 26424 ; free virtual = 49316

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 17b3a67e1

Time (s): cpu = 00:16:00 ; elapsed = 00:09:04 . Memory (MB): peak = 7243.770 ; gain = 932.605 ; free physical = 26396 ; free virtual = 49288

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 1a5267ec8

Time (s): cpu = 00:16:08 ; elapsed = 00:09:12 . Memory (MB): peak = 7243.770 ; gain = 932.605 ; free physical = 26385 ; free virtual = 49277

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1492e5343

Time (s): cpu = 00:17:14 ; elapsed = 00:09:27 . Memory (MB): peak = 7243.770 ; gain = 932.605 ; free physical = 26791 ; free virtual = 49511
Phase 3 Detail Placement | Checksum: 1492e5343

Time (s): cpu = 00:17:15 ; elapsed = 00:09:28 . Memory (MB): peak = 7243.770 ; gain = 932.605 ; free physical = 26792 ; free virtual = 49511

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:58]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:73]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:97]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:99]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:145]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:147]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:202]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:204]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:281]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x1y2.xdc:126] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_2/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_3/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_4/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 10e9e5471

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.023 | TNS=-0.117 |
Phase 1 Physical Synthesis Initialization | Checksum: 14edb9d33

Time (s): cpu = 00:00:14 ; elapsed = 00:00:03 . Memory (MB): peak = 7243.770 ; gain = 0.000 ; free physical = 26735 ; free virtual = 49458
INFO: [Place 46-33] Processed net pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__3_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__4_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_init_ctrl_inst/reset_n_o_reg_rep__1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 4 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 4, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 152506dc0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 7243.770 ; gain = 0.000 ; free physical = 26695 ; free virtual = 49418
Phase 4.1.1.1 BUFG Insertion | Checksum: 10e9e5471

Time (s): cpu = 00:19:08 ; elapsed = 00:10:07 . Memory (MB): peak = 7243.770 ; gain = 932.605 ; free physical = 26712 ; free virtual = 49434

Phase 4.1.1.2 BUFG Replication
INFO: [Place 46-55] Replicated BUFG and its driver to drive 79 loads in SLR 2 of net pcie_user_reset
INFO: [Place 46-63] BUFG replication identified 1 candidate nets: Replicated nets: 1, Replicated BUFGs: 1, Replicated BUFG Driver: 1, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
Phase 4.1.1.2 BUFG Replication | Checksum: 24c2bc9c0

Time (s): cpu = 00:19:17 ; elapsed = 00:10:15 . Memory (MB): peak = 7243.770 ; gain = 932.605 ; free physical = 26665 ; free virtual = 49388
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.455. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=0.455. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 133db2107

Time (s): cpu = 00:22:11 ; elapsed = 00:13:06 . Memory (MB): peak = 7243.770 ; gain = 932.605 ; free physical = 26802 ; free virtual = 49525

Time (s): cpu = 00:22:11 ; elapsed = 00:13:06 . Memory (MB): peak = 7243.770 ; gain = 932.605 ; free physical = 26807 ; free virtual = 49530
Phase 4.1 Post Commit Optimization | Checksum: 133db2107

Time (s): cpu = 00:22:12 ; elapsed = 00:13:08 . Memory (MB): peak = 7243.770 ; gain = 932.605 ; free physical = 26807 ; free virtual = 49530
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 7261.582 ; gain = 0.000 ; free physical = 26785 ; free virtual = 49508

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1fb940c52

Time (s): cpu = 00:22:29 ; elapsed = 00:13:25 . Memory (MB): peak = 7261.582 ; gain = 950.418 ; free physical = 26836 ; free virtual = 49558

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                4x4|              16x16|                4x4|
|___________|___________________|___________________|___________________|
|      South|                4x4|                8x8|                4x4|
|___________|___________________|___________________|___________________|
|       East|                4x4|                2x2|                8x8|
|___________|___________________|___________________|___________________|
|       West|                4x4|                2x2|              16x16|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1fb940c52

Time (s): cpu = 00:22:31 ; elapsed = 00:13:26 . Memory (MB): peak = 7261.582 ; gain = 950.418 ; free physical = 26837 ; free virtual = 49560
Phase 4.3 Placer Reporting | Checksum: 1fb940c52

Time (s): cpu = 00:22:31 ; elapsed = 00:13:27 . Memory (MB): peak = 7261.582 ; gain = 950.418 ; free physical = 26837 ; free virtual = 49560

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 7261.582 ; gain = 0.000 ; free physical = 26838 ; free virtual = 49560

Time (s): cpu = 00:22:32 ; elapsed = 00:13:27 . Memory (MB): peak = 7261.582 ; gain = 950.418 ; free physical = 26838 ; free virtual = 49560
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 24bf3ae64

Time (s): cpu = 00:22:33 ; elapsed = 00:13:28 . Memory (MB): peak = 7261.582 ; gain = 950.418 ; free physical = 26838 ; free virtual = 49561
Ending Placer Task | Checksum: 1f126d28a

Time (s): cpu = 00:22:33 ; elapsed = 00:13:28 . Memory (MB): peak = 7261.582 ; gain = 950.418 ; free physical = 26838 ; free virtual = 49561
INFO: [Common 17-83] Releasing license: Implementation
221 Infos, 90 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:22:55 ; elapsed = 00:13:39 . Memory (MB): peak = 7261.582 ; gain = 950.418 ; free physical = 27377 ; free virtual = 50099
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 7261.582 ; gain = 0.000 ; free physical = 27135 ; free virtual = 50102
INFO: [Common 17-1381] The checkpoint '/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.runs/impl_1/Monkey_X_NIC_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:09 ; elapsed = 00:00:52 . Memory (MB): peak = 7261.582 ; gain = 0.000 ; free physical = 27327 ; free virtual = 50109
INFO: [runtcl-4] Executing : report_io -file Monkey_X_NIC_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.83 . Memory (MB): peak = 7261.582 ; gain = 0.000 ; free physical = 27276 ; free virtual = 50060
INFO: [runtcl-4] Executing : report_utilization -file Monkey_X_NIC_utilization_placed.rpt -pb Monkey_X_NIC_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Monkey_X_NIC_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:01 . Memory (MB): peak = 7261.582 ; gain = 0.000 ; free physical = 27300 ; free virtual = 50089
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xcu200'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu200'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
231 Infos, 90 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:11 ; elapsed = 00:00:17 . Memory (MB): peak = 7261.582 ; gain = 0.000 ; free physical = 27211 ; free virtual = 50002
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:24 ; elapsed = 00:00:08 . Memory (MB): peak = 7261.582 ; gain = 0.000 ; free physical = 26873 ; free virtual = 49909
INFO: [Common 17-1381] The checkpoint '/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.runs/impl_1/Monkey_X_NIC_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:02 ; elapsed = 00:00:46 . Memory (MB): peak = 7261.582 ; gain = 0.000 ; free physical = 27099 ; free virtual = 49950
Command: route_design -directive NoTimingRelaxation
Attempting to get a license for feature 'Implementation' and/or device 'xcu200'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu200'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'NoTimingRelaxation'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 4ed6ffa3 ConstDB: 0 ShapeSum: da96e79c RouteDB: c7b8eb4b

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 7261.582 ; gain = 0.000 ; free physical = 26802 ; free virtual = 49653
Phase 1 Build RT Design | Checksum: 7e18260c

Time (s): cpu = 00:01:30 ; elapsed = 00:00:31 . Memory (MB): peak = 7261.582 ; gain = 0.000 ; free physical = 26800 ; free virtual = 49652
Post Restoration Checksum: NetGraph: 5b5efc0 NumContArr: 1589e678 Constraints: 22e362d8 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 3e233910

Time (s): cpu = 00:01:31 ; elapsed = 00:00:33 . Memory (MB): peak = 7261.582 ; gain = 0.000 ; free physical = 26643 ; free virtual = 49495

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 3e233910

Time (s): cpu = 00:01:31 ; elapsed = 00:00:34 . Memory (MB): peak = 7261.582 ; gain = 0.000 ; free physical = 26643 ; free virtual = 49495

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 1e87535f8

Time (s): cpu = 00:02:04 ; elapsed = 00:01:03 . Memory (MB): peak = 7336.184 ; gain = 74.602 ; free physical = 26633 ; free virtual = 49485

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1467abb9b

Time (s): cpu = 00:03:06 ; elapsed = 00:01:27 . Memory (MB): peak = 7336.184 ; gain = 74.602 ; free physical = 26563 ; free virtual = 49415
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.474  | TNS=0.000  | WHS=-0.398 | THS=-537.695|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 19489f90b

Time (s): cpu = 00:05:51 ; elapsed = 00:02:08 . Memory (MB): peak = 7336.184 ; gain = 74.602 ; free physical = 26522 ; free virtual = 49373
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.474  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1ad53b3e8

Time (s): cpu = 00:05:53 ; elapsed = 00:02:09 . Memory (MB): peak = 7336.184 ; gain = 74.602 ; free physical = 26520 ; free virtual = 49372
Phase 2 Router Initialization | Checksum: 14bf489a8

Time (s): cpu = 00:05:53 ; elapsed = 00:02:09 . Memory (MB): peak = 7336.184 ; gain = 74.602 ; free physical = 26520 ; free virtual = 49371

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0030052 %
  Global Horizontal Routing Utilization  = 0.00222939 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 147350
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 127239
  Number of Partially Routed Nets     = 20111
  Number of Node Overlaps             = 236


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 14bf489a8

Time (s): cpu = 00:06:01 ; elapsed = 00:02:13 . Memory (MB): peak = 7466.207 ; gain = 204.625 ; free physical = 26523 ; free virtual = 49374
Phase 3 Initial Routing | Checksum: 1d42f1c7b

Time (s): cpu = 00:06:59 ; elapsed = 00:02:40 . Memory (MB): peak = 7466.207 ; gain = 204.625 ; free physical = 26371 ; free virtual = 49223

INFO: [Route 35-449] Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     8x8|      0.38|   16x16|      1.54|     8x8|      0.27|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   16x16|      0.36|   16x16|      1.13|     8x8|      0.24|
|___________|________|__________|________|__________|________|__________|
|       EAST|     2x2|      0.03|     4x4|      0.15|     8x8|      0.31|
|___________|________|__________|________|__________|________|__________|
|       WEST|     4x4|      0.09|     4x4|      0.15|     8x8|      0.21|
|___________|________|__________|________|__________|________|__________|
Congestion Report
GLOBAL Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
SOUTH
	INT_X80Y418->INT_X87Y441 (CLEM_X80Y418->DSP_X87Y440)
	INT_X80Y428->INT_X87Y435 (CLEM_X80Y428->DSP_X87Y435)
	INT_X80Y420->INT_X87Y427 (CLEM_X80Y420->DSP_X87Y425)
	INT_X80Y427->INT_X87Y434 (CLEM_X80Y427->DSP_X87Y430)
	INT_X80Y419->INT_X87Y426 (CLEM_X80Y419->DSP_X87Y425)
LONG Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
NORTH
	INT_X68Y416->INT_X75Y499 (BRAM_X68Y415->DSP_X75Y495)
	INT_X96Y372->INT_X103Y379 (CLEM_X96Y372->CLEL_R_X103Y379)
	INT_X96Y356->INT_X103Y363 (CLEM_X96Y356->CLEL_R_X103Y363)
	INT_X96Y348->INT_X103Y355 (CLEM_X96Y348->CLEL_R_X103Y355)
	INT_X96Y363->INT_X103Y370 (CLEM_X96Y363->CLEL_R_X103Y370)
SOUTH
	INT_X78Y411->INT_X85Y442 (CLEM_X78Y411->CLEL_R_X85Y442)
	INT_X80Y436->INT_X87Y443 (CLEM_X80Y436->DSP_X87Y440)
	INT_X80Y428->INT_X87Y435 (CLEM_X80Y428->DSP_X87Y435)
	INT_X80Y420->INT_X87Y427 (CLEM_X80Y420->DSP_X87Y425)
	INT_X80Y435->INT_X87Y442 (CLEM_X80Y435->DSP_X87Y440)

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 26222
 Number of Nodes with overlaps = 1939
 Number of Nodes with overlaps = 221
 Number of Nodes with overlaps = 50
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.113  | TNS=0.000  | WHS=-0.185 | THS=-6.738 |

Phase 4.1 Global Iteration 0 | Checksum: 22acee02d

Time (s): cpu = 00:16:32 ; elapsed = 00:06:43 . Memory (MB): peak = 7498.223 ; gain = 236.641 ; free physical = 26294 ; free virtual = 49146

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.113  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 22f036b6c

Time (s): cpu = 00:17:11 ; elapsed = 00:07:00 . Memory (MB): peak = 7498.223 ; gain = 236.641 ; free physical = 26311 ; free virtual = 49163

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.113  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 182a1d567

Time (s): cpu = 00:17:45 ; elapsed = 00:07:25 . Memory (MB): peak = 7498.223 ; gain = 236.641 ; free physical = 26323 ; free virtual = 49175
Phase 4 Rip-up And Reroute | Checksum: 182a1d567

Time (s): cpu = 00:17:45 ; elapsed = 00:07:25 . Memory (MB): peak = 7498.223 ; gain = 236.641 ; free physical = 26323 ; free virtual = 49175

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 182a1d567

Time (s): cpu = 00:17:47 ; elapsed = 00:07:26 . Memory (MB): peak = 7498.223 ; gain = 236.641 ; free physical = 26323 ; free virtual = 49175

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 182a1d567

Time (s): cpu = 00:17:48 ; elapsed = 00:07:27 . Memory (MB): peak = 7498.223 ; gain = 236.641 ; free physical = 26323 ; free virtual = 49175
Phase 5 Delay and Skew Optimization | Checksum: 182a1d567

Time (s): cpu = 00:17:48 ; elapsed = 00:07:27 . Memory (MB): peak = 7498.223 ; gain = 236.641 ; free physical = 26323 ; free virtual = 49175

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 182d6c105

Time (s): cpu = 00:18:44 ; elapsed = 00:07:45 . Memory (MB): peak = 7498.223 ; gain = 236.641 ; free physical = 26319 ; free virtual = 49171
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.113  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 20603dc82

Time (s): cpu = 00:18:45 ; elapsed = 00:07:46 . Memory (MB): peak = 7498.223 ; gain = 236.641 ; free physical = 26319 ; free virtual = 49170
Phase 6 Post Hold Fix | Checksum: 20603dc82

Time (s): cpu = 00:18:46 ; elapsed = 00:07:46 . Memory (MB): peak = 7498.223 ; gain = 236.641 ; free physical = 26319 ; free virtual = 49171

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 4.35054 %
  Global Horizontal Routing Utilization  = 3.2018 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 160e2e754

Time (s): cpu = 00:18:52 ; elapsed = 00:07:48 . Memory (MB): peak = 7498.223 ; gain = 236.641 ; free physical = 26307 ; free virtual = 49159

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 160e2e754

Time (s): cpu = 00:18:53 ; elapsed = 00:07:49 . Memory (MB): peak = 7498.223 ; gain = 236.641 ; free physical = 26305 ; free virtual = 49157

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y20/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y21/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y22/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y23/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y24/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y25/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y26/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[30].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y27/SOUTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y32/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[1].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y33/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[2].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y34/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y35/NORTHREFCLK1
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[29].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK00 to physical pin GTYE4_COMMON_X1Y5/COM0_REFCLKOUT5
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[29].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK01 to physical pin GTYE4_COMMON_X1Y5/COM2_REFCLKOUT5
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[30].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK00 to physical pin GTYE4_COMMON_X1Y6/COM0_REFCLKOUT5
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[30].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK01 to physical pin GTYE4_COMMON_X1Y6/COM2_REFCLKOUT5
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[32].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK00 to physical pin GTYE4_COMMON_X1Y8/COM0_REFCLKOUT3
INFO: [Route 35-467] Router swapped GT pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[32].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK01 to physical pin GTYE4_COMMON_X1Y8/COM2_REFCLKOUT3
INFO: [Route 35-467] Router swapped GT pin qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[29].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK00 to physical pin GTYE4_COMMON_X1Y12/COM0_REFCLKOUT1
INFO: [Route 35-467] Router swapped GT pin qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[29].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK01 to physical pin GTYE4_COMMON_X1Y12/COM2_REFCLKOUT1
Phase 9 Depositing Routes | Checksum: 160e2e754

Time (s): cpu = 00:19:07 ; elapsed = 00:07:57 . Memory (MB): peak = 7498.223 ; gain = 236.641 ; free physical = 26311 ; free virtual = 49163
Common:
   
SLR0

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       EAST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.00|     1x1|      0.00|     1x1|      0.00|
|___________|________|__________|________|__________|________|__________|

SLR1

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     8x8|      1.03|   16x16|      2.96|     8x8|      0.78|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|   16x16|      0.93|   16x16|      2.50|     8x8|      0.69|
|___________|________|__________|________|__________|________|__________|
|       EAST|     4x4|      0.08|     2x2|      0.18|     8x8|      0.92|
|___________|________|__________|________|__________|________|__________|
|       WEST|     4x4|      0.26|     4x4|      0.38|   16x16|      0.62|
|___________|________|__________|________|__________|________|__________|

SLR2

Initial Estimated Congestion
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
|           |___________________|___________________|___________________|
| Direction | Size   | % Tiles  | Size   | % Tiles  | Size   | % Tiles  |
|___________|________|__________|________|__________|________|__________|
|      NORTH|     2x2|      0.09|   16x16|      1.65|     2x2|      0.02|
|___________|________|__________|________|__________|________|__________|
|      SOUTH|     8x8|      0.13|     8x8|      0.89|     4x4|      0.04|
|___________|________|__________|________|__________|________|__________|
|       EAST|     1x1|      0.00|     4x4|      0.28|     2x2|      0.02|
|___________|________|__________|________|__________|________|__________|
|       WEST|     1x1|      0.00|     2x2|      0.06|     1x1|      0.01|
|___________|________|__________|________|__________|________|__________|



Phase 10 Route finalize
Phase 10 Route finalize | Checksum: 160e2e754

Time (s): cpu = 00:19:10 ; elapsed = 00:07:59 . Memory (MB): peak = 7498.223 ; gain = 236.641 ; free physical = 26323 ; free virtual = 49175

Phase 11 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.113  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 11 Post Router Timing | Checksum: 24615f48f

Time (s): cpu = 00:20:29 ; elapsed = 00:08:18 . Memory (MB): peak = 7498.223 ; gain = 236.641 ; free physical = 26229 ; free virtual = 49080
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 72-16] Aggressive Explore Summary
+------+-------+-------+-------+-------+--------+--------------+-------------------+
| Pass |  WNS  |  TNS  |  WHS  |  THS  | Status | Elapsed Time | Solution Selected |
+------+-------+-------+-------+-------+--------+--------------+-------------------+
|  1   | 0.113 | 0.000 | 0.010 | 0.000 |  Pass  |   00:07:25   |         x         |
+------+-------+-------+-------+-------+--------+--------------+-------------------+
|  2   |   -   |   -   |   -   |   -   |  Fail  |   00:00:00   |                   |
+------+-------+-------+-------+-------+--------+--------------+-------------------+

INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:20:29 ; elapsed = 00:08:19 . Memory (MB): peak = 7498.223 ; gain = 236.641 ; free physical = 26975 ; free virtual = 49827

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
274 Infos, 90 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:21:30 ; elapsed = 00:08:39 . Memory (MB): peak = 7498.223 ; gain = 236.641 ; free physical = 26975 ; free virtual = 49827
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:29 ; elapsed = 00:00:10 . Memory (MB): peak = 7498.223 ; gain = 0.000 ; free physical = 26604 ; free virtual = 49766
INFO: [Common 17-1381] The checkpoint '/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.runs/impl_1/Monkey_X_NIC_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:01:06 ; elapsed = 00:00:47 . Memory (MB): peak = 7498.223 ; gain = 0.000 ; free physical = 26869 ; free virtual = 49793
INFO: [runtcl-4] Executing : report_drc -file Monkey_X_NIC_drc_routed.rpt -pb Monkey_X_NIC_drc_routed.pb -rpx Monkey_X_NIC_drc_routed.rpx
Command: report_drc -file Monkey_X_NIC_drc_routed.rpt -pb Monkey_X_NIC_drc_routed.pb -rpx Monkey_X_NIC_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.runs/impl_1/Monkey_X_NIC_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:07 ; elapsed = 00:00:19 . Memory (MB): peak = 7554.250 ; gain = 56.027 ; free physical = 26834 ; free virtual = 49759
INFO: [runtcl-4] Executing : report_methodology -file Monkey_X_NIC_methodology_drc_routed.rpt -pb Monkey_X_NIC_methodology_drc_routed.pb -rpx Monkey_X_NIC_methodology_drc_routed.rpx
Command: report_methodology -file Monkey_X_NIC_methodology_drc_routed.rpt -pb Monkey_X_NIC_methodology_drc_routed.pb -rpx Monkey_X_NIC_methodology_drc_routed.rpx
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:58]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:73]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:97]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:99]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:145]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:147]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:202]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:204]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:281]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x1y2.xdc:126] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_2/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_3/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_4/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.runs/impl_1/Monkey_X_NIC_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:02:08 ; elapsed = 00:00:33 . Memory (MB): peak = 7554.250 ; gain = 0.000 ; free physical = 26875 ; free virtual = 49801
INFO: [runtcl-4] Executing : report_power -file Monkey_X_NIC_power_routed.rpt -pb Monkey_X_NIC_power_summary_routed.pb -rpx Monkey_X_NIC_power_routed.rpx
Command: report_power -file Monkey_X_NIC_power_routed.rpt -pb Monkey_X_NIC_power_summary_routed.pb -rpx Monkey_X_NIC_power_routed.rpx
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:58]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:73]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:97]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:99]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:145]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:147]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:202]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:204]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_au200.xdc:281]
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/pcie4_uscale_plus_0_gt_i/inst/gen_gtwizard_gtye4_top.pcie4_uscale_plus_0_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[3].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/ip/pcie4_uscale_plus_0/source/ip_pcie4_uscale_plus_x1y2.xdc:126] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has RXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_1/xcvr_gty_com.cmac_gty_full_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_full_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_2/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_3/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'qsfp0_cmac_inst/gty_ch_4/xcvr_gty.cmac_gty_channel_inst/inst/gen_gtwizard_gtye4_top.cmac_gty_channel_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[29].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
304 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:01:46 ; elapsed = 00:00:45 . Memory (MB): peak = 7554.250 ; gain = 0.000 ; free physical = 26733 ; free virtual = 49676
INFO: [runtcl-4] Executing : report_route_status -file Monkey_X_NIC_route_status.rpt -pb Monkey_X_NIC_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Monkey_X_NIC_timing_summary_routed.rpt -pb Monkey_X_NIC_timing_summary_routed.pb -rpx Monkey_X_NIC_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
report_timing_summary: Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 7554.250 ; gain = 0.000 ; free physical = 26650 ; free virtual = 49615
INFO: [runtcl-4] Executing : report_incremental_reuse -file Monkey_X_NIC_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Monkey_X_NIC_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 7554.250 ; gain = 0.000 ; free physical = 26550 ; free virtual = 49517
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Monkey_X_NIC_bus_skew_routed.rpt -pb Monkey_X_NIC_bus_skew_routed.pb -rpx Monkey_X_NIC_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force Monkey_X_NIC.bit
Attempting to get a license for feature 'Implementation' and/or device 'xcu200'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu200'
CRITICAL WARNING: [Vivado 12-1790] Evaluation License Warning: This design contains one or more IP cores that use separately licensed features. If the design has been configured to make use of evaluation features, please note that these features will cease to function after a certain period of time. Please consult the core datasheet to determine whether the core which you have configured will be affected. Evaluation features should NOT be used in production systems.

Evaluation cores found in this design:
    IP core 'cmac_usplus' (cmac_usplus_core) was generated with multiple features:
        IP feature 'cmac_an_lt@2020.05' was enabled using a design_linking license.
        IP feature 'cmac_usplus@2020.05' was enabled using a bought license.

Resolution: If a new IP Core license was added, in order for the new license to be picked up, the current netlist needs to be updated by resetting and re-generating the IP output products before bitstream generation.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[0]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[0]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[0]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[10]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[10]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[10]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[11]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[11]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[11]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[12]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[12]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[12]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[13]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[13]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[13]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[14]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[14]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[14]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[15]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[15]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[15]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[16]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[16]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[16]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[17]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[17]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[17]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[18]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[18]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[18]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[19]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[19]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[19]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[1]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[1]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[1]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[20]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[20]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[20]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[21]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[21]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[21]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[22]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[22]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[22]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[23]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[23]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[23]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[24]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[24]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[24]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[25]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[25]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[25]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[26]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[26]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[26]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[27]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[27]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[27]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[28]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[28]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[28]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[29]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[29]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[29]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[2]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[2]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[30]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[30]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[30]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[31]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[31]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[31]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[32]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[32]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[32]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[33]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[33]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[33]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[34]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[34]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[34]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[35]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[35]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[35]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[36]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[36]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[36]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[37]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[37]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[37]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[38]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[38]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[38]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[39]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[39]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[39]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[3]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[3]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[3]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[40]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[40]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[40]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[41]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[41]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[41]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[42]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[42]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[42]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[43]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[43]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[43]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[44]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[44]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[44]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[45]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[45]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[45]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[46]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[46]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[46]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[47]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[47]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[47]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[48]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[48]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[48]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[49]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[49]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[49]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[4]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[4]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[50]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[50]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[50]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[51]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[51]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[51]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[52]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[52]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[52]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[53]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[53]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[53]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[54]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[54]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[54]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[55]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[55]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[55]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[56]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[56]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[56]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[57]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[57]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[57]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[58]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[58]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[58]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[59]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[59]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[59]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[5]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[5]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[5]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[60]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[60]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[60]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[61]_i_2_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[61]_i_2/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[61]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[62]_i_2_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[62]_i_2/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[62]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[63]_i_2_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[63]_i_2/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[63]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[6]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[6]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[6]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[7]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[7]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[7]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[8]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[8]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[8]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[9]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[9]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/pifo_pop_signal_reg[9]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/trico_tree/o_pop_data_reg20 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/trico_tree/o_pop_data_reg2_reg[17]_i_2/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/trico_tree/o_pop_data_reg2_reg[17]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/trico_tree/o_pop_data_reg22 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/trico_tree/o_pop_out_reg2_reg_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/trico_tree/o_pop_out_reg2_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/trico_tree/u_PIFO_TOP/pifo_loop[0].u_PIFO/child_addr is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/trico_tree/u_PIFO_TOP/pifo_loop[0].u_PIFO/child_addr_reg[1]_i_2/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/trico_tree/u_PIFO_TOP/pifo_loop[0].u_PIFO/child_addr_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/trico_tree/u_PIFO_TOP/pifo_loop[1].u_PIFO/child_addr is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/trico_tree/u_PIFO_TOP/pifo_loop[1].u_PIFO/child_addr_reg[1]_i_2__0/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/trico_tree/u_PIFO_TOP/pifo_loop[1].u_PIFO/child_addr_reg[1]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/trico_tree/u_PIFO_TOP/pifo_loop[2].u_PIFO/child_addr is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/trico_tree/u_PIFO_TOP/pifo_loop[2].u_PIFO/child_addr_reg[1]_i_2__1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/trico_tree/u_PIFO_TOP/pifo_loop[2].u_PIFO/child_addr_reg[1]_i_2__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/trico_tree/u_PIFO_TOP/td/FSM_sequential_genblk6[1].rpu_state[1][2]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/trico_tree/u_PIFO_TOP/td/FSM_sequential_genblk6[1].rpu_state[1][2]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/trico_tree/u_PIFO_TOP/td/FSM_sequential_genblk6[1].rpu_state[1][2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/trico_tree/u_PIFO_TOP/td/FSM_sequential_genblk6[2].rpu_state[2][2]_i_1_n_0 is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/trico_tree/u_PIFO_TOP/td/FSM_sequential_genblk6[2].rpu_state[2][2]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/trico_tree/u_PIFO_TOP/td/FSM_sequential_genblk6[2].rpu_state[2][2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/trico_tree/u_PIFO_TOP/td/rpu_state is a gated clock net sourced by a combinational pin core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/trico_tree/u_PIFO_TOP/td/FSM_sequential_genblk6[0].rpu_state[0][2]_i_1/O, cell core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/sched[0].scheduler_block/tx_scheduler_inst/trico_tree/u_PIFO_TOP/td/FSM_sequential_genblk6[0].rpu_state[0][2]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1774] RAMB36E2_WRITE_WIDTH_A_18_doesnt_use_WEA32: The RAMB36E2 cell cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_A set to 18. The WEA[3:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1776] RAMB36E2_WRITE_WIDTH_B_18_doesnt_use_WEB72: The RAMB36E2 cell cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_B set to 18. The WEBWE[7:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1776] RAMB36E2_WRITE_WIDTH_B_18_doesnt_use_WEB72: The RAMB36E2 cell cms.cms_inst/cms_i/cms_subsystem_0/inst/shell_cmc_subsystem/inst/reg_map_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.SERIES8_TDP_SP36_NO_ECC_ATTR.ram has WRITE_WIDTH_B set to 18. The WEBWE[7:2] pins should not be connected to active signal.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_0 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_ADDR_A[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_0 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_BWE_A[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_0 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_DIN_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_0 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_DOUT_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_0 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_RDACCESS_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_0 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_RDB_WR_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_0 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_ADDR_B[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_0 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_BWE_B[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_0 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_DIN_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_0 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_DOUT_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_0 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_RDACCESS_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_0 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_RDB_WR_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_1 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_ADDR_A[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_1 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_BWE_A[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_1 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_DIN_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_1 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_DOUT_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_1 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_RDACCESS_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_1 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_RDB_WR_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_1 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_ADDR_B[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_1 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_BWE_B[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_1 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_DIN_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_1 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_DOUT_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_1 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_RDACCESS_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_1 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_RDB_WR_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_2 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_ADDR_A[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_2 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_BWE_A[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_2 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_DIN_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_2 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_DOUT_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_2 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_RDACCESS_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_2 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_RDB_WR_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_2 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_ADDR_B[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_2 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_BWE_B[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_2 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_DIN_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_2 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_DOUT_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_2 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_RDACCESS_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_2 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_RDB_WR_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_3 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_ADDR_A[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_3 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_BWE_A[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_3 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_DIN_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_3 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_DOUT_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_3 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_RDACCESS_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_3 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_RDB_WR_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_3 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_ADDR_B[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_3 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_BWE_B[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_3 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_DIN_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_3 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_DOUT_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_3 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_RDACCESS_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_3 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_RDB_WR_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_4 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_ADDR_A[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_4 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_BWE_A[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_4 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_DIN_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_4 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_DOUT_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_4 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_RDACCESS_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_4 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_RDB_WR_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_4 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_ADDR_B[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_4 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_BWE_B[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_4 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_DIN_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_4 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_DOUT_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_4 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_RDACCESS_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_4 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_RDB_WR_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_5 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_ADDR_A[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_5 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_BWE_A[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_5 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_DIN_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_5 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_DOUT_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_5 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_RDACCESS_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_5 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_RDB_WR_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_5 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_ADDR_B[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_5 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_BWE_B[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_5 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_DIN_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_5 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_DOUT_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_5 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_RDACCESS_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_5 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_RDB_WR_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_6 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_ADDR_A[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_6 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_BWE_A[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_6 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_DIN_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_6 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_DOUT_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_6 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_RDACCESS_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_6 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_RDB_WR_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_6 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_ADDR_B[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_6 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_BWE_B[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_6 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_DIN_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_6 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_DOUT_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_6 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_RDACCESS_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_6 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_RDB_WR_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_7 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_ADDR_A[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_7 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_BWE_A[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_7 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_DIN_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_7 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_DOUT_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_7 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_RDACCESS_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_7 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_RDB_WR_A pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_7 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_ADDR_B[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_7 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_BWE_B[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_7 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_DIN_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_7 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_DOUT_B[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_7 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_RDACCESS_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_7 has CASCADE_ORDER_B (NONE) set to FIRST or NONE, the CAS_IN_RDB_WR_B pin should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_8 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_ADDR_A[22:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_8 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_BWE_A[8:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_8 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_DIN_A[71:0] bus pins should be tied LOW.
WARNING: [DRC REQP-1869] URAM288_CASCADE_ORDER_FIRST-NONE_tie_CAS_IN_X_low: URAM288 core_inst/core_inst/core_pcie_inst/core_inst/iface[0].interface_inst/rx_fifo_inst/fifo[0].fifo_inst/fifo_inst/mem_reg_uram_8 has CASCADE_ORDER_A (NONE) set to FIRST or NONE, the CAS_IN_DOUT_A[71:0] bus pins should be tied LOW.
INFO: [Common 17-14] Message 'DRC REQP-1869' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC RTSTAT-10] No routable loads: 1 net(s) have no routable loads. The problem bus(es) and/or net(s) are pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/reg_raddr1_10_p1.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_0_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/RAM32K.bram_comp_inst/bram_16k_1_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[4].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_post_inst/bram_16k_int/ECC_RAM.RAMB36E2[5].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[0].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[1].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[2].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1858] RAMB36E2_writefirst_collision_advisory: Synchronous clocking is detected for BRAM (pcie4_uscale_plus_inst/inst/pcie4_uscale_plus_0_pcie_4_0_pipe_inst/pcie_4_0_bram_inst/bram_repl_inst/bram_rep_int_0/ECC_RAM.RAMB36E2[3].ramb36e2_inst) in SDP mode with WRITE_FIRST write-mode. It is strongly suggested to change this mode to NO_CHANGE for best power characteristics. However, both WRITE_FIRST and NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 209 Warnings, 22 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Generating merged BMM file for the design top 'Monkey_X_NIC'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/fw/cms.elf /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/fw/cms.elf /home/playmaker/Desktop/mkxue/corundum/fpga/mqnic/Alveo/fpga_100g/fpga_AU200/corundum-trico.gen/sources_1/bd/cms/ip/cms_cms_subsystem_0_0/fw/cms.elf 
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 115512064 bits.
Bitstream compression saved 162484288 bits.
Bitstream compression saved 93233504 bits.
Writing bitstream ./Monkey_X_NIC.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 177 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:05:26 ; elapsed = 00:04:07 . Memory (MB): peak = 7820.055 ; gain = 265.805 ; free physical = 26459 ; free virtual = 49461
INFO: [Common 17-206] Exiting Vivado at Wed Mar 26 16:46:48 2025...
