@I [SIM-47] Using XSIM for RTL simulation.
@I [SIM-14] Instrumenting C test bench ...
   Build using "C:/Xilinx/Vivado_HLS/2016.2/msys/bin/g++.exe"
   Compiling apatb_GetLocation.cpp
   Compiling jpet_geo.cpp_pre.cpp.tb.cpp
   Compiling jpet_geo_tb.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
@I [SIM-302] Starting C TB testing ... 
@I [SIM-333] Generating C post check test bench ...
@I [SIM-12] Generating RTL test bench ...
@I [SIM-322] Starting VHDL simulation. 
@I [SIM-15] Starting XSIM ...
@I [SIM-316] Starting C post checking ...
Test mapowania
10, 8.747000, 1
65, 100.000000, 1
10, 108.747002, 1

C:\Users\Emilia\Desktop\majne\inz\inzynierskie\jpet_geo\solution1\sim\vhdl>call xelab xil_defaultlib.apatb_GetLocation_top -prj GetLocation.prj --initfile "C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s GetLocation  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_GetLocation_top -prj GetLocation.prj --initfile C:/Xilinx/Vivado/2016.2/bin/../data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s GetLocation 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emilia/Desktop/majne/inz/inzynierskie/jpet_geo/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emilia/Desktop/majne/inz/inzynierskie/jpet_geo/solution1/sim/vhdl/GetLocation.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_GetLocation_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emilia/Desktop/majne/inz/inzynierskie/jpet_geo/solution1/sim/vhdl/GetLocation.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GetLocation
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emilia/Desktop/majne/inz/inzynierskie/jpet_geo/solution1/sim/vhdl/GetLocation_dm_detMap_module.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GetLocation_dm_detMap_module_rom
INFO: [VRFC 10-307] analyzing entity GetLocation_dm_detMap_module
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emilia/Desktop/majne/inz/inzynierskie/jpet_geo/solution1/sim/vhdl/GetLocation_dm_detMap_x.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GetLocation_dm_detMap_x_rom
INFO: [VRFC 10-307] analyzing entity GetLocation_dm_detMap_x
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Emilia/Desktop/majne/inz/inzynierskie/jpet_geo/solution1/sim/vhdl/GetLocation_dm_detMap_y.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity GetLocation_dm_detMap_y_rom
INFO: [VRFC 10-307] analyzing entity GetLocation_dm_detMap_y
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package std.textio
Compiling package ieee.std_logic_textio
Compiling architecture rtl of entity xil_defaultlib.GetLocation_dm_detMap_x_rom [getlocation_dm_detmap_x_rom_defa...]
Compiling architecture arch of entity xil_defaultlib.GetLocation_dm_detMap_x [getlocation_dm_detmap_x_default]
Compiling architecture rtl of entity xil_defaultlib.GetLocation_dm_detMap_y_rom [getlocation_dm_detmap_y_rom_defa...]
Compiling architecture arch of entity xil_defaultlib.GetLocation_dm_detMap_y [getlocation_dm_detmap_y_default]
Compiling architecture rtl of entity xil_defaultlib.GetLocation_dm_detMap_module_rom [getlocation_dm_detmap_module_rom...]
Compiling architecture arch of entity xil_defaultlib.GetLocation_dm_detMap_module [getlocation_dm_detmap_module_def...]
Compiling architecture behav of entity xil_defaultlib.GetLocation [getlocation_default]
Compiling architecture behav of entity xil_defaultlib.apatb_getlocation_top
Built simulation snapshot GetLocation

****** Webtalk v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Emilia/Desktop/majne/inz/inzynierskie/jpet_geo/solution1/sim/vhdl/xsim.dir/GetLocation/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Sep 21 08:33:56 2016...

****** xsim v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source xsim.dir/GetLocation/xsim_script.tcl
# xsim {GetLocation} -autoloadwcfg -tclbatch {GetLocation.tcl}
Vivado Simulator 2016.2
Time resolution is 1 ps
source GetLocation.tcl
## run all
Note: simulation done!
Time: 235 ns  Iteration: 1  Process: /apatb_GetLocation_top/generate_sim_done_proc  File: C:/Users/Emilia/Desktop/majne/inz/inzynierskie/jpet_geo/solution1/sim/vhdl/GetLocation.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 235 ns  Iteration: 1  Process: /apatb_GetLocation_top/generate_sim_done_proc  File: C:/Users/Emilia/Desktop/majne/inz/inzynierskie/jpet_geo/solution1/sim/vhdl/GetLocation.autotb.vhd
$finish called at time : 235 ns
## quit
INFO: [Common 17-206] Exiting xsim at Wed Sep 21 08:34:03 2016...
Test mapowania
10, 8.747000, 1
65, 100.000000, 1
10, 108.747002, 1
@I [SIM-1000] *** C/RTL co-simulation finished: PASS ***
