\hypertarget{group___s_m_a_r_t_c_a_r_d___last___bit}{}\section{S\+M\+A\+R\+T\+C\+A\+RD Last Bit}
\label{group___s_m_a_r_t_c_a_r_d___last___bit}\index{S\+M\+A\+R\+T\+C\+A\+R\+D Last Bit@{S\+M\+A\+R\+T\+C\+A\+R\+D Last Bit}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define {\bfseries S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+L\+A\+S\+T\+B\+I\+T\+\_\+\+D\+I\+S\+A\+B\+LE}~((uint32\+\_\+t)0x00000000)\hypertarget{group___s_m_a_r_t_c_a_r_d___last___bit_ga8ce0dd5ed70e0ce9799c9b056363e884}{}\label{group___s_m_a_r_t_c_a_r_d___last___bit_ga8ce0dd5ed70e0ce9799c9b056363e884}

\item 
\#define {\bfseries S\+M\+A\+R\+T\+C\+A\+R\+D\+\_\+\+L\+A\+S\+T\+B\+I\+T\+\_\+\+E\+N\+A\+B\+LE}~((uint32\+\_\+t)\hyperlink{group___peripheral___registers___bits___definition_ga4a62e93ae7864e89622bdd92508b615e}{U\+S\+A\+R\+T\+\_\+\+C\+R2\+\_\+\+L\+B\+CL})\hypertarget{group___s_m_a_r_t_c_a_r_d___last___bit_ga11edb8d6ed3ba95eade9a1a6d35a2468}{}\label{group___s_m_a_r_t_c_a_r_d___last___bit_ga11edb8d6ed3ba95eade9a1a6d35a2468}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
