$date
	Sun Jun 22 13:06:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module vending_machine_tb $end
$var wire 1 ! out $end
$var wire 2 " n_state [1:0] $end
$var wire 2 # change [1:0] $end
$var wire 2 $ c_state [1:0] $end
$var reg 1 % clk $end
$var reg 2 & in [1:0] $end
$var reg 1 ' rst $end
$upscope $end
$scope module vending_machine_tb $end
$scope module uut $end
$var wire 1 % clk $end
$var wire 2 ( in [1:0] $end
$var wire 1 ' rst $end
$var parameter 2 ) s0 $end
$var parameter 2 * s1 $end
$var parameter 2 + s2 $end
$var reg 2 , c_state [1:0] $end
$var reg 2 - change [1:0] $end
$var reg 2 . n_state [1:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 +
b1 *
b0 )
$end
#0
$dumpvars
bx .
bx -
bx ,
bx (
1'
bx &
0%
bx $
bx #
bx "
x!
$end
#5
b0 #
b0 -
b0 "
b0 .
b0 $
b0 ,
1%
#6
b1 &
b1 (
0'
#10
0%
#15
0!
b1 "
b1 .
1%
#20
0%
#25
b10 "
b10 .
b1 $
b1 ,
1%
#30
0%
#35
1!
b0 "
b0 .
b10 $
b10 ,
1%
#40
0%
#45
0!
b1 "
b1 .
b0 $
b0 ,
1%
#50
0%
#55
b10 "
b10 .
b1 $
b1 ,
1%
#58
