
---------- Begin Simulation Statistics ----------
final_tick                               1292616195000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  60998                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702048                       # Number of bytes of host memory used
host_op_rate                                    61177                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 23551.55                       # Real time elapsed on the host
host_tick_rate                               54884557                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436600659                       # Number of instructions simulated
sim_ops                                    1440804411                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.292616                       # Number of seconds simulated
sim_ticks                                1292616195000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.333595                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              178648259                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           204558462                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13446890                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        276164519                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          22352429                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       23731525                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1379096                       # Number of indirect misses.
system.cpu0.branchPred.lookups              350013684                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2194222                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100275                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8794428                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329545887                       # Number of branches committed
system.cpu0.commit.bw_lim_events             36442524                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309724                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       79069656                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316550863                       # Number of instructions committed
system.cpu0.commit.committedOps            1318654430                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2411864979                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.546736                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.309772                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1777222671     73.69%     73.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    370387826     15.36%     89.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     97022664      4.02%     93.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     91120041      3.78%     96.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     22927553      0.95%     97.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7504987      0.31%     98.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4571177      0.19%     98.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4665536      0.19%     98.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     36442524      1.51%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2411864979                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143404                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273922595                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171265                       # Number of loads committed
system.cpu0.commit.membars                    4203718                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203724      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742063333     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831786      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271532     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151184170     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318654430                       # Class of committed instruction
system.cpu0.commit.refs                     558455730                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316550863                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318654430                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.956659                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.956659                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            486947065                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4709317                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           177692718                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1417979971                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               964915430                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                959859226                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8808131                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12598194                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              7132088                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  350013684                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                254327820                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1468527419                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3362012                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           57                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1439615096                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               26921186                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.135873                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         945673863                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         201000688                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.558848                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2427661940                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.593871                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.886723                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1414796610     58.28%     58.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               750451604     30.91%     89.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               133435928      5.50%     94.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               107666135      4.43%     99.12% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13685738      0.56%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3312651      0.14%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  105856      0.00%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 4203489      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3929      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2427661940                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      148379205                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8927902                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               337715956                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.536283                       # Inst execution rate
system.cpu0.iew.exec_refs                   593065629                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 160245139                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              374504825                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            432569643                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106208                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          2215672                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           163304291                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1397658351                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            432820490                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9735194                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1381488334                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1866834                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             25120514                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8808131                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             29651824                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       450637                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        22317132                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        33373                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        13158                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4964416                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     27398378                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     10019826                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         13158                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       776396                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       8151506                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                590816783                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1368977006                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.893652                       # average fanout of values written-back
system.cpu0.iew.wb_producers                527984410                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.531427                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1369102687                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1695985627                       # number of integer regfile reads
system.cpu0.int_regfile_writes              881436428                       # number of integer regfile writes
system.cpu0.ipc                              0.511075                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.511075                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205585      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            775704495     55.76%     56.06% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11834531      0.85%     56.91% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100433      0.15%     57.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     57.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     57.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     57.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     57.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     57.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     57.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     57.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     57.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     57.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     57.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     57.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     57.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     57.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     57.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     57.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     57.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     57.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     57.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     57.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     57.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     57.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     57.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     57.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     57.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     57.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     57.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     57.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     57.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     57.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     57.06% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           437501667     31.45%     88.51% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          159876768     11.49%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1391223529                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                50                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3639015                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002616                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 744065     20.45%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     20.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2375606     65.28%     85.73% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               519342     14.27%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1390656907                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5214042388                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1368976956                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1476674588                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1391348247                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1391223529                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310104                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       79003917                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           294478                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           380                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     30364282                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2427661940                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.573071                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.817697                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1421073999     58.54%     58.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          712480298     29.35%     87.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          229430956      9.45%     97.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           47028345      1.94%     99.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           13290252      0.55%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1790048      0.07%     99.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1577563      0.06%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             704174      0.03%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             286305      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2427661940                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.540063                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         19668102                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2442773                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           432569643                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          163304291                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1894                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2576041145                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9198971                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              419395279                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845197648                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14669229                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               977201401                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              19655419                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                11595                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1730272266                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1407384148                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          910752553                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                953284790                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              33495548                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8808131                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             68815725                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                65554900                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1730272222                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        156614                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5878                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 33029052                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5830                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3773122413                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2811287815                       # The number of ROB writes
system.cpu0.timesIdled                       30644156                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1861                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            83.043651                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               21254647                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            25594548                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2839455                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31407318                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1099379                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1118228                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           18849                       # Number of indirect misses.
system.cpu1.branchPred.lookups               36217983                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48495                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100002                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2017504                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28116243                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4327435                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300694                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       19762156                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120049796                       # Number of instructions committed
system.cpu1.commit.committedOps             122149981                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    490083001                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.249243                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.016294                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    441383830     90.06%     90.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     23915622      4.88%     94.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8643273      1.76%     96.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7001973      1.43%     98.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1591111      0.32%     98.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       742482      0.15%     98.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2095365      0.43%     99.04% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       381910      0.08%     99.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4327435      0.88%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    490083001                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797573                       # Number of function calls committed.
system.cpu1.commit.int_insts                116587372                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30173467                       # Number of loads committed
system.cpu1.commit.membars                    4200137                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200137      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76657322     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32273469     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9018909      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122149981                       # Class of committed instruction
system.cpu1.commit.refs                      41292390                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120049796                       # Number of Instructions Simulated
system.cpu1.committedOps                    122149981                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.121347                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.121347                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            394094512                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               872776                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            20279458                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             148662402                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                27217329                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 65116454                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2019651                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2098080                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5485024                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   36217983                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23920195                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    465260251                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               208088                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     154179179                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5683204                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.073202                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25831104                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          22354026                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.311620                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         493932970                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.316398                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.747844                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               395067219     79.98%     79.98% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                62721832     12.70%     92.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19672841      3.98%     96.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12827329      2.60%     99.26% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2554298      0.52%     99.78% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1024761      0.21%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   63819      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     733      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     138      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           493932970                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         833880                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2144669                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31027263                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.275309                       # Inst execution rate
system.cpu1.iew.exec_refs                    46695912                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11550763                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              321709584                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             35566129                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100632                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1717345                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12007904                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          141857364                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             35145149                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1987187                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            136213853                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1912839                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             12536810                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2019651                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             16855951                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       225182                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1103061                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        29238                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2801                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        16219                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5392662                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       888981                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2801                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       549002                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1595667                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 79503645                       # num instructions consuming a value
system.cpu1.iew.wb_count                    134189250                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.831321                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 66093065                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.271217                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     134275610                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               172387752                       # number of integer regfile reads
system.cpu1.int_regfile_writes               90633951                       # number of integer regfile writes
system.cpu1.ipc                              0.242639                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.242639                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200238      3.04%      3.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             86726616     62.75%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.79% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            37755404     27.32%     93.11% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9518634      6.89%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             138201040                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3192971                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.023104                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 801577     25.10%     25.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     25.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     25.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     25.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     25.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     25.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     25.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     25.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     25.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     25.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     25.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     25.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     25.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     25.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     25.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     25.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     25.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     25.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     25.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     25.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     25.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     25.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     25.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     25.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     25.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     25.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     25.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     25.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     25.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     25.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     25.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     25.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     25.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     25.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     25.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     25.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     25.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     25.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     25.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     25.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     25.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     25.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     25.10% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1895416     59.36%     84.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               495976     15.53%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             137193759                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         773820085                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    134189238                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        161566948                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 135556501                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                138201040                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300863                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       19707382                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           292090                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           169                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      8278273                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    493932970                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.279797                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.782465                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          411779165     83.37%     83.37% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           50851825     10.30%     93.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18562708      3.76%     97.42% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5898653      1.19%     98.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            4145517      0.84%     99.45% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1048237      0.21%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1005072      0.20%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             460189      0.09%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             181604      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      493932970                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.279326                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13700959                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1390163                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            35566129                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12007904                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    101                       # number of misc regfile reads
system.cpu1.numCycles                       494766850                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2090460669                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              353440890                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81679086                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14621549                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                30966336                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4262272                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                25259                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            185021922                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             145898797                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           98522090                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 65693295                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              22400570                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2019651                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             41783954                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16843004                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       185021910                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         28844                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               597                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 29575650                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           591                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   627667508                       # The number of ROB reads
system.cpu1.rob.rob_writes                  287683768                       # The number of ROB writes
system.cpu1.timesIdled                          18133                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6546032                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      12995076                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       464897                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        89008                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69794833                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6363882                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    139643219                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6452890                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1292616195000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2938529                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3756150                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2692795                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              336                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            254                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3606961                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3606957                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2938529                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            51                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     19540562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19540562                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    659304704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               659304704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              536                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6546131                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6546131    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6546131                       # Request fanout histogram
system.membus.respLayer1.occupancy        35411488250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         30011743500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1292616195000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1292616195000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1292616195000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1292616195000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1292616195000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1292616195000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1292616195000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1292616195000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1292616195000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1292616195000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    766581416.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   888652125.257821                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       171000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1991346000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1288016706500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4599488500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1292616195000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    217868914                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       217868914                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    217868914                       # number of overall hits
system.cpu0.icache.overall_hits::total      217868914                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36458906                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36458906                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36458906                       # number of overall misses
system.cpu0.icache.overall_misses::total     36458906                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 475687139999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 475687139999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 475687139999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 475687139999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    254327820                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    254327820                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    254327820                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    254327820                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.143354                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.143354                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.143354                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.143354                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13047.213759                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13047.213759                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13047.213759                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13047.213759                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2256                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets           91                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               56                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    40.285714                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets    45.500000                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34548461                       # number of writebacks
system.cpu0.icache.writebacks::total         34548461                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1910411                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1910411                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1910411                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1910411                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34548495                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34548495                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34548495                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34548495                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 422938224000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 422938224000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 422938224000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 422938224000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.135842                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.135842                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.135842                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.135842                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12241.871144                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12241.871144                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12241.871144                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12241.871144                       # average overall mshr miss latency
system.cpu0.icache.replacements              34548461                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    217868914                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      217868914                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36458906                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36458906                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 475687139999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 475687139999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    254327820                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    254327820                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.143354                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.143354                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13047.213759                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13047.213759                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1910411                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1910411                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34548495                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34548495                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 422938224000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 422938224000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.135842                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.135842                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12241.871144                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12241.871144                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1292616195000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999956                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          252417160                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34548461                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.306177                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999956                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        543204133                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       543204133                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1292616195000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    497590221                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       497590221                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    497590221                       # number of overall hits
system.cpu0.dcache.overall_hits::total      497590221                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     57552179                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      57552179                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     57552179                       # number of overall misses
system.cpu0.dcache.overall_misses::total     57552179                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2023346404298                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2023346404298                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2023346404298                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2023346404298                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    555142400                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    555142400                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    555142400                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    555142400                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.103671                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.103671                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.103671                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.103671                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 35156.729762                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 35156.729762                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 35156.729762                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 35156.729762                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     29465647                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       359729                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           469025                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4627                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    62.823191                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    77.745624                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32296271                       # number of writebacks
system.cpu0.dcache.writebacks::total         32296271                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     26167312                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     26167312                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     26167312                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     26167312                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31384867                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31384867                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31384867                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31384867                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 680324139971                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 680324139971                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 680324139971                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 680324139971                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056535                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056535                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056535                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056535                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 21676.820869                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21676.820869                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21676.820869                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21676.820869                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32296271                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    357903602                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      357903602                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     46058472                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     46058472                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1223615648500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1223615648500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    403962074                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    403962074                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.114017                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.114017                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 26566.570608                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26566.570608                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     18456103                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     18456103                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     27602369                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     27602369                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 506675272000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 506675272000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.068329                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.068329                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 18356.224134                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 18356.224134                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    139686619                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     139686619                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     11493707                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     11493707                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 799730755798                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 799730755798                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151180326                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151180326                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.076026                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.076026                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 69579.880173                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 69579.880173                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7711209                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7711209                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3782498                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3782498                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 173648867971                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 173648867971                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.025020                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025020                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 45908.515476                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 45908.515476                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2234                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2234                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1710                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1710                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9654500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9654500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3944                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.433570                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.433570                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5645.906433                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5645.906433                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1690                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1690                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           20                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           20                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1050000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1050000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005071                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005071                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        52500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        52500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3707                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3707                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          155                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          155                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       638000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       638000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3862                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3862                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.040135                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.040135                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4116.129032                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4116.129032                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          155                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          155                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       484000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       484000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.040135                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.040135                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3122.580645                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3122.580645                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188054                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188054                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       912221                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       912221                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92364451000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92364451000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100275                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100275                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434334                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434334                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101252.274394                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101252.274394                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       912221                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       912221                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91452230000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91452230000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434334                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434334                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100252.274394                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100252.274394                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1292616195000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999431                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          531078829                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32296857                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.443669                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999431                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999982                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1146797851                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1146797851                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1292616195000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34468226                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            28209618                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               21145                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              575237                       # number of demand (read+write) hits
system.l2.demand_hits::total                 63274226                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34468226                       # number of overall hits
system.l2.overall_hits::.cpu0.data           28209618                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              21145                       # number of overall hits
system.l2.overall_hits::.cpu1.data             575237                       # number of overall hits
system.l2.overall_hits::total                63274226                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             80268                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4086321                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              7287                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2372288                       # number of demand (read+write) misses
system.l2.demand_misses::total                6546164                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            80268                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4086321                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             7287                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2372288                       # number of overall misses
system.l2.overall_misses::total               6546164                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7067440500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 404739354000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    670681000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 259277590000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     671755065500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7067440500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 404739354000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    670681000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 259277590000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    671755065500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34548494                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32295939                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           28432                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2947525                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69820390                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34548494                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32295939                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          28432                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2947525                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69820390                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002323                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.126527                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.256296                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.804841                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.093757                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002323                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.126527                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.256296                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.804841                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.093757                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 88048.045298                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 99047.371462                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92038.012900                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 109294.314181                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102618.123454                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 88048.045298                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 99047.371462                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92038.012900                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 109294.314181                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102618.123454                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3756150                       # number of writebacks
system.l2.writebacks::total                   3756150                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             41                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            273                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             79                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            278                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 671                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            41                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           273                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            79                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           278                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                671                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        80227                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      4086048                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7208                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2372010                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6545493                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        80227                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      4086048                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7208                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2372010                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          6545493                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6262648503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 363864095500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    594679500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 235543146500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 606264570003                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6262648503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 363864095500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    594679500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 235543146500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 606264570003                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002322                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.126519                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.253517                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.804746                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.093748                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002322                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.126519                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.253517                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.804746                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.093748                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78061.606479                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89050.372267                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82502.705327                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 99301.076513                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92623.209589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78061.606479                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89050.372267                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82502.705327                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 99301.076513                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92623.209589                       # average overall mshr miss latency
system.l2.replacements                       12900126                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7868189                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7868189                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7868189                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7868189                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     61517016                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61517016                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     61517016                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61517016                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            32                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            14                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 46                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       179000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       179000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           21                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               57                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.888889                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.807018                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5593.750000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3891.304348                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           32                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           14                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            46                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       633500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       278500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       912000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.888889                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.807018                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19796.875000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19892.857143                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19826.086957                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.545455                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       124500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       124500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.545455                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20750                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2568134                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           210524                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2778658                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2125943                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1481020                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3606963                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 224206100000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 163678787500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  387884887500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4694077                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1691544                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6385621                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.452899                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.875543                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.564857                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 105461.952649                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 110517.607797                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107537.806043                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data      2125943                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1481020                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3606963                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 202946670000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 148868587500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 351815257500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.452899                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.875543                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.564857                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 95461.952649                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 100517.607797                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 97537.806043                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34468226                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         21145                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34489371                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        80268                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         7287                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            87555                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7067440500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    670681000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7738121500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34548494                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        28432                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34576926                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002323                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.256296                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002532                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 88048.045298                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92038.012900                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88380.121067                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           41                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           79                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           120                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        80227                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7208                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        87435                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6262648503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    594679500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6857328003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002322                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.253517                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002529                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78061.606479                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82502.705327                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78427.723486                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25641484                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       364713                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26006197                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1960378                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       891268                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2851646                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 180533254000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  95598802500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 276132056500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     27601862                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1255981                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28857843                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.071023                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.709619                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.098817                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 92091.042646                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 107261.567228                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96832.515852                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          273                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          278                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          551                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1960105                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       890990                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2851095                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 160917425500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  86674559000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 247591984500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.071014                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.709398                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.098798                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 82096.329278                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97278.935791                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86841.015294                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 5                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           49                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              51                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           54                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            56                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.907407                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.910714                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           49                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           51                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       960000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        39000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       999000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.907407                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.910714                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19591.836735                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19588.235294                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1292616195000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999930                       # Cycle average of tags in use
system.l2.tags.total_refs                   139204818                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  12900131                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.790962                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.466138                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        6.038483                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       26.792727                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.035267                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        3.667314                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.429158                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.094351                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.418636                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000551                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.057302                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1126545947                       # Number of tag accesses
system.l2.tags.data_accesses               1126545947                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1292616195000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5134464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     261506688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        461312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     151808640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          418911104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5134464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       461312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5595776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    240393600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       240393600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          80226                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4086042                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7208                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2372010                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6545486                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3756150                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3756150                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3972149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        202308070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           356882                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        117442935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             324080037                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3972149                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       356882                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4329031                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      185974461                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            185974461                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      185974461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3972149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       202308070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          356882                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       117442935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            510054498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3709453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     80225.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4029718.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7208.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2365185.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006009885250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       228152                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       228152                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14716387                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3490876                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6545486                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3756150                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6545486                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3756150                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  63150                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 46697                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            348319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            370499                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            351086                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            381951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            537889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            883277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            366578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            357270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            349371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            423776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           348448                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           354339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           346621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           354682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           348053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           360177                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            231865                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            232160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            231297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            227638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            229293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            232345                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            230834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            241837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           228059                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           231295                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           231165                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           232042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           233204                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           232236                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.05                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 213013474500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                32411680000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            334557274500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32860.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                51610.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2754254                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1709899                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 42.49                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6545486                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3756150                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3681893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1619926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  519434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  380027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  183579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   59026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   21206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   17244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  21186                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  84141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 164472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 206574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 224798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 236554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 236026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 240867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 243881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 245499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 252566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 239659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 234295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 232060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 227574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 227006                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 229917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   7775                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5232                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4379                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   3791                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   4770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   7082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   7942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   7793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   7501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   6467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   6418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   6206                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   6036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   5961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   5885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   5934                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   7955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   6856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   7264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   3569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5727590                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    113.882230                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    83.755408                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   164.432334                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4334865     75.68%     75.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1058596     18.48%     94.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        74477      1.30%     95.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        39376      0.69%     96.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        32301      0.56%     96.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        31123      0.54%     97.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        15471      0.27%     97.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        13283      0.23%     97.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       128098      2.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5727590                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       228152                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.411633                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.816516                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    297.642689                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       228147    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        228152                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       228152                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.258556                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.243899                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.716835                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           199337     87.37%     87.37% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4360      1.91%     89.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            19489      8.54%     97.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4299      1.88%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              592      0.26%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               64      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        228152                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              414869504                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 4041600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               237403008                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               418911104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            240393600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       320.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       183.66                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    324.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    185.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.43                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1292616100000                       # Total gap between requests
system.mem_ctrls.avgGap                     125476.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5134400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    257901952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       461312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    151371840                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    237403008                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3972099.390260231216                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 199519356.942607402802                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 356882.423247064464                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 117105015.847337424755                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 183660864.623470097780                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        80226                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4086042                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7208                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2372010                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3756150                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2923422500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 194535884250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    291355500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 136806612250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 31119721166500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36439.84                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47609.86                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40421.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     57675.39                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8285004.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    43.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          19730019120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10486727295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         20602234380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9712707840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     102037615680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     270789617280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     268331256960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       701690178555                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        542.844954                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 693496581250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  43163120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 555956493750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          21165080580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          11249476755                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         25681644660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9650475000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     102037615680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     497369969580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      77526749760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       744681012015                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        576.103730                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 195535480250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  43163120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1053917594750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                171                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    12149957906.976744                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   60871357361.846931                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           82     95.35%     95.35% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.16%     96.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.16%     97.67% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.16%     98.84% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.16%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       139500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 498867293500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             86                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   247719815000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1044896380000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1292616195000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23887751                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23887751                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23887751                       # number of overall hits
system.cpu1.icache.overall_hits::total       23887751                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        32444                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         32444                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        32444                       # number of overall misses
system.cpu1.icache.overall_misses::total        32444                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1098334000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1098334000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1098334000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1098334000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23920195                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23920195                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23920195                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23920195                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001356                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001356                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001356                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001356                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 33853.224017                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 33853.224017                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 33853.224017                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 33853.224017                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           89                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    22.250000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        28400                       # number of writebacks
system.cpu1.icache.writebacks::total            28400                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         4012                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         4012                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         4012                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         4012                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        28432                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        28432                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        28432                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        28432                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    948219000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    948219000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    948219000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    948219000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001189                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001189                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001189                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001189                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 33350.415025                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 33350.415025                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 33350.415025                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 33350.415025                       # average overall mshr miss latency
system.cpu1.icache.replacements                 28400                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23887751                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23887751                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        32444                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        32444                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1098334000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1098334000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23920195                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23920195                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001356                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001356                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 33853.224017                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 33853.224017                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         4012                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         4012                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        28432                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        28432                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    948219000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    948219000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001189                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001189                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 33350.415025                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 33350.415025                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1292616195000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.218790                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           23148822                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            28400                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           815.099366                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        336447000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.218790                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975587                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975587                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         47868822                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        47868822                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1292616195000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     31472751                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        31472751                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     31472751                       # number of overall hits
system.cpu1.dcache.overall_hits::total       31472751                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     10738549                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10738549                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     10738549                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10738549                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 995309705601                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 995309705601                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 995309705601                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 995309705601                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     42211300                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     42211300                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     42211300                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     42211300                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.254400                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.254400                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.254400                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.254400                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 92685.679006                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 92685.679006                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 92685.679006                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 92685.679006                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     16332575                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       242618                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           234325                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3414                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    69.700523                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    71.065612                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2947411                       # number of writebacks
system.cpu1.dcache.writebacks::total          2947411                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      8563486                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      8563486                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      8563486                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      8563486                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2175063                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2175063                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2175063                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2175063                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 196427156514                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 196427156514                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 196427156514                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 196427156514                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.051528                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.051528                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.051528                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.051528                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 90308.720489                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90308.720489                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 90308.720489                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90308.720489                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2947411                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     26969963                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       26969963                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      6222870                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      6222870                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 467381376500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 467381376500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     33192833                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     33192833                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.187476                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.187476                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 75107.044901                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75107.044901                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4966540                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4966540                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1256330                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1256330                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 102556194500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 102556194500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.037849                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037849                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 81631.573313                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 81631.573313                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4502788                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4502788                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4515679                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4515679                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 527928329101                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 527928329101                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9018467                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9018467                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.500715                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.500715                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 116910.065818                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 116910.065818                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3596946                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3596946                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       918733                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       918733                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  93870962014                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  93870962014                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.101872                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.101872                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 102174.366235                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 102174.366235                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          312                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          312                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          167                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          167                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7112000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7112000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.348643                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.348643                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 42586.826347                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 42586.826347                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          122                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          122                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           45                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3267500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3267500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.093946                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.093946                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 72611.111111                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 72611.111111                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          347                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          347                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          107                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          107                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       629500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       629500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          454                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          454                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.235683                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.235683                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5883.177570                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5883.177570                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          107                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          107                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       524500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       524500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.235683                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.235683                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4901.869159                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4901.869159                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        31000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        31000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        29000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326730                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326730                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773272                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773272                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  76679099000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  76679099000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100002                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100002                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368224                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368224                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 99161.871890                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 99161.871890                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773272                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773272                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  75905827000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  75905827000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368224                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368224                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 98161.871890                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 98161.871890                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1292616195000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           28.781558                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           35746734                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2948229                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.124816                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        336458500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    28.781558                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.899424                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.899424                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         91572731                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        91572731                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1292616195000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          63435657                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11624339                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     61952354                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         9143976                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             341                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           259                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            600                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6386359                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6386359                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34576926                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28858732                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           56                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           56                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    103645448                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     96889565                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        85264                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8843455                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             209463732                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4422205056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4133901440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      3637248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    377275904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8937019648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        12902288                       # Total snoops (count)
system.tol2bus.snoopTraffic                 240497920                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         82722802                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.084760                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.283812                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               75830792     91.67%     91.67% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6775944      8.19%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 112596      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   3470      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           82722802                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139642152500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48470079174                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       51892038622                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4423773453                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          42718858                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2395390234000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 147461                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747492                       # Number of bytes of host memory used
host_op_rate                                   148323                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 16666.38                       # Real time elapsed on the host
host_tick_rate                               66167563                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2457648302                       # Number of instructions simulated
sim_ops                                    2472015343                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.102774                       # Number of seconds simulated
sim_ticks                                1102774039000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.491241                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              173226897                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           191429463                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19542158                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        234067988                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          17258658                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       17634183                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          375525                       # Number of indirect misses.
system.cpu0.branchPred.lookups              319708304                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       273857                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         25014                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         18753024                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 131686650                       # Number of branches committed
system.cpu0.commit.bw_lim_events             18161140                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11630780                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      506882260                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           534406949                       # Number of instructions committed
system.cpu0.commit.committedOps             540197962                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2115506768                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.255352                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.989733                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1882370832     88.98%     88.98% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    119884187      5.67%     94.65% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     46777377      2.21%     96.86% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     28376751      1.34%     98.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      9773500      0.46%     98.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5904614      0.28%     98.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2085991      0.10%     99.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2172376      0.10%     99.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     18161140      0.86%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2115506768                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2183                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            14705334                       # Number of function calls committed.
system.cpu0.commit.int_insts                512133203                       # Number of committed integer instructions.
system.cpu0.commit.loads                    124471712                       # Number of loads committed
system.cpu0.commit.membars                    8692866                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      8693701      1.61%      1.61% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       396694108     73.43%     75.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28947      0.01%     75.05% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           74894      0.01%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            80      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           322      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           855      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          339      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      124496254     23.05%     98.11% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      10207875      1.89%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          472      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        540197962                       # Class of committed instruction
system.cpu0.commit.refs                     134704667                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  534406949                       # Number of Instructions Simulated
system.cpu0.committedOps                    540197962                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.120004                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.120004                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1412518639                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               794480                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           146833474                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1127260387                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               178584106                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                566545605                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              18754266                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               651641                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             17231917                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  319708304                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                193416130                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1961833787                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3010072                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           76                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1302077914                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 336                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         2460                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               39087442                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.145206                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         212254153                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         190485555                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.591381                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2193634533                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.602678                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.973194                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1359020219     61.95%     61.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               493056361     22.48%     84.43% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               273740285     12.48%     96.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                32488745      1.48%     98.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8369785      0.38%     98.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                17415186      0.79%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 3332923      0.15%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 6188233      0.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   22796      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2193634533                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2159                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1417                       # number of floating regfile writes
system.cpu0.idleCycles                        8124321                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            19909561                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               207487460                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.405057                       # Inst execution rate
system.cpu0.iew.exec_refs                   224496149                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  11993187                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              226253525                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            240067039                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           5864855                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         11684605                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            16557343                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1045437247                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            212502962                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         17765691                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            891838203                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1961281                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             76339755                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              18754266                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             79163048                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2022045                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          165978                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          545                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1228                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        11317                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    115595327                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6324388                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1228                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      8981603                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      10927958                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                653111798                       # num instructions consuming a value
system.cpu0.iew.wb_count                    863359744                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.754755                       # average fanout of values written-back
system.cpu0.iew.wb_producers                492939241                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.392123                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     865856407                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1156256626                       # number of integer regfile reads
system.cpu0.int_regfile_writes              654476182                       # number of integer regfile writes
system.cpu0.ipc                              0.242718                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.242718                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          8694410      0.96%      0.96% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            670073272     73.67%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               32462      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                82146      0.01%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 87      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                322      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                863      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                37      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               340      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           218697713     24.04%     98.68% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           12021546      1.32%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            612      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             909603893                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2434                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4778                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2292                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2739                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3069758                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003375                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1464204     47.70%     47.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    64      0.00%     47.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    167      0.01%     47.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     47.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     47.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     47.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     47.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     47.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     47.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     47.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     47.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     47.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     47.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     47.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     47.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     47.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     47.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     47.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     47.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     47.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     47.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     47.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     47.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     47.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     47.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     47.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     47.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     47.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     47.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     47.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     47.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     47.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     47.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     47.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     47.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     47.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     47.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     47.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     47.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     47.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     47.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     47.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     47.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     47.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     47.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1576550     51.36%     99.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                28683      0.93%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               74      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             903976807                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4017666743                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    863357452                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1550674817                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1025201920                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                909603893                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           20235327                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      505239288                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1759443                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       8604547                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    236225256                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2193634533                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.414656                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.911839                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1672851396     76.26%     76.26% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          278173846     12.68%     88.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          162899985      7.43%     96.37% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           42731128      1.95%     98.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           18202301      0.83%     99.14% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           11116860      0.51%     99.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            5407577      0.25%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1413793      0.06%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             837647      0.04%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2193634533                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.413126                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11621512                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1706621                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           240067039                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           16557343                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3053                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1645                       # number of misc regfile writes
system.cpu0.numCycles                      2201758854                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3790449                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              399108861                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            399887104                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               9067458                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               193849942                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              78673662                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              2054577                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1438832450                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1087233813                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          817974039                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                563223689                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9269749                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              18754266                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            104205558                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               418086940                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2404                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1438830046                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     914492217                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           6233438                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 56277394                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       6235204                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3144421820                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2172897101                       # The number of ROB writes
system.cpu0.timesIdled                         335702                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  379                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.733906                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              156711554                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           172715538                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         16384131                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        196535573                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits          14545957                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups       14705425                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          159468                       # Number of indirect misses.
system.cpu1.branchPred.lookups              272991194                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       255114                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          2372                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         15537544                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 119594631                       # Number of branches committed
system.cpu1.commit.bw_lim_events             20179218                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        8747716                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      423541012                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           486640694                       # Number of instructions committed
system.cpu1.commit.committedOps             491012970                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1584775469                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.309831                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.126862                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1384415468     87.36%     87.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    101407799      6.40%     93.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     38339006      2.42%     96.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     23911999      1.51%     97.68% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      8555833      0.54%     98.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      4404184      0.28%     98.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1420568      0.09%     98.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2141394      0.14%     98.73% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     20179218      1.27%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1584775469                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls            12291480                       # Number of function calls committed.
system.cpu1.commit.int_insts                465153945                       # Number of committed integer instructions.
system.cpu1.commit.loads                    113748560                       # Number of loads committed
system.cpu1.commit.membars                    6559170                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      6559170      1.34%      1.34% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       362605332     73.85%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      113750932     23.17%     98.35% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8097360      1.65%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        491012970                       # Class of committed instruction
system.cpu1.commit.refs                     121848292                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  486640694                       # Number of Instructions Simulated
system.cpu1.committedOps                    491012970                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.390540                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.390540                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            957842660                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               851906                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           135617877                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             986816684                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               149296816                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                512299450                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              15537917                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               573118                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             14552525                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  272991194                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                166462604                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1457809379                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              2713307                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1119606582                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               32769008                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.165452                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         175335485                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         171257511                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.678560                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1649529368                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.687356                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.973519                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               917901922     55.65%     55.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               432002593     26.19%     81.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               251849689     15.27%     97.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                23123431      1.40%     98.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5178727      0.31%     98.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                12898831      0.78%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2491559      0.15%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 4077841      0.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    4775      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1649529368                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         445149                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            16546056                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               185884924                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.484376                       # Inst execution rate
system.cpu1.iew.exec_refs                   200410653                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   9510273                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              140076013                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            210961081                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3925221                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         12308491                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12747803                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          913035555                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            190900380                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         15221636                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            799208027                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1778007                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             79884778                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              15537917                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             82155891                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      1898583                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           16714                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           49                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          301                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     97212521                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      4648071                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           301                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      6950014                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9596042                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                575456913                       # num instructions consuming a value
system.cpu1.iew.wb_count                    772997308                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.767624                       # average fanout of values written-back
system.cpu1.iew.wb_producers                441734382                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.468490                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     775306810                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              1036259828                       # number of integer regfile reads
system.cpu1.int_regfile_writes              586657857                       # number of integer regfile writes
system.cpu1.ipc                              0.294938                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.294938                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          6559463      0.81%      0.81% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            602059034     73.92%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 113      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           196279221     24.10%     98.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9531736      1.17%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             814429663                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3932754                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004829                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                2391320     60.81%     60.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     60.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     60.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     60.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     60.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     60.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     60.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     60.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     60.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     60.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     60.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     60.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     60.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     60.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     60.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     60.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     60.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     60.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     60.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     60.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     60.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     60.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     60.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     60.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     60.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     60.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     60.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     60.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     60.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     60.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     60.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     60.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     60.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     60.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     60.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     60.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     60.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     60.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     60.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     60.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     60.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     60.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     60.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1541405     39.19%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   29      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             811802954                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        3284364782                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    772997308                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1335058240                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 899079746                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                814429663                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           13955809                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      422022585                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          2043334                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       5208093                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    180883012                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1649529368                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.493735                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.986377                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1188733371     72.07%     72.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          241754724     14.66%     86.72% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          147901924      8.97%     95.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           37195917      2.25%     97.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           15587143      0.94%     98.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           10333516      0.63%     99.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            5706315      0.35%     99.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1502366      0.09%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             814092      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1649529368                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.493601                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          9500419                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1582492                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           210961081                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12747803                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    293                       # number of misc regfile reads
system.cpu1.numCycles                      1649974517                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   555341192                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              329495376                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            365094393                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6207954                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               162920582                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              70335506                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1718623                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1256344735                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             951613535                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          717777121                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                508853584                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9204479                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              15537917                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             92067514                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               352682728                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups      1256344735                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     540654395                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           4240680                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 47645798                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       4243549                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  2479148816                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1894260403                       # The number of ROB writes
system.cpu1.timesIdled                           4988                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     27550680                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      54610037                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1086109                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       473973                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     31325411                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     19617840                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     62652851                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       20091813                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1102774039000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           27091546                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5119090                       # Transaction distribution
system.membus.trans_dist::CleanEvict         21944054                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             3631                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1442                       # Transaction distribution
system.membus.trans_dist::ReadExReq            450271                       # Transaction distribution
system.membus.trans_dist::ReadExResp           450240                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      27091547                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             2                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     82151823                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               82151823                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2090296064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2090296064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1706                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          27546893                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                27546893    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            27546893                       # Request fanout histogram
system.membus.respLayer1.occupancy       150865421750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             13.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         81969724505                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1102774039000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1102774039000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1102774039000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1102774039000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1102774039000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1102774039000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1102774039000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1102774039000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1102774039000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1102774039000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                140                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           70                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    27075135.714286                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   35450811.127034                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           70    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       170000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    181912000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             70                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1100878779500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1895259500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1102774039000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    192958807                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       192958807                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    192958807                       # number of overall hits
system.cpu0.icache.overall_hits::total      192958807                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       457323                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        457323                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       457323                       # number of overall misses
system.cpu0.icache.overall_misses::total       457323                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  10294580998                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  10294580998                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  10294580998                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  10294580998                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    193416130                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    193416130                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    193416130                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    193416130                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002364                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002364                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002364                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002364                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 22510.525379                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 22510.525379                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 22510.525379                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 22510.525379                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4812                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               96                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    50.125000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       412902                       # number of writebacks
system.cpu0.icache.writebacks::total           412902                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        44421                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        44421                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        44421                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        44421                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       412902                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       412902                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       412902                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       412902                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9135095999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9135095999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9135095999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9135095999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.002135                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002135                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.002135                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002135                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 22124.126304                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 22124.126304                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 22124.126304                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 22124.126304                       # average overall mshr miss latency
system.cpu0.icache.replacements                412902                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    192958807                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      192958807                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       457323                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       457323                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  10294580998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  10294580998                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    193416130                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    193416130                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002364                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002364                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 22510.525379                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 22510.525379                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        44421                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        44421                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       412902                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       412902                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9135095999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9135095999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.002135                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002135                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 22124.126304                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 22124.126304                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1102774039000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          193371956                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           412934                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           468.287804                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        387245162                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       387245162                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1102774039000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    169446082                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       169446082                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    169446082                       # number of overall hits
system.cpu0.dcache.overall_hits::total      169446082                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     37628334                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      37628334                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     37628334                       # number of overall misses
system.cpu0.dcache.overall_misses::total     37628334                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2908195668217                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2908195668217                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2908195668217                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2908195668217                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    207074416                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    207074416                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    207074416                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    207074416                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.181714                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.181714                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.181714                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.181714                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 77287.388493                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 77287.388493                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 77287.388493                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 77287.388493                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    163907172                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       300318                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2389982                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4914                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    68.580923                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    61.114774                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     17756051                       # number of writebacks
system.cpu0.dcache.writebacks::total         17756051                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     19873038                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     19873038                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     19873038                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     19873038                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     17755296                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     17755296                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     17755296                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     17755296                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1619322945819                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1619322945819                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1619322945819                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1619322945819                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.085744                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.085744                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.085744                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.085744                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 91202.250068                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 91202.250068                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 91202.250068                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 91202.250068                       # average overall mshr miss latency
system.cpu0.dcache.replacements              17756050                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    165589312                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      165589312                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     34188849                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     34188849                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2645605764000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2645605764000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    199778161                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    199778161                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.171134                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.171134                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 77382.124329                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 77382.124329                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     16705635                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     16705635                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     17483214                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     17483214                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1595213143000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1595213143000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.087513                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.087513                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 91242.556603                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 91242.556603                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3856770                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3856770                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3439485                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3439485                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 262589904217                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 262589904217                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7296255                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7296255                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.471404                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.471404                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 76345.704144                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 76345.704144                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3167403                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3167403                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       272082                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       272082                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  24109802819                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  24109802819                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037291                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037291                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 88612.266960                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 88612.266960                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      2915152                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      2915152                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        13708                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        13708                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    212777000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    212777000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      2928860                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      2928860                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.004680                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.004680                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 15522.103881                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 15522.103881                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         6694                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         6694                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         7014                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         7014                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    133641000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    133641000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002395                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002395                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 19053.464500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19053.464500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      2910493                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      2910493                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1189                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1189                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     17202500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     17202500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      2911682                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      2911682                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000408                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000408                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 14468.040370                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 14468.040370                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1160                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1160                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     16046500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     16046500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000398                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000398                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 13833.189655                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 13833.189655                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        62500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        62500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        58500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        58500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        21221                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          21221                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3793                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3793                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    175831500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    175831500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        25014                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        25014                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.151635                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.151635                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 46356.841550                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 46356.841550                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3793                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3793                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    172038500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    172038500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.151635                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.151635                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 45356.841550                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 45356.841550                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1102774039000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995808                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          193073264                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         17761931                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.870060                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995808                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999869                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999869                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        443641843                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       443641843                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1102774039000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              362716                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2076481                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1576                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1318775                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3759548                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             362716                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2076481                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1576                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1318775                       # number of overall hits
system.l2.overall_hits::total                 3759548                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             50187                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          15677101                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4119                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          11819954                       # number of demand (read+write) misses
system.l2.demand_misses::total               27551361                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            50187                       # number of overall misses
system.l2.overall_misses::.cpu0.data         15677101                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4119                       # number of overall misses
system.l2.overall_misses::.cpu1.data         11819954                       # number of overall misses
system.l2.overall_misses::total              27551361                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4157334500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1561989622000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    366625500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1206184404500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2772697986500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4157334500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1561989622000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    366625500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1206184404500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2772697986500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          412903                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        17753582                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5695                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        13138729                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31310909                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         412903                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       17753582                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5695                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       13138729                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31310909                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.121547                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.883039                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.723266                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.899627                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.879928                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.121547                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.883039                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.723266                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.899627                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.879928                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82836.880069                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 99635.106133                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89008.375819                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 102046.455045                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 100637.423556                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82836.880069                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 99635.106133                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89008.375819                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 102046.455045                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 100637.423556                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             5119090                       # number of writebacks
system.l2.writebacks::total                   5119090                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             60                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           4746                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            106                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           4632                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                9544                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            60                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          4746                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           106                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          4632                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               9544                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        50127                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     15672355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4013                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     11815322                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          27541817                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        50127                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     15672355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4013                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     11815322                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         27541817                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3652185507                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1404999258527                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    321796500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1087767013019                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2496740253553                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3652185507                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1404999258527                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    321796500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1087767013019                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2496740253553                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.121401                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.882771                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.704653                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.899274                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.879624                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.121401                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.882771                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.704653                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.899274                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.879624                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72858.649171                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89648.253790                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80188.512335                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 92064.102275                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 90652.706521                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72858.649171                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89648.253790                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80188.512335                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 92064.102275                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90652.706521                       # average overall mshr miss latency
system.l2.replacements                       47135979                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5504877                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5504877                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5504877                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5504877                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     24764104                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24764104                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     24764104                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24764104                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data            2672                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            3266                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 5938                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1105                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1697                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2802                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     29639500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     45026000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     74665500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         3777                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         4963                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             8740                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.292560                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.341930                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.320595                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 26823.076923                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 26532.704773                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 26647.216274                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1105                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1691                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2796                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     22231000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     34364000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     56595000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.292560                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.340721                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.319908                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20118.552036                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20321.703134                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20241.416309                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           382                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           274                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                656                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          312                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          256                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              568                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      5012500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      4232500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      9245000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          694                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          530                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1224                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.449568                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.483019                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.464052                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 16065.705128                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 16533.203125                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 16276.408451                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            2                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          310                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          254                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          564                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      6118500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      5139500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     11258000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.446686                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.479245                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.460784                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19737.096774                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20234.251969                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19960.992908                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            39726                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5649                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 45375                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         233609                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         216659                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              450268                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  23266771000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  21993638000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   45260409000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       273335                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       222308                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            495643                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.854662                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.974589                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.908452                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99597.066038                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101512.690449                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100518.822124                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       233609                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       216659                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         450268                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  20930681000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  19827048000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  40757729000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.854662                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.974589                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.908452                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89597.066038                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91512.690449                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 90518.822124                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        362716                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1576                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             364292                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        50187                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4119                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            54306                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4157334500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    366625500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   4523960000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       412903                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5695                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         418598                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.121547                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.723266                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.129733                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82836.880069                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89008.375819                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83304.975509                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           60                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          106                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           166                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        50127                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4013                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        54140                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3652185507                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    321796500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3973982007                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.121401                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.704653                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.129336                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72858.649171                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80188.512335                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73401.958016                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2036755                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1313126                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3349881                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     15443492                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     11603295                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        27046787                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1538722851000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1184190766500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2722913617500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     17480247                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     12916421                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30396668                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.883482                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.898337                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.889794                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 99635.681554                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 102056.421603                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100674.199028                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         4746                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         4632                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         9378                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     15438746                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     11598663                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     27037409                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1384068577527                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1067939965019                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2452008542546                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.883211                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.897978                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.889486                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89649.028330                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92074.402456                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90689.479252                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            2                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total               2                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total             4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.500000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.500000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            2                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data        39000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total        39000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19500                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1102774039000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999995                       # Cycle average of tags in use
system.l2.tags.total_refs                    61579836                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  47136045                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.306428                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      23.798688                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.175896                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       26.223318                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005316                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       13.796777                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.371855                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002748                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.409739                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.215575                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 539855237                       # Number of tag accesses
system.l2.tags.data_accesses                539855237                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1102774039000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3208128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1003030464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        256832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     756178880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1762674304                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3208128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       256832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3464960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    327621760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       327621760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          50127                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       15672351                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4013                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       11815295                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            27541786                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5119090                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5119090                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2909144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        909552119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           232896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        685706095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1598400254                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2909144                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       232896                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3142040                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      297088749                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            297088749                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      297088749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2909144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       909552119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          232896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       685706095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1895489003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5108713.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     50128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  15594221.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4013.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  11773812.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000471790250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       311745                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       311745                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            53102557                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4808687                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    27541787                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5119090                       # Number of write requests accepted
system.mem_ctrls.readBursts                  27541787                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5119090                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 119613                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 10377                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1576312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1585166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1560457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1565984                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1587368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2131917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2038020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1951689                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1741282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2052257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1671550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1578182                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1630184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1615823                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1575250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1560733                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            319421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            323212                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            319032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            310150                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            312646                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            318599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            342772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            344098                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            312575                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            319024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           312770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           303850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           315859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           319845                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           317250                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           317619                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.46                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 842550014750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               137110870000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1356715777250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30725.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49475.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  8065862                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3465986                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 29.41                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.84                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              27541787                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5119090                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 9502690                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 7939881                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4969094                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2851898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1377060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  570173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  173060                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   38309                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  42154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  52768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 223684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 282841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 302736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 319109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 328978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 336668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 338963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 330218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 332178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 326949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 317693                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 316194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 314347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 313592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 313274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 313279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    161                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     20999050                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     99.146251                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    80.933128                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   110.891704                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     16286125     77.56%     77.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3571762     17.01%     94.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       587560      2.80%     97.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       205808      0.98%     98.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        95705      0.46%     98.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        53736      0.26%     99.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        34031      0.16%     99.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        23690      0.11%     99.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       140633      0.67%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     20999050                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       311745                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      87.963903                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     86.204144                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          90167     28.92%     28.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63         84362     27.06%     55.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95         24154      7.75%     63.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127        36436     11.69%     75.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159        30659      9.83%     85.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191        15700      5.04%     90.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223         8481      2.72%     93.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255         5161      1.66%     94.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287         3618      1.16%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319         2981      0.96%     96.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351         2520      0.81%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383         2176      0.70%     98.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415         1817      0.58%     98.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447         1486      0.48%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479          981      0.31%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511          610      0.20%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543          262      0.08%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575          124      0.04%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607           32      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-735            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-799            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        311745                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       311745                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.387503                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.364776                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.897263                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           255938     82.10%     82.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             9447      3.03%     85.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            31623     10.14%     95.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            11617      3.73%     99.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2499      0.80%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              491      0.16%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              107      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               19      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        311745                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1755019136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 7655232                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               326958208                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1762674368                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            327621760                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1591.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       296.49                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1598.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    297.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    12.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1102774110500                       # Total gap between requests
system.mem_ctrls.avgGap                      33764.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3208192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    998030144                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       256832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    753523968                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    326958208                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2909201.601181327831                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 905017808.457857608795                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 232896.305967536464                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 683298610.006541848183                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 296487037.631468951702                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        50128                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     15672351                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4013                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     11815295                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5119090                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1581957000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 756378133000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    154536250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 598601151000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 27064057072750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31558.35                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     48261.94                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38508.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     50663.24                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5286888.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    35.45                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          73897572000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          39277494795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         95856363540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13148094240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      87052077840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     496876721220                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5042729280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       811151052915                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        735.555086                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   8931417250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  36824060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1057018561750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          76035623580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          40413899955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         99937951680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13519434600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      87052077840                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     498629853690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3566407200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       819155248545                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        742.813323                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5064214500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  36824060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1060885764500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                368                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          185                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    1501550662.162162                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   3211469444.045743                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          185    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        11000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  10706723500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            185                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   824987166500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 277786872500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1102774039000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    166456533                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       166456533                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    166456533                       # number of overall hits
system.cpu1.icache.overall_hits::total      166456533                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6071                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6071                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6071                       # number of overall misses
system.cpu1.icache.overall_misses::total         6071                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    422194500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    422194500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    422194500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    422194500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    166462604                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    166462604                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    166462604                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    166462604                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000036                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000036                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 69542.826552                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 69542.826552                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 69542.826552                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 69542.826552                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           90                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    22.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5695                       # number of writebacks
system.cpu1.icache.writebacks::total             5695                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          376                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          376                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          376                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          376                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5695                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5695                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5695                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5695                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    392947500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    392947500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    392947500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    392947500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 68998.683055                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68998.683055                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 68998.683055                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68998.683055                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5695                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    166456533                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      166456533                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6071                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6071                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    422194500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    422194500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    166462604                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    166462604                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 69542.826552                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 69542.826552                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          376                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          376                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5695                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5695                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    392947500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    392947500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 68998.683055                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68998.683055                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1102774039000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          167229589                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5727                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         29200.207613                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        332930903                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       332930903                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1102774039000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    150205440                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       150205440                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    150205440                       # number of overall hits
system.cpu1.dcache.overall_hits::total      150205440                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     34862061                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      34862061                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     34862061                       # number of overall misses
system.cpu1.dcache.overall_misses::total     34862061                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 2689708864196                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2689708864196                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 2689708864196                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2689708864196                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    185067501                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    185067501                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    185067501                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    185067501                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.188375                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.188375                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.188375                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.188375                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 77152.893060                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77152.893060                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 77152.893060                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77152.893060                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    150674086                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       355144                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2129504                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5382                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    70.755484                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    65.987365                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     13140330                       # number of writebacks
system.cpu1.dcache.writebacks::total         13140330                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     21719801                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     21719801                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     21719801                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     21719801                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     13142260                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     13142260                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     13142260                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     13142260                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1246933250335                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1246933250335                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1246933250335                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1246933250335                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.071013                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.071013                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.071013                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.071013                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 94879.666841                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94879.666841                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 94879.666841                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94879.666841                       # average overall mshr miss latency
system.cpu1.dcache.replacements              13140330                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    147587509                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      147587509                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     31568513                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     31568513                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2433551794500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2433551794500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    179156022                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    179156022                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.176207                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.176207                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 77087.945020                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 77087.945020                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     18650355                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     18650355                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     12918158                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     12918158                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1224566635000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1224566635000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.072106                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.072106                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 94794.214082                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 94794.214082                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2617931                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2617931                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3293548                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3293548                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 256157069696                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 256157069696                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5911479                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5911479                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.557144                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.557144                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 77775.417178                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 77775.417178                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3069446                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3069446                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       224102                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       224102                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  22366615335                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  22366615335                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.037910                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.037910                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 99805.514163                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 99805.514163                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      2177994                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      2177994                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         8090                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         8090                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    163244000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    163244000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      2186084                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      2186084                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.003701                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.003701                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 20178.491965                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 20178.491965                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1190                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1190                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         6900                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         6900                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    135513000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    135513000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003156                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003156                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 19639.565217                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19639.565217                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      2184900                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      2184900                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          967                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          967                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     13877000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     13877000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      2185867                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      2185867                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000442                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000442                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 14350.568769                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 14350.568769                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          949                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          949                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     12934000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     12934000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000434                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000434                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 13629.083246                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 13629.083246                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        93000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        93000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        87000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        87000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          492                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            492                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1880                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1880                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    142396500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    142396500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         2372                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         2372                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.792580                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.792580                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 75742.819149                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 75742.819149                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1880                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1880                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    140516500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    140516500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.792580                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.792580                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 74742.819149                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 74742.819149                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1102774039000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.983168                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          167735549                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         13145771                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.759659                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.983168                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999474                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999474                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        392029387                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       392029387                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1102774039000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30830241                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10623967                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     25810098                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        42016889                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            9540                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2099                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          11639                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           10                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           10                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           495981                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          495981                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        418598                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30411644                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq            4                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp            4                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1238707                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     53281382                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        17085                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     39436553                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              93973727                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     52851456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2272616320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       728960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1681859776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4008056512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        47152978                       # Total snoops (count)
system.tol2bus.snoopTraffic                 328602496                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         78473855                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.275938                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.460300                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               57293916     73.01%     73.01% # Request fanout histogram
system.tol2bus.snoop_fanout::1               20705966     26.39%     99.40% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 473973      0.60%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           78473855                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        62641429941                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       26653872296                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         619487730                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       19730221503                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8597889                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
