

================================================================
== Synthesis Summary Report of 'kernel_nlp'
================================================================
+ General Information: 
    * Date:           Wed Dec 11 02:29:57 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        kernel_nlp
    * Solution:       solution (Vitis Kernel Flow Target)
    * Product family: virtexuplusHBM
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+-----------+----------+-------------+--------------+-----+
    |                                  Modules                                  |  Issue |       | Latency |  Latency  | Iteration|         |  Trip |          |           |          |             |              |     |
    |                                  & Loops                                  |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|   BRAM    |    DSP   |      FF     |      LUT     | URAM|
    +---------------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+-----------+----------+-------------+--------------+-----+
    |+ kernel_nlp                                                               |  Timing|  -0.09|   220067|  1.000e+06|         -|   220068|      -|        no|  544 (13%)|  538 (5%)|  154670 (5%)|  138620 (10%)|    -|
    | + kernel_nlp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2                     |       -|   0.00|    34212|  1.555e+05|         -|    34212|      -|        no|          -|   1 (~0%)|   1949 (~0%)|    4089 (~0%)|    -|
    |  o VITIS_LOOP_14_1_VITIS_LOOP_17_2                                        |      II|   3.32|    34210|  1.555e+05|        13|        2|  17100|       yes|          -|         -|            -|             -|    -|
    | + kernel_nlp_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_40_2                     |       -|   0.00|    37812|  1.719e+05|         -|    37812|      -|        no|          -|   1 (~0%)|   1949 (~0%)|    4089 (~0%)|    -|
    |  o VITIS_LOOP_37_1_VITIS_LOOP_40_2                                        |      II|   3.32|    37810|  1.718e+05|        13|        2|  18900|       yes|          -|         -|            -|             -|    -|
    | + kernel_nlp_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_63_2                     |       -|   0.00|    39912|  1.814e+05|         -|    39912|      -|        no|          -|   1 (~0%)|   1368 (~0%)|    2129 (~0%)|    -|
    |  o VITIS_LOOP_60_1_VITIS_LOOP_63_2                                        |      II|   3.32|    39910|  1.814e+05|        13|        2|  19950|       yes|          -|         -|            -|             -|    -|
    | + kernel_nlp_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_86_2                     |       -|   0.00|    39612|  1.800e+05|         -|    39612|      -|        no|          -|         -|   1900 (~0%)|    4406 (~0%)|    -|
    |  o VITIS_LOOP_83_1_VITIS_LOOP_86_2                                        |      II|   3.32|    39610|  1.800e+05|        15|        4|   9900|       yes|          -|         -|            -|             -|    -|
    | + kernel_nlp_Pipeline_VITIS_LOOP_116_1_VITIS_LOOP_119_2                   |       -|   0.00|    41812|  1.900e+05|         -|    41812|      -|        no|          -|         -|   1547 (~0%)|    2646 (~0%)|    -|
    |  o VITIS_LOOP_116_1_VITIS_LOOP_119_2                                      |      II|   3.32|    41810|  1.900e+05|        15|        4|  10450|       yes|          -|         -|            -|             -|    -|
    | + kernel_nlp_Pipeline_VITIS_LOOP_215_1_VITIS_LOOP_216_2_VITIS_LOOP_217_3  |       -|   0.63|      290|  1.318e+03|         -|      290|      -|        no|          -|   1 (~0%)|    171 (~0%)|     305 (~0%)|    -|
    |  o VITIS_LOOP_215_1_VITIS_LOOP_216_2_VITIS_LOOP_217_3                     |       -|   3.32|      288|  1.309e+03|         5|        1|    285|       yes|          -|         -|            -|             -|    -|
    | + kernel_nlp_Pipeline_VITIS_LOOP_299_2_VITIS_LOOP_300_3                   |  Timing|  -0.09|     3607|  1.639e+04|         -|     3607|      -|        no|          -|         -|   7297 (~0%)|    3875 (~0%)|    -|
    |  o VITIS_LOOP_299_2_VITIS_LOOP_300_3                                      |       -|   3.32|     3605|  1.638e+04|         7|        1|   3600|       yes|          -|         -|            -|             -|    -|
    | + kernel_nlp_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_255_2_VITIS_LOOP_257_4  |       -|   0.03|    71863|  3.266e+05|         -|    71863|      -|        no|          -|   92 (1%)|   82535 (3%)|    36136 (2%)|    -|
    |  o VITIS_LOOP_254_1_VITIS_LOOP_255_2_VITIS_LOOP_257_4                     |       -|   3.32|    71861|  3.266e+05|        48|        6|  11970|       yes|          -|         -|            -|             -|    -|
    | + kernel_nlp_Pipeline_VITIS_LOOP_338_2_VITIS_LOOP_339_3_VITIS_LOOP_340_4  |       -|   0.34|    85523|  3.887e+05|         -|    85523|      -|        no|          -|   1 (~0%)|  17356 (~0%)|    4551 (~0%)|    -|
    |  o VITIS_LOOP_338_2_VITIS_LOOP_339_3_VITIS_LOOP_340_4                     |       -|   3.32|    85521|  3.887e+05|        23|        1|  85500|       yes|          -|         -|            -|             -|    -|
    | + kernel_nlp_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_153_2                   |       -|   0.00|    17113|  7.778e+04|         -|    17113|      -|        no|          -|   1 (~0%)|    842 (~0%)|    2141 (~0%)|    -|
    |  o VITIS_LOOP_150_1_VITIS_LOOP_153_2                                      |       -|   3.32|    17111|  7.777e+04|        13|        1|  17100|       yes|          -|         -|            -|             -|    -|
    | + kernel_nlp_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_177_2                   |       -|   0.00|     9913|  4.505e+04|         -|     9913|      -|        no|          -|         -|   1078 (~0%)|    2496 (~0%)|    -|
    |  o VITIS_LOOP_174_1_VITIS_LOOP_177_2                                      |       -|   3.32|     9911|  4.505e+04|        13|        1|   9900|       yes|          -|         -|            -|             -|    -|
    +---------------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+-----------+----------+-------------+--------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface        | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|                  | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_kernel_A   | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=4            |
| m_axi_kernel_B   | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=4            |
| m_axi_kernel_C   | 128 -> 128 | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_kernel_D   | 128 -> 128 | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=8            |
| m_axi_kernel_tmp | 64 -> 64   | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=4            |
+------------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | alpha    | 0x10   | 32    | W      | Data signal of alpha             |                                                                                    |
| s_axi_control | beta     | 0x18   | 32    | W      | Data signal of beta              |                                                                                    |
| s_axi_control | vtmp_1   | 0x20   | 32    | W      | Data signal of vtmp              |                                                                                    |
| s_axi_control | vtmp_2   | 0x24   | 32    | W      | Data signal of vtmp              |                                                                                    |
| s_axi_control | vA_1     | 0x2c   | 32    | W      | Data signal of vA                |                                                                                    |
| s_axi_control | vA_2     | 0x30   | 32    | W      | Data signal of vA                |                                                                                    |
| s_axi_control | vB_1     | 0x38   | 32    | W      | Data signal of vB                |                                                                                    |
| s_axi_control | vB_2     | 0x3c   | 32    | W      | Data signal of vB                |                                                                                    |
| s_axi_control | vC_1     | 0x44   | 32    | W      | Data signal of vC                |                                                                                    |
| s_axi_control | vC_2     | 0x48   | 32    | W      | Data signal of vC                |                                                                                    |
| s_axi_control | vD_1     | 0x50   | 32    | W      | Data signal of vD                |                                                                                    |
| s_axi_control | vD_2     | 0x54   | 32    | W      | Data signal of vD                |                                                                                    |
+---------------+----------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------------+
| Argument | Direction | Datatype          |
+----------+-----------+-------------------+
| alpha    | in        | float             |
| beta     | in        | float             |
| vtmp     | inout     | vector<float, 2>* |
| vA       | in        | vector<float, 2>* |
| vB       | in        | vector<float, 2>* |
| vC       | in        | vector<float, 4>* |
| vD       | inout     | vector<float, 4>* |
+----------+-----------+-------------------+

* SW-to-HW Mapping
+----------+------------------+-----------+----------+----------------------------------+
| Argument | HW Interface     | HW Type   | HW Usage | HW Info                          |
+----------+------------------+-----------+----------+----------------------------------+
| alpha    | s_axi_control    | register  |          | name=alpha offset=0x10 range=32  |
| beta     | s_axi_control    | register  |          | name=beta offset=0x18 range=32   |
| vtmp     | m_axi_kernel_tmp | interface |          |                                  |
| vtmp     | s_axi_control    | register  | offset   | name=vtmp_1 offset=0x20 range=32 |
| vtmp     | s_axi_control    | register  | offset   | name=vtmp_2 offset=0x24 range=32 |
| vA       | m_axi_kernel_A   | interface |          |                                  |
| vA       | s_axi_control    | register  | offset   | name=vA_1 offset=0x2c range=32   |
| vA       | s_axi_control    | register  | offset   | name=vA_2 offset=0x30 range=32   |
| vB       | m_axi_kernel_B   | interface |          |                                  |
| vB       | s_axi_control    | register  | offset   | name=vB_1 offset=0x38 range=32   |
| vB       | s_axi_control    | register  | offset   | name=vB_2 offset=0x3c range=32   |
| vC       | m_axi_kernel_C   | interface |          |                                  |
| vC       | s_axi_control    | register  | offset   | name=vC_1 offset=0x44 range=32   |
| vC       | s_axi_control    | register  | offset   | name=vC_2 offset=0x48 range=32   |
| vD       | m_axi_kernel_D   | interface |          |                                  |
| vD       | s_axi_control    | register  | offset   | name=vD_1 offset=0x50 range=32   |
| vD       | s_axi_control    | register  | offset   | name=vD_2 offset=0x54 range=32   |
+----------+------------------+-----------+----------+----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+------------------+-----------+--------+-------+------------------+----------------------------------------------------+
| HW Interface     | Direction | Length | Width | Loop             | Loop Location                                      |
+------------------+-----------+--------+-------+------------------+----------------------------------------------------+
| m_axi_kernel_A   | read      | 18900  | 64    | VITIS_LOOP_37_1  | /scratch/spouget/2mm_bit_gem/src/output.cpp:37:19  |
| m_axi_kernel_B   | read      | 19950  | 64    | VITIS_LOOP_60_1  | /scratch/spouget/2mm_bit_gem/src/output.cpp:60:19  |
| m_axi_kernel_C   | read      | 10450  | 128   | VITIS_LOOP_116_1 | /scratch/spouget/2mm_bit_gem/src/output.cpp:116:20 |
| m_axi_kernel_D   | read      | 9900   | 128   | VITIS_LOOP_83_1  | /scratch/spouget/2mm_bit_gem/src/output.cpp:83:19  |
| m_axi_kernel_D   | write     | 9900   | 128   | VITIS_LOOP_174_1 | /scratch/spouget/2mm_bit_gem/src/output.cpp:174:20 |
| m_axi_kernel_tmp | read      | 17100  | 64    | VITIS_LOOP_14_1  | /scratch/spouget/2mm_bit_gem/src/output.cpp:14:19  |
| m_axi_kernel_tmp | write     | 17100  | 64    | VITIS_LOOP_150_1 | /scratch/spouget/2mm_bit_gem/src/output.cpp:150:20 |
+------------------+-----------+--------+-------+------------------+----------------------------------------------------+

* All M_AXI Variable Accesses
+------------------+----------+----------------------------------------------------+-----------+--------------+--------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------------------+
| HW Interface     | Variable | Access Location                                    | Direction | Burst Status | Length | Loop             | Loop Location                                      | Resolution | Problem                                                                              |
+------------------+----------+----------------------------------------------------+-----------+--------------+--------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------------------+
| m_axi_kernel_A   | vA       | /scratch/spouget/2mm_bit_gem/src/output.cpp:44:17  | read      | Widen Fail   |        | VITIS_LOOP_40_2  | /scratch/spouget/2mm_bit_gem/src/output.cpp:40:26  | 214-307    | Could not widen since type i64 size is greater than or equal to alignment 8(bytes)   |
| m_axi_kernel_A   | vA       | /scratch/spouget/2mm_bit_gem/src/output.cpp:44:17  | read      | Inferred     | 18900  | VITIS_LOOP_37_1  | /scratch/spouget/2mm_bit_gem/src/output.cpp:37:19  |            |                                                                                      |
| m_axi_kernel_B   | vB       | /scratch/spouget/2mm_bit_gem/src/output.cpp:67:17  | read      | Widen Fail   |        | VITIS_LOOP_63_2  | /scratch/spouget/2mm_bit_gem/src/output.cpp:63:26  | 214-307    | Could not widen since type i64 size is greater than or equal to alignment 8(bytes)   |
| m_axi_kernel_B   | vB       | /scratch/spouget/2mm_bit_gem/src/output.cpp:67:17  | read      | Inferred     | 19950  | VITIS_LOOP_60_1  | /scratch/spouget/2mm_bit_gem/src/output.cpp:60:19  |            |                                                                                      |
| m_axi_kernel_C   | vC       | /scratch/spouget/2mm_bit_gem/src/output.cpp:123:17 | read      | Widen Fail   |        | VITIS_LOOP_119_2 | /scratch/spouget/2mm_bit_gem/src/output.cpp:119:27 | 214-307    | Could not widen since type i128 size is greater than or equal to alignment 16(bytes) |
| m_axi_kernel_C   | vC       | /scratch/spouget/2mm_bit_gem/src/output.cpp:123:17 | read      | Inferred     | 10450  | VITIS_LOOP_116_1 | /scratch/spouget/2mm_bit_gem/src/output.cpp:116:20 |            |                                                                                      |
| m_axi_kernel_D   | vD       | /scratch/spouget/2mm_bit_gem/src/output.cpp:90:17  | read      | Widen Fail   |        | VITIS_LOOP_86_2  | /scratch/spouget/2mm_bit_gem/src/output.cpp:86:26  | 214-307    | Could not widen since type i128 size is greater than or equal to alignment 16(bytes) |
| m_axi_kernel_D   | vD       | /scratch/spouget/2mm_bit_gem/src/output.cpp:90:17  | read      | Inferred     | 9900   | VITIS_LOOP_83_1  | /scratch/spouget/2mm_bit_gem/src/output.cpp:83:19  |            |                                                                                      |
| m_axi_kernel_D   | vD       | /scratch/spouget/2mm_bit_gem/src/output.cpp:202:32 | write     | Widen Fail   |        | VITIS_LOOP_177_2 | /scratch/spouget/2mm_bit_gem/src/output.cpp:177:27 | 214-307    | Could not widen since type i128 size is greater than or equal to alignment 16(bytes) |
| m_axi_kernel_D   | vD       | /scratch/spouget/2mm_bit_gem/src/output.cpp:202:32 | write     | Inferred     | 9900   | VITIS_LOOP_174_1 | /scratch/spouget/2mm_bit_gem/src/output.cpp:174:20 |            |                                                                                      |
| m_axi_kernel_tmp | vtmp     | /scratch/spouget/2mm_bit_gem/src/output.cpp:21:19  | read      | Widen Fail   |        | VITIS_LOOP_17_2  | /scratch/spouget/2mm_bit_gem/src/output.cpp:17:26  | 214-307    | Could not widen since type i64 size is greater than or equal to alignment 8(bytes)   |
| m_axi_kernel_tmp | vtmp     | /scratch/spouget/2mm_bit_gem/src/output.cpp:21:19  | read      | Inferred     | 17100  | VITIS_LOOP_14_1  | /scratch/spouget/2mm_bit_gem/src/output.cpp:14:19  |            |                                                                                      |
| m_axi_kernel_tmp | vtmp     | /scratch/spouget/2mm_bit_gem/src/output.cpp:168:34 | write     | Widen Fail   |        | VITIS_LOOP_153_2 | /scratch/spouget/2mm_bit_gem/src/output.cpp:153:27 | 214-307    | Could not widen since type i64 size is greater than or equal to alignment 8(bytes)   |
| m_axi_kernel_tmp | vtmp     | /scratch/spouget/2mm_bit_gem/src/output.cpp:168:34 | write     | Inferred     | 17100  | VITIS_LOOP_150_1 | /scratch/spouget/2mm_bit_gem/src/output.cpp:150:20 |            |                                                                                      |
+------------------+----------+----------------------------------------------------+-----------+--------------+--------+------------------+----------------------------------------------------+------------+--------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+---------------------------------------------------------------------------+-----+--------+----------------+------+-----------+---------+
| Name                                                                      | DSP | Pragma | Variable       | Op   | Impl      | Latency |
+---------------------------------------------------------------------------+-----+--------+----------------+------+-----------+---------+
| + kernel_nlp                                                              | 538 |        |                |      |           |         |
|  + kernel_nlp_Pipeline_VITIS_LOOP_14_1_VITIS_LOOP_17_2                    | 1   |        |                |      |           |         |
|    add_ln14_1_fu_1973_p2                                                  |     |        | add_ln14_1     | add  | fabric    | 0       |
|    add_ln14_fu_1985_p2                                                    |     |        | add_ln14       | add  | fabric    | 0       |
|    mul_8ns_10ns_17_1_1_U4                                                 |     |        | mul355         | mul  | auto      | 0       |
|    mac_muladd_5ns_5ns_5ns_9_4_1_U6                                        | 1   |        | mul_ln20       | mul  | dsp_slice | 3       |
|    mul_8ns_10ns_17_1_1_U5                                                 |     |        | mul            | mul  | auto      | 0       |
|    mac_muladd_5ns_5ns_5ns_9_4_1_U6                                        | 1   |        | add_ln26       | add  | dsp_slice | 3       |
|    add_ln17_fu_2043_p2                                                    |     |        | add_ln17       | add  | fabric    | 0       |
|    add_ln17_1_fu_2049_p2                                                  |     |        | add_ln17_1     | add  | fabric    | 0       |
|  + kernel_nlp_Pipeline_VITIS_LOOP_37_1_VITIS_LOOP_40_2                    | 1   |        |                |      |           |         |
|    add_ln37_1_fu_1973_p2                                                  |     |        | add_ln37_1     | add  | fabric    | 0       |
|    add_ln37_fu_1985_p2                                                    |     |        | add_ln37       | add  | fabric    | 0       |
|    mul_8ns_10ns_17_1_1_U135                                               |     |        | mul360         | mul  | auto      | 0       |
|    mac_muladd_5ns_5ns_5ns_9_4_1_U137                                      | 1   |        | mul_ln43       | mul  | dsp_slice | 3       |
|    mul_8ns_10ns_17_1_1_U136                                               |     |        | mul358         | mul  | auto      | 0       |
|    mac_muladd_5ns_5ns_5ns_9_4_1_U137                                      | 1   |        | add_ln49       | add  | dsp_slice | 3       |
|    add_ln40_fu_2043_p2                                                    |     |        | add_ln40       | add  | fabric    | 0       |
|    add_ln40_1_fu_2049_p2                                                  |     |        | add_ln40_1     | add  | fabric    | 0       |
|  + kernel_nlp_Pipeline_VITIS_LOOP_60_1_VITIS_LOOP_63_2                    | 1   |        |                |      |           |         |
|    add_ln60_1_fu_929_p2                                                   |     |        | add_ln60_1     | add  | fabric    | 0       |
|    add_ln60_fu_941_p2                                                     |     |        | add_ln60       | add  | fabric    | 0       |
|    mul_8ns_10ns_17_1_1_U263                                               |     |        | mul365         | mul  | auto      | 0       |
|    mac_muladd_6ns_5ns_5ns_10_4_1_U265                                     | 1   |        | mul_ln66       | mul  | dsp_slice | 3       |
|    mul_8ns_10ns_17_1_1_U264                                               |     |        | mul363         | mul  | auto      | 0       |
|    mac_muladd_6ns_5ns_5ns_10_4_1_U265                                     | 1   |        | add_ln72       | add  | dsp_slice | 3       |
|    add_ln63_fu_999_p2                                                     |     |        | add_ln63       | add  | fabric    | 0       |
|    add_ln63_1_fu_1005_p2                                                  |     |        | add_ln63_1     | add  | fabric    | 0       |
|  + kernel_nlp_Pipeline_VITIS_LOOP_83_1_VITIS_LOOP_86_2                    | 0   |        |                |      |           |         |
|    add_ln83_1_fu_1561_p2                                                  |     |        | add_ln83_1     | add  | fabric    | 0       |
|    add_ln83_fu_1754_p2                                                    |     |        | add_ln83       | add  | fabric    | 0       |
|    mul_8ns_10ns_17_1_1_U323                                               |     |        | mul368         | mul  | auto      | 0       |
|    add_ln86_fu_1608_p2                                                    |     |        | add_ln86       | add  | fabric    | 0       |
|    add_ln86_1_fu_1614_p2                                                  |     |        | add_ln86_1     | add  | fabric    | 0       |
|  + kernel_nlp_Pipeline_VITIS_LOOP_116_1_VITIS_LOOP_119_2                  | 0   |        |                |      |           |         |
|    add_ln116_1_fu_901_p2                                                  |     |        | add_ln116_1    | add  | fabric    | 0       |
|    add_ln116_fu_1094_p2                                                   |     |        | add_ln116      | add  | fabric    | 0       |
|    mul_8ns_10ns_17_1_1_U419                                               |     |        | mul371         | mul  | auto      | 0       |
|    add_ln119_fu_948_p2                                                    |     |        | add_ln119      | add  | fabric    | 0       |
|    add_ln119_1_fu_954_p2                                                  |     |        | add_ln119_1    | add  | fabric    | 0       |
|  + kernel_nlp_Pipeline_VITIS_LOOP_215_1_VITIS_LOOP_216_2_VITIS_LOOP_217_3 | 1   |        |                |      |           |         |
|    add_ln215_1_fu_2026_p2                                                 |     |        | add_ln215_1    | add  | fabric    | 0       |
|    add_ln215_fu_2041_p2                                                   |     |        | add_ln215      | add  | fabric    | 0       |
|    add_ln216_fu_2168_p2                                                   |     |        | add_ln216      | add  | fabric    | 0       |
|    p_udiv1407_fu_2109_p2                                                  |     |        | p_udiv1407     | sub  | fabric    | 0       |
|    ama_addmuladd_2ns_4ns_5ns_5ns_9_4_1_U467                               | 1   |        | empty_73       | add  | dsp_slice | 3       |
|    ama_addmuladd_2ns_4ns_5ns_5ns_9_4_1_U467                               | 1   |        | mul_ln229      | mul  | dsp_slice | 3       |
|    ama_addmuladd_2ns_4ns_5ns_5ns_9_4_1_U467                               | 1   |        | add_ln229      | add  | dsp_slice | 3       |
|    add_ln217_fu_2115_p2                                                   |     |        | add_ln217      | add  | fabric    | 0       |
|    add_ln216_1_fu_2121_p2                                                 |     |        | add_ln216_1    | add  | fabric    | 0       |
|  + kernel_nlp_Pipeline_VITIS_LOOP_299_2_VITIS_LOOP_300_3                  | 0   |        |                |      |           |         |
|    add_ln299_fu_1820_p2                                                   |     |        | add_ln299      | add  | fabric    | 0       |
|    j0_fu_1832_p2                                                          |     |        | j0             | add  | fabric    | 0       |
|    i1_fu_2008_p2                                                          |     |        | i1             | add  | fabric    | 0       |
|  + kernel_nlp_Pipeline_VITIS_LOOP_254_1_VITIS_LOOP_255_2_VITIS_LOOP_257_4 | 92  |        |                |      |           |         |
|    add_ln254_1_fu_6153_p2                                                 |     |        | add_ln254_1    | add  | fabric    | 0       |
|    add_ln254_fu_6165_p2                                                   |     |        | add_ln254      | add  | fabric    | 0       |
|    add_ln255_fu_6362_p2                                                   |     |        | add_ln255      | add  | fabric    | 0       |
|    mul_4ns_6ns_9_1_1_U799                                                 |     |        | mul_ln280      | mul  | auto      | 0       |
|    mac_muladd_4ns_5ns_5ns_9_4_1_U867                                      | 1   |        | empty_71       | mul  | dsp_slice | 3       |
|    mac_muladd_4ns_5ns_5ns_9_4_1_U867                                      | 1   |        | empty_72       | add  | dsp_slice | 3       |
|    mac_muladd_6ns_5ns_5ns_10_4_1_U866                                     | 1   |        | mul_ln280_1    | mul  | dsp_slice | 3       |
|    mac_muladd_6ns_5ns_5ns_10_4_1_U866                                     | 1   |        | add_ln280      | add  | dsp_slice | 3       |
|    grp_fu_6261_p0                                                         |     |        | empty          | add  | fabric    | 0       |
|    mul_8ns_10ns_17_1_1_U801                                               |     |        | mul374         | mul  | auto      | 0       |
|    add_ln280_1_fu_6336_p2                                                 |     |        | add_ln280_1    | add  | fabric    | 0       |
|    grp_fu_6579_p0                                                         |     |        | add_ln267      | add  | fabric    | 0       |
|    grp_fu_6713_p0                                                         |     |        | add_ln267_1    | add  | fabric    | 0       |
|    grp_fu_6346_p0                                                         |     |        | add_ln267_2    | add  | fabric    | 0       |
|    grp_fu_6507_p0                                                         |     |        | add_ln267_3    | add  | fabric    | 0       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U677                                    | 2   |        | tmp_239        | fadd | fulldsp   | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U677                                    | 2   |        | add72_i_3_9_4  | fadd | fulldsp   | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U678                                    | 2   |        | tmp_240        | fadd | fulldsp   | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U678                                    | 2   |        | add72_i_4_s    | fadd | fulldsp   | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U679                                    | 2   |        | tmp_241        | fadd | fulldsp   | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U679                                    | 2   |        | add72_i_4_1_4  | fadd | fulldsp   | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U680                                    | 2   |        | tmp_242        | fadd | fulldsp   | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U680                                    | 2   |        | add72_i_4_2_4  | fadd | fulldsp   | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U681                                    | 2   |        | tmp_243        | fadd | fulldsp   | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U681                                    | 2   |        | add72_i_4_3_4  | fadd | fulldsp   | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U682                                    | 2   |        | tmp_244        | fadd | fulldsp   | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U682                                    | 2   |        | add72_i_4_4_4  | fadd | fulldsp   | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U683                                    | 2   |        | tmp_245        | fadd | fulldsp   | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U683                                    | 2   |        | add72_i_4_5_4  | fadd | fulldsp   | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U684                                    | 2   |        | tmp_246        | fadd | fulldsp   | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U684                                    | 2   |        | add72_i_4_6_4  | fadd | fulldsp   | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U685                                    | 2   |        | tmp_247        | fadd | fulldsp   | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U685                                    | 2   |        | add72_i_4_7_4  | fadd | fulldsp   | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U686                                    | 2   |        | tmp_248        | fadd | fulldsp   | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U686                                    | 2   |        | add72_i_4_8_4  | fadd | fulldsp   | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U687                                    | 2   |        | tmp_249        | fadd | fulldsp   | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U687                                    | 2   |        | add72_i_4_9_4  | fadd | fulldsp   | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U688                                    | 2   |        | tmp_250        | fadd | fulldsp   | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U688                                    | 2   |        | add72_i_5_s    | fadd | fulldsp   | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U777                                     | 3   |        | mul63_i_6_s    | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U778                                     | 3   |        | mul63_i_6_10   | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U779                                     | 3   |        | mul63_i_6_1_1  | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U780                                     | 3   |        | mul63_i_6_1_2  | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U781                                     | 3   |        | mul63_i_6_2_1  | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U782                                     | 3   |        | mul63_i_6_2_2  | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U783                                     | 3   |        | mul63_i_6_3_1  | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U784                                     | 3   |        | mul63_i_6_3_2  | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U777                                     | 3   |        | mul63_i_6_4    | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U785                                     | 3   |        | mul63_i_6_4_1  | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U786                                     | 3   |        | mul63_i_6_4_2  | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U778                                     | 3   |        | mul63_i_6_5    | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U787                                     | 3   |        | mul63_i_6_5_1  | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U788                                     | 3   |        | mul63_i_6_5_2  | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U789                                     | 3   |        | mul63_i_6_6_1  | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U790                                     | 3   |        | mul63_i_6_6_2  | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U791                                     | 3   |        | mul63_i_6_7_1  | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U792                                     | 3   |        | mul63_i_6_7_2  | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U793                                     | 3   |        | mul63_i_6_8_1  | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U794                                     | 3   |        | mul63_i_6_8_2  | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U795                                     | 3   |        | mul63_i_6_9_1  | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U796                                     | 3   |        | mul63_i_6_9_2  | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U797                                     | 3   |        | mul63_i_7_s    | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U798                                     | 3   |        | mul63_i_7_10   | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U777                                     | 3   |        | mul63_i_8_8_3  | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U777                                     | 3   |        | mul63_i_8_8_4  | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U677                                    | 2   |        | tmp267         | fadd | fulldsp   | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U677                                    | 2   |        | tmp266         | fadd | fulldsp   | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U778                                     | 3   |        | mul63_i_8_9_3  | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U778                                     | 3   |        | mul63_i_8_9_4  | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U678                                    | 2   |        | tmp270         | fadd | fulldsp   | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U678                                    | 2   |        | tmp269         | fadd | fulldsp   | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U779                                     | 3   |        | mul63_i_9_11   | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U779                                     | 3   |        | mul63_i_9_12   | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U679                                    | 2   |        | tmp273         | fadd | fulldsp   | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U679                                    | 2   |        | tmp272         | fadd | fulldsp   | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U780                                     | 3   |        | mul63_i_9_1_3  | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U780                                     | 3   |        | mul63_i_9_1_4  | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U680                                    | 2   |        | tmp276         | fadd | fulldsp   | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U680                                    | 2   |        | tmp275         | fadd | fulldsp   | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U781                                     | 3   |        | mul63_i_9_2_3  | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U781                                     | 3   |        | mul63_i_9_2_4  | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U681                                    | 2   |        | tmp279         | fadd | fulldsp   | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U681                                    | 2   |        | tmp278         | fadd | fulldsp   | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U782                                     | 3   |        | mul63_i_9_3_3  | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U782                                     | 3   |        | mul63_i_9_3_4  | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U682                                    | 2   |        | tmp282         | fadd | fulldsp   | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U682                                    | 2   |        | tmp281         | fadd | fulldsp   | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U783                                     | 3   |        | mul63_i_9_4_3  | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U783                                     | 3   |        | mul63_i_9_4_4  | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U683                                    | 2   |        | tmp285         | fadd | fulldsp   | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U683                                    | 2   |        | tmp284         | fadd | fulldsp   | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U784                                     | 3   |        | mul63_i_9_5_3  | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U784                                     | 3   |        | mul63_i_9_5_4  | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U684                                    | 2   |        | tmp288         | fadd | fulldsp   | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U684                                    | 2   |        | tmp287         | fadd | fulldsp   | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U785                                     | 3   |        | mul63_i_9_6_3  | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U785                                     | 3   |        | mul63_i_9_6_4  | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U685                                    | 2   |        | tmp291         | fadd | fulldsp   | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U685                                    | 2   |        | tmp290         | fadd | fulldsp   | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U786                                     | 3   |        | mul63_i_9_7_3  | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U786                                     | 3   |        | mul63_i_9_7_4  | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U686                                    | 2   |        | tmp294         | fadd | fulldsp   | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U686                                    | 2   |        | tmp293         | fadd | fulldsp   | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U777                                     | 3   |        | mul63_i_9_8    | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U787                                     | 3   |        | mul63_i_9_8_3  | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U787                                     | 3   |        | mul63_i_9_8_4  | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U687                                    | 2   |        | tmp297         | fadd | fulldsp   | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U687                                    | 2   |        | tmp296         | fadd | fulldsp   | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U778                                     | 3   |        | mul63_i_9_9    | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U788                                     | 3   |        | mul63_i_9_9_3  | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U788                                     | 3   |        | mul63_i_9_9_4  | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U688                                    | 2   |        | tmp300         | fadd | fulldsp   | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U688                                    | 2   |        | tmp299         | fadd | fulldsp   | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U677                                    | 2   |        | tmp_299        | fadd | fulldsp   | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U779                                     | 3   |        | mul63_i_10     | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U789                                     | 3   |        | mul63_i_10_11  | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U789                                     | 3   |        | mul63_i_10_12  | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U678                                    | 2   |        | tmp_300        | fadd | fulldsp   | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U780                                     | 3   |        | mul63_i_10_1   | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U790                                     | 3   |        | mul63_i_10_1_3 | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U790                                     | 3   |        | mul63_i_10_1_4 | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U679                                    | 2   |        | tmp_301        | fadd | fulldsp   | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U781                                     | 3   |        | mul63_i_10_2   | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U791                                     | 3   |        | mul63_i_10_2_3 | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U791                                     | 3   |        | mul63_i_10_2_4 | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U680                                    | 2   |        | tmp_302        | fadd | fulldsp   | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U782                                     | 3   |        | mul63_i_10_3   | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U792                                     | 3   |        | mul63_i_10_3_3 | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U792                                     | 3   |        | mul63_i_10_3_4 | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U681                                    | 2   |        | tmp_303        | fadd | fulldsp   | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U783                                     | 3   |        | mul63_i_10_4   | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U793                                     | 3   |        | mul63_i_10_4_3 | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U793                                     | 3   |        | mul63_i_10_4_4 | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U682                                    | 2   |        | tmp_304        | fadd | fulldsp   | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U784                                     | 3   |        | mul63_i_10_5   | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U794                                     | 3   |        | mul63_i_10_5_3 | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U794                                     | 3   |        | mul63_i_10_5_4 | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U683                                    | 2   |        | tmp_305        | fadd | fulldsp   | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U785                                     | 3   |        | mul63_i_10_6   | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U795                                     | 3   |        | mul63_i_10_6_3 | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U795                                     | 3   |        | mul63_i_10_6_4 | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U684                                    | 2   |        | tmp_306        | fadd | fulldsp   | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U786                                     | 3   |        | mul63_i_10_7   | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U796                                     | 3   |        | mul63_i_10_7_3 | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U796                                     | 3   |        | mul63_i_10_7_4 | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U685                                    | 2   |        | tmp_307        | fadd | fulldsp   | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U787                                     | 3   |        | mul63_i_10_8   | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U797                                     | 3   |        | mul63_i_10_8_3 | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U797                                     | 3   |        | mul63_i_10_8_4 | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U686                                    | 2   |        | tmp_308        | fadd | fulldsp   | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U677                                    | 2   |        | add72_i_10_8_4 | fadd | fulldsp   | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U788                                     | 3   |        | mul63_i_10_9   | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U777                                     | 3   |        | mul63_i_10_9_1 | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U778                                     | 3   |        | mul63_i_10_9_2 | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U798                                     | 3   |        | mul63_i_10_9_3 | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U798                                     | 3   |        | mul63_i_10_9_4 | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U687                                    | 2   |        | tmp_309        | fadd | fulldsp   | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U678                                    | 2   |        | add72_i_10_9_4 | fadd | fulldsp   | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U789                                     | 3   |        | mul63_i_11     | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U779                                     | 3   |        | mul63_i_11_s   | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U780                                     | 3   |        | mul63_i_11_10  | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U779                                     | 3   |        | mul63_i_11_11  | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U780                                     | 3   |        | mul63_i_11_12  | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U688                                    | 2   |        | tmp_310        | fadd | fulldsp   | 4       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U679                                    | 2   |        | add72_i_11_s   | fadd | fulldsp   | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U790                                     | 3   |        | mul63_i_11_1   | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U781                                     | 3   |        | mul63_i_11_1_1 | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U782                                     | 3   |        | mul63_i_11_1_2 | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U781                                     | 3   |        | mul63_i_11_1_3 | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U782                                     | 3   |        | mul63_i_11_1_4 | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U680                                    | 2   |        | add72_i_11_1_4 | fadd | fulldsp   | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U791                                     | 3   |        | mul63_i_11_2   | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U783                                     | 3   |        | mul63_i_11_2_1 | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U784                                     | 3   |        | mul63_i_11_2_2 | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U783                                     | 3   |        | mul63_i_11_2_3 | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U784                                     | 3   |        | mul63_i_11_2_4 | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U681                                    | 2   |        | add72_i_11_2_4 | fadd | fulldsp   | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U792                                     | 3   |        | mul63_i_11_3   | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U785                                     | 3   |        | mul63_i_11_3_1 | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U786                                     | 3   |        | mul63_i_11_3_2 | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U785                                     | 3   |        | mul63_i_11_3_3 | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U786                                     | 3   |        | mul63_i_11_3_4 | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U682                                    | 2   |        | add72_i_11_3_4 | fadd | fulldsp   | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U793                                     | 3   |        | mul63_i_11_4   | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U787                                     | 3   |        | mul63_i_11_4_1 | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U788                                     | 3   |        | mul63_i_11_4_2 | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U787                                     | 3   |        | mul63_i_11_4_3 | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U788                                     | 3   |        | mul63_i_11_4_4 | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U683                                    | 2   |        | add72_i_11_4_4 | fadd | fulldsp   | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U794                                     | 3   |        | mul63_i_11_5   | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U789                                     | 3   |        | mul63_i_11_5_1 | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U790                                     | 3   |        | mul63_i_11_5_2 | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U789                                     | 3   |        | mul63_i_11_5_3 | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U790                                     | 3   |        | mul63_i_11_5_4 | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U684                                    | 2   |        | add72_i_11_5_4 | fadd | fulldsp   | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U795                                     | 3   |        | mul63_i_11_6   | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U791                                     | 3   |        | mul63_i_11_6_1 | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U792                                     | 3   |        | mul63_i_11_6_2 | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U791                                     | 3   |        | mul63_i_11_6_3 | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U792                                     | 3   |        | mul63_i_11_6_4 | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U685                                    | 2   |        | add72_i_11_6_4 | fadd | fulldsp   | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U796                                     | 3   |        | mul63_i_11_7   | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U793                                     | 3   |        | mul63_i_11_7_1 | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U794                                     | 3   |        | mul63_i_11_7_2 | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U793                                     | 3   |        | mul63_i_11_7_3 | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U794                                     | 3   |        | mul63_i_11_7_4 | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U686                                    | 2   |        | add72_i_11_7_4 | fadd | fulldsp   | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U797                                     | 3   |        | mul63_i_11_8   | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U795                                     | 3   |        | mul63_i_11_8_1 | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U796                                     | 3   |        | mul63_i_11_8_2 | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U795                                     | 3   |        | mul63_i_11_8_3 | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U796                                     | 3   |        | mul63_i_11_8_4 | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U687                                    | 2   |        | add72_i_11_8_4 | fadd | fulldsp   | 4       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U798                                     | 3   |        | mul63_i_11_9   | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U797                                     | 3   |        | mul63_i_11_9_1 | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U798                                     | 3   |        | mul63_i_11_9_2 | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U797                                     | 3   |        | mul63_i_11_9_3 | fmul | maxdsp    | 3       |
|    fmul_32ns_32ns_32_4_max_dsp_1_U798                                     | 3   |        | mul63_i_11_9_4 | fmul | maxdsp    | 3       |
|    fadd_32ns_32ns_32_5_full_dsp_1_U688                                    | 2   |        | add72_i_11_9_4 | fadd | fulldsp   | 4       |
|    add_ln257_fu_6267_p2                                                   |     |        | add_ln257      | add  | fabric    | 0       |
|    add_ln255_1_fu_6279_p2                                                 |     |        | add_ln255_1    | add  | fabric    | 0       |
|  + kernel_nlp_Pipeline_VITIS_LOOP_338_2_VITIS_LOOP_339_3_VITIS_LOOP_340_4 | 1   |        |                |      |           |         |
|    add_ln338_1_fu_4992_p2                                                 |     |        | add_ln338_1    | add  | fabric    | 0       |
|    add_ln338_fu_5185_p2                                                   |     |        | add_ln338      | add  | fabric    | 0       |
|    add_ln339_fu_5061_p2                                                   |     |        | add_ln339      | add  | fabric    | 0       |
|    mul_8ns_10ns_17_1_1_U1467                                              |     |        | mul380         | mul  | auto      | 0       |
|    mul_8ns_10ns_17_1_1_U1464                                              |     |        | mul377         | mul  | auto      | 0       |
|    mac_muladd_5ns_5ns_5ns_9_4_1_U1482                                     | 1   |        | mul_ln363      | mul  | dsp_slice | 3       |
|    mac_muladd_5ns_5ns_5ns_9_4_1_U1482                                     | 1   |        | add_ln363      | add  | dsp_slice | 3       |
|    add_ln340_fu_5140_p2                                                   |     |        | add_ln340      | add  | fabric    | 0       |
|    add_ln339_1_fu_5007_p2                                                 |     |        | add_ln339_1    | add  | fabric    | 0       |
|  + kernel_nlp_Pipeline_VITIS_LOOP_150_1_VITIS_LOOP_153_2                  | 1   |        |                |      |           |         |
|    add_ln150_1_fu_1979_p2                                                 |     |        | add_ln150_1    | add  | fabric    | 0       |
|    add_ln150_fu_1994_p2                                                   |     |        | add_ln150      | add  | fabric    | 0       |
|    mul_8ns_10ns_17_1_1_U1736                                              |     |        | mul386         | mul  | auto      | 0       |
|    mac_muladd_5ns_5ns_5ns_9_4_1_U1767                                     | 1   |        | mul_ln156      | mul  | dsp_slice | 3       |
|    mul_8ns_10ns_17_1_1_U1738                                              |     |        | mul384         | mul  | auto      | 0       |
|    mac_muladd_5ns_5ns_5ns_9_4_1_U1767                                     | 1   |        | add_ln162      | add  | dsp_slice | 3       |
|    add_ln153_fu_2104_p2                                                   |     |        | add_ln153      | add  | fabric    | 0       |
|    add_ln153_1_fu_2110_p2                                                 |     |        | add_ln153_1    | add  | fabric    | 0       |
|  + kernel_nlp_Pipeline_VITIS_LOOP_174_1_VITIS_LOOP_177_2                  | 0   |        |                |      |           |         |
|    add_ln174_1_fu_1559_p2                                                 |     |        | add_ln174_1    | add  | fabric    | 0       |
|    add_ln174_fu_1703_p2                                                   |     |        | add_ln174      | add  | fabric    | 0       |
|    mul_8ns_10ns_17_1_1_U1890                                              |     |        | mul389         | mul  | auto      | 0       |
|    add_ln177_fu_1665_p2                                                   |     |        | add_ln177      | add  | fabric    | 0       |
|    add_ln177_1_fu_1671_p2                                                 |     |        | add_ln177_1    | add  | fabric    | 0       |
+---------------------------------------------------------------------------+-----+--------+----------------+------+-----------+---------+


================================================================
== Storage Report
================================================================
+---------------------------------------+---------------+-----------+------+------+--------+----------+------+---------+------------------+
| Name                                  | Usage         | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                                       |               |           |      |      |        |          |      |         | Banks            |
+---------------------------------------+---------------+-----------+------+------+--------+----------+------+---------+------------------+
| + kernel_nlp                          |               |           | 544  | 0    |        |          |      |         |                  |
|   control_s_axi_U                     | interface     | s_axilite |      |      |        |          |      |         |                  |
|   kernel_A_m_axi_U                    | interface     | m_axi     | 4    |      |        |          |      |         |                  |
|   kernel_B_m_axi_U                    | interface     | m_axi     | 4    |      |        |          |      |         |                  |
|   kernel_C_m_axi_U                    | interface     | m_axi     | 8    |      |        |          |      |         |                  |
|   kernel_D_m_axi_U                    | interface     | m_axi     | 8    |      |        |          |      |         |                  |
|   kernel_tmp_m_axi_U                  | interface     | m_axi     | 4    |      |        |          |      |         |                  |
|   A_U                                 | ram_1p array  |           | 1    |      |        | A        | auto | 1       | 32, 315, 1       |
|   A_1_U                               | ram_1p array  |           | 1    |      |        | A_1      | auto | 1       | 32, 315, 1       |
|   A_2_U                               | ram_1p array  |           | 1    |      |        | A_2      | auto | 1       | 32, 315, 1       |
|   A_3_U                               | ram_1p array  |           | 1    |      |        | A_3      | auto | 1       | 32, 315, 1       |
|   A_4_U                               | ram_1p array  |           | 1    |      |        | A_4      | auto | 1       | 32, 315, 1       |
|   A_5_U                               | ram_1p array  |           | 1    |      |        | A_5      | auto | 1       | 32, 315, 1       |
|   A_6_U                               | ram_1p array  |           | 1    |      |        | A_6      | auto | 1       | 32, 315, 1       |
|   A_7_U                               | ram_1p array  |           | 1    |      |        | A_7      | auto | 1       | 32, 315, 1       |
|   A_8_U                               | ram_1p array  |           | 1    |      |        | A_8      | auto | 1       | 32, 315, 1       |
|   A_9_U                               | ram_1p array  |           | 1    |      |        | A_9      | auto | 1       | 32, 315, 1       |
|   A_10_U                              | ram_1p array  |           | 1    |      |        | A_10     | auto | 1       | 32, 315, 1       |
|   A_11_U                              | ram_1p array  |           | 1    |      |        | A_11     | auto | 1       | 32, 315, 1       |
|   A_12_U                              | ram_1p array  |           | 1    |      |        | A_12     | auto | 1       | 32, 315, 1       |
|   A_13_U                              | ram_1p array  |           | 1    |      |        | A_13     | auto | 1       | 32, 315, 1       |
|   A_14_U                              | ram_1p array  |           | 1    |      |        | A_14     | auto | 1       | 32, 315, 1       |
|   A_15_U                              | ram_1p array  |           | 1    |      |        | A_15     | auto | 1       | 32, 315, 1       |
|   A_16_U                              | ram_1p array  |           | 1    |      |        | A_16     | auto | 1       | 32, 315, 1       |
|   A_17_U                              | ram_1p array  |           | 1    |      |        | A_17     | auto | 1       | 32, 315, 1       |
|   A_18_U                              | ram_1p array  |           | 1    |      |        | A_18     | auto | 1       | 32, 315, 1       |
|   A_19_U                              | ram_1p array  |           | 1    |      |        | A_19     | auto | 1       | 32, 315, 1       |
|   A_20_U                              | ram_1p array  |           | 1    |      |        | A_20     | auto | 1       | 32, 315, 1       |
|   A_21_U                              | ram_1p array  |           | 1    |      |        | A_21     | auto | 1       | 32, 315, 1       |
|   A_22_U                              | ram_1p array  |           | 1    |      |        | A_22     | auto | 1       | 32, 315, 1       |
|   A_23_U                              | ram_1p array  |           | 1    |      |        | A_23     | auto | 1       | 32, 315, 1       |
|   A_24_U                              | ram_1p array  |           | 1    |      |        | A_24     | auto | 1       | 32, 315, 1       |
|   A_25_U                              | ram_1p array  |           | 1    |      |        | A_25     | auto | 1       | 32, 315, 1       |
|   A_26_U                              | ram_1p array  |           | 1    |      |        | A_26     | auto | 1       | 32, 315, 1       |
|   A_27_U                              | ram_1p array  |           | 1    |      |        | A_27     | auto | 1       | 32, 315, 1       |
|   A_28_U                              | ram_1p array  |           | 1    |      |        | A_28     | auto | 1       | 32, 315, 1       |
|   A_29_U                              | ram_1p array  |           | 1    |      |        | A_29     | auto | 1       | 32, 315, 1       |
|   A_30_U                              | ram_1p array  |           | 1    |      |        | A_30     | auto | 1       | 32, 315, 1       |
|   A_31_U                              | ram_1p array  |           | 1    |      |        | A_31     | auto | 1       | 32, 315, 1       |
|   A_32_U                              | ram_1p array  |           | 1    |      |        | A_32     | auto | 1       | 32, 315, 1       |
|   A_33_U                              | ram_1p array  |           | 1    |      |        | A_33     | auto | 1       | 32, 315, 1       |
|   A_34_U                              | ram_1p array  |           | 1    |      |        | A_34     | auto | 1       | 32, 315, 1       |
|   A_35_U                              | ram_1p array  |           | 1    |      |        | A_35     | auto | 1       | 32, 315, 1       |
|   A_36_U                              | ram_1p array  |           | 1    |      |        | A_36     | auto | 1       | 32, 315, 1       |
|   A_37_U                              | ram_1p array  |           | 1    |      |        | A_37     | auto | 1       | 32, 315, 1       |
|   A_38_U                              | ram_1p array  |           | 1    |      |        | A_38     | auto | 1       | 32, 315, 1       |
|   A_39_U                              | ram_1p array  |           | 1    |      |        | A_39     | auto | 1       | 32, 315, 1       |
|   A_40_U                              | ram_1p array  |           | 1    |      |        | A_40     | auto | 1       | 32, 315, 1       |
|   A_41_U                              | ram_1p array  |           | 1    |      |        | A_41     | auto | 1       | 32, 315, 1       |
|   A_42_U                              | ram_1p array  |           | 1    |      |        | A_42     | auto | 1       | 32, 315, 1       |
|   A_43_U                              | ram_1p array  |           | 1    |      |        | A_43     | auto | 1       | 32, 315, 1       |
|   A_44_U                              | ram_1p array  |           | 1    |      |        | A_44     | auto | 1       | 32, 315, 1       |
|   A_45_U                              | ram_1p array  |           | 1    |      |        | A_45     | auto | 1       | 32, 315, 1       |
|   A_46_U                              | ram_1p array  |           | 1    |      |        | A_46     | auto | 1       | 32, 315, 1       |
|   A_47_U                              | ram_1p array  |           | 1    |      |        | A_47     | auto | 1       | 32, 315, 1       |
|   A_48_U                              | ram_1p array  |           | 1    |      |        | A_48     | auto | 1       | 32, 315, 1       |
|   A_49_U                              | ram_1p array  |           | 1    |      |        | A_49     | auto | 1       | 32, 315, 1       |
|   A_50_U                              | ram_1p array  |           | 1    |      |        | A_50     | auto | 1       | 32, 315, 1       |
|   A_51_U                              | ram_1p array  |           | 1    |      |        | A_51     | auto | 1       | 32, 315, 1       |
|   A_52_U                              | ram_1p array  |           | 1    |      |        | A_52     | auto | 1       | 32, 315, 1       |
|   A_53_U                              | ram_1p array  |           | 1    |      |        | A_53     | auto | 1       | 32, 315, 1       |
|   A_54_U                              | ram_1p array  |           | 1    |      |        | A_54     | auto | 1       | 32, 315, 1       |
|   A_55_U                              | ram_1p array  |           | 1    |      |        | A_55     | auto | 1       | 32, 315, 1       |
|   A_56_U                              | ram_1p array  |           | 1    |      |        | A_56     | auto | 1       | 32, 315, 1       |
|   A_57_U                              | ram_1p array  |           | 1    |      |        | A_57     | auto | 1       | 32, 315, 1       |
|   A_58_U                              | ram_1p array  |           | 1    |      |        | A_58     | auto | 1       | 32, 315, 1       |
|   A_59_U                              | ram_1p array  |           | 1    |      |        | A_59     | auto | 1       | 32, 315, 1       |
|   A_60_U                              | ram_1p array  |           | 1    |      |        | A_60     | auto | 1       | 32, 315, 1       |
|   A_61_U                              | ram_1p array  |           | 1    |      |        | A_61     | auto | 1       | 32, 315, 1       |
|   A_62_U                              | ram_1p array  |           | 1    |      |        | A_62     | auto | 1       | 32, 315, 1       |
|   A_63_U                              | ram_1p array  |           | 1    |      |        | A_63     | auto | 1       | 32, 315, 1       |
|   A_64_U                              | ram_1p array  |           | 1    |      |        | A_64     | auto | 1       | 32, 315, 1       |
|   A_65_U                              | ram_1p array  |           | 1    |      |        | A_65     | auto | 1       | 32, 315, 1       |
|   A_66_U                              | ram_1p array  |           | 1    |      |        | A_66     | auto | 1       | 32, 315, 1       |
|   A_67_U                              | ram_1p array  |           | 1    |      |        | A_67     | auto | 1       | 32, 315, 1       |
|   A_68_U                              | ram_1p array  |           | 1    |      |        | A_68     | auto | 1       | 32, 315, 1       |
|   A_69_U                              | ram_1p array  |           | 1    |      |        | A_69     | auto | 1       | 32, 315, 1       |
|   A_70_U                              | ram_1p array  |           | 1    |      |        | A_70     | auto | 1       | 32, 315, 1       |
|   A_71_U                              | ram_1p array  |           | 1    |      |        | A_71     | auto | 1       | 32, 315, 1       |
|   A_72_U                              | ram_1p array  |           | 1    |      |        | A_72     | auto | 1       | 32, 315, 1       |
|   A_73_U                              | ram_1p array  |           | 1    |      |        | A_73     | auto | 1       | 32, 315, 1       |
|   A_74_U                              | ram_1p array  |           | 1    |      |        | A_74     | auto | 1       | 32, 315, 1       |
|   A_75_U                              | ram_1p array  |           | 1    |      |        | A_75     | auto | 1       | 32, 315, 1       |
|   A_76_U                              | ram_1p array  |           | 1    |      |        | A_76     | auto | 1       | 32, 315, 1       |
|   A_77_U                              | ram_1p array  |           | 1    |      |        | A_77     | auto | 1       | 32, 315, 1       |
|   A_78_U                              | ram_1p array  |           | 1    |      |        | A_78     | auto | 1       | 32, 315, 1       |
|   A_79_U                              | ram_1p array  |           | 1    |      |        | A_79     | auto | 1       | 32, 315, 1       |
|   A_80_U                              | ram_1p array  |           | 1    |      |        | A_80     | auto | 1       | 32, 315, 1       |
|   A_81_U                              | ram_1p array  |           | 1    |      |        | A_81     | auto | 1       | 32, 315, 1       |
|   A_82_U                              | ram_1p array  |           | 1    |      |        | A_82     | auto | 1       | 32, 315, 1       |
|   A_83_U                              | ram_1p array  |           | 1    |      |        | A_83     | auto | 1       | 32, 315, 1       |
|   A_84_U                              | ram_1p array  |           | 1    |      |        | A_84     | auto | 1       | 32, 315, 1       |
|   A_85_U                              | ram_1p array  |           | 1    |      |        | A_85     | auto | 1       | 32, 315, 1       |
|   A_86_U                              | ram_1p array  |           | 1    |      |        | A_86     | auto | 1       | 32, 315, 1       |
|   A_87_U                              | ram_1p array  |           | 1    |      |        | A_87     | auto | 1       | 32, 315, 1       |
|   A_88_U                              | ram_1p array  |           | 1    |      |        | A_88     | auto | 1       | 32, 315, 1       |
|   A_89_U                              | ram_1p array  |           | 1    |      |        | A_89     | auto | 1       | 32, 315, 1       |
|   A_90_U                              | ram_1p array  |           | 1    |      |        | A_90     | auto | 1       | 32, 315, 1       |
|   A_91_U                              | ram_1p array  |           | 1    |      |        | A_91     | auto | 1       | 32, 315, 1       |
|   A_92_U                              | ram_1p array  |           | 1    |      |        | A_92     | auto | 1       | 32, 315, 1       |
|   A_93_U                              | ram_1p array  |           | 1    |      |        | A_93     | auto | 1       | 32, 315, 1       |
|   A_94_U                              | ram_1p array  |           | 1    |      |        | A_94     | auto | 1       | 32, 315, 1       |
|   A_95_U                              | ram_1p array  |           | 1    |      |        | A_95     | auto | 1       | 32, 315, 1       |
|   A_96_U                              | ram_1p array  |           | 1    |      |        | A_96     | auto | 1       | 32, 315, 1       |
|   A_97_U                              | ram_1p array  |           | 1    |      |        | A_97     | auto | 1       | 32, 315, 1       |
|   A_98_U                              | ram_1p array  |           | 1    |      |        | A_98     | auto | 1       | 32, 315, 1       |
|   A_99_U                              | ram_1p array  |           | 1    |      |        | A_99     | auto | 1       | 32, 315, 1       |
|   A_100_U                             | ram_1p array  |           | 1    |      |        | A_100    | auto | 1       | 32, 315, 1       |
|   A_101_U                             | ram_1p array  |           | 1    |      |        | A_101    | auto | 1       | 32, 315, 1       |
|   A_102_U                             | ram_1p array  |           | 1    |      |        | A_102    | auto | 1       | 32, 315, 1       |
|   A_103_U                             | ram_1p array  |           | 1    |      |        | A_103    | auto | 1       | 32, 315, 1       |
|   A_104_U                             | ram_1p array  |           | 1    |      |        | A_104    | auto | 1       | 32, 315, 1       |
|   A_105_U                             | ram_1p array  |           | 1    |      |        | A_105    | auto | 1       | 32, 315, 1       |
|   A_106_U                             | ram_1p array  |           | 1    |      |        | A_106    | auto | 1       | 32, 315, 1       |
|   A_107_U                             | ram_1p array  |           | 1    |      |        | A_107    | auto | 1       | 32, 315, 1       |
|   A_108_U                             | ram_1p array  |           | 1    |      |        | A_108    | auto | 1       | 32, 315, 1       |
|   A_109_U                             | ram_1p array  |           | 1    |      |        | A_109    | auto | 1       | 32, 315, 1       |
|   A_110_U                             | ram_1p array  |           | 1    |      |        | A_110    | auto | 1       | 32, 315, 1       |
|   A_111_U                             | ram_1p array  |           | 1    |      |        | A_111    | auto | 1       | 32, 315, 1       |
|   A_112_U                             | ram_1p array  |           | 1    |      |        | A_112    | auto | 1       | 32, 315, 1       |
|   A_113_U                             | ram_1p array  |           | 1    |      |        | A_113    | auto | 1       | 32, 315, 1       |
|   A_114_U                             | ram_1p array  |           | 1    |      |        | A_114    | auto | 1       | 32, 315, 1       |
|   A_115_U                             | ram_1p array  |           | 1    |      |        | A_115    | auto | 1       | 32, 315, 1       |
|   A_116_U                             | ram_1p array  |           | 1    |      |        | A_116    | auto | 1       | 32, 315, 1       |
|   A_117_U                             | ram_1p array  |           | 1    |      |        | A_117    | auto | 1       | 32, 315, 1       |
|   A_118_U                             | ram_1p array  |           | 1    |      |        | A_118    | auto | 1       | 32, 315, 1       |
|   A_119_U                             | ram_1p array  |           | 1    |      |        | A_119    | auto | 1       | 32, 315, 1       |
|   D_U                                 | ram_s2p array |           | 1    |      |        | D        | auto | 1       | 32, 450, 1       |
|   D_1_U                               | ram_s2p array |           | 1    |      |        | D_1      | auto | 1       | 32, 450, 1       |
|   D_2_U                               | ram_s2p array |           | 1    |      |        | D_2      | auto | 1       | 32, 450, 1       |
|   D_3_U                               | ram_s2p array |           | 1    |      |        | D_3      | auto | 1       | 32, 450, 1       |
|   D_4_U                               | ram_s2p array |           | 1    |      |        | D_4      | auto | 1       | 32, 450, 1       |
|   D_5_U                               | ram_s2p array |           | 1    |      |        | D_5      | auto | 1       | 32, 450, 1       |
|   D_6_U                               | ram_s2p array |           | 1    |      |        | D_6      | auto | 1       | 32, 450, 1       |
|   D_7_U                               | ram_s2p array |           | 1    |      |        | D_7      | auto | 1       | 32, 450, 1       |
|   D_8_U                               | ram_s2p array |           | 1    |      |        | D_8      | auto | 1       | 32, 450, 1       |
|   D_9_U                               | ram_s2p array |           | 1    |      |        | D_9      | auto | 1       | 32, 450, 1       |
|   D_10_U                              | ram_s2p array |           | 1    |      |        | D_10     | auto | 1       | 32, 450, 1       |
|   D_11_U                              | ram_s2p array |           | 1    |      |        | D_11     | auto | 1       | 32, 450, 1       |
|   D_12_U                              | ram_s2p array |           | 1    |      |        | D_12     | auto | 1       | 32, 450, 1       |
|   D_13_U                              | ram_s2p array |           | 1    |      |        | D_13     | auto | 1       | 32, 450, 1       |
|   D_14_U                              | ram_s2p array |           | 1    |      |        | D_14     | auto | 1       | 32, 450, 1       |
|   D_15_U                              | ram_s2p array |           | 1    |      |        | D_15     | auto | 1       | 32, 450, 1       |
|   D_16_U                              | ram_s2p array |           | 1    |      |        | D_16     | auto | 1       | 32, 450, 1       |
|   D_17_U                              | ram_s2p array |           | 1    |      |        | D_17     | auto | 1       | 32, 450, 1       |
|   D_18_U                              | ram_s2p array |           | 1    |      |        | D_18     | auto | 1       | 32, 450, 1       |
|   D_19_U                              | ram_s2p array |           | 1    |      |        | D_19     | auto | 1       | 32, 450, 1       |
|   D_20_U                              | ram_s2p array |           | 1    |      |        | D_20     | auto | 1       | 32, 450, 1       |
|   D_21_U                              | ram_s2p array |           | 1    |      |        | D_21     | auto | 1       | 32, 450, 1       |
|   D_22_U                              | ram_s2p array |           | 1    |      |        | D_22     | auto | 1       | 32, 450, 1       |
|   D_23_U                              | ram_s2p array |           | 1    |      |        | D_23     | auto | 1       | 32, 450, 1       |
|   D_24_U                              | ram_s2p array |           | 1    |      |        | D_24     | auto | 1       | 32, 450, 1       |
|   D_25_U                              | ram_s2p array |           | 1    |      |        | D_25     | auto | 1       | 32, 450, 1       |
|   D_26_U                              | ram_s2p array |           | 1    |      |        | D_26     | auto | 1       | 32, 450, 1       |
|   D_27_U                              | ram_s2p array |           | 1    |      |        | D_27     | auto | 1       | 32, 450, 1       |
|   D_28_U                              | ram_s2p array |           | 1    |      |        | D_28     | auto | 1       | 32, 450, 1       |
|   D_29_U                              | ram_s2p array |           | 1    |      |        | D_29     | auto | 1       | 32, 450, 1       |
|   D_30_U                              | ram_s2p array |           | 1    |      |        | D_30     | auto | 1       | 32, 450, 1       |
|   D_31_U                              | ram_s2p array |           | 1    |      |        | D_31     | auto | 1       | 32, 450, 1       |
|   D_32_U                              | ram_s2p array |           | 1    |      |        | D_32     | auto | 1       | 32, 450, 1       |
|   D_33_U                              | ram_s2p array |           | 1    |      |        | D_33     | auto | 1       | 32, 450, 1       |
|   D_34_U                              | ram_s2p array |           | 1    |      |        | D_34     | auto | 1       | 32, 450, 1       |
|   D_35_U                              | ram_s2p array |           | 1    |      |        | D_35     | auto | 1       | 32, 450, 1       |
|   D_36_U                              | ram_s2p array |           | 1    |      |        | D_36     | auto | 1       | 32, 450, 1       |
|   D_37_U                              | ram_s2p array |           | 1    |      |        | D_37     | auto | 1       | 32, 450, 1       |
|   D_38_U                              | ram_s2p array |           | 1    |      |        | D_38     | auto | 1       | 32, 450, 1       |
|   D_39_U                              | ram_s2p array |           | 1    |      |        | D_39     | auto | 1       | 32, 450, 1       |
|   D_40_U                              | ram_s2p array |           | 1    |      |        | D_40     | auto | 1       | 32, 450, 1       |
|   D_41_U                              | ram_s2p array |           | 1    |      |        | D_41     | auto | 1       | 32, 450, 1       |
|   D_42_U                              | ram_s2p array |           | 1    |      |        | D_42     | auto | 1       | 32, 450, 1       |
|   D_43_U                              | ram_s2p array |           | 1    |      |        | D_43     | auto | 1       | 32, 450, 1       |
|   D_44_U                              | ram_s2p array |           | 1    |      |        | D_44     | auto | 1       | 32, 450, 1       |
|   D_45_U                              | ram_s2p array |           | 1    |      |        | D_45     | auto | 1       | 32, 450, 1       |
|   D_46_U                              | ram_s2p array |           | 1    |      |        | D_46     | auto | 1       | 32, 450, 1       |
|   D_47_U                              | ram_s2p array |           | 1    |      |        | D_47     | auto | 1       | 32, 450, 1       |
|   D_48_U                              | ram_s2p array |           | 1    |      |        | D_48     | auto | 1       | 32, 450, 1       |
|   D_49_U                              | ram_s2p array |           | 1    |      |        | D_49     | auto | 1       | 32, 450, 1       |
|   D_50_U                              | ram_s2p array |           | 1    |      |        | D_50     | auto | 1       | 32, 450, 1       |
|   D_51_U                              | ram_s2p array |           | 1    |      |        | D_51     | auto | 1       | 32, 450, 1       |
|   D_52_U                              | ram_s2p array |           | 1    |      |        | D_52     | auto | 1       | 32, 450, 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U2082 | ram_s2p array |           | 1    |      |        | D_53     | auto | 1       | 32, 450, 1       |
|   D_54_U                              | ram_s2p array |           | 1    |      |        | D_54     | auto | 1       | 32, 450, 1       |
|   D_55_U                              | ram_s2p array |           | 1    |      |        | D_55     | auto | 1       | 32, 450, 1       |
|   D_56_U                              | ram_s2p array |           | 1    |      |        | D_56     | auto | 1       | 32, 450, 1       |
|   D_57_U                              | ram_s2p array |           | 1    |      |        | D_57     | auto | 1       | 32, 450, 1       |
|   D_58_U                              | ram_s2p array |           | 1    |      |        | D_58     | auto | 1       | 32, 450, 1       |
|   D_59_U                              | ram_s2p array |           | 1    |      |        | D_59     | auto | 1       | 32, 450, 1       |
|   D_60_U                              | ram_s2p array |           | 1    |      |        | D_60     | auto | 1       | 32, 450, 1       |
|   D_61_U                              | ram_s2p array |           | 1    |      |        | D_61     | auto | 1       | 32, 450, 1       |
|   D_62_U                              | ram_s2p array |           | 1    |      |        | D_62     | auto | 1       | 32, 450, 1       |
|   D_63_U                              | ram_s2p array |           | 1    |      |        | D_63     | auto | 1       | 32, 450, 1       |
|   D_64_U                              | ram_s2p array |           | 1    |      |        | D_64     | auto | 1       | 32, 450, 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U2083 | ram_s2p array |           | 1    |      |        | D_65     | auto | 1       | 32, 450, 1       |
|   D_66_U                              | ram_s2p array |           | 1    |      |        | D_66     | auto | 1       | 32, 450, 1       |
|   D_67_U                              | ram_s2p array |           | 1    |      |        | D_67     | auto | 1       | 32, 450, 1       |
|   D_68_U                              | ram_s2p array |           | 1    |      |        | D_68     | auto | 1       | 32, 450, 1       |
|   D_69_U                              | ram_s2p array |           | 1    |      |        | D_69     | auto | 1       | 32, 450, 1       |
|   D_70_U                              | ram_s2p array |           | 1    |      |        | D_70     | auto | 1       | 32, 450, 1       |
|   D_71_U                              | ram_s2p array |           | 1    |      |        | D_71     | auto | 1       | 32, 450, 1       |
|   D_72_U                              | ram_s2p array |           | 1    |      |        | D_72     | auto | 1       | 32, 450, 1       |
|   D_73_U                              | ram_s2p array |           | 1    |      |        | D_73     | auto | 1       | 32, 450, 1       |
|   D_74_U                              | ram_s2p array |           | 1    |      |        | D_74     | auto | 1       | 32, 450, 1       |
|   D_75_U                              | ram_s2p array |           | 1    |      |        | D_75     | auto | 1       | 32, 450, 1       |
|   D_76_U                              | ram_s2p array |           | 1    |      |        | D_76     | auto | 1       | 32, 450, 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U2084 | ram_s2p array |           | 1    |      |        | D_77     | auto | 1       | 32, 450, 1       |
|   D_78_U                              | ram_s2p array |           | 1    |      |        | D_78     | auto | 1       | 32, 450, 1       |
|   D_79_U                              | ram_s2p array |           | 1    |      |        | D_79     | auto | 1       | 32, 450, 1       |
|   D_80_U                              | ram_s2p array |           | 1    |      |        | D_80     | auto | 1       | 32, 450, 1       |
|   D_81_U                              | ram_s2p array |           | 1    |      |        | D_81     | auto | 1       | 32, 450, 1       |
|   D_82_U                              | ram_s2p array |           | 1    |      |        | D_82     | auto | 1       | 32, 450, 1       |
|   D_83_U                              | ram_s2p array |           | 1    |      |        | D_83     | auto | 1       | 32, 450, 1       |
|   D_84_U                              | ram_s2p array |           | 1    |      |        | D_84     | auto | 1       | 32, 450, 1       |
|   D_85_U                              | ram_s2p array |           | 1    |      |        | D_85     | auto | 1       | 32, 450, 1       |
|   D_86_U                              | ram_s2p array |           | 1    |      |        | D_86     | auto | 1       | 32, 450, 1       |
|   D_87_U                              | ram_s2p array |           | 1    |      |        | D_87     | auto | 1       | 32, 450, 1       |
|   tmp_U                               | ram_1p array  |           | 1    |      |        | tmp      | auto | 1       | 32, 285, 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U2085 | ram_1p array  |           | 1    |      |        | tmp_1    | auto | 1       | 32, 285, 1       |
|   tmp_2_U                             | ram_1p array  |           | 1    |      |        | tmp_2    | auto | 1       | 32, 285, 1       |
|   tmp_3_U                             | ram_1p array  |           | 1    |      |        | tmp_3    | auto | 1       | 32, 285, 1       |
|   tmp_4_U                             | ram_1p array  |           | 1    |      |        | tmp_4    | auto | 1       | 32, 285, 1       |
|   tmp_5_U                             | ram_1p array  |           | 1    |      |        | tmp_5    | auto | 1       | 32, 285, 1       |
|   tmp_6_U                             | ram_1p array  |           | 1    |      |        | tmp_6    | auto | 1       | 32, 285, 1       |
|   tmp_7_U                             | ram_1p array  |           | 1    |      |        | tmp_7    | auto | 1       | 32, 285, 1       |
|   tmp_8_U                             | ram_1p array  |           | 1    |      |        | tmp_8    | auto | 1       | 32, 285, 1       |
|   tmp_9_U                             | ram_1p array  |           | 1    |      |        | tmp_9    | auto | 1       | 32, 285, 1       |
|   tmp_10_U                            | ram_1p array  |           | 1    |      |        | tmp_10   | auto | 1       | 32, 285, 1       |
|   tmp_11_U                            | ram_1p array  |           | 1    |      |        | tmp_11   | auto | 1       | 32, 285, 1       |
|   tmp_12_U                            | ram_1p array  |           | 1    |      |        | tmp_12   | auto | 1       | 32, 285, 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U2086 | ram_1p array  |           | 1    |      |        | tmp_13   | auto | 1       | 32, 285, 1       |
|   tmp_14_U                            | ram_1p array  |           | 1    |      |        | tmp_14   | auto | 1       | 32, 285, 1       |
|   tmp_15_U                            | ram_1p array  |           | 1    |      |        | tmp_15   | auto | 1       | 32, 285, 1       |
|   tmp_16_U                            | ram_1p array  |           | 1    |      |        | tmp_16   | auto | 1       | 32, 285, 1       |
|   tmp_17_U                            | ram_1p array  |           | 1    |      |        | tmp_17   | auto | 1       | 32, 285, 1       |
|   tmp_18_U                            | ram_1p array  |           | 1    |      |        | tmp_18   | auto | 1       | 32, 285, 1       |
|   tmp_19_U                            | ram_1p array  |           | 1    |      |        | tmp_19   | auto | 1       | 32, 285, 1       |
|   tmp_20_U                            | ram_1p array  |           | 1    |      |        | tmp_20   | auto | 1       | 32, 285, 1       |
|   tmp_21_U                            | ram_1p array  |           | 1    |      |        | tmp_21   | auto | 1       | 32, 285, 1       |
|   tmp_22_U                            | ram_1p array  |           | 1    |      |        | tmp_22   | auto | 1       | 32, 285, 1       |
|   tmp_23_U                            | ram_1p array  |           | 1    |      |        | tmp_23   | auto | 1       | 32, 285, 1       |
|   tmp_24_U                            | ram_1p array  |           | 1    |      |        | tmp_24   | auto | 1       | 32, 285, 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U2087 | ram_1p array  |           | 1    |      |        | tmp_25   | auto | 1       | 32, 285, 1       |
|   tmp_26_U                            | ram_1p array  |           | 1    |      |        | tmp_26   | auto | 1       | 32, 285, 1       |
|   tmp_27_U                            | ram_1p array  |           | 1    |      |        | tmp_27   | auto | 1       | 32, 285, 1       |
|   tmp_28_U                            | ram_1p array  |           | 1    |      |        | tmp_28   | auto | 1       | 32, 285, 1       |
|   tmp_29_U                            | ram_1p array  |           | 1    |      |        | tmp_29   | auto | 1       | 32, 285, 1       |
|   tmp_30_U                            | ram_1p array  |           | 1    |      |        | tmp_30   | auto | 1       | 32, 285, 1       |
|   tmp_31_U                            | ram_1p array  |           | 1    |      |        | tmp_31   | auto | 1       | 32, 285, 1       |
|   tmp_32_U                            | ram_1p array  |           | 1    |      |        | tmp_32   | auto | 1       | 32, 285, 1       |
|   tmp_33_U                            | ram_1p array  |           | 1    |      |        | tmp_33   | auto | 1       | 32, 285, 1       |
|   tmp_34_U                            | ram_1p array  |           | 1    |      |        | tmp_34   | auto | 1       | 32, 285, 1       |
|   tmp_35_U                            | ram_1p array  |           | 1    |      |        | tmp_35   | auto | 1       | 32, 285, 1       |
|   tmp_36_U                            | ram_1p array  |           | 1    |      |        | tmp_36   | auto | 1       | 32, 285, 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U2088 | ram_1p array  |           | 1    |      |        | tmp_37   | auto | 1       | 32, 285, 1       |
|   tmp_38_U                            | ram_1p array  |           | 1    |      |        | tmp_38   | auto | 1       | 32, 285, 1       |
|   tmp_39_U                            | ram_1p array  |           | 1    |      |        | tmp_39   | auto | 1       | 32, 285, 1       |
|   tmp_40_U                            | ram_1p array  |           | 1    |      |        | tmp_40   | auto | 1       | 32, 285, 1       |
|   tmp_41_U                            | ram_1p array  |           | 1    |      |        | tmp_41   | auto | 1       | 32, 285, 1       |
|   tmp_42_U                            | ram_1p array  |           | 1    |      |        | tmp_42   | auto | 1       | 32, 285, 1       |
|   tmp_43_U                            | ram_1p array  |           | 1    |      |        | tmp_43   | auto | 1       | 32, 285, 1       |
|   tmp_44_U                            | ram_1p array  |           | 1    |      |        | tmp_44   | auto | 1       | 32, 285, 1       |
|   tmp_45_U                            | ram_1p array  |           | 1    |      |        | tmp_45   | auto | 1       | 32, 285, 1       |
|   tmp_46_U                            | ram_1p array  |           | 1    |      |        | tmp_46   | auto | 1       | 32, 285, 1       |
|   tmp_47_U                            | ram_1p array  |           | 1    |      |        | tmp_47   | auto | 1       | 32, 285, 1       |
|   tmp_48_U                            | ram_1p array  |           | 1    |      |        | tmp_48   | auto | 1       | 32, 285, 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U2089 | ram_1p array  |           | 1    |      |        | tmp_49   | auto | 1       | 32, 285, 1       |
|   tmp_50_U                            | ram_1p array  |           | 1    |      |        | tmp_50   | auto | 1       | 32, 285, 1       |
|   tmp_51_U                            | ram_1p array  |           | 1    |      |        | tmp_51   | auto | 1       | 32, 285, 1       |
|   tmp_52_U                            | ram_1p array  |           | 1    |      |        | tmp_52   | auto | 1       | 32, 285, 1       |
|   tmp_53_U                            | ram_1p array  |           | 1    |      |        | tmp_53   | auto | 1       | 32, 285, 1       |
|   tmp_54_U                            | ram_1p array  |           | 1    |      |        | tmp_54   | auto | 1       | 32, 285, 1       |
|   tmp_55_U                            | ram_1p array  |           | 1    |      |        | tmp_55   | auto | 1       | 32, 285, 1       |
|   tmp_56_U                            | ram_1p array  |           | 1    |      |        | tmp_56   | auto | 1       | 32, 285, 1       |
|   tmp_57_U                            | ram_1p array  |           | 1    |      |        | tmp_57   | auto | 1       | 32, 285, 1       |
|   tmp_58_U                            | ram_1p array  |           | 1    |      |        | tmp_58   | auto | 1       | 32, 285, 1       |
|   tmp_59_U                            | ram_1p array  |           | 1    |      |        | tmp_59   | auto | 1       | 32, 285, 1       |
|   tmp_60_U                            | ram_1p array  |           | 1    |      |        | tmp_60   | auto | 1       | 32, 285, 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U2090 | ram_1p array  |           | 1    |      |        | tmp_61   | auto | 1       | 32, 285, 1       |
|   tmp_62_U                            | ram_1p array  |           | 1    |      |        | tmp_62   | auto | 1       | 32, 285, 1       |
|   tmp_63_U                            | ram_1p array  |           | 1    |      |        | tmp_63   | auto | 1       | 32, 285, 1       |
|   tmp_64_U                            | ram_1p array  |           | 1    |      |        | tmp_64   | auto | 1       | 32, 285, 1       |
|   tmp_65_U                            | ram_1p array  |           | 1    |      |        | tmp_65   | auto | 1       | 32, 285, 1       |
|   tmp_66_U                            | ram_1p array  |           | 1    |      |        | tmp_66   | auto | 1       | 32, 285, 1       |
|   tmp_67_U                            | ram_1p array  |           | 1    |      |        | tmp_67   | auto | 1       | 32, 285, 1       |
|   tmp_68_U                            | ram_1p array  |           | 1    |      |        | tmp_68   | auto | 1       | 32, 285, 1       |
|   tmp_69_U                            | ram_1p array  |           | 1    |      |        | tmp_69   | auto | 1       | 32, 285, 1       |
|   tmp_70_U                            | ram_1p array  |           | 1    |      |        | tmp_70   | auto | 1       | 32, 285, 1       |
|   tmp_71_U                            | ram_1p array  |           | 1    |      |        | tmp_71   | auto | 1       | 32, 285, 1       |
|   tmp_72_U                            | ram_1p array  |           | 1    |      |        | tmp_72   | auto | 1       | 32, 285, 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U2091 | ram_1p array  |           | 1    |      |        | tmp_73   | auto | 1       | 32, 285, 1       |
|   tmp_74_U                            | ram_1p array  |           | 1    |      |        | tmp_74   | auto | 1       | 32, 285, 1       |
|   tmp_75_U                            | ram_1p array  |           | 1    |      |        | tmp_75   | auto | 1       | 32, 285, 1       |
|   tmp_76_U                            | ram_1p array  |           | 1    |      |        | tmp_76   | auto | 1       | 32, 285, 1       |
|   tmp_77_U                            | ram_1p array  |           | 1    |      |        | tmp_77   | auto | 1       | 32, 285, 1       |
|   tmp_78_U                            | ram_1p array  |           | 1    |      |        | tmp_78   | auto | 1       | 32, 285, 1       |
|   tmp_79_U                            | ram_1p array  |           | 1    |      |        | tmp_79   | auto | 1       | 32, 285, 1       |
|   tmp_80_U                            | ram_1p array  |           | 1    |      |        | tmp_80   | auto | 1       | 32, 285, 1       |
|   tmp_81_U                            | ram_1p array  |           | 1    |      |        | tmp_81   | auto | 1       | 32, 285, 1       |
|   tmp_82_U                            | ram_1p array  |           | 1    |      |        | tmp_82   | auto | 1       | 32, 285, 1       |
|   tmp_83_U                            | ram_1p array  |           | 1    |      |        | tmp_83   | auto | 1       | 32, 285, 1       |
|   tmp_84_U                            | ram_1p array  |           | 1    |      |        | tmp_84   | auto | 1       | 32, 285, 1       |
|   fmul_32ns_32ns_32_4_max_dsp_1_U2092 | ram_1p array  |           | 1    |      |        | tmp_85   | auto | 1       | 32, 285, 1       |
|   tmp_86_U                            | ram_1p array  |           | 1    |      |        | tmp_86   | auto | 1       | 32, 285, 1       |
|   tmp_87_U                            | ram_1p array  |           | 1    |      |        | tmp_87   | auto | 1       | 32, 285, 1       |
|   tmp_88_U                            | ram_1p array  |           | 1    |      |        | tmp_88   | auto | 1       | 32, 285, 1       |
|   tmp_89_U                            | ram_1p array  |           | 1    |      |        | tmp_89   | auto | 1       | 32, 285, 1       |
|   tmp_90_U                            | ram_1p array  |           | 1    |      |        | tmp_90   | auto | 1       | 32, 285, 1       |
|   tmp_91_U                            | ram_1p array  |           | 1    |      |        | tmp_91   | auto | 1       | 32, 285, 1       |
|   tmp_92_U                            | ram_1p array  |           | 1    |      |        | tmp_92   | auto | 1       | 32, 285, 1       |
|   tmp_93_U                            | ram_1p array  |           | 1    |      |        | tmp_93   | auto | 1       | 32, 285, 1       |
|   tmp_94_U                            | ram_1p array  |           | 1    |      |        | tmp_94   | auto | 1       | 32, 285, 1       |
|   tmp_95_U                            | ram_1p array  |           | 1    |      |        | tmp_95   | auto | 1       | 32, 285, 1       |
|   tmp_96_U                            | ram_1p array  |           | 1    |      |        | tmp_96   | auto | 1       | 32, 285, 1       |
|   tmp_97_U                            | ram_1p array  |           | 1    |      |        | tmp_97   | auto | 1       | 32, 285, 1       |
|   tmp_98_U                            | ram_1p array  |           | 1    |      |        | tmp_98   | auto | 1       | 32, 285, 1       |
|   tmp_99_U                            | ram_1p array  |           | 1    |      |        | tmp_99   | auto | 1       | 32, 285, 1       |
|   tmp_100_U                           | ram_1p array  |           | 1    |      |        | tmp_100  | auto | 1       | 32, 285, 1       |
|   tmp_101_U                           | ram_1p array  |           | 1    |      |        | tmp_101  | auto | 1       | 32, 285, 1       |
|   tmp_102_U                           | ram_1p array  |           | 1    |      |        | tmp_102  | auto | 1       | 32, 285, 1       |
|   tmp_103_U                           | ram_1p array  |           | 1    |      |        | tmp_103  | auto | 1       | 32, 285, 1       |
|   tmp_104_U                           | ram_1p array  |           | 1    |      |        | tmp_104  | auto | 1       | 32, 285, 1       |
|   tmp_105_U                           | ram_1p array  |           | 1    |      |        | tmp_105  | auto | 1       | 32, 285, 1       |
|   tmp_106_U                           | ram_1p array  |           | 1    |      |        | tmp_106  | auto | 1       | 32, 285, 1       |
|   tmp_107_U                           | ram_1p array  |           | 1    |      |        | tmp_107  | auto | 1       | 32, 285, 1       |
|   tmp_108_U                           | ram_1p array  |           | 1    |      |        | tmp_108  | auto | 1       | 32, 285, 1       |
|   tmp_109_U                           | ram_1p array  |           | 1    |      |        | tmp_109  | auto | 1       | 32, 285, 1       |
|   tmp_110_U                           | ram_1p array  |           | 1    |      |        | tmp_110  | auto | 1       | 32, 285, 1       |
|   tmp_111_U                           | ram_1p array  |           | 1    |      |        | tmp_111  | auto | 1       | 32, 285, 1       |
|   tmp_112_U                           | ram_1p array  |           | 1    |      |        | tmp_112  | auto | 1       | 32, 285, 1       |
|   tmp_113_U                           | ram_1p array  |           | 1    |      |        | tmp_113  | auto | 1       | 32, 285, 1       |
|   tmp_114_U                           | ram_1p array  |           | 1    |      |        | tmp_114  | auto | 1       | 32, 285, 1       |
|   tmp_115_U                           | ram_1p array  |           | 1    |      |        | tmp_115  | auto | 1       | 32, 285, 1       |
|   tmp_116_U                           | ram_1p array  |           | 1    |      |        | tmp_116  | auto | 1       | 32, 285, 1       |
|   tmp_117_U                           | ram_1p array  |           | 1    |      |        | tmp_117  | auto | 1       | 32, 285, 1       |
|   tmp_118_U                           | ram_1p array  |           | 1    |      |        | tmp_118  | auto | 1       | 32, 285, 1       |
|   tmp_119_U                           | ram_1p array  |           | 1    |      |        | tmp_119  | auto | 1       | 32, 285, 1       |
|   C_U                                 | ram_1p array  |           | 2    |      |        | C        | auto | 1       | 32, 950, 1       |
|   C_1_U                               | ram_1p array  |           | 2    |      |        | C_1      | auto | 1       | 32, 950, 1       |
|   C_2_U                               | ram_1p array  |           | 2    |      |        | C_2      | auto | 1       | 32, 950, 1       |
|   C_3_U                               | ram_1p array  |           | 2    |      |        | C_3      | auto | 1       | 32, 950, 1       |
|   C_4_U                               | ram_1p array  |           | 2    |      |        | C_4      | auto | 1       | 32, 950, 1       |
|   C_5_U                               | ram_1p array  |           | 2    |      |        | C_5      | auto | 1       | 32, 950, 1       |
|   C_6_U                               | ram_1p array  |           | 2    |      |        | C_6      | auto | 1       | 32, 950, 1       |
|   C_7_U                               | ram_1p array  |           | 2    |      |        | C_7      | auto | 1       | 32, 950, 1       |
|   C_8_U                               | ram_1p array  |           | 2    |      |        | C_8      | auto | 1       | 32, 950, 1       |
|   C_9_U                               | ram_1p array  |           | 2    |      |        | C_9      | auto | 1       | 32, 950, 1       |
|   C_10_U                              | ram_1p array  |           | 2    |      |        | C_10     | auto | 1       | 32, 950, 1       |
|   C_11_U                              | ram_1p array  |           | 2    |      |        | C_11     | auto | 1       | 32, 950, 1       |
|   C_12_U                              | ram_1p array  |           | 2    |      |        | C_12     | auto | 1       | 32, 950, 1       |
|   C_13_U                              | ram_1p array  |           | 2    |      |        | C_13     | auto | 1       | 32, 950, 1       |
|   C_14_U                              | ram_1p array  |           | 2    |      |        | C_14     | auto | 1       | 32, 950, 1       |
|   C_15_U                              | ram_1p array  |           | 2    |      |        | C_15     | auto | 1       | 32, 950, 1       |
|   C_16_U                              | ram_1p array  |           | 2    |      |        | C_16     | auto | 1       | 32, 950, 1       |
|   C_17_U                              | ram_1p array  |           | 2    |      |        | C_17     | auto | 1       | 32, 950, 1       |
|   C_18_U                              | ram_1p array  |           | 2    |      |        | C_18     | auto | 1       | 32, 950, 1       |
|   C_19_U                              | ram_1p array  |           | 2    |      |        | C_19     | auto | 1       | 32, 950, 1       |
|   C_20_U                              | ram_1p array  |           | 2    |      |        | C_20     | auto | 1       | 32, 950, 1       |
|   C_21_U                              | ram_1p array  |           | 2    |      |        | C_21     | auto | 1       | 32, 950, 1       |
|   C_22_U                              | ram_1p array  |           | 2    |      |        | C_22     | auto | 1       | 32, 950, 1       |
|   C_23_U                              | ram_1p array  |           | 2    |      |        | C_23     | auto | 1       | 32, 950, 1       |
|   C_24_U                              | ram_1p array  |           | 2    |      |        | C_24     | auto | 1       | 32, 950, 1       |
|   C_25_U                              | ram_1p array  |           | 2    |      |        | C_25     | auto | 1       | 32, 950, 1       |
|   C_26_U                              | ram_1p array  |           | 2    |      |        | C_26     | auto | 1       | 32, 950, 1       |
|   C_27_U                              | ram_1p array  |           | 2    |      |        | C_27     | auto | 1       | 32, 950, 1       |
|   C_28_U                              | ram_1p array  |           | 2    |      |        | C_28     | auto | 1       | 32, 950, 1       |
|   C_29_U                              | ram_1p array  |           | 2    |      |        | C_29     | auto | 1       | 32, 950, 1       |
|   C_30_U                              | ram_1p array  |           | 2    |      |        | C_30     | auto | 1       | 32, 950, 1       |
|   C_31_U                              | ram_1p array  |           | 2    |      |        | C_31     | auto | 1       | 32, 950, 1       |
|   C_32_U                              | ram_1p array  |           | 2    |      |        | C_32     | auto | 1       | 32, 950, 1       |
|   C_33_U                              | ram_1p array  |           | 2    |      |        | C_33     | auto | 1       | 32, 950, 1       |
|   C_34_U                              | ram_1p array  |           | 2    |      |        | C_34     | auto | 1       | 32, 950, 1       |
|   C_35_U                              | ram_1p array  |           | 2    |      |        | C_35     | auto | 1       | 32, 950, 1       |
|   C_36_U                              | ram_1p array  |           | 2    |      |        | C_36     | auto | 1       | 32, 950, 1       |
|   C_37_U                              | ram_1p array  |           | 2    |      |        | C_37     | auto | 1       | 32, 950, 1       |
|   C_38_U                              | ram_1p array  |           | 2    |      |        | C_38     | auto | 1       | 32, 950, 1       |
|   C_39_U                              | ram_1p array  |           | 2    |      |        | C_39     | auto | 1       | 32, 950, 1       |
|   C_40_U                              | ram_1p array  |           | 2    |      |        | C_40     | auto | 1       | 32, 950, 1       |
|   C_41_U                              | ram_1p array  |           | 2    |      |        | C_41     | auto | 1       | 32, 950, 1       |
|   C_42_U                              | ram_1p array  |           | 2    |      |        | C_42     | auto | 1       | 32, 950, 1       |
|   C_43_U                              | ram_1p array  |           | 2    |      |        | C_43     | auto | 1       | 32, 950, 1       |
|   B_U                                 | ram_1p array  |           | 2    |      |        | B        | auto | 1       | 32, 798, 1       |
|   B_1_U                               | ram_1p array  |           | 2    |      |        | B_1      | auto | 1       | 32, 798, 1       |
|   B_2_U                               | ram_1p array  |           | 2    |      |        | B_2      | auto | 1       | 32, 798, 1       |
|   B_3_U                               | ram_1p array  |           | 2    |      |        | B_3      | auto | 1       | 32, 798, 1       |
|   B_4_U                               | ram_1p array  |           | 2    |      |        | B_4      | auto | 1       | 32, 798, 1       |
|   B_5_U                               | ram_1p array  |           | 2    |      |        | B_5      | auto | 1       | 32, 798, 1       |
|   B_6_U                               | ram_1p array  |           | 2    |      |        | B_6      | auto | 1       | 32, 798, 1       |
|   B_7_U                               | ram_1p array  |           | 2    |      |        | B_7      | auto | 1       | 32, 798, 1       |
|   B_8_U                               | ram_1p array  |           | 2    |      |        | B_8      | auto | 1       | 32, 798, 1       |
|   B_9_U                               | ram_1p array  |           | 2    |      |        | B_9      | auto | 1       | 32, 798, 1       |
|   B_10_U                              | ram_1p array  |           | 2    |      |        | B_10     | auto | 1       | 32, 798, 1       |
|   B_11_U                              | ram_1p array  |           | 2    |      |        | B_11     | auto | 1       | 32, 798, 1       |
|   B_12_U                              | ram_1p array  |           | 2    |      |        | B_12     | auto | 1       | 32, 798, 1       |
|   B_13_U                              | ram_1p array  |           | 2    |      |        | B_13     | auto | 1       | 32, 798, 1       |
|   B_14_U                              | ram_1p array  |           | 2    |      |        | B_14     | auto | 1       | 32, 798, 1       |
|   B_15_U                              | ram_1p array  |           | 2    |      |        | B_15     | auto | 1       | 32, 798, 1       |
|   B_16_U                              | ram_1p array  |           | 2    |      |        | B_16     | auto | 1       | 32, 798, 1       |
|   B_17_U                              | ram_1p array  |           | 2    |      |        | B_17     | auto | 1       | 32, 798, 1       |
|   B_18_U                              | ram_1p array  |           | 2    |      |        | B_18     | auto | 1       | 32, 798, 1       |
|   B_19_U                              | ram_1p array  |           | 2    |      |        | B_19     | auto | 1       | 32, 798, 1       |
|   B_20_U                              | ram_1p array  |           | 2    |      |        | B_20     | auto | 1       | 32, 798, 1       |
|   B_21_U                              | ram_1p array  |           | 2    |      |        | B_21     | auto | 1       | 32, 798, 1       |
|   B_22_U                              | ram_1p array  |           | 2    |      |        | B_22     | auto | 1       | 32, 798, 1       |
|   B_23_U                              | ram_1p array  |           | 2    |      |        | B_23     | auto | 1       | 32, 798, 1       |
|   B_24_U                              | ram_1p array  |           | 2    |      |        | B_24     | auto | 1       | 32, 798, 1       |
|   B_25_U                              | ram_1p array  |           | 2    |      |        | B_25     | auto | 1       | 32, 798, 1       |
|   B_26_U                              | ram_1p array  |           | 2    |      |        | B_26     | auto | 1       | 32, 798, 1       |
|   B_27_U                              | ram_1p array  |           | 2    |      |        | B_27     | auto | 1       | 32, 798, 1       |
|   B_28_U                              | ram_1p array  |           | 2    |      |        | B_28     | auto | 1       | 32, 798, 1       |
|   B_29_U                              | ram_1p array  |           | 2    |      |        | B_29     | auto | 1       | 32, 798, 1       |
|   B_30_U                              | ram_1p array  |           | 2    |      |        | B_30     | auto | 1       | 32, 798, 1       |
|   B_31_U                              | ram_1p array  |           | 2    |      |        | B_31     | auto | 1       | 32, 798, 1       |
|   B_32_U                              | ram_1p array  |           | 2    |      |        | B_32     | auto | 1       | 32, 798, 1       |
|   B_33_U                              | ram_1p array  |           | 2    |      |        | B_33     | auto | 1       | 32, 798, 1       |
|   B_34_U                              | ram_1p array  |           | 2    |      |        | B_34     | auto | 1       | 32, 798, 1       |
|   B_35_U                              | ram_1p array  |           | 2    |      |        | B_35     | auto | 1       | 32, 798, 1       |
|   B_36_U                              | ram_1p array  |           | 2    |      |        | B_36     | auto | 1       | 32, 798, 1       |
|   B_37_U                              | ram_1p array  |           | 2    |      |        | B_37     | auto | 1       | 32, 798, 1       |
|   B_38_U                              | ram_1p array  |           | 2    |      |        | B_38     | auto | 1       | 32, 798, 1       |
|   B_39_U                              | ram_1p array  |           | 2    |      |        | B_39     | auto | 1       | 32, 798, 1       |
|   B_40_U                              | ram_1p array  |           | 2    |      |        | B_40     | auto | 1       | 32, 798, 1       |
|   B_41_U                              | ram_1p array  |           | 2    |      |        | B_41     | auto | 1       | 32, 798, 1       |
|   B_42_U                              | ram_1p array  |           | 2    |      |        | B_42     | auto | 1       | 32, 798, 1       |
|   B_43_U                              | ram_1p array  |           | 2    |      |        | B_43     | auto | 1       | 32, 798, 1       |
|   B_44_U                              | ram_1p array  |           | 2    |      |        | B_44     | auto | 1       | 32, 798, 1       |
|   B_45_U                              | ram_1p array  |           | 2    |      |        | B_45     | auto | 1       | 32, 798, 1       |
|   B_46_U                              | ram_1p array  |           | 2    |      |        | B_46     | auto | 1       | 32, 798, 1       |
|   B_47_U                              | ram_1p array  |           | 2    |      |        | B_47     | auto | 1       | 32, 798, 1       |
|   B_48_U                              | ram_1p array  |           | 2    |      |        | B_48     | auto | 1       | 32, 798, 1       |
|   B_49_U                              | ram_1p array  |           | 2    |      |        | B_49     | auto | 1       | 32, 798, 1       |
+---------------------------------------+---------------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Ignored Pragmas
+-----------+---------------------------------------------------+--------------------------------------------------+-----------------------------------------------------------------------+
| Type      | Options                                           | Location                                         | Messages                                                              |
+-----------+---------------------------------------------------+--------------------------------------------------+-----------------------------------------------------------------------+
| interface | m_axi port=alpha offset=slave bundle=kernel_alpha | ../../../src/output.cpp:376 in kernel_nlp, alpha | Unsupported interface port data type in '#pragma HLS interface m_axi' |
| interface | m_axi port=beta offset=slave bundle=kernel_beta   | ../../../src/output.cpp:377 in kernel_nlp, beta  | Unsupported interface port data type in '#pragma HLS interface m_axi' |
+-----------+---------------------------------------------------+--------------------------------------------------+-----------------------------------------------------------------------+

* Valid Pragma Syntax
+-----------------+------------------------------------------------+---------------------------------------------------+
| Type            | Options                                        | Location                                          |
+-----------------+------------------------------------------------+---------------------------------------------------+
| inline          |                                                | ../../../src/output.cpp:13 in load_tmp            |
| pipeline        | II=1                                           | ../../../src/output.cpp:20 in load_tmp            |
| inline          |                                                | ../../../src/output.cpp:36 in load_a              |
| pipeline        | II=1                                           | ../../../src/output.cpp:43 in load_a              |
| inline          |                                                | ../../../src/output.cpp:59 in load_b              |
| pipeline        | II=1                                           | ../../../src/output.cpp:66 in load_b              |
| inline          |                                                | ../../../src/output.cpp:82 in load_d              |
| pipeline        | II=1                                           | ../../../src/output.cpp:89 in load_d              |
| inline          |                                                | ../../../src/output.cpp:115 in load_c             |
| pipeline        | II=1                                           | ../../../src/output.cpp:122 in load_c             |
| inline          |                                                | ../../../src/output.cpp:149 in store_tmp          |
| pipeline        | II=1                                           | ../../../src/output.cpp:156 in store_tmp          |
| inline          |                                                | ../../../src/output.cpp:173 in store_d            |
| pipeline        | II=1                                           | ../../../src/output.cpp:180 in store_d            |
| inline          |                                                | ../../../src/output.cpp:208 in task0              |
| pipeline        | II=1                                           | ../../../src/output.cpp:218 in task0              |
| unroll          |                                                | ../../../src/output.cpp:220 in task0              |
| unroll          |                                                | ../../../src/output.cpp:222 in task0              |
| inline          |                                                | ../../../src/output.cpp:238 in task1              |
| pipeline        | II=6                                           | ../../../src/output.cpp:258 in task1              |
| unroll          |                                                | ../../../src/output.cpp:260 in task1              |
| unroll          |                                                | ../../../src/output.cpp:262 in task1              |
| unroll          |                                                | ../../../src/output.cpp:264 in task1              |
| inline          |                                                | ../../../src/output.cpp:291 in task2              |
| pipeline        | II=1                                           | ../../../src/output.cpp:301 in task2              |
| unroll          |                                                | ../../../src/output.cpp:303 in task2              |
| unroll          |                                                | ../../../src/output.cpp:305 in task2              |
| inline          |                                                | ../../../src/output.cpp:321 in task3              |
| pipeline        | II=1                                           | ../../../src/output.cpp:341 in task3              |
| unroll          |                                                | ../../../src/output.cpp:343 in task3              |
| unroll          |                                                | ../../../src/output.cpp:345 in task3              |
| unroll          |                                                | ../../../src/output.cpp:347 in task3              |
| aggregate       | variable = vtmp                                | ../../../src/output.cpp:375 in kernel_nlp         |
| interface       | m_axi port=vA offset=slave bundle=kernel_A     | ../../../src/output.cpp:378 in kernel_nlp, vA     |
| interface       | m_axi port=vD offset=slave bundle=kernel_D     | ../../../src/output.cpp:379 in kernel_nlp, vD     |
| interface       | m_axi port=vtmp offset=slave bundle=kernel_tmp | ../../../src/output.cpp:380 in kernel_nlp, vtmp   |
| interface       | m_axi port=vC offset=slave bundle=kernel_C     | ../../../src/output.cpp:381 in kernel_nlp, vC     |
| interface       | m_axi port=vB offset=slave bundle=kernel_B     | ../../../src/output.cpp:382 in kernel_nlp, vB     |
| interface       | s_axilite port=alpha bundle=control            | ../../../src/output.cpp:383 in kernel_nlp, alpha  |
| interface       | s_axilite port=beta bundle=control             | ../../../src/output.cpp:384 in kernel_nlp, beta   |
| interface       | s_axilite port=vA bundle=control               | ../../../src/output.cpp:385 in kernel_nlp, vA     |
| interface       | s_axilite port=vD bundle=control               | ../../../src/output.cpp:386 in kernel_nlp, vD     |
| interface       | s_axilite port=vtmp bundle=control             | ../../../src/output.cpp:387 in kernel_nlp, vtmp   |
| interface       | s_axilite port=vC bundle=control               | ../../../src/output.cpp:388 in kernel_nlp, vC     |
| interface       | s_axilite port=vB bundle=control               | ../../../src/output.cpp:389 in kernel_nlp, vB     |
| interface       | s_axilite port=return bundle=control           | ../../../src/output.cpp:390 in kernel_nlp, return |
| array_partition | variable=A cyclic factor=12 dim=2              | ../../../src/output.cpp:398 in kernel_nlp, A      |
| array_partition | variable=A cyclic factor=10 dim=4              | ../../../src/output.cpp:399 in kernel_nlp, A      |
| array_partition | variable=D cyclic factor=2 dim=2               | ../../../src/output.cpp:400 in kernel_nlp, D      |
| array_partition | variable=D cyclic factor=44 dim=4              | ../../../src/output.cpp:401 in kernel_nlp, D      |
| array_partition | variable=tmp cyclic factor=12 dim=2            | ../../../src/output.cpp:402 in kernel_nlp, tmp    |
| array_partition | variable=tmp cyclic factor=10 dim=4            | ../../../src/output.cpp:403 in kernel_nlp, tmp    |
| array_partition | variable=C cyclic factor=1 dim=2               | ../../../src/output.cpp:404 in kernel_nlp, C      |
| array_partition | variable=C cyclic factor=44 dim=4              | ../../../src/output.cpp:405 in kernel_nlp, C      |
| array_partition | variable=B cyclic factor=5 dim=2               | ../../../src/output.cpp:406 in kernel_nlp, B      |
| array_partition | variable=B cyclic factor=10 dim=4              | ../../../src/output.cpp:407 in kernel_nlp, B      |
+-----------------+------------------------------------------------+---------------------------------------------------+


