This folder contains modules and test benches tested in isolation in the process of implementing the rectangle loop algorithm on the FPGA
