NDSummary.OnToolTipsLoaded("SystemVerilogClass:uvm_reg_mem_access_seq",{325:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype325\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">uvm_reg_mem_access_seq</div></div></div><div class=\"TTSummary\">Verify the accessibility of all registers and memories in a block by executing the uvm_reg_access_seq and uvm_mem_access_seq sequence respectively on every register and memory within it.</div></div>"});