Warning: STRIDED_SLICE 'model/tf_focus/strided_slice' is not supported on the NPU. Placing on CPU instead
 - All Strides values must be 1
   Op has strides values [1 2 2 1]
Warning: STRIDED_SLICE 'model/tf_focus/strided_slice_1' is not supported on the NPU. Placing on CPU instead
 - All Strides values must be 1
   Op has strides values [1 2 2 1]
Warning: STRIDED_SLICE 'model/tf_focus/strided_slice_2' is not supported on the NPU. Placing on CPU instead
 - All Strides values must be 1
   Op has strides values [1 2 2 1]
Warning: STRIDED_SLICE 'model/tf_focus/strided_slice_3' is not supported on the NPU. Placing on CPU instead
 - All Strides values must be 1
   Op has strides values [1 2 2 1]
Warning: ConcatTFLite operation is unknown or unsupported, placing on CPU
Warning: StridedSlice operation is unknown or unsupported, placing on CPU
Warning: StridedSlice operation is unknown or unsupported, placing on CPU
Warning: StridedSlice operation is unknown or unsupported, placing on CPU
Warning: StridedSlice operation is unknown or unsupported, placing on CPU

Network summary for yolov5l-int8
Accelerator configuration               Ethos_U65_256
System configuration                 internal-default
Memory mode                          internal-default
Accelerator clock                                1000 MHz
Design peak SRAM bandwidth                      16.00 GB/s
Design peak DRAM bandwidth                       3.75 GB/s

Total SRAM used                                384.00 KiB
Total DRAM used                              48804.80 KiB

CPU operators = 5 (1.9%)
NPU operators = 260 (98.1%)

Average SRAM bandwidth                           1.37 GB/s
Input   SRAM bandwidth                         309.63 MB/batch
Weight  SRAM bandwidth                         318.38 MB/batch
Output  SRAM bandwidth                           0.00 MB/batch
Total   SRAM bandwidth                         628.12 MB/batch
Total   SRAM bandwidth            per input    628.12 MB/inference (batch size 1)

Average DRAM bandwidth                           2.47 GB/s
Input   DRAM bandwidth                         461.06 MB/batch
Weight  DRAM bandwidth                         468.17 MB/batch
Output  DRAM bandwidth                         205.23 MB/batch
Total   DRAM bandwidth                        1134.70 MB/batch
Total   DRAM bandwidth            per input   1134.70 MB/inference (batch size 1)

Neural network macs                       58594340800 MACs/batch
Network Tops/s                                   0.26 Tops/s

NPU cycles                                  346697938 cycles/batch
SRAM Access cycles                           24545724 cycles/batch
DRAM Access cycles                          370294590 cycles/batch
On-chip Flash Access cycles                         0 cycles/batch
Off-chip Flash Access cycles                        0 cycles/batch
Total cycles                                459559782 cycles/batch

Batch Inference time               459.56 ms,    2.18 inferences/s (batch size 1)

