@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: MT206 |Auto Constrain mode is enabled
@N: MF236 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":30:25:30:55|Generating a type div divider 
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Removing sequential instance COUNTER.tmp (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Removing sequential instance RSMRST_PWRGD.RSMRSTn (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Removing sequential instance RSMRST_PWRGD.RSMRSTn_0 (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N: BN362 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Removing sequential instance RSMRST_PWRGD.RSMRSTn_1 (in view: work.TOP(bdf_type)) because it does not drive other instances.
@N: FX271 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":90:8:90:22|Replicating instance POWERLED.func_m2_0_a2 (in view: work.TOP(bdf_type)) with 38 loads 1 time to improve timing.
@N: FX271 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\rsmrst_pwrgd.vhd":40:2:40:3|Replicating instance RSMRST_PWRGD.RSMRSTn_2 (in view: work.TOP(bdf_type)) with 16 loads 2 times to improve timing.
@N: FX271 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\counter.vhd":46:3:46:4|Replicating instance COUNTER.tmp_0 (in view: work.TOP(bdf_type)) with 36 loads 2 times to improve timing.
@N: FX271 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":137:3:137:6|Replicating instance POWERLED.curr_state_3_i_m2[0] (in view: work.TOP(bdf_type)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\users\firas.abdelghani\dropbox\board-design\board-design-git\lattice fpga works\tensori22\powerled.vhd":136:2:136:3|Replicating instance POWERLED.g0_2 (in view: work.TOP(bdf_type)) with 2 loads 1 time(s) to improve timing.
@N: FX1017 :|SB_GB inserted on the net N_29.
@N: FX1017 :|SB_GB inserted on the net N_570.
@N: MT611 :|Automatically generated clock counter_block|tmp_derived_clock is not used and is being removed
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\firas.abdelghani\Dropbox\Board-Design\Board-Design-Git\Lattice FPGA Works\TensorI22\SBCTI22WORK3\SBCTI22WORK3_Implmnt\SBCTI22WORK3.edf
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
