
*** Running vivado
    with args -log textScrolling.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source textScrolling.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source textScrolling.tcl -notrace
Command: synth_design -top textScrolling -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7716 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 433.316 ; gain = 98.426
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'textScrolling' [C:/Users/013162916/EE118_Labs/LabH/LabH.srcs/sources_1/imports/Downloads/labhp2.v:111]
	Parameter N bound to: 18 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/013162916/EE118_Labs/LabH/LabH.srcs/sources_1/imports/Downloads/labhp2.v:156]
INFO: [Synth 8-6155] done synthesizing module 'textScrolling' (1#1) [C:/Users/013162916/EE118_Labs/LabH/LabH.srcs/sources_1/imports/Downloads/labhp2.v:111]
WARNING: [Synth 8-3917] design textScrolling has port dp driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 489.027 ; gain = 154.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 489.027 ; gain = 154.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 489.027 ; gain = 154.137
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/013162916/EE118_Labs/LabH/LabH.srcs/constrs_1/new/part2_constraints_Artix7.xdc]
Finished Parsing XDC File [C:/Users/013162916/EE118_Labs/LabH/LabH.srcs/constrs_1/new/part2_constraints_Artix7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/013162916/EE118_Labs/LabH/LabH.srcs/constrs_1/new/part2_constraints_Artix7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/textScrolling_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/textScrolling_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 819.828 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 819.828 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 819.828 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 819.828 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 819.828 ; gain = 484.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 819.828 ; gain = 484.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 819.828 ; gain = 484.938
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "sseg_temp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "click" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'first_reg' [C:/Users/013162916/EE118_Labs/LabH/LabH.srcs/sources_1/imports/Downloads/labhp2.v:159]
WARNING: [Synth 8-327] inferring latch for variable 'second_reg' [C:/Users/013162916/EE118_Labs/LabH/LabH.srcs/sources_1/imports/Downloads/labhp2.v:160]
WARNING: [Synth 8-327] inferring latch for variable 'third_reg' [C:/Users/013162916/EE118_Labs/LabH/LabH.srcs/sources_1/imports/Downloads/labhp2.v:161]
WARNING: [Synth 8-327] inferring latch for variable 'fourth_reg' [C:/Users/013162916/EE118_Labs/LabH/LabH.srcs/sources_1/imports/Downloads/labhp2.v:162]
WARNING: [Synth 8-327] inferring latch for variable 'fifth_reg' [C:/Users/013162916/EE118_Labs/LabH/LabH.srcs/sources_1/imports/Downloads/labhp2.v:163]
WARNING: [Synth 8-327] inferring latch for variable 'sixth_reg' [C:/Users/013162916/EE118_Labs/LabH/LabH.srcs/sources_1/imports/Downloads/labhp2.v:164]
WARNING: [Synth 8-327] inferring latch for variable 'seventh_reg' [C:/Users/013162916/EE118_Labs/LabH/LabH.srcs/sources_1/imports/Downloads/labhp2.v:165]
WARNING: [Synth 8-327] inferring latch for variable 'eighth_reg' [C:/Users/013162916/EE118_Labs/LabH/LabH.srcs/sources_1/imports/Downloads/labhp2.v:166]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 819.828 ; gain = 484.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module textScrolling 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     29 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               29 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 8     
	   2 Input      7 Bit        Muxes := 1     
	   5 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "click" won't be mapped to RAM because address size (29) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design textScrolling has port dp driven by constant 1
INFO: [Synth 8-3886] merging instance 'eighth_reg[6]' (LD) to 'first_reg[3]'
INFO: [Synth 8-3886] merging instance 'first_reg[7]' (LD) to 'first_reg[3]'
INFO: [Synth 8-3886] merging instance 'second_reg[7]' (LD) to 'first_reg[3]'
INFO: [Synth 8-3886] merging instance 'third_reg[7]' (LD) to 'first_reg[3]'
INFO: [Synth 8-3886] merging instance 'fourth_reg[7]' (LD) to 'first_reg[3]'
INFO: [Synth 8-3886] merging instance 'fifth_reg[7]' (LD) to 'first_reg[3]'
INFO: [Synth 8-3886] merging instance 'sixth_reg[7]' (LD) to 'first_reg[3]'
INFO: [Synth 8-3886] merging instance 'seventh_reg[7]' (LD) to 'first_reg[3]'
INFO: [Synth 8-3886] merging instance 'eighth_reg[7]' (LD) to 'first_reg[3]'
INFO: [Synth 8-3886] merging instance 'seventh_reg[6]' (LD) to 'first_reg[3]'
INFO: [Synth 8-3886] merging instance 'sixth_reg[6]' (LD) to 'first_reg[3]'
INFO: [Synth 8-3886] merging instance 'fifth_reg[6]' (LD) to 'first_reg[3]'
INFO: [Synth 8-3886] merging instance 'fourth_reg[6]' (LD) to 'first_reg[3]'
INFO: [Synth 8-3886] merging instance 'third_reg[6]' (LD) to 'first_reg[3]'
INFO: [Synth 8-3886] merging instance 'second_reg[6]' (LD) to 'first_reg[3]'
INFO: [Synth 8-3886] merging instance 'first_reg[6]' (LD) to 'first_reg[3]'
INFO: [Synth 8-3886] merging instance 'eighth_reg[5]' (LD) to 'first_reg[3]'
INFO: [Synth 8-3886] merging instance 'seventh_reg[5]' (LD) to 'first_reg[3]'
INFO: [Synth 8-3886] merging instance 'sixth_reg[5]' (LD) to 'first_reg[3]'
INFO: [Synth 8-3886] merging instance 'fifth_reg[5]' (LD) to 'first_reg[3]'
INFO: [Synth 8-3886] merging instance 'fourth_reg[5]' (LD) to 'first_reg[3]'
INFO: [Synth 8-3886] merging instance 'third_reg[5]' (LD) to 'first_reg[3]'
INFO: [Synth 8-3886] merging instance 'second_reg[5]' (LD) to 'first_reg[3]'
INFO: [Synth 8-3886] merging instance 'first_reg[5]' (LD) to 'first_reg[3]'
INFO: [Synth 8-3886] merging instance 'eighth_reg[4]' (LD) to 'first_reg[3]'
INFO: [Synth 8-3886] merging instance 'seventh_reg[4]' (LD) to 'first_reg[3]'
INFO: [Synth 8-3886] merging instance 'sixth_reg[4]' (LD) to 'first_reg[3]'
INFO: [Synth 8-3886] merging instance 'fifth_reg[4]' (LD) to 'first_reg[3]'
INFO: [Synth 8-3886] merging instance 'fourth_reg[4]' (LD) to 'first_reg[3]'
INFO: [Synth 8-3886] merging instance 'third_reg[4]' (LD) to 'first_reg[3]'
INFO: [Synth 8-3886] merging instance 'second_reg[4]' (LD) to 'first_reg[3]'
INFO: [Synth 8-3886] merging instance 'first_reg[4]' (LD) to 'first_reg[3]'
INFO: [Synth 8-3886] merging instance 'eighth_reg[3]' (LD) to 'first_reg[3]'
INFO: [Synth 8-3886] merging instance 'seventh_reg[3]' (LD) to 'first_reg[3]'
INFO: [Synth 8-3886] merging instance 'sixth_reg[3]' (LD) to 'first_reg[3]'
INFO: [Synth 8-3886] merging instance 'fifth_reg[3]' (LD) to 'first_reg[3]'
INFO: [Synth 8-3886] merging instance 'fourth_reg[3]' (LD) to 'first_reg[3]'
INFO: [Synth 8-3886] merging instance 'third_reg[3]' (LD) to 'first_reg[3]'
INFO: [Synth 8-3886] merging instance 'second_reg[3]' (LD) to 'first_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\first_reg[3] )
WARNING: [Synth 8-3332] Sequential element (first_reg[3]) is unused and will be removed from module textScrolling.
INFO: [Synth 8-3886] merging instance 'eighth_reg[1]' (LD) to 'fourth_reg[1]'
INFO: [Synth 8-3886] merging instance 'seventh_reg[1]' (LD) to 'third_reg[1]'
INFO: [Synth 8-3886] merging instance 'sixth_reg[1]' (LD) to 'second_reg[1]'
INFO: [Synth 8-3886] merging instance 'fifth_reg[1]' (LD) to 'first_reg[1]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 819.828 ; gain = 484.938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 827.039 ; gain = 492.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 827.188 ; gain = 492.297
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:33 . Memory (MB): peak = 837.277 ; gain = 502.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 837.277 ; gain = 502.387
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 837.277 ; gain = 502.387
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 837.277 ; gain = 502.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 837.277 ; gain = 502.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 837.277 ; gain = 502.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 837.277 ; gain = 502.387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |     2|
|4     |LUT2   |     7|
|5     |LUT3   |    28|
|6     |LUT4   |     8|
|7     |LUT5   |    30|
|8     |LUT6   |     6|
|9     |MUXF7  |     2|
|10    |FDCE   |    51|
|11    |LD     |    20|
|12    |IBUF   |     2|
|13    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   185|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 837.277 ; gain = 502.387
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 837.277 ; gain = 171.586
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 837.277 ; gain = 502.387
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 20 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 851.309 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 20 instances were transformed.
  LD => LDCE (inverted pins: G): 20 instances

INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 851.309 ; gain = 529.840
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 851.309 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/013162916/EE118_Labs/LabH/LabH.runs/synth_1/textScrolling.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file textScrolling_utilization_synth.rpt -pb textScrolling_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Dec  2 10:41:27 2021...
