# system info CPU1 on 2024.08.08.09:52:32
system_info:
name,value
DEVICE,5CGXFC7C6F23I7
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1723132341
#
#
# Files generated for CPU1 on 2024.08.08.09:52:32
files:
filepath,kind,attributes,module,is_top
simulation/CPU1.v,VERILOG,,CPU1,true
simulation/submodules/CPU1_cpu.v,VERILOG,,CPU1_cpu,false
simulation/submodules/CPU1_jtag_uart_0.v,VERILOG,,CPU1_jtag_uart_0,false
simulation/submodules/CPU1_leds.v,VERILOG,,CPU1_leds,false
simulation/submodules/CPU1_memory.hex,HEX,,CPU1_memory,false
simulation/submodules/CPU1_memory.v,VERILOG,,CPU1_memory,false
simulation/submodules/CPU1_mm_interconnect_0.v,VERILOG,,CPU1_mm_interconnect_0,false
simulation/submodules/CPU1_irq_mapper.sv,SYSTEM_VERILOG,,CPU1_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/CPU1_cpu_cpu.sdc,SDC,,CPU1_cpu_cpu,false
simulation/submodules/CPU1_cpu_cpu.v,VERILOG,,CPU1_cpu_cpu,false
simulation/submodules/CPU1_cpu_cpu_debug_slave_sysclk.v,VERILOG,,CPU1_cpu_cpu,false
simulation/submodules/CPU1_cpu_cpu_debug_slave_tck.v,VERILOG,,CPU1_cpu_cpu,false
simulation/submodules/CPU1_cpu_cpu_debug_slave_wrapper.v,VERILOG,,CPU1_cpu_cpu,false
simulation/submodules/CPU1_cpu_cpu_nios2_waves.do,OTHER,,CPU1_cpu_cpu,false
simulation/submodules/CPU1_cpu_cpu_ociram_default_contents.dat,DAT,,CPU1_cpu_cpu,false
simulation/submodules/CPU1_cpu_cpu_ociram_default_contents.hex,HEX,,CPU1_cpu_cpu,false
simulation/submodules/CPU1_cpu_cpu_ociram_default_contents.mif,MIF,,CPU1_cpu_cpu,false
simulation/submodules/CPU1_cpu_cpu_rf_ram_a.dat,DAT,,CPU1_cpu_cpu,false
simulation/submodules/CPU1_cpu_cpu_rf_ram_a.hex,HEX,,CPU1_cpu_cpu,false
simulation/submodules/CPU1_cpu_cpu_rf_ram_a.mif,MIF,,CPU1_cpu_cpu,false
simulation/submodules/CPU1_cpu_cpu_rf_ram_b.dat,DAT,,CPU1_cpu_cpu,false
simulation/submodules/CPU1_cpu_cpu_rf_ram_b.hex,HEX,,CPU1_cpu_cpu,false
simulation/submodules/CPU1_cpu_cpu_rf_ram_b.mif,MIF,,CPU1_cpu_cpu,false
simulation/submodules/CPU1_cpu_cpu_test_bench.v,VERILOG,,CPU1_cpu_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/CPU1_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,CPU1_mm_interconnect_0_router,false
simulation/submodules/CPU1_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,CPU1_mm_interconnect_0_router_001,false
simulation/submodules/CPU1_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,CPU1_mm_interconnect_0_router_002,false
simulation/submodules/CPU1_mm_interconnect_0_router_005.sv,SYSTEM_VERILOG,,CPU1_mm_interconnect_0_router_005,false
simulation/submodules/CPU1_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,CPU1_mm_interconnect_0_cmd_demux,false
simulation/submodules/CPU1_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,CPU1_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/CPU1_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,CPU1_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,CPU1_mm_interconnect_0_cmd_mux,false
simulation/submodules/CPU1_mm_interconnect_0_cmd_mux_003.sv,SYSTEM_VERILOG,,CPU1_mm_interconnect_0_cmd_mux_003,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,CPU1_mm_interconnect_0_cmd_mux_003,false
simulation/submodules/CPU1_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,CPU1_mm_interconnect_0_rsp_demux,false
simulation/submodules/CPU1_mm_interconnect_0_rsp_demux_003.sv,SYSTEM_VERILOG,,CPU1_mm_interconnect_0_rsp_demux_003,false
simulation/submodules/CPU1_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,CPU1_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,CPU1_mm_interconnect_0_rsp_mux,false
simulation/submodules/CPU1_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,CPU1_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,CPU1_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/CPU1_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,CPU1_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
CPU1.cpu,CPU1_cpu
CPU1.cpu.cpu,CPU1_cpu_cpu
CPU1.jtag_uart_0,CPU1_jtag_uart_0
CPU1.leds,CPU1_leds
CPU1.memory,CPU1_memory
CPU1.mm_interconnect_0,CPU1_mm_interconnect_0
CPU1.mm_interconnect_0.cpu_data_master_translator,altera_merlin_master_translator
CPU1.mm_interconnect_0.cpu_instruction_master_translator,altera_merlin_master_translator
CPU1.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
CPU1.mm_interconnect_0.cpu_debug_mem_slave_translator,altera_merlin_slave_translator
CPU1.mm_interconnect_0.memory_s1_translator,altera_merlin_slave_translator
CPU1.mm_interconnect_0.leds_s1_translator,altera_merlin_slave_translator
CPU1.mm_interconnect_0.cpu_data_master_agent,altera_merlin_master_agent
CPU1.mm_interconnect_0.cpu_instruction_master_agent,altera_merlin_master_agent
CPU1.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
CPU1.mm_interconnect_0.cpu_debug_mem_slave_agent,altera_merlin_slave_agent
CPU1.mm_interconnect_0.memory_s1_agent,altera_merlin_slave_agent
CPU1.mm_interconnect_0.leds_s1_agent,altera_merlin_slave_agent
CPU1.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
CPU1.mm_interconnect_0.cpu_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
CPU1.mm_interconnect_0.memory_s1_agent_rsp_fifo,altera_avalon_sc_fifo
CPU1.mm_interconnect_0.leds_s1_agent_rsp_fifo,altera_avalon_sc_fifo
CPU1.mm_interconnect_0.router,CPU1_mm_interconnect_0_router
CPU1.mm_interconnect_0.router_001,CPU1_mm_interconnect_0_router_001
CPU1.mm_interconnect_0.router_002,CPU1_mm_interconnect_0_router_002
CPU1.mm_interconnect_0.router_003,CPU1_mm_interconnect_0_router_002
CPU1.mm_interconnect_0.router_004,CPU1_mm_interconnect_0_router_002
CPU1.mm_interconnect_0.router_005,CPU1_mm_interconnect_0_router_005
CPU1.mm_interconnect_0.cmd_demux,CPU1_mm_interconnect_0_cmd_demux
CPU1.mm_interconnect_0.cmd_demux_001,CPU1_mm_interconnect_0_cmd_demux_001
CPU1.mm_interconnect_0.cmd_mux,CPU1_mm_interconnect_0_cmd_mux
CPU1.mm_interconnect_0.cmd_mux_001,CPU1_mm_interconnect_0_cmd_mux
CPU1.mm_interconnect_0.cmd_mux_002,CPU1_mm_interconnect_0_cmd_mux
CPU1.mm_interconnect_0.cmd_mux_003,CPU1_mm_interconnect_0_cmd_mux_003
CPU1.mm_interconnect_0.rsp_demux,CPU1_mm_interconnect_0_rsp_demux
CPU1.mm_interconnect_0.rsp_demux_001,CPU1_mm_interconnect_0_rsp_demux
CPU1.mm_interconnect_0.rsp_demux_002,CPU1_mm_interconnect_0_rsp_demux
CPU1.mm_interconnect_0.rsp_demux_003,CPU1_mm_interconnect_0_rsp_demux_003
CPU1.mm_interconnect_0.rsp_mux,CPU1_mm_interconnect_0_rsp_mux
CPU1.mm_interconnect_0.rsp_mux_001,CPU1_mm_interconnect_0_rsp_mux_001
CPU1.mm_interconnect_0.avalon_st_adapter,CPU1_mm_interconnect_0_avalon_st_adapter
CPU1.mm_interconnect_0.avalon_st_adapter.error_adapter_0,CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0
CPU1.mm_interconnect_0.avalon_st_adapter_001,CPU1_mm_interconnect_0_avalon_st_adapter
CPU1.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0
CPU1.mm_interconnect_0.avalon_st_adapter_002,CPU1_mm_interconnect_0_avalon_st_adapter
CPU1.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0
CPU1.mm_interconnect_0.avalon_st_adapter_003,CPU1_mm_interconnect_0_avalon_st_adapter
CPU1.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,CPU1_mm_interconnect_0_avalon_st_adapter_error_adapter_0
CPU1.irq_mapper,CPU1_irq_mapper
CPU1.rst_controller,altera_reset_controller
