;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	CMP 0, 80
	CMP #100, 100
	SPL @100, 100
	SPL @100, 100
	CMP #0, @2
	SLT -0, 2
	SPL 100, 8
	SUB 0, 0
	SLT -0, 2
	MOV -7, <-20
	SPL 0, <402
	JMP <-127, 100
	DJN -1, @-20
	SPL 0, <402
	MOV -1, <-20
	SLT #0, @2
	SUB 0, 0
	SPL 0, <402
	SUB 12, @910
	SUB #0, @2
	SUB @126, 150
	SUB @121, 106
	SUB 0, 80
	SPL 0, <402
	SUB 0, 80
	MOV -1, <-20
	MOV -7, <-20
	SUB #-6, <-20
	SUB @121, 103
	MOV -1, <-20
	SUB 12, 15
	SUB @127, 106
	SUB @127, <103
	SUB #-6, <-20
	JMN 0, #30
	DJN <900, 0
	SUB -207, <-126
	SUB @126, 150
	SUB #-6, <-20
	SPL 0, <402
	MOV -7, <-20
	SUB #0, 8
	DJN -87, @-20
	ADD 210, 30
	ADD 210, 30
	DJN -1, @-20
