Yael Abarbanel , Ilan Beer , Leonid Glushovsky , Sharon Keidar , Yaron Wolfsthal, FoCs: Automatic Generation of Simulation Checkers from Formal Specifications, Proceedings of the 12th International Conference on Computer Aided Verification, p.538-542, July 15-19, 2000
Accellera Organization, Inc. 2002. SystemVerilog 3.0: Accellera's Extensions to VerilogTM. Accellera Organization, Inc., Napa, CA.
Accellera Organization, Inc. 2003. Property Specification Language Reference Manual. Accellera Organization, Inc., Napa, CA.
Allara, A., Bombana, M., Cavalloro, P., Nevel, W., Putzke, W., and Radetzki, M. 1998. ATM cell modelling using objective VHDL. In Proceedings of Asia and South Pacific Design Automation Conference. 261--264.
Rajeev Alur , Kousha Etessami , Mihalis Yannakakis, Inference of message sequence charts, Proceedings of the 22nd international conference on Software engineering, p.304-313, June 04-11, 2000, Limerick, Ireland[doi>10.1145/337180.337215]
Alur, R. and Yannakakis, M. 1999. Model checking of message sequence charts. In Proceedings of the Tenth International Conference on Concurrency Theory. Lecture Notes in Computer Science, vol. 1664. Springer-Verlag, Berlin, Germany, 114--129.
Amla, N., Emerson, E. A., Kurshan, R. P., and Namjoshi, K. 2001. RTDT: A front-end for efficient model checking of synchronous timing diagrams. In Proceedings of Computer-Aided Verification. Lecture Notes in Computer Science, vol. 2102. Springer-Verlag, Berlin, Germany, 387--390.
Nina Amla , E. Allen Emerson , Robert P. Kurshan , Kedar S. Namjoshi, Model Checking Synchronous Timing Diagrams, Proceedings of the Third International Conference on Formal Methods in Computer-Aided Design, p.283-298, November 01-03, 2000
Nina Amla , E. Allen Emerson , Kedar S. Namjoshi , Richard J. Trefler, Assume-Guarantee Based Compositional Reasoning for Synchronous Timing Diagrams, Proceedings of the 7th International Conference on Tools and Algorithms for the Construction and Analysis of Systems, p.465-479, April 02-06, 2001
Amla, N., Emerson, E. A., and Namjoshi, K. S. 1999. Efficient decompositional model checking for regular timing diagrams. In Correct Hardware Design and Verification Methods: 10th IFIP WG10.5 Advanced Research Working Conference. Lecture Notes in Computer Science, vol. 1703. Springer-Verlag, Berlin, Germany, 465--479.
Nina Amla , E. Allen Emerson , Kedar S. Namjoshi , Richard J. Trefler, Visual Specifications for Modular Reasoning about Asynchronous Systems, Proceedings of the 22nd IFIP WG 6.1 International Conference Houston on Formal Techniques for Networked and Distributed Systems, p.226-242, November 11-14, 2002
Tod Amon , Gaetano Borriello , Taokuan Hu , Jiwen Liu, Symbolic timing verification of timing diagrams using Presburger formulas, Proceedings of the 34th annual Design Automation Conference, p.226-231, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266071]
André, C. 1996. Representation and analysis of reactive behaviors: A synchronous approach. Tech. rep. Laboratoire Informatique, Signaux, et Systémes, Université Nice-Sophia Antipolis, Sophia Antipolis, France.
Roy Armoni , Limor Fix , Alon Flaisher , Rob Gerth , Boris Ginsburg , Tomer Kanza , Avner Landver , Sela Mador-Haim , Eli Singerman , Andreas Tiemeyer , Moshe Y. Vardi , Yael Zbar, The ForSpec Temporal Logic: A New Temporal Property-Specification Language, Proceedings of the 8th International Conference on Tools and Algorithms for the Construction and Analysis of Systems, p.296-211, April 08-12, 2002
P. J. Ashenden , P. A. Wilsey , D. E. Martin, SUAVE: Painless Extension For An Object-Oriented VHDL, Proceedings of the 1997 VHDL International User's Forum (VIUF '97), p.60, October 19-22, 1997
Baresi, L. 2002. Some preliminary hints on formalizing UML with object petri nets. In Proceedings of the Sixth Biennial World Conference on Integrated Design and Process Technology, H. Ehrig, B. J. Krämer, and A. Ertas, Eds. Society of Design and Process Science, 17. Website: www.sdpsnet.org.
Beer, I., Ben-David, S., Eisner, C., Fisman, D., Gringauze, A., and Rodeh, Y. 2001. The temporal logic sugar. In Computer Aided Verification, G. Berry, H. Comon, and A. Finkel, Eds. Lecture Notes in Computer Science, vol. 2102. Springer-Verlag, Berlin, Germany, 363--367.
Ilan Beer , Shoham Ben-David , Cindy Eisner , Daniel Geist , L. Gluhovsky , Tamir Heyman , Avner Landver , P. Paanah , Yoav Rodeh , G. Ronin , Yaron Wolfsthal, RuleBase: Model Checking at IBM, Proceedings of the 9th International Conference on Computer Aided Verification, p.480-483, June 22-25, 1997
Ilan Beer , Shoham Ben-David , Cindy Eisner , Avner Landver, RuleBase: an industry-oriented formal verification tool, Proceedings of the 33rd annual Design Automation Conference, p.655-660, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240642]
Bell Labs Design Automation and Lucent Technologies. 1998. FormalCheck User's Guide, v2.1 ed. Bell Labs Design Automation and Lucent Technologies, Murray Hill, NJ.
Bergeron, J. and Simmons, D. 2000. Exploiting the power of vera: Creating useful class libraries. In Proceedings of Synopsys Users Group.
Berry, G. 1999. The Esterel v5 language primer. Tech. rep. Centre de Mathématiques Appliquées, Ecole des Mines and INRIA.
Gérard Berry, The foundations of Esterel, Proof, language, and interaction: essays in honour of Robin Milner, MIT Press, Cambridge, MA, 2000
Berry, G. and Kishinevsky, M. 2000. Hardware esterel language extension proposal. Tech. rep. Esterel Technologies, Mountain View, CA. Website: www.esterel-technologies.com/v3.
Bhasker, J. 2002. A SystemC Primer. Star Galaxy Publishing, Alleutown, PA.
Bianco, V. D., Lavazza, L., and Mauri, M. 2002. A formalization of UML Statecharts for real-time software modeling. In Proceedings of the Sixth Biennial World Conference on Integrated Design and Process Technology, H. Ehrig, B. J. Krämer, and A. Ertas, Eds. Society of Design and Process Science, 16. Website: www.sdpsnet.org.
Per Bjesse , Koen Claessen , Mary Sheeran , Satnam Singh, Lava: hardware design in Haskell, Proceedings of the third ACM SIGPLAN international conference on Functional programming, p.174-184, September 26-29, 1998, Baltimore, Maryland, USA[doi>10.1145/289423.289440]
Lionel Blanc , Sylvan Dissoubray, Esterel methodology for complex system design, Proceedings of MIGAS fourth session on Microelectronics for telecommunications : managing high complexity and mobility: managing high complexity and mobility, p.163-170, December 2000, Autrans, France
Böger, E., Cavarra, A., and Riccobene, E. 2000. An ASM semantics for UML activity diagrams. In Algebraic Methodology and Software Technology, T. Rus, Ed. Lecture Notes in Computer Science, vol. 1816. Springer-Verlag, Berlin, Germany, 298--308.
Bohn, J., Damm, W., Wittke, H., Klose, J., and Moik, A. 2002. Modeling and validating train system applications using statemate and live sequence charts. In Proceedings of the Sixth Biennial World Conference on Integrated Design and Process Technology, H. Ehrig, B. J. Krämer, and A. Ertas, Eds. Society for Design and Process Science, 34. Website: www.sdpsnet.org.
Grady Booch , James Rumbaugh , Ivar Jacobson, The Unified Modeling Language user guide, Addison Wesley Longman Publishing Co., Inc., Redwood City, CA, 1999
Bozga, B., Graf, S., Munier, L., Ober, I., Roux, J.-L., and Vincent, D. 2001. Timed extensions for SDL. In Proceedings of the Tenth SDL Forum. Lecture Notes in Computer Science, vol. 2078. Springer-Verlag, Berlin, Germany, 223--240.
Bozga, M., Graf, S., Kerbrat, A., Vincent, D., Mounier, L., and Ober, I. 2000. SDL for real-time: What is missing? In Proceedings of SAM: 2nd Workshop on SDL and MSC. 108--122.
Brat, G., Havelund, K., Park, S., and Visser, W. 2000. Java PathFinder---a second generation of a Java model checker. In Proceedigs of the Workshop on Advances in Verification.
Brickford, M. and Guaspari, D. 1998. Lightweight analysis of UML. Tech. rep. Odyssey Research Associates, Ithaca, NY (now known as ATC-NY).
Brunelli, M., Battú, L., Castelnuovo, A., and Sforza, F. 2001. Functional verification of a HW block using VERA. In Synopsys Users Group Proceedings.
Annette Bunker , Ganesh Gopalakrishnan, Using Live Sequence Charts for Hardware Protocol Specification and Compliance Verification, Proceedings of the Sixth IEEE International High-Level Design Validation and Test Workshop (HLDVT'01), p.95, December 07-09, 2001
Bunker, A. and Gopalakrishnan, G. 2002. Verifying a VCI bus interface model using an LSC-based specification. In Proceedings of the Sixth Biennial World Conference on Integrated Design and Process Technology, H. Ehrig, B. J. Krämer, and A. Ertas, Eds. Society of Design and Process Science, 48. Website: www.sdpsnet.org.
Cabanis, D., Medhat, S., and Weavers, N. 1996. Object-oriented extensions of VHDL: The classification orientation. In VHDL User Forum. SIG-VHDL, 265--274.
Claessen, K. and Sheeran, M. 2000. A tutorial on Lava: A hardware description and verification language. Tech. rep. School of Computer Science and Engineering, Chalmers University of Technology and Göteborg University, Göteborg, Sweden.
Clark, T., Evans, A., Kent, S., and Sammut, P. 2001. The MMF approach to engineering object-oriented design languages. In Proceedings of the Workshop on Language Descriptions, Tools and Applications.
Werner Damm , David Harel, LSCs: Breathing Life into Message Sequence Charts, Formal Methods in System Design, v.19 n.1, p.45-80, July 2001[doi>10.1023/A:1011227529550]
Werner Damm , Jochen Klose, Verification of a Radio-Based Signaling System Using the STATEMATE Verification Environment, Formal Methods in System Design, v.19 n.2, p.121-141, September 2001[doi>10.1023/A:1011279932612]
Dömer, R. and Gajski, D. D. 1998. Comparison of the scenic design environment and the SpecC system. Tech. rep. Department of Information and Computer Science, University of California, Irvine, Irvine, CA.
Rainer Dömer , Daniel D. Gajski, Reuse and protection of intellectual property in the SpecC system, Proceedings of the 2000 Asia and South Pacific Design Automation Conference, p.49-54, January 2000, Yokohama, Japan[doi>10.1145/368434.368510]
Dömer, R., Gerstlauer, A., and Gajski, D. 2002. SpecC Language Reference Manual: Version 2.0. SpecC Technology Open Consortium, Tokyo, Japan. Website: http://www.SpecC.gr.jp/.
Dömer, R., Zhu, J., and Gajski, D. D. 1998. The SpecC Language Reference Manual. Tech. rep. Department of Information and Computer Science, University of California, Irvine, Irvine, CA.
Rolf Drechsler , Daniel Groβe, Reachability Analysis for Formal Verification of SystemC, Proceedings of the Euromicro Symposium on Digital Systems Design, p.337, September 04-06, 2002
Ellsberger, J., Hogrefe, D., and Sarma, A. 1997. SDL: Formal Object-Oriented Language for Communicating Systems. Prentice Hall, Englewood Cliffs, NJ.
Kathryn Fisler , K. Jon Barwise , Steven D. Johnson, A unified approach to hardware verification through a heterogeneous logic of design diagrams, Indiana University, Indianapolis, IN, 1996
Kathi Fisler, Timing Diagrams: Formalization and Algorithmic Verification, Journal of Logic, Language and Information, v.8 n.3, p.323-361, July 1999[doi>10.1023/A:1008345113376]
Formal Methods Group. 2000. Guide to Sugar Formal Specification Language. IBM Haifa Research Laboratory, Haifa, Israel.
Formal Methods Group. 2001. EDL. IBM Haifa Research Laboratory, Haifa, Israel.
Fowler, M. 1999. UML Distilled. Object Technology Series. Addison-Wesley, Reading, MA.
R. B. France , J.-M. Bruel , M. M. Larrondo-Petrie , M. Shroff, Exploring the semantics of UML type structures with Z, Proceedings of the IFIP TC6 WG6.1 international workshop on Formal methods for open object-based distributed systems, p.247-257, January 1997, Canterbury, United Kingdom
Gajski, D. D., Zhu, J., Doemer, R., Gerstlauer, A., and Zhao, S. 1999. The SpecC Methodology. Tech. rep. ICS-99-56. Department of Information and Computer Science, University of California, Irvine, Irvine, CA.
Gajski, D. D., Zhu, J., Dömer, R., Gerstlauer, A., and Zhao, S. 2000. SpecC: Specification Language and Methodology. Kluwer Academic Publishers, Dordrecht, The Netherlands.
Goering, R. 2003. EDA divided on SystemVerilog. EE Times. (CMP Media. Website: www.eet.com.
Gordon, M. J. C. 2002. Using HOL to study Sugar 2.0 semantics. In Track B Proceedings of the 15th International Conference on Theorem Proving in Higher Order Logics. Number CP-2002-211736. National Aeronautics and Space Administration, Washington, DC, 87--100.
Elsa L. Gunter , Anca Muscholl , Doron Peled, Compositional Message Sequence Charts, Proceedings of the 7th International Conference on Tools and Algorithms for the Construction and Analysis of Systems, p.496-511, April 02-06, 2001
David Harel, Statecharts:  A visual formalism for complex systems, Science of Computer Programming, v.8 n.3, p.231-274, June 1, 1987[doi>10.1016/0167-6423(87)90035-9]
David Harel, From Play-In Scenarios to Code: An Achievable Dream, Computer, v.34 n.1, p.53-60, January 2001[doi>10.1109/2.895118]
David Harel , Hillel Kugler , Rami Marelly , Amir Pnueli, Smart Play-out of Behavioral Requirements, Proceedings of the 4th International Conference on Formal Methods in Computer-Aided Design, p.378-398, November 06-08, 2002
D. Harel , R. Marelly, Playing with Time: On the Specification and Execution of Time-Enriched LSCs, Proceedings of the 10th IEEE International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunications Systems, p.193, October 11-16, 2002
Harel, D., Pnueli, A., Schmidt, J. P., and Sherman, R. 1987. On the formal semantics of Statecharts. In IEEE Symposium On Logic In Computer Science. IEEE Computer Society Press, 54--64.
Rachid Helaihel , Kunle Olukotun, Java as a specification language for hardware-software systems, Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design, p.690-697, November 09-13, 1997, San Jose, California, USA
Helbig, J. and Kelb, P. 1994. An OBDD-representation of Statecharts. In Proceedings of the European Conference on Design Automation. IEEE Computer Society Press, 142--149.
Henriksen, J. G., Mukun, M., Kumar, K. N., and Thiagarajan, P. 2000. On Message Sequence graphs and finitely generated regular MSC languages. In International Symposium on Mathematical Foundations of Computer Science. Lecture Notes in Computer Science, vol. 1853. Springer-Verlag, Berlin, Germany, 675--686.
Yoav Hollander , Matthew Morley , Amos Noy, The e Language: A Fresh Separation of Concerns, Proceedings of the Technology of Object-Oriented Languages and Systems, p.41, March 12-14, 2001
Hussmann, H. 2002. Loose semantics for UML/OCL. In Proceedings of the Sixth Biennial World Conference on Integrated Design and Process Technology, H. Ehrig, B. J. Krämer, and A. Ertas, Eds. Society of Design and Process Science, 15. Website: www.sdpsnet.org.
International Telecommunication Union. 1998. ITU-T Recommendation Z.120: Message Sequence Chart (MSC)---Annex B: Formal Semantics of Message Sequence Charts. International Telecommunication Union, Genewa, Switzerland.
International Telecommunication Union. 1999a. ITU-T Recommendation Z.100: Specification and Description Language (SDL). International Telecommunication Union, Genewa, Switzerland.
International Telecommunication Union. 1999b. ITU-T Recommendation Z.120: Message Sequence Chart (MSC). International Telecommunication Union, Genewa, Switzerland.
International Telecommunication Union. 2000a. ITU-T Recommendation Z.100: Specification and Description Language (SDL): Annex F1: SDL Formal Definition: General Overview. International Telecommunication Union, Genewa, Switzerland.
International Telecommunication Union. 2000b. ITU-T Recommendation Z.100: Specification and Description Language (SDL): Annex F3: SDL Formal Definition: Dynamic Semantics. International Telecommunication Union, Genewa, Switzerland.
James, P. and Dhamanwala, S. 2000. Vera, Vera on the wall: Useful lessons for first-time Vera users. In Proceedings of Synopsys Users Group.
Kahn, G. 1974. The semantics of simple language for parallel programming. In IFIP Congress 1974. 471--475.
Khordoc, K. 1996. Action diagrams: A methodology for the specification and verification of real-time systems. Ph.D. dissertation, McGill University, Montreal, P.Q., Canada.
K. Khordoc , E. Cerny, Semantics and verification of action diagrams with linear timing, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.3 n.1, p.21-50, Jan. 1998[doi>10.1145/270580.270582]
Khordoc, K., Dufresne, M., and Cerny, E. 1991. A stimulus/response system based on hierarchical timing diagrams. In Proceedings of the IEEE International Conference on Computer-Aided Design. 358--361.
Soon-Kyeong Kim , David Carrington, Formalizing the UML class diagram using object-Z, Proceedings of the 2nd international conference on The unified modeling language: beyond the standard, October 28-30, 1999, Fort Collins, CO, USA
Jochen Klose , Hartmut Wittke, An Automata Based Interpretation of Live Sequence Charts, Proceedings of the 7th International Conference on Tools and Algorithms for the Construction and Analysis of Systems, p.512-527, April 02-06, 2001
Krishnamoorthy, S., Arora, G., and Guravannavar, R. 2002. Network system verification with VERA. In Proceedings of Synopsys Users Group.
Krüger, I., Grosu, R., Scholz, P., and Broy, M. 1999. From MSCs to Statecharts. In Distributed and Parallel Embedded Systems. Kluwer Academic Publishers, Dordrecht, The Netherlands.
T. Kuhn , T. Oppold , M. Winterholer , W. Rosenstiel , Marc Edwards , Yaron Kashai, A framework for object oriented hardware specification, verification, and synthesis, Proceedings of the 38th annual Design Automation Conference, p.413-418, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.378537]
Kuhn, T. and Rosenstiel, W. 1998. Java based modeling and simulation of digital systems on register transfer level. In Proceedings of the Workshop on System Design Automation.
Tommy Kuhn , Wolfgang Rosenstiel , Udo Kebschull, Description and simulation of hardware/software systems with Java, Proceedings of the 36th annual ACM/IEEE Design Automation Conference, p.790-793, June 21-25, 1999, New Orleans, Louisiana, USA[doi>10.1145/309847.310059]
Levin, V. and Yenigün, H. 2001. SDLcheck: A model checking tool. In Computer Aided Verification, G. Berry, H. Comon, and A. Finkel, Eds. Lecture Notes in Computer Science, vol. 2102. Springer-Verlag, Berlin, Germany, 378--381.
K. Lüth , T. Peikenkamp, HW/SW Cosynthesis Using Statecharts and Symbolic Timing Diagrams, Proceedings of the Ninth IEEE International Workshop on Rapid System Prototyping, p.212, June 03-05, 1998
Gerald L\uttgen , Michael Beeck , and R Cleaveland, A compositional approach to Statecharts semantics, Institute for Computer Applications in Science and Engineering (ICASE), 2000
Madhusudan, P. 2001. Resoning about sequential and branching behaviors of Message Sequence Graphs. In International Colloquium on Automata, Languages, and Programming, F. Orejas, P. Spirakis, and J. van Leeuwen, Eds. Lecture Notes in Computer Science, vol. 2076. Springer-Verlag, Berlin, Germany, 809--820.
Madhusudan, P. and Meenakshi, B. 2001. Beyond Message Sequence Graphs. In Foundations of Software Technology and Theoretical Computer Science, R. Hariharan, M. Mukund, and V. Vinay, Eds. Lecture Notes in Computer Science, vol. 2245. Springer-Verlag, Berlin, Germany, 256--267.
James Monaco , David Holloway , Rajesh Raina, Functional verification methodology for the PowerPC 604 microprocessor, Proceedings of the 33rd annual Design Automation Conference, p.319-324, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240579]
Moorby, P., Salz, A., Flake, P., Dudani, S., and Fitzpatrick, T. 2003. Achieving determinism in SystemVerilog 3.1 scheduling semantics. In Proceedings of the Design and Verification Conference.
Wolfgang Mueller , Rainer Dömer , Andreas Gerstlauer, The formal execution semantics of SpecC, Proceedings of the 15th international symposium on System Synthesis, October 02-04, 2002, Kyoto, Japan[doi>10.1145/581199.581234]
J. Ruf , D. Hoffmann , J. Gerlach , T. Kropf , W. Rosenstiehl , W. Mueller, The simulation semantics of systemC, Proceedings of the conference on Design, automation and test in Europe, p.64-70, March 2001, Munich, Germany
Muscholl, A. and Peled, D. 1999. Message Sequence Graphs and decision {problems on Mazurkiewicz traces. In International Symposium on Mathematical Foundations of Computer Science. Lecture Notes in Computer Science, vol. 1672. Springer-Verlag, Berlin, Germany, 81--91.
Muscholl, A. and Peled, D. 2000. Analyzing Message Sequence Charts. In Proceedings of the SDL and MSC Workshop.
Muscholl, A. and Peled, D. 2001. From finite state communication protocols to high-level Message Sequence Charts. In International Symposium on Mathematical Foundations of Computer Science. Lecture Notes in Computer Science, vol. 2076. Springer-Verlag, Berlin, Germany, 720--731.
Anca Muscholl , Doron Peled , Zhendong Su, Deciding Properties for Message Sequence Charts, Proceedings of the First International Conference on Foundations of Software Science and Computation Structure, p.226-242, March 28-April 04, 1998
Open SystemC Initiative. 1999. Website: www.systemc.org.
Amir Pnueli , M. Shalev, What is in a Step: On the Semantics of Statecharts, Proceedings of the International Conference on Theoretical Aspects of Computer Software, p.244-264, September 24-27, 1991
W. Putzke-Röming , M. Radetzki , W. Nebel, A flexible message passing mechanism for objective VHDL, Proceedings of the conference on Design, automation and test in Europe, p.242-249, February 23-26, 1998, Le Palais des Congrés de Paris, France
Radetzki, M., Putzke, W., Nebel, W., Maginot, S., Berge, J.-M., and Tagant, A.-M. 1997. VHDL language extensions to support abstraction and re-use. In Proceedings of the Workshop on Libraries, Component Modeling and Quality Assurance.
Mark Richters , Martin Gogolla, On Formalizing the UML Object Constraint Language OCL, Proceedings of the 17th International Conference on Conceptual Modeling, p.449-464, November 16-19, 1998
Mark Richters , Martin Gogolla, OCL: Syntax, Semantics, and Tools, Object Modeling with the OCL, The Rationale behind the Object Constraint Language, p.42-68, January 2002
James Rumbaugh , Ivar Jacobson , Grady Booch, The Unified Modeling Language reference manual, Addison-Wesley Longman Ltd., Essex, UK, 1998
Santarini, M. 2001. Deal links formal verification to testbench generation. EE Times. (CMP Media Website: www.eet.com.)
Natasha Sharygina , James C. Browne , Robert P. Kurshan, A Formal Object-Oriented Analysis for Software Reliability: Design for Verification, Proceedings of the 4th International Conference on Fundamental Approaches to Software Engineering, p.318-332, April 02-06, 2001
Kanna Shimizu , David L. Dill, Deriving a simulation input generator and a coverage metric from a formal specification, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514118]
Shimizu, K., Dill, D. L., and Chou, C.-T. 2001. A specification methodology by a collection of compact properties as applied to the Intel® ItaniumTM processor bus protocol. In Correct Hardware Design and Verification Methods: 11th IFIP WG10.5 Advanced Research Working Conference. Lecture Notes in Computer Science, vol. 2114. Springer-Verlag, Berlin, Germany, 340--354.
Kanna Shimizu , David L. Dill , Alan J. Hu, Monitor-Based Formal Specification of PCI, Proceedings of the Third International Conference on Formal Methods in Computer-Aided Design, p.335-353, November 01-03, 2000
Sutherland, S. 2002. Verilog, the next generation: Accellera's systemVerilog. In Proceedings of the HDL Conference.
Sutherland, S. 2003. SystemVerilog 3.1: It's what the DAVEs in your company asked for. In Proceedings of the Design and Verification Conference.
Sowmitri Swamy , Arthur Molin , Burt Covnot, OO-VHDL: Object-Oriented Extensions to VHDL, Computer, v.28 n.10, p.18-26, October 1995[doi>10.1109/2.467587]
Swan, S. 2001. An introduction to system level modeling in SystemC 2.0. Tech. rep. Open SystemC Initiative. Website: www.systemc.org.
Synopsys, Inc. 2001a. OpenVera 1.01: Language Reference Manual. Synopsys, Inc., Mountain View, CA. Website: www.synopsys.com.
Synopsys, Inc. 2001b. OpenVera technology backgrounder. Synopsys, Inc., Mountain View, CA. Website: www.synopsys.com.
Synopsys, Inc. 2002. OpenVeraTM Assertions (OVA) and ForSpec. Synopsys, Inc., Mountain View, CA. Website: www.synopsys.com.
Andrew Tanenbaum, Computer Networks, Prentice Hall Professional Technical Reference, 2002
The Object Management Group. 1999. OMG Unified Modeling Language Specification. The Object Management Group, Needham, MA.
Thompson, K. and Williamson, L. 2002. Hardware verification with the Unified Modeling Language and Vera. In Proceedings of Synopsys Users Group.
Verisity Design, Inc. 1999. Spec-based verification. Verisity Design, Mountain View, CA.
Willem Visser , Klaus Havelund , Guillaume Brat , SeungJoon Park, Model Checking Programs, Proceedings of the 15th IEEE international conference on Automated software engineering, p.3, September 11-15, 2000
Elizabeth A. Walkup , Gaetano Borriello, Interface timing verification with application to synthesis, Proceedings of the 31st annual Design Automation Conference, p.106-112, June 06-10, 1994, San Diego, California, USA[doi>10.1145/196244.196297]
Wang, R. and Wen, Z. 2002. A verification environment for PCI-X BFMs in VERA. In Proceedings of Synopsys Users Group.
Jos Warmer , Anneke Kleppe, The object constraint language: precise modeling with UML, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1998
James Shin Young , Josh MacDonald , Michael Shilman , Abdallah Tabbara , Paul Hilfinger , A. Richard Newton, Design and specification of embedded systems in Java using successive, formal refinement, Proceedings of the 35th annual Design Automation Conference, p.70-75, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277058]
Zippelius, R. and Müller-Glaser, K. D. 1992. An object-oriented extension of VHDL. In Proceedings of the VHDL Forum for Computer Aided Design in Europe. 155--163.
