<profile>

<section name = "Vitis HLS Report for 'EQ_Pipeline_VITIS_LOOP_165_1'" level="0">
<item name = "Date">Fri Sep 12 02:19:31 2025
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">EQ_HLS</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 5.820 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_165_1">?, ?, 2, 1, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 114, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 45, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln176_fu_171_p2">+, 0, 0, 12, 11, 1</column>
<column name="sub_ln1349_1_fu_230_p2">-, 0, 0, 25, 1, 18</column>
<column name="sub_ln1349_fu_210_p2">-, 0, 0, 47, 1, 40</column>
<column name="and_ln165_fu_165_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">and, 0, 0, 2, 1, 1</column>
<column name="select_ln1349_fu_250_p3">select, 0, 0, 18, 1, 18</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln165_1_fu_159_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln165_fu_258_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_phi_ln165_phi_fu_135_p4">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_count_1">9, 2, 11, 22</column>
<column name="count_fu_76">9, 2, 11, 22</column>
<column name="in_stream_TDATA_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln165_reg_280">1, 0, 1, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="count_fu_76">11, 0, 11, 0</column>
<column name="phi_ln165_reg_132">1, 0, 1, 0</column>
<column name="select_ln1349_reg_289">18, 0, 18, 0</column>
<column name="zext_ln161_reg_284">11, 0, 64, 53</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, EQ_Pipeline_VITIS_LOOP_165_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, EQ_Pipeline_VITIS_LOOP_165_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, EQ_Pipeline_VITIS_LOOP_165_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, EQ_Pipeline_VITIS_LOOP_165_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, EQ_Pipeline_VITIS_LOOP_165_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, EQ_Pipeline_VITIS_LOOP_165_1, return value</column>
<column name="in_stream_TVALID">in, 1, axis, in_stream_V_data_V, pointer</column>
<column name="in_stream_TDATA">in, 32, axis, in_stream_V_data_V, pointer</column>
<column name="in_stream_TREADY">out, 1, axis, in_stream_V_dest_V, pointer</column>
<column name="in_stream_TDEST">in, 6, axis, in_stream_V_dest_V, pointer</column>
<column name="in_stream_TKEEP">in, 4, axis, in_stream_V_keep_V, pointer</column>
<column name="in_stream_TSTRB">in, 4, axis, in_stream_V_strb_V, pointer</column>
<column name="in_stream_TUSER">in, 2, axis, in_stream_V_user_V, pointer</column>
<column name="in_stream_TLAST">in, 1, axis, in_stream_V_last_V, pointer</column>
<column name="in_stream_TID">in, 5, axis, in_stream_V_id_V, pointer</column>
<column name="buf_re_V_address0">out, 10, ap_memory, buf_re_V, array</column>
<column name="buf_re_V_ce0">out, 1, ap_memory, buf_re_V, array</column>
<column name="buf_re_V_we0">out, 1, ap_memory, buf_re_V, array</column>
<column name="buf_re_V_d0">out, 40, ap_memory, buf_re_V, array</column>
<column name="buf_im_V_address0">out, 10, ap_memory, buf_im_V, array</column>
<column name="buf_im_V_ce0">out, 1, ap_memory, buf_im_V, array</column>
<column name="buf_im_V_we0">out, 1, ap_memory, buf_im_V, array</column>
<column name="buf_im_V_d0">out, 40, ap_memory, buf_im_V, array</column>
<column name="count_out">out, 11, ap_vld, count_out, pointer</column>
<column name="count_out_ap_vld">out, 1, ap_vld, count_out, pointer</column>
</table>
</item>
</section>
</profile>
