<!DOCTYPE html><html><head><meta charset="utf-8"></meta><meta content="width=device-width, initial-scale=1" name="viewport"></meta><title>class TargetPassConfig: LLVM 10.0.0 documentation</title><link href="styles.css" rel="stylesheet"></link><script src="highlight.min.js"></script><script>hljs.highlightAll();</script><link href="katex.min.css" rel="stylesheet"></link><script src="katex.min.js"></script><script src="auto-render.min.js"></script><script>
    document.addEventListener("DOMContentLoaded", function() {
      renderMathInElement(document.body, {
        delimiters: [
          {left: '$$', right: '$$', display: true},
          {left: '$', right: '$', display: false},
        ],
      });
    });
  </script><link href="apple-touch-icon.png" sizes="180x180" rel="apple-touch-icon"></link><link href="favicon-32x32.png" sizes="32x32" type="image/png" rel="icon"></link><link href="favicon-16x16.png" sizes="16x16" type="image/png" rel="icon"></link></head><body><div id="wrapper"><section class="section"><div class="container"><div class="columns"><aside class="column is-one-fifth"><ul class="menu-list"><p class="is-size-4">LLVM 10.0.0</p><p class="menu-label">Navigation</p><li><a href="index.html">Home</a></li><li><a href="search.html">Search</a></li><li><a href="https://github.com/llvm/llvm-project/">Repository</a></li><li><a href="https://hdoc.io">Made with hdoc</a></li><p class="menu-label">API Documentation</p><li><a href="functions.html">Functions</a></li><li><a href="records.html">Records</a></li><li><a href="enums.html">Enums</a></li><li><a href="namespaces.html">Namespaces</a></li></ul></aside><div class="column" style="overflow-x: auto"><nav class="breadcrumb has-arrow-separator" aria-label="breadcrumbs"><ul><li><a href="namespaces.html#00A4DA910CC17C2D"><span>namespace llvm</span></a></li><li class="is-active"><a aria-current="page4307146051D7A56E"><span>class TargetPassConfig</span></a></li></ul></nav><main class="content"><h1>class TargetPassConfig</h1><h2>Declaration</h2><pre class="p-0"><code class="hdoc-record-code language-cpp">class TargetPassConfig : public ImmutablePass { /* full declaration omitted */ };</code></pre><h2>Description</h2><p>Target-Independent Code Generator Pass Configuration Options. This is an ImmutablePass solely for the purpose of exposing CodeGen options to the internals of other CodeGen passes.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L83">llvm/include/llvm/CodeGen/TargetPassConfig.h:83</a></p><p>Inherits from: <a href="r22A49D4E9EC1E212.html">ImmutablePass</a></p><h2>Member Variables</h2><dl><dt class="is-family-code" id="var_TM">protected  llvm::LLVMTargetMachine* <b>TM</b></dt><dt class="is-family-code" id="var_Impl">protected  <a href="rC247A37F11EFE02E.html">llvm::PassConfigImpl</a>* <b>Impl</b> = nullptr</dt><dt class="is-family-code" id="var_Initialized">protected  bool <b>Initialized</b> = false</dt><dt class="is-family-code" id="var_DisableVerify">protected  bool <b>DisableVerify</b> = false</dt><dt class="is-family-code" id="var_EnableTailMerge">protected  bool <b>EnableTailMerge</b> = true</dt><dd>Default setting for -enable-tail-merge on this target.</dd><dt class="is-family-code" id="var_RequireCodeGenSCCOrder">protected  bool <b>RequireCodeGenSCCOrder</b> = false</dt><dd>Require processing of functions such that callees are generated before callers.</dd><dt class="is-family-code" id="var_ID">public static  char <b>ID</b></dt></dl><h2>Method Overview</h2><ul><li class="is-family-code">public  <a href="#A8D7753AD3EE0378"><b>TargetPassConfig</b></a>(llvm::LLVMTargetMachine &amp; TM, llvm::legacy::PassManagerBase &amp; pm)</li><li class="is-family-code">public  <a href="#D337E81B4740D9CF"><b>TargetPassConfig</b></a>()</li><li class="is-family-code">protected virtual void  <a href="#18B3C1C827FD79C7"><b>addBlockPlacement</b></a>()</li><li class="is-family-code">public virtual void  <a href="#081EA200BE41D4AA"><b>addCodeGenPrepare</b></a>()</li><li class="is-family-code">protected bool  <a href="#BAC8DA0DCDA3A202"><b>addCoreISelPasses</b></a>()</li><li class="is-family-code">protected virtual void  <a href="#6786F4065D33AA1B"><b>addFastRegAlloc</b></a>()</li><li class="is-family-code">protected virtual bool  <a href="#8CF33E8B71BF271A"><b>addGCPasses</b></a>()</li><li class="is-family-code">public virtual bool  <a href="#A4FB7AE3C1C70F9E"><b>addGlobalInstructionSelect</b></a>()</li><li class="is-family-code">protected virtual bool  <a href="#1E4AE1C5FFAB117B"><b>addILPOpts</b></a>()</li><li class="is-family-code">public virtual void  <a href="#C240194145948D9C"><b>addIRPasses</b></a>()</li><li class="is-family-code">public virtual bool  <a href="#6E9A64F12BD74711"><b>addIRTranslator</b></a>()</li><li class="is-family-code">public bool  <a href="#AD46E1893F974B6E"><b>addISelPasses</b></a>()</li><li class="is-family-code">public virtual void  <a href="#A4EEBFC996F04622"><b>addISelPrepare</b></a>()</li><li class="is-family-code">public virtual bool  <a href="#96B18B1C0F72A009"><b>addInstSelector</b></a>()</li><li class="is-family-code">public virtual bool  <a href="#CD8F459DBCEC9F19"><b>addLegalizeMachineIR</b></a>()</li><li class="is-family-code">protected virtual void  <a href="#68893534D78D0997"><b>addMachineLateOptimization</b></a>()</li><li class="is-family-code">public virtual void  <a href="#08A02DDF5A2B6546"><b>addMachinePasses</b></a>()</li><li class="is-family-code">protected virtual void  <a href="#3EE68D48AE59B878"><b>addMachineSSAOptimization</b></a>()</li><li class="is-family-code">protected virtual void  <a href="#C0424C053BEDA99C"><b>addOptimizedRegAlloc</b></a>()</li><li class="is-family-code">protected llvm::AnalysisID  <a href="#C89554342BCED66A"><b>addPass</b></a>(llvm::AnalysisID PassID, bool verifyAfter = true, bool printAfter = true)</li><li class="is-family-code">protected void  <a href="#1016D5AE477F4FD0"><b>addPass</b></a>(llvm::Pass * P, bool verifyAfter = true, bool printAfter = true)</li><li class="is-family-code">public void  <a href="#6FAF1E0EF0226C25"><b>addPassesToHandleExceptions</b></a>()</li><li class="is-family-code">protected virtual void  <a href="#BBA4166593560186"><b>addPostRegAlloc</b></a>()</li><li class="is-family-code">protected virtual void  <a href="#7E109E8227C5B8B6"><b>addPostRewrite</b></a>()</li><li class="is-family-code">protected virtual void  <a href="#C57E8D6D58EBFF40"><b>addPreEmitPass</b></a>()</li><li class="is-family-code">protected virtual void  <a href="#65E9E124C8D0C466"><b>addPreEmitPass2</b></a>()</li><li class="is-family-code">public virtual void  <a href="#DBE36C4D0DAFAF93"><b>addPreGlobalInstructionSelect</b></a>()</li><li class="is-family-code">protected virtual bool  <a href="#A7D5069BAE156128"><b>addPreISel</b></a>()</li><li class="is-family-code">public virtual void  <a href="#0BB71D1C11ABE08C"><b>addPreLegalizeMachineIR</b></a>()</li><li class="is-family-code">protected virtual void  <a href="#BEED4FA4E0A4124C"><b>addPreRegAlloc</b></a>()</li><li class="is-family-code">public virtual void  <a href="#74255E09E25CB59F"><b>addPreRegBankSelect</b></a>()</li><li class="is-family-code">protected virtual bool  <a href="#2DE9D91AA3B7A35A"><b>addPreRewrite</b></a>()</li><li class="is-family-code">protected virtual void  <a href="#489F42153A48A616"><b>addPreSched2</b></a>()</li><li class="is-family-code">public void  <a href="#8A052795E6FF3ADB"><b>addPrintPass</b></a>(const std::string &amp; Banner)</li><li class="is-family-code">protected virtual bool  <a href="#3B4A42717BC5CEA4"><b>addRegAssignmentFast</b></a>()</li><li class="is-family-code">protected virtual bool  <a href="#459C5576FD33E148"><b>addRegAssignmentOptimized</b></a>()</li><li class="is-family-code">public virtual bool  <a href="#0EE87EC0E305DC55"><b>addRegBankSelect</b></a>()</li><li class="is-family-code">public void  <a href="#BAE61AF2329D630F"><b>addVerifyPass</b></a>(const std::string &amp; Banner)</li><li class="is-family-code">public virtual llvm::ScheduleDAGInstrs *  <a href="#8C35FD9CBCDB9082"><b>createMachineScheduler</b></a>(llvm::MachineSchedContext * C) const</li><li class="is-family-code">public virtual llvm::ScheduleDAGInstrs *  <a href="#054A2DD6E7458F76"><b>createPostMachineScheduler</b></a>(llvm::MachineSchedContext * C) const</li><li class="is-family-code">protected virtual llvm::FunctionPass *  <a href="#F20C9C6C2E336E88"><b>createRegAllocPass</b></a>(bool Optimized)</li><li class="is-family-code">protected virtual llvm::FunctionPass *  <a href="#7B993BB378E82794"><b>createTargetRegisterAllocator</b></a>(bool Optimized)</li><li class="is-family-code">public void  <a href="#0CCDA8D0251D7E5F"><b>disablePass</b></a>(llvm::AnalysisID PassID)</li><li class="is-family-code">public void  <a href="#1BFDC1739ADF41F0"><b>enablePass</b></a>(llvm::AnalysisID PassID)</li><li class="is-family-code">public int  <a href="#6BE1967434D7030E"><b>getCSEConfig</b></a>() const</li><li class="is-family-code">public bool  <a href="#A91E9487D068A05E"><b>getEnableTailMerge</b></a>() const</li><li class="is-family-code">public std::string  <a href="#E41DE4404A9E74A6"><b>getLimitedCodeGenPipelineReason</b></a>(const char * Separator = &quot;/&quot;) const</li><li class="is-family-code">public CodeGenOpt::Level  <a href="#241D9514E43F3BC9"><b>getOptLevel</b></a>() const</li><li class="is-family-code">public bool  <a href="#9A38BA6EEE4C18F5"><b>getOptimizeRegAlloc</b></a>() const</li><li class="is-family-code">public llvm::IdentifyingPassPtr  <a href="#F90AB4CADB44B37D"><b>getPassSubstitution</b></a>(llvm::AnalysisID StandardID) const</li><li class="is-family-code">public template &lt;typename TMC&gt;TMC &amp;  <a href="#B7DC3AFF69B306DE"><b>getTM</b></a>() const</li><li class="is-family-code">public static bool  <a href="#BDA287CA986E6718"><b>hasLimitedCodeGenPipeline</b></a>()</li><li class="is-family-code">public void  <a href="#F0DA96958635D779"><b>insertPass</b></a>(llvm::AnalysisID TargetPassID, llvm::IdentifyingPassPtr InsertedPassID, bool VerifyAfter = true, bool PrintAfter = true)</li><li class="is-family-code">public virtual bool  <a href="#12D4E19871D9F3DF"><b>isGISelCSEEnabled</b></a>() const</li><li class="is-family-code">public bool  <a href="#F24D93502DAAAF54"><b>isGlobalISelAbortEnabled</b></a>() const</li><li class="is-family-code">public bool  <a href="#E3C2D19967341DEB"><b>isPassSubstitutedOrOverridden</b></a>(llvm::AnalysisID ID) const</li><li class="is-family-code">public void  <a href="#2A45F31DA2E3A1AB"><b>printAndVerify</b></a>(const std::string &amp; Banner)</li><li class="is-family-code">public virtual bool  <a href="#882F3EB6723BD9EA"><b>reportDiagnosticWhenGlobalISelFallback</b></a>() const</li><li class="is-family-code">public bool  <a href="#88CBAB3EB76D7A14"><b>requiresCodeGenSCCOrder</b></a>() const</li><li class="is-family-code">public void  <a href="#9D0A56B8F2AC74B0"><b>setDisableVerify</b></a>(bool Disable)</li><li class="is-family-code">public void  <a href="#A9D7C9E556B584C8"><b>setEnableTailMerge</b></a>(bool Enable)</li><li class="is-family-code">public void  <a href="#0E41AD22DB3D15B5"><b>setInitialized</b></a>()</li><li class="is-family-code">protected void  <a href="#040674D45CA1CF66"><b>setOpt</b></a>(bool &amp; Opt, bool Val)</li><li class="is-family-code">public void  <a href="#593EA148791DE97A"><b>setRequiresCodeGenSCCOrder</b></a>(bool Enable = true)</li><li class="is-family-code">public void  <a href="#71F3289E181970A0"><b>substitutePass</b></a>(llvm::AnalysisID StandardID, llvm::IdentifyingPassPtr TargetID)</li><li class="is-family-code">public bool  <a href="#6AD915AB9396E4AB"><b>usingDefaultRegAlloc</b></a>() const</li><li class="is-family-code">public static bool  <a href="#4D1D97C492A482B2"><b>willCompleteCodeGenPipeline</b></a>()</li><li class="is-family-code">public  <a href="#B143ABCA07A3A40F"><b>~TargetPassConfig</b></a>()</li></ul><p>Inherited from <a href="r22A49D4E9EC1E212.html">ImmutablePass</a>:</p><ul><li class="is-family-code"><a href="r22A49D4E9EC1E212.html#F7A2888767438D1A">public <b>getAsImmutablePass</b></a></li><li class="is-family-code"><a href="r22A49D4E9EC1E212.html#4296CB8A4D687F6D">public <b>initializePass</b></a></li><li class="is-family-code"><a href="r22A49D4E9EC1E212.html#DB8485227AF9A1BA">public <b>runOnModule</b></a></li></ul><p>Inherited from <a href="rB06B64BC3CDAAE73.html">ModulePass</a>:</p><ul><li class="is-family-code"><a href="rB06B64BC3CDAAE73.html#E61AC180586213F5">public <b>assignPassManager</b></a></li><li class="is-family-code"><a href="rB06B64BC3CDAAE73.html#5C30FE0EDC0C77BA">public <b>createPrinterPass</b></a></li><li class="is-family-code"><a href="rB06B64BC3CDAAE73.html#E00283FE3B5FC086">public <b>getPotentialPassManagerType</b></a></li><li class="is-family-code"><a href="rB06B64BC3CDAAE73.html#96720E25F92EE345">public <b>runOnModule</b></a></li><li class="is-family-code"><a href="rB06B64BC3CDAAE73.html#E50EF1D7D564D84B">protected <b>skipModule</b></a></li></ul><p>Inherited from <a href="r5C699BA905513C7D.html">Pass</a>:</p><ul><li class="is-family-code"><a href="r5C699BA905513C7D.html#B77CD67BD1629F33">public <b>assignPassManager</b></a></li><li class="is-family-code"><a href="r5C699BA905513C7D.html#2D0D13307B9F3B65">public <b>createPass</b></a></li><li class="is-family-code"><a href="r5C699BA905513C7D.html#D86EB5880C705387">public <b>createPrinterPass</b></a></li><li class="is-family-code"><a href="r5C699BA905513C7D.html#DA546A9B4D86A4AC">public <b>doFinalization</b></a></li><li class="is-family-code"><a href="r5C699BA905513C7D.html#C1C60C1069627006">public <b>doInitialization</b></a></li><li class="is-family-code"><a href="r5C699BA905513C7D.html#3E1B076F16E55733">public <b>dump</b></a></li><li class="is-family-code"><a href="r5C699BA905513C7D.html#DF76C1AACD751037">public <b>dumpPassStructure</b></a></li><li class="is-family-code"><a href="r5C699BA905513C7D.html#B0D1B4D63F131A52">public <b>getAdjustedAnalysisPointer</b></a></li><li class="is-family-code"><a href="r5C699BA905513C7D.html#508DB17C3BD58A3B">public <b>getAnalysis</b></a></li><li class="is-family-code"><a href="r5C699BA905513C7D.html#399025B1218E533F">public <b>getAnalysis</b></a></li><li class="is-family-code"><a href="r5C699BA905513C7D.html#D7BF88926CB1FD8C">public <b>getAnalysisID</b></a></li><li class="is-family-code"><a href="r5C699BA905513C7D.html#4C2D08D75B1DF6E2">public <b>getAnalysisID</b></a></li><li class="is-family-code"><a href="r5C699BA905513C7D.html#4E1F810E2E774DBA">public <b>getAnalysisIfAvailable</b></a></li><li class="is-family-code"><a href="r5C699BA905513C7D.html#7DC8EF22F2E69258">public <b>getAnalysisUsage</b></a></li><li class="is-family-code"><a href="r5C699BA905513C7D.html#88D76D900914337E">public <b>getAsImmutablePass</b></a></li><li class="is-family-code"><a href="r5C699BA905513C7D.html#A9179F0171D73F4F">public <b>getAsPMDataManager</b></a></li><li class="is-family-code"><a href="r5C699BA905513C7D.html#F8A9AF587657F26A">public <b>getPassID</b></a></li><li class="is-family-code"><a href="r5C699BA905513C7D.html#01425484B8A78CE4">public <b>getPassKind</b></a></li><li class="is-family-code"><a href="r5C699BA905513C7D.html#A69268FE43C6E755">public <b>getPassName</b></a></li><li class="is-family-code"><a href="r5C699BA905513C7D.html#D582BFC83FAA773F">public <b>getPotentialPassManagerType</b></a></li><li class="is-family-code"><a href="r5C699BA905513C7D.html#3B2F83F2FF98751C">public <b>getResolver</b></a></li><li class="is-family-code"><a href="r5C699BA905513C7D.html#FC3144BC659C7374">public <b>lookupPassInfo</b></a></li><li class="is-family-code"><a href="r5C699BA905513C7D.html#17A4C887E114A5FF">public <b>lookupPassInfo</b></a></li><li class="is-family-code"><a href="r5C699BA905513C7D.html#C954D723D089F492">public <b>mustPreserveAnalysisID</b></a></li><li class="is-family-code"><a href="r5C699BA905513C7D.html#BC21CC04BD48FE25">public <b>preparePassManager</b></a></li><li class="is-family-code"><a href="r5C699BA905513C7D.html#FCD0CFEBD76D0AA6">public <b>print</b></a></li><li class="is-family-code"><a href="r5C699BA905513C7D.html#A7931C7B40AAFB52">public <b>releaseMemory</b></a></li><li class="is-family-code"><a href="r5C699BA905513C7D.html#EDA7914303044FBC">public <b>setResolver</b></a></li><li class="is-family-code"><a href="r5C699BA905513C7D.html#0DEED6AA900F0F67">public <b>verifyAnalysis</b></a></li></ul><h2>Methods</h2><h3 id="A8D7753AD3EE0378"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A8D7753AD3EE0378">¶</a><code class="hdoc-function-code language-cpp">TargetPassConfig(
    llvm::LLVMTargetMachine&amp; TM,
    <a href="r90EC6332AD9D0531.html">llvm::legacy::PassManagerBase</a>&amp; pm)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L140">llvm/include/llvm/CodeGen/TargetPassConfig.h:140</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::LLVMTargetMachine&amp;<b> TM</b></dt><dt class="is-family-code"><a href="r90EC6332AD9D0531.html">llvm::legacy::PassManagerBase</a>&amp;<b> pm</b></dt></dl><h3 id="D337E81B4740D9CF"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D337E81B4740D9CF">¶</a><code class="hdoc-function-code language-cpp">TargetPassConfig()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L142">llvm/include/llvm/CodeGen/TargetPassConfig.h:142</a></p><h3 id="18B3C1C827FD79C7"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#18B3C1C827FD79C7">¶</a><code class="hdoc-function-code language-cpp">virtual void addBlockPlacement()</code></pre></h3><h4>Description</h4><p>Add standard basic block placement passes.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L410">llvm/include/llvm/CodeGen/TargetPassConfig.h:410</a></p><h3 id="081EA200BE41D4AA"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#081EA200BE41D4AA">¶</a><code class="hdoc-function-code language-cpp">virtual void addCodeGenPrepare()</code></pre></h3><h4>Description</h4><p>Add pass to prepare the LLVM IR for code generation. This should be done before exception handling preparation passes.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L230">llvm/include/llvm/CodeGen/TargetPassConfig.h:230</a></p><h3 id="BAC8DA0DCDA3A202"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#BAC8DA0DCDA3A202">¶</a><code class="hdoc-function-code language-cpp">bool addCoreISelPasses()</code></pre></h3><h4>Description</h4><p>Add the actual instruction selection passes. This does not include preparation passes on IR.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L137">llvm/include/llvm/CodeGen/TargetPassConfig.h:137</a></p><h3 id="6786F4065D33AA1B"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#6786F4065D33AA1B">¶</a><code class="hdoc-function-code language-cpp">virtual void addFastRegAlloc()</code></pre></h3><h4>Description</h4><p>addFastRegAlloc - Add the minimum set of target-independent passes that are required for fast register allocation.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L367">llvm/include/llvm/CodeGen/TargetPassConfig.h:367</a></p><h3 id="8CF33E8B71BF271A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8CF33E8B71BF271A">¶</a><code class="hdoc-function-code language-cpp">virtual bool addGCPasses()</code></pre></h3><h4>Description</h4><p>addGCPasses - Add late codegen passes that analyze code for garbage collection. This should return true if GC info should be printed after these passes.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L407">llvm/include/llvm/CodeGen/TargetPassConfig.h:407</a></p><h3 id="A4FB7AE3C1C70F9E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A4FB7AE3C1C70F9E">¶</a><code class="hdoc-function-code language-cpp">virtual bool addGlobalInstructionSelect()</code></pre></h3><h4>Description</h4><p>This method should install a (global) instruction selector pass, which converts possibly generic instructions to fully target-specific instructions, thereby constraining all generic virtual registers to register classes.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L271">llvm/include/llvm/CodeGen/TargetPassConfig.h:271</a></p><h3 id="1E4AE1C5FFAB117B"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1E4AE1C5FFAB117B">¶</a><code class="hdoc-function-code language-cpp">virtual bool addILPOpts()</code></pre></h3><h4>Description</h4><p>Add passes that optimize instruction level parallelism for out-of-order targets. These passes are run while the machine code is still in SSA form, so they can use MachineTraceMetrics to control their heuristics. All passes added here should preserve the MachineDominatorTree, MachineLoopInfo, and MachineTraceMetrics analyses.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L353">llvm/include/llvm/CodeGen/TargetPassConfig.h:353</a></p><h3 id="C240194145948D9C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C240194145948D9C">¶</a><code class="hdoc-function-code language-cpp">virtual void addIRPasses()</code></pre></h3><h4>Description</h4><p>Add common target configurable passes that perform LLVM IR to IR transforms following machine independent optimization.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L223">llvm/include/llvm/CodeGen/TargetPassConfig.h:223</a></p><h3 id="6E9A64F12BD74711"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#6E9A64F12BD74711">¶</a><code class="hdoc-function-code language-cpp">virtual bool addIRTranslator()</code></pre></h3><h4>Description</h4><p>This method should install an IR translator pass, which converts from LLVM code to machine instructions with possibly generic opcodes.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L244">llvm/include/llvm/CodeGen/TargetPassConfig.h:244</a></p><h3 id="AD46E1893F974B6E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#AD46E1893F974B6E">¶</a><code class="hdoc-function-code language-cpp">bool addISelPasses()</code></pre></h3><h4>Description</h4><p>High level function that adds all passes necessary to go from llvm IR representation to the MI representation. Adds IR based lowering and target specific optimization passes and finally the core instruction selection passes.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L219">llvm/include/llvm/CodeGen/TargetPassConfig.h:219</a></p><h4>Returns</h4><p>true if an error occurred, false otherwise.</p><h3 id="A4EEBFC996F04622"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A4EEBFC996F04622">¶</a><code class="hdoc-function-code language-cpp">virtual void addISelPrepare()</code></pre></h3><h4>Description</h4><p>Add common passes that perform LLVM IR to IR transforms in preparation for instruction selection.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L234">llvm/include/llvm/CodeGen/TargetPassConfig.h:234</a></p><h3 id="96B18B1C0F72A009"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#96B18B1C0F72A009">¶</a><code class="hdoc-function-code language-cpp">virtual bool addInstSelector()</code></pre></h3><h4>Description</h4><p>addInstSelector - This method should install an instruction selector pass, which converts from LLVM code to machine instructions.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L238">llvm/include/llvm/CodeGen/TargetPassConfig.h:238</a></p><h3 id="CD8F459DBCEC9F19"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#CD8F459DBCEC9F19">¶</a><code class="hdoc-function-code language-cpp">virtual bool addLegalizeMachineIR()</code></pre></h3><h4>Description</h4><p>This method should install a legalize pass, which converts the instruction sequence into one that can be selected by the target.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L252">llvm/include/llvm/CodeGen/TargetPassConfig.h:252</a></p><h3 id="68893534D78D0997"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#68893534D78D0997">¶</a><code class="hdoc-function-code language-cpp">virtual void addMachineLateOptimization()</code></pre></h3><h4>Description</h4><p>Add passes that optimize machine instructions after register allocation.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L398">llvm/include/llvm/CodeGen/TargetPassConfig.h:398</a></p><h3 id="08A02DDF5A2B6546"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#08A02DDF5A2B6546">¶</a><code class="hdoc-function-code language-cpp">virtual void addMachinePasses()</code></pre></h3><h4>Description</h4><p>Add the complete, standard set of LLVM CodeGen passes. Fully developed targets will not generally override this.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L275">llvm/include/llvm/CodeGen/TargetPassConfig.h:275</a></p><h3 id="3EE68D48AE59B878"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#3EE68D48AE59B878">¶</a><code class="hdoc-function-code language-cpp">virtual void addMachineSSAOptimization()</code></pre></h3><h4>Description</h4><p>addMachineSSAOptimization - Add standard passes that optimize machine instructions in SSA form.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L345">llvm/include/llvm/CodeGen/TargetPassConfig.h:345</a></p><h3 id="C0424C053BEDA99C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C0424C053BEDA99C">¶</a><code class="hdoc-function-code language-cpp">virtual void addOptimizedRegAlloc()</code></pre></h3><h4>Description</h4><p>addOptimizedRegAlloc - Add passes related to register allocation. LLVMTargetMachine provides standard regalloc passes for most targets.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L371">llvm/include/llvm/CodeGen/TargetPassConfig.h:371</a></p><h3 id="C89554342BCED66A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C89554342BCED66A">¶</a><code class="hdoc-function-code language-cpp">llvm::AnalysisID addPass(llvm::AnalysisID PassID,
                         bool verifyAfter = true,
                         bool printAfter = true)</code></pre></h3><h4>Description</h4><p>Add a CodeGen pass at this point in the pipeline after checking overrides. Return the pass that was added, or zero if no pass was added.@p printAfter if true and adding a machine function pass add an extra machine printer pass afterwards@p verifyAfter if true and adding a machine function pass add an extra machine verification pass afterwards.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L432">llvm/include/llvm/CodeGen/TargetPassConfig.h:432</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::AnalysisID<b> PassID</b></dt><dt class="is-family-code">bool<b> verifyAfter</b> = true</dt><dt class="is-family-code">bool<b> printAfter</b> = true</dt></dl><h3 id="1016D5AE477F4FD0"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1016D5AE477F4FD0">¶</a><code class="hdoc-function-code language-cpp">void addPass(<a href="r5C699BA905513C7D.html">llvm::Pass</a>* P,
             bool verifyAfter = true,
             bool printAfter = true)</code></pre></h3><h4>Description</h4><p>Add a pass to the PassManager if that pass is supposed to be run, as determined by the StartAfter and StopAfter options. Takes ownership of the pass.@p printAfter if true and adding a machine function pass add an extra machine printer pass afterwards@p verifyAfter if true and adding a machine function pass add an extra machine verification pass afterwards.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L442">llvm/include/llvm/CodeGen/TargetPassConfig.h:442</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r5C699BA905513C7D.html">llvm::Pass</a>*<b> P</b></dt><dt class="is-family-code">bool<b> verifyAfter</b> = true</dt><dt class="is-family-code">bool<b> printAfter</b> = true</dt></dl><h3 id="6FAF1E0EF0226C25"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#6FAF1E0EF0226C25">¶</a><code class="hdoc-function-code language-cpp">void addPassesToHandleExceptions()</code></pre></h3><h4>Description</h4><p>Add passes to lower exception handling for the code generator.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L226">llvm/include/llvm/CodeGen/TargetPassConfig.h:226</a></p><h3 id="BBA4166593560186"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#BBA4166593560186">¶</a><code class="hdoc-function-code language-cpp">virtual void addPostRegAlloc()</code></pre></h3><h4>Description</h4><p>This method may be implemented by targets that want to run passes after register allocation pass pipeline but before prolog-epilog insertion.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L395">llvm/include/llvm/CodeGen/TargetPassConfig.h:395</a></p><h3 id="7E109E8227C5B8B6"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#7E109E8227C5B8B6">¶</a><code class="hdoc-function-code language-cpp">virtual void addPostRewrite()</code></pre></h3><h4>Description</h4><p>Add passes to be run immediately after virtual registers are rewritten to physical registers.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L391">llvm/include/llvm/CodeGen/TargetPassConfig.h:391</a></p><h3 id="C57E8D6D58EBFF40"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C57E8D6D58EBFF40">¶</a><code class="hdoc-function-code language-cpp">virtual void addPreEmitPass()</code></pre></h3><h4>Description</h4><p>This pass may be implemented by targets that want to run passes immediately before machine code is emitted.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L414">llvm/include/llvm/CodeGen/TargetPassConfig.h:414</a></p><h3 id="65E9E124C8D0C466"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#65E9E124C8D0C466">¶</a><code class="hdoc-function-code language-cpp">virtual void addPreEmitPass2()</code></pre></h3><h4>Description</h4><p>Targets may add passes immediately before machine code is emitted in this callback. This is called even later than `addPreEmitPass`.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L421">llvm/include/llvm/CodeGen/TargetPassConfig.h:421</a></p><h3 id="DBE36C4D0DAFAF93"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#DBE36C4D0DAFAF93">¶</a><code class="hdoc-function-code language-cpp">virtual void addPreGlobalInstructionSelect()</code></pre></h3><h4>Description</h4><p>This method may be implemented by targets that want to run passes immediately before the (global) instruction selection.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L265">llvm/include/llvm/CodeGen/TargetPassConfig.h:265</a></p><h3 id="A7D5069BAE156128"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A7D5069BAE156128">¶</a><code class="hdoc-function-code language-cpp">virtual bool addPreISel()</code></pre></h3><h4>Description</h4><p>addPreISelPasses - This method should add any &quot;last minute&quot; LLVM-&gt;LLVM passes (which are run just before instruction selector).</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L339">llvm/include/llvm/CodeGen/TargetPassConfig.h:339</a></p><h3 id="0BB71D1C11ABE08C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0BB71D1C11ABE08C">¶</a><code class="hdoc-function-code language-cpp">virtual void addPreLegalizeMachineIR()</code></pre></h3><h4>Description</h4><p>This method may be implemented by targets that want to run passes immediately before legalization.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L248">llvm/include/llvm/CodeGen/TargetPassConfig.h:248</a></p><h3 id="BEED4FA4E0A4124C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#BEED4FA4E0A4124C">¶</a><code class="hdoc-function-code language-cpp">virtual void addPreRegAlloc()</code></pre></h3><h4>Description</h4><p>This method may be implemented by targets that want to run passes immediately before register allocation.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L359">llvm/include/llvm/CodeGen/TargetPassConfig.h:359</a></p><h3 id="74255E09E25CB59F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#74255E09E25CB59F">¶</a><code class="hdoc-function-code language-cpp">virtual void addPreRegBankSelect()</code></pre></h3><h4>Description</h4><p>This method may be implemented by targets that want to run passes immediately before the register bank selection.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L256">llvm/include/llvm/CodeGen/TargetPassConfig.h:256</a></p><h3 id="2DE9D91AA3B7A35A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2DE9D91AA3B7A35A">¶</a><code class="hdoc-function-code language-cpp">virtual bool addPreRewrite()</code></pre></h3><h4>Description</h4><p>addPreRewrite - Add passes to the optimized register allocation pipeline after register allocation is complete, but before virtual registers are rewritten to physical registers. These passes must preserve VirtRegMap and LiveIntervals, and when running after RABasic or RAGreedy, they should take advantage of LiveRegMatrix. When these passes run, VirtRegMap contains legal physreg assignments for all virtual registers. Note if the target overloads addRegAssignAndRewriteOptimized, this may not be honored. This is also not generally used for the the fast variant, where the allocation and rewriting are done in one pass.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L385">llvm/include/llvm/CodeGen/TargetPassConfig.h:385</a></p><h3 id="489F42153A48A616"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#489F42153A48A616">¶</a><code class="hdoc-function-code language-cpp">virtual void addPreSched2()</code></pre></h3><h4>Description</h4><p>This method may be implemented by targets that want to run passes after prolog-epilog insertion and before the second instruction scheduling pass.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L402">llvm/include/llvm/CodeGen/TargetPassConfig.h:402</a></p><h3 id="8A052795E6FF3ADB"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8A052795E6FF3ADB">¶</a><code class="hdoc-function-code language-cpp">void addPrintPass(const <a href="https://en.cppreference.com/w/cpp/string/basic_string">std::string</a>&amp; Banner)</code></pre></h3><h4>Description</h4><p>Add a pass to print the machine function if printing is enabled.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L303">llvm/include/llvm/CodeGen/TargetPassConfig.h:303</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="https://en.cppreference.com/w/cpp/string/basic_string">std::string</a>&amp;<b> Banner</b></dt></dl><h3 id="3B4A42717BC5CEA4"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#3B4A42717BC5CEA4">¶</a><code class="hdoc-function-code language-cpp">virtual bool addRegAssignmentFast()</code></pre></h3><h4>Description</h4><p>Add core register alloator passes which do the actual register assignment and rewriting.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L450">llvm/include/llvm/CodeGen/TargetPassConfig.h:450</a></p><h4>Returns</h4><p>true if any passes were added.</p><h3 id="459C5576FD33E148"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#459C5576FD33E148">¶</a><code class="hdoc-function-code language-cpp">virtual bool addRegAssignmentOptimized()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L451">llvm/include/llvm/CodeGen/TargetPassConfig.h:451</a></p><h3 id="0EE87EC0E305DC55"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0EE87EC0E305DC55">¶</a><code class="hdoc-function-code language-cpp">virtual bool addRegBankSelect()</code></pre></h3><h4>Description</h4><p>This method should install a register bank selector pass, which assigns register banks to virtual registers without a register class or register banks.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L261">llvm/include/llvm/CodeGen/TargetPassConfig.h:261</a></p><h3 id="BAE61AF2329D630F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#BAE61AF2329D630F">¶</a><code class="hdoc-function-code language-cpp">void addVerifyPass(const <a href="https://en.cppreference.com/w/cpp/string/basic_string">std::string</a>&amp; Banner)</code></pre></h3><h4>Description</h4><p>Add a pass to perform basic verification of the machine function if verification is enabled.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L307">llvm/include/llvm/CodeGen/TargetPassConfig.h:307</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="https://en.cppreference.com/w/cpp/string/basic_string">std::string</a>&amp;<b> Banner</b></dt></dl><h3 id="8C35FD9CBCDB9082"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8C35FD9CBCDB9082">¶</a><code class="hdoc-function-code language-cpp">virtual <a href="rF24CC7F36059FD9F.html">llvm::ScheduleDAGInstrs</a>*
createMachineScheduler(
    <a href="r00141E6B07BED993.html">llvm::MachineSchedContext</a>* C) const</code></pre></h3><h4>Description</h4><p>Create an instance of ScheduleDAGInstrs to be run within the standard MachineScheduler pass for this function and target at the current optimization level. This can also be used to plug a new MachineSchedStrategy into an instance of the standard ScheduleDAGMI: return new ScheduleDAGMI(C, std::make_unique &lt;MyStrategy &gt;(C), /*RemoveKillFlags=*/false) Return NULL to select the default (generic) machine scheduler.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L287">llvm/include/llvm/CodeGen/TargetPassConfig.h:287</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r00141E6B07BED993.html">llvm::MachineSchedContext</a>*<b> C</b></dt></dl><h3 id="054A2DD6E7458F76"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#054A2DD6E7458F76">¶</a><code class="hdoc-function-code language-cpp">virtual <a href="rF24CC7F36059FD9F.html">llvm::ScheduleDAGInstrs</a>*
createPostMachineScheduler(
    <a href="r00141E6B07BED993.html">llvm::MachineSchedContext</a>* C) const</code></pre></h3><h4>Description</h4><p>Similar to createMachineScheduler but used when postRA machine scheduling is enabled.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L294">llvm/include/llvm/CodeGen/TargetPassConfig.h:294</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r00141E6B07BED993.html">llvm::MachineSchedContext</a>*<b> C</b></dt></dl><h3 id="F20C9C6C2E336E88"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F20C9C6C2E336E88">¶</a><code class="hdoc-function-code language-cpp">virtual <a href="r74F923D24ED455D9.html">llvm::FunctionPass</a>* createRegAllocPass(
    bool Optimized)</code></pre></h3><h4>Description</h4><p>addMachinePasses helper to create the target-selected or overriden regalloc pass.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L446">llvm/include/llvm/CodeGen/TargetPassConfig.h:446</a></p><h4>Parameters</h4><dl><dt class="is-family-code">bool<b> Optimized</b></dt></dl><h3 id="7B993BB378E82794"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#7B993BB378E82794">¶</a><code class="hdoc-function-code language-cpp">virtual <a href="r74F923D24ED455D9.html">llvm::FunctionPass</a>*
createTargetRegisterAllocator(bool Optimized)</code></pre></h3><h4>Description</h4><p>createTargetRegisterAllocator - Create the register allocator pass for this target at the current optimization level.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L363">llvm/include/llvm/CodeGen/TargetPassConfig.h:363</a></p><h4>Parameters</h4><dl><dt class="is-family-code">bool<b> Optimized</b></dt></dl><h3 id="0CCDA8D0251D7E5F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0CCDA8D0251D7E5F">¶</a><code class="hdoc-function-code language-cpp">void disablePass(llvm::AnalysisID PassID)</code></pre></h3><h4>Description</h4><p>Allow the target to disable a specific standard pass by default.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L195">llvm/include/llvm/CodeGen/TargetPassConfig.h:195</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::AnalysisID<b> PassID</b></dt></dl><h3 id="1BFDC1739ADF41F0"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1BFDC1739ADF41F0">¶</a><code class="hdoc-function-code language-cpp">void enablePass(llvm::AnalysisID PassID)</code></pre></h3><h4>Description</h4><p>Allow the target to enable a specific standard pass by default.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L192">llvm/include/llvm/CodeGen/TargetPassConfig.h:192</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::AnalysisID<b> PassID</b></dt></dl><h3 id="6BE1967434D7030E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#6BE1967434D7030E">¶</a><code class="hdoc-function-code language-cpp">int getCSEConfig() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L324">llvm/include/llvm/CodeGen/TargetPassConfig.h:324</a></p><h3 id="A91E9487D068A05E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A91E9487D068A05E">¶</a><code class="hdoc-function-code language-cpp">bool getEnableTailMerge() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L174">llvm/include/llvm/CodeGen/TargetPassConfig.h:174</a></p><h3 id="E41DE4404A9E74A6"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E41DE4404A9E74A6">¶</a><code class="hdoc-function-code language-cpp"><a href="https://en.cppreference.com/w/cpp/string/basic_string">std::string</a> getLimitedCodeGenPipelineReason(
    const char* Separator = &quot;/&quot;) const</code></pre></h3><h4>Description</h4><p>If hasLimitedCodeGenPipeline is true, this method returns a string with the name of the options, separated by \p Separator that caused this pipeline to be limited.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L170">llvm/include/llvm/CodeGen/TargetPassConfig.h:170</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const char*<b> Separator</b> = &quot;/&quot;</dt></dl><h3 id="241D9514E43F3BC9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#241D9514E43F3BC9">¶</a><code class="hdoc-function-code language-cpp">CodeGenOpt::Level getOptLevel() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L156">llvm/include/llvm/CodeGen/TargetPassConfig.h:156</a></p><h3 id="9A38BA6EEE4C18F5"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9A38BA6EEE4C18F5">¶</a><code class="hdoc-function-code language-cpp">bool getOptimizeRegAlloc() const</code></pre></h3><h4>Description</h4><p>Return true if the optimized regalloc pipeline is enabled.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L208">llvm/include/llvm/CodeGen/TargetPassConfig.h:208</a></p><h3 id="F90AB4CADB44B37D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F90AB4CADB44B37D">¶</a><code class="hdoc-function-code language-cpp"><a href="r05EC8F1C67704894.html">llvm::IdentifyingPassPtr</a> getPassSubstitution(
    llvm::AnalysisID StandardID) const</code></pre></h3><h4>Description</h4><p>Return the pass substituted for StandardID by the target. If no substitution exists, return StandardID.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L201">llvm/include/llvm/CodeGen/TargetPassConfig.h:201</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::AnalysisID<b> StandardID</b></dt></dl><h3 id="B7DC3AFF69B306DE"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B7DC3AFF69B306DE">¶</a><code class="hdoc-function-code language-cpp">template &lt;typename TMC&gt;
TMC&amp; getTM() const</code></pre></h3><h4>Description</h4><p>Get the right type of TargetMachine for this target.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L149">llvm/include/llvm/CodeGen/TargetPassConfig.h:149</a></p><h4>Templates</h4><dl><dt class="is-family-code"><b> TMC</b></dt></dl><h3 id="BDA287CA986E6718"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#BDA287CA986E6718">¶</a><code class="hdoc-function-code language-cpp">static bool hasLimitedCodeGenPipeline()</code></pre></h3><h4>Description</h4><p>Returns true if one of the `-start-after`, `-start-before`, `-stop-after` or `-stop-before` options is set.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L160">llvm/include/llvm/CodeGen/TargetPassConfig.h:160</a></p><h3 id="F0DA96958635D779"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F0DA96958635D779">¶</a><code class="hdoc-function-code language-cpp">void insertPass(
    llvm::AnalysisID TargetPassID,
    <a href="r05EC8F1C67704894.html">llvm::IdentifyingPassPtr</a> InsertedPassID,
    bool VerifyAfter = true,
    bool PrintAfter = true)</code></pre></h3><h4>Description</h4><p>Insert InsertedPassID pass after TargetPassID pass.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L188">llvm/include/llvm/CodeGen/TargetPassConfig.h:188</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::AnalysisID<b> TargetPassID</b></dt><dt class="is-family-code"><a href="r05EC8F1C67704894.html">llvm::IdentifyingPassPtr</a><b> InsertedPassID</b></dt><dt class="is-family-code">bool<b> VerifyAfter</b> = true</dt><dt class="is-family-code">bool<b> PrintAfter</b> = true</dt></dl><h3 id="12D4E19871D9F3DF"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#12D4E19871D9F3DF">¶</a><code class="hdoc-function-code language-cpp">virtual bool isGISelCSEEnabled() const</code></pre></h3><h4>Description</h4><p>Check whether continuous CSE should be enabled in GISel passes. By default, it&apos;s enabled for non O0 levels.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L321">llvm/include/llvm/CodeGen/TargetPassConfig.h:321</a></p><h3 id="F24D93502DAAAF54"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F24D93502DAAAF54">¶</a><code class="hdoc-function-code language-cpp">bool isGlobalISelAbortEnabled() const</code></pre></h3><h4>Description</h4><p>Check whether or not GlobalISel should abort on error. When this is disabled, GlobalISel will fall back on SDISel instead of erroring out.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L312">llvm/include/llvm/CodeGen/TargetPassConfig.h:312</a></p><h3 id="E3C2D19967341DEB"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E3C2D19967341DEB">¶</a><code class="hdoc-function-code language-cpp">bool isPassSubstitutedOrOverridden(
    llvm::AnalysisID ID) const</code></pre></h3><h4>Description</h4><p>Return true if the pass has been substituted by the target or overridden on the command line.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L205">llvm/include/llvm/CodeGen/TargetPassConfig.h:205</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::AnalysisID<b> ID</b></dt></dl><h3 id="2A45F31DA2E3A1AB"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2A45F31DA2E3A1AB">¶</a><code class="hdoc-function-code language-cpp">void printAndVerify(const <a href="https://en.cppreference.com/w/cpp/string/basic_string">std::string</a>&amp; Banner)</code></pre></h3><h4>Description</h4><p>printAndVerify - Add a pass to dump then verify the machine function, if those steps are enabled.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L300">llvm/include/llvm/CodeGen/TargetPassConfig.h:300</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="https://en.cppreference.com/w/cpp/string/basic_string">std::string</a>&amp;<b> Banner</b></dt></dl><h3 id="882F3EB6723BD9EA"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#882F3EB6723BD9EA">¶</a><code class="hdoc-function-code language-cpp">virtual bool
reportDiagnosticWhenGlobalISelFallback() const</code></pre></h3><h4>Description</h4><p>Check whether or not a diagnostic should be emitted when GlobalISel uses the fallback path. In other words, it will emit a diagnostic when GlobalISel failed and isGlobalISelAbortEnabled is false.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L317">llvm/include/llvm/CodeGen/TargetPassConfig.h:317</a></p><h3 id="88CBAB3EB76D7A14"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#88CBAB3EB76D7A14">¶</a><code class="hdoc-function-code language-cpp">bool requiresCodeGenSCCOrder() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L177">llvm/include/llvm/CodeGen/TargetPassConfig.h:177</a></p><h3 id="9D0A56B8F2AC74B0"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9D0A56B8F2AC74B0">¶</a><code class="hdoc-function-code language-cpp">void setDisableVerify(bool Disable)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L172">llvm/include/llvm/CodeGen/TargetPassConfig.h:172</a></p><h4>Parameters</h4><dl><dt class="is-family-code">bool<b> Disable</b></dt></dl><h3 id="A9D7C9E556B584C8"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A9D7C9E556B584C8">¶</a><code class="hdoc-function-code language-cpp">void setEnableTailMerge(bool Enable)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L175">llvm/include/llvm/CodeGen/TargetPassConfig.h:175</a></p><h4>Parameters</h4><dl><dt class="is-family-code">bool<b> Enable</b></dt></dl><h3 id="0E41AD22DB3D15B5"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0E41AD22DB3D15B5">¶</a><code class="hdoc-function-code language-cpp">void setInitialized()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L154">llvm/include/llvm/CodeGen/TargetPassConfig.h:154</a></p><h3 id="040674D45CA1CF66"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#040674D45CA1CF66">¶</a><code class="hdoc-function-code language-cpp">void setOpt(bool&amp; Opt, bool Val)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L328">llvm/include/llvm/CodeGen/TargetPassConfig.h:328</a></p><h4>Parameters</h4><dl><dt class="is-family-code">bool&amp;<b> Opt</b></dt><dt class="is-family-code">bool<b> Val</b></dt></dl><h3 id="593EA148791DE97A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#593EA148791DE97A">¶</a><code class="hdoc-function-code language-cpp">void setRequiresCodeGenSCCOrder(
    bool Enable = true)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L178">llvm/include/llvm/CodeGen/TargetPassConfig.h:178</a></p><h4>Parameters</h4><dl><dt class="is-family-code">bool<b> Enable</b> = true</dt></dl><h3 id="71F3289E181970A0"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#71F3289E181970A0">¶</a><code class="hdoc-function-code language-cpp">void substitutePass(
    llvm::AnalysisID StandardID,
    <a href="r05EC8F1C67704894.html">llvm::IdentifyingPassPtr</a> TargetID)</code></pre></h3><h4>Description</h4><p>Allow the target to override a specific pass without overriding the pass pipeline. When passes are added to the standard pipeline at the point where StandardID is expected, add TargetID in its place.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L185">llvm/include/llvm/CodeGen/TargetPassConfig.h:185</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::AnalysisID<b> StandardID</b></dt><dt class="is-family-code"><a href="r05EC8F1C67704894.html">llvm::IdentifyingPassPtr</a><b> TargetID</b></dt></dl><h3 id="6AD915AB9396E4AB"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#6AD915AB9396E4AB">¶</a><code class="hdoc-function-code language-cpp">bool usingDefaultRegAlloc() const</code></pre></h3><h4>Description</h4><p>Return true if the default global register allocator is in use and has not be overriden on the command line with &apos;-regalloc=...&apos;</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L212">llvm/include/llvm/CodeGen/TargetPassConfig.h:212</a></p><h3 id="4D1D97C492A482B2"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#4D1D97C492A482B2">¶</a><code class="hdoc-function-code language-cpp">static bool willCompleteCodeGenPipeline()</code></pre></h3><h4>Description</h4><p>Returns true if none of the `-stop-before` and `-stop-after` options is set.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L164">llvm/include/llvm/CodeGen/TargetPassConfig.h:164</a></p><h3 id="B143ABCA07A3A40F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B143ABCA07A3A40F">¶</a><code class="hdoc-function-code language-cpp">~TargetPassConfig()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetPassConfig.h#L144">llvm/include/llvm/CodeGen/TargetPassConfig.h:144</a></p></main></div></div></div></section></div><footer class="footer"><p>Documentation for LLVM 10.0.0.</p><p>Generated by <a href="https://hdoc.io/">hdoc</a> version 1.4.0-hdocInternal on 2022-12-14T09:44:14 UTC.</p><p class="has-text-grey-light">19AD43E11B2996</p></footer></body></html>