# RISC - V

## OPCODE
Strana 148.
![[RV32I Base Instruction Set.png]]
```VHDL 
type t_OPCODE is (LUI, AUIPC, JAL);
attribute ENUM_ENCODING: STRING;
attribute ENUM_ENCODING of
t_OPCODE: type is "0110111 0010111 1101111 1100111 1100011 1100011 1100011 1100011 1100011 1100011 0000011 0000011 0000011 0000011 0000011 0100011 0100011 0100011 0010011 0010011 0010011 0010011 0010011 0010011 0010011 0010011 0010011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0110011 0001111 1110011 1110011";
```

```VHDL
attribute ENUM_ENCODING: STRING;

type t_OPCODE is (LUI_INST, AUIPC_INST, JAL_INST, JALR_INST, FENCE_INST, ECALL_INST, EBREAK_INST, BRANCH, LOAD, STORE, IMMEDIATE, REGISTR);
attribute ENUM_ENCODING of
t_OPCODE: type is "0110111 0010111 1101111 1100111 0001111 1110011 1110011 1100011 0000011 0100011 0010011 0110011";

type t_FUNC_3 is (ARIT_O, SLT_O, SLTU_O, XOR_O, OR_O, AND_O, SLL_O, SRL_O);
attribute ENUM_ENCODING of
t_FUNC_3: type is "000 010 011 100 110 111 001 101";

type t_ALUFUNC is (ADD_F, SUB_F, SLL_F, SLT_F, SLTU_F, XOR_F, SRL_F, SRA_F, OR_F, AND_F);
    
type t_INSTRUCTION is (LUI, AUIPC, JAL, JALR, BEQ, BNE, BLT, BGE, BLTU, BGEU, LB, LH, LW, LBU, LHU, SB, SH, SW, ADDI, SLTI, SLTIU, XORI, ORI, ANDI, SLLI, SRLI, SRAI, ADDR, SUBR, SLLR, SLTR, SLTRU, XORR, SRLR, SRAR, ORR, ANDR, FENCE, ECALL, EBREAK);

```

## Â RISC-V (ZScale) architecture
![architecture](https://www.researchgate.net/publication/339683994/figure/fig1/AS:865352342839297@1583327484898/The-RISC-V-ZScale-architecture-based-on-resource-multiplication-and-the-integrated.png)

The RISC-V (ZScale) architecture based on resource multiplication and the integrated hardware scheduler; PC-Program Counter, IR-Instruction Register, RegFile-Register File, ALU-Arithmetic and Logic Unit, CSR-Control and Status Register, EPC-Exception PC, EVEC-Exception Handler Addr.
