# Synospys Constraint Checker(syntax only), version maprc, Build 1911R, built Nov 26 2013
# Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

# Written on Sun Mar 20 17:08:16 2016


##### DESIGN INFO #######################################################

Top View:                "vdp"
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
**************

Start                                Requested     Requested     Clock                      Clock                
Clock                                Frequency     Period        Type                       Group                
-----------------------------------------------------------------------------------------------------------------
System                               429.1 MHz     2.330         system                     system_clkgroup      
db|db_fsm_state_derived_clock[1]     1.0 MHz       1000.000      derived (from vdp|clk)     Autoconstr_clkgroup_0
db|db_fsm_state_derived_clock[5]     1.0 MHz       1000.000      derived (from vdp|clk)     Autoconstr_clkgroup_0
ram_fsm|state_derived_clock[1]       1.0 MHz       1000.000      derived (from vdp|clk)     Autoconstr_clkgroup_0
ram_fsm|state_derived_clock[2]       1.0 MHz       1000.000      derived (from vdp|clk)     Autoconstr_clkgroup_0
vdp|clk                              1.0 MHz       1000.000      inferred                   Autoconstr_clkgroup_0
=================================================================================================================
