# vcom -work work -2002 -explicit -stats=none C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T10_StdLogicTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity T10_StdLogicTb
# -- Compiling architecture sim of T10_StdLogicTb
# 
# 
# vcom -work work -2002 -explicit -stats=none C:/Users/Lucca/Documents/GitHub/CERNSummerStudent2021/Intro_VHDL/T11_StdLogicVectorTb.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity T11_StdLogicVectorTb
# -- Compiling architecture sim of T11_StdLogicVectorTb
# 
# 
vsim -gui work.t12_signedunsignedtb
# vsim -gui work.t12_signedunsignedtb 
# Start time: 11:55:11 on Jun 21,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.t12_signedunsignedtb(sim)
add wave -position insertpoint  \
sim:/t12_signedunsignedtb/UnsCnt \
sim:/t12_signedunsignedtb/SigCnt \
sim:/t12_signedunsignedtb/Uns4 \
sim:/t12_signedunsignedtb/Sig4 \
sim:/t12_signedunsignedtb/Uns8 \
sim:/t12_signedunsignedtb/Sig8
run
