# ğŸ“¦ Verilog Synchronous FIFO (åŒæ­¥å¼å…ˆé€²å…ˆå‡ºç·©è¡å™¨)

é€™å€‹å°ˆæ¡ˆå¯¦ä½œäº†ä¸€å€‹**åŒæ­¥å¼FIFO**ï¼ŒåŒ…å«ä»¥ä¸‹å…ƒä»¶ï¼š
- FIFO æ§åˆ¶å™¨ï¼ˆfifo_ctrl.vï¼‰
- FIFO è¨˜æ†¶é«”ï¼ˆfifo_mem.vï¼‰
- é ‚å±¤çµ„åˆæ¨¡çµ„ï¼ˆfifo_top.vï¼‰
- æ¸¬è©¦å¹³å°ï¼ˆfifo_top_tb.vï¼‰

---

## ğŸ› ï¸ Tools Used
- ModelSim â€“ for simulation and waveform viewing
- Quartus Prime â€“ RTL design and schematic generation
- Verilog HDL â€“ Hardware description language

---

## ğŸ“‚ Files Included

| File | Description |
|:-----|:------------|
| `fifo_ctrl.v` | FIFOæ§åˆ¶é‚è¼¯ (æ§åˆ¶å¯«å…¥ã€è®€å‡ºã€è¨ˆæ•¸ã€æ»¿/ç©ºæ——æ¨™) |
| `fifo_mem.v`  | FIFOè¨˜æ†¶é«” (ä»¥é™£åˆ—æ–¹å¼å­˜æ”¾è³‡æ–™) |
| `fifo_top.v`  | FIFOé ‚å±¤æ•´åˆæ¨¡çµ„ |
| `fifo_top_tb.v` | æ¸¬è©¦å¹³å° (Testbench) |
| `monitor_log.txt` | æ¨¡æ“¬çš„æ–‡å­—è¼¸å‡ºç´€éŒ„ |
| `wave_fifo_top_tb.bmp` | ModelSimæ³¢å½¢åœ– |
| `RTL_FIFO Block Diagram.pdf` | Quartusç”¢ç”Ÿçš„RTLæ¶æ§‹åœ– |

---

## ğŸ“Š RTL Block Diagram
> RTLçµæ§‹ç”±Quartus Primeç”¢ç”Ÿï¼Œé¡¯ç¤ºFIFOçš„çµ„æˆèˆ‡è³‡æ–™æµå‘

ğŸ“ **[é»æ­¤æŸ¥çœ‹RTL Block Diagram (PDFæª”æ¡ˆ)](./RTL_FIFO%20Block%20Diagram.pdf)**

---

## ğŸ¯ Simulation Waveform
> é€éModelSimæ¨¡æ“¬ï¼Œé¡¯ç¤ºFIFOçš„å¯«å…¥èˆ‡è®€å‡ºè¡Œç‚ºã€‚

ğŸ“ **View Waveform**  
![](./wave_fifo_top_tb.bmp)

---

## ğŸ§ª Simulation Example (from monitor_log.txt)

```plaintext
=== FIFO Write Phase ===
@ 10ns: Write din = 0xAA
@ 20ns: Write din = 0x55
@ 30ns: Write din = 0x3C

=== FIFO Read Phase ===
@ 50ns: Read dout = 0xAA
@ 60ns: Read dout = 0x55
@ 70ns: Read dout = 0x3C

Simulation finished successfully!
âœ… Result
æ‰€æœ‰åŠŸèƒ½ï¼ˆå¯«å…¥ã€è®€å‡ºã€æ»¿/ç©ºæª¢æŸ¥ï¼‰å‡é€šéæ¸¬è©¦
