module ledtest(
               input [11:0] key,
               input        clk,
               output [3:0] leds
               );
   initial leds <= 4'b0;
   always @(posedge clk)
     begin
        if(key <= 12'h00f)
          begin
             leds <= 4'b0001;
          end
        else if(key <= 12'h0ff)
          begin
             leds <= 4'b0010;
          end
        else if(key <= 12'hfff)
          begin
             leds <= 4'b0100;
          end
        else
          begin
             leds <= 4'b0000;
          end
     end // always @ (posedge clk)
endmodule // ledtest
