#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f083f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f08580 .scope module, "tb" "tb" 3 61;
 .timescale -12 -12;
L_0x1eefcc0 .functor NOT 1, L_0x1f41270, C4<0>, C4<0>, C4<0>;
L_0x1f09350 .functor XOR 10, L_0x1f40e00, L_0x1f40fc0, C4<0000000000>, C4<0000000000>;
L_0x1f163e0 .functor XOR 10, L_0x1f09350, L_0x1f41100, C4<0000000000>, C4<0000000000>;
v0x1f3f340_0 .net *"_ivl_10", 9 0, L_0x1f41100;  1 drivers
v0x1f3f440_0 .net *"_ivl_12", 9 0, L_0x1f163e0;  1 drivers
v0x1f3f520_0 .net *"_ivl_2", 9 0, L_0x1f40d60;  1 drivers
v0x1f3f5e0_0 .net *"_ivl_4", 9 0, L_0x1f40e00;  1 drivers
v0x1f3f6c0_0 .net *"_ivl_6", 9 0, L_0x1f40fc0;  1 drivers
v0x1f3f7f0_0 .net *"_ivl_8", 9 0, L_0x1f09350;  1 drivers
v0x1f3f8d0_0 .var "clk", 0 0;
v0x1f3f970_0 .net "in", 3 0, v0x1f3e660_0;  1 drivers
v0x1f3fa10_0 .net "out_any_dut", 3 1, v0x1f3edf0_0;  1 drivers
v0x1f3fb90_0 .net "out_any_ref", 3 1, L_0x1ef0280;  1 drivers
v0x1f3fc60_0 .net "out_both_dut", 2 0, v0x1f3eed0_0;  1 drivers
v0x1f3fd30_0 .net "out_both_ref", 2 0, L_0x1eeffb0;  1 drivers
v0x1f3fe00_0 .net "out_different_dut", 3 0, v0x1f3ef90_0;  1 drivers
v0x1f3fed0_0 .net "out_different_ref", 3 0, L_0x1ef04d0;  1 drivers
v0x1f3ffa0_0 .var/2u "stats1", 287 0;
v0x1f40060_0 .var/2u "strobe", 0 0;
v0x1f40120_0 .net "tb_match", 0 0, L_0x1f41270;  1 drivers
v0x1f401f0_0 .net "tb_mismatch", 0 0, L_0x1eefcc0;  1 drivers
v0x1f40290_0 .net "wavedrom_enable", 0 0, v0x1f3e7c0_0;  1 drivers
v0x1f40360_0 .net "wavedrom_title", 511 0, v0x1f3e860_0;  1 drivers
E_0x1f022e0/0 .event negedge, v0x1f3e5a0_0;
E_0x1f022e0/1 .event posedge, v0x1f3e5a0_0;
E_0x1f022e0 .event/or E_0x1f022e0/0, E_0x1f022e0/1;
L_0x1f40d60 .concat [ 4 3 3 0], L_0x1ef04d0, L_0x1ef0280, L_0x1eeffb0;
L_0x1f40e00 .concat [ 4 3 3 0], L_0x1ef04d0, L_0x1ef0280, L_0x1eeffb0;
L_0x1f40fc0 .concat [ 4 3 3 0], v0x1f3ef90_0, v0x1f3edf0_0, v0x1f3eed0_0;
L_0x1f41100 .concat [ 4 3 3 0], L_0x1ef04d0, L_0x1ef0280, L_0x1eeffb0;
L_0x1f41270 .cmp/eeq 10, L_0x1f40d60, L_0x1f163e0;
S_0x1f08710 .scope module, "good1" "reference_module" 3 108, 3 4 0, S_0x1f08580;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x1eeffb0 .functor AND 3, L_0x1f40460, L_0x1f40500, C4<111>, C4<111>;
L_0x1ef0280 .functor OR 3, L_0x1f40690, L_0x1f40730, C4<000>, C4<000>;
L_0x1ef04d0 .functor XOR 4, v0x1f3e660_0, L_0x1f40b80, C4<0000>, C4<0000>;
v0x1eef4b0_0 .net *"_ivl_1", 2 0, L_0x1f40460;  1 drivers
v0x1eef7f0_0 .net *"_ivl_13", 0 0, L_0x1f408f0;  1 drivers
v0x1eefac0_0 .net *"_ivl_15", 2 0, L_0x1f40aa0;  1 drivers
v0x1eefdd0_0 .net *"_ivl_16", 3 0, L_0x1f40b80;  1 drivers
v0x1ef00c0_0 .net *"_ivl_3", 2 0, L_0x1f40500;  1 drivers
v0x1ef0390_0 .net *"_ivl_7", 2 0, L_0x1f40690;  1 drivers
v0x1ef05a0_0 .net *"_ivl_9", 2 0, L_0x1f40730;  1 drivers
v0x1f3d970_0 .net "in", 3 0, v0x1f3e660_0;  alias, 1 drivers
v0x1f3da50_0 .net "out_any", 3 1, L_0x1ef0280;  alias, 1 drivers
v0x1f3dbc0_0 .net "out_both", 2 0, L_0x1eeffb0;  alias, 1 drivers
v0x1f3dca0_0 .net "out_different", 3 0, L_0x1ef04d0;  alias, 1 drivers
L_0x1f40460 .part v0x1f3e660_0, 0, 3;
L_0x1f40500 .part v0x1f3e660_0, 1, 3;
L_0x1f40690 .part v0x1f3e660_0, 0, 3;
L_0x1f40730 .part v0x1f3e660_0, 1, 3;
L_0x1f408f0 .part v0x1f3e660_0, 0, 1;
L_0x1f40aa0 .part v0x1f3e660_0, 1, 3;
L_0x1f40b80 .concat [ 3 1 0 0], L_0x1f40aa0, L_0x1f408f0;
S_0x1f3de00 .scope module, "stim1" "stimulus_gen" 3 104, 3 18 0, S_0x1f08580;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 4 "in";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x1f3e5a0_0 .net "clk", 0 0, v0x1f3f8d0_0;  1 drivers
v0x1f3e660_0 .var "in", 3 0;
v0x1f3e720_0 .net "tb_match", 0 0, L_0x1f41270;  alias, 1 drivers
v0x1f3e7c0_0 .var "wavedrom_enable", 0 0;
v0x1f3e860_0 .var "wavedrom_title", 511 0;
E_0x1f01e70 .event posedge, v0x1f3e5a0_0;
E_0x1f02760 .event negedge, v0x1f3e5a0_0;
S_0x1f3e0a0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x1f3de00;
 .timescale -12 -12;
v0x1f3e2a0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1f3e3a0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x1f3de00;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1f3ea30 .scope module, "top_module1" "top_module" 3 114, 4 1 0, S_0x1f08580;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
v0x1f3ecc0_0 .net "in", 3 0, v0x1f3e660_0;  alias, 1 drivers
v0x1f3edf0_0 .var "out_any", 3 1;
v0x1f3eed0_0 .var "out_both", 2 0;
v0x1f3ef90_0 .var "out_different", 3 0;
E_0x1ee8a20 .event anyedge, v0x1f3d970_0;
S_0x1f3f120 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 122, 3 122 0, S_0x1f08580;
 .timescale -12 -12;
E_0x1f1f160 .event anyedge, v0x1f40060_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1f40060_0;
    %nor/r;
    %assign/vec4 v0x1f40060_0, 0;
    %wait E_0x1f1f160;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1f3de00;
T_3 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x1f3e660_0, 0;
    %wait E_0x1f02760;
    %wait E_0x1f01e70;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x1f3e660_0, 0;
    %wait E_0x1f01e70;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x1f3e660_0, 0;
    %wait E_0x1f01e70;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x1f3e660_0, 0;
    %wait E_0x1f01e70;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x1f3e660_0, 0;
    %wait E_0x1f01e70;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x1f3e660_0, 0;
    %wait E_0x1f02760;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1f3e3a0;
    %join;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1f3e660_0, 0;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f02760;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1f3e660_0, 0;
    %wait E_0x1f01e70;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1f3e660_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 56 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1f3ea30;
T_4 ;
    %wait E_0x1ee8a20;
    %load/vec4 v0x1f3ecc0_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.2, 4;
    %load/vec4 v0x1f3ecc0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0 T_4.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %pad/s 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f3eed0_0, 4, 1;
    %load/vec4 v0x1f3ecc0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.5, 4;
    %load/vec4 v0x1f3ecc0_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.5;
    %flag_set/vec4 8;
    %jmp/0 T_4.3, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.4, 8;
T_4.3 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.4, 8;
 ; End of false expr.
    %blend;
T_4.4;
    %pad/s 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f3eed0_0, 4, 1;
    %load/vec4 v0x1f3ecc0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.8, 4;
    %load/vec4 v0x1f3ecc0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.8;
    %flag_set/vec4 8;
    %jmp/0 T_4.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.7, 8;
T_4.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.7, 8;
 ; End of false expr.
    %blend;
T_4.7;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f3eed0_0, 4, 1;
    %load/vec4 v0x1f3ecc0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/1 T_4.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x1f3ecc0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
T_4.11;
    %flag_mov 8, 4;
    %jmp/0 T_4.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.10, 8;
T_4.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.10, 8;
 ; End of false expr.
    %blend;
T_4.10;
    %pad/s 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f3edf0_0, 4, 1;
    %load/vec4 v0x1f3ecc0_0;
    %parti/s 1, 2, 3;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/1 T_4.14, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x1f3ecc0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
T_4.14;
    %flag_mov 8, 4;
    %jmp/0 T_4.12, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.13, 8;
T_4.12 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.13, 8;
 ; End of false expr.
    %blend;
T_4.13;
    %pad/s 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f3edf0_0, 4, 1;
    %load/vec4 v0x1f3ecc0_0;
    %parti/s 1, 1, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/1 T_4.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x1f3ecc0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
T_4.17;
    %flag_mov 8, 4;
    %jmp/0 T_4.15, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.16, 8;
T_4.15 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.16, 8;
 ; End of false expr.
    %blend;
T_4.16;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f3edf0_0, 4, 1;
    %load/vec4 v0x1f3ecc0_0;
    %parti/s 1, 3, 3;
    %load/vec4 v0x1f3ecc0_0;
    %parti/s 1, 0, 2;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_4.18, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.19, 8;
T_4.18 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.19, 8;
 ; End of false expr.
    %blend;
T_4.19;
    %pad/s 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f3ef90_0, 4, 1;
    %load/vec4 v0x1f3ecc0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x1f3ecc0_0;
    %parti/s 1, 3, 3;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_4.20, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.21, 8;
T_4.20 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.21, 8;
 ; End of false expr.
    %blend;
T_4.21;
    %pad/s 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f3ef90_0, 4, 1;
    %load/vec4 v0x1f3ecc0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x1f3ecc0_0;
    %parti/s 1, 2, 3;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_4.22, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.23, 8;
T_4.22 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.23, 8;
 ; End of false expr.
    %blend;
T_4.23;
    %pad/s 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f3ef90_0, 4, 1;
    %load/vec4 v0x1f3ecc0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0x1f3ecc0_0;
    %parti/s 1, 3, 3;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_4.24, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.25, 8;
T_4.24 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.25, 8;
 ; End of false expr.
    %blend;
T_4.25;
    %pad/s 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f3ef90_0, 4, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x1f08580;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f3f8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1f40060_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x1f08580;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x1f3f8d0_0;
    %inv;
    %store/vec4 v0x1f3f8d0_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x1f08580;
T_7 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1f3e5a0_0, v0x1f401f0_0, v0x1f3f970_0, v0x1f3fd30_0, v0x1f3fc60_0, v0x1f3fb90_0, v0x1f3fa10_0, v0x1f3fed0_0, v0x1f3fe00_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x1f08580;
T_8 ;
    %load/vec4 v0x1f3ffa0_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x1f3ffa0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1f3ffa0_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 132 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_8.1 ;
    %load/vec4 v0x1f3ffa0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x1f3ffa0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1f3ffa0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 133 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 3 134 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_8.3 ;
    %load/vec4 v0x1f3ffa0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x1f3ffa0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1f3ffa0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.5;
T_8.4 ;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_8.5 ;
    %load/vec4 v0x1f3ffa0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1f3ffa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 138 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 139 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1f3ffa0_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x1f3ffa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 140 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x1f08580;
T_9 ;
    %wait E_0x1f022e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f3ffa0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f3ffa0_0, 4, 32;
    %load/vec4 v0x1f40120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x1f3ffa0_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f3ffa0_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1f3ffa0_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f3ffa0_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x1f3fd30_0;
    %load/vec4 v0x1f3fd30_0;
    %load/vec4 v0x1f3fc60_0;
    %xor;
    %load/vec4 v0x1f3fd30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x1f3ffa0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f3ffa0_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x1f3ffa0_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f3ffa0_0, 4, 32;
T_9.4 ;
    %load/vec4 v0x1f3fb90_0;
    %load/vec4 v0x1f3fb90_0;
    %load/vec4 v0x1f3fa10_0;
    %xor;
    %load/vec4 v0x1f3fb90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.8, 6;
    %load/vec4 v0x1f3ffa0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f3ffa0_0, 4, 32;
T_9.10 ;
    %load/vec4 v0x1f3ffa0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f3ffa0_0, 4, 32;
T_9.8 ;
    %load/vec4 v0x1f3fed0_0;
    %load/vec4 v0x1f3fed0_0;
    %load/vec4 v0x1f3fe00_0;
    %xor;
    %load/vec4 v0x1f3fed0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.12, 6;
    %load/vec4 v0x1f3ffa0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.14, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f3ffa0_0, 4, 32;
T_9.14 ;
    %load/vec4 v0x1f3ffa0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1f3ffa0_0, 4, 32;
T_9.12 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gatesv/gatesv_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/gatesv/iter0/response26/top_module.sv";
