design_1_processing_system7_0_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_processing_system7_0_1/sim/design_1_processing_system7_0_1.v,incdir="$ref_dir/../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
design_1_proc_sys_reset_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_proc_sys_reset_0_1/sim/design_1_proc_sys_reset_0_1.vhd,incdir="$ref_dir/../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
design_1_axi_dma_0_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_axi_dma_0_1/sim/design_1_axi_dma_0_1.vhd,incdir="$ref_dir/../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
design_1_xbar_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xbar_1/sim/design_1_xbar_1.v,incdir="$ref_dir/../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
design_1_xlconcat_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v,incdir="$ref_dir/../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
opposites_int32_t.sv,systemverilog,xil_defaultlib,../../../bd/design_1/ipshared/edit_opposite_int32_v1_0.srcs/sources_1/new/opposites_int32_t.sv,incdir="$ref_dir/../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
opposite_int32_v1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ipshared/7238/hdl/opposite_int32_v1_0.v,incdir="$ref_dir/../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
design_1_opposite_int32_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_opposite_int32_0_0/sim/design_1_opposite_int32_0_0.v,incdir="$ref_dir/../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
design_1_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v,incdir="$ref_dir/../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
design_1_auto_us_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v,incdir="$ref_dir/../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
design_1_auto_us_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_us_1/sim/design_1_auto_us_1.v,incdir="$ref_dir/../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
design_1_auto_pc_1.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v,incdir="$ref_dir/../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
design_1.v,verilog,xil_defaultlib,../../../bd/design_1/sim/design_1.v,incdir="$ref_dir/../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="$ref_dir/../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ee60/hdl"incdir="../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ec67/hdl"incdir="../../../../DMA_Example.gen/sources_1/bd/design_1/ipshared/ee60/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
