
IMUTransceiverSTM32L476RG.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002a1c  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000054  08002ba4  08002ba4  00003ba4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002bf8  08002bf8  00004018  2**0
                  CONTENTS
  4 .ARM          00000008  08002bf8  08002bf8  00003bf8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002c00  08002c00  00004018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002c00  08002c00  00003c00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002c04  08002c04  00003c04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000018  20000000  08002c08  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00003d44  20000018  08002c20  00004018  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20003d5c  08002c20  00004d5c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00004018  2**0
                  CONTENTS, READONLY
 12 .debug_info   00006dfd  00000000  00000000  00004048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001930  00000000  00000000  0000ae45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000898  00000000  00000000  0000c778  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000665  00000000  00000000  0000d010  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026909  00000000  00000000  0000d675  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000091bc  00000000  00000000  00033f7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f0ca0  00000000  00000000  0003d13a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0012ddda  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002080  00000000  00000000  0012de20  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000065  00000000  00000000  0012fea0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000018 	.word	0x20000018
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08002b8c 	.word	0x08002b8c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000001c 	.word	0x2000001c
 80001c4:	08002b8c 	.word	0x08002b8c

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96a 	b.w	80004b4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	460c      	mov	r4, r1
 8000200:	2b00      	cmp	r3, #0
 8000202:	d14e      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000204:	4694      	mov	ip, r2
 8000206:	458c      	cmp	ip, r1
 8000208:	4686      	mov	lr, r0
 800020a:	fab2 f282 	clz	r2, r2
 800020e:	d962      	bls.n	80002d6 <__udivmoddi4+0xde>
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0320 	rsb	r3, r2, #32
 8000216:	4091      	lsls	r1, r2
 8000218:	fa20 f303 	lsr.w	r3, r0, r3
 800021c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000220:	4319      	orrs	r1, r3
 8000222:	fa00 fe02 	lsl.w	lr, r0, r2
 8000226:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800022a:	fa1f f68c 	uxth.w	r6, ip
 800022e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000232:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000236:	fb07 1114 	mls	r1, r7, r4, r1
 800023a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023e:	fb04 f106 	mul.w	r1, r4, r6
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f104 30ff 	add.w	r0, r4, #4294967295
 800024e:	f080 8112 	bcs.w	8000476 <__udivmoddi4+0x27e>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 810f 	bls.w	8000476 <__udivmoddi4+0x27e>
 8000258:	3c02      	subs	r4, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a59      	subs	r1, r3, r1
 800025e:	fa1f f38e 	uxth.w	r3, lr
 8000262:	fbb1 f0f7 	udiv	r0, r1, r7
 8000266:	fb07 1110 	mls	r1, r7, r0, r1
 800026a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800026e:	fb00 f606 	mul.w	r6, r0, r6
 8000272:	429e      	cmp	r6, r3
 8000274:	d90a      	bls.n	800028c <__udivmoddi4+0x94>
 8000276:	eb1c 0303 	adds.w	r3, ip, r3
 800027a:	f100 31ff 	add.w	r1, r0, #4294967295
 800027e:	f080 80fc 	bcs.w	800047a <__udivmoddi4+0x282>
 8000282:	429e      	cmp	r6, r3
 8000284:	f240 80f9 	bls.w	800047a <__udivmoddi4+0x282>
 8000288:	4463      	add	r3, ip
 800028a:	3802      	subs	r0, #2
 800028c:	1b9b      	subs	r3, r3, r6
 800028e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000292:	2100      	movs	r1, #0
 8000294:	b11d      	cbz	r5, 800029e <__udivmoddi4+0xa6>
 8000296:	40d3      	lsrs	r3, r2
 8000298:	2200      	movs	r2, #0
 800029a:	e9c5 3200 	strd	r3, r2, [r5]
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d905      	bls.n	80002b2 <__udivmoddi4+0xba>
 80002a6:	b10d      	cbz	r5, 80002ac <__udivmoddi4+0xb4>
 80002a8:	e9c5 0100 	strd	r0, r1, [r5]
 80002ac:	2100      	movs	r1, #0
 80002ae:	4608      	mov	r0, r1
 80002b0:	e7f5      	b.n	800029e <__udivmoddi4+0xa6>
 80002b2:	fab3 f183 	clz	r1, r3
 80002b6:	2900      	cmp	r1, #0
 80002b8:	d146      	bne.n	8000348 <__udivmoddi4+0x150>
 80002ba:	42a3      	cmp	r3, r4
 80002bc:	d302      	bcc.n	80002c4 <__udivmoddi4+0xcc>
 80002be:	4290      	cmp	r0, r2
 80002c0:	f0c0 80f0 	bcc.w	80004a4 <__udivmoddi4+0x2ac>
 80002c4:	1a86      	subs	r6, r0, r2
 80002c6:	eb64 0303 	sbc.w	r3, r4, r3
 80002ca:	2001      	movs	r0, #1
 80002cc:	2d00      	cmp	r5, #0
 80002ce:	d0e6      	beq.n	800029e <__udivmoddi4+0xa6>
 80002d0:	e9c5 6300 	strd	r6, r3, [r5]
 80002d4:	e7e3      	b.n	800029e <__udivmoddi4+0xa6>
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	f040 8090 	bne.w	80003fc <__udivmoddi4+0x204>
 80002dc:	eba1 040c 	sub.w	r4, r1, ip
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	fa1f f78c 	uxth.w	r7, ip
 80002e8:	2101      	movs	r1, #1
 80002ea:	fbb4 f6f8 	udiv	r6, r4, r8
 80002ee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002f2:	fb08 4416 	mls	r4, r8, r6, r4
 80002f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002fa:	fb07 f006 	mul.w	r0, r7, r6
 80002fe:	4298      	cmp	r0, r3
 8000300:	d908      	bls.n	8000314 <__udivmoddi4+0x11c>
 8000302:	eb1c 0303 	adds.w	r3, ip, r3
 8000306:	f106 34ff 	add.w	r4, r6, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x11a>
 800030c:	4298      	cmp	r0, r3
 800030e:	f200 80cd 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 8000312:	4626      	mov	r6, r4
 8000314:	1a1c      	subs	r4, r3, r0
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb4 f0f8 	udiv	r0, r4, r8
 800031e:	fb08 4410 	mls	r4, r8, r0, r4
 8000322:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000326:	fb00 f707 	mul.w	r7, r0, r7
 800032a:	429f      	cmp	r7, r3
 800032c:	d908      	bls.n	8000340 <__udivmoddi4+0x148>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 34ff 	add.w	r4, r0, #4294967295
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x146>
 8000338:	429f      	cmp	r7, r3
 800033a:	f200 80b0 	bhi.w	800049e <__udivmoddi4+0x2a6>
 800033e:	4620      	mov	r0, r4
 8000340:	1bdb      	subs	r3, r3, r7
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	e7a5      	b.n	8000294 <__udivmoddi4+0x9c>
 8000348:	f1c1 0620 	rsb	r6, r1, #32
 800034c:	408b      	lsls	r3, r1
 800034e:	fa22 f706 	lsr.w	r7, r2, r6
 8000352:	431f      	orrs	r7, r3
 8000354:	fa20 fc06 	lsr.w	ip, r0, r6
 8000358:	fa04 f301 	lsl.w	r3, r4, r1
 800035c:	ea43 030c 	orr.w	r3, r3, ip
 8000360:	40f4      	lsrs	r4, r6
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	0c38      	lsrs	r0, r7, #16
 8000368:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800036c:	fbb4 fef0 	udiv	lr, r4, r0
 8000370:	fa1f fc87 	uxth.w	ip, r7
 8000374:	fb00 441e 	mls	r4, r0, lr, r4
 8000378:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800037c:	fb0e f90c 	mul.w	r9, lr, ip
 8000380:	45a1      	cmp	r9, r4
 8000382:	fa02 f201 	lsl.w	r2, r2, r1
 8000386:	d90a      	bls.n	800039e <__udivmoddi4+0x1a6>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800038e:	f080 8084 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000392:	45a1      	cmp	r9, r4
 8000394:	f240 8081 	bls.w	800049a <__udivmoddi4+0x2a2>
 8000398:	f1ae 0e02 	sub.w	lr, lr, #2
 800039c:	443c      	add	r4, r7
 800039e:	eba4 0409 	sub.w	r4, r4, r9
 80003a2:	fa1f f983 	uxth.w	r9, r3
 80003a6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003aa:	fb00 4413 	mls	r4, r0, r3, r4
 80003ae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b6:	45a4      	cmp	ip, r4
 80003b8:	d907      	bls.n	80003ca <__udivmoddi4+0x1d2>
 80003ba:	193c      	adds	r4, r7, r4
 80003bc:	f103 30ff 	add.w	r0, r3, #4294967295
 80003c0:	d267      	bcs.n	8000492 <__udivmoddi4+0x29a>
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	d965      	bls.n	8000492 <__udivmoddi4+0x29a>
 80003c6:	3b02      	subs	r3, #2
 80003c8:	443c      	add	r4, r7
 80003ca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003ce:	fba0 9302 	umull	r9, r3, r0, r2
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	429c      	cmp	r4, r3
 80003d8:	46ce      	mov	lr, r9
 80003da:	469c      	mov	ip, r3
 80003dc:	d351      	bcc.n	8000482 <__udivmoddi4+0x28a>
 80003de:	d04e      	beq.n	800047e <__udivmoddi4+0x286>
 80003e0:	b155      	cbz	r5, 80003f8 <__udivmoddi4+0x200>
 80003e2:	ebb8 030e 	subs.w	r3, r8, lr
 80003e6:	eb64 040c 	sbc.w	r4, r4, ip
 80003ea:	fa04 f606 	lsl.w	r6, r4, r6
 80003ee:	40cb      	lsrs	r3, r1
 80003f0:	431e      	orrs	r6, r3
 80003f2:	40cc      	lsrs	r4, r1
 80003f4:	e9c5 6400 	strd	r6, r4, [r5]
 80003f8:	2100      	movs	r1, #0
 80003fa:	e750      	b.n	800029e <__udivmoddi4+0xa6>
 80003fc:	f1c2 0320 	rsb	r3, r2, #32
 8000400:	fa20 f103 	lsr.w	r1, r0, r3
 8000404:	fa0c fc02 	lsl.w	ip, ip, r2
 8000408:	fa24 f303 	lsr.w	r3, r4, r3
 800040c:	4094      	lsls	r4, r2
 800040e:	430c      	orrs	r4, r1
 8000410:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000414:	fa00 fe02 	lsl.w	lr, r0, r2
 8000418:	fa1f f78c 	uxth.w	r7, ip
 800041c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000420:	fb08 3110 	mls	r1, r8, r0, r3
 8000424:	0c23      	lsrs	r3, r4, #16
 8000426:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042a:	fb00 f107 	mul.w	r1, r0, r7
 800042e:	4299      	cmp	r1, r3
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x24c>
 8000432:	eb1c 0303 	adds.w	r3, ip, r3
 8000436:	f100 36ff 	add.w	r6, r0, #4294967295
 800043a:	d22c      	bcs.n	8000496 <__udivmoddi4+0x29e>
 800043c:	4299      	cmp	r1, r3
 800043e:	d92a      	bls.n	8000496 <__udivmoddi4+0x29e>
 8000440:	3802      	subs	r0, #2
 8000442:	4463      	add	r3, ip
 8000444:	1a5b      	subs	r3, r3, r1
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb3 f1f8 	udiv	r1, r3, r8
 800044c:	fb08 3311 	mls	r3, r8, r1, r3
 8000450:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000454:	fb01 f307 	mul.w	r3, r1, r7
 8000458:	42a3      	cmp	r3, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x276>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f101 36ff 	add.w	r6, r1, #4294967295
 8000464:	d213      	bcs.n	800048e <__udivmoddi4+0x296>
 8000466:	42a3      	cmp	r3, r4
 8000468:	d911      	bls.n	800048e <__udivmoddi4+0x296>
 800046a:	3902      	subs	r1, #2
 800046c:	4464      	add	r4, ip
 800046e:	1ae4      	subs	r4, r4, r3
 8000470:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000474:	e739      	b.n	80002ea <__udivmoddi4+0xf2>
 8000476:	4604      	mov	r4, r0
 8000478:	e6f0      	b.n	800025c <__udivmoddi4+0x64>
 800047a:	4608      	mov	r0, r1
 800047c:	e706      	b.n	800028c <__udivmoddi4+0x94>
 800047e:	45c8      	cmp	r8, r9
 8000480:	d2ae      	bcs.n	80003e0 <__udivmoddi4+0x1e8>
 8000482:	ebb9 0e02 	subs.w	lr, r9, r2
 8000486:	eb63 0c07 	sbc.w	ip, r3, r7
 800048a:	3801      	subs	r0, #1
 800048c:	e7a8      	b.n	80003e0 <__udivmoddi4+0x1e8>
 800048e:	4631      	mov	r1, r6
 8000490:	e7ed      	b.n	800046e <__udivmoddi4+0x276>
 8000492:	4603      	mov	r3, r0
 8000494:	e799      	b.n	80003ca <__udivmoddi4+0x1d2>
 8000496:	4630      	mov	r0, r6
 8000498:	e7d4      	b.n	8000444 <__udivmoddi4+0x24c>
 800049a:	46d6      	mov	lr, sl
 800049c:	e77f      	b.n	800039e <__udivmoddi4+0x1a6>
 800049e:	4463      	add	r3, ip
 80004a0:	3802      	subs	r0, #2
 80004a2:	e74d      	b.n	8000340 <__udivmoddi4+0x148>
 80004a4:	4606      	mov	r6, r0
 80004a6:	4623      	mov	r3, r4
 80004a8:	4608      	mov	r0, r1
 80004aa:	e70f      	b.n	80002cc <__udivmoddi4+0xd4>
 80004ac:	3e02      	subs	r6, #2
 80004ae:	4463      	add	r3, ip
 80004b0:	e730      	b.n	8000314 <__udivmoddi4+0x11c>
 80004b2:	bf00      	nop

080004b4 <__aeabi_idiv0>:
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop

080004b8 <I2C1_Config>:
#include "Drivers/I2C.h"
#include "stm32l476xx.h"

volatile uint32_t tmpreg;

void I2C1_Config(void){
 80004b8:	b480      	push	{r7}
 80004ba:	af00      	add	r7, sp, #0
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOBEN; //Turn on clock for AHB2 bus
 80004bc:	4b3f      	ldr	r3, [pc, #252]	@ (80005bc <I2C1_Config+0x104>)
 80004be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004c0:	4a3e      	ldr	r2, [pc, #248]	@ (80005bc <I2C1_Config+0x104>)
 80004c2:	f043 0302 	orr.w	r3, r3, #2
 80004c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
	tmpreg = RCC->AHB2ENR;
 80004c8:	4b3c      	ldr	r3, [pc, #240]	@ (80005bc <I2C1_Config+0x104>)
 80004ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80004cc:	4a3c      	ldr	r2, [pc, #240]	@ (80005c0 <I2C1_Config+0x108>)
 80004ce:	6013      	str	r3, [r2, #0]
	UNUSED(tmpreg);
 80004d0:	4b3b      	ldr	r3, [pc, #236]	@ (80005c0 <I2C1_Config+0x108>)
 80004d2:	681b      	ldr	r3, [r3, #0]
	GPIOB->MODER &= ~(GPIO_MODER_MODE8_Msk | GPIO_MODER_MODE9_Msk);
 80004d4:	4b3b      	ldr	r3, [pc, #236]	@ (80005c4 <I2C1_Config+0x10c>)
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	4a3a      	ldr	r2, [pc, #232]	@ (80005c4 <I2C1_Config+0x10c>)
 80004da:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 80004de:	6013      	str	r3, [r2, #0]
	GPIOB->MODER |= (GPIO_MODER_MODE8_1 | GPIO_MODER_MODE9_1); //Alternate Function
 80004e0:	4b38      	ldr	r3, [pc, #224]	@ (80005c4 <I2C1_Config+0x10c>)
 80004e2:	681b      	ldr	r3, [r3, #0]
 80004e4:	4a37      	ldr	r2, [pc, #220]	@ (80005c4 <I2C1_Config+0x10c>)
 80004e6:	f443 2320 	orr.w	r3, r3, #655360	@ 0xa0000
 80004ea:	6013      	str	r3, [r2, #0]
	GPIOB->AFR[1] &= ~(GPIO_AFRH_AFSEL8_Msk | GPIO_AFRH_AFSEL9_Msk);
 80004ec:	4b35      	ldr	r3, [pc, #212]	@ (80005c4 <I2C1_Config+0x10c>)
 80004ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80004f0:	4a34      	ldr	r2, [pc, #208]	@ (80005c4 <I2C1_Config+0x10c>)
 80004f2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80004f6:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->AFR[1] |= (GPIO_AFRH_AFSEL8_2 | GPIO_AFRH_AFSEL9_2); //AF4 (0100)
 80004f8:	4b32      	ldr	r3, [pc, #200]	@ (80005c4 <I2C1_Config+0x10c>)
 80004fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80004fc:	4a31      	ldr	r2, [pc, #196]	@ (80005c4 <I2C1_Config+0x10c>)
 80004fe:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8000502:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOB->OTYPER |= GPIO_OTYPER_OT8 | GPIO_OTYPER_OT9; //Output type open-drain, needed for I2C because open-drain allows multiple devices to share SDA/SCL safely
 8000504:	4b2f      	ldr	r3, [pc, #188]	@ (80005c4 <I2C1_Config+0x10c>)
 8000506:	685b      	ldr	r3, [r3, #4]
 8000508:	4a2e      	ldr	r2, [pc, #184]	@ (80005c4 <I2C1_Config+0x10c>)
 800050a:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800050e:	6053      	str	r3, [r2, #4]
	GPIOB->PUPDR &= ~((GPIO_PUPDR_PUPD8_0) | (GPIO_PUPDR_PUPD9_0));
 8000510:	4b2c      	ldr	r3, [pc, #176]	@ (80005c4 <I2C1_Config+0x10c>)
 8000512:	68db      	ldr	r3, [r3, #12]
 8000514:	4a2b      	ldr	r2, [pc, #172]	@ (80005c4 <I2C1_Config+0x10c>)
 8000516:	f423 23a0 	bic.w	r3, r3, #327680	@ 0x50000
 800051a:	60d3      	str	r3, [r2, #12]
	GPIOB->PUPDR |= (GPIO_PUPDR_PUPD8_0) | (GPIO_PUPDR_PUPD9_0); //PB8/PB9 pull-up register. We set output type to be open-drain,so we need a pull up resistor, also need external 4.7kOhms resistor, internal one too weak
 800051c:	4b29      	ldr	r3, [pc, #164]	@ (80005c4 <I2C1_Config+0x10c>)
 800051e:	68db      	ldr	r3, [r3, #12]
 8000520:	4a28      	ldr	r2, [pc, #160]	@ (80005c4 <I2C1_Config+0x10c>)
 8000522:	f443 23a0 	orr.w	r3, r3, #327680	@ 0x50000
 8000526:	60d3      	str	r3, [r2, #12]
	GPIOB->OSPEEDR &= ~((GPIO_OSPEEDR_OSPEED8) | (GPIO_OSPEEDR_OSPEED9));
 8000528:	4b26      	ldr	r3, [pc, #152]	@ (80005c4 <I2C1_Config+0x10c>)
 800052a:	689b      	ldr	r3, [r3, #8]
 800052c:	4a25      	ldr	r2, [pc, #148]	@ (80005c4 <I2C1_Config+0x10c>)
 800052e:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 8000532:	6093      	str	r3, [r2, #8]
	GPIOB->OSPEEDR |= (GPIO_OSPEEDR_OSPEED8) | (GPIO_OSPEEDR_OSPEED9); //Set speed to the highest (very high speed) cuz why not(11)
 8000534:	4b23      	ldr	r3, [pc, #140]	@ (80005c4 <I2C1_Config+0x10c>)
 8000536:	689b      	ldr	r3, [r3, #8]
 8000538:	4a22      	ldr	r2, [pc, #136]	@ (80005c4 <I2C1_Config+0x10c>)
 800053a:	f443 2370 	orr.w	r3, r3, #983040	@ 0xf0000
 800053e:	6093      	str	r3, [r2, #8]

	RCC->APB1ENR1 |= RCC_APB1ENR1_I2C1EN;
 8000540:	4b1e      	ldr	r3, [pc, #120]	@ (80005bc <I2C1_Config+0x104>)
 8000542:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000544:	4a1d      	ldr	r2, [pc, #116]	@ (80005bc <I2C1_Config+0x104>)
 8000546:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800054a:	6593      	str	r3, [r2, #88]	@ 0x58
	tmpreg = RCC->APB1ENR1;
 800054c:	4b1b      	ldr	r3, [pc, #108]	@ (80005bc <I2C1_Config+0x104>)
 800054e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000550:	4a1b      	ldr	r2, [pc, #108]	@ (80005c0 <I2C1_Config+0x108>)
 8000552:	6013      	str	r3, [r2, #0]
	UNUSED(tmpreg);
 8000554:	4b1a      	ldr	r3, [pc, #104]	@ (80005c0 <I2C1_Config+0x108>)
 8000556:	681b      	ldr	r3, [r3, #0]
	I2C1->CR1 &= ~I2C_CR1_PE; //Turn off I2C1 control for now
 8000558:	4b1b      	ldr	r3, [pc, #108]	@ (80005c8 <I2C1_Config+0x110>)
 800055a:	681b      	ldr	r3, [r3, #0]
 800055c:	4a1a      	ldr	r2, [pc, #104]	@ (80005c8 <I2C1_Config+0x110>)
 800055e:	f023 0301 	bic.w	r3, r3, #1
 8000562:	6013      	str	r3, [r2, #0]
	RCC->APB1RSTR1 |= RCC_APB1RSTR1_I2C1RST; //Im not sure why its recommended to reset, but I guess if we REALLY want to make sure, we reset
 8000564:	4b15      	ldr	r3, [pc, #84]	@ (80005bc <I2C1_Config+0x104>)
 8000566:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000568:	4a14      	ldr	r2, [pc, #80]	@ (80005bc <I2C1_Config+0x104>)
 800056a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800056e:	6393      	str	r3, [r2, #56]	@ 0x38
	RCC->APB1RSTR1 &= ~RCC_APB1RSTR1_I2C1RST; //So we don't want to keep the register value as 1, or else it will constantly reset, we set it back to 0 to stop resetting.
 8000570:	4b12      	ldr	r3, [pc, #72]	@ (80005bc <I2C1_Config+0x104>)
 8000572:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000574:	4a11      	ldr	r2, [pc, #68]	@ (80005bc <I2C1_Config+0x104>)
 8000576:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800057a:	6393      	str	r3, [r2, #56]	@ 0x38

	// Keep analog filter ON (default), digital filter DNF=0 (default)
	I2C1->CR1 &= ~I2C_CR1_ANFOFF; // 0 = analog filter enabled (This removes very short glitches/spikes (typical <50 ns) that could be mistaken as edges. You almost always leave it enabled)
 800057c:	4b12      	ldr	r3, [pc, #72]	@ (80005c8 <I2C1_Config+0x110>)
 800057e:	681b      	ldr	r3, [r3, #0]
 8000580:	4a11      	ldr	r2, [pc, #68]	@ (80005c8 <I2C1_Config+0x110>)
 8000582:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000586:	6013      	str	r3, [r2, #0]
	I2C1->CR1 &= ~I2C_CR1_DNF;  // DNF = 0 digital filter off (I guess similar role of filtering random stuff but digitally?
 8000588:	4b0f      	ldr	r3, [pc, #60]	@ (80005c8 <I2C1_Config+0x110>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	4a0e      	ldr	r2, [pc, #56]	@ (80005c8 <I2C1_Config+0x110>)
 800058e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8000592:	6013      	str	r3, [r2, #0]
	RCC->CCIPR = RCC_CCIPR_I2C1SEL_1; //chose the HSI16 clock (16MHz), this is not the I2C SCL speed, its just the internal peripheral clock feeding the I2C timing generator
 8000594:	4b09      	ldr	r3, [pc, #36]	@ (80005bc <I2C1_Config+0x104>)
 8000596:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800059a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

	//Configured I2C for 400kHz mode
	I2C1->TIMINGR = //TIMINGR should be fully assigned, so = not |=
 800059e:	4b0a      	ldr	r3, [pc, #40]	@ (80005c8 <I2C1_Config+0x110>)
 80005a0:	4a0a      	ldr	r2, [pc, #40]	@ (80005cc <I2C1_Config+0x114>)
 80005a2:	611a      	str	r2, [r3, #16]
	//I2C1->ICR = I2C_ICR_CLEAR; //clear I2C ICR masks

	//NVIC_SetIRQ(I2C1_EV_IRQn); //enable interrupt events
	//NVIC_SetIRQ(I2C1_ER_IRQn); //enable interrupt errors

	I2C1->CR1 |= I2C_CR1_PE; //enable the I2C peripheral
 80005a4:	4b08      	ldr	r3, [pc, #32]	@ (80005c8 <I2C1_Config+0x110>)
 80005a6:	681b      	ldr	r3, [r3, #0]
 80005a8:	4a07      	ldr	r2, [pc, #28]	@ (80005c8 <I2C1_Config+0x110>)
 80005aa:	f043 0301 	orr.w	r3, r3, #1
 80005ae:	6013      	str	r3, [r2, #0]
}
 80005b0:	bf00      	nop
 80005b2:	46bd      	mov	sp, r7
 80005b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop
 80005bc:	40021000 	.word	0x40021000
 80005c0:	20000034 	.word	0x20000034
 80005c4:	48000400 	.word	0x48000400
 80005c8:	40005400 	.word	0x40005400
 80005cc:	10320309 	.word	0x10320309

080005d0 <vApplicationStackOverflowHook>:
#include "FreeRTOS.h"
#include "task.h"
#include "stm32l4xx_hal.h"

void vApplicationStackOverflowHook(TaskHandle_t xTask, char *pcTaskName) {
 80005d0:	b480      	push	{r7}
 80005d2:	b083      	sub	sp, #12
 80005d4:	af00      	add	r7, sp, #0
 80005d6:	6078      	str	r0, [r7, #4]
 80005d8:	6039      	str	r1, [r7, #0]
    (void)xTask;
    (void)pcTaskName;
    for (;;);
 80005da:	bf00      	nop
 80005dc:	e7fd      	b.n	80005da <vApplicationStackOverflowHook+0xa>

080005de <vApplicationTickHook>:
}

void vApplicationTickHook(void) {
 80005de:	b580      	push	{r7, lr}
 80005e0:	af00      	add	r7, sp, #0
    HAL_IncTick();
 80005e2:	f000 fa17 	bl	8000a14 <HAL_IncTick>
}
 80005e6:	bf00      	nop
 80005e8:	bd80      	pop	{r7, pc}

080005ea <main>:
void GPIOPortConfig(void);
void I2CConfig(void);
static void prvCreateTasks(void);
void vHeartbeat(void *pvParameters);

int main(void){
 80005ea:	b580      	push	{r7, lr}
 80005ec:	af00      	add	r7, sp, #0
  HAL_Init(); //Necessary for now
 80005ee:	f000 f9bc 	bl	800096a <HAL_Init>
  SystemClock_Config();
 80005f2:	f000 f8e7 	bl	80007c4 <SystemClock_Config>
  GPIOPortConfig();
 80005f6:	f000 f8bf 	bl	8000778 <GPIOPortConfig>
  I2C1_Config();
 80005fa:	f7ff ff5d 	bl	80004b8 <I2C1_Config>
  prvCreateTasks();
 80005fe:	f000 f8a5 	bl	800074c <prvCreateTasks>
  vTaskStartScheduler(); //Actually runs rtos
 8000602:	f001 fea9 	bl	8002358 <vTaskStartScheduler>

  for(;;);
 8000606:	bf00      	nop
 8000608:	e7fd      	b.n	8000606 <main+0x1c>

0800060a <vHeartbeat>:

}

void vHeartbeat(void *pvParameters){
 800060a:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800060e:	b08a      	sub	sp, #40	@ 0x28
 8000610:	af00      	add	r7, sp, #0
 8000612:	61f8      	str	r0, [r7, #28]
	uint32_t *rate = (uint32_t*)pvParameters;
 8000614:	69fb      	ldr	r3, [r7, #28]
 8000616:	627b      	str	r3, [r7, #36]	@ 0x24

	for(;;){
		GPIOA->ODR |= GPIO_ODR_OD8; //Turn on external LED PA_8 (pin D7)
 8000618:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800061c:	695b      	ldr	r3, [r3, #20]
 800061e:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 8000622:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000626:	6153      	str	r3, [r2, #20]
		vTaskDelay(pdMS_TO_TICKS(*rate));
 8000628:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800062a:	681b      	ldr	r3, [r3, #0]
 800062c:	2200      	movs	r2, #0
 800062e:	469a      	mov	sl, r3
 8000630:	4693      	mov	fp, r2
 8000632:	4652      	mov	r2, sl
 8000634:	465b      	mov	r3, fp
 8000636:	f04f 0000 	mov.w	r0, #0
 800063a:	f04f 0100 	mov.w	r1, #0
 800063e:	0159      	lsls	r1, r3, #5
 8000640:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8000644:	0150      	lsls	r0, r2, #5
 8000646:	4602      	mov	r2, r0
 8000648:	460b      	mov	r3, r1
 800064a:	ebb2 040a 	subs.w	r4, r2, sl
 800064e:	eb63 050b 	sbc.w	r5, r3, fp
 8000652:	f04f 0200 	mov.w	r2, #0
 8000656:	f04f 0300 	mov.w	r3, #0
 800065a:	00ab      	lsls	r3, r5, #2
 800065c:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8000660:	00a2      	lsls	r2, r4, #2
 8000662:	4614      	mov	r4, r2
 8000664:	461d      	mov	r5, r3
 8000666:	eb14 030a 	adds.w	r3, r4, sl
 800066a:	60bb      	str	r3, [r7, #8]
 800066c:	eb45 030b 	adc.w	r3, r5, fp
 8000670:	60fb      	str	r3, [r7, #12]
 8000672:	f04f 0200 	mov.w	r2, #0
 8000676:	f04f 0300 	mov.w	r3, #0
 800067a:	68f9      	ldr	r1, [r7, #12]
 800067c:	00cb      	lsls	r3, r1, #3
 800067e:	68b9      	ldr	r1, [r7, #8]
 8000680:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8000684:	68b9      	ldr	r1, [r7, #8]
 8000686:	00ca      	lsls	r2, r1, #3
 8000688:	e9c7 2302 	strd	r2, r3, [r7, #8]
 800068c:	4610      	mov	r0, r2
 800068e:	4619      	mov	r1, r3
 8000690:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000694:	f04f 0300 	mov.w	r3, #0
 8000698:	f7ff fd96 	bl	80001c8 <__aeabi_uldivmod>
 800069c:	4602      	mov	r2, r0
 800069e:	460b      	mov	r3, r1
 80006a0:	4613      	mov	r3, r2
 80006a2:	4618      	mov	r0, r3
 80006a4:	f001 fdde 	bl	8002264 <vTaskDelay>
		GPIOA->ODR &= ~GPIO_ODR_OD8; //Turn off
 80006a8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80006ac:	695b      	ldr	r3, [r3, #20]
 80006ae:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80006b2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80006b6:	6153      	str	r3, [r2, #20]
		vTaskDelay(pdMS_TO_TICKS(*rate));
 80006b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80006ba:	681b      	ldr	r3, [r3, #0]
 80006bc:	2200      	movs	r2, #0
 80006be:	613b      	str	r3, [r7, #16]
 80006c0:	617a      	str	r2, [r7, #20]
 80006c2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80006c6:	f04f 0000 	mov.w	r0, #0
 80006ca:	f04f 0100 	mov.w	r1, #0
 80006ce:	0159      	lsls	r1, r3, #5
 80006d0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80006d4:	0150      	lsls	r0, r2, #5
 80006d6:	4602      	mov	r2, r0
 80006d8:	460b      	mov	r3, r1
 80006da:	6939      	ldr	r1, [r7, #16]
 80006dc:	ebb2 0801 	subs.w	r8, r2, r1
 80006e0:	6979      	ldr	r1, [r7, #20]
 80006e2:	eb63 0901 	sbc.w	r9, r3, r1
 80006e6:	f04f 0200 	mov.w	r2, #0
 80006ea:	f04f 0300 	mov.w	r3, #0
 80006ee:	ea4f 0389 	mov.w	r3, r9, lsl #2
 80006f2:	ea43 7398 	orr.w	r3, r3, r8, lsr #30
 80006f6:	ea4f 0288 	mov.w	r2, r8, lsl #2
 80006fa:	4690      	mov	r8, r2
 80006fc:	4699      	mov	r9, r3
 80006fe:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8000702:	460b      	mov	r3, r1
 8000704:	eb18 0303 	adds.w	r3, r8, r3
 8000708:	603b      	str	r3, [r7, #0]
 800070a:	4613      	mov	r3, r2
 800070c:	eb49 0303 	adc.w	r3, r9, r3
 8000710:	607b      	str	r3, [r7, #4]
 8000712:	f04f 0200 	mov.w	r2, #0
 8000716:	f04f 0300 	mov.w	r3, #0
 800071a:	6879      	ldr	r1, [r7, #4]
 800071c:	00cb      	lsls	r3, r1, #3
 800071e:	6839      	ldr	r1, [r7, #0]
 8000720:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8000724:	6839      	ldr	r1, [r7, #0]
 8000726:	00ca      	lsls	r2, r1, #3
 8000728:	e9c7 2300 	strd	r2, r3, [r7]
 800072c:	4610      	mov	r0, r2
 800072e:	4619      	mov	r1, r3
 8000730:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8000734:	f04f 0300 	mov.w	r3, #0
 8000738:	f7ff fd46 	bl	80001c8 <__aeabi_uldivmod>
 800073c:	4602      	mov	r2, r0
 800073e:	460b      	mov	r3, r1
 8000740:	4613      	mov	r3, r2
 8000742:	4618      	mov	r0, r3
 8000744:	f001 fd8e 	bl	8002264 <vTaskDelay>
		GPIOA->ODR |= GPIO_ODR_OD8; //Turn on external LED PA_8 (pin D7)
 8000748:	bf00      	nop
 800074a:	e765      	b.n	8000618 <vHeartbeat+0xe>

0800074c <prvCreateTasks>:
	}
}

static void prvCreateTasks(void){
 800074c:	b580      	push	{r7, lr}
 800074e:	b082      	sub	sp, #8
 8000750:	af02      	add	r7, sp, #8
	static uint32_t rate = 500; //Static variables dont live on stack, they get permanent address in .data or .bss section that persists for the whole program
	xTaskCreate(vHeartbeat, "Heartbeat", 128, (void*)&rate, 1, NULL);
 8000752:	2300      	movs	r3, #0
 8000754:	9301      	str	r3, [sp, #4]
 8000756:	2301      	movs	r3, #1
 8000758:	9300      	str	r3, [sp, #0]
 800075a:	4b04      	ldr	r3, [pc, #16]	@ (800076c <prvCreateTasks+0x20>)
 800075c:	2280      	movs	r2, #128	@ 0x80
 800075e:	4904      	ldr	r1, [pc, #16]	@ (8000770 <prvCreateTasks+0x24>)
 8000760:	4804      	ldr	r0, [pc, #16]	@ (8000774 <prvCreateTasks+0x28>)
 8000762:	f001 fc57 	bl	8002014 <xTaskCreate>
}
 8000766:	bf00      	nop
 8000768:	46bd      	mov	sp, r7
 800076a:	bd80      	pop	{r7, pc}
 800076c:	20000000 	.word	0x20000000
 8000770:	08002ba4 	.word	0x08002ba4
 8000774:	0800060b 	.word	0x0800060b

08000778 <GPIOPortConfig>:



void GPIOPortConfig(void){
 8000778:	b480      	push	{r7}
 800077a:	b083      	sub	sp, #12
 800077c:	af00      	add	r7, sp, #0
	volatile uint32_t tmpreg;
	RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN; //Turn on clock for AHB2 bus
 800077e:	4b10      	ldr	r3, [pc, #64]	@ (80007c0 <GPIOPortConfig+0x48>)
 8000780:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000782:	4a0f      	ldr	r2, [pc, #60]	@ (80007c0 <GPIOPortConfig+0x48>)
 8000784:	f043 0301 	orr.w	r3, r3, #1
 8000788:	64d3      	str	r3, [r2, #76]	@ 0x4c
	tmpreg = RCC->AHB2ENR;
 800078a:	4b0d      	ldr	r3, [pc, #52]	@ (80007c0 <GPIOPortConfig+0x48>)
 800078c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800078e:	607b      	str	r3, [r7, #4]
	UNUSED(tmpreg);
 8000790:	687b      	ldr	r3, [r7, #4]
	GPIOA->MODER &= ~GPIO_MODER_MODE8_Msk; //The starting value of MODER is like 111111111111111111111 so you need to mask to make sure the register you want is primed to set value
 8000792:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800079c:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80007a0:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= GPIO_MODER_MODE8_0; //General output
 80007a2:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80007ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80007b0:	6013      	str	r3, [r2, #0]

}
 80007b2:	bf00      	nop
 80007b4:	370c      	adds	r7, #12
 80007b6:	46bd      	mov	sp, r7
 80007b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007bc:	4770      	bx	lr
 80007be:	bf00      	nop
 80007c0:	40021000 	.word	0x40021000

080007c4 <SystemClock_Config>:

void SystemClock_Config(void)
{
 80007c4:	b580      	push	{r7, lr}
 80007c6:	b096      	sub	sp, #88	@ 0x58
 80007c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007ca:	f107 0314 	add.w	r3, r7, #20
 80007ce:	2244      	movs	r2, #68	@ 0x44
 80007d0:	2100      	movs	r1, #0
 80007d2:	4618      	mov	r0, r3
 80007d4:	f002 f9ae 	bl	8002b34 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007d8:	463b      	mov	r3, r7
 80007da:	2200      	movs	r2, #0
 80007dc:	601a      	str	r2, [r3, #0]
 80007de:	605a      	str	r2, [r3, #4]
 80007e0:	609a      	str	r2, [r3, #8]
 80007e2:	60da      	str	r2, [r3, #12]
 80007e4:	611a      	str	r2, [r3, #16]

  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80007e6:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80007ea:	f000 fa27 	bl	8000c3c <HAL_PWREx_ControlVoltageScaling>
 80007ee:	4603      	mov	r3, r0
 80007f0:	2b00      	cmp	r3, #0
 80007f2:	d001      	beq.n	80007f8 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80007f4:	f000 f838 	bl	8000868 <Error_Handler>
  }

  // Enable MSI and the PLL for 80MHz
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80007f8:	2310      	movs	r3, #16
 80007fa:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80007fc:	2301      	movs	r3, #1
 80007fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000800:	2300      	movs	r3, #0
 8000802:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_CR_MSIRANGE_7; // Set to 8MHz. CubeIDE defaults project to RCC_CR_MSIRANGE_6 (4MHz). Internal RC oscillator (MSI) tops out at 48MHz.
 8000804:	2370      	movs	r3, #112	@ 0x70
 8000806:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000808:	2302      	movs	r3, #2
 800080a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800080c:	2301      	movs	r3, #1
 800080e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1; // 8MHz / 1 = 8MHz input to PLL
 8000810:	2301      	movs	r3, #1
 8000812:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 20; // 8MHz * 20 = 160MHz VCO
 8000814:	2314      	movs	r3, #20
 8000816:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2; // 160MHz / 2 = 80MHz output
 8000818:	2302      	movs	r3, #2
 800081a:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 7;
 800081c:	2307      	movs	r3, #7
 800081e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000820:	2304      	movs	r3, #4
 8000822:	653b      	str	r3, [r7, #80]	@ 0x50

  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000824:	f107 0314 	add.w	r3, r7, #20
 8000828:	4618      	mov	r0, r3
 800082a:	f000 fa5d 	bl	8000ce8 <HAL_RCC_OscConfig>
 800082e:	4603      	mov	r3, r0
 8000830:	2b00      	cmp	r3, #0
 8000832:	d001      	beq.n	8000838 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000834:	f000 f818 	bl	8000868 <Error_Handler>
  }

  // Set clocks for 80MHz
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 8000838:	230f      	movs	r3, #15
 800083a:	603b      	str	r3, [r7, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK; // Went from MSI to PLLCLK
 800083c:	2303      	movs	r3, #3
 800083e:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000840:	2300      	movs	r3, #0
 8000842:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000844:	2300      	movs	r3, #0
 8000846:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000848:	2300      	movs	r3, #0
 800084a:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK) // As RCC_MSIRANGE_X goes higher, you need to increase this. 4 wait states for 80MHz
 800084c:	463b      	mov	r3, r7
 800084e:	2104      	movs	r1, #4
 8000850:	4618      	mov	r0, r3
 8000852:	f000 fe25 	bl	80014a0 <HAL_RCC_ClockConfig>
 8000856:	4603      	mov	r3, r0
 8000858:	2b00      	cmp	r3, #0
 800085a:	d001      	beq.n	8000860 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 800085c:	f000 f804 	bl	8000868 <Error_Handler>
  }
}
 8000860:	bf00      	nop
 8000862:	3758      	adds	r7, #88	@ 0x58
 8000864:	46bd      	mov	sp, r7
 8000866:	bd80      	pop	{r7, pc}

08000868 <Error_Handler>:

void Error_Handler(void)
{
 8000868:	b480      	push	{r7}
 800086a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800086c:	b672      	cpsid	i
}
 800086e:	bf00      	nop
  __disable_irq();
  while (1)
 8000870:	bf00      	nop
 8000872:	e7fd      	b.n	8000870 <Error_Handler+0x8>

08000874 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000874:	b480      	push	{r7}
 8000876:	b083      	sub	sp, #12
 8000878:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800087a:	4b0f      	ldr	r3, [pc, #60]	@ (80008b8 <HAL_MspInit+0x44>)
 800087c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800087e:	4a0e      	ldr	r2, [pc, #56]	@ (80008b8 <HAL_MspInit+0x44>)
 8000880:	f043 0301 	orr.w	r3, r3, #1
 8000884:	6613      	str	r3, [r2, #96]	@ 0x60
 8000886:	4b0c      	ldr	r3, [pc, #48]	@ (80008b8 <HAL_MspInit+0x44>)
 8000888:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800088a:	f003 0301 	and.w	r3, r3, #1
 800088e:	607b      	str	r3, [r7, #4]
 8000890:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000892:	4b09      	ldr	r3, [pc, #36]	@ (80008b8 <HAL_MspInit+0x44>)
 8000894:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000896:	4a08      	ldr	r2, [pc, #32]	@ (80008b8 <HAL_MspInit+0x44>)
 8000898:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800089c:	6593      	str	r3, [r2, #88]	@ 0x58
 800089e:	4b06      	ldr	r3, [pc, #24]	@ (80008b8 <HAL_MspInit+0x44>)
 80008a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008a6:	603b      	str	r3, [r7, #0]
 80008a8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008aa:	bf00      	nop
 80008ac:	370c      	adds	r7, #12
 80008ae:	46bd      	mov	sp, r7
 80008b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b4:	4770      	bx	lr
 80008b6:	bf00      	nop
 80008b8:	40021000 	.word	0x40021000

080008bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80008c0:	bf00      	nop
 80008c2:	e7fd      	b.n	80008c0 <NMI_Handler+0x4>

080008c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80008c4:	b480      	push	{r7}
 80008c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80008c8:	bf00      	nop
 80008ca:	e7fd      	b.n	80008c8 <HardFault_Handler+0x4>

080008cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80008cc:	b480      	push	{r7}
 80008ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80008d0:	bf00      	nop
 80008d2:	e7fd      	b.n	80008d0 <MemManage_Handler+0x4>

080008d4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80008d4:	b480      	push	{r7}
 80008d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80008d8:	bf00      	nop
 80008da:	e7fd      	b.n	80008d8 <BusFault_Handler+0x4>

080008dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80008dc:	b480      	push	{r7}
 80008de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008e0:	bf00      	nop
 80008e2:	e7fd      	b.n	80008e0 <UsageFault_Handler+0x4>

080008e4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008e4:	b480      	push	{r7}
 80008e6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008e8:	bf00      	nop
 80008ea:	46bd      	mov	sp, r7
 80008ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f0:	4770      	bx	lr
	...

080008f4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80008f4:	b480      	push	{r7}
 80008f6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80008f8:	4b06      	ldr	r3, [pc, #24]	@ (8000914 <SystemInit+0x20>)
 80008fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80008fe:	4a05      	ldr	r2, [pc, #20]	@ (8000914 <SystemInit+0x20>)
 8000900:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000904:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000908:	bf00      	nop
 800090a:	46bd      	mov	sp, r7
 800090c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000910:	4770      	bx	lr
 8000912:	bf00      	nop
 8000914:	e000ed00 	.word	0xe000ed00

08000918 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000918:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000950 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800091c:	f7ff ffea 	bl	80008f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000920:	480c      	ldr	r0, [pc, #48]	@ (8000954 <LoopForever+0x6>)
  ldr r1, =_edata
 8000922:	490d      	ldr	r1, [pc, #52]	@ (8000958 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000924:	4a0d      	ldr	r2, [pc, #52]	@ (800095c <LoopForever+0xe>)
  movs r3, #0
 8000926:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000928:	e002      	b.n	8000930 <LoopCopyDataInit>

0800092a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800092a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800092c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800092e:	3304      	adds	r3, #4

08000930 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000930:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000932:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000934:	d3f9      	bcc.n	800092a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000936:	4a0a      	ldr	r2, [pc, #40]	@ (8000960 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000938:	4c0a      	ldr	r4, [pc, #40]	@ (8000964 <LoopForever+0x16>)
  movs r3, #0
 800093a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800093c:	e001      	b.n	8000942 <LoopFillZerobss>

0800093e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800093e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000940:	3204      	adds	r2, #4

08000942 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000942:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000944:	d3fb      	bcc.n	800093e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000946:	f002 f8fd 	bl	8002b44 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800094a:	f7ff fe4e 	bl	80005ea <main>

0800094e <LoopForever>:

LoopForever:
    b LoopForever
 800094e:	e7fe      	b.n	800094e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8000950:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8000954:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000958:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 800095c:	08002c08 	.word	0x08002c08
  ldr r2, =_sbss
 8000960:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8000964:	20003d5c 	.word	0x20003d5c

08000968 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000968:	e7fe      	b.n	8000968 <ADC1_2_IRQHandler>

0800096a <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800096a:	b580      	push	{r7, lr}
 800096c:	b082      	sub	sp, #8
 800096e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000970:	2300      	movs	r3, #0
 8000972:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000974:	2003      	movs	r0, #3
 8000976:	f000 f91f 	bl	8000bb8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800097a:	200f      	movs	r0, #15
 800097c:	f000 f80e 	bl	800099c <HAL_InitTick>
 8000980:	4603      	mov	r3, r0
 8000982:	2b00      	cmp	r3, #0
 8000984:	d002      	beq.n	800098c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000986:	2301      	movs	r3, #1
 8000988:	71fb      	strb	r3, [r7, #7]
 800098a:	e001      	b.n	8000990 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800098c:	f7ff ff72 	bl	8000874 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000990:	79fb      	ldrb	r3, [r7, #7]
}
 8000992:	4618      	mov	r0, r3
 8000994:	3708      	adds	r7, #8
 8000996:	46bd      	mov	sp, r7
 8000998:	bd80      	pop	{r7, pc}
	...

0800099c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b084      	sub	sp, #16
 80009a0:	af00      	add	r7, sp, #0
 80009a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80009a4:	2300      	movs	r3, #0
 80009a6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80009a8:	4b17      	ldr	r3, [pc, #92]	@ (8000a08 <HAL_InitTick+0x6c>)
 80009aa:	781b      	ldrb	r3, [r3, #0]
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d023      	beq.n	80009f8 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80009b0:	4b16      	ldr	r3, [pc, #88]	@ (8000a0c <HAL_InitTick+0x70>)
 80009b2:	681a      	ldr	r2, [r3, #0]
 80009b4:	4b14      	ldr	r3, [pc, #80]	@ (8000a08 <HAL_InitTick+0x6c>)
 80009b6:	781b      	ldrb	r3, [r3, #0]
 80009b8:	4619      	mov	r1, r3
 80009ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009be:	fbb3 f3f1 	udiv	r3, r3, r1
 80009c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80009c6:	4618      	mov	r0, r3
 80009c8:	f000 f91d 	bl	8000c06 <HAL_SYSTICK_Config>
 80009cc:	4603      	mov	r3, r0
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d10f      	bne.n	80009f2 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	2b0f      	cmp	r3, #15
 80009d6:	d809      	bhi.n	80009ec <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80009d8:	2200      	movs	r2, #0
 80009da:	6879      	ldr	r1, [r7, #4]
 80009dc:	f04f 30ff 	mov.w	r0, #4294967295
 80009e0:	f000 f8f5 	bl	8000bce <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80009e4:	4a0a      	ldr	r2, [pc, #40]	@ (8000a10 <HAL_InitTick+0x74>)
 80009e6:	687b      	ldr	r3, [r7, #4]
 80009e8:	6013      	str	r3, [r2, #0]
 80009ea:	e007      	b.n	80009fc <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80009ec:	2301      	movs	r3, #1
 80009ee:	73fb      	strb	r3, [r7, #15]
 80009f0:	e004      	b.n	80009fc <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80009f2:	2301      	movs	r3, #1
 80009f4:	73fb      	strb	r3, [r7, #15]
 80009f6:	e001      	b.n	80009fc <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80009f8:	2301      	movs	r3, #1
 80009fa:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80009fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80009fe:	4618      	mov	r0, r3
 8000a00:	3710      	adds	r7, #16
 8000a02:	46bd      	mov	sp, r7
 8000a04:	bd80      	pop	{r7, pc}
 8000a06:	bf00      	nop
 8000a08:	2000000c 	.word	0x2000000c
 8000a0c:	20000004 	.word	0x20000004
 8000a10:	20000008 	.word	0x20000008

08000a14 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a14:	b480      	push	{r7}
 8000a16:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000a18:	4b06      	ldr	r3, [pc, #24]	@ (8000a34 <HAL_IncTick+0x20>)
 8000a1a:	781b      	ldrb	r3, [r3, #0]
 8000a1c:	461a      	mov	r2, r3
 8000a1e:	4b06      	ldr	r3, [pc, #24]	@ (8000a38 <HAL_IncTick+0x24>)
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	4413      	add	r3, r2
 8000a24:	4a04      	ldr	r2, [pc, #16]	@ (8000a38 <HAL_IncTick+0x24>)
 8000a26:	6013      	str	r3, [r2, #0]
}
 8000a28:	bf00      	nop
 8000a2a:	46bd      	mov	sp, r7
 8000a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a30:	4770      	bx	lr
 8000a32:	bf00      	nop
 8000a34:	2000000c 	.word	0x2000000c
 8000a38:	20000038 	.word	0x20000038

08000a3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	af00      	add	r7, sp, #0
  return uwTick;
 8000a40:	4b03      	ldr	r3, [pc, #12]	@ (8000a50 <HAL_GetTick+0x14>)
 8000a42:	681b      	ldr	r3, [r3, #0]
}
 8000a44:	4618      	mov	r0, r3
 8000a46:	46bd      	mov	sp, r7
 8000a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a4c:	4770      	bx	lr
 8000a4e:	bf00      	nop
 8000a50:	20000038 	.word	0x20000038

08000a54 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a54:	b480      	push	{r7}
 8000a56:	b085      	sub	sp, #20
 8000a58:	af00      	add	r7, sp, #0
 8000a5a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	f003 0307 	and.w	r3, r3, #7
 8000a62:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a64:	4b0c      	ldr	r3, [pc, #48]	@ (8000a98 <__NVIC_SetPriorityGrouping+0x44>)
 8000a66:	68db      	ldr	r3, [r3, #12]
 8000a68:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a6a:	68ba      	ldr	r2, [r7, #8]
 8000a6c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000a70:	4013      	ands	r3, r2
 8000a72:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000a78:	68bb      	ldr	r3, [r7, #8]
 8000a7a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000a7c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000a80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a84:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a86:	4a04      	ldr	r2, [pc, #16]	@ (8000a98 <__NVIC_SetPriorityGrouping+0x44>)
 8000a88:	68bb      	ldr	r3, [r7, #8]
 8000a8a:	60d3      	str	r3, [r2, #12]
}
 8000a8c:	bf00      	nop
 8000a8e:	3714      	adds	r7, #20
 8000a90:	46bd      	mov	sp, r7
 8000a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a96:	4770      	bx	lr
 8000a98:	e000ed00 	.word	0xe000ed00

08000a9c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000aa0:	4b04      	ldr	r3, [pc, #16]	@ (8000ab4 <__NVIC_GetPriorityGrouping+0x18>)
 8000aa2:	68db      	ldr	r3, [r3, #12]
 8000aa4:	0a1b      	lsrs	r3, r3, #8
 8000aa6:	f003 0307 	and.w	r3, r3, #7
}
 8000aaa:	4618      	mov	r0, r3
 8000aac:	46bd      	mov	sp, r7
 8000aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab2:	4770      	bx	lr
 8000ab4:	e000ed00 	.word	0xe000ed00

08000ab8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ab8:	b480      	push	{r7}
 8000aba:	b083      	sub	sp, #12
 8000abc:	af00      	add	r7, sp, #0
 8000abe:	4603      	mov	r3, r0
 8000ac0:	6039      	str	r1, [r7, #0]
 8000ac2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000ac4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ac8:	2b00      	cmp	r3, #0
 8000aca:	db0a      	blt.n	8000ae2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000acc:	683b      	ldr	r3, [r7, #0]
 8000ace:	b2da      	uxtb	r2, r3
 8000ad0:	490c      	ldr	r1, [pc, #48]	@ (8000b04 <__NVIC_SetPriority+0x4c>)
 8000ad2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ad6:	0112      	lsls	r2, r2, #4
 8000ad8:	b2d2      	uxtb	r2, r2
 8000ada:	440b      	add	r3, r1
 8000adc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ae0:	e00a      	b.n	8000af8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000ae2:	683b      	ldr	r3, [r7, #0]
 8000ae4:	b2da      	uxtb	r2, r3
 8000ae6:	4908      	ldr	r1, [pc, #32]	@ (8000b08 <__NVIC_SetPriority+0x50>)
 8000ae8:	79fb      	ldrb	r3, [r7, #7]
 8000aea:	f003 030f 	and.w	r3, r3, #15
 8000aee:	3b04      	subs	r3, #4
 8000af0:	0112      	lsls	r2, r2, #4
 8000af2:	b2d2      	uxtb	r2, r2
 8000af4:	440b      	add	r3, r1
 8000af6:	761a      	strb	r2, [r3, #24]
}
 8000af8:	bf00      	nop
 8000afa:	370c      	adds	r7, #12
 8000afc:	46bd      	mov	sp, r7
 8000afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b02:	4770      	bx	lr
 8000b04:	e000e100 	.word	0xe000e100
 8000b08:	e000ed00 	.word	0xe000ed00

08000b0c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b0c:	b480      	push	{r7}
 8000b0e:	b089      	sub	sp, #36	@ 0x24
 8000b10:	af00      	add	r7, sp, #0
 8000b12:	60f8      	str	r0, [r7, #12]
 8000b14:	60b9      	str	r1, [r7, #8]
 8000b16:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b18:	68fb      	ldr	r3, [r7, #12]
 8000b1a:	f003 0307 	and.w	r3, r3, #7
 8000b1e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b20:	69fb      	ldr	r3, [r7, #28]
 8000b22:	f1c3 0307 	rsb	r3, r3, #7
 8000b26:	2b04      	cmp	r3, #4
 8000b28:	bf28      	it	cs
 8000b2a:	2304      	movcs	r3, #4
 8000b2c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b2e:	69fb      	ldr	r3, [r7, #28]
 8000b30:	3304      	adds	r3, #4
 8000b32:	2b06      	cmp	r3, #6
 8000b34:	d902      	bls.n	8000b3c <NVIC_EncodePriority+0x30>
 8000b36:	69fb      	ldr	r3, [r7, #28]
 8000b38:	3b03      	subs	r3, #3
 8000b3a:	e000      	b.n	8000b3e <NVIC_EncodePriority+0x32>
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b40:	f04f 32ff 	mov.w	r2, #4294967295
 8000b44:	69bb      	ldr	r3, [r7, #24]
 8000b46:	fa02 f303 	lsl.w	r3, r2, r3
 8000b4a:	43da      	mvns	r2, r3
 8000b4c:	68bb      	ldr	r3, [r7, #8]
 8000b4e:	401a      	ands	r2, r3
 8000b50:	697b      	ldr	r3, [r7, #20]
 8000b52:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000b54:	f04f 31ff 	mov.w	r1, #4294967295
 8000b58:	697b      	ldr	r3, [r7, #20]
 8000b5a:	fa01 f303 	lsl.w	r3, r1, r3
 8000b5e:	43d9      	mvns	r1, r3
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000b64:	4313      	orrs	r3, r2
         );
}
 8000b66:	4618      	mov	r0, r3
 8000b68:	3724      	adds	r7, #36	@ 0x24
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b70:	4770      	bx	lr
	...

08000b74 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b082      	sub	sp, #8
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	3b01      	subs	r3, #1
 8000b80:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000b84:	d301      	bcc.n	8000b8a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b86:	2301      	movs	r3, #1
 8000b88:	e00f      	b.n	8000baa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b8a:	4a0a      	ldr	r2, [pc, #40]	@ (8000bb4 <SysTick_Config+0x40>)
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	3b01      	subs	r3, #1
 8000b90:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b92:	210f      	movs	r1, #15
 8000b94:	f04f 30ff 	mov.w	r0, #4294967295
 8000b98:	f7ff ff8e 	bl	8000ab8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b9c:	4b05      	ldr	r3, [pc, #20]	@ (8000bb4 <SysTick_Config+0x40>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ba2:	4b04      	ldr	r3, [pc, #16]	@ (8000bb4 <SysTick_Config+0x40>)
 8000ba4:	2207      	movs	r2, #7
 8000ba6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ba8:	2300      	movs	r3, #0
}
 8000baa:	4618      	mov	r0, r3
 8000bac:	3708      	adds	r7, #8
 8000bae:	46bd      	mov	sp, r7
 8000bb0:	bd80      	pop	{r7, pc}
 8000bb2:	bf00      	nop
 8000bb4:	e000e010 	.word	0xe000e010

08000bb8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b082      	sub	sp, #8
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000bc0:	6878      	ldr	r0, [r7, #4]
 8000bc2:	f7ff ff47 	bl	8000a54 <__NVIC_SetPriorityGrouping>
}
 8000bc6:	bf00      	nop
 8000bc8:	3708      	adds	r7, #8
 8000bca:	46bd      	mov	sp, r7
 8000bcc:	bd80      	pop	{r7, pc}

08000bce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000bce:	b580      	push	{r7, lr}
 8000bd0:	b086      	sub	sp, #24
 8000bd2:	af00      	add	r7, sp, #0
 8000bd4:	4603      	mov	r3, r0
 8000bd6:	60b9      	str	r1, [r7, #8]
 8000bd8:	607a      	str	r2, [r7, #4]
 8000bda:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000bdc:	2300      	movs	r3, #0
 8000bde:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000be0:	f7ff ff5c 	bl	8000a9c <__NVIC_GetPriorityGrouping>
 8000be4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000be6:	687a      	ldr	r2, [r7, #4]
 8000be8:	68b9      	ldr	r1, [r7, #8]
 8000bea:	6978      	ldr	r0, [r7, #20]
 8000bec:	f7ff ff8e 	bl	8000b0c <NVIC_EncodePriority>
 8000bf0:	4602      	mov	r2, r0
 8000bf2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000bf6:	4611      	mov	r1, r2
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	f7ff ff5d 	bl	8000ab8 <__NVIC_SetPriority>
}
 8000bfe:	bf00      	nop
 8000c00:	3718      	adds	r7, #24
 8000c02:	46bd      	mov	sp, r7
 8000c04:	bd80      	pop	{r7, pc}

08000c06 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c06:	b580      	push	{r7, lr}
 8000c08:	b082      	sub	sp, #8
 8000c0a:	af00      	add	r7, sp, #0
 8000c0c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c0e:	6878      	ldr	r0, [r7, #4]
 8000c10:	f7ff ffb0 	bl	8000b74 <SysTick_Config>
 8000c14:	4603      	mov	r3, r0
}
 8000c16:	4618      	mov	r0, r3
 8000c18:	3708      	adds	r7, #8
 8000c1a:	46bd      	mov	sp, r7
 8000c1c:	bd80      	pop	{r7, pc}
	...

08000c20 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000c24:	4b04      	ldr	r3, [pc, #16]	@ (8000c38 <HAL_PWREx_GetVoltageRange+0x18>)
 8000c26:	681b      	ldr	r3, [r3, #0]
 8000c28:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8000c2c:	4618      	mov	r0, r3
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop
 8000c38:	40007000 	.word	0x40007000

08000c3c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	b085      	sub	sp, #20
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000c4a:	d130      	bne.n	8000cae <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000c4c:	4b23      	ldr	r3, [pc, #140]	@ (8000cdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c4e:	681b      	ldr	r3, [r3, #0]
 8000c50:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000c54:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000c58:	d038      	beq.n	8000ccc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c5a:	4b20      	ldr	r3, [pc, #128]	@ (8000cdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000c62:	4a1e      	ldr	r2, [pc, #120]	@ (8000cdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c64:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000c68:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000c6a:	4b1d      	ldr	r3, [pc, #116]	@ (8000ce0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	2232      	movs	r2, #50	@ 0x32
 8000c70:	fb02 f303 	mul.w	r3, r2, r3
 8000c74:	4a1b      	ldr	r2, [pc, #108]	@ (8000ce4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000c76:	fba2 2303 	umull	r2, r3, r2, r3
 8000c7a:	0c9b      	lsrs	r3, r3, #18
 8000c7c:	3301      	adds	r3, #1
 8000c7e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000c80:	e002      	b.n	8000c88 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000c82:	68fb      	ldr	r3, [r7, #12]
 8000c84:	3b01      	subs	r3, #1
 8000c86:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000c88:	4b14      	ldr	r3, [pc, #80]	@ (8000cdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c8a:	695b      	ldr	r3, [r3, #20]
 8000c8c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000c90:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000c94:	d102      	bne.n	8000c9c <HAL_PWREx_ControlVoltageScaling+0x60>
 8000c96:	68fb      	ldr	r3, [r7, #12]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d1f2      	bne.n	8000c82 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000c9c:	4b0f      	ldr	r3, [pc, #60]	@ (8000cdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c9e:	695b      	ldr	r3, [r3, #20]
 8000ca0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000ca4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000ca8:	d110      	bne.n	8000ccc <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000caa:	2303      	movs	r3, #3
 8000cac:	e00f      	b.n	8000cce <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000cae:	4b0b      	ldr	r3, [pc, #44]	@ (8000cdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000cb6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000cba:	d007      	beq.n	8000ccc <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000cbc:	4b07      	ldr	r3, [pc, #28]	@ (8000cdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000cc4:	4a05      	ldr	r2, [pc, #20]	@ (8000cdc <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000cc6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000cca:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000ccc:	2300      	movs	r3, #0
}
 8000cce:	4618      	mov	r0, r3
 8000cd0:	3714      	adds	r7, #20
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd8:	4770      	bx	lr
 8000cda:	bf00      	nop
 8000cdc:	40007000 	.word	0x40007000
 8000ce0:	20000004 	.word	0x20000004
 8000ce4:	431bde83 	.word	0x431bde83

08000ce8 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000ce8:	b580      	push	{r7, lr}
 8000cea:	b088      	sub	sp, #32
 8000cec:	af00      	add	r7, sp, #0
 8000cee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	2b00      	cmp	r3, #0
 8000cf4:	d101      	bne.n	8000cfa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	e3ca      	b.n	8001490 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000cfa:	4b97      	ldr	r3, [pc, #604]	@ (8000f58 <HAL_RCC_OscConfig+0x270>)
 8000cfc:	689b      	ldr	r3, [r3, #8]
 8000cfe:	f003 030c 	and.w	r3, r3, #12
 8000d02:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000d04:	4b94      	ldr	r3, [pc, #592]	@ (8000f58 <HAL_RCC_OscConfig+0x270>)
 8000d06:	68db      	ldr	r3, [r3, #12]
 8000d08:	f003 0303 	and.w	r3, r3, #3
 8000d0c:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	f003 0310 	and.w	r3, r3, #16
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	f000 80e4 	beq.w	8000ee4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000d1c:	69bb      	ldr	r3, [r7, #24]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d007      	beq.n	8000d32 <HAL_RCC_OscConfig+0x4a>
 8000d22:	69bb      	ldr	r3, [r7, #24]
 8000d24:	2b0c      	cmp	r3, #12
 8000d26:	f040 808b 	bne.w	8000e40 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000d2a:	697b      	ldr	r3, [r7, #20]
 8000d2c:	2b01      	cmp	r3, #1
 8000d2e:	f040 8087 	bne.w	8000e40 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000d32:	4b89      	ldr	r3, [pc, #548]	@ (8000f58 <HAL_RCC_OscConfig+0x270>)
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	f003 0302 	and.w	r3, r3, #2
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d005      	beq.n	8000d4a <HAL_RCC_OscConfig+0x62>
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	699b      	ldr	r3, [r3, #24]
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d101      	bne.n	8000d4a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8000d46:	2301      	movs	r3, #1
 8000d48:	e3a2      	b.n	8001490 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	6a1a      	ldr	r2, [r3, #32]
 8000d4e:	4b82      	ldr	r3, [pc, #520]	@ (8000f58 <HAL_RCC_OscConfig+0x270>)
 8000d50:	681b      	ldr	r3, [r3, #0]
 8000d52:	f003 0308 	and.w	r3, r3, #8
 8000d56:	2b00      	cmp	r3, #0
 8000d58:	d004      	beq.n	8000d64 <HAL_RCC_OscConfig+0x7c>
 8000d5a:	4b7f      	ldr	r3, [pc, #508]	@ (8000f58 <HAL_RCC_OscConfig+0x270>)
 8000d5c:	681b      	ldr	r3, [r3, #0]
 8000d5e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000d62:	e005      	b.n	8000d70 <HAL_RCC_OscConfig+0x88>
 8000d64:	4b7c      	ldr	r3, [pc, #496]	@ (8000f58 <HAL_RCC_OscConfig+0x270>)
 8000d66:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000d6a:	091b      	lsrs	r3, r3, #4
 8000d6c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000d70:	4293      	cmp	r3, r2
 8000d72:	d223      	bcs.n	8000dbc <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000d74:	687b      	ldr	r3, [r7, #4]
 8000d76:	6a1b      	ldr	r3, [r3, #32]
 8000d78:	4618      	mov	r0, r3
 8000d7a:	f000 fd1d 	bl	80017b8 <RCC_SetFlashLatencyFromMSIRange>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d001      	beq.n	8000d88 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8000d84:	2301      	movs	r3, #1
 8000d86:	e383      	b.n	8001490 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000d88:	4b73      	ldr	r3, [pc, #460]	@ (8000f58 <HAL_RCC_OscConfig+0x270>)
 8000d8a:	681b      	ldr	r3, [r3, #0]
 8000d8c:	4a72      	ldr	r2, [pc, #456]	@ (8000f58 <HAL_RCC_OscConfig+0x270>)
 8000d8e:	f043 0308 	orr.w	r3, r3, #8
 8000d92:	6013      	str	r3, [r2, #0]
 8000d94:	4b70      	ldr	r3, [pc, #448]	@ (8000f58 <HAL_RCC_OscConfig+0x270>)
 8000d96:	681b      	ldr	r3, [r3, #0]
 8000d98:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	6a1b      	ldr	r3, [r3, #32]
 8000da0:	496d      	ldr	r1, [pc, #436]	@ (8000f58 <HAL_RCC_OscConfig+0x270>)
 8000da2:	4313      	orrs	r3, r2
 8000da4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000da6:	4b6c      	ldr	r3, [pc, #432]	@ (8000f58 <HAL_RCC_OscConfig+0x270>)
 8000da8:	685b      	ldr	r3, [r3, #4]
 8000daa:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	69db      	ldr	r3, [r3, #28]
 8000db2:	021b      	lsls	r3, r3, #8
 8000db4:	4968      	ldr	r1, [pc, #416]	@ (8000f58 <HAL_RCC_OscConfig+0x270>)
 8000db6:	4313      	orrs	r3, r2
 8000db8:	604b      	str	r3, [r1, #4]
 8000dba:	e025      	b.n	8000e08 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000dbc:	4b66      	ldr	r3, [pc, #408]	@ (8000f58 <HAL_RCC_OscConfig+0x270>)
 8000dbe:	681b      	ldr	r3, [r3, #0]
 8000dc0:	4a65      	ldr	r2, [pc, #404]	@ (8000f58 <HAL_RCC_OscConfig+0x270>)
 8000dc2:	f043 0308 	orr.w	r3, r3, #8
 8000dc6:	6013      	str	r3, [r2, #0]
 8000dc8:	4b63      	ldr	r3, [pc, #396]	@ (8000f58 <HAL_RCC_OscConfig+0x270>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	6a1b      	ldr	r3, [r3, #32]
 8000dd4:	4960      	ldr	r1, [pc, #384]	@ (8000f58 <HAL_RCC_OscConfig+0x270>)
 8000dd6:	4313      	orrs	r3, r2
 8000dd8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000dda:	4b5f      	ldr	r3, [pc, #380]	@ (8000f58 <HAL_RCC_OscConfig+0x270>)
 8000ddc:	685b      	ldr	r3, [r3, #4]
 8000dde:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	69db      	ldr	r3, [r3, #28]
 8000de6:	021b      	lsls	r3, r3, #8
 8000de8:	495b      	ldr	r1, [pc, #364]	@ (8000f58 <HAL_RCC_OscConfig+0x270>)
 8000dea:	4313      	orrs	r3, r2
 8000dec:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000dee:	69bb      	ldr	r3, [r7, #24]
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d109      	bne.n	8000e08 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	6a1b      	ldr	r3, [r3, #32]
 8000df8:	4618      	mov	r0, r3
 8000dfa:	f000 fcdd 	bl	80017b8 <RCC_SetFlashLatencyFromMSIRange>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	2b00      	cmp	r3, #0
 8000e02:	d001      	beq.n	8000e08 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8000e04:	2301      	movs	r3, #1
 8000e06:	e343      	b.n	8001490 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000e08:	f000 fc4a 	bl	80016a0 <HAL_RCC_GetSysClockFreq>
 8000e0c:	4602      	mov	r2, r0
 8000e0e:	4b52      	ldr	r3, [pc, #328]	@ (8000f58 <HAL_RCC_OscConfig+0x270>)
 8000e10:	689b      	ldr	r3, [r3, #8]
 8000e12:	091b      	lsrs	r3, r3, #4
 8000e14:	f003 030f 	and.w	r3, r3, #15
 8000e18:	4950      	ldr	r1, [pc, #320]	@ (8000f5c <HAL_RCC_OscConfig+0x274>)
 8000e1a:	5ccb      	ldrb	r3, [r1, r3]
 8000e1c:	f003 031f 	and.w	r3, r3, #31
 8000e20:	fa22 f303 	lsr.w	r3, r2, r3
 8000e24:	4a4e      	ldr	r2, [pc, #312]	@ (8000f60 <HAL_RCC_OscConfig+0x278>)
 8000e26:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000e28:	4b4e      	ldr	r3, [pc, #312]	@ (8000f64 <HAL_RCC_OscConfig+0x27c>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	4618      	mov	r0, r3
 8000e2e:	f7ff fdb5 	bl	800099c <HAL_InitTick>
 8000e32:	4603      	mov	r3, r0
 8000e34:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000e36:	7bfb      	ldrb	r3, [r7, #15]
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d052      	beq.n	8000ee2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8000e3c:	7bfb      	ldrb	r3, [r7, #15]
 8000e3e:	e327      	b.n	8001490 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	699b      	ldr	r3, [r3, #24]
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d032      	beq.n	8000eae <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000e48:	4b43      	ldr	r3, [pc, #268]	@ (8000f58 <HAL_RCC_OscConfig+0x270>)
 8000e4a:	681b      	ldr	r3, [r3, #0]
 8000e4c:	4a42      	ldr	r2, [pc, #264]	@ (8000f58 <HAL_RCC_OscConfig+0x270>)
 8000e4e:	f043 0301 	orr.w	r3, r3, #1
 8000e52:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000e54:	f7ff fdf2 	bl	8000a3c <HAL_GetTick>
 8000e58:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000e5a:	e008      	b.n	8000e6e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000e5c:	f7ff fdee 	bl	8000a3c <HAL_GetTick>
 8000e60:	4602      	mov	r2, r0
 8000e62:	693b      	ldr	r3, [r7, #16]
 8000e64:	1ad3      	subs	r3, r2, r3
 8000e66:	2b02      	cmp	r3, #2
 8000e68:	d901      	bls.n	8000e6e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8000e6a:	2303      	movs	r3, #3
 8000e6c:	e310      	b.n	8001490 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000e6e:	4b3a      	ldr	r3, [pc, #232]	@ (8000f58 <HAL_RCC_OscConfig+0x270>)
 8000e70:	681b      	ldr	r3, [r3, #0]
 8000e72:	f003 0302 	and.w	r3, r3, #2
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d0f0      	beq.n	8000e5c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000e7a:	4b37      	ldr	r3, [pc, #220]	@ (8000f58 <HAL_RCC_OscConfig+0x270>)
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	4a36      	ldr	r2, [pc, #216]	@ (8000f58 <HAL_RCC_OscConfig+0x270>)
 8000e80:	f043 0308 	orr.w	r3, r3, #8
 8000e84:	6013      	str	r3, [r2, #0]
 8000e86:	4b34      	ldr	r3, [pc, #208]	@ (8000f58 <HAL_RCC_OscConfig+0x270>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	6a1b      	ldr	r3, [r3, #32]
 8000e92:	4931      	ldr	r1, [pc, #196]	@ (8000f58 <HAL_RCC_OscConfig+0x270>)
 8000e94:	4313      	orrs	r3, r2
 8000e96:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000e98:	4b2f      	ldr	r3, [pc, #188]	@ (8000f58 <HAL_RCC_OscConfig+0x270>)
 8000e9a:	685b      	ldr	r3, [r3, #4]
 8000e9c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	69db      	ldr	r3, [r3, #28]
 8000ea4:	021b      	lsls	r3, r3, #8
 8000ea6:	492c      	ldr	r1, [pc, #176]	@ (8000f58 <HAL_RCC_OscConfig+0x270>)
 8000ea8:	4313      	orrs	r3, r2
 8000eaa:	604b      	str	r3, [r1, #4]
 8000eac:	e01a      	b.n	8000ee4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000eae:	4b2a      	ldr	r3, [pc, #168]	@ (8000f58 <HAL_RCC_OscConfig+0x270>)
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	4a29      	ldr	r2, [pc, #164]	@ (8000f58 <HAL_RCC_OscConfig+0x270>)
 8000eb4:	f023 0301 	bic.w	r3, r3, #1
 8000eb8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000eba:	f7ff fdbf 	bl	8000a3c <HAL_GetTick>
 8000ebe:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000ec0:	e008      	b.n	8000ed4 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000ec2:	f7ff fdbb 	bl	8000a3c <HAL_GetTick>
 8000ec6:	4602      	mov	r2, r0
 8000ec8:	693b      	ldr	r3, [r7, #16]
 8000eca:	1ad3      	subs	r3, r2, r3
 8000ecc:	2b02      	cmp	r3, #2
 8000ece:	d901      	bls.n	8000ed4 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8000ed0:	2303      	movs	r3, #3
 8000ed2:	e2dd      	b.n	8001490 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000ed4:	4b20      	ldr	r3, [pc, #128]	@ (8000f58 <HAL_RCC_OscConfig+0x270>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	f003 0302 	and.w	r3, r3, #2
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d1f0      	bne.n	8000ec2 <HAL_RCC_OscConfig+0x1da>
 8000ee0:	e000      	b.n	8000ee4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000ee2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	f003 0301 	and.w	r3, r3, #1
 8000eec:	2b00      	cmp	r3, #0
 8000eee:	d074      	beq.n	8000fda <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000ef0:	69bb      	ldr	r3, [r7, #24]
 8000ef2:	2b08      	cmp	r3, #8
 8000ef4:	d005      	beq.n	8000f02 <HAL_RCC_OscConfig+0x21a>
 8000ef6:	69bb      	ldr	r3, [r7, #24]
 8000ef8:	2b0c      	cmp	r3, #12
 8000efa:	d10e      	bne.n	8000f1a <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000efc:	697b      	ldr	r3, [r7, #20]
 8000efe:	2b03      	cmp	r3, #3
 8000f00:	d10b      	bne.n	8000f1a <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f02:	4b15      	ldr	r3, [pc, #84]	@ (8000f58 <HAL_RCC_OscConfig+0x270>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d064      	beq.n	8000fd8 <HAL_RCC_OscConfig+0x2f0>
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	685b      	ldr	r3, [r3, #4]
 8000f12:	2b00      	cmp	r3, #0
 8000f14:	d160      	bne.n	8000fd8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000f16:	2301      	movs	r3, #1
 8000f18:	e2ba      	b.n	8001490 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	685b      	ldr	r3, [r3, #4]
 8000f1e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000f22:	d106      	bne.n	8000f32 <HAL_RCC_OscConfig+0x24a>
 8000f24:	4b0c      	ldr	r3, [pc, #48]	@ (8000f58 <HAL_RCC_OscConfig+0x270>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	4a0b      	ldr	r2, [pc, #44]	@ (8000f58 <HAL_RCC_OscConfig+0x270>)
 8000f2a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000f2e:	6013      	str	r3, [r2, #0]
 8000f30:	e026      	b.n	8000f80 <HAL_RCC_OscConfig+0x298>
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	685b      	ldr	r3, [r3, #4]
 8000f36:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000f3a:	d115      	bne.n	8000f68 <HAL_RCC_OscConfig+0x280>
 8000f3c:	4b06      	ldr	r3, [pc, #24]	@ (8000f58 <HAL_RCC_OscConfig+0x270>)
 8000f3e:	681b      	ldr	r3, [r3, #0]
 8000f40:	4a05      	ldr	r2, [pc, #20]	@ (8000f58 <HAL_RCC_OscConfig+0x270>)
 8000f42:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000f46:	6013      	str	r3, [r2, #0]
 8000f48:	4b03      	ldr	r3, [pc, #12]	@ (8000f58 <HAL_RCC_OscConfig+0x270>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4a02      	ldr	r2, [pc, #8]	@ (8000f58 <HAL_RCC_OscConfig+0x270>)
 8000f4e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000f52:	6013      	str	r3, [r2, #0]
 8000f54:	e014      	b.n	8000f80 <HAL_RCC_OscConfig+0x298>
 8000f56:	bf00      	nop
 8000f58:	40021000 	.word	0x40021000
 8000f5c:	08002bb8 	.word	0x08002bb8
 8000f60:	20000004 	.word	0x20000004
 8000f64:	20000008 	.word	0x20000008
 8000f68:	4ba0      	ldr	r3, [pc, #640]	@ (80011ec <HAL_RCC_OscConfig+0x504>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
 8000f6c:	4a9f      	ldr	r2, [pc, #636]	@ (80011ec <HAL_RCC_OscConfig+0x504>)
 8000f6e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000f72:	6013      	str	r3, [r2, #0]
 8000f74:	4b9d      	ldr	r3, [pc, #628]	@ (80011ec <HAL_RCC_OscConfig+0x504>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	4a9c      	ldr	r2, [pc, #624]	@ (80011ec <HAL_RCC_OscConfig+0x504>)
 8000f7a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000f7e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	685b      	ldr	r3, [r3, #4]
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d013      	beq.n	8000fb0 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f88:	f7ff fd58 	bl	8000a3c <HAL_GetTick>
 8000f8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000f8e:	e008      	b.n	8000fa2 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f90:	f7ff fd54 	bl	8000a3c <HAL_GetTick>
 8000f94:	4602      	mov	r2, r0
 8000f96:	693b      	ldr	r3, [r7, #16]
 8000f98:	1ad3      	subs	r3, r2, r3
 8000f9a:	2b64      	cmp	r3, #100	@ 0x64
 8000f9c:	d901      	bls.n	8000fa2 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8000f9e:	2303      	movs	r3, #3
 8000fa0:	e276      	b.n	8001490 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000fa2:	4b92      	ldr	r3, [pc, #584]	@ (80011ec <HAL_RCC_OscConfig+0x504>)
 8000fa4:	681b      	ldr	r3, [r3, #0]
 8000fa6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d0f0      	beq.n	8000f90 <HAL_RCC_OscConfig+0x2a8>
 8000fae:	e014      	b.n	8000fda <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fb0:	f7ff fd44 	bl	8000a3c <HAL_GetTick>
 8000fb4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000fb6:	e008      	b.n	8000fca <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000fb8:	f7ff fd40 	bl	8000a3c <HAL_GetTick>
 8000fbc:	4602      	mov	r2, r0
 8000fbe:	693b      	ldr	r3, [r7, #16]
 8000fc0:	1ad3      	subs	r3, r2, r3
 8000fc2:	2b64      	cmp	r3, #100	@ 0x64
 8000fc4:	d901      	bls.n	8000fca <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8000fc6:	2303      	movs	r3, #3
 8000fc8:	e262      	b.n	8001490 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000fca:	4b88      	ldr	r3, [pc, #544]	@ (80011ec <HAL_RCC_OscConfig+0x504>)
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d1f0      	bne.n	8000fb8 <HAL_RCC_OscConfig+0x2d0>
 8000fd6:	e000      	b.n	8000fda <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fd8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	f003 0302 	and.w	r3, r3, #2
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d060      	beq.n	80010a8 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000fe6:	69bb      	ldr	r3, [r7, #24]
 8000fe8:	2b04      	cmp	r3, #4
 8000fea:	d005      	beq.n	8000ff8 <HAL_RCC_OscConfig+0x310>
 8000fec:	69bb      	ldr	r3, [r7, #24]
 8000fee:	2b0c      	cmp	r3, #12
 8000ff0:	d119      	bne.n	8001026 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000ff2:	697b      	ldr	r3, [r7, #20]
 8000ff4:	2b02      	cmp	r3, #2
 8000ff6:	d116      	bne.n	8001026 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000ff8:	4b7c      	ldr	r3, [pc, #496]	@ (80011ec <HAL_RCC_OscConfig+0x504>)
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001000:	2b00      	cmp	r3, #0
 8001002:	d005      	beq.n	8001010 <HAL_RCC_OscConfig+0x328>
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	68db      	ldr	r3, [r3, #12]
 8001008:	2b00      	cmp	r3, #0
 800100a:	d101      	bne.n	8001010 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800100c:	2301      	movs	r3, #1
 800100e:	e23f      	b.n	8001490 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001010:	4b76      	ldr	r3, [pc, #472]	@ (80011ec <HAL_RCC_OscConfig+0x504>)
 8001012:	685b      	ldr	r3, [r3, #4]
 8001014:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	691b      	ldr	r3, [r3, #16]
 800101c:	061b      	lsls	r3, r3, #24
 800101e:	4973      	ldr	r1, [pc, #460]	@ (80011ec <HAL_RCC_OscConfig+0x504>)
 8001020:	4313      	orrs	r3, r2
 8001022:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001024:	e040      	b.n	80010a8 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	68db      	ldr	r3, [r3, #12]
 800102a:	2b00      	cmp	r3, #0
 800102c:	d023      	beq.n	8001076 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800102e:	4b6f      	ldr	r3, [pc, #444]	@ (80011ec <HAL_RCC_OscConfig+0x504>)
 8001030:	681b      	ldr	r3, [r3, #0]
 8001032:	4a6e      	ldr	r2, [pc, #440]	@ (80011ec <HAL_RCC_OscConfig+0x504>)
 8001034:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001038:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800103a:	f7ff fcff 	bl	8000a3c <HAL_GetTick>
 800103e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001040:	e008      	b.n	8001054 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001042:	f7ff fcfb 	bl	8000a3c <HAL_GetTick>
 8001046:	4602      	mov	r2, r0
 8001048:	693b      	ldr	r3, [r7, #16]
 800104a:	1ad3      	subs	r3, r2, r3
 800104c:	2b02      	cmp	r3, #2
 800104e:	d901      	bls.n	8001054 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8001050:	2303      	movs	r3, #3
 8001052:	e21d      	b.n	8001490 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001054:	4b65      	ldr	r3, [pc, #404]	@ (80011ec <HAL_RCC_OscConfig+0x504>)
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800105c:	2b00      	cmp	r3, #0
 800105e:	d0f0      	beq.n	8001042 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001060:	4b62      	ldr	r3, [pc, #392]	@ (80011ec <HAL_RCC_OscConfig+0x504>)
 8001062:	685b      	ldr	r3, [r3, #4]
 8001064:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	691b      	ldr	r3, [r3, #16]
 800106c:	061b      	lsls	r3, r3, #24
 800106e:	495f      	ldr	r1, [pc, #380]	@ (80011ec <HAL_RCC_OscConfig+0x504>)
 8001070:	4313      	orrs	r3, r2
 8001072:	604b      	str	r3, [r1, #4]
 8001074:	e018      	b.n	80010a8 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001076:	4b5d      	ldr	r3, [pc, #372]	@ (80011ec <HAL_RCC_OscConfig+0x504>)
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	4a5c      	ldr	r2, [pc, #368]	@ (80011ec <HAL_RCC_OscConfig+0x504>)
 800107c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001080:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001082:	f7ff fcdb 	bl	8000a3c <HAL_GetTick>
 8001086:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001088:	e008      	b.n	800109c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800108a:	f7ff fcd7 	bl	8000a3c <HAL_GetTick>
 800108e:	4602      	mov	r2, r0
 8001090:	693b      	ldr	r3, [r7, #16]
 8001092:	1ad3      	subs	r3, r2, r3
 8001094:	2b02      	cmp	r3, #2
 8001096:	d901      	bls.n	800109c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001098:	2303      	movs	r3, #3
 800109a:	e1f9      	b.n	8001490 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800109c:	4b53      	ldr	r3, [pc, #332]	@ (80011ec <HAL_RCC_OscConfig+0x504>)
 800109e:	681b      	ldr	r3, [r3, #0]
 80010a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80010a4:	2b00      	cmp	r3, #0
 80010a6:	d1f0      	bne.n	800108a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	f003 0308 	and.w	r3, r3, #8
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d03c      	beq.n	800112e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	695b      	ldr	r3, [r3, #20]
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d01c      	beq.n	80010f6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80010bc:	4b4b      	ldr	r3, [pc, #300]	@ (80011ec <HAL_RCC_OscConfig+0x504>)
 80010be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80010c2:	4a4a      	ldr	r2, [pc, #296]	@ (80011ec <HAL_RCC_OscConfig+0x504>)
 80010c4:	f043 0301 	orr.w	r3, r3, #1
 80010c8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80010cc:	f7ff fcb6 	bl	8000a3c <HAL_GetTick>
 80010d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80010d2:	e008      	b.n	80010e6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80010d4:	f7ff fcb2 	bl	8000a3c <HAL_GetTick>
 80010d8:	4602      	mov	r2, r0
 80010da:	693b      	ldr	r3, [r7, #16]
 80010dc:	1ad3      	subs	r3, r2, r3
 80010de:	2b02      	cmp	r3, #2
 80010e0:	d901      	bls.n	80010e6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80010e2:	2303      	movs	r3, #3
 80010e4:	e1d4      	b.n	8001490 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80010e6:	4b41      	ldr	r3, [pc, #260]	@ (80011ec <HAL_RCC_OscConfig+0x504>)
 80010e8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80010ec:	f003 0302 	and.w	r3, r3, #2
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d0ef      	beq.n	80010d4 <HAL_RCC_OscConfig+0x3ec>
 80010f4:	e01b      	b.n	800112e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80010f6:	4b3d      	ldr	r3, [pc, #244]	@ (80011ec <HAL_RCC_OscConfig+0x504>)
 80010f8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80010fc:	4a3b      	ldr	r2, [pc, #236]	@ (80011ec <HAL_RCC_OscConfig+0x504>)
 80010fe:	f023 0301 	bic.w	r3, r3, #1
 8001102:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001106:	f7ff fc99 	bl	8000a3c <HAL_GetTick>
 800110a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800110c:	e008      	b.n	8001120 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800110e:	f7ff fc95 	bl	8000a3c <HAL_GetTick>
 8001112:	4602      	mov	r2, r0
 8001114:	693b      	ldr	r3, [r7, #16]
 8001116:	1ad3      	subs	r3, r2, r3
 8001118:	2b02      	cmp	r3, #2
 800111a:	d901      	bls.n	8001120 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800111c:	2303      	movs	r3, #3
 800111e:	e1b7      	b.n	8001490 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001120:	4b32      	ldr	r3, [pc, #200]	@ (80011ec <HAL_RCC_OscConfig+0x504>)
 8001122:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001126:	f003 0302 	and.w	r3, r3, #2
 800112a:	2b00      	cmp	r3, #0
 800112c:	d1ef      	bne.n	800110e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	f003 0304 	and.w	r3, r3, #4
 8001136:	2b00      	cmp	r3, #0
 8001138:	f000 80a6 	beq.w	8001288 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 800113c:	2300      	movs	r3, #0
 800113e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001140:	4b2a      	ldr	r3, [pc, #168]	@ (80011ec <HAL_RCC_OscConfig+0x504>)
 8001142:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001144:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001148:	2b00      	cmp	r3, #0
 800114a:	d10d      	bne.n	8001168 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800114c:	4b27      	ldr	r3, [pc, #156]	@ (80011ec <HAL_RCC_OscConfig+0x504>)
 800114e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001150:	4a26      	ldr	r2, [pc, #152]	@ (80011ec <HAL_RCC_OscConfig+0x504>)
 8001152:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001156:	6593      	str	r3, [r2, #88]	@ 0x58
 8001158:	4b24      	ldr	r3, [pc, #144]	@ (80011ec <HAL_RCC_OscConfig+0x504>)
 800115a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800115c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001160:	60bb      	str	r3, [r7, #8]
 8001162:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001164:	2301      	movs	r3, #1
 8001166:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001168:	4b21      	ldr	r3, [pc, #132]	@ (80011f0 <HAL_RCC_OscConfig+0x508>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001170:	2b00      	cmp	r3, #0
 8001172:	d118      	bne.n	80011a6 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001174:	4b1e      	ldr	r3, [pc, #120]	@ (80011f0 <HAL_RCC_OscConfig+0x508>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4a1d      	ldr	r2, [pc, #116]	@ (80011f0 <HAL_RCC_OscConfig+0x508>)
 800117a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800117e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001180:	f7ff fc5c 	bl	8000a3c <HAL_GetTick>
 8001184:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001186:	e008      	b.n	800119a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001188:	f7ff fc58 	bl	8000a3c <HAL_GetTick>
 800118c:	4602      	mov	r2, r0
 800118e:	693b      	ldr	r3, [r7, #16]
 8001190:	1ad3      	subs	r3, r2, r3
 8001192:	2b02      	cmp	r3, #2
 8001194:	d901      	bls.n	800119a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001196:	2303      	movs	r3, #3
 8001198:	e17a      	b.n	8001490 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800119a:	4b15      	ldr	r3, [pc, #84]	@ (80011f0 <HAL_RCC_OscConfig+0x508>)
 800119c:	681b      	ldr	r3, [r3, #0]
 800119e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d0f0      	beq.n	8001188 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	689b      	ldr	r3, [r3, #8]
 80011aa:	2b01      	cmp	r3, #1
 80011ac:	d108      	bne.n	80011c0 <HAL_RCC_OscConfig+0x4d8>
 80011ae:	4b0f      	ldr	r3, [pc, #60]	@ (80011ec <HAL_RCC_OscConfig+0x504>)
 80011b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80011b4:	4a0d      	ldr	r2, [pc, #52]	@ (80011ec <HAL_RCC_OscConfig+0x504>)
 80011b6:	f043 0301 	orr.w	r3, r3, #1
 80011ba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80011be:	e029      	b.n	8001214 <HAL_RCC_OscConfig+0x52c>
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	689b      	ldr	r3, [r3, #8]
 80011c4:	2b05      	cmp	r3, #5
 80011c6:	d115      	bne.n	80011f4 <HAL_RCC_OscConfig+0x50c>
 80011c8:	4b08      	ldr	r3, [pc, #32]	@ (80011ec <HAL_RCC_OscConfig+0x504>)
 80011ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80011ce:	4a07      	ldr	r2, [pc, #28]	@ (80011ec <HAL_RCC_OscConfig+0x504>)
 80011d0:	f043 0304 	orr.w	r3, r3, #4
 80011d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80011d8:	4b04      	ldr	r3, [pc, #16]	@ (80011ec <HAL_RCC_OscConfig+0x504>)
 80011da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80011de:	4a03      	ldr	r2, [pc, #12]	@ (80011ec <HAL_RCC_OscConfig+0x504>)
 80011e0:	f043 0301 	orr.w	r3, r3, #1
 80011e4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80011e8:	e014      	b.n	8001214 <HAL_RCC_OscConfig+0x52c>
 80011ea:	bf00      	nop
 80011ec:	40021000 	.word	0x40021000
 80011f0:	40007000 	.word	0x40007000
 80011f4:	4b9c      	ldr	r3, [pc, #624]	@ (8001468 <HAL_RCC_OscConfig+0x780>)
 80011f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80011fa:	4a9b      	ldr	r2, [pc, #620]	@ (8001468 <HAL_RCC_OscConfig+0x780>)
 80011fc:	f023 0301 	bic.w	r3, r3, #1
 8001200:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001204:	4b98      	ldr	r3, [pc, #608]	@ (8001468 <HAL_RCC_OscConfig+0x780>)
 8001206:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800120a:	4a97      	ldr	r2, [pc, #604]	@ (8001468 <HAL_RCC_OscConfig+0x780>)
 800120c:	f023 0304 	bic.w	r3, r3, #4
 8001210:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	689b      	ldr	r3, [r3, #8]
 8001218:	2b00      	cmp	r3, #0
 800121a:	d016      	beq.n	800124a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800121c:	f7ff fc0e 	bl	8000a3c <HAL_GetTick>
 8001220:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001222:	e00a      	b.n	800123a <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001224:	f7ff fc0a 	bl	8000a3c <HAL_GetTick>
 8001228:	4602      	mov	r2, r0
 800122a:	693b      	ldr	r3, [r7, #16]
 800122c:	1ad3      	subs	r3, r2, r3
 800122e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001232:	4293      	cmp	r3, r2
 8001234:	d901      	bls.n	800123a <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8001236:	2303      	movs	r3, #3
 8001238:	e12a      	b.n	8001490 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800123a:	4b8b      	ldr	r3, [pc, #556]	@ (8001468 <HAL_RCC_OscConfig+0x780>)
 800123c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001240:	f003 0302 	and.w	r3, r3, #2
 8001244:	2b00      	cmp	r3, #0
 8001246:	d0ed      	beq.n	8001224 <HAL_RCC_OscConfig+0x53c>
 8001248:	e015      	b.n	8001276 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800124a:	f7ff fbf7 	bl	8000a3c <HAL_GetTick>
 800124e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001250:	e00a      	b.n	8001268 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001252:	f7ff fbf3 	bl	8000a3c <HAL_GetTick>
 8001256:	4602      	mov	r2, r0
 8001258:	693b      	ldr	r3, [r7, #16]
 800125a:	1ad3      	subs	r3, r2, r3
 800125c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001260:	4293      	cmp	r3, r2
 8001262:	d901      	bls.n	8001268 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8001264:	2303      	movs	r3, #3
 8001266:	e113      	b.n	8001490 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001268:	4b7f      	ldr	r3, [pc, #508]	@ (8001468 <HAL_RCC_OscConfig+0x780>)
 800126a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800126e:	f003 0302 	and.w	r3, r3, #2
 8001272:	2b00      	cmp	r3, #0
 8001274:	d1ed      	bne.n	8001252 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001276:	7ffb      	ldrb	r3, [r7, #31]
 8001278:	2b01      	cmp	r3, #1
 800127a:	d105      	bne.n	8001288 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800127c:	4b7a      	ldr	r3, [pc, #488]	@ (8001468 <HAL_RCC_OscConfig+0x780>)
 800127e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001280:	4a79      	ldr	r2, [pc, #484]	@ (8001468 <HAL_RCC_OscConfig+0x780>)
 8001282:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001286:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800128c:	2b00      	cmp	r3, #0
 800128e:	f000 80fe 	beq.w	800148e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001296:	2b02      	cmp	r3, #2
 8001298:	f040 80d0 	bne.w	800143c <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800129c:	4b72      	ldr	r3, [pc, #456]	@ (8001468 <HAL_RCC_OscConfig+0x780>)
 800129e:	68db      	ldr	r3, [r3, #12]
 80012a0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80012a2:	697b      	ldr	r3, [r7, #20]
 80012a4:	f003 0203 	and.w	r2, r3, #3
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80012ac:	429a      	cmp	r2, r3
 80012ae:	d130      	bne.n	8001312 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80012b0:	697b      	ldr	r3, [r7, #20]
 80012b2:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012ba:	3b01      	subs	r3, #1
 80012bc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80012be:	429a      	cmp	r2, r3
 80012c0:	d127      	bne.n	8001312 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80012c2:	697b      	ldr	r3, [r7, #20]
 80012c4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80012cc:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80012ce:	429a      	cmp	r2, r3
 80012d0:	d11f      	bne.n	8001312 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80012d2:	697b      	ldr	r3, [r7, #20]
 80012d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012d8:	687a      	ldr	r2, [r7, #4]
 80012da:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80012dc:	2a07      	cmp	r2, #7
 80012de:	bf14      	ite	ne
 80012e0:	2201      	movne	r2, #1
 80012e2:	2200      	moveq	r2, #0
 80012e4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80012e6:	4293      	cmp	r3, r2
 80012e8:	d113      	bne.n	8001312 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80012ea:	697b      	ldr	r3, [r7, #20]
 80012ec:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80012f4:	085b      	lsrs	r3, r3, #1
 80012f6:	3b01      	subs	r3, #1
 80012f8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80012fa:	429a      	cmp	r2, r3
 80012fc:	d109      	bne.n	8001312 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80012fe:	697b      	ldr	r3, [r7, #20]
 8001300:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001308:	085b      	lsrs	r3, r3, #1
 800130a:	3b01      	subs	r3, #1
 800130c:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800130e:	429a      	cmp	r2, r3
 8001310:	d06e      	beq.n	80013f0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001312:	69bb      	ldr	r3, [r7, #24]
 8001314:	2b0c      	cmp	r3, #12
 8001316:	d069      	beq.n	80013ec <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001318:	4b53      	ldr	r3, [pc, #332]	@ (8001468 <HAL_RCC_OscConfig+0x780>)
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001320:	2b00      	cmp	r3, #0
 8001322:	d105      	bne.n	8001330 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8001324:	4b50      	ldr	r3, [pc, #320]	@ (8001468 <HAL_RCC_OscConfig+0x780>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800132c:	2b00      	cmp	r3, #0
 800132e:	d001      	beq.n	8001334 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8001330:	2301      	movs	r3, #1
 8001332:	e0ad      	b.n	8001490 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8001334:	4b4c      	ldr	r3, [pc, #304]	@ (8001468 <HAL_RCC_OscConfig+0x780>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	4a4b      	ldr	r2, [pc, #300]	@ (8001468 <HAL_RCC_OscConfig+0x780>)
 800133a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800133e:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001340:	f7ff fb7c 	bl	8000a3c <HAL_GetTick>
 8001344:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001346:	e008      	b.n	800135a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001348:	f7ff fb78 	bl	8000a3c <HAL_GetTick>
 800134c:	4602      	mov	r2, r0
 800134e:	693b      	ldr	r3, [r7, #16]
 8001350:	1ad3      	subs	r3, r2, r3
 8001352:	2b02      	cmp	r3, #2
 8001354:	d901      	bls.n	800135a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8001356:	2303      	movs	r3, #3
 8001358:	e09a      	b.n	8001490 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800135a:	4b43      	ldr	r3, [pc, #268]	@ (8001468 <HAL_RCC_OscConfig+0x780>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001362:	2b00      	cmp	r3, #0
 8001364:	d1f0      	bne.n	8001348 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001366:	4b40      	ldr	r3, [pc, #256]	@ (8001468 <HAL_RCC_OscConfig+0x780>)
 8001368:	68da      	ldr	r2, [r3, #12]
 800136a:	4b40      	ldr	r3, [pc, #256]	@ (800146c <HAL_RCC_OscConfig+0x784>)
 800136c:	4013      	ands	r3, r2
 800136e:	687a      	ldr	r2, [r7, #4]
 8001370:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8001372:	687a      	ldr	r2, [r7, #4]
 8001374:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001376:	3a01      	subs	r2, #1
 8001378:	0112      	lsls	r2, r2, #4
 800137a:	4311      	orrs	r1, r2
 800137c:	687a      	ldr	r2, [r7, #4]
 800137e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001380:	0212      	lsls	r2, r2, #8
 8001382:	4311      	orrs	r1, r2
 8001384:	687a      	ldr	r2, [r7, #4]
 8001386:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001388:	0852      	lsrs	r2, r2, #1
 800138a:	3a01      	subs	r2, #1
 800138c:	0552      	lsls	r2, r2, #21
 800138e:	4311      	orrs	r1, r2
 8001390:	687a      	ldr	r2, [r7, #4]
 8001392:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001394:	0852      	lsrs	r2, r2, #1
 8001396:	3a01      	subs	r2, #1
 8001398:	0652      	lsls	r2, r2, #25
 800139a:	4311      	orrs	r1, r2
 800139c:	687a      	ldr	r2, [r7, #4]
 800139e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80013a0:	0912      	lsrs	r2, r2, #4
 80013a2:	0452      	lsls	r2, r2, #17
 80013a4:	430a      	orrs	r2, r1
 80013a6:	4930      	ldr	r1, [pc, #192]	@ (8001468 <HAL_RCC_OscConfig+0x780>)
 80013a8:	4313      	orrs	r3, r2
 80013aa:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80013ac:	4b2e      	ldr	r3, [pc, #184]	@ (8001468 <HAL_RCC_OscConfig+0x780>)
 80013ae:	681b      	ldr	r3, [r3, #0]
 80013b0:	4a2d      	ldr	r2, [pc, #180]	@ (8001468 <HAL_RCC_OscConfig+0x780>)
 80013b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80013b6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80013b8:	4b2b      	ldr	r3, [pc, #172]	@ (8001468 <HAL_RCC_OscConfig+0x780>)
 80013ba:	68db      	ldr	r3, [r3, #12]
 80013bc:	4a2a      	ldr	r2, [pc, #168]	@ (8001468 <HAL_RCC_OscConfig+0x780>)
 80013be:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80013c2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80013c4:	f7ff fb3a 	bl	8000a3c <HAL_GetTick>
 80013c8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80013ca:	e008      	b.n	80013de <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013cc:	f7ff fb36 	bl	8000a3c <HAL_GetTick>
 80013d0:	4602      	mov	r2, r0
 80013d2:	693b      	ldr	r3, [r7, #16]
 80013d4:	1ad3      	subs	r3, r2, r3
 80013d6:	2b02      	cmp	r3, #2
 80013d8:	d901      	bls.n	80013de <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80013da:	2303      	movs	r3, #3
 80013dc:	e058      	b.n	8001490 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80013de:	4b22      	ldr	r3, [pc, #136]	@ (8001468 <HAL_RCC_OscConfig+0x780>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d0f0      	beq.n	80013cc <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80013ea:	e050      	b.n	800148e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80013ec:	2301      	movs	r3, #1
 80013ee:	e04f      	b.n	8001490 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80013f0:	4b1d      	ldr	r3, [pc, #116]	@ (8001468 <HAL_RCC_OscConfig+0x780>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d148      	bne.n	800148e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80013fc:	4b1a      	ldr	r3, [pc, #104]	@ (8001468 <HAL_RCC_OscConfig+0x780>)
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	4a19      	ldr	r2, [pc, #100]	@ (8001468 <HAL_RCC_OscConfig+0x780>)
 8001402:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001406:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001408:	4b17      	ldr	r3, [pc, #92]	@ (8001468 <HAL_RCC_OscConfig+0x780>)
 800140a:	68db      	ldr	r3, [r3, #12]
 800140c:	4a16      	ldr	r2, [pc, #88]	@ (8001468 <HAL_RCC_OscConfig+0x780>)
 800140e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001412:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001414:	f7ff fb12 	bl	8000a3c <HAL_GetTick>
 8001418:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800141a:	e008      	b.n	800142e <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800141c:	f7ff fb0e 	bl	8000a3c <HAL_GetTick>
 8001420:	4602      	mov	r2, r0
 8001422:	693b      	ldr	r3, [r7, #16]
 8001424:	1ad3      	subs	r3, r2, r3
 8001426:	2b02      	cmp	r3, #2
 8001428:	d901      	bls.n	800142e <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800142a:	2303      	movs	r3, #3
 800142c:	e030      	b.n	8001490 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800142e:	4b0e      	ldr	r3, [pc, #56]	@ (8001468 <HAL_RCC_OscConfig+0x780>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001436:	2b00      	cmp	r3, #0
 8001438:	d0f0      	beq.n	800141c <HAL_RCC_OscConfig+0x734>
 800143a:	e028      	b.n	800148e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800143c:	69bb      	ldr	r3, [r7, #24]
 800143e:	2b0c      	cmp	r3, #12
 8001440:	d023      	beq.n	800148a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001442:	4b09      	ldr	r3, [pc, #36]	@ (8001468 <HAL_RCC_OscConfig+0x780>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	4a08      	ldr	r2, [pc, #32]	@ (8001468 <HAL_RCC_OscConfig+0x780>)
 8001448:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800144c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800144e:	f7ff faf5 	bl	8000a3c <HAL_GetTick>
 8001452:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001454:	e00c      	b.n	8001470 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001456:	f7ff faf1 	bl	8000a3c <HAL_GetTick>
 800145a:	4602      	mov	r2, r0
 800145c:	693b      	ldr	r3, [r7, #16]
 800145e:	1ad3      	subs	r3, r2, r3
 8001460:	2b02      	cmp	r3, #2
 8001462:	d905      	bls.n	8001470 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8001464:	2303      	movs	r3, #3
 8001466:	e013      	b.n	8001490 <HAL_RCC_OscConfig+0x7a8>
 8001468:	40021000 	.word	0x40021000
 800146c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001470:	4b09      	ldr	r3, [pc, #36]	@ (8001498 <HAL_RCC_OscConfig+0x7b0>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001478:	2b00      	cmp	r3, #0
 800147a:	d1ec      	bne.n	8001456 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800147c:	4b06      	ldr	r3, [pc, #24]	@ (8001498 <HAL_RCC_OscConfig+0x7b0>)
 800147e:	68da      	ldr	r2, [r3, #12]
 8001480:	4905      	ldr	r1, [pc, #20]	@ (8001498 <HAL_RCC_OscConfig+0x7b0>)
 8001482:	4b06      	ldr	r3, [pc, #24]	@ (800149c <HAL_RCC_OscConfig+0x7b4>)
 8001484:	4013      	ands	r3, r2
 8001486:	60cb      	str	r3, [r1, #12]
 8001488:	e001      	b.n	800148e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800148a:	2301      	movs	r3, #1
 800148c:	e000      	b.n	8001490 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800148e:	2300      	movs	r3, #0
}
 8001490:	4618      	mov	r0, r3
 8001492:	3720      	adds	r7, #32
 8001494:	46bd      	mov	sp, r7
 8001496:	bd80      	pop	{r7, pc}
 8001498:	40021000 	.word	0x40021000
 800149c:	feeefffc 	.word	0xfeeefffc

080014a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b084      	sub	sp, #16
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
 80014a8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80014aa:	687b      	ldr	r3, [r7, #4]
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d101      	bne.n	80014b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80014b0:	2301      	movs	r3, #1
 80014b2:	e0e7      	b.n	8001684 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80014b4:	4b75      	ldr	r3, [pc, #468]	@ (800168c <HAL_RCC_ClockConfig+0x1ec>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	f003 0307 	and.w	r3, r3, #7
 80014bc:	683a      	ldr	r2, [r7, #0]
 80014be:	429a      	cmp	r2, r3
 80014c0:	d910      	bls.n	80014e4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80014c2:	4b72      	ldr	r3, [pc, #456]	@ (800168c <HAL_RCC_ClockConfig+0x1ec>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	f023 0207 	bic.w	r2, r3, #7
 80014ca:	4970      	ldr	r1, [pc, #448]	@ (800168c <HAL_RCC_ClockConfig+0x1ec>)
 80014cc:	683b      	ldr	r3, [r7, #0]
 80014ce:	4313      	orrs	r3, r2
 80014d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80014d2:	4b6e      	ldr	r3, [pc, #440]	@ (800168c <HAL_RCC_ClockConfig+0x1ec>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	f003 0307 	and.w	r3, r3, #7
 80014da:	683a      	ldr	r2, [r7, #0]
 80014dc:	429a      	cmp	r2, r3
 80014de:	d001      	beq.n	80014e4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80014e0:	2301      	movs	r3, #1
 80014e2:	e0cf      	b.n	8001684 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f003 0302 	and.w	r3, r3, #2
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d010      	beq.n	8001512 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	689a      	ldr	r2, [r3, #8]
 80014f4:	4b66      	ldr	r3, [pc, #408]	@ (8001690 <HAL_RCC_ClockConfig+0x1f0>)
 80014f6:	689b      	ldr	r3, [r3, #8]
 80014f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80014fc:	429a      	cmp	r2, r3
 80014fe:	d908      	bls.n	8001512 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001500:	4b63      	ldr	r3, [pc, #396]	@ (8001690 <HAL_RCC_ClockConfig+0x1f0>)
 8001502:	689b      	ldr	r3, [r3, #8]
 8001504:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	689b      	ldr	r3, [r3, #8]
 800150c:	4960      	ldr	r1, [pc, #384]	@ (8001690 <HAL_RCC_ClockConfig+0x1f0>)
 800150e:	4313      	orrs	r3, r2
 8001510:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	f003 0301 	and.w	r3, r3, #1
 800151a:	2b00      	cmp	r3, #0
 800151c:	d04c      	beq.n	80015b8 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	685b      	ldr	r3, [r3, #4]
 8001522:	2b03      	cmp	r3, #3
 8001524:	d107      	bne.n	8001536 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001526:	4b5a      	ldr	r3, [pc, #360]	@ (8001690 <HAL_RCC_ClockConfig+0x1f0>)
 8001528:	681b      	ldr	r3, [r3, #0]
 800152a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800152e:	2b00      	cmp	r3, #0
 8001530:	d121      	bne.n	8001576 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8001532:	2301      	movs	r3, #1
 8001534:	e0a6      	b.n	8001684 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	685b      	ldr	r3, [r3, #4]
 800153a:	2b02      	cmp	r3, #2
 800153c:	d107      	bne.n	800154e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800153e:	4b54      	ldr	r3, [pc, #336]	@ (8001690 <HAL_RCC_ClockConfig+0x1f0>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001546:	2b00      	cmp	r3, #0
 8001548:	d115      	bne.n	8001576 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800154a:	2301      	movs	r3, #1
 800154c:	e09a      	b.n	8001684 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	685b      	ldr	r3, [r3, #4]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d107      	bne.n	8001566 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001556:	4b4e      	ldr	r3, [pc, #312]	@ (8001690 <HAL_RCC_ClockConfig+0x1f0>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f003 0302 	and.w	r3, r3, #2
 800155e:	2b00      	cmp	r3, #0
 8001560:	d109      	bne.n	8001576 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001562:	2301      	movs	r3, #1
 8001564:	e08e      	b.n	8001684 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001566:	4b4a      	ldr	r3, [pc, #296]	@ (8001690 <HAL_RCC_ClockConfig+0x1f0>)
 8001568:	681b      	ldr	r3, [r3, #0]
 800156a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800156e:	2b00      	cmp	r3, #0
 8001570:	d101      	bne.n	8001576 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8001572:	2301      	movs	r3, #1
 8001574:	e086      	b.n	8001684 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001576:	4b46      	ldr	r3, [pc, #280]	@ (8001690 <HAL_RCC_ClockConfig+0x1f0>)
 8001578:	689b      	ldr	r3, [r3, #8]
 800157a:	f023 0203 	bic.w	r2, r3, #3
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	685b      	ldr	r3, [r3, #4]
 8001582:	4943      	ldr	r1, [pc, #268]	@ (8001690 <HAL_RCC_ClockConfig+0x1f0>)
 8001584:	4313      	orrs	r3, r2
 8001586:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001588:	f7ff fa58 	bl	8000a3c <HAL_GetTick>
 800158c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800158e:	e00a      	b.n	80015a6 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001590:	f7ff fa54 	bl	8000a3c <HAL_GetTick>
 8001594:	4602      	mov	r2, r0
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	1ad3      	subs	r3, r2, r3
 800159a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800159e:	4293      	cmp	r3, r2
 80015a0:	d901      	bls.n	80015a6 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80015a2:	2303      	movs	r3, #3
 80015a4:	e06e      	b.n	8001684 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80015a6:	4b3a      	ldr	r3, [pc, #232]	@ (8001690 <HAL_RCC_ClockConfig+0x1f0>)
 80015a8:	689b      	ldr	r3, [r3, #8]
 80015aa:	f003 020c 	and.w	r2, r3, #12
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	685b      	ldr	r3, [r3, #4]
 80015b2:	009b      	lsls	r3, r3, #2
 80015b4:	429a      	cmp	r2, r3
 80015b6:	d1eb      	bne.n	8001590 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	681b      	ldr	r3, [r3, #0]
 80015bc:	f003 0302 	and.w	r3, r3, #2
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d010      	beq.n	80015e6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	689a      	ldr	r2, [r3, #8]
 80015c8:	4b31      	ldr	r3, [pc, #196]	@ (8001690 <HAL_RCC_ClockConfig+0x1f0>)
 80015ca:	689b      	ldr	r3, [r3, #8]
 80015cc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80015d0:	429a      	cmp	r2, r3
 80015d2:	d208      	bcs.n	80015e6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80015d4:	4b2e      	ldr	r3, [pc, #184]	@ (8001690 <HAL_RCC_ClockConfig+0x1f0>)
 80015d6:	689b      	ldr	r3, [r3, #8]
 80015d8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	689b      	ldr	r3, [r3, #8]
 80015e0:	492b      	ldr	r1, [pc, #172]	@ (8001690 <HAL_RCC_ClockConfig+0x1f0>)
 80015e2:	4313      	orrs	r3, r2
 80015e4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80015e6:	4b29      	ldr	r3, [pc, #164]	@ (800168c <HAL_RCC_ClockConfig+0x1ec>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	f003 0307 	and.w	r3, r3, #7
 80015ee:	683a      	ldr	r2, [r7, #0]
 80015f0:	429a      	cmp	r2, r3
 80015f2:	d210      	bcs.n	8001616 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015f4:	4b25      	ldr	r3, [pc, #148]	@ (800168c <HAL_RCC_ClockConfig+0x1ec>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	f023 0207 	bic.w	r2, r3, #7
 80015fc:	4923      	ldr	r1, [pc, #140]	@ (800168c <HAL_RCC_ClockConfig+0x1ec>)
 80015fe:	683b      	ldr	r3, [r7, #0]
 8001600:	4313      	orrs	r3, r2
 8001602:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001604:	4b21      	ldr	r3, [pc, #132]	@ (800168c <HAL_RCC_ClockConfig+0x1ec>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	f003 0307 	and.w	r3, r3, #7
 800160c:	683a      	ldr	r2, [r7, #0]
 800160e:	429a      	cmp	r2, r3
 8001610:	d001      	beq.n	8001616 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8001612:	2301      	movs	r3, #1
 8001614:	e036      	b.n	8001684 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	f003 0304 	and.w	r3, r3, #4
 800161e:	2b00      	cmp	r3, #0
 8001620:	d008      	beq.n	8001634 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001622:	4b1b      	ldr	r3, [pc, #108]	@ (8001690 <HAL_RCC_ClockConfig+0x1f0>)
 8001624:	689b      	ldr	r3, [r3, #8]
 8001626:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	68db      	ldr	r3, [r3, #12]
 800162e:	4918      	ldr	r1, [pc, #96]	@ (8001690 <HAL_RCC_ClockConfig+0x1f0>)
 8001630:	4313      	orrs	r3, r2
 8001632:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f003 0308 	and.w	r3, r3, #8
 800163c:	2b00      	cmp	r3, #0
 800163e:	d009      	beq.n	8001654 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001640:	4b13      	ldr	r3, [pc, #76]	@ (8001690 <HAL_RCC_ClockConfig+0x1f0>)
 8001642:	689b      	ldr	r3, [r3, #8]
 8001644:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	691b      	ldr	r3, [r3, #16]
 800164c:	00db      	lsls	r3, r3, #3
 800164e:	4910      	ldr	r1, [pc, #64]	@ (8001690 <HAL_RCC_ClockConfig+0x1f0>)
 8001650:	4313      	orrs	r3, r2
 8001652:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001654:	f000 f824 	bl	80016a0 <HAL_RCC_GetSysClockFreq>
 8001658:	4602      	mov	r2, r0
 800165a:	4b0d      	ldr	r3, [pc, #52]	@ (8001690 <HAL_RCC_ClockConfig+0x1f0>)
 800165c:	689b      	ldr	r3, [r3, #8]
 800165e:	091b      	lsrs	r3, r3, #4
 8001660:	f003 030f 	and.w	r3, r3, #15
 8001664:	490b      	ldr	r1, [pc, #44]	@ (8001694 <HAL_RCC_ClockConfig+0x1f4>)
 8001666:	5ccb      	ldrb	r3, [r1, r3]
 8001668:	f003 031f 	and.w	r3, r3, #31
 800166c:	fa22 f303 	lsr.w	r3, r2, r3
 8001670:	4a09      	ldr	r2, [pc, #36]	@ (8001698 <HAL_RCC_ClockConfig+0x1f8>)
 8001672:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001674:	4b09      	ldr	r3, [pc, #36]	@ (800169c <HAL_RCC_ClockConfig+0x1fc>)
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	4618      	mov	r0, r3
 800167a:	f7ff f98f 	bl	800099c <HAL_InitTick>
 800167e:	4603      	mov	r3, r0
 8001680:	72fb      	strb	r3, [r7, #11]

  return status;
 8001682:	7afb      	ldrb	r3, [r7, #11]
}
 8001684:	4618      	mov	r0, r3
 8001686:	3710      	adds	r7, #16
 8001688:	46bd      	mov	sp, r7
 800168a:	bd80      	pop	{r7, pc}
 800168c:	40022000 	.word	0x40022000
 8001690:	40021000 	.word	0x40021000
 8001694:	08002bb8 	.word	0x08002bb8
 8001698:	20000004 	.word	0x20000004
 800169c:	20000008 	.word	0x20000008

080016a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80016a0:	b480      	push	{r7}
 80016a2:	b089      	sub	sp, #36	@ 0x24
 80016a4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80016a6:	2300      	movs	r3, #0
 80016a8:	61fb      	str	r3, [r7, #28]
 80016aa:	2300      	movs	r3, #0
 80016ac:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80016ae:	4b3e      	ldr	r3, [pc, #248]	@ (80017a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80016b0:	689b      	ldr	r3, [r3, #8]
 80016b2:	f003 030c 	and.w	r3, r3, #12
 80016b6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80016b8:	4b3b      	ldr	r3, [pc, #236]	@ (80017a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80016ba:	68db      	ldr	r3, [r3, #12]
 80016bc:	f003 0303 	and.w	r3, r3, #3
 80016c0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80016c2:	693b      	ldr	r3, [r7, #16]
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d005      	beq.n	80016d4 <HAL_RCC_GetSysClockFreq+0x34>
 80016c8:	693b      	ldr	r3, [r7, #16]
 80016ca:	2b0c      	cmp	r3, #12
 80016cc:	d121      	bne.n	8001712 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	2b01      	cmp	r3, #1
 80016d2:	d11e      	bne.n	8001712 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80016d4:	4b34      	ldr	r3, [pc, #208]	@ (80017a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f003 0308 	and.w	r3, r3, #8
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d107      	bne.n	80016f0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80016e0:	4b31      	ldr	r3, [pc, #196]	@ (80017a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80016e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80016e6:	0a1b      	lsrs	r3, r3, #8
 80016e8:	f003 030f 	and.w	r3, r3, #15
 80016ec:	61fb      	str	r3, [r7, #28]
 80016ee:	e005      	b.n	80016fc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80016f0:	4b2d      	ldr	r3, [pc, #180]	@ (80017a8 <HAL_RCC_GetSysClockFreq+0x108>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	091b      	lsrs	r3, r3, #4
 80016f6:	f003 030f 	and.w	r3, r3, #15
 80016fa:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80016fc:	4a2b      	ldr	r2, [pc, #172]	@ (80017ac <HAL_RCC_GetSysClockFreq+0x10c>)
 80016fe:	69fb      	ldr	r3, [r7, #28]
 8001700:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001704:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001706:	693b      	ldr	r3, [r7, #16]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d10d      	bne.n	8001728 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800170c:	69fb      	ldr	r3, [r7, #28]
 800170e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001710:	e00a      	b.n	8001728 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001712:	693b      	ldr	r3, [r7, #16]
 8001714:	2b04      	cmp	r3, #4
 8001716:	d102      	bne.n	800171e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001718:	4b25      	ldr	r3, [pc, #148]	@ (80017b0 <HAL_RCC_GetSysClockFreq+0x110>)
 800171a:	61bb      	str	r3, [r7, #24]
 800171c:	e004      	b.n	8001728 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800171e:	693b      	ldr	r3, [r7, #16]
 8001720:	2b08      	cmp	r3, #8
 8001722:	d101      	bne.n	8001728 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001724:	4b23      	ldr	r3, [pc, #140]	@ (80017b4 <HAL_RCC_GetSysClockFreq+0x114>)
 8001726:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8001728:	693b      	ldr	r3, [r7, #16]
 800172a:	2b0c      	cmp	r3, #12
 800172c:	d134      	bne.n	8001798 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800172e:	4b1e      	ldr	r3, [pc, #120]	@ (80017a8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001730:	68db      	ldr	r3, [r3, #12]
 8001732:	f003 0303 	and.w	r3, r3, #3
 8001736:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001738:	68bb      	ldr	r3, [r7, #8]
 800173a:	2b02      	cmp	r3, #2
 800173c:	d003      	beq.n	8001746 <HAL_RCC_GetSysClockFreq+0xa6>
 800173e:	68bb      	ldr	r3, [r7, #8]
 8001740:	2b03      	cmp	r3, #3
 8001742:	d003      	beq.n	800174c <HAL_RCC_GetSysClockFreq+0xac>
 8001744:	e005      	b.n	8001752 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8001746:	4b1a      	ldr	r3, [pc, #104]	@ (80017b0 <HAL_RCC_GetSysClockFreq+0x110>)
 8001748:	617b      	str	r3, [r7, #20]
      break;
 800174a:	e005      	b.n	8001758 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800174c:	4b19      	ldr	r3, [pc, #100]	@ (80017b4 <HAL_RCC_GetSysClockFreq+0x114>)
 800174e:	617b      	str	r3, [r7, #20]
      break;
 8001750:	e002      	b.n	8001758 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001752:	69fb      	ldr	r3, [r7, #28]
 8001754:	617b      	str	r3, [r7, #20]
      break;
 8001756:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001758:	4b13      	ldr	r3, [pc, #76]	@ (80017a8 <HAL_RCC_GetSysClockFreq+0x108>)
 800175a:	68db      	ldr	r3, [r3, #12]
 800175c:	091b      	lsrs	r3, r3, #4
 800175e:	f003 0307 	and.w	r3, r3, #7
 8001762:	3301      	adds	r3, #1
 8001764:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8001766:	4b10      	ldr	r3, [pc, #64]	@ (80017a8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001768:	68db      	ldr	r3, [r3, #12]
 800176a:	0a1b      	lsrs	r3, r3, #8
 800176c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001770:	697a      	ldr	r2, [r7, #20]
 8001772:	fb03 f202 	mul.w	r2, r3, r2
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	fbb2 f3f3 	udiv	r3, r2, r3
 800177c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800177e:	4b0a      	ldr	r3, [pc, #40]	@ (80017a8 <HAL_RCC_GetSysClockFreq+0x108>)
 8001780:	68db      	ldr	r3, [r3, #12]
 8001782:	0e5b      	lsrs	r3, r3, #25
 8001784:	f003 0303 	and.w	r3, r3, #3
 8001788:	3301      	adds	r3, #1
 800178a:	005b      	lsls	r3, r3, #1
 800178c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800178e:	697a      	ldr	r2, [r7, #20]
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	fbb2 f3f3 	udiv	r3, r2, r3
 8001796:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001798:	69bb      	ldr	r3, [r7, #24]
}
 800179a:	4618      	mov	r0, r3
 800179c:	3724      	adds	r7, #36	@ 0x24
 800179e:	46bd      	mov	sp, r7
 80017a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a4:	4770      	bx	lr
 80017a6:	bf00      	nop
 80017a8:	40021000 	.word	0x40021000
 80017ac:	08002bc8 	.word	0x08002bc8
 80017b0:	00f42400 	.word	0x00f42400
 80017b4:	007a1200 	.word	0x007a1200

080017b8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80017b8:	b580      	push	{r7, lr}
 80017ba:	b086      	sub	sp, #24
 80017bc:	af00      	add	r7, sp, #0
 80017be:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80017c0:	2300      	movs	r3, #0
 80017c2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80017c4:	4b2a      	ldr	r3, [pc, #168]	@ (8001870 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80017c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d003      	beq.n	80017d8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80017d0:	f7ff fa26 	bl	8000c20 <HAL_PWREx_GetVoltageRange>
 80017d4:	6178      	str	r0, [r7, #20]
 80017d6:	e014      	b.n	8001802 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80017d8:	4b25      	ldr	r3, [pc, #148]	@ (8001870 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80017da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017dc:	4a24      	ldr	r2, [pc, #144]	@ (8001870 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80017de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017e2:	6593      	str	r3, [r2, #88]	@ 0x58
 80017e4:	4b22      	ldr	r3, [pc, #136]	@ (8001870 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80017e6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017e8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017ec:	60fb      	str	r3, [r7, #12]
 80017ee:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80017f0:	f7ff fa16 	bl	8000c20 <HAL_PWREx_GetVoltageRange>
 80017f4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80017f6:	4b1e      	ldr	r3, [pc, #120]	@ (8001870 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80017f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017fa:	4a1d      	ldr	r2, [pc, #116]	@ (8001870 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80017fc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001800:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001802:	697b      	ldr	r3, [r7, #20]
 8001804:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001808:	d10b      	bne.n	8001822 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	2b80      	cmp	r3, #128	@ 0x80
 800180e:	d919      	bls.n	8001844 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	2ba0      	cmp	r3, #160	@ 0xa0
 8001814:	d902      	bls.n	800181c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001816:	2302      	movs	r3, #2
 8001818:	613b      	str	r3, [r7, #16]
 800181a:	e013      	b.n	8001844 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800181c:	2301      	movs	r3, #1
 800181e:	613b      	str	r3, [r7, #16]
 8001820:	e010      	b.n	8001844 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	2b80      	cmp	r3, #128	@ 0x80
 8001826:	d902      	bls.n	800182e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8001828:	2303      	movs	r3, #3
 800182a:	613b      	str	r3, [r7, #16]
 800182c:	e00a      	b.n	8001844 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	2b80      	cmp	r3, #128	@ 0x80
 8001832:	d102      	bne.n	800183a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001834:	2302      	movs	r3, #2
 8001836:	613b      	str	r3, [r7, #16]
 8001838:	e004      	b.n	8001844 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	2b70      	cmp	r3, #112	@ 0x70
 800183e:	d101      	bne.n	8001844 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001840:	2301      	movs	r3, #1
 8001842:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001844:	4b0b      	ldr	r3, [pc, #44]	@ (8001874 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f023 0207 	bic.w	r2, r3, #7
 800184c:	4909      	ldr	r1, [pc, #36]	@ (8001874 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800184e:	693b      	ldr	r3, [r7, #16]
 8001850:	4313      	orrs	r3, r2
 8001852:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001854:	4b07      	ldr	r3, [pc, #28]	@ (8001874 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f003 0307 	and.w	r3, r3, #7
 800185c:	693a      	ldr	r2, [r7, #16]
 800185e:	429a      	cmp	r2, r3
 8001860:	d001      	beq.n	8001866 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8001862:	2301      	movs	r3, #1
 8001864:	e000      	b.n	8001868 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8001866:	2300      	movs	r3, #0
}
 8001868:	4618      	mov	r0, r3
 800186a:	3718      	adds	r7, #24
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}
 8001870:	40021000 	.word	0x40021000
 8001874:	40022000 	.word	0x40022000

08001878 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8001878:	b480      	push	{r7}
 800187a:	b085      	sub	sp, #20
 800187c:	af00      	add	r7, sp, #0
 800187e:	60f8      	str	r0, [r7, #12]
 8001880:	60b9      	str	r1, [r7, #8]
 8001882:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	3b04      	subs	r3, #4
 8001888:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 800188a:	68fb      	ldr	r3, [r7, #12]
 800188c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8001890:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	3b04      	subs	r3, #4
 8001896:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8001898:	68bb      	ldr	r3, [r7, #8]
 800189a:	f023 0201 	bic.w	r2, r3, #1
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	3b04      	subs	r3, #4
 80018a6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 80018a8:	4a0c      	ldr	r2, [pc, #48]	@ (80018dc <pxPortInitialiseStack+0x64>)
 80018aa:	68fb      	ldr	r3, [r7, #12]
 80018ac:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 80018ae:	68fb      	ldr	r3, [r7, #12]
 80018b0:	3b14      	subs	r3, #20
 80018b2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 80018b4:	687a      	ldr	r2, [r7, #4]
 80018b6:	68fb      	ldr	r3, [r7, #12]
 80018b8:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 80018ba:	68fb      	ldr	r3, [r7, #12]
 80018bc:	3b04      	subs	r3, #4
 80018be:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	f06f 0202 	mvn.w	r2, #2
 80018c6:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80018c8:	68fb      	ldr	r3, [r7, #12]
 80018ca:	3b20      	subs	r3, #32
 80018cc:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 80018ce:	68fb      	ldr	r3, [r7, #12]
}
 80018d0:	4618      	mov	r0, r3
 80018d2:	3714      	adds	r7, #20
 80018d4:	46bd      	mov	sp, r7
 80018d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018da:	4770      	bx	lr
 80018dc:	080018e1 	.word	0x080018e1

080018e0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80018e0:	b480      	push	{r7}
 80018e2:	b083      	sub	sp, #12
 80018e4:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 80018e6:	2300      	movs	r3, #0
 80018e8:	603b      	str	r3, [r7, #0]

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 80018ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80018ee:	f383 8811 	msr	BASEPRI, r3
 80018f2:	f3bf 8f6f 	isb	sy
 80018f6:	f3bf 8f4f 	dsb	sy
 80018fa:	607b      	str	r3, [r7, #4]
        "   msr basepri, %0                                         \n" \
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 80018fc:	bf00      	nop
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 80018fe:	bf00      	nop
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d0fc      	beq.n	8001900 <prvTaskExitError+0x20>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8001906:	bf00      	nop
 8001908:	bf00      	nop
 800190a:	370c      	adds	r7, #12
 800190c:	46bd      	mov	sp, r7
 800190e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001912:	4770      	bx	lr

08001914 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8001914:	4b06      	ldr	r3, [pc, #24]	@ (8001930 <SVC_Handler+0x1c>)
 8001916:	6819      	ldr	r1, [r3, #0]
 8001918:	6808      	ldr	r0, [r1, #0]
 800191a:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800191e:	f380 8809 	msr	PSP, r0
 8001922:	f3bf 8f6f 	isb	sy
 8001926:	f04f 0000 	mov.w	r0, #0
 800192a:	f380 8811 	msr	BASEPRI, r0
 800192e:	4770      	bx	lr
 8001930:	20003c58 	.word	0x20003c58
        "   msr basepri, r0                 \n"
        "   bx r14                          \n"
        "                                   \n"
        "   .ltorg                          \n"
        );
}
 8001934:	bf00      	nop
 8001936:	bf00      	nop

08001938 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8001938:	4808      	ldr	r0, [pc, #32]	@ (800195c <prvPortStartFirstTask+0x24>)
 800193a:	6800      	ldr	r0, [r0, #0]
 800193c:	6800      	ldr	r0, [r0, #0]
 800193e:	f380 8808 	msr	MSP, r0
 8001942:	f04f 0000 	mov.w	r0, #0
 8001946:	f380 8814 	msr	CONTROL, r0
 800194a:	b662      	cpsie	i
 800194c:	b661      	cpsie	f
 800194e:	f3bf 8f4f 	dsb	sy
 8001952:	f3bf 8f6f 	isb	sy
 8001956:	df00      	svc	0
 8001958:	bf00      	nop
 800195a:	0000      	.short	0x0000
 800195c:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 8001960:	bf00      	nop
 8001962:	bf00      	nop

08001964 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b082      	sub	sp, #8
 8001968:	af00      	add	r7, sp, #0
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 800196a:	4b15      	ldr	r3, [pc, #84]	@ (80019c0 <xPortStartScheduler+0x5c>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	607b      	str	r3, [r7, #4]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8001970:	4b14      	ldr	r3, [pc, #80]	@ (80019c4 <xPortStartScheduler+0x60>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4a13      	ldr	r2, [pc, #76]	@ (80019c4 <xPortStartScheduler+0x60>)
 8001976:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800197a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800197c:	4b11      	ldr	r3, [pc, #68]	@ (80019c4 <xPortStartScheduler+0x60>)
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4a10      	ldr	r2, [pc, #64]	@ (80019c4 <xPortStartScheduler+0x60>)
 8001982:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001986:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 8001988:	4b0f      	ldr	r3, [pc, #60]	@ (80019c8 <xPortStartScheduler+0x64>)
 800198a:	2200      	movs	r2, #0
 800198c:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 800198e:	f000 f8a9 	bl	8001ae4 <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8001992:	4b0e      	ldr	r3, [pc, #56]	@ (80019cc <xPortStartScheduler+0x68>)
 8001994:	2200      	movs	r2, #0
 8001996:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8001998:	f000 f8c0 	bl	8001b1c <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800199c:	4b0c      	ldr	r3, [pc, #48]	@ (80019d0 <xPortStartScheduler+0x6c>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4a0b      	ldr	r2, [pc, #44]	@ (80019d0 <xPortStartScheduler+0x6c>)
 80019a2:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80019a6:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 80019a8:	f7ff ffc6 	bl	8001938 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 80019ac:	f000 ff18 	bl	80027e0 <vTaskSwitchContext>
    prvTaskExitError();
 80019b0:	f7ff ff96 	bl	80018e0 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 80019b4:	2300      	movs	r3, #0
}
 80019b6:	4618      	mov	r0, r3
 80019b8:	3708      	adds	r7, #8
 80019ba:	46bd      	mov	sp, r7
 80019bc:	bd80      	pop	{r7, pc}
 80019be:	bf00      	nop
 80019c0:	e000ed08 	.word	0xe000ed08
 80019c4:	e000ed20 	.word	0xe000ed20
 80019c8:	e000ed1c 	.word	0xe000ed1c
 80019cc:	20000010 	.word	0x20000010
 80019d0:	e000ef34 	.word	0xe000ef34

080019d4 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80019d4:	b480      	push	{r7}
 80019d6:	b083      	sub	sp, #12
 80019d8:	af00      	add	r7, sp, #0
    __asm volatile
 80019da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80019de:	f383 8811 	msr	BASEPRI, r3
 80019e2:	f3bf 8f6f 	isb	sy
 80019e6:	f3bf 8f4f 	dsb	sy
 80019ea:	607b      	str	r3, [r7, #4]
}
 80019ec:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 80019ee:	4b05      	ldr	r3, [pc, #20]	@ (8001a04 <vPortEnterCritical+0x30>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	3301      	adds	r3, #1
 80019f4:	4a03      	ldr	r2, [pc, #12]	@ (8001a04 <vPortEnterCritical+0x30>)
 80019f6:	6013      	str	r3, [r2, #0]
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
    }
}
 80019f8:	bf00      	nop
 80019fa:	370c      	adds	r7, #12
 80019fc:	46bd      	mov	sp, r7
 80019fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a02:	4770      	bx	lr
 8001a04:	20000010 	.word	0x20000010

08001a08 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8001a08:	b480      	push	{r7}
 8001a0a:	b083      	sub	sp, #12
 8001a0c:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
    uxCriticalNesting--;
 8001a0e:	4b0a      	ldr	r3, [pc, #40]	@ (8001a38 <vPortExitCritical+0x30>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	3b01      	subs	r3, #1
 8001a14:	4a08      	ldr	r2, [pc, #32]	@ (8001a38 <vPortExitCritical+0x30>)
 8001a16:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8001a18:	4b07      	ldr	r3, [pc, #28]	@ (8001a38 <vPortExitCritical+0x30>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d105      	bne.n	8001a2c <vPortExitCritical+0x24>
 8001a20:	2300      	movs	r3, #0
 8001a22:	607b      	str	r3, [r7, #4]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 8001a2a:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8001a2c:	bf00      	nop
 8001a2e:	370c      	adds	r7, #12
 8001a30:	46bd      	mov	sp, r7
 8001a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a36:	4770      	bx	lr
 8001a38:	20000010 	.word	0x20000010

08001a3c <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8001a3c:	f3ef 8009 	mrs	r0, PSP
 8001a40:	f3bf 8f6f 	isb	sy
 8001a44:	4b14      	ldr	r3, [pc, #80]	@ (8001a98 <PendSV_Handler+0x5c>)
 8001a46:	681a      	ldr	r2, [r3, #0]
 8001a48:	f01e 0f10 	tst.w	lr, #16
 8001a4c:	bf08      	it	eq
 8001a4e:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8001a52:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001a56:	6010      	str	r0, [r2, #0]
 8001a58:	e92d 0009 	stmdb	sp!, {r0, r3}
 8001a5c:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8001a60:	f380 8811 	msr	BASEPRI, r0
 8001a64:	f3bf 8f4f 	dsb	sy
 8001a68:	f3bf 8f6f 	isb	sy
 8001a6c:	f000 feb8 	bl	80027e0 <vTaskSwitchContext>
 8001a70:	f04f 0000 	mov.w	r0, #0
 8001a74:	f380 8811 	msr	BASEPRI, r0
 8001a78:	bc09      	pop	{r0, r3}
 8001a7a:	6819      	ldr	r1, [r3, #0]
 8001a7c:	6808      	ldr	r0, [r1, #0]
 8001a7e:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001a82:	f01e 0f10 	tst.w	lr, #16
 8001a86:	bf08      	it	eq
 8001a88:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8001a8c:	f380 8809 	msr	PSP, r0
 8001a90:	f3bf 8f6f 	isb	sy
 8001a94:	4770      	bx	lr
 8001a96:	0000      	.short	0x0000
 8001a98:	20003c58 	.word	0x20003c58
        "   bx r14                              \n"
        "                                       \n"
        "   .ltorg                              \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8001a9c:	bf00      	nop
 8001a9e:	bf00      	nop

08001aa0 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b082      	sub	sp, #8
 8001aa4:	af00      	add	r7, sp, #0
    __asm volatile
 8001aa6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8001aaa:	f383 8811 	msr	BASEPRI, r3
 8001aae:	f3bf 8f6f 	isb	sy
 8001ab2:	f3bf 8f4f 	dsb	sy
 8001ab6:	607b      	str	r3, [r7, #4]
}
 8001ab8:	bf00      	nop
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8001aba:	f000 fd81 	bl	80025c0 <xTaskIncrementTick>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d003      	beq.n	8001acc <SysTick_Handler+0x2c>
        {
            traceISR_EXIT_TO_SCHEDULER();

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8001ac4:	4b06      	ldr	r3, [pc, #24]	@ (8001ae0 <SysTick_Handler+0x40>)
 8001ac6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001aca:	601a      	str	r2, [r3, #0]
 8001acc:	2300      	movs	r3, #0
 8001ace:	603b      	str	r3, [r7, #0]
    __asm volatile
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	f383 8811 	msr	BASEPRI, r3
}
 8001ad6:	bf00      	nop
        {
            traceISR_EXIT();
        }
    }
    portENABLE_INTERRUPTS();
}
 8001ad8:	bf00      	nop
 8001ada:	3708      	adds	r7, #8
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}
 8001ae0:	e000ed04 	.word	0xe000ed04

08001ae4 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 8001ae4:	b480      	push	{r7}
 8001ae6:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8001ae8:	4b08      	ldr	r3, [pc, #32]	@ (8001b0c <vPortSetupTimerInterrupt+0x28>)
 8001aea:	2200      	movs	r2, #0
 8001aec:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8001aee:	4b08      	ldr	r3, [pc, #32]	@ (8001b10 <vPortSetupTimerInterrupt+0x2c>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8001af4:	4b07      	ldr	r3, [pc, #28]	@ (8001b14 <vPortSetupTimerInterrupt+0x30>)
 8001af6:	4a08      	ldr	r2, [pc, #32]	@ (8001b18 <vPortSetupTimerInterrupt+0x34>)
 8001af8:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8001afa:	4b04      	ldr	r3, [pc, #16]	@ (8001b0c <vPortSetupTimerInterrupt+0x28>)
 8001afc:	2207      	movs	r2, #7
 8001afe:	601a      	str	r2, [r3, #0]
}
 8001b00:	bf00      	nop
 8001b02:	46bd      	mov	sp, r7
 8001b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b08:	4770      	bx	lr
 8001b0a:	bf00      	nop
 8001b0c:	e000e010 	.word	0xe000e010
 8001b10:	e000e018 	.word	0xe000e018
 8001b14:	e000e014 	.word	0xe000e014
 8001b18:	0001387f 	.word	0x0001387f

08001b1c <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 8001b1c:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8001b2c <vPortEnableVFP+0x10>
 8001b20:	6801      	ldr	r1, [r0, #0]
 8001b22:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8001b26:	6001      	str	r1, [r0, #0]
 8001b28:	4770      	bx	lr
 8001b2a:	0000      	.short	0x0000
 8001b2c:	e000ed88 	.word	0xe000ed88
        "   orr r1, r1, #( 0xf << 20 )  \n" /* Enable CP10 and CP11 coprocessors, then save back. */
        "   str r1, [r0]                \n"
        "   bx r14                      \n"
        "   .ltorg                      \n"
    );
}
 8001b30:	bf00      	nop
 8001b32:	bf00      	nop

08001b34 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b088      	sub	sp, #32
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	617b      	str	r3, [r7, #20]
    size_t xAdditionalRequiredSize;
    size_t xAllocatedBlockSize = 0;
 8001b40:	2300      	movs	r3, #0
 8001b42:	613b      	str	r3, [r7, #16]

    if( xWantedSize > 0 )
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d022      	beq.n	8001b90 <pvPortMalloc+0x5c>
    {
        /* The wanted size must be increased so it can contain a BlockLink_t
         * structure in addition to the requested amount of bytes. */
        if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 8001b4a:	2308      	movs	r3, #8
 8001b4c:	43db      	mvns	r3, r3
 8001b4e:	687a      	ldr	r2, [r7, #4]
 8001b50:	429a      	cmp	r2, r3
 8001b52:	d81b      	bhi.n	8001b8c <pvPortMalloc+0x58>
        {
            xWantedSize += xHeapStructSize;
 8001b54:	2208      	movs	r2, #8
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	4413      	add	r3, r2
 8001b5a:	607b      	str	r3, [r7, #4]

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	f003 0307 	and.w	r3, r3, #7
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d014      	beq.n	8001b90 <pvPortMalloc+0x5c>
            {
                /* Byte alignment required. */
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	f003 0307 	and.w	r3, r3, #7
 8001b6c:	f1c3 0308 	rsb	r3, r3, #8
 8001b70:	60fb      	str	r3, [r7, #12]

                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	43db      	mvns	r3, r3
 8001b76:	687a      	ldr	r2, [r7, #4]
 8001b78:	429a      	cmp	r2, r3
 8001b7a:	d804      	bhi.n	8001b86 <pvPortMalloc+0x52>
                {
                    xWantedSize += xAdditionalRequiredSize;
 8001b7c:	687a      	ldr	r2, [r7, #4]
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	4413      	add	r3, r2
 8001b82:	607b      	str	r3, [r7, #4]
 8001b84:	e004      	b.n	8001b90 <pvPortMalloc+0x5c>
                }
                else
                {
                    xWantedSize = 0;
 8001b86:	2300      	movs	r3, #0
 8001b88:	607b      	str	r3, [r7, #4]
 8001b8a:	e001      	b.n	8001b90 <pvPortMalloc+0x5c>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            xWantedSize = 0;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	607b      	str	r3, [r7, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    vTaskSuspendAll();
 8001b90:	f000 fc10 	bl	80023b4 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 8001b94:	4b3b      	ldr	r3, [pc, #236]	@ (8001c84 <pvPortMalloc+0x150>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d101      	bne.n	8001ba0 <pvPortMalloc+0x6c>
        {
            prvHeapInit();
 8001b9c:	f000 f8ba 	bl	8001d14 <prvHeapInit>

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	db67      	blt.n	8001c76 <pvPortMalloc+0x142>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d064      	beq.n	8001c76 <pvPortMalloc+0x142>
 8001bac:	4b36      	ldr	r3, [pc, #216]	@ (8001c88 <pvPortMalloc+0x154>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	687a      	ldr	r2, [r7, #4]
 8001bb2:	429a      	cmp	r2, r3
 8001bb4:	d85f      	bhi.n	8001c76 <pvPortMalloc+0x142>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8001bb6:	4b35      	ldr	r3, [pc, #212]	@ (8001c8c <pvPortMalloc+0x158>)
 8001bb8:	61bb      	str	r3, [r7, #24]
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 8001bba:	4b34      	ldr	r3, [pc, #208]	@ (8001c8c <pvPortMalloc+0x158>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	61fb      	str	r3, [r7, #28]
                heapVALIDATE_BLOCK_POINTER( pxBlock );

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 8001bc0:	e004      	b.n	8001bcc <pvPortMalloc+0x98>
                {
                    pxPreviousBlock = pxBlock;
 8001bc2:	69fb      	ldr	r3, [r7, #28]
 8001bc4:	61bb      	str	r3, [r7, #24]
                    pxBlock = heapPROTECT_BLOCK_POINTER( pxBlock->pxNextFreeBlock );
 8001bc6:	69fb      	ldr	r3, [r7, #28]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	61fb      	str	r3, [r7, #28]
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 8001bcc:	69fb      	ldr	r3, [r7, #28]
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	687a      	ldr	r2, [r7, #4]
 8001bd2:	429a      	cmp	r2, r3
 8001bd4:	d903      	bls.n	8001bde <pvPortMalloc+0xaa>
 8001bd6:	69fb      	ldr	r3, [r7, #28]
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d1f1      	bne.n	8001bc2 <pvPortMalloc+0x8e>
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8001bde:	4b29      	ldr	r3, [pc, #164]	@ (8001c84 <pvPortMalloc+0x150>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	69fa      	ldr	r2, [r7, #28]
 8001be4:	429a      	cmp	r2, r3
 8001be6:	d046      	beq.n	8001c76 <pvPortMalloc+0x142>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 8001be8:	69bb      	ldr	r3, [r7, #24]
 8001bea:	681b      	ldr	r3, [r3, #0]
 8001bec:	2208      	movs	r2, #8
 8001bee:	4413      	add	r3, r2
 8001bf0:	617b      	str	r3, [r7, #20]
                    heapVALIDATE_BLOCK_POINTER( pvReturn );

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001bf2:	69fb      	ldr	r3, [r7, #28]
 8001bf4:	681a      	ldr	r2, [r3, #0]
 8001bf6:	69bb      	ldr	r3, [r7, #24]
 8001bf8:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );

                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001bfa:	69fb      	ldr	r3, [r7, #28]
 8001bfc:	685a      	ldr	r2, [r3, #4]
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	1ad2      	subs	r2, r2, r3
 8001c02:	2308      	movs	r3, #8
 8001c04:	005b      	lsls	r3, r3, #1
 8001c06:	429a      	cmp	r2, r3
 8001c08:	d913      	bls.n	8001c32 <pvPortMalloc+0xfe>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8001c0a:	69fa      	ldr	r2, [r7, #28]
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	4413      	add	r3, r2
 8001c10:	60bb      	str	r3, [r7, #8]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001c12:	69fb      	ldr	r3, [r7, #28]
 8001c14:	685a      	ldr	r2, [r3, #4]
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	1ad2      	subs	r2, r2, r3
 8001c1a:	68bb      	ldr	r3, [r7, #8]
 8001c1c:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8001c1e:	69fb      	ldr	r3, [r7, #28]
 8001c20:	687a      	ldr	r2, [r7, #4]
 8001c22:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 8001c24:	69bb      	ldr	r3, [r7, #24]
 8001c26:	681a      	ldr	r2, [r3, #0]
 8001c28:	68bb      	ldr	r3, [r7, #8]
 8001c2a:	601a      	str	r2, [r3, #0]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 8001c2c:	69bb      	ldr	r3, [r7, #24]
 8001c2e:	68ba      	ldr	r2, [r7, #8]
 8001c30:	601a      	str	r2, [r3, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8001c32:	4b15      	ldr	r3, [pc, #84]	@ (8001c88 <pvPortMalloc+0x154>)
 8001c34:	681a      	ldr	r2, [r3, #0]
 8001c36:	69fb      	ldr	r3, [r7, #28]
 8001c38:	685b      	ldr	r3, [r3, #4]
 8001c3a:	1ad3      	subs	r3, r2, r3
 8001c3c:	4a12      	ldr	r2, [pc, #72]	@ (8001c88 <pvPortMalloc+0x154>)
 8001c3e:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8001c40:	4b11      	ldr	r3, [pc, #68]	@ (8001c88 <pvPortMalloc+0x154>)
 8001c42:	681a      	ldr	r2, [r3, #0]
 8001c44:	4b12      	ldr	r3, [pc, #72]	@ (8001c90 <pvPortMalloc+0x15c>)
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	429a      	cmp	r2, r3
 8001c4a:	d203      	bcs.n	8001c54 <pvPortMalloc+0x120>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8001c4c:	4b0e      	ldr	r3, [pc, #56]	@ (8001c88 <pvPortMalloc+0x154>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4a0f      	ldr	r2, [pc, #60]	@ (8001c90 <pvPortMalloc+0x15c>)
 8001c52:	6013      	str	r3, [r2, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xAllocatedBlockSize = pxBlock->xBlockSize;
 8001c54:	69fb      	ldr	r3, [r7, #28]
 8001c56:	685b      	ldr	r3, [r3, #4]
 8001c58:	613b      	str	r3, [r7, #16]

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8001c5a:	69fb      	ldr	r3, [r7, #28]
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001c62:	69fb      	ldr	r3, [r7, #28]
 8001c64:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 8001c66:	69fb      	ldr	r3, [r7, #28]
 8001c68:	2200      	movs	r2, #0
 8001c6a:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8001c6c:	4b09      	ldr	r3, [pc, #36]	@ (8001c94 <pvPortMalloc+0x160>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	3301      	adds	r3, #1
 8001c72:	4a08      	ldr	r2, [pc, #32]	@ (8001c94 <pvPortMalloc+0x160>)
 8001c74:	6013      	str	r3, [r2, #0]
        traceMALLOC( pvReturn, xAllocatedBlockSize );

        /* Prevent compiler warnings when trace macros are not used. */
        ( void ) xAllocatedBlockSize;
    }
    ( void ) xTaskResumeAll();
 8001c76:	f000 fbab 	bl	80023d0 <xTaskResumeAll>
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
    return pvReturn;
 8001c7a:	697b      	ldr	r3, [r7, #20]
}
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	3720      	adds	r7, #32
 8001c80:	46bd      	mov	sp, r7
 8001c82:	bd80      	pop	{r7, pc}
 8001c84:	20003c44 	.word	0x20003c44
 8001c88:	20003c48 	.word	0x20003c48
 8001c8c:	20003c3c 	.word	0x20003c3c
 8001c90:	20003c4c 	.word	0x20003c4c
 8001c94:	20003c50 	.word	0x20003c50

08001c98 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b084      	sub	sp, #16
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	60fb      	str	r3, [r7, #12]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d02b      	beq.n	8001d02 <vPortFree+0x6a>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8001caa:	2308      	movs	r3, #8
 8001cac:	425b      	negs	r3, r3
 8001cae:	68fa      	ldr	r2, [r7, #12]
 8001cb0:	4413      	add	r3, r2
 8001cb2:	60fb      	str	r3, [r7, #12]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	60bb      	str	r3, [r7, #8]

        heapVALIDATE_BLOCK_POINTER( pxLink );
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
        configASSERT( pxLink->pxNextFreeBlock == heapPROTECT_BLOCK_POINTER( NULL ) );

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8001cb8:	68bb      	ldr	r3, [r7, #8]
 8001cba:	685b      	ldr	r3, [r3, #4]
 8001cbc:	0fdb      	lsrs	r3, r3, #31
 8001cbe:	f003 0301 	and.w	r3, r3, #1
 8001cc2:	b2db      	uxtb	r3, r3
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d01c      	beq.n	8001d02 <vPortFree+0x6a>
        {
            if( pxLink->pxNextFreeBlock == heapPROTECT_BLOCK_POINTER( NULL ) )
 8001cc8:	68bb      	ldr	r3, [r7, #8]
 8001cca:	681b      	ldr	r3, [r3, #0]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d118      	bne.n	8001d02 <vPortFree+0x6a>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8001cd0:	68bb      	ldr	r3, [r7, #8]
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001cd8:	68bb      	ldr	r3, [r7, #8]
 8001cda:	605a      	str	r2, [r3, #4]
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                    }
                }
                #endif

                vTaskSuspendAll();
 8001cdc:	f000 fb6a 	bl	80023b4 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8001ce0:	68bb      	ldr	r3, [r7, #8]
 8001ce2:	685a      	ldr	r2, [r3, #4]
 8001ce4:	4b09      	ldr	r3, [pc, #36]	@ (8001d0c <vPortFree+0x74>)
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4413      	add	r3, r2
 8001cea:	4a08      	ldr	r2, [pc, #32]	@ (8001d0c <vPortFree+0x74>)
 8001cec:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8001cee:	68b8      	ldr	r0, [r7, #8]
 8001cf0:	f000 f86a 	bl	8001dc8 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8001cf4:	4b06      	ldr	r3, [pc, #24]	@ (8001d10 <vPortFree+0x78>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	3301      	adds	r3, #1
 8001cfa:	4a05      	ldr	r2, [pc, #20]	@ (8001d10 <vPortFree+0x78>)
 8001cfc:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8001cfe:	f000 fb67 	bl	80023d0 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8001d02:	bf00      	nop
 8001d04:	3710      	adds	r7, #16
 8001d06:	46bd      	mov	sp, r7
 8001d08:	bd80      	pop	{r7, pc}
 8001d0a:	bf00      	nop
 8001d0c:	20003c48 	.word	0x20003c48
 8001d10:	20003c54 	.word	0x20003c54

08001d14 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8001d14:	b480      	push	{r7}
 8001d16:	b085      	sub	sp, #20
 8001d18:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    portPOINTER_SIZE_TYPE uxStartAddress, uxEndAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8001d1a:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8001d1e:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8001d20:	4b24      	ldr	r3, [pc, #144]	@ (8001db4 <prvHeapInit+0xa0>)
 8001d22:	60fb      	str	r3, [r7, #12]

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	f003 0307 	and.w	r3, r3, #7
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d00c      	beq.n	8001d48 <prvHeapInit+0x34>
    {
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	3307      	adds	r3, #7
 8001d32:	60fb      	str	r3, [r7, #12]
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8001d34:	68fb      	ldr	r3, [r7, #12]
 8001d36:	f023 0307 	bic.w	r3, r3, #7
 8001d3a:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxStartAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 8001d3c:	68ba      	ldr	r2, [r7, #8]
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	1ad3      	subs	r3, r2, r3
 8001d42:	4a1c      	ldr	r2, [pc, #112]	@ (8001db4 <prvHeapInit+0xa0>)
 8001d44:	4413      	add	r3, r2
 8001d46:	60bb      	str	r3, [r7, #8]
    }
    #endif

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	4a1b      	ldr	r2, [pc, #108]	@ (8001db8 <prvHeapInit+0xa4>)
 8001d4c:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8001d4e:	4b1a      	ldr	r3, [pc, #104]	@ (8001db8 <prvHeapInit+0xa4>)
 8001d50:	2200      	movs	r2, #0
 8001d52:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 8001d54:	68fa      	ldr	r2, [r7, #12]
 8001d56:	68bb      	ldr	r3, [r7, #8]
 8001d58:	4413      	add	r3, r2
 8001d5a:	607b      	str	r3, [r7, #4]
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 8001d5c:	2208      	movs	r2, #8
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	1a9b      	subs	r3, r3, r2
 8001d62:	607b      	str	r3, [r7, #4]
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	f023 0307 	bic.w	r3, r3, #7
 8001d6a:	607b      	str	r3, [r7, #4]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	4a13      	ldr	r2, [pc, #76]	@ (8001dbc <prvHeapInit+0xa8>)
 8001d70:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8001d72:	4b12      	ldr	r3, [pc, #72]	@ (8001dbc <prvHeapInit+0xa8>)
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	2200      	movs	r2, #0
 8001d78:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 8001d7a:	4b10      	ldr	r3, [pc, #64]	@ (8001dbc <prvHeapInit+0xa8>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	2200      	movs	r2, #0
 8001d80:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	687a      	ldr	r2, [r7, #4]
 8001d8a:	1ad2      	subs	r2, r2, r3
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 8001d90:	4b0a      	ldr	r3, [pc, #40]	@ (8001dbc <prvHeapInit+0xa8>)
 8001d92:	681a      	ldr	r2, [r3, #0]
 8001d94:	683b      	ldr	r3, [r7, #0]
 8001d96:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	4a08      	ldr	r2, [pc, #32]	@ (8001dc0 <prvHeapInit+0xac>)
 8001d9e:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	4a07      	ldr	r2, [pc, #28]	@ (8001dc4 <prvHeapInit+0xb0>)
 8001da6:	6013      	str	r3, [r2, #0]
}
 8001da8:	bf00      	nop
 8001daa:	3714      	adds	r7, #20
 8001dac:	46bd      	mov	sp, r7
 8001dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db2:	4770      	bx	lr
 8001db4:	2000003c 	.word	0x2000003c
 8001db8:	20003c3c 	.word	0x20003c3c
 8001dbc:	20003c44 	.word	0x20003c44
 8001dc0:	20003c4c 	.word	0x20003c4c
 8001dc4:	20003c48 	.word	0x20003c48

08001dc8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8001dc8:	b480      	push	{r7}
 8001dca:	b085      	sub	sp, #20
 8001dcc:	af00      	add	r7, sp, #0
 8001dce:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8001dd0:	4b28      	ldr	r3, [pc, #160]	@ (8001e74 <prvInsertBlockIntoFreeList+0xac>)
 8001dd2:	60fb      	str	r3, [r7, #12]
 8001dd4:	e002      	b.n	8001ddc <prvInsertBlockIntoFreeList+0x14>
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	60fb      	str	r3, [r7, #12]
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	687a      	ldr	r2, [r7, #4]
 8001de2:	429a      	cmp	r2, r3
 8001de4:	d8f7      	bhi.n	8001dd6 <prvInsertBlockIntoFreeList+0xe>
        heapVALIDATE_BLOCK_POINTER( pxIterator );
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	68ba      	ldr	r2, [r7, #8]
 8001df0:	4413      	add	r3, r2
 8001df2:	687a      	ldr	r2, [r7, #4]
 8001df4:	429a      	cmp	r2, r3
 8001df6:	d108      	bne.n	8001e0a <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	685a      	ldr	r2, [r3, #4]
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	685b      	ldr	r3, [r3, #4]
 8001e00:	441a      	add	r2, r3
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	685b      	ldr	r3, [r3, #4]
 8001e12:	68ba      	ldr	r2, [r7, #8]
 8001e14:	441a      	add	r2, r3
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	429a      	cmp	r2, r3
 8001e1c:	d118      	bne.n	8001e50 <prvInsertBlockIntoFreeList+0x88>
    {
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	681a      	ldr	r2, [r3, #0]
 8001e22:	4b15      	ldr	r3, [pc, #84]	@ (8001e78 <prvInsertBlockIntoFreeList+0xb0>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	429a      	cmp	r2, r3
 8001e28:	d00d      	beq.n	8001e46 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	685a      	ldr	r2, [r3, #4]
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	441a      	add	r2, r3
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 8001e3a:	68fb      	ldr	r3, [r7, #12]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	681a      	ldr	r2, [r3, #0]
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	601a      	str	r2, [r3, #0]
 8001e44:	e008      	b.n	8001e58 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 8001e46:	4b0c      	ldr	r3, [pc, #48]	@ (8001e78 <prvInsertBlockIntoFreeList+0xb0>)
 8001e48:	681a      	ldr	r2, [r3, #0]
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	601a      	str	r2, [r3, #0]
 8001e4e:	e003      	b.n	8001e58 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	681a      	ldr	r2, [r3, #0]
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gap, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8001e58:	68fa      	ldr	r2, [r7, #12]
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	429a      	cmp	r2, r3
 8001e5e:	d002      	beq.n	8001e66 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	687a      	ldr	r2, [r7, #4]
 8001e64:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8001e66:	bf00      	nop
 8001e68:	3714      	adds	r7, #20
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e70:	4770      	bx	lr
 8001e72:	bf00      	nop
 8001e74:	20003c3c 	.word	0x20003c3c
 8001e78:	20003c44 	.word	0x20003c44

08001e7c <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b083      	sub	sp, #12
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 8001e84:	687b      	ldr	r3, [r7, #4]
 8001e86:	f103 0208 	add.w	r2, r3, #8
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	f04f 32ff 	mov.w	r2, #4294967295
 8001e94:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	f103 0208 	add.w	r2, r3, #8
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	f103 0208 	add.w	r2, r3, #8
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	2200      	movs	r2, #0
 8001eae:	601a      	str	r2, [r3, #0]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
}
 8001eb0:	bf00      	nop
 8001eb2:	370c      	adds	r7, #12
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eba:	4770      	bx	lr

08001ebc <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8001ebc:	b480      	push	{r7}
 8001ebe:	b083      	sub	sp, #12
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	611a      	str	r2, [r3, #16]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
}
 8001eca:	bf00      	nop
 8001ecc:	370c      	adds	r7, #12
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed4:	4770      	bx	lr

08001ed6 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8001ed6:	b480      	push	{r7}
 8001ed8:	b085      	sub	sp, #20
 8001eda:	af00      	add	r7, sp, #0
 8001edc:	6078      	str	r0, [r7, #4]
 8001ede:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8001ee6:	68bb      	ldr	r3, [r7, #8]
 8001ee8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001eec:	d103      	bne.n	8001ef6 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	691b      	ldr	r3, [r3, #16]
 8001ef2:	60fb      	str	r3, [r7, #12]
 8001ef4:	e00c      	b.n	8001f10 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	3308      	adds	r3, #8
 8001efa:	60fb      	str	r3, [r7, #12]
 8001efc:	e002      	b.n	8001f04 <vListInsert+0x2e>
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	685b      	ldr	r3, [r3, #4]
 8001f02:	60fb      	str	r3, [r7, #12]
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	685b      	ldr	r3, [r3, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	68ba      	ldr	r2, [r7, #8]
 8001f0c:	429a      	cmp	r2, r3
 8001f0e:	d2f6      	bcs.n	8001efe <vListInsert+0x28>
             * IF YOU FIND YOUR CODE STUCK HERE, SEE THE NOTE JUST ABOVE.
             */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	685a      	ldr	r2, [r3, #4]
 8001f14:	683b      	ldr	r3, [r7, #0]
 8001f16:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8001f18:	683b      	ldr	r3, [r7, #0]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	683a      	ldr	r2, [r7, #0]
 8001f1e:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8001f20:	683b      	ldr	r3, [r7, #0]
 8001f22:	68fa      	ldr	r2, [r7, #12]
 8001f24:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	683a      	ldr	r2, [r7, #0]
 8001f2a:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	687a      	ldr	r2, [r7, #4]
 8001f30:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	1c5a      	adds	r2, r3, #1
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
}
 8001f3c:	bf00      	nop
 8001f3e:	3714      	adds	r7, #20
 8001f40:	46bd      	mov	sp, r7
 8001f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f46:	4770      	bx	lr

08001f48 <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8001f48:	b480      	push	{r7}
 8001f4a:	b085      	sub	sp, #20
 8001f4c:	af00      	add	r7, sp, #0
 8001f4e:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	691b      	ldr	r3, [r3, #16]
 8001f54:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	685b      	ldr	r3, [r3, #4]
 8001f5a:	687a      	ldr	r2, [r7, #4]
 8001f5c:	6892      	ldr	r2, [r2, #8]
 8001f5e:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	689b      	ldr	r3, [r3, #8]
 8001f64:	687a      	ldr	r2, [r7, #4]
 8001f66:	6852      	ldr	r2, [r2, #4]
 8001f68:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	685b      	ldr	r3, [r3, #4]
 8001f6e:	687a      	ldr	r2, [r7, #4]
 8001f70:	429a      	cmp	r2, r3
 8001f72:	d103      	bne.n	8001f7c <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	689a      	ldr	r2, [r3, #8]
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2200      	movs	r2, #0
 8001f80:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	1e5a      	subs	r2, r3, #1
 8001f88:	68fb      	ldr	r3, [r7, #12]
 8001f8a:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );

    return pxList->uxNumberOfItems;
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	681b      	ldr	r3, [r3, #0]
}
 8001f90:	4618      	mov	r0, r3
 8001f92:	3714      	adds	r7, #20
 8001f94:	46bd      	mov	sp, r7
 8001f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9a:	4770      	bx	lr

08001f9c <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b08a      	sub	sp, #40	@ 0x28
 8001fa0:	af04      	add	r7, sp, #16
 8001fa2:	60f8      	str	r0, [r7, #12]
 8001fa4:	60b9      	str	r1, [r7, #8]
 8001fa6:	607a      	str	r2, [r7, #4]
 8001fa8:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = ( StackType_t * ) pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	009b      	lsls	r3, r3, #2
 8001fae:	4618      	mov	r0, r3
 8001fb0:	f7ff fdc0 	bl	8001b34 <pvPortMalloc>
 8001fb4:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 8001fb6:	693b      	ldr	r3, [r7, #16]
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d013      	beq.n	8001fe4 <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 8001fbc:	2054      	movs	r0, #84	@ 0x54
 8001fbe:	f7ff fdb9 	bl	8001b34 <pvPortMalloc>
 8001fc2:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 8001fc4:	697b      	ldr	r3, [r7, #20]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d008      	beq.n	8001fdc <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8001fca:	2254      	movs	r2, #84	@ 0x54
 8001fcc:	2100      	movs	r1, #0
 8001fce:	6978      	ldr	r0, [r7, #20]
 8001fd0:	f000 fdb0 	bl	8002b34 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8001fd4:	697b      	ldr	r3, [r7, #20]
 8001fd6:	693a      	ldr	r2, [r7, #16]
 8001fd8:	631a      	str	r2, [r3, #48]	@ 0x30
 8001fda:	e005      	b.n	8001fe8 <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8001fdc:	6938      	ldr	r0, [r7, #16]
 8001fde:	f7ff fe5b 	bl	8001c98 <vPortFree>
 8001fe2:	e001      	b.n	8001fe8 <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8001fe8:	697b      	ldr	r3, [r7, #20]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d00d      	beq.n	800200a <prvCreateTask+0x6e>
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8001fee:	2300      	movs	r3, #0
 8001ff0:	9303      	str	r3, [sp, #12]
 8001ff2:	697b      	ldr	r3, [r7, #20]
 8001ff4:	9302      	str	r3, [sp, #8]
 8001ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ff8:	9301      	str	r3, [sp, #4]
 8001ffa:	6a3b      	ldr	r3, [r7, #32]
 8001ffc:	9300      	str	r3, [sp, #0]
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	687a      	ldr	r2, [r7, #4]
 8002002:	68b9      	ldr	r1, [r7, #8]
 8002004:	68f8      	ldr	r0, [r7, #12]
 8002006:	f000 f828 	bl	800205a <prvInitialiseNewTask>
        }

        return pxNewTCB;
 800200a:	697b      	ldr	r3, [r7, #20]
    }
 800200c:	4618      	mov	r0, r3
 800200e:	3718      	adds	r7, #24
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}

08002014 <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8002014:	b580      	push	{r7, lr}
 8002016:	b088      	sub	sp, #32
 8002018:	af02      	add	r7, sp, #8
 800201a:	60f8      	str	r0, [r7, #12]
 800201c:	60b9      	str	r1, [r7, #8]
 800201e:	607a      	str	r2, [r7, #4]
 8002020:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 8002022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002024:	9301      	str	r3, [sp, #4]
 8002026:	6a3b      	ldr	r3, [r7, #32]
 8002028:	9300      	str	r3, [sp, #0]
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	687a      	ldr	r2, [r7, #4]
 800202e:	68b9      	ldr	r1, [r7, #8]
 8002030:	68f8      	ldr	r0, [r7, #12]
 8002032:	f7ff ffb3 	bl	8001f9c <prvCreateTask>
 8002036:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 8002038:	693b      	ldr	r3, [r7, #16]
 800203a:	2b00      	cmp	r3, #0
 800203c:	d005      	beq.n	800204a <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 800203e:	6938      	ldr	r0, [r7, #16]
 8002040:	f000 f87c 	bl	800213c <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8002044:	2301      	movs	r3, #1
 8002046:	617b      	str	r3, [r7, #20]
 8002048:	e002      	b.n	8002050 <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800204a:	f04f 33ff 	mov.w	r3, #4294967295
 800204e:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );

        return xReturn;
 8002050:	697b      	ldr	r3, [r7, #20]
    }
 8002052:	4618      	mov	r0, r3
 8002054:	3718      	adds	r7, #24
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}

0800205a <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 800205a:	b580      	push	{r7, lr}
 800205c:	b086      	sub	sp, #24
 800205e:	af00      	add	r7, sp, #0
 8002060:	60f8      	str	r0, [r7, #12]
 8002062:	60b9      	str	r1, [r7, #8]
 8002064:	607a      	str	r2, [r7, #4]
 8002066:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 8002068:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800206a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	009b      	lsls	r3, r3, #2
 8002070:	461a      	mov	r2, r3
 8002072:	21a5      	movs	r1, #165	@ 0xa5
 8002074:	f000 fd5e 	bl	8002b34 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 8002078:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800207a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8002082:	3b01      	subs	r3, #1
 8002084:	009b      	lsls	r3, r3, #2
 8002086:	4413      	add	r3, r2
 8002088:	613b      	str	r3, [r7, #16]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 800208a:	693b      	ldr	r3, [r7, #16]
 800208c:	f023 0307 	bic.w	r3, r3, #7
 8002090:	613b      	str	r3, [r7, #16]
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8002092:	68bb      	ldr	r3, [r7, #8]
 8002094:	2b00      	cmp	r3, #0
 8002096:	d01e      	beq.n	80020d6 <prvInitialiseNewTask+0x7c>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002098:	2300      	movs	r3, #0
 800209a:	617b      	str	r3, [r7, #20]
 800209c:	e012      	b.n	80020c4 <prvInitialiseNewTask+0x6a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800209e:	68ba      	ldr	r2, [r7, #8]
 80020a0:	697b      	ldr	r3, [r7, #20]
 80020a2:	4413      	add	r3, r2
 80020a4:	7819      	ldrb	r1, [r3, #0]
 80020a6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80020a8:	697b      	ldr	r3, [r7, #20]
 80020aa:	4413      	add	r3, r2
 80020ac:	3334      	adds	r3, #52	@ 0x34
 80020ae:	460a      	mov	r2, r1
 80020b0:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 80020b2:	68ba      	ldr	r2, [r7, #8]
 80020b4:	697b      	ldr	r3, [r7, #20]
 80020b6:	4413      	add	r3, r2
 80020b8:	781b      	ldrb	r3, [r3, #0]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d006      	beq.n	80020cc <prvInitialiseNewTask+0x72>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80020be:	697b      	ldr	r3, [r7, #20]
 80020c0:	3301      	adds	r3, #1
 80020c2:	617b      	str	r3, [r7, #20]
 80020c4:	697b      	ldr	r3, [r7, #20]
 80020c6:	2b0f      	cmp	r3, #15
 80020c8:	d9e9      	bls.n	800209e <prvInitialiseNewTask+0x44>
 80020ca:	e000      	b.n	80020ce <prvInitialiseNewTask+0x74>
            {
                break;
 80020cc:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 80020ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020d0:	2200      	movs	r2, #0
 80020d2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80020d6:	6a3b      	ldr	r3, [r7, #32]
 80020d8:	2b04      	cmp	r3, #4
 80020da:	d901      	bls.n	80020e0 <prvInitialiseNewTask+0x86>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80020dc:	2304      	movs	r3, #4
 80020de:	623b      	str	r3, [r7, #32]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 80020e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020e2:	6a3a      	ldr	r2, [r7, #32]
 80020e4:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 80020e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020e8:	6a3a      	ldr	r2, [r7, #32]
 80020ea:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80020ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020ee:	3304      	adds	r3, #4
 80020f0:	4618      	mov	r0, r3
 80020f2:	f7ff fee3 	bl	8001ebc <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80020f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80020f8:	3318      	adds	r3, #24
 80020fa:	4618      	mov	r0, r3
 80020fc:	f7ff fede 	bl	8001ebc <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002100:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002102:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002104:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 8002106:	6a3b      	ldr	r3, [r7, #32]
 8002108:	f1c3 0205 	rsb	r2, r3, #5
 800210c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800210e:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002110:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002112:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002114:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002116:	683a      	ldr	r2, [r7, #0]
 8002118:	68f9      	ldr	r1, [r7, #12]
 800211a:	6938      	ldr	r0, [r7, #16]
 800211c:	f7ff fbac 	bl	8001878 <pxPortInitialiseStack>
 8002120:	4602      	mov	r2, r0
 8002122:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002124:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 8002126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002128:	2b00      	cmp	r3, #0
 800212a:	d002      	beq.n	8002132 <prvInitialiseNewTask+0xd8>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800212c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800212e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002130:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002132:	bf00      	nop
 8002134:	3718      	adds	r7, #24
 8002136:	46bd      	mov	sp, r7
 8002138:	bd80      	pop	{r7, pc}
	...

0800213c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 800213c:	b580      	push	{r7, lr}
 800213e:	b084      	sub	sp, #16
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 8002144:	f7ff fc46 	bl	80019d4 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 8002148:	4b3f      	ldr	r3, [pc, #252]	@ (8002248 <prvAddNewTaskToReadyList+0x10c>)
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	3301      	adds	r3, #1
 800214e:	4a3e      	ldr	r2, [pc, #248]	@ (8002248 <prvAddNewTaskToReadyList+0x10c>)
 8002150:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 8002152:	4b3e      	ldr	r3, [pc, #248]	@ (800224c <prvAddNewTaskToReadyList+0x110>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d109      	bne.n	800216e <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 800215a:	4a3c      	ldr	r2, [pc, #240]	@ (800224c <prvAddNewTaskToReadyList+0x110>)
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002160:	4b39      	ldr	r3, [pc, #228]	@ (8002248 <prvAddNewTaskToReadyList+0x10c>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	2b01      	cmp	r3, #1
 8002166:	d110      	bne.n	800218a <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 8002168:	f000 fbc8 	bl	80028fc <prvInitialiseTaskLists>
 800216c:	e00d      	b.n	800218a <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 800216e:	4b38      	ldr	r3, [pc, #224]	@ (8002250 <prvAddNewTaskToReadyList+0x114>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	2b00      	cmp	r3, #0
 8002174:	d109      	bne.n	800218a <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002176:	4b35      	ldr	r3, [pc, #212]	@ (800224c <prvAddNewTaskToReadyList+0x110>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002180:	429a      	cmp	r2, r3
 8002182:	d802      	bhi.n	800218a <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 8002184:	4a31      	ldr	r2, [pc, #196]	@ (800224c <prvAddNewTaskToReadyList+0x110>)
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 800218a:	4b32      	ldr	r3, [pc, #200]	@ (8002254 <prvAddNewTaskToReadyList+0x118>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	3301      	adds	r3, #1
 8002190:	4a30      	ldr	r2, [pc, #192]	@ (8002254 <prvAddNewTaskToReadyList+0x118>)
 8002192:	6013      	str	r3, [r2, #0]
                pxNewTCB->uxTCBNumber = uxTaskNumber;
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );

            prvAddTaskToReadyList( pxNewTCB );
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002198:	2201      	movs	r2, #1
 800219a:	409a      	lsls	r2, r3
 800219c:	4b2e      	ldr	r3, [pc, #184]	@ (8002258 <prvAddNewTaskToReadyList+0x11c>)
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4313      	orrs	r3, r2
 80021a2:	4a2d      	ldr	r2, [pc, #180]	@ (8002258 <prvAddNewTaskToReadyList+0x11c>)
 80021a4:	6013      	str	r3, [r2, #0]
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80021aa:	492c      	ldr	r1, [pc, #176]	@ (800225c <prvAddNewTaskToReadyList+0x120>)
 80021ac:	4613      	mov	r3, r2
 80021ae:	009b      	lsls	r3, r3, #2
 80021b0:	4413      	add	r3, r2
 80021b2:	009b      	lsls	r3, r3, #2
 80021b4:	440b      	add	r3, r1
 80021b6:	3304      	adds	r3, #4
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	60fb      	str	r3, [r7, #12]
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	68fa      	ldr	r2, [r7, #12]
 80021c0:	609a      	str	r2, [r3, #8]
 80021c2:	68fb      	ldr	r3, [r7, #12]
 80021c4:	689a      	ldr	r2, [r3, #8]
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	60da      	str	r2, [r3, #12]
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	689b      	ldr	r3, [r3, #8]
 80021ce:	687a      	ldr	r2, [r7, #4]
 80021d0:	3204      	adds	r2, #4
 80021d2:	605a      	str	r2, [r3, #4]
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	1d1a      	adds	r2, r3, #4
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	609a      	str	r2, [r3, #8]
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80021e0:	4613      	mov	r3, r2
 80021e2:	009b      	lsls	r3, r3, #2
 80021e4:	4413      	add	r3, r2
 80021e6:	009b      	lsls	r3, r3, #2
 80021e8:	4a1c      	ldr	r2, [pc, #112]	@ (800225c <prvAddNewTaskToReadyList+0x120>)
 80021ea:	441a      	add	r2, r3
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	615a      	str	r2, [r3, #20]
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80021f4:	4919      	ldr	r1, [pc, #100]	@ (800225c <prvAddNewTaskToReadyList+0x120>)
 80021f6:	4613      	mov	r3, r2
 80021f8:	009b      	lsls	r3, r3, #2
 80021fa:	4413      	add	r3, r2
 80021fc:	009b      	lsls	r3, r3, #2
 80021fe:	440b      	add	r3, r1
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	687a      	ldr	r2, [r7, #4]
 8002204:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002206:	1c59      	adds	r1, r3, #1
 8002208:	4814      	ldr	r0, [pc, #80]	@ (800225c <prvAddNewTaskToReadyList+0x120>)
 800220a:	4613      	mov	r3, r2
 800220c:	009b      	lsls	r3, r3, #2
 800220e:	4413      	add	r3, r2
 8002210:	009b      	lsls	r3, r3, #2
 8002212:	4403      	add	r3, r0
 8002214:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 8002216:	f7ff fbf7 	bl	8001a08 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 800221a:	4b0d      	ldr	r3, [pc, #52]	@ (8002250 <prvAddNewTaskToReadyList+0x114>)
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	2b00      	cmp	r3, #0
 8002220:	d00e      	beq.n	8002240 <prvAddNewTaskToReadyList+0x104>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 8002222:	4b0a      	ldr	r3, [pc, #40]	@ (800224c <prvAddNewTaskToReadyList+0x110>)
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800222c:	429a      	cmp	r2, r3
 800222e:	d207      	bcs.n	8002240 <prvAddNewTaskToReadyList+0x104>
 8002230:	4b0b      	ldr	r3, [pc, #44]	@ (8002260 <prvAddNewTaskToReadyList+0x124>)
 8002232:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002236:	601a      	str	r2, [r3, #0]
 8002238:	f3bf 8f4f 	dsb	sy
 800223c:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8002240:	bf00      	nop
 8002242:	3710      	adds	r7, #16
 8002244:	46bd      	mov	sp, r7
 8002246:	bd80      	pop	{r7, pc}
 8002248:	20003d30 	.word	0x20003d30
 800224c:	20003c58 	.word	0x20003c58
 8002250:	20003d3c 	.word	0x20003d3c
 8002254:	20003d4c 	.word	0x20003d4c
 8002258:	20003d38 	.word	0x20003d38
 800225c:	20003c5c 	.word	0x20003c5c
 8002260:	e000ed04 	.word	0xe000ed04

08002264 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8002264:	b580      	push	{r7, lr}
 8002266:	b084      	sub	sp, #16
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 800226c:	2300      	movs	r3, #0
 800226e:	60fb      	str	r3, [r7, #12]

        traceENTER_vTaskDelay( xTicksToDelay );

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	2b00      	cmp	r3, #0
 8002274:	d008      	beq.n	8002288 <vTaskDelay+0x24>
        {
            vTaskSuspendAll();
 8002276:	f000 f89d 	bl	80023b4 <vTaskSuspendAll>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800227a:	2100      	movs	r1, #0
 800227c:	6878      	ldr	r0, [r7, #4]
 800227e:	f000 fbd7 	bl	8002a30 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8002282:	f000 f8a5 	bl	80023d0 <xTaskResumeAll>
 8002286:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	2b00      	cmp	r3, #0
 800228c:	d107      	bne.n	800229e <vTaskDelay+0x3a>
        {
            taskYIELD_WITHIN_API();
 800228e:	4b06      	ldr	r3, [pc, #24]	@ (80022a8 <vTaskDelay+0x44>)
 8002290:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002294:	601a      	str	r2, [r3, #0]
 8002296:	f3bf 8f4f 	dsb	sy
 800229a:	f3bf 8f6f 	isb	sy
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskDelay();
    }
 800229e:	bf00      	nop
 80022a0:	3710      	adds	r7, #16
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	e000ed04 	.word	0xe000ed04

080022ac <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b08a      	sub	sp, #40	@ 0x28
 80022b0:	af02      	add	r7, sp, #8
    BaseType_t xReturn = pdPASS;
 80022b2:	2301      	movs	r3, #1
 80022b4:	61fb      	str	r3, [r7, #28]
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ] = { 0 };
 80022b6:	2300      	movs	r3, #0
 80022b8:	603b      	str	r3, [r7, #0]
 80022ba:	1d3b      	adds	r3, r7, #4
 80022bc:	2200      	movs	r2, #0
 80022be:	601a      	str	r2, [r3, #0]
 80022c0:	605a      	str	r2, [r3, #4]
 80022c2:	609a      	str	r2, [r3, #8]
    TaskFunction_t pxIdleTaskFunction = NULL;
 80022c4:	2300      	movs	r3, #0
 80022c6:	613b      	str	r3, [r7, #16]
    UBaseType_t xIdleTaskNameIndex;

    /* MISRA Ref 14.3.1 [Configuration dependent invariant] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-143. */
    /* coverity[misra_c_2012_rule_14_3_violation] */
    for( xIdleTaskNameIndex = 0U; xIdleTaskNameIndex < ( configMAX_TASK_NAME_LEN - taskRESERVED_TASK_NAME_LENGTH ); xIdleTaskNameIndex++ )
 80022c8:	2300      	movs	r3, #0
 80022ca:	617b      	str	r3, [r7, #20]
 80022cc:	e011      	b.n	80022f2 <prvCreateIdleTasks+0x46>
    {
        /* MISRA Ref 18.1.1 [Configuration dependent bounds checking] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-181. */
        /* coverity[misra_c_2012_rule_18_1_violation] */
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 80022ce:	4a1f      	ldr	r2, [pc, #124]	@ (800234c <prvCreateIdleTasks+0xa0>)
 80022d0:	697b      	ldr	r3, [r7, #20]
 80022d2:	4413      	add	r3, r2
 80022d4:	7819      	ldrb	r1, [r3, #0]
 80022d6:	463a      	mov	r2, r7
 80022d8:	697b      	ldr	r3, [r7, #20]
 80022da:	4413      	add	r3, r2
 80022dc:	460a      	mov	r2, r1
 80022de:	701a      	strb	r2, [r3, #0]

        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 80022e0:	463a      	mov	r2, r7
 80022e2:	697b      	ldr	r3, [r7, #20]
 80022e4:	4413      	add	r3, r2
 80022e6:	781b      	ldrb	r3, [r3, #0]
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d006      	beq.n	80022fa <prvCreateIdleTasks+0x4e>
    for( xIdleTaskNameIndex = 0U; xIdleTaskNameIndex < ( configMAX_TASK_NAME_LEN - taskRESERVED_TASK_NAME_LENGTH ); xIdleTaskNameIndex++ )
 80022ec:	697b      	ldr	r3, [r7, #20]
 80022ee:	3301      	adds	r3, #1
 80022f0:	617b      	str	r3, [r7, #20]
 80022f2:	697b      	ldr	r3, [r7, #20]
 80022f4:	2b0e      	cmp	r3, #14
 80022f6:	d9ea      	bls.n	80022ce <prvCreateIdleTasks+0x22>
 80022f8:	e000      	b.n	80022fc <prvCreateIdleTasks+0x50>
        {
            break;
 80022fa:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Ensure null termination. */
    cIdleName[ xIdleTaskNameIndex ] = '\0';
 80022fc:	463a      	mov	r2, r7
 80022fe:	697b      	ldr	r3, [r7, #20]
 8002300:	4413      	add	r3, r2
 8002302:	2200      	movs	r2, #0
 8002304:	701a      	strb	r2, [r3, #0]

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8002306:	2300      	movs	r3, #0
 8002308:	61bb      	str	r3, [r7, #24]
 800230a:	e015      	b.n	8002338 <prvCreateIdleTasks+0x8c>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = &prvIdleTask;
 800230c:	4b10      	ldr	r3, [pc, #64]	@ (8002350 <prvCreateIdleTasks+0xa4>)
 800230e:	613b      	str	r3, [r7, #16]
            }
        }
        #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( pxIdleTaskFunction,
 8002310:	69bb      	ldr	r3, [r7, #24]
 8002312:	009b      	lsls	r3, r3, #2
 8002314:	4a0f      	ldr	r2, [pc, #60]	@ (8002354 <prvCreateIdleTasks+0xa8>)
 8002316:	4413      	add	r3, r2
 8002318:	4639      	mov	r1, r7
 800231a:	9301      	str	r3, [sp, #4]
 800231c:	2300      	movs	r3, #0
 800231e:	9300      	str	r3, [sp, #0]
 8002320:	2300      	movs	r3, #0
 8002322:	2280      	movs	r2, #128	@ 0x80
 8002324:	6938      	ldr	r0, [r7, #16]
 8002326:	f7ff fe75 	bl	8002014 <xTaskCreate>
 800232a:	61f8      	str	r0, [r7, #28]
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn != pdPASS )
 800232c:	69fb      	ldr	r3, [r7, #28]
 800232e:	2b01      	cmp	r3, #1
 8002330:	d106      	bne.n	8002340 <prvCreateIdleTasks+0x94>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8002332:	69bb      	ldr	r3, [r7, #24]
 8002334:	3301      	adds	r3, #1
 8002336:	61bb      	str	r3, [r7, #24]
 8002338:	69bb      	ldr	r3, [r7, #24]
 800233a:	2b00      	cmp	r3, #0
 800233c:	dde6      	ble.n	800230c <prvCreateIdleTasks+0x60>
 800233e:	e000      	b.n	8002342 <prvCreateIdleTasks+0x96>
        {
            break;
 8002340:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 8002342:	69fb      	ldr	r3, [r7, #28]
}
 8002344:	4618      	mov	r0, r3
 8002346:	3720      	adds	r7, #32
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}
 800234c:	08002bb0 	.word	0x08002bb0
 8002350:	080028cd 	.word	0x080028cd
 8002354:	20003d54 	.word	0x20003d54

08002358 <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b082      	sub	sp, #8
 800235c:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 800235e:	f7ff ffa5 	bl	80022ac <prvCreateIdleTasks>
 8002362:	6078      	str	r0, [r7, #4]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	2b01      	cmp	r3, #1
 8002368:	d115      	bne.n	8002396 <vTaskStartScheduler+0x3e>
    __asm volatile
 800236a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800236e:	f383 8811 	msr	BASEPRI, r3
 8002372:	f3bf 8f6f 	isb	sy
 8002376:	f3bf 8f4f 	dsb	sy
 800237a:	603b      	str	r3, [r7, #0]
}
 800237c:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 800237e:	4b09      	ldr	r3, [pc, #36]	@ (80023a4 <vTaskStartScheduler+0x4c>)
 8002380:	f04f 32ff 	mov.w	r2, #4294967295
 8002384:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8002386:	4b08      	ldr	r3, [pc, #32]	@ (80023a8 <vTaskStartScheduler+0x50>)
 8002388:	2201      	movs	r2, #1
 800238a:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800238c:	4b07      	ldr	r3, [pc, #28]	@ (80023ac <vTaskStartScheduler+0x54>)
 800238e:	2200      	movs	r2, #0
 8002390:	601a      	str	r2, [r3, #0]
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 8002392:	f7ff fae7 	bl	8001964 <xPortStartScheduler>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8002396:	4b06      	ldr	r3, [pc, #24]	@ (80023b0 <vTaskStartScheduler+0x58>)
 8002398:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
}
 800239a:	bf00      	nop
 800239c:	3708      	adds	r7, #8
 800239e:	46bd      	mov	sp, r7
 80023a0:	bd80      	pop	{r7, pc}
 80023a2:	bf00      	nop
 80023a4:	20003d50 	.word	0x20003d50
 80023a8:	20003d3c 	.word	0x20003d3c
 80023ac:	20003d34 	.word	0x20003d34
 80023b0:	20000014 	.word	0x20000014

080023b4 <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80023b4:	b480      	push	{r7}
 80023b6:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 80023b8:	4b04      	ldr	r3, [pc, #16]	@ (80023cc <vTaskSuspendAll+0x18>)
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	3301      	adds	r3, #1
 80023be:	4a03      	ldr	r2, [pc, #12]	@ (80023cc <vTaskSuspendAll+0x18>)
 80023c0:	6013      	str	r3, [r2, #0]
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
}
 80023c2:	bf00      	nop
 80023c4:	46bd      	mov	sp, r7
 80023c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ca:	4770      	bx	lr
 80023cc:	20003d58 	.word	0x20003d58

080023d0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b088      	sub	sp, #32
 80023d4:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 80023d6:	2300      	movs	r3, #0
 80023d8:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 80023da:	2300      	movs	r3, #0
 80023dc:	61bb      	str	r3, [r7, #24]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 80023de:	f7ff faf9 	bl	80019d4 <vPortEnterCritical>
        {
            const BaseType_t xCoreID = ( BaseType_t ) portGET_CORE_ID();
 80023e2:	2300      	movs	r3, #0
 80023e4:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 80023e6:	4b6d      	ldr	r3, [pc, #436]	@ (800259c <xTaskResumeAll+0x1cc>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	3b01      	subs	r3, #1
 80023ec:	4a6b      	ldr	r2, [pc, #428]	@ (800259c <xTaskResumeAll+0x1cc>)
 80023ee:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK( xCoreID );

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80023f0:	4b6a      	ldr	r3, [pc, #424]	@ (800259c <xTaskResumeAll+0x1cc>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	f040 80ca 	bne.w	800258e <xTaskResumeAll+0x1be>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80023fa:	4b69      	ldr	r3, [pc, #420]	@ (80025a0 <xTaskResumeAll+0x1d0>)
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	f000 80c5 	beq.w	800258e <xTaskResumeAll+0x1be>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002404:	e08e      	b.n	8002524 <xTaskResumeAll+0x154>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8002406:	4b67      	ldr	r3, [pc, #412]	@ (80025a4 <xTaskResumeAll+0x1d4>)
 8002408:	68db      	ldr	r3, [r3, #12]
 800240a:	68db      	ldr	r3, [r3, #12]
 800240c:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800240e:	69fb      	ldr	r3, [r7, #28]
 8002410:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002412:	60fb      	str	r3, [r7, #12]
 8002414:	69fb      	ldr	r3, [r7, #28]
 8002416:	69db      	ldr	r3, [r3, #28]
 8002418:	69fa      	ldr	r2, [r7, #28]
 800241a:	6a12      	ldr	r2, [r2, #32]
 800241c:	609a      	str	r2, [r3, #8]
 800241e:	69fb      	ldr	r3, [r7, #28]
 8002420:	6a1b      	ldr	r3, [r3, #32]
 8002422:	69fa      	ldr	r2, [r7, #28]
 8002424:	69d2      	ldr	r2, [r2, #28]
 8002426:	605a      	str	r2, [r3, #4]
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	685a      	ldr	r2, [r3, #4]
 800242c:	69fb      	ldr	r3, [r7, #28]
 800242e:	3318      	adds	r3, #24
 8002430:	429a      	cmp	r2, r3
 8002432:	d103      	bne.n	800243c <xTaskResumeAll+0x6c>
 8002434:	69fb      	ldr	r3, [r7, #28]
 8002436:	6a1a      	ldr	r2, [r3, #32]
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	605a      	str	r2, [r3, #4]
 800243c:	69fb      	ldr	r3, [r7, #28]
 800243e:	2200      	movs	r2, #0
 8002440:	629a      	str	r2, [r3, #40]	@ 0x28
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	1e5a      	subs	r2, r3, #1
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800244c:	69fb      	ldr	r3, [r7, #28]
 800244e:	695b      	ldr	r3, [r3, #20]
 8002450:	60bb      	str	r3, [r7, #8]
 8002452:	69fb      	ldr	r3, [r7, #28]
 8002454:	689b      	ldr	r3, [r3, #8]
 8002456:	69fa      	ldr	r2, [r7, #28]
 8002458:	68d2      	ldr	r2, [r2, #12]
 800245a:	609a      	str	r2, [r3, #8]
 800245c:	69fb      	ldr	r3, [r7, #28]
 800245e:	68db      	ldr	r3, [r3, #12]
 8002460:	69fa      	ldr	r2, [r7, #28]
 8002462:	6892      	ldr	r2, [r2, #8]
 8002464:	605a      	str	r2, [r3, #4]
 8002466:	68bb      	ldr	r3, [r7, #8]
 8002468:	685a      	ldr	r2, [r3, #4]
 800246a:	69fb      	ldr	r3, [r7, #28]
 800246c:	3304      	adds	r3, #4
 800246e:	429a      	cmp	r2, r3
 8002470:	d103      	bne.n	800247a <xTaskResumeAll+0xaa>
 8002472:	69fb      	ldr	r3, [r7, #28]
 8002474:	68da      	ldr	r2, [r3, #12]
 8002476:	68bb      	ldr	r3, [r7, #8]
 8002478:	605a      	str	r2, [r3, #4]
 800247a:	69fb      	ldr	r3, [r7, #28]
 800247c:	2200      	movs	r2, #0
 800247e:	615a      	str	r2, [r3, #20]
 8002480:	68bb      	ldr	r3, [r7, #8]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	1e5a      	subs	r2, r3, #1
 8002486:	68bb      	ldr	r3, [r7, #8]
 8002488:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 800248a:	69fb      	ldr	r3, [r7, #28]
 800248c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800248e:	2201      	movs	r2, #1
 8002490:	409a      	lsls	r2, r3
 8002492:	4b45      	ldr	r3, [pc, #276]	@ (80025a8 <xTaskResumeAll+0x1d8>)
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	4313      	orrs	r3, r2
 8002498:	4a43      	ldr	r2, [pc, #268]	@ (80025a8 <xTaskResumeAll+0x1d8>)
 800249a:	6013      	str	r3, [r2, #0]
 800249c:	69fb      	ldr	r3, [r7, #28]
 800249e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80024a0:	4942      	ldr	r1, [pc, #264]	@ (80025ac <xTaskResumeAll+0x1dc>)
 80024a2:	4613      	mov	r3, r2
 80024a4:	009b      	lsls	r3, r3, #2
 80024a6:	4413      	add	r3, r2
 80024a8:	009b      	lsls	r3, r3, #2
 80024aa:	440b      	add	r3, r1
 80024ac:	3304      	adds	r3, #4
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	607b      	str	r3, [r7, #4]
 80024b2:	69fb      	ldr	r3, [r7, #28]
 80024b4:	687a      	ldr	r2, [r7, #4]
 80024b6:	609a      	str	r2, [r3, #8]
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	689a      	ldr	r2, [r3, #8]
 80024bc:	69fb      	ldr	r3, [r7, #28]
 80024be:	60da      	str	r2, [r3, #12]
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	689b      	ldr	r3, [r3, #8]
 80024c4:	69fa      	ldr	r2, [r7, #28]
 80024c6:	3204      	adds	r2, #4
 80024c8:	605a      	str	r2, [r3, #4]
 80024ca:	69fb      	ldr	r3, [r7, #28]
 80024cc:	1d1a      	adds	r2, r3, #4
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	609a      	str	r2, [r3, #8]
 80024d2:	69fb      	ldr	r3, [r7, #28]
 80024d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80024d6:	4613      	mov	r3, r2
 80024d8:	009b      	lsls	r3, r3, #2
 80024da:	4413      	add	r3, r2
 80024dc:	009b      	lsls	r3, r3, #2
 80024de:	4a33      	ldr	r2, [pc, #204]	@ (80025ac <xTaskResumeAll+0x1dc>)
 80024e0:	441a      	add	r2, r3
 80024e2:	69fb      	ldr	r3, [r7, #28]
 80024e4:	615a      	str	r2, [r3, #20]
 80024e6:	69fb      	ldr	r3, [r7, #28]
 80024e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80024ea:	4930      	ldr	r1, [pc, #192]	@ (80025ac <xTaskResumeAll+0x1dc>)
 80024ec:	4613      	mov	r3, r2
 80024ee:	009b      	lsls	r3, r3, #2
 80024f0:	4413      	add	r3, r2
 80024f2:	009b      	lsls	r3, r3, #2
 80024f4:	440b      	add	r3, r1
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	69fa      	ldr	r2, [r7, #28]
 80024fa:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80024fc:	1c59      	adds	r1, r3, #1
 80024fe:	482b      	ldr	r0, [pc, #172]	@ (80025ac <xTaskResumeAll+0x1dc>)
 8002500:	4613      	mov	r3, r2
 8002502:	009b      	lsls	r3, r3, #2
 8002504:	4413      	add	r3, r2
 8002506:	009b      	lsls	r3, r3, #2
 8002508:	4403      	add	r3, r0
 800250a:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800250c:	69fb      	ldr	r3, [r7, #28]
 800250e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002510:	4b27      	ldr	r3, [pc, #156]	@ (80025b0 <xTaskResumeAll+0x1e0>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002516:	429a      	cmp	r2, r3
 8002518:	d904      	bls.n	8002524 <xTaskResumeAll+0x154>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 800251a:	4a26      	ldr	r2, [pc, #152]	@ (80025b4 <xTaskResumeAll+0x1e4>)
 800251c:	693b      	ldr	r3, [r7, #16]
 800251e:	2101      	movs	r1, #1
 8002520:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002524:	4b1f      	ldr	r3, [pc, #124]	@ (80025a4 <xTaskResumeAll+0x1d4>)
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	2b00      	cmp	r3, #0
 800252a:	f47f af6c 	bne.w	8002406 <xTaskResumeAll+0x36>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 800252e:	69fb      	ldr	r3, [r7, #28]
 8002530:	2b00      	cmp	r3, #0
 8002532:	d001      	beq.n	8002538 <xTaskResumeAll+0x168>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 8002534:	f000 fa60 	bl	80029f8 <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002538:	4b1f      	ldr	r3, [pc, #124]	@ (80025b8 <xTaskResumeAll+0x1e8>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 800253e:	697b      	ldr	r3, [r7, #20]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d012      	beq.n	800256a <xTaskResumeAll+0x19a>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 8002544:	f000 f83c 	bl	80025c0 <xTaskIncrementTick>
 8002548:	4603      	mov	r3, r0
 800254a:	2b00      	cmp	r3, #0
 800254c:	d004      	beq.n	8002558 <xTaskResumeAll+0x188>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 800254e:	4a19      	ldr	r2, [pc, #100]	@ (80025b4 <xTaskResumeAll+0x1e4>)
 8002550:	693b      	ldr	r3, [r7, #16]
 8002552:	2101      	movs	r1, #1
 8002554:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 8002558:	697b      	ldr	r3, [r7, #20]
 800255a:	3b01      	subs	r3, #1
 800255c:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 800255e:	697b      	ldr	r3, [r7, #20]
 8002560:	2b00      	cmp	r3, #0
 8002562:	d1ef      	bne.n	8002544 <xTaskResumeAll+0x174>

                            xPendedTicks = 0;
 8002564:	4b14      	ldr	r3, [pc, #80]	@ (80025b8 <xTaskResumeAll+0x1e8>)
 8002566:	2200      	movs	r2, #0
 8002568:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 800256a:	4a12      	ldr	r2, [pc, #72]	@ (80025b4 <xTaskResumeAll+0x1e4>)
 800256c:	693b      	ldr	r3, [r7, #16]
 800256e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002572:	2b00      	cmp	r3, #0
 8002574:	d00b      	beq.n	800258e <xTaskResumeAll+0x1be>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8002576:	2301      	movs	r3, #1
 8002578:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 800257a:	4b0d      	ldr	r3, [pc, #52]	@ (80025b0 <xTaskResumeAll+0x1e0>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4b0f      	ldr	r3, [pc, #60]	@ (80025bc <xTaskResumeAll+0x1ec>)
 8002580:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8002584:	601a      	str	r2, [r3, #0]
 8002586:	f3bf 8f4f 	dsb	sy
 800258a:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800258e:	f7ff fa3b 	bl	8001a08 <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );

    return xAlreadyYielded;
 8002592:	69bb      	ldr	r3, [r7, #24]
}
 8002594:	4618      	mov	r0, r3
 8002596:	3720      	adds	r7, #32
 8002598:	46bd      	mov	sp, r7
 800259a:	bd80      	pop	{r7, pc}
 800259c:	20003d58 	.word	0x20003d58
 80025a0:	20003d30 	.word	0x20003d30
 80025a4:	20003cf0 	.word	0x20003cf0
 80025a8:	20003d38 	.word	0x20003d38
 80025ac:	20003c5c 	.word	0x20003c5c
 80025b0:	20003c58 	.word	0x20003c58
 80025b4:	20003d44 	.word	0x20003d44
 80025b8:	20003d40 	.word	0x20003d40
 80025bc:	e000ed04 	.word	0xe000ed04

080025c0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b088      	sub	sp, #32
 80025c4:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80025c6:	2300      	movs	r3, #0
 80025c8:	61fb      	str	r3, [r7, #28]

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80025ca:	4b7a      	ldr	r3, [pc, #488]	@ (80027b4 <xTaskIncrementTick+0x1f4>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	f040 80e4 	bne.w	800279c <xTaskIncrementTick+0x1dc>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80025d4:	4b78      	ldr	r3, [pc, #480]	@ (80027b8 <xTaskIncrementTick+0x1f8>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	3301      	adds	r3, #1
 80025da:	61bb      	str	r3, [r7, #24]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80025dc:	4a76      	ldr	r2, [pc, #472]	@ (80027b8 <xTaskIncrementTick+0x1f8>)
 80025de:	69bb      	ldr	r3, [r7, #24]
 80025e0:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 80025e2:	69bb      	ldr	r3, [r7, #24]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d110      	bne.n	800260a <xTaskIncrementTick+0x4a>
        {
            taskSWITCH_DELAYED_LISTS();
 80025e8:	4b74      	ldr	r3, [pc, #464]	@ (80027bc <xTaskIncrementTick+0x1fc>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	617b      	str	r3, [r7, #20]
 80025ee:	4b74      	ldr	r3, [pc, #464]	@ (80027c0 <xTaskIncrementTick+0x200>)
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	4a72      	ldr	r2, [pc, #456]	@ (80027bc <xTaskIncrementTick+0x1fc>)
 80025f4:	6013      	str	r3, [r2, #0]
 80025f6:	4a72      	ldr	r2, [pc, #456]	@ (80027c0 <xTaskIncrementTick+0x200>)
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	6013      	str	r3, [r2, #0]
 80025fc:	4b71      	ldr	r3, [pc, #452]	@ (80027c4 <xTaskIncrementTick+0x204>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	3301      	adds	r3, #1
 8002602:	4a70      	ldr	r2, [pc, #448]	@ (80027c4 <xTaskIncrementTick+0x204>)
 8002604:	6013      	str	r3, [r2, #0]
 8002606:	f000 f9f7 	bl	80029f8 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 800260a:	4b6f      	ldr	r3, [pc, #444]	@ (80027c8 <xTaskIncrementTick+0x208>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	69ba      	ldr	r2, [r7, #24]
 8002610:	429a      	cmp	r2, r3
 8002612:	f0c0 80a8 	bcc.w	8002766 <xTaskIncrementTick+0x1a6>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002616:	4b69      	ldr	r3, [pc, #420]	@ (80027bc <xTaskIncrementTick+0x1fc>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d104      	bne.n	800262a <xTaskIncrementTick+0x6a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 8002620:	4b69      	ldr	r3, [pc, #420]	@ (80027c8 <xTaskIncrementTick+0x208>)
 8002622:	f04f 32ff 	mov.w	r2, #4294967295
 8002626:	601a      	str	r2, [r3, #0]
                    break;
 8002628:	e09d      	b.n	8002766 <xTaskIncrementTick+0x1a6>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800262a:	4b64      	ldr	r3, [pc, #400]	@ (80027bc <xTaskIncrementTick+0x1fc>)
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	68db      	ldr	r3, [r3, #12]
 8002630:	68db      	ldr	r3, [r3, #12]
 8002632:	613b      	str	r3, [r7, #16]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002634:	693b      	ldr	r3, [r7, #16]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	60fb      	str	r3, [r7, #12]

                    if( xConstTickCount < xItemValue )
 800263a:	69ba      	ldr	r2, [r7, #24]
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	429a      	cmp	r2, r3
 8002640:	d203      	bcs.n	800264a <xTaskIncrementTick+0x8a>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8002642:	4a61      	ldr	r2, [pc, #388]	@ (80027c8 <xTaskIncrementTick+0x208>)
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	6013      	str	r3, [r2, #0]
                        break;
 8002648:	e08d      	b.n	8002766 <xTaskIncrementTick+0x1a6>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800264a:	693b      	ldr	r3, [r7, #16]
 800264c:	695b      	ldr	r3, [r3, #20]
 800264e:	60bb      	str	r3, [r7, #8]
 8002650:	693b      	ldr	r3, [r7, #16]
 8002652:	689b      	ldr	r3, [r3, #8]
 8002654:	693a      	ldr	r2, [r7, #16]
 8002656:	68d2      	ldr	r2, [r2, #12]
 8002658:	609a      	str	r2, [r3, #8]
 800265a:	693b      	ldr	r3, [r7, #16]
 800265c:	68db      	ldr	r3, [r3, #12]
 800265e:	693a      	ldr	r2, [r7, #16]
 8002660:	6892      	ldr	r2, [r2, #8]
 8002662:	605a      	str	r2, [r3, #4]
 8002664:	68bb      	ldr	r3, [r7, #8]
 8002666:	685a      	ldr	r2, [r3, #4]
 8002668:	693b      	ldr	r3, [r7, #16]
 800266a:	3304      	adds	r3, #4
 800266c:	429a      	cmp	r2, r3
 800266e:	d103      	bne.n	8002678 <xTaskIncrementTick+0xb8>
 8002670:	693b      	ldr	r3, [r7, #16]
 8002672:	68da      	ldr	r2, [r3, #12]
 8002674:	68bb      	ldr	r3, [r7, #8]
 8002676:	605a      	str	r2, [r3, #4]
 8002678:	693b      	ldr	r3, [r7, #16]
 800267a:	2200      	movs	r2, #0
 800267c:	615a      	str	r2, [r3, #20]
 800267e:	68bb      	ldr	r3, [r7, #8]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	1e5a      	subs	r2, r3, #1
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002688:	693b      	ldr	r3, [r7, #16]
 800268a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800268c:	2b00      	cmp	r3, #0
 800268e:	d01e      	beq.n	80026ce <xTaskIncrementTick+0x10e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8002690:	693b      	ldr	r3, [r7, #16]
 8002692:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002694:	607b      	str	r3, [r7, #4]
 8002696:	693b      	ldr	r3, [r7, #16]
 8002698:	69db      	ldr	r3, [r3, #28]
 800269a:	693a      	ldr	r2, [r7, #16]
 800269c:	6a12      	ldr	r2, [r2, #32]
 800269e:	609a      	str	r2, [r3, #8]
 80026a0:	693b      	ldr	r3, [r7, #16]
 80026a2:	6a1b      	ldr	r3, [r3, #32]
 80026a4:	693a      	ldr	r2, [r7, #16]
 80026a6:	69d2      	ldr	r2, [r2, #28]
 80026a8:	605a      	str	r2, [r3, #4]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	685a      	ldr	r2, [r3, #4]
 80026ae:	693b      	ldr	r3, [r7, #16]
 80026b0:	3318      	adds	r3, #24
 80026b2:	429a      	cmp	r2, r3
 80026b4:	d103      	bne.n	80026be <xTaskIncrementTick+0xfe>
 80026b6:	693b      	ldr	r3, [r7, #16]
 80026b8:	6a1a      	ldr	r2, [r3, #32]
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	605a      	str	r2, [r3, #4]
 80026be:	693b      	ldr	r3, [r7, #16]
 80026c0:	2200      	movs	r2, #0
 80026c2:	629a      	str	r2, [r3, #40]	@ 0x28
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	1e5a      	subs	r2, r3, #1
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80026ce:	693b      	ldr	r3, [r7, #16]
 80026d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026d2:	2201      	movs	r2, #1
 80026d4:	409a      	lsls	r2, r3
 80026d6:	4b3d      	ldr	r3, [pc, #244]	@ (80027cc <xTaskIncrementTick+0x20c>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	4313      	orrs	r3, r2
 80026dc:	4a3b      	ldr	r2, [pc, #236]	@ (80027cc <xTaskIncrementTick+0x20c>)
 80026de:	6013      	str	r3, [r2, #0]
 80026e0:	693b      	ldr	r3, [r7, #16]
 80026e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80026e4:	493a      	ldr	r1, [pc, #232]	@ (80027d0 <xTaskIncrementTick+0x210>)
 80026e6:	4613      	mov	r3, r2
 80026e8:	009b      	lsls	r3, r3, #2
 80026ea:	4413      	add	r3, r2
 80026ec:	009b      	lsls	r3, r3, #2
 80026ee:	440b      	add	r3, r1
 80026f0:	3304      	adds	r3, #4
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	603b      	str	r3, [r7, #0]
 80026f6:	693b      	ldr	r3, [r7, #16]
 80026f8:	683a      	ldr	r2, [r7, #0]
 80026fa:	609a      	str	r2, [r3, #8]
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	689a      	ldr	r2, [r3, #8]
 8002700:	693b      	ldr	r3, [r7, #16]
 8002702:	60da      	str	r2, [r3, #12]
 8002704:	683b      	ldr	r3, [r7, #0]
 8002706:	689b      	ldr	r3, [r3, #8]
 8002708:	693a      	ldr	r2, [r7, #16]
 800270a:	3204      	adds	r2, #4
 800270c:	605a      	str	r2, [r3, #4]
 800270e:	693b      	ldr	r3, [r7, #16]
 8002710:	1d1a      	adds	r2, r3, #4
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	609a      	str	r2, [r3, #8]
 8002716:	693b      	ldr	r3, [r7, #16]
 8002718:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800271a:	4613      	mov	r3, r2
 800271c:	009b      	lsls	r3, r3, #2
 800271e:	4413      	add	r3, r2
 8002720:	009b      	lsls	r3, r3, #2
 8002722:	4a2b      	ldr	r2, [pc, #172]	@ (80027d0 <xTaskIncrementTick+0x210>)
 8002724:	441a      	add	r2, r3
 8002726:	693b      	ldr	r3, [r7, #16]
 8002728:	615a      	str	r2, [r3, #20]
 800272a:	693b      	ldr	r3, [r7, #16]
 800272c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800272e:	4928      	ldr	r1, [pc, #160]	@ (80027d0 <xTaskIncrementTick+0x210>)
 8002730:	4613      	mov	r3, r2
 8002732:	009b      	lsls	r3, r3, #2
 8002734:	4413      	add	r3, r2
 8002736:	009b      	lsls	r3, r3, #2
 8002738:	440b      	add	r3, r1
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	693a      	ldr	r2, [r7, #16]
 800273e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002740:	1c59      	adds	r1, r3, #1
 8002742:	4823      	ldr	r0, [pc, #140]	@ (80027d0 <xTaskIncrementTick+0x210>)
 8002744:	4613      	mov	r3, r2
 8002746:	009b      	lsls	r3, r3, #2
 8002748:	4413      	add	r3, r2
 800274a:	009b      	lsls	r3, r3, #2
 800274c:	4403      	add	r3, r0
 800274e:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8002750:	693b      	ldr	r3, [r7, #16]
 8002752:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002754:	4b1f      	ldr	r3, [pc, #124]	@ (80027d4 <xTaskIncrementTick+0x214>)
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800275a:	429a      	cmp	r2, r3
 800275c:	f67f af5b 	bls.w	8002616 <xTaskIncrementTick+0x56>
                            {
                                xSwitchRequired = pdTRUE;
 8002760:	2301      	movs	r3, #1
 8002762:	61fb      	str	r3, [r7, #28]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002764:	e757      	b.n	8002616 <xTaskIncrementTick+0x56>
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 8002766:	4b1b      	ldr	r3, [pc, #108]	@ (80027d4 <xTaskIncrementTick+0x214>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800276c:	4918      	ldr	r1, [pc, #96]	@ (80027d0 <xTaskIncrementTick+0x210>)
 800276e:	4613      	mov	r3, r2
 8002770:	009b      	lsls	r3, r3, #2
 8002772:	4413      	add	r3, r2
 8002774:	009b      	lsls	r3, r3, #2
 8002776:	440b      	add	r3, r1
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	2b01      	cmp	r3, #1
 800277c:	d901      	bls.n	8002782 <xTaskIncrementTick+0x1c2>
                {
                    xSwitchRequired = pdTRUE;
 800277e:	2301      	movs	r3, #1
 8002780:	61fb      	str	r3, [r7, #28]

        #if ( configUSE_TICK_HOOK == 1 )
        {
            /* Guard against the tick hook being called when the pended tick
             * count is being unwound (when the scheduler is being unlocked). */
            if( xPendedTicks == ( TickType_t ) 0 )
 8002782:	4b15      	ldr	r3, [pc, #84]	@ (80027d8 <xTaskIncrementTick+0x218>)
 8002784:	681b      	ldr	r3, [r3, #0]
 8002786:	2b00      	cmp	r3, #0
 8002788:	d101      	bne.n	800278e <xTaskIncrementTick+0x1ce>
            {
                vApplicationTickHook();
 800278a:	f7fd ff28 	bl	80005de <vApplicationTickHook>
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 800278e:	4b13      	ldr	r3, [pc, #76]	@ (80027dc <xTaskIncrementTick+0x21c>)
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	2b00      	cmp	r3, #0
 8002794:	d009      	beq.n	80027aa <xTaskIncrementTick+0x1ea>
                {
                    xSwitchRequired = pdTRUE;
 8002796:	2301      	movs	r3, #1
 8002798:	61fb      	str	r3, [r7, #28]
 800279a:	e006      	b.n	80027aa <xTaskIncrementTick+0x1ea>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 800279c:	4b0e      	ldr	r3, [pc, #56]	@ (80027d8 <xTaskIncrementTick+0x218>)
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	3301      	adds	r3, #1
 80027a2:	4a0d      	ldr	r2, [pc, #52]	@ (80027d8 <xTaskIncrementTick+0x218>)
 80027a4:	6013      	str	r3, [r2, #0]

        /* The tick hook gets called at regular intervals, even if the
         * scheduler is locked. */
        #if ( configUSE_TICK_HOOK == 1 )
        {
            vApplicationTickHook();
 80027a6:	f7fd ff1a 	bl	80005de <vApplicationTickHook>
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );

    return xSwitchRequired;
 80027aa:	69fb      	ldr	r3, [r7, #28]
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	3720      	adds	r7, #32
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bd80      	pop	{r7, pc}
 80027b4:	20003d58 	.word	0x20003d58
 80027b8:	20003d34 	.word	0x20003d34
 80027bc:	20003ce8 	.word	0x20003ce8
 80027c0:	20003cec 	.word	0x20003cec
 80027c4:	20003d48 	.word	0x20003d48
 80027c8:	20003d50 	.word	0x20003d50
 80027cc:	20003d38 	.word	0x20003d38
 80027d0:	20003c5c 	.word	0x20003c5c
 80027d4:	20003c58 	.word	0x20003c58
 80027d8:	20003d40 	.word	0x20003d40
 80027dc:	20003d44 	.word	0x20003d44

080027e0 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b088      	sub	sp, #32
 80027e4:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 80027e6:	4b34      	ldr	r3, [pc, #208]	@ (80028b8 <vTaskSwitchContext+0xd8>)
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d003      	beq.n	80027f6 <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 80027ee:	4b33      	ldr	r3, [pc, #204]	@ (80028bc <vTaskSwitchContext+0xdc>)
 80027f0:	2201      	movs	r2, #1
 80027f2:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 80027f4:	e05b      	b.n	80028ae <vTaskSwitchContext+0xce>
            xYieldPendings[ 0 ] = pdFALSE;
 80027f6:	4b31      	ldr	r3, [pc, #196]	@ (80028bc <vTaskSwitchContext+0xdc>)
 80027f8:	2200      	movs	r2, #0
 80027fa:	601a      	str	r2, [r3, #0]
            taskCHECK_FOR_STACK_OVERFLOW();
 80027fc:	4b30      	ldr	r3, [pc, #192]	@ (80028c0 <vTaskSwitchContext+0xe0>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002802:	61fb      	str	r3, [r7, #28]
 8002804:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8002808:	61bb      	str	r3, [r7, #24]
 800280a:	4b2d      	ldr	r3, [pc, #180]	@ (80028c0 <vTaskSwitchContext+0xe0>)
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	681a      	ldr	r2, [r3, #0]
 8002810:	4b2b      	ldr	r3, [pc, #172]	@ (80028c0 <vTaskSwitchContext+0xe0>)
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002816:	429a      	cmp	r2, r3
 8002818:	d916      	bls.n	8002848 <vTaskSwitchContext+0x68>
 800281a:	69fb      	ldr	r3, [r7, #28]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	69ba      	ldr	r2, [r7, #24]
 8002820:	429a      	cmp	r2, r3
 8002822:	d111      	bne.n	8002848 <vTaskSwitchContext+0x68>
 8002824:	69fb      	ldr	r3, [r7, #28]
 8002826:	3304      	adds	r3, #4
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	69ba      	ldr	r2, [r7, #24]
 800282c:	429a      	cmp	r2, r3
 800282e:	d10b      	bne.n	8002848 <vTaskSwitchContext+0x68>
 8002830:	69fb      	ldr	r3, [r7, #28]
 8002832:	3308      	adds	r3, #8
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	69ba      	ldr	r2, [r7, #24]
 8002838:	429a      	cmp	r2, r3
 800283a:	d105      	bne.n	8002848 <vTaskSwitchContext+0x68>
 800283c:	69fb      	ldr	r3, [r7, #28]
 800283e:	330c      	adds	r3, #12
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	69ba      	ldr	r2, [r7, #24]
 8002844:	429a      	cmp	r2, r3
 8002846:	d009      	beq.n	800285c <vTaskSwitchContext+0x7c>
 8002848:	4b1d      	ldr	r3, [pc, #116]	@ (80028c0 <vTaskSwitchContext+0xe0>)
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	3334      	adds	r3, #52	@ 0x34
 800284e:	617b      	str	r3, [r7, #20]
 8002850:	4b1b      	ldr	r3, [pc, #108]	@ (80028c0 <vTaskSwitchContext+0xe0>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	6979      	ldr	r1, [r7, #20]
 8002856:	4618      	mov	r0, r3
 8002858:	f7fd feba 	bl	80005d0 <vApplicationStackOverflowHook>
            taskSELECT_HIGHEST_PRIORITY_TASK();
 800285c:	4b19      	ldr	r3, [pc, #100]	@ (80028c4 <vTaskSwitchContext+0xe4>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	60bb      	str	r3, [r7, #8]
        __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8002862:	68bb      	ldr	r3, [r7, #8]
 8002864:	fab3 f383 	clz	r3, r3
 8002868:	71fb      	strb	r3, [r7, #7]
        return ucReturn;
 800286a:	79fb      	ldrb	r3, [r7, #7]
 800286c:	f1c3 031f 	rsb	r3, r3, #31
 8002870:	613b      	str	r3, [r7, #16]
 8002872:	693a      	ldr	r2, [r7, #16]
 8002874:	4613      	mov	r3, r2
 8002876:	009b      	lsls	r3, r3, #2
 8002878:	4413      	add	r3, r2
 800287a:	009b      	lsls	r3, r3, #2
 800287c:	4a12      	ldr	r2, [pc, #72]	@ (80028c8 <vTaskSwitchContext+0xe8>)
 800287e:	4413      	add	r3, r2
 8002880:	60fb      	str	r3, [r7, #12]
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	685a      	ldr	r2, [r3, #4]
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	605a      	str	r2, [r3, #4]
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	685a      	ldr	r2, [r3, #4]
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	3308      	adds	r3, #8
 8002894:	429a      	cmp	r2, r3
 8002896:	d103      	bne.n	80028a0 <vTaskSwitchContext+0xc0>
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	68da      	ldr	r2, [r3, #12]
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	605a      	str	r2, [r3, #4]
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	685b      	ldr	r3, [r3, #4]
 80028a4:	68db      	ldr	r3, [r3, #12]
 80028a6:	4a06      	ldr	r2, [pc, #24]	@ (80028c0 <vTaskSwitchContext+0xe0>)
 80028a8:	6013      	str	r3, [r2, #0]
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 80028aa:	4b05      	ldr	r3, [pc, #20]	@ (80028c0 <vTaskSwitchContext+0xe0>)
 80028ac:	681b      	ldr	r3, [r3, #0]
    }
 80028ae:	bf00      	nop
 80028b0:	3720      	adds	r7, #32
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}
 80028b6:	bf00      	nop
 80028b8:	20003d58 	.word	0x20003d58
 80028bc:	20003d44 	.word	0x20003d44
 80028c0:	20003c58 	.word	0x20003c58
 80028c4:	20003d38 	.word	0x20003d38
 80028c8:	20003c5c 	.word	0x20003c5c

080028cc <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b082      	sub	sp, #8
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80028d4:	f000 f852 	bl	800297c <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 80028d8:	4b06      	ldr	r3, [pc, #24]	@ (80028f4 <prvIdleTask+0x28>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	2b01      	cmp	r3, #1
 80028de:	d9f9      	bls.n	80028d4 <prvIdleTask+0x8>
            {
                taskYIELD();
 80028e0:	4b05      	ldr	r3, [pc, #20]	@ (80028f8 <prvIdleTask+0x2c>)
 80028e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80028e6:	601a      	str	r2, [r3, #0]
 80028e8:	f3bf 8f4f 	dsb	sy
 80028ec:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 80028f0:	e7f0      	b.n	80028d4 <prvIdleTask+0x8>
 80028f2:	bf00      	nop
 80028f4:	20003c5c 	.word	0x20003c5c
 80028f8:	e000ed04 	.word	0xe000ed04

080028fc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b082      	sub	sp, #8
 8002900:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002902:	2300      	movs	r3, #0
 8002904:	607b      	str	r3, [r7, #4]
 8002906:	e00c      	b.n	8002922 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002908:	687a      	ldr	r2, [r7, #4]
 800290a:	4613      	mov	r3, r2
 800290c:	009b      	lsls	r3, r3, #2
 800290e:	4413      	add	r3, r2
 8002910:	009b      	lsls	r3, r3, #2
 8002912:	4a12      	ldr	r2, [pc, #72]	@ (800295c <prvInitialiseTaskLists+0x60>)
 8002914:	4413      	add	r3, r2
 8002916:	4618      	mov	r0, r3
 8002918:	f7ff fab0 	bl	8001e7c <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	3301      	adds	r3, #1
 8002920:	607b      	str	r3, [r7, #4]
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2b04      	cmp	r3, #4
 8002926:	d9ef      	bls.n	8002908 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8002928:	480d      	ldr	r0, [pc, #52]	@ (8002960 <prvInitialiseTaskLists+0x64>)
 800292a:	f7ff faa7 	bl	8001e7c <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 800292e:	480d      	ldr	r0, [pc, #52]	@ (8002964 <prvInitialiseTaskLists+0x68>)
 8002930:	f7ff faa4 	bl	8001e7c <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8002934:	480c      	ldr	r0, [pc, #48]	@ (8002968 <prvInitialiseTaskLists+0x6c>)
 8002936:	f7ff faa1 	bl	8001e7c <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 800293a:	480c      	ldr	r0, [pc, #48]	@ (800296c <prvInitialiseTaskLists+0x70>)
 800293c:	f7ff fa9e 	bl	8001e7c <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 8002940:	480b      	ldr	r0, [pc, #44]	@ (8002970 <prvInitialiseTaskLists+0x74>)
 8002942:	f7ff fa9b 	bl	8001e7c <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 8002946:	4b0b      	ldr	r3, [pc, #44]	@ (8002974 <prvInitialiseTaskLists+0x78>)
 8002948:	4a05      	ldr	r2, [pc, #20]	@ (8002960 <prvInitialiseTaskLists+0x64>)
 800294a:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800294c:	4b0a      	ldr	r3, [pc, #40]	@ (8002978 <prvInitialiseTaskLists+0x7c>)
 800294e:	4a05      	ldr	r2, [pc, #20]	@ (8002964 <prvInitialiseTaskLists+0x68>)
 8002950:	601a      	str	r2, [r3, #0]
}
 8002952:	bf00      	nop
 8002954:	3708      	adds	r7, #8
 8002956:	46bd      	mov	sp, r7
 8002958:	bd80      	pop	{r7, pc}
 800295a:	bf00      	nop
 800295c:	20003c5c 	.word	0x20003c5c
 8002960:	20003cc0 	.word	0x20003cc0
 8002964:	20003cd4 	.word	0x20003cd4
 8002968:	20003cf0 	.word	0x20003cf0
 800296c:	20003d04 	.word	0x20003d04
 8002970:	20003d1c 	.word	0x20003d1c
 8002974:	20003ce8 	.word	0x20003ce8
 8002978:	20003cec 	.word	0x20003cec

0800297c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800297c:	b580      	push	{r7, lr}
 800297e:	b082      	sub	sp, #8
 8002980:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002982:	e019      	b.n	80029b8 <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 8002984:	f7ff f826 	bl	80019d4 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8002988:	4b10      	ldr	r3, [pc, #64]	@ (80029cc <prvCheckTasksWaitingTermination+0x50>)
 800298a:	68db      	ldr	r3, [r3, #12]
 800298c:	68db      	ldr	r3, [r3, #12]
 800298e:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	3304      	adds	r3, #4
 8002994:	4618      	mov	r0, r3
 8002996:	f7ff fad7 	bl	8001f48 <uxListRemove>
                        --uxCurrentNumberOfTasks;
 800299a:	4b0d      	ldr	r3, [pc, #52]	@ (80029d0 <prvCheckTasksWaitingTermination+0x54>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	3b01      	subs	r3, #1
 80029a0:	4a0b      	ldr	r2, [pc, #44]	@ (80029d0 <prvCheckTasksWaitingTermination+0x54>)
 80029a2:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 80029a4:	4b0b      	ldr	r3, [pc, #44]	@ (80029d4 <prvCheckTasksWaitingTermination+0x58>)
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	3b01      	subs	r3, #1
 80029aa:	4a0a      	ldr	r2, [pc, #40]	@ (80029d4 <prvCheckTasksWaitingTermination+0x58>)
 80029ac:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 80029ae:	f7ff f82b 	bl	8001a08 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 80029b2:	6878      	ldr	r0, [r7, #4]
 80029b4:	f000 f810 	bl	80029d8 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80029b8:	4b06      	ldr	r3, [pc, #24]	@ (80029d4 <prvCheckTasksWaitingTermination+0x58>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	2b00      	cmp	r3, #0
 80029be:	d1e1      	bne.n	8002984 <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 80029c0:	bf00      	nop
 80029c2:	bf00      	nop
 80029c4:	3708      	adds	r7, #8
 80029c6:	46bd      	mov	sp, r7
 80029c8:	bd80      	pop	{r7, pc}
 80029ca:	bf00      	nop
 80029cc:	20003d04 	.word	0x20003d04
 80029d0:	20003d30 	.word	0x20003d30
 80029d4:	20003d18 	.word	0x20003d18

080029d8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 80029d8:	b580      	push	{r7, lr}
 80029da:	b082      	sub	sp, #8
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
        {
            /* The task can only have been allocated dynamically - free both
             * the stack and TCB. */
            vPortFreeStack( pxTCB->pxStack );
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029e4:	4618      	mov	r0, r3
 80029e6:	f7ff f957 	bl	8001c98 <vPortFree>
            vPortFree( pxTCB );
 80029ea:	6878      	ldr	r0, [r7, #4]
 80029ec:	f7ff f954 	bl	8001c98 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 80029f0:	bf00      	nop
 80029f2:	3708      	adds	r7, #8
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bd80      	pop	{r7, pc}

080029f8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80029f8:	b480      	push	{r7}
 80029fa:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80029fc:	4b0a      	ldr	r3, [pc, #40]	@ (8002a28 <prvResetNextTaskUnblockTime+0x30>)
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d104      	bne.n	8002a10 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8002a06:	4b09      	ldr	r3, [pc, #36]	@ (8002a2c <prvResetNextTaskUnblockTime+0x34>)
 8002a08:	f04f 32ff 	mov.w	r2, #4294967295
 8002a0c:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8002a0e:	e005      	b.n	8002a1c <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002a10:	4b05      	ldr	r3, [pc, #20]	@ (8002a28 <prvResetNextTaskUnblockTime+0x30>)
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	68db      	ldr	r3, [r3, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	4a04      	ldr	r2, [pc, #16]	@ (8002a2c <prvResetNextTaskUnblockTime+0x34>)
 8002a1a:	6013      	str	r3, [r2, #0]
}
 8002a1c:	bf00      	nop
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a24:	4770      	bx	lr
 8002a26:	bf00      	nop
 8002a28:	20003ce8 	.word	0x20003ce8
 8002a2c:	20003d50 	.word	0x20003d50

08002a30 <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8002a30:	b580      	push	{r7, lr}
 8002a32:	b088      	sub	sp, #32
 8002a34:	af00      	add	r7, sp, #0
 8002a36:	6078      	str	r0, [r7, #4]
 8002a38:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8002a3a:	4b37      	ldr	r3, [pc, #220]	@ (8002b18 <prvAddCurrentTaskToDelayedList+0xe8>)
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	61fb      	str	r3, [r7, #28]
    List_t * const pxDelayedList = pxDelayedTaskList;
 8002a40:	4b36      	ldr	r3, [pc, #216]	@ (8002b1c <prvAddCurrentTaskToDelayedList+0xec>)
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	61bb      	str	r3, [r7, #24]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 8002a46:	4b36      	ldr	r3, [pc, #216]	@ (8002b20 <prvAddCurrentTaskToDelayedList+0xf0>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002a4c:	4b35      	ldr	r3, [pc, #212]	@ (8002b24 <prvAddCurrentTaskToDelayedList+0xf4>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	3304      	adds	r3, #4
 8002a52:	4618      	mov	r0, r3
 8002a54:	f7ff fa78 	bl	8001f48 <uxListRemove>
 8002a58:	4603      	mov	r3, r0
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d10b      	bne.n	8002a76 <prvAddCurrentTaskToDelayedList+0x46>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8002a5e:	4b31      	ldr	r3, [pc, #196]	@ (8002b24 <prvAddCurrentTaskToDelayedList+0xf4>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a64:	2201      	movs	r2, #1
 8002a66:	fa02 f303 	lsl.w	r3, r2, r3
 8002a6a:	43da      	mvns	r2, r3
 8002a6c:	4b2e      	ldr	r3, [pc, #184]	@ (8002b28 <prvAddCurrentTaskToDelayedList+0xf8>)
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	4013      	ands	r3, r2
 8002a72:	4a2d      	ldr	r2, [pc, #180]	@ (8002b28 <prvAddCurrentTaskToDelayedList+0xf8>)
 8002a74:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a7c:	d124      	bne.n	8002ac8 <prvAddCurrentTaskToDelayedList+0x98>
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d021      	beq.n	8002ac8 <prvAddCurrentTaskToDelayedList+0x98>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002a84:	4b29      	ldr	r3, [pc, #164]	@ (8002b2c <prvAddCurrentTaskToDelayedList+0xfc>)
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	613b      	str	r3, [r7, #16]
 8002a8a:	4b26      	ldr	r3, [pc, #152]	@ (8002b24 <prvAddCurrentTaskToDelayedList+0xf4>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	693a      	ldr	r2, [r7, #16]
 8002a90:	609a      	str	r2, [r3, #8]
 8002a92:	4b24      	ldr	r3, [pc, #144]	@ (8002b24 <prvAddCurrentTaskToDelayedList+0xf4>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	693a      	ldr	r2, [r7, #16]
 8002a98:	6892      	ldr	r2, [r2, #8]
 8002a9a:	60da      	str	r2, [r3, #12]
 8002a9c:	4b21      	ldr	r3, [pc, #132]	@ (8002b24 <prvAddCurrentTaskToDelayedList+0xf4>)
 8002a9e:	681a      	ldr	r2, [r3, #0]
 8002aa0:	693b      	ldr	r3, [r7, #16]
 8002aa2:	689b      	ldr	r3, [r3, #8]
 8002aa4:	3204      	adds	r2, #4
 8002aa6:	605a      	str	r2, [r3, #4]
 8002aa8:	4b1e      	ldr	r3, [pc, #120]	@ (8002b24 <prvAddCurrentTaskToDelayedList+0xf4>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	1d1a      	adds	r2, r3, #4
 8002aae:	693b      	ldr	r3, [r7, #16]
 8002ab0:	609a      	str	r2, [r3, #8]
 8002ab2:	4b1c      	ldr	r3, [pc, #112]	@ (8002b24 <prvAddCurrentTaskToDelayedList+0xf4>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	4a1d      	ldr	r2, [pc, #116]	@ (8002b2c <prvAddCurrentTaskToDelayedList+0xfc>)
 8002ab8:	615a      	str	r2, [r3, #20]
 8002aba:	4b1c      	ldr	r3, [pc, #112]	@ (8002b2c <prvAddCurrentTaskToDelayedList+0xfc>)
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	3301      	adds	r3, #1
 8002ac0:	4a1a      	ldr	r2, [pc, #104]	@ (8002b2c <prvAddCurrentTaskToDelayedList+0xfc>)
 8002ac2:	6013      	str	r3, [r2, #0]
 8002ac4:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8002ac6:	e022      	b.n	8002b0e <prvAddCurrentTaskToDelayedList+0xde>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8002ac8:	69fa      	ldr	r2, [r7, #28]
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	4413      	add	r3, r2
 8002ace:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002ad0:	4b14      	ldr	r3, [pc, #80]	@ (8002b24 <prvAddCurrentTaskToDelayedList+0xf4>)
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	68fa      	ldr	r2, [r7, #12]
 8002ad6:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8002ad8:	68fa      	ldr	r2, [r7, #12]
 8002ada:	69fb      	ldr	r3, [r7, #28]
 8002adc:	429a      	cmp	r2, r3
 8002ade:	d207      	bcs.n	8002af0 <prvAddCurrentTaskToDelayedList+0xc0>
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8002ae0:	4b10      	ldr	r3, [pc, #64]	@ (8002b24 <prvAddCurrentTaskToDelayedList+0xf4>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	3304      	adds	r3, #4
 8002ae6:	4619      	mov	r1, r3
 8002ae8:	6978      	ldr	r0, [r7, #20]
 8002aea:	f7ff f9f4 	bl	8001ed6 <vListInsert>
}
 8002aee:	e00e      	b.n	8002b0e <prvAddCurrentTaskToDelayedList+0xde>
                vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8002af0:	4b0c      	ldr	r3, [pc, #48]	@ (8002b24 <prvAddCurrentTaskToDelayedList+0xf4>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	3304      	adds	r3, #4
 8002af6:	4619      	mov	r1, r3
 8002af8:	69b8      	ldr	r0, [r7, #24]
 8002afa:	f7ff f9ec 	bl	8001ed6 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8002afe:	4b0c      	ldr	r3, [pc, #48]	@ (8002b30 <prvAddCurrentTaskToDelayedList+0x100>)
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	68fa      	ldr	r2, [r7, #12]
 8002b04:	429a      	cmp	r2, r3
 8002b06:	d202      	bcs.n	8002b0e <prvAddCurrentTaskToDelayedList+0xde>
                    xNextTaskUnblockTime = xTimeToWake;
 8002b08:	4a09      	ldr	r2, [pc, #36]	@ (8002b30 <prvAddCurrentTaskToDelayedList+0x100>)
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	6013      	str	r3, [r2, #0]
}
 8002b0e:	bf00      	nop
 8002b10:	3720      	adds	r7, #32
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}
 8002b16:	bf00      	nop
 8002b18:	20003d34 	.word	0x20003d34
 8002b1c:	20003ce8 	.word	0x20003ce8
 8002b20:	20003cec 	.word	0x20003cec
 8002b24:	20003c58 	.word	0x20003c58
 8002b28:	20003d38 	.word	0x20003d38
 8002b2c:	20003d1c 	.word	0x20003d1c
 8002b30:	20003d50 	.word	0x20003d50

08002b34 <memset>:
 8002b34:	4402      	add	r2, r0
 8002b36:	4603      	mov	r3, r0
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d100      	bne.n	8002b3e <memset+0xa>
 8002b3c:	4770      	bx	lr
 8002b3e:	f803 1b01 	strb.w	r1, [r3], #1
 8002b42:	e7f9      	b.n	8002b38 <memset+0x4>

08002b44 <__libc_init_array>:
 8002b44:	b570      	push	{r4, r5, r6, lr}
 8002b46:	4d0d      	ldr	r5, [pc, #52]	@ (8002b7c <__libc_init_array+0x38>)
 8002b48:	4c0d      	ldr	r4, [pc, #52]	@ (8002b80 <__libc_init_array+0x3c>)
 8002b4a:	1b64      	subs	r4, r4, r5
 8002b4c:	10a4      	asrs	r4, r4, #2
 8002b4e:	2600      	movs	r6, #0
 8002b50:	42a6      	cmp	r6, r4
 8002b52:	d109      	bne.n	8002b68 <__libc_init_array+0x24>
 8002b54:	4d0b      	ldr	r5, [pc, #44]	@ (8002b84 <__libc_init_array+0x40>)
 8002b56:	4c0c      	ldr	r4, [pc, #48]	@ (8002b88 <__libc_init_array+0x44>)
 8002b58:	f000 f818 	bl	8002b8c <_init>
 8002b5c:	1b64      	subs	r4, r4, r5
 8002b5e:	10a4      	asrs	r4, r4, #2
 8002b60:	2600      	movs	r6, #0
 8002b62:	42a6      	cmp	r6, r4
 8002b64:	d105      	bne.n	8002b72 <__libc_init_array+0x2e>
 8002b66:	bd70      	pop	{r4, r5, r6, pc}
 8002b68:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b6c:	4798      	blx	r3
 8002b6e:	3601      	adds	r6, #1
 8002b70:	e7ee      	b.n	8002b50 <__libc_init_array+0xc>
 8002b72:	f855 3b04 	ldr.w	r3, [r5], #4
 8002b76:	4798      	blx	r3
 8002b78:	3601      	adds	r6, #1
 8002b7a:	e7f2      	b.n	8002b62 <__libc_init_array+0x1e>
 8002b7c:	08002c00 	.word	0x08002c00
 8002b80:	08002c00 	.word	0x08002c00
 8002b84:	08002c00 	.word	0x08002c00
 8002b88:	08002c04 	.word	0x08002c04

08002b8c <_init>:
 8002b8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b8e:	bf00      	nop
 8002b90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b92:	bc08      	pop	{r3}
 8002b94:	469e      	mov	lr, r3
 8002b96:	4770      	bx	lr

08002b98 <_fini>:
 8002b98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002b9a:	bf00      	nop
 8002b9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002b9e:	bc08      	pop	{r3}
 8002ba0:	469e      	mov	lr, r3
 8002ba2:	4770      	bx	lr
