# Reading D:/intelFPGA/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do part1_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/atlas/Downloads/Lab 4 part 1/Lab_4_part_1-1/vhdl/part1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:45:46 on Apr 16,2020
# vcom -reportprogress 300 -93 -work work C:/Users/atlas/Downloads/Lab 4 part 1/Lab_4_part_1-1/vhdl/part1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity part1
# -- Compiling architecture Structural of part1
# End time: 01:45:46 on Apr 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/atlas/Downloads/Lab 4 part 1/Lab_4_part_1-1/vhdl/testbench_part1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:45:46 on Apr 16,2020
# vcom -reportprogress 300 -93 -work work C:/Users/atlas/Downloads/Lab 4 part 1/Lab_4_part_1-1/vhdl/testbench_part1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity testbench_part1
# -- Compiling architecture behavior of testbench_part1
# End time: 01:45:46 on Apr 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/atlas/Downloads/Lab 4 part 1/Lab_4_part_1-1/vhdl/part1.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 01:45:46 on Apr 16,2020
# vcom -reportprogress 300 -93 -work work C:/Users/atlas/Downloads/Lab 4 part 1/Lab_4_part_1-1/vhdl/part1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity part1
# -- Compiling architecture Structural of part1
# End time: 01:45:46 on Apr 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  testbench_part1
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" testbench_part1 
# Start time: 01:45:46 on Apr 16,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbench_part1(behavior)
# Loading work.part1(structural)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 800 ns
# ** Error (suppressible): (vsim-3601) Iteration limit 5000 reached at time 400 ns.
# End time: 01:54:25 on Apr 16,2020, Elapsed time: 0:08:39
# Errors: 1, Warnings: 0
