Timing Analyzer report for toolflow
Wed Nov  8 16:21:34 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'iCLK'
 14. Slow 1200mV 85C Model Hold: 'iCLK'
 15. Slow 1200mV 85C Model Recovery: 'iCLK'
 16. Slow 1200mV 85C Model Removal: 'iCLK'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'iCLK'
 25. Slow 1200mV 0C Model Hold: 'iCLK'
 26. Slow 1200mV 0C Model Recovery: 'iCLK'
 27. Slow 1200mV 0C Model Removal: 'iCLK'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'iCLK'
 35. Fast 1200mV 0C Model Hold: 'iCLK'
 36. Fast 1200mV 0C Model Recovery: 'iCLK'
 37. Fast 1200mV 0C Model Removal: 'iCLK'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; toolflow                                                ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE115F29C7                                           ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.37        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  54.9%      ;
;     Processor 3            ;  52.3%      ;
;     Processor 4            ;  29.5%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; toolflow.sdc  ; OK     ; Wed Nov  8 16:21:29 2023 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets  ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; iCLK       ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { iCLK } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 56.48 MHz ; 56.48 MHz       ; iCLK       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; iCLK  ; 2.296 ; 0.000               ;
+-------+-------+---------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 0.337 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; iCLK  ; 17.628 ; 0.000                 ;
+-------+--------+-----------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; iCLK  ; 1.764 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; iCLK  ; 9.630 ; 0.000                             ;
+-------+-------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'iCLK'                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.296 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:8:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.473     ; 17.229     ;
; 2.401 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:27:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.441     ; 17.156     ;
; 2.564 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:2:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.462     ; 16.972     ;
; 2.570 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:11:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.452     ; 16.976     ;
; 2.571 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:23:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.441     ; 16.986     ;
; 2.596 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:24:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.457     ; 16.945     ;
; 2.662 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:12:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.451     ; 16.885     ;
; 2.694 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:25:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.457     ; 16.847     ;
; 2.727 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:9:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.474     ; 16.797     ;
; 2.734 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:21:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.462     ; 16.802     ;
; 2.746 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:10:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.462     ; 16.790     ;
; 2.746 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:7:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.473     ; 16.779     ;
; 2.752 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:5:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.467     ; 16.779     ;
; 2.755 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:14:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.467     ; 16.776     ;
; 2.775 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:26:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.451     ; 16.772     ;
; 2.810 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:19:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.455     ; 16.733     ;
; 2.888 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:3:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.473     ; 16.637     ;
; 2.890 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:20:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.462     ; 16.646     ;
; 2.912 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:16:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.467     ; 16.619     ;
; 2.930 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:18:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.451     ; 16.617     ;
; 2.941 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:6:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.455     ; 16.602     ;
; 3.110 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:22:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.457     ; 16.431     ;
; 3.120 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:8:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.462     ; 16.416     ;
; 3.225 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:27:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.430     ; 16.343     ;
; 3.283 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:30:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.457     ; 16.258     ;
; 3.289 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:31:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.457     ; 16.252     ;
; 3.304 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:17:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.456     ; 16.238     ;
; 3.388 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:2:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.451     ; 16.159     ;
; 3.394 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:11:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.441     ; 16.163     ;
; 3.395 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:23:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.430     ; 16.173     ;
; 3.420 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:24:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.446     ; 16.132     ;
; 3.457 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:15:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.455     ; 16.086     ;
; 3.465 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:4:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.457     ; 16.076     ;
; 3.469 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:28:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.457     ; 16.072     ;
; 3.480 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:13:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.456     ; 16.062     ;
; 3.486 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:12:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.440     ; 16.072     ;
; 3.518 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:25:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.446     ; 16.034     ;
; 3.551 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:9:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.463     ; 15.984     ;
; 3.558 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:21:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.451     ; 15.989     ;
; 3.570 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:10:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.451     ; 15.977     ;
; 3.570 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:7:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.462     ; 15.966     ;
; 3.576 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:5:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.456     ; 15.966     ;
; 3.579 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:14:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.456     ; 15.963     ;
; 3.599 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:26:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.440     ; 15.959     ;
; 3.616 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:29:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.457     ; 15.925     ;
; 3.634 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:19:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.444     ; 15.920     ;
; 3.712 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:3:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.462     ; 15.824     ;
; 3.714 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:20:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.451     ; 15.833     ;
; 3.736 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:16:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.456     ; 15.806     ;
; 3.754 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:18:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.440     ; 15.804     ;
; 3.765 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:6:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.444     ; 15.789     ;
; 3.934 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:22:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.446     ; 15.618     ;
; 4.098 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:30:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.446     ; 15.454     ;
; 4.104 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:31:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.446     ; 15.448     ;
; 4.128 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:17:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.445     ; 15.425     ;
; 4.281 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:15:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.444     ; 15.273     ;
; 4.284 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:28:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.446     ; 15.268     ;
; 4.289 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:4:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.446     ; 15.263     ;
; 4.304 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:13:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.445     ; 15.249     ;
; 4.431 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:29:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.446     ; 15.121     ;
; 4.493 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:8:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.118     ; 15.387     ;
; 4.598 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:27:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.086     ; 15.314     ;
; 4.607 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:8:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.432     ; 14.959     ;
; 4.649 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:17:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.415     ; 14.934     ;
; 4.712 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:27:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.400     ; 14.886     ;
; 4.761 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:2:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.107     ; 15.130     ;
; 4.767 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:11:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.097     ; 15.134     ;
; 4.768 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:23:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.086     ; 15.144     ;
; 4.793 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:24:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.102     ; 15.103     ;
; 4.859 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:12:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.096     ; 15.043     ;
; 4.863 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:4:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.416     ; 14.719     ;
; 4.875 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:2:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.421     ; 14.702     ;
; 4.881 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:11:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.411     ; 14.706     ;
; 4.882 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:23:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.400     ; 14.716     ;
; 4.891 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:25:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.102     ; 15.005     ;
; 4.907 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:24:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.416     ; 14.675     ;
; 4.924 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:9:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.119     ; 14.955     ;
; 4.931 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:21:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.107     ; 14.960     ;
; 4.943 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:10:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.107     ; 14.948     ;
; 4.943 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:7:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.118     ; 14.937     ;
; 4.949 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:5:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.112     ; 14.937     ;
; 4.952 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:14:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.112     ; 14.934     ;
; 4.972 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:26:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.096     ; 14.930     ;
; 4.973 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:12:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.410     ; 14.615     ;
; 5.005 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:25:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.416     ; 14.577     ;
; 5.007 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:19:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.100     ; 14.891     ;
; 5.038 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:9:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.433     ; 14.527     ;
; 5.045 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:21:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.421     ; 14.532     ;
; 5.057 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:7:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.432     ; 14.509     ;
; 5.057 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:10:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.421     ; 14.520     ;
; 5.063 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:5:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.426     ; 14.509     ;
; 5.066 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:14:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.426     ; 14.506     ;
; 5.085 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:3:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.118     ; 14.795     ;
; 5.086 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:26:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.410     ; 14.502     ;
; 5.087 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:20:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.107     ; 14.804     ;
; 5.109 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:16:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.112     ; 14.777     ;
; 5.121 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:19:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.414     ; 14.463     ;
; 5.127 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:18:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.096     ; 14.775     ;
; 5.138 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:6:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.100     ; 14.760     ;
; 5.195 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:15:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.414     ; 14.389     ;
+-------+-----------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                                               ;
+-------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.337 ; Reg_N:EXDM|dffg:\NBit_Reg:45:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.000      ;
; 0.362 ; Reg_N:IFID|dffg:\NBit_Reg:50:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.031      ;
; 0.364 ; Reg_N:EXDM|dffg:\NBit_Reg:41:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.027      ;
; 0.366 ; Reg_N:IFID|dffg:\NBit_Reg:52:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.035      ;
; 0.370 ; Reg_N:IFID|dffg:\NBit_Reg:32:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a36~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.446      ; 1.038      ;
; 0.374 ; Reg_N:IFID|dffg:\NBit_Reg:59:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.043      ;
; 0.376 ; Reg_N:IFID|dffg:\NBit_Reg:61:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.045      ;
; 0.382 ; Reg_N:EXDM|dffg:\NBit_Reg:40:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.051      ;
; 0.384 ; Reg_N:IFID|dffg:\NBit_Reg:55:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.053      ;
; 0.392 ; Reg_N:EXDM|dffg:\NBit_Reg:61:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.441      ; 1.055      ;
; 0.394 ; Reg_N:IFID|dffg:\NBit_Reg:57:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.063      ;
; 0.394 ; Reg_N:IFID|dffg:\NBit_Reg:53:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.063      ;
; 0.405 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                            ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.669      ;
; 0.407 ; Reg_N:IFID|dffg:\NBit_Reg:63:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.076      ;
; 0.410 ; Reg_N:IFID|dffg:\NBit_Reg:33:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a36~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.446      ; 1.078      ;
; 0.410 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                            ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.674      ;
; 0.420 ; Reg_N:IFID|dffg:\NBit_Reg:62:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.089      ;
; 0.430 ; Reg_N:PC|dffg:\NBit_Reg:1:dffI|s_Q                                                                                         ; Reg_N:IFID|dffg:\NBit_Reg:33:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.695      ;
; 0.432 ; Reg_N:PC|dffg:\NBit_Reg:0:dffI|s_Q                                                                                         ; Reg_N:IFID|dffg:\NBit_Reg:32:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.697      ;
; 0.445 ; Reg_N:IDEX|dffg:\NBit_Reg:105:dffI|s_Q                                                                                     ; Reg_N:EXDM|dffg:\NBit_Reg:73:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.709      ;
; 0.447 ; Reg_N:IDEX|dffg:\NBit_Reg:39:dffI|s_Q                                                                                      ; Reg_N:EXDM|dffg:\NBit_Reg:39:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.713      ;
; 0.451 ; Reg_N:IDEX|dffg:\NBit_Reg:35:dffI|s_Q                                                                                      ; Reg_N:EXDM|dffg:\NBit_Reg:35:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.717      ;
; 0.453 ; Reg_N:IDEX|dffg:\NBit_Reg:33:dffI|s_Q                                                                                      ; Reg_N:EXDM|dffg:\NBit_Reg:33:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.718      ;
; 0.460 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe3a[1]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.724      ;
; 0.460 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                            ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.724      ;
; 0.465 ; Reg_N:IDEX|dffg:\NBit_Reg:60:dffI|s_Q                                                                                      ; Reg_N:EXDM|dffg:\NBit_Reg:60:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.731      ;
; 0.531 ; Reg_N:EXDM|dffg:\NBit_Reg:42:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.470      ; 1.223      ;
; 0.575 ; Reg_N:EXDM|dffg:\NBit_Reg:8:dffI|s_Q                                                                                       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_address_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.431      ; 1.228      ;
; 0.578 ; Reg_N:IFID|dffg:\NBit_Reg:33:dffI|s_Q                                                                                      ; Reg_N:PC|dffg:\NBit_Reg:1:dffI|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.843      ;
; 0.587 ; Reg_N:PC|dffg:\NBit_Reg:31:dffI|s_Q                                                                                        ; Reg_N:IFID|dffg:\NBit_Reg:63:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.074      ; 0.847      ;
; 0.591 ; Reg_N:EXDM|dffg:\NBit_Reg:36:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.438      ; 1.251      ;
; 0.600 ; Reg_N:EXDM|dffg:\NBit_Reg:70:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:70:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; Reg_N:EXDM|dffg:\NBit_Reg:22:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:54:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.865      ;
; 0.600 ; Reg_N:EXDM|dffg:\NBit_Reg:23:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:55:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.866      ;
; 0.601 ; Reg_N:EXDM|dffg:\NBit_Reg:18:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:50:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.866      ;
; 0.601 ; Reg_N:EXDM|dffg:\NBit_Reg:19:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:51:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.866      ;
; 0.601 ; Reg_N:EXDM|dffg:\NBit_Reg:26:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:58:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; Reg_N:EXDM|dffg:\NBit_Reg:72:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:72:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; Reg_N:EXDM|dffg:\NBit_Reg:25:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:57:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.866      ;
; 0.601 ; Reg_N:EXDM|dffg:\NBit_Reg:24:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:56:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.867      ;
; 0.602 ; Reg_N:EXDM|dffg:\NBit_Reg:20:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:52:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.868      ;
; 0.602 ; Reg_N:EXDM|dffg:\NBit_Reg:31:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:63:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.867      ;
; 0.602 ; Reg_N:EXDM|dffg:\NBit_Reg:30:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:62:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.867      ;
; 0.603 ; Reg_N:EXDM|dffg:\NBit_Reg:27:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:59:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.869      ;
; 0.604 ; Reg_N:EXDM|dffg:\NBit_Reg:15:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:47:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.868      ;
; 0.604 ; Reg_N:EXDM|dffg:\NBit_Reg:16:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:48:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.869      ;
; 0.604 ; Reg_N:EXDM|dffg:\NBit_Reg:28:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:60:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.868      ;
; 0.608 ; Reg_N:IDEX|dffg:\NBit_Reg:34:dffI|s_Q                                                                                      ; Reg_N:EXDM|dffg:\NBit_Reg:34:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.874      ;
; 0.619 ; Reg_N:EXDM|dffg:\NBit_Reg:2:dffI|s_Q                                                                                       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_address_reg0                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.438      ; 1.279      ;
; 0.620 ; Reg_N:IFID|dffg:\NBit_Reg:58:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.289      ;
; 0.622 ; Reg_N:EXDM|dffg:\NBit_Reg:5:dffI|s_Q                                                                                       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_address_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.431      ; 1.275      ;
; 0.622 ; Reg_N:IDEX|dffg:\NBit_Reg:44:dffI|s_Q                                                                                      ; Reg_N:EXDM|dffg:\NBit_Reg:44:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.889      ;
; 0.623 ; Reg_N:IFID|dffg:\NBit_Reg:56:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.292      ;
; 0.626 ; Reg_N:EXDM|dffg:\NBit_Reg:4:dffI|s_Q                                                                                       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_address_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.431      ; 1.279      ;
; 0.632 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe3a[0]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.896      ;
; 0.642 ; Reg_N:EXDM|dffg:\NBit_Reg:55:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.471      ; 1.335      ;
; 0.659 ; Reg_N:IFID|dffg:\NBit_Reg:39:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.453      ; 1.334      ;
; 0.664 ; Reg_N:EXDM|dffg:\NBit_Reg:3:dffI|s_Q                                                                                       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.445      ; 1.331      ;
; 0.665 ; Reg_N:IFID|dffg:\NBit_Reg:46:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.453      ; 1.340      ;
; 0.666 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]                            ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 0.930      ;
; 0.667 ; Reg_N:IFID|dffg:\NBit_Reg:42:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.453      ; 1.342      ;
; 0.669 ; Reg_N:EXDM|dffg:\NBit_Reg:37:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.453      ; 1.344      ;
; 0.669 ; Reg_N:EXDM|dffg:\NBit_Reg:51:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.432      ; 1.323      ;
; 0.671 ; Reg_N:EXDM|dffg:\NBit_Reg:6:dffI|s_Q                                                                                       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_address_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.431      ; 1.324      ;
; 0.674 ; Reg_N:EXDM|dffg:\NBit_Reg:47:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.424      ; 1.320      ;
; 0.679 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.458      ; 1.359      ;
; 0.680 ; Reg_N:EXDM|dffg:\NBit_Reg:33:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.426      ; 1.328      ;
; 0.684 ; Reg_N:EXDM|dffg:\NBit_Reg:7:dffI|s_Q                                                                                       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_address_reg0                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.455      ; 1.361      ;
; 0.687 ; Reg_N:IFID|dffg:\NBit_Reg:36:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a36~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.459      ; 1.368      ;
; 0.687 ; Reg_N:IFID|dffg:\NBit_Reg:43:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.453      ; 1.362      ;
; 0.705 ; Reg_N:IFID|dffg:\NBit_Reg:32:dffI|s_Q                                                                                      ; Reg_N:PC|dffg:\NBit_Reg:0:dffI|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.970      ;
; 0.712 ; Reg_N:EXDM|dffg:\NBit_Reg:7:dffI|s_Q                                                                                       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_address_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.448      ; 1.382      ;
; 0.719 ; Reg_N:EXDM|dffg:\NBit_Reg:10:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.430      ; 1.371      ;
; 0.720 ; Reg_N:EXDM|dffg:\NBit_Reg:34:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.417      ; 1.359      ;
; 0.725 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.458      ; 1.405      ;
; 0.728 ; Reg_N:EXDM|dffg:\NBit_Reg:35:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.417      ; 1.367      ;
; 0.741 ; RegFile:RegisterFile|Reg_N:\Registers:3:RegisterI|dffg:\NBit_Reg:2:dffI|s_Q                                                ; Reg_N:IDEX|dffg:\NBit_Reg:2:dffI|s_Q                                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.007      ;
; 0.742 ; RegFile:RegisterFile|Reg_N:\Registers:15:RegisterI|dffg:\NBit_Reg:17:dffI|s_Q                                              ; Reg_N:IDEX|dffg:\NBit_Reg:17:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.008      ;
; 0.742 ; RegFile:RegisterFile|Reg_N:\Registers:15:RegisterI|dffg:\NBit_Reg:21:dffI|s_Q                                              ; Reg_N:IDEX|dffg:\NBit_Reg:21:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.008      ;
; 0.743 ; RegFile:RegisterFile|Reg_N:\Registers:15:RegisterI|dffg:\NBit_Reg:1:dffI|s_Q                                               ; Reg_N:IDEX|dffg:\NBit_Reg:33:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 1.008      ;
; 0.745 ; Reg_N:EXDM|dffg:\NBit_Reg:32:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.427      ; 1.394      ;
; 0.750 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a36~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.464      ; 1.436      ;
; 0.786 ; Reg_N:EXDM|dffg:\NBit_Reg:7:dffI|s_Q                                                                                       ; Reg_N:DMWB|dffg:\NBit_Reg:39:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 1.050      ;
; 0.789 ; Reg_N:IDEX|dffg:\NBit_Reg:32:dffI|s_Q                                                                                      ; Reg_N:EXDM|dffg:\NBit_Reg:32:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 1.054      ;
; 0.795 ; Reg_N:EXDM|dffg:\NBit_Reg:69:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:69:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 1.061      ;
; 0.802 ; Reg_N:PC|dffg:\NBit_Reg:14:dffI|s_Q                                                                                        ; Reg_N:IFID|dffg:\NBit_Reg:46:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 1.066      ;
; 0.807 ; Reg_N:PC|dffg:\NBit_Reg:16:dffI|s_Q                                                                                        ; Reg_N:IFID|dffg:\NBit_Reg:48:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 1.071      ;
; 0.845 ; Reg_N:PC|dffg:\NBit_Reg:21:dffI|s_Q                                                                                        ; Reg_N:IFID|dffg:\NBit_Reg:53:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 1.110      ;
; 0.845 ; Reg_N:IFID|dffg:\NBit_Reg:54:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.514      ;
; 0.846 ; Reg_N:PC|dffg:\NBit_Reg:20:dffI|s_Q                                                                                        ; Reg_N:IFID|dffg:\NBit_Reg:52:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 1.111      ;
; 0.847 ; Reg_N:EXDM|dffg:\NBit_Reg:62:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.461      ; 1.530      ;
; 0.848 ; Reg_N:IFID|dffg:\NBit_Reg:49:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.447      ; 1.517      ;
; 0.853 ; Reg_N:PC|dffg:\NBit_Reg:5:dffI|s_Q                                                                                         ; Reg_N:IFID|dffg:\NBit_Reg:37:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 1.117      ;
; 0.855 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                            ; iCLK         ; iCLK        ; 0.000        ; 0.078      ; 1.119      ;
; 0.858 ; Reg_N:EXDM|dffg:\NBit_Reg:2:dffI|s_Q                                                                                       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.445      ; 1.525      ;
; 0.865 ; Reg_N:EXDM|dffg:\NBit_Reg:60:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.461      ; 1.548      ;
; 0.881 ; RegFile:RegisterFile|Reg_N:\Registers:14:RegisterI|dffg:\NBit_Reg:7:dffI|s_Q                                               ; Reg_N:IDEX|dffg:\NBit_Reg:7:dffI|s_Q                                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 1.146      ;
; 0.887 ; Reg_N:EXDM|dffg:\NBit_Reg:5:dffI|s_Q                                                                                       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_address_reg0                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.438      ; 1.547      ;
; 0.887 ; Reg_N:EXDM|dffg:\NBit_Reg:49:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.429      ; 1.538      ;
; 0.891 ; Reg_N:EXDM|dffg:\NBit_Reg:38:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.437      ; 1.550      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'iCLK'                                                                                                                                                                                                                                                                             ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.628 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a36 ; iCLK         ; iCLK        ; 20.000       ; 0.270      ; 2.564      ;
; 17.628 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a37 ; iCLK         ; iCLK        ; 20.000       ; 0.270      ; 2.564      ;
; 17.628 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a38 ; iCLK         ; iCLK        ; 20.000       ; 0.270      ; 2.564      ;
; 17.628 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a39 ; iCLK         ; iCLK        ; 20.000       ; 0.270      ; 2.564      ;
; 17.628 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a40 ; iCLK         ; iCLK        ; 20.000       ; 0.270      ; 2.564      ;
; 17.636 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 20.000       ; 0.264      ; 2.550      ;
; 17.636 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 20.000       ; 0.264      ; 2.550      ;
; 17.636 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 20.000       ; 0.264      ; 2.550      ;
; 17.636 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 20.000       ; 0.264      ; 2.550      ;
; 17.636 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 20.000       ; 0.264      ; 2.550      ;
; 17.636 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 20.000       ; 0.264      ; 2.550      ;
; 17.636 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 20.000       ; 0.264      ; 2.550      ;
; 17.636 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 20.000       ; 0.264      ; 2.550      ;
; 17.636 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 20.000       ; 0.264      ; 2.550      ;
; 17.636 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 20.000       ; 0.264      ; 2.550      ;
; 17.636 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 20.000       ; 0.264      ; 2.550      ;
; 17.636 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 20.000       ; 0.264      ; 2.550      ;
; 17.636 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 20.000       ; 0.264      ; 2.550      ;
; 17.636 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 20.000       ; 0.264      ; 2.550      ;
; 17.636 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 20.000       ; 0.264      ; 2.550      ;
; 17.636 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 20.000       ; 0.264      ; 2.550      ;
; 17.636 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 20.000       ; 0.264      ; 2.550      ;
; 17.636 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 20.000       ; 0.264      ; 2.550      ;
; 17.636 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 20.000       ; 0.264      ; 2.550      ;
; 17.636 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 20.000       ; 0.264      ; 2.550      ;
; 17.636 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 20.000       ; 0.264      ; 2.550      ;
; 17.636 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 20.000       ; 0.264      ; 2.550      ;
; 17.636 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 20.000       ; 0.264      ; 2.550      ;
; 17.636 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 20.000       ; 0.264      ; 2.550      ;
; 17.636 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 20.000       ; 0.264      ; 2.550      ;
; 17.636 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 20.000       ; 0.264      ; 2.550      ;
; 17.636 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 20.000       ; 0.264      ; 2.550      ;
; 17.636 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 20.000       ; 0.264      ; 2.550      ;
; 17.636 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 20.000       ; 0.264      ; 2.550      ;
; 17.636 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 20.000       ; 0.264      ; 2.550      ;
; 17.636 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 20.000       ; 0.264      ; 2.550      ;
; 17.636 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 20.000       ; 0.264      ; 2.550      ;
; 17.636 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 20.000       ; 0.264      ; 2.550      ;
; 17.636 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 20.000       ; 0.264      ; 2.550      ;
; 17.636 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a34 ; iCLK         ; iCLK        ; 20.000       ; 0.264      ; 2.550      ;
; 17.636 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a35 ; iCLK         ; iCLK        ; 20.000       ; 0.264      ; 2.550      ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'iCLK'                                                                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.764 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 2.366      ;
; 1.764 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 2.366      ;
; 1.764 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 2.366      ;
; 1.764 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 2.366      ;
; 1.764 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 2.366      ;
; 1.764 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 2.366      ;
; 1.764 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 2.366      ;
; 1.764 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 2.366      ;
; 1.764 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 2.366      ;
; 1.764 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 2.366      ;
; 1.764 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 2.366      ;
; 1.764 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 2.366      ;
; 1.764 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 2.366      ;
; 1.764 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 2.366      ;
; 1.764 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 2.366      ;
; 1.764 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 2.366      ;
; 1.764 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 2.366      ;
; 1.764 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 2.366      ;
; 1.764 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 2.366      ;
; 1.764 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 2.366      ;
; 1.764 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 2.366      ;
; 1.764 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 2.366      ;
; 1.764 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 2.366      ;
; 1.764 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 2.366      ;
; 1.764 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 2.366      ;
; 1.764 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 2.366      ;
; 1.764 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 2.366      ;
; 1.764 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 2.366      ;
; 1.764 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 2.366      ;
; 1.764 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 2.366      ;
; 1.764 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 2.366      ;
; 1.764 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 2.366      ;
; 1.764 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 2.366      ;
; 1.764 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 2.366      ;
; 1.764 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a34 ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 2.366      ;
; 1.764 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a35 ; iCLK         ; iCLK        ; 0.000        ; 0.416      ; 2.366      ;
; 1.772 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a36 ; iCLK         ; iCLK        ; 0.000        ; 0.422      ; 2.380      ;
; 1.772 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a37 ; iCLK         ; iCLK        ; 0.000        ; 0.422      ; 2.380      ;
; 1.772 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a38 ; iCLK         ; iCLK        ; 0.000        ; 0.422      ; 2.380      ;
; 1.772 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a39 ; iCLK         ; iCLK        ; 0.000        ; 0.422      ; 2.380      ;
; 1.772 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a40 ; iCLK         ; iCLK        ; 0.000        ; 0.422      ; 2.380      ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 37.883 ns




+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 61.74 MHz ; 61.74 MHz       ; iCLK       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 3.803 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.343 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; iCLK  ; 17.834 ; 0.000                ;
+-------+--------+----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; iCLK  ; 1.591 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.646 ; 0.000                            ;
+-------+-------+----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.803 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:8:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.425     ; 15.771     ;
; 3.941 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:27:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.395     ; 15.663     ;
; 4.063 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:11:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.404     ; 15.532     ;
; 4.094 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:23:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.395     ; 15.510     ;
; 4.095 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:2:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.414     ; 15.490     ;
; 4.103 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:24:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.410     ; 15.486     ;
; 4.181 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:12:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.403     ; 15.415     ;
; 4.201 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:25:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.410     ; 15.388     ;
; 4.217 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:9:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.426     ; 15.356     ;
; 4.237 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:21:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.414     ; 15.348     ;
; 4.237 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:7:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.425     ; 15.337     ;
; 4.241 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:10:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.414     ; 15.344     ;
; 4.253 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:5:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.419     ; 15.327     ;
; 4.255 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:14:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.419     ; 15.325     ;
; 4.276 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:26:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.403     ; 15.320     ;
; 4.293 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:19:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.408     ; 15.298     ;
; 4.356 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:3:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.425     ; 15.218     ;
; 4.361 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:20:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.414     ; 15.224     ;
; 4.380 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:16:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.419     ; 15.200     ;
; 4.399 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:18:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.403     ; 15.197     ;
; 4.427 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:6:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.408     ; 15.164     ;
; 4.445 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:8:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.416     ; 15.138     ;
; 4.583 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:27:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.386     ; 15.030     ;
; 4.585 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:22:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.409     ; 15.005     ;
; 4.691 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:30:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.409     ; 14.899     ;
; 4.708 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:31:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.409     ; 14.882     ;
; 4.736 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:23:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.386     ; 14.877     ;
; 4.736 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:11:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.395     ; 14.868     ;
; 4.737 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:2:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.405     ; 14.857     ;
; 4.745 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:24:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.401     ; 14.853     ;
; 4.755 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:17:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.409     ; 14.835     ;
; 4.823 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:12:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.394     ; 14.782     ;
; 4.843 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:25:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.401     ; 14.755     ;
; 4.859 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:9:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.417     ; 14.723     ;
; 4.866 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:28:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.409     ; 14.724     ;
; 4.872 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:4:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.409     ; 14.718     ;
; 4.879 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:21:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.405     ; 14.715     ;
; 4.879 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:7:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.416     ; 14.704     ;
; 4.883 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:10:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.405     ; 14.711     ;
; 4.894 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:15:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.408     ; 14.697     ;
; 4.895 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:5:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.410     ; 14.694     ;
; 4.897 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:14:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.410     ; 14.692     ;
; 4.908 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:13:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.409     ; 14.682     ;
; 4.918 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:26:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.394     ; 14.687     ;
; 4.935 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:19:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.399     ; 14.665     ;
; 4.985 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:29:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.409     ; 14.605     ;
; 4.998 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:3:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.416     ; 14.585     ;
; 5.003 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:20:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.405     ; 14.591     ;
; 5.022 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:16:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.410     ; 14.567     ;
; 5.041 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:18:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.394     ; 14.564     ;
; 5.069 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:6:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.399     ; 14.531     ;
; 5.227 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:22:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.400     ; 14.372     ;
; 5.386 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:30:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.400     ; 14.213     ;
; 5.397 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:17:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.400     ; 14.202     ;
; 5.403 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:31:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.400     ; 14.196     ;
; 5.514 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:4:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.400     ; 14.085     ;
; 5.536 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:15:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.399     ; 14.064     ;
; 5.550 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:13:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.400     ; 14.049     ;
; 5.561 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:28:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.400     ; 14.038     ;
; 5.680 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:29:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.400     ; 13.919     ;
; 5.708 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:8:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.108     ; 14.183     ;
; 5.846 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:27:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 14.075     ;
; 5.968 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:11:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.087     ; 13.944     ;
; 5.999 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:23:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.078     ; 13.922     ;
; 6.000 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:2:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.097     ; 13.902     ;
; 6.008 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:24:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.093     ; 13.898     ;
; 6.031 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:8:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.384     ; 13.584     ;
; 6.037 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:17:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.368     ; 13.594     ;
; 6.086 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:12:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.086     ; 13.827     ;
; 6.106 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:25:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.093     ; 13.800     ;
; 6.122 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:9:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.109     ; 13.768     ;
; 6.142 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:21:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.097     ; 13.760     ;
; 6.142 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:7:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.108     ; 13.749     ;
; 6.146 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:10:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.097     ; 13.756     ;
; 6.158 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:5:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.102     ; 13.739     ;
; 6.160 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:14:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.102     ; 13.737     ;
; 6.181 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:26:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.086     ; 13.732     ;
; 6.186 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:27:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.354     ; 13.459     ;
; 6.198 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:19:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.091     ; 13.710     ;
; 6.223 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:4:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.368     ; 13.408     ;
; 6.261 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:3:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.108     ; 13.630     ;
; 6.266 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:20:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.097     ; 13.636     ;
; 6.278 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:11:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.363     ; 13.358     ;
; 6.285 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:16:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.102     ; 13.612     ;
; 6.304 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:18:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.086     ; 13.609     ;
; 6.321 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:2:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.373     ; 13.305     ;
; 6.325 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:24:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.369     ; 13.305     ;
; 6.331 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:23:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.354     ; 13.314     ;
; 6.332 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:6:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.091     ; 13.576     ;
; 6.406 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:12:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.362     ; 13.231     ;
; 6.444 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:9:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.385     ; 13.170     ;
; 6.448 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:25:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.369     ; 13.182     ;
; 6.465 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:7:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.384     ; 13.150     ;
; 6.468 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:21:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.373     ; 13.158     ;
; 6.472 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:10:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.373     ; 13.154     ;
; 6.481 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:5:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.378     ; 13.140     ;
; 6.483 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:14:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.378     ; 13.138     ;
; 6.490 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:22:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.092     ; 13.417     ;
; 6.496 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:15:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.367     ; 13.136     ;
; 6.501 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:26:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.362     ; 13.136     ;
+-------+-----------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.343 ; Reg_N:EXDM|dffg:\NBit_Reg:45:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 0.937      ;
; 0.353 ; Reg_N:IFID|dffg:\NBit_Reg:50:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 0.954      ;
; 0.357 ; Reg_N:EXDM|dffg:\NBit_Reg:41:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 0.951      ;
; 0.357 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                            ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.597      ;
; 0.363 ; Reg_N:IFID|dffg:\NBit_Reg:32:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a36~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.398      ; 0.962      ;
; 0.365 ; Reg_N:IFID|dffg:\NBit_Reg:52:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 0.966      ;
; 0.368 ; Reg_N:IFID|dffg:\NBit_Reg:61:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 0.969      ;
; 0.368 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                            ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.608      ;
; 0.372 ; Reg_N:IFID|dffg:\NBit_Reg:59:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 0.973      ;
; 0.383 ; Reg_N:EXDM|dffg:\NBit_Reg:61:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.393      ; 0.977      ;
; 0.383 ; Reg_N:IFID|dffg:\NBit_Reg:55:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 0.984      ;
; 0.385 ; Reg_N:EXDM|dffg:\NBit_Reg:40:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.398      ; 0.984      ;
; 0.388 ; Reg_N:IFID|dffg:\NBit_Reg:53:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 0.989      ;
; 0.389 ; Reg_N:IFID|dffg:\NBit_Reg:57:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 0.990      ;
; 0.396 ; Reg_N:PC|dffg:\NBit_Reg:1:dffI|s_Q                                                                                         ; Reg_N:IFID|dffg:\NBit_Reg:33:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.638      ;
; 0.397 ; Reg_N:IFID|dffg:\NBit_Reg:33:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a36~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.398      ; 0.996      ;
; 0.399 ; Reg_N:PC|dffg:\NBit_Reg:0:dffI|s_Q                                                                                         ; Reg_N:IFID|dffg:\NBit_Reg:32:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.641      ;
; 0.404 ; Reg_N:IFID|dffg:\NBit_Reg:63:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 1.005      ;
; 0.410 ; Reg_N:IDEX|dffg:\NBit_Reg:105:dffI|s_Q                                                                                     ; Reg_N:EXDM|dffg:\NBit_Reg:73:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.651      ;
; 0.412 ; Reg_N:IDEX|dffg:\NBit_Reg:39:dffI|s_Q                                                                                      ; Reg_N:EXDM|dffg:\NBit_Reg:39:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.654      ;
; 0.414 ; Reg_N:IFID|dffg:\NBit_Reg:62:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 1.015      ;
; 0.417 ; Reg_N:IDEX|dffg:\NBit_Reg:33:dffI|s_Q                                                                                      ; Reg_N:EXDM|dffg:\NBit_Reg:33:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe3a[1]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.657      ;
; 0.417 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                            ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.657      ;
; 0.419 ; Reg_N:IDEX|dffg:\NBit_Reg:35:dffI|s_Q                                                                                      ; Reg_N:EXDM|dffg:\NBit_Reg:35:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.661      ;
; 0.429 ; Reg_N:IDEX|dffg:\NBit_Reg:60:dffI|s_Q                                                                                      ; Reg_N:EXDM|dffg:\NBit_Reg:60:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.671      ;
; 0.490 ; Reg_N:EXDM|dffg:\NBit_Reg:42:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.419      ; 1.110      ;
; 0.530 ; Reg_N:IFID|dffg:\NBit_Reg:33:dffI|s_Q                                                                                      ; Reg_N:PC|dffg:\NBit_Reg:1:dffI|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.772      ;
; 0.544 ; Reg_N:PC|dffg:\NBit_Reg:31:dffI|s_Q                                                                                        ; Reg_N:IFID|dffg:\NBit_Reg:63:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.065      ; 0.780      ;
; 0.549 ; Reg_N:EXDM|dffg:\NBit_Reg:18:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:50:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.791      ;
; 0.549 ; Reg_N:EXDM|dffg:\NBit_Reg:70:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:70:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.791      ;
; 0.549 ; Reg_N:EXDM|dffg:\NBit_Reg:23:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:55:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.791      ;
; 0.550 ; Reg_N:EXDM|dffg:\NBit_Reg:19:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:51:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.791      ;
; 0.550 ; Reg_N:EXDM|dffg:\NBit_Reg:26:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:58:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.792      ;
; 0.550 ; Reg_N:EXDM|dffg:\NBit_Reg:72:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:72:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.792      ;
; 0.550 ; Reg_N:EXDM|dffg:\NBit_Reg:22:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:54:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.790      ;
; 0.550 ; Reg_N:EXDM|dffg:\NBit_Reg:25:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:57:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.790      ;
; 0.550 ; Reg_N:EXDM|dffg:\NBit_Reg:24:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:56:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.792      ;
; 0.551 ; Reg_N:EXDM|dffg:\NBit_Reg:8:dffI|s_Q                                                                                       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_address_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.384      ; 1.136      ;
; 0.551 ; Reg_N:EXDM|dffg:\NBit_Reg:27:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:59:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.793      ;
; 0.551 ; Reg_N:EXDM|dffg:\NBit_Reg:20:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:52:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.793      ;
; 0.551 ; Reg_N:EXDM|dffg:\NBit_Reg:31:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:63:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.792      ;
; 0.551 ; Reg_N:EXDM|dffg:\NBit_Reg:30:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:62:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.792      ;
; 0.551 ; Reg_N:EXDM|dffg:\NBit_Reg:28:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:60:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.792      ;
; 0.552 ; Reg_N:EXDM|dffg:\NBit_Reg:15:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:47:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.793      ;
; 0.552 ; Reg_N:EXDM|dffg:\NBit_Reg:16:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:48:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.794      ;
; 0.562 ; Reg_N:EXDM|dffg:\NBit_Reg:36:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.390      ; 1.153      ;
; 0.566 ; Reg_N:IFID|dffg:\NBit_Reg:58:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 1.167      ;
; 0.569 ; Reg_N:IDEX|dffg:\NBit_Reg:44:dffI|s_Q                                                                                      ; Reg_N:EXDM|dffg:\NBit_Reg:44:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.812      ;
; 0.571 ; Reg_N:IDEX|dffg:\NBit_Reg:34:dffI|s_Q                                                                                      ; Reg_N:EXDM|dffg:\NBit_Reg:34:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.813      ;
; 0.578 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe3a[0]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.818      ;
; 0.584 ; Reg_N:EXDM|dffg:\NBit_Reg:5:dffI|s_Q                                                                                       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_address_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.384      ; 1.169      ;
; 0.587 ; Reg_N:IFID|dffg:\NBit_Reg:56:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 1.188      ;
; 0.588 ; Reg_N:EXDM|dffg:\NBit_Reg:4:dffI|s_Q                                                                                       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_address_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.384      ; 1.173      ;
; 0.592 ; Reg_N:EXDM|dffg:\NBit_Reg:2:dffI|s_Q                                                                                       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_address_reg0                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.391      ; 1.184      ;
; 0.597 ; Reg_N:EXDM|dffg:\NBit_Reg:55:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.419      ; 1.217      ;
; 0.609 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]                            ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.850      ;
; 0.619 ; Reg_N:IFID|dffg:\NBit_Reg:39:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 1.225      ;
; 0.630 ; Reg_N:IFID|dffg:\NBit_Reg:46:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 1.236      ;
; 0.631 ; Reg_N:IFID|dffg:\NBit_Reg:42:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 1.237      ;
; 0.633 ; Reg_N:EXDM|dffg:\NBit_Reg:37:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 1.239      ;
; 0.635 ; Reg_N:EXDM|dffg:\NBit_Reg:51:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.385      ; 1.221      ;
; 0.642 ; Reg_N:IFID|dffg:\NBit_Reg:43:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.405      ; 1.248      ;
; 0.644 ; Reg_N:EXDM|dffg:\NBit_Reg:6:dffI|s_Q                                                                                       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_address_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.384      ; 1.229      ;
; 0.644 ; Reg_N:IFID|dffg:\NBit_Reg:32:dffI|s_Q                                                                                      ; Reg_N:PC|dffg:\NBit_Reg:0:dffI|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.886      ;
; 0.646 ; Reg_N:EXDM|dffg:\NBit_Reg:47:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.377      ; 1.224      ;
; 0.648 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.413      ; 1.262      ;
; 0.651 ; Reg_N:IFID|dffg:\NBit_Reg:36:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a36~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.410      ; 1.262      ;
; 0.653 ; Reg_N:EXDM|dffg:\NBit_Reg:33:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.379      ; 1.233      ;
; 0.657 ; Reg_N:EXDM|dffg:\NBit_Reg:3:dffI|s_Q                                                                                       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 1.254      ;
; 0.658 ; Reg_N:EXDM|dffg:\NBit_Reg:7:dffI|s_Q                                                                                       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_address_reg0                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.408      ; 1.267      ;
; 0.659 ; RegFile:RegisterFile|Reg_N:\Registers:3:RegisterI|dffg:\NBit_Reg:2:dffI|s_Q                                                ; Reg_N:IDEX|dffg:\NBit_Reg:2:dffI|s_Q                                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.901      ;
; 0.659 ; RegFile:RegisterFile|Reg_N:\Registers:15:RegisterI|dffg:\NBit_Reg:17:dffI|s_Q                                              ; Reg_N:IDEX|dffg:\NBit_Reg:17:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.901      ;
; 0.659 ; RegFile:RegisterFile|Reg_N:\Registers:15:RegisterI|dffg:\NBit_Reg:1:dffI|s_Q                                               ; Reg_N:IDEX|dffg:\NBit_Reg:33:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.901      ;
; 0.659 ; RegFile:RegisterFile|Reg_N:\Registers:15:RegisterI|dffg:\NBit_Reg:21:dffI|s_Q                                              ; Reg_N:IDEX|dffg:\NBit_Reg:21:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.902      ;
; 0.682 ; Reg_N:EXDM|dffg:\NBit_Reg:7:dffI|s_Q                                                                                       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_address_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.401      ; 1.284      ;
; 0.690 ; Reg_N:EXDM|dffg:\NBit_Reg:35:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.369      ; 1.260      ;
; 0.690 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.413      ; 1.304      ;
; 0.695 ; Reg_N:EXDM|dffg:\NBit_Reg:34:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.369      ; 1.265      ;
; 0.706 ; Reg_N:EXDM|dffg:\NBit_Reg:10:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.384      ; 1.291      ;
; 0.712 ; Reg_N:EXDM|dffg:\NBit_Reg:32:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.379      ; 1.292      ;
; 0.717 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a36~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.418      ; 1.336      ;
; 0.728 ; Reg_N:EXDM|dffg:\NBit_Reg:7:dffI|s_Q                                                                                       ; Reg_N:DMWB|dffg:\NBit_Reg:39:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.969      ;
; 0.733 ; Reg_N:IDEX|dffg:\NBit_Reg:32:dffI|s_Q                                                                                      ; Reg_N:EXDM|dffg:\NBit_Reg:32:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 0.974      ;
; 0.740 ; Reg_N:EXDM|dffg:\NBit_Reg:69:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:69:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.982      ;
; 0.745 ; Reg_N:PC|dffg:\NBit_Reg:14:dffI|s_Q                                                                                        ; Reg_N:IFID|dffg:\NBit_Reg:46:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.985      ;
; 0.750 ; Reg_N:PC|dffg:\NBit_Reg:16:dffI|s_Q                                                                                        ; Reg_N:IFID|dffg:\NBit_Reg:48:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 0.990      ;
; 0.762 ; Reg_N:IFID|dffg:\NBit_Reg:54:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 1.363      ;
; 0.764 ; Reg_N:IFID|dffg:\NBit_Reg:49:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.400      ; 1.365      ;
; 0.774 ; Reg_N:EXDM|dffg:\NBit_Reg:62:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.410      ; 1.385      ;
; 0.779 ; Reg_N:PC|dffg:\NBit_Reg:20:dffI|s_Q                                                                                        ; Reg_N:IFID|dffg:\NBit_Reg:52:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 1.020      ;
; 0.785 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                            ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 1.025      ;
; 0.788 ; Reg_N:PC|dffg:\NBit_Reg:21:dffI|s_Q                                                                                        ; Reg_N:IFID|dffg:\NBit_Reg:53:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 1.029      ;
; 0.789 ; Reg_N:EXDM|dffg:\NBit_Reg:60:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.410      ; 1.400      ;
; 0.795 ; Reg_N:PC|dffg:\NBit_Reg:5:dffI|s_Q                                                                                         ; Reg_N:IFID|dffg:\NBit_Reg:37:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.069      ; 1.035      ;
; 0.796 ; Reg_N:EXDM|dffg:\NBit_Reg:2:dffI|s_Q                                                                                       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.396      ; 1.393      ;
; 0.803 ; RegFile:RegisterFile|Reg_N:\Registers:14:RegisterI|dffg:\NBit_Reg:7:dffI|s_Q                                               ; Reg_N:IDEX|dffg:\NBit_Reg:7:dffI|s_Q                                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 1.044      ;
; 0.807 ; RegFile:RegisterFile|Reg_N:\Registers:2:RegisterI|dffg:\NBit_Reg:2:dffI|s_Q                                                ; Reg_N:IDEX|dffg:\NBit_Reg:34:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.070      ; 1.048      ;
; 0.811 ; Reg_N:EXDM|dffg:\NBit_Reg:5:dffI|s_Q                                                                                       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_address_reg0                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.391      ; 1.403      ;
; 0.813 ; Reg_N:EXDM|dffg:\NBit_Reg:49:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.383      ; 1.397      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'iCLK'                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 17.834 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a36 ; iCLK         ; iCLK        ; 20.000       ; 0.237      ; 2.334      ;
; 17.834 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a37 ; iCLK         ; iCLK        ; 20.000       ; 0.237      ; 2.334      ;
; 17.834 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a38 ; iCLK         ; iCLK        ; 20.000       ; 0.237      ; 2.334      ;
; 17.834 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a39 ; iCLK         ; iCLK        ; 20.000       ; 0.237      ; 2.334      ;
; 17.834 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a40 ; iCLK         ; iCLK        ; 20.000       ; 0.237      ; 2.334      ;
; 17.842 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 20.000       ; 0.232      ; 2.321      ;
; 17.842 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 20.000       ; 0.232      ; 2.321      ;
; 17.842 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 20.000       ; 0.232      ; 2.321      ;
; 17.842 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 20.000       ; 0.232      ; 2.321      ;
; 17.842 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 20.000       ; 0.232      ; 2.321      ;
; 17.842 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 20.000       ; 0.232      ; 2.321      ;
; 17.842 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 20.000       ; 0.232      ; 2.321      ;
; 17.842 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 20.000       ; 0.232      ; 2.321      ;
; 17.842 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 20.000       ; 0.232      ; 2.321      ;
; 17.842 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 20.000       ; 0.232      ; 2.321      ;
; 17.842 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 20.000       ; 0.232      ; 2.321      ;
; 17.842 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 20.000       ; 0.232      ; 2.321      ;
; 17.842 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 20.000       ; 0.232      ; 2.321      ;
; 17.842 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 20.000       ; 0.232      ; 2.321      ;
; 17.842 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 20.000       ; 0.232      ; 2.321      ;
; 17.842 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 20.000       ; 0.232      ; 2.321      ;
; 17.842 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 20.000       ; 0.232      ; 2.321      ;
; 17.842 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 20.000       ; 0.232      ; 2.321      ;
; 17.842 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 20.000       ; 0.232      ; 2.321      ;
; 17.842 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 20.000       ; 0.232      ; 2.321      ;
; 17.842 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 20.000       ; 0.232      ; 2.321      ;
; 17.842 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 20.000       ; 0.232      ; 2.321      ;
; 17.842 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 20.000       ; 0.232      ; 2.321      ;
; 17.842 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 20.000       ; 0.232      ; 2.321      ;
; 17.842 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 20.000       ; 0.232      ; 2.321      ;
; 17.842 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 20.000       ; 0.232      ; 2.321      ;
; 17.842 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 20.000       ; 0.232      ; 2.321      ;
; 17.842 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 20.000       ; 0.232      ; 2.321      ;
; 17.842 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 20.000       ; 0.232      ; 2.321      ;
; 17.842 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 20.000       ; 0.232      ; 2.321      ;
; 17.842 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 20.000       ; 0.232      ; 2.321      ;
; 17.842 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 20.000       ; 0.232      ; 2.321      ;
; 17.842 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 20.000       ; 0.232      ; 2.321      ;
; 17.842 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 20.000       ; 0.232      ; 2.321      ;
; 17.842 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a34 ; iCLK         ; iCLK        ; 20.000       ; 0.232      ; 2.321      ;
; 17.842 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a35 ; iCLK         ; iCLK        ; 20.000       ; 0.232      ; 2.321      ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'iCLK'                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.591 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 0.000        ; 0.374      ; 2.133      ;
; 1.591 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 0.000        ; 0.374      ; 2.133      ;
; 1.591 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 0.000        ; 0.374      ; 2.133      ;
; 1.591 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 0.000        ; 0.374      ; 2.133      ;
; 1.591 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 0.000        ; 0.374      ; 2.133      ;
; 1.591 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 0.000        ; 0.374      ; 2.133      ;
; 1.591 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 0.000        ; 0.374      ; 2.133      ;
; 1.591 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 0.000        ; 0.374      ; 2.133      ;
; 1.591 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 0.000        ; 0.374      ; 2.133      ;
; 1.591 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 0.000        ; 0.374      ; 2.133      ;
; 1.591 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 0.000        ; 0.374      ; 2.133      ;
; 1.591 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 0.000        ; 0.374      ; 2.133      ;
; 1.591 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 0.000        ; 0.374      ; 2.133      ;
; 1.591 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 0.000        ; 0.374      ; 2.133      ;
; 1.591 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 0.000        ; 0.374      ; 2.133      ;
; 1.591 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 0.000        ; 0.374      ; 2.133      ;
; 1.591 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 0.000        ; 0.374      ; 2.133      ;
; 1.591 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 0.000        ; 0.374      ; 2.133      ;
; 1.591 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 0.000        ; 0.374      ; 2.133      ;
; 1.591 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 0.000        ; 0.374      ; 2.133      ;
; 1.591 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 0.000        ; 0.374      ; 2.133      ;
; 1.591 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 0.000        ; 0.374      ; 2.133      ;
; 1.591 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 0.000        ; 0.374      ; 2.133      ;
; 1.591 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 0.000        ; 0.374      ; 2.133      ;
; 1.591 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 0.000        ; 0.374      ; 2.133      ;
; 1.591 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 0.000        ; 0.374      ; 2.133      ;
; 1.591 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 0.000        ; 0.374      ; 2.133      ;
; 1.591 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 0.000        ; 0.374      ; 2.133      ;
; 1.591 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 0.000        ; 0.374      ; 2.133      ;
; 1.591 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 0.000        ; 0.374      ; 2.133      ;
; 1.591 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 0.000        ; 0.374      ; 2.133      ;
; 1.591 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 0.000        ; 0.374      ; 2.133      ;
; 1.591 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 0.000        ; 0.374      ; 2.133      ;
; 1.591 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 0.000        ; 0.374      ; 2.133      ;
; 1.591 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a34 ; iCLK         ; iCLK        ; 0.000        ; 0.374      ; 2.133      ;
; 1.591 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a35 ; iCLK         ; iCLK        ; 0.000        ; 0.374      ; 2.133      ;
; 1.599 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a36 ; iCLK         ; iCLK        ; 0.000        ; 0.379      ; 2.146      ;
; 1.599 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a37 ; iCLK         ; iCLK        ; 0.000        ; 0.379      ; 2.146      ;
; 1.599 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a38 ; iCLK         ; iCLK        ; 0.000        ; 0.379      ; 2.146      ;
; 1.599 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a39 ; iCLK         ; iCLK        ; 0.000        ; 0.379      ; 2.146      ;
; 1.599 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a40 ; iCLK         ; iCLK        ; 0.000        ; 0.379      ; 2.146      ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 38.099 ns




+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; iCLK  ; 11.287 ; 0.000             ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.135 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+--------+----------------------+
; Clock ; Slack  ; End Point TNS        ;
+-------+--------+----------------------+
; iCLK  ; 18.820 ; 0.000                ;
+-------+--------+----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; iCLK  ; 0.844 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.374 ; 0.000                            ;
+-------+-------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                           ;
+--------+-----------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.287 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:8:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.258     ; 8.442      ;
; 11.341 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:27:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.227     ; 8.419      ;
; 11.422 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:2:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.246     ; 8.319      ;
; 11.426 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:23:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.227     ; 8.334      ;
; 11.435 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:11:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.237     ; 8.315      ;
; 11.452 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:24:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.242     ; 8.293      ;
; 11.484 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:12:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.235     ; 8.268      ;
; 11.498 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:7:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.258     ; 8.231      ;
; 11.499 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:9:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.259     ; 8.229      ;
; 11.502 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:25:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.242     ; 8.243      ;
; 11.511 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:21:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.246     ; 8.230      ;
; 11.512 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:10:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.246     ; 8.229      ;
; 11.519 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:5:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.252     ; 8.216      ;
; 11.521 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:14:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.252     ; 8.214      ;
; 11.544 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:26:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.235     ; 8.208      ;
; 11.573 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:3:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.258     ; 8.156      ;
; 11.574 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:19:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.240     ; 8.173      ;
; 11.588 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:20:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.246     ; 8.153      ;
; 11.595 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:16:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.252     ; 8.140      ;
; 11.616 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:18:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.235     ; 8.136      ;
; 11.637 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:6:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.240     ; 8.110      ;
; 11.699 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:8:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.249     ; 8.039      ;
; 11.721 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:22:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.241     ; 8.025      ;
; 11.753 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:27:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.218     ; 8.016      ;
; 11.822 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:17:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.240     ; 7.925      ;
; 11.834 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:2:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.237     ; 7.916      ;
; 11.838 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:23:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.218     ; 7.931      ;
; 11.847 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:11:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.228     ; 7.912      ;
; 11.849 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:31:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.241     ; 7.897      ;
; 11.851 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:30:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.241     ; 7.895      ;
; 11.864 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:24:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.233     ; 7.890      ;
; 11.883 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:15:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.240     ; 7.864      ;
; 11.892 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:4:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.241     ; 7.854      ;
; 11.896 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:12:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.226     ; 7.865      ;
; 11.910 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:7:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.249     ; 7.828      ;
; 11.911 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:9:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.250     ; 7.826      ;
; 11.913 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:13:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.240     ; 7.834      ;
; 11.914 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:25:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.233     ; 7.840      ;
; 11.923 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:21:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.237     ; 7.827      ;
; 11.924 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:10:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.237     ; 7.826      ;
; 11.931 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:5:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.243     ; 7.813      ;
; 11.933 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:14:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.243     ; 7.811      ;
; 11.945 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:28:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.241     ; 7.801      ;
; 11.956 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:26:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.226     ; 7.805      ;
; 11.985 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:3:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.249     ; 7.753      ;
; 11.986 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:19:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.231     ; 7.770      ;
; 12.000 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:20:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.237     ; 7.750      ;
; 12.007 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:16:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.243     ; 7.737      ;
; 12.017 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; Reg_N:PC|dffg:\NBit_Reg:29:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.241     ; 7.729      ;
; 12.017 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:8:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 7.895      ;
; 12.028 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:18:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.226     ; 7.733      ;
; 12.049 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:6:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.231     ; 7.707      ;
; 12.071 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:27:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.044     ; 7.872      ;
; 12.133 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:22:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.232     ; 7.622      ;
; 12.152 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:2:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.063     ; 7.772      ;
; 12.156 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:23:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.044     ; 7.787      ;
; 12.165 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:11:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.054     ; 7.768      ;
; 12.182 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:24:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.059     ; 7.746      ;
; 12.214 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:12:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.052     ; 7.721      ;
; 12.228 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:7:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 7.684      ;
; 12.229 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:9:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 7.682      ;
; 12.232 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:25:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.059     ; 7.696      ;
; 12.234 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:17:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.231     ; 7.522      ;
; 12.241 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:21:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.063     ; 7.683      ;
; 12.242 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:10:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.063     ; 7.682      ;
; 12.249 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:5:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.069     ; 7.669      ;
; 12.251 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:14:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.069     ; 7.667      ;
; 12.259 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:31:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.232     ; 7.496      ;
; 12.261 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:30:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.232     ; 7.494      ;
; 12.274 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:26:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.052     ; 7.661      ;
; 12.295 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:15:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.231     ; 7.461      ;
; 12.303 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:3:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 7.609      ;
; 12.304 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:4:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.232     ; 7.451      ;
; 12.304 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:19:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.057     ; 7.626      ;
; 12.318 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:20:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.063     ; 7.606      ;
; 12.325 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:13:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.231     ; 7.431      ;
; 12.325 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:16:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.069     ; 7.593      ;
; 12.346 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:18:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.052     ; 7.589      ;
; 12.357 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:28:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.232     ; 7.398      ;
; 12.367 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:6:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.057     ; 7.563      ;
; 12.427 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:29:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.232     ; 7.328      ;
; 12.451 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:22:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.058     ; 7.478      ;
; 12.552 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:17:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.057     ; 7.378      ;
; 12.563 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:8:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.218     ; 7.206      ;
; 12.579 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:31:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.058     ; 7.350      ;
; 12.581 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:30:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.058     ; 7.348      ;
; 12.597 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:17:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.200     ; 7.190      ;
; 12.613 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:15:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.057     ; 7.317      ;
; 12.617 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:27:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.187     ; 7.183      ;
; 12.622 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:4:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.058     ; 7.307      ;
; 12.643 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:13:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.057     ; 7.287      ;
; 12.675 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:28:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.058     ; 7.254      ;
; 12.682 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:4:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.201     ; 7.104      ;
; 12.698 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:2:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.206     ; 7.083      ;
; 12.702 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:23:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.187     ; 7.098      ;
; 12.711 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:11:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.197     ; 7.079      ;
; 12.728 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:24:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.202     ; 7.057      ;
; 12.747 ; mem:IMem|ram~43                                                                         ; Reg_N:PC|dffg:\NBit_Reg:29:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.058     ; 7.182      ;
; 12.760 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:12:dffI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.195     ; 7.032      ;
; 12.774 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_we_reg  ; Reg_N:PC|dffg:\NBit_Reg:7:dffI|s_Q  ; iCLK         ; iCLK        ; 20.000       ; -0.218     ; 6.995      ;
+--------+-----------------------------------------------------------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.135 ; Reg_N:EXDM|dffg:\NBit_Reg:45:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.225      ; 0.464      ;
; 0.145 ; Reg_N:EXDM|dffg:\NBit_Reg:41:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.225      ; 0.474      ;
; 0.148 ; Reg_N:IFID|dffg:\NBit_Reg:50:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.229      ; 0.481      ;
; 0.151 ; Reg_N:IFID|dffg:\NBit_Reg:52:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.229      ; 0.484      ;
; 0.152 ; Reg_N:IFID|dffg:\NBit_Reg:32:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a36~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.228      ; 0.484      ;
; 0.154 ; Reg_N:EXDM|dffg:\NBit_Reg:40:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.227      ; 0.485      ;
; 0.157 ; Reg_N:IFID|dffg:\NBit_Reg:61:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.229      ; 0.490      ;
; 0.157 ; Reg_N:IFID|dffg:\NBit_Reg:59:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.229      ; 0.490      ;
; 0.157 ; Reg_N:IFID|dffg:\NBit_Reg:55:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.229      ; 0.490      ;
; 0.161 ; Reg_N:EXDM|dffg:\NBit_Reg:61:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.225      ; 0.490      ;
; 0.161 ; Reg_N:IFID|dffg:\NBit_Reg:53:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.229      ; 0.494      ;
; 0.162 ; Reg_N:IFID|dffg:\NBit_Reg:57:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.229      ; 0.495      ;
; 0.166 ; Reg_N:IFID|dffg:\NBit_Reg:63:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.229      ; 0.499      ;
; 0.171 ; Reg_N:IFID|dffg:\NBit_Reg:33:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a36~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.228      ; 0.503      ;
; 0.173 ; Reg_N:IFID|dffg:\NBit_Reg:62:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.229      ; 0.506      ;
; 0.184 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                            ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.307      ;
; 0.189 ; Reg_N:PC|dffg:\NBit_Reg:1:dffI|s_Q                                                                                         ; Reg_N:IFID|dffg:\NBit_Reg:33:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; Reg_N:PC|dffg:\NBit_Reg:0:dffI|s_Q                                                                                         ; Reg_N:IFID|dffg:\NBit_Reg:32:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                            ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.314      ;
; 0.197 ; Reg_N:IDEX|dffg:\NBit_Reg:105:dffI|s_Q                                                                                     ; Reg_N:EXDM|dffg:\NBit_Reg:73:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.321      ;
; 0.199 ; Reg_N:IDEX|dffg:\NBit_Reg:39:dffI|s_Q                                                                                      ; Reg_N:EXDM|dffg:\NBit_Reg:39:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.324      ;
; 0.201 ; Reg_N:IDEX|dffg:\NBit_Reg:33:dffI|s_Q                                                                                      ; Reg_N:EXDM|dffg:\NBit_Reg:33:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.325      ;
; 0.203 ; Reg_N:IDEX|dffg:\NBit_Reg:35:dffI|s_Q                                                                                      ; Reg_N:EXDM|dffg:\NBit_Reg:35:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.327      ;
; 0.208 ; Reg_N:IDEX|dffg:\NBit_Reg:60:dffI|s_Q                                                                                      ; Reg_N:EXDM|dffg:\NBit_Reg:60:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.332      ;
; 0.213 ; Reg_N:EXDM|dffg:\NBit_Reg:42:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.244      ; 0.561      ;
; 0.214 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe3a[1]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.337      ;
; 0.214 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                            ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.337      ;
; 0.253 ; Reg_N:EXDM|dffg:\NBit_Reg:8:dffI|s_Q                                                                                       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_address_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.221      ; 0.578      ;
; 0.253 ; Reg_N:EXDM|dffg:\NBit_Reg:36:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 0.581      ;
; 0.259 ; Reg_N:IFID|dffg:\NBit_Reg:33:dffI|s_Q                                                                                      ; Reg_N:PC|dffg:\NBit_Reg:1:dffI|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.384      ;
; 0.262 ; Reg_N:EXDM|dffg:\NBit_Reg:2:dffI|s_Q                                                                                       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_address_reg0                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.229      ; 0.595      ;
; 0.262 ; Reg_N:EXDM|dffg:\NBit_Reg:70:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:70:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; Reg_N:EXDM|dffg:\NBit_Reg:72:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:72:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; Reg_N:EXDM|dffg:\NBit_Reg:22:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:54:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.386      ;
; 0.262 ; Reg_N:EXDM|dffg:\NBit_Reg:25:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:57:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.386      ;
; 0.263 ; Reg_N:EXDM|dffg:\NBit_Reg:31:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:63:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.387      ;
; 0.263 ; Reg_N:EXDM|dffg:\NBit_Reg:19:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:51:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.387      ;
; 0.263 ; Reg_N:EXDM|dffg:\NBit_Reg:26:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:58:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; Reg_N:PC|dffg:\NBit_Reg:31:dffI|s_Q                                                                                        ; Reg_N:IFID|dffg:\NBit_Reg:63:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.034      ; 0.381      ;
; 0.263 ; Reg_N:EXDM|dffg:\NBit_Reg:23:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:55:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.387      ;
; 0.264 ; Reg_N:EXDM|dffg:\NBit_Reg:27:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:59:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.389      ;
; 0.264 ; Reg_N:EXDM|dffg:\NBit_Reg:20:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:52:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.389      ;
; 0.264 ; Reg_N:EXDM|dffg:\NBit_Reg:18:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:50:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.387      ;
; 0.264 ; Reg_N:EXDM|dffg:\NBit_Reg:30:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:62:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.388      ;
; 0.264 ; Reg_N:EXDM|dffg:\NBit_Reg:24:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:56:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.388      ;
; 0.266 ; Reg_N:EXDM|dffg:\NBit_Reg:15:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:47:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.389      ;
; 0.266 ; Reg_N:EXDM|dffg:\NBit_Reg:28:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:60:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.389      ;
; 0.267 ; Reg_N:EXDM|dffg:\NBit_Reg:16:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:48:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.390      ;
; 0.267 ; Reg_N:IDEX|dffg:\NBit_Reg:34:dffI|s_Q                                                                                      ; Reg_N:EXDM|dffg:\NBit_Reg:34:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.391      ;
; 0.268 ; Reg_N:EXDM|dffg:\NBit_Reg:4:dffI|s_Q                                                                                       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_address_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.222      ; 0.594      ;
; 0.268 ; Reg_N:IFID|dffg:\NBit_Reg:58:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.229      ; 0.601      ;
; 0.270 ; Reg_N:EXDM|dffg:\NBit_Reg:5:dffI|s_Q                                                                                       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_address_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.222      ; 0.596      ;
; 0.271 ; Reg_N:EXDM|dffg:\NBit_Reg:55:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.244      ; 0.619      ;
; 0.273 ; Reg_N:IFID|dffg:\NBit_Reg:56:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.229      ; 0.606      ;
; 0.273 ; Reg_N:IDEX|dffg:\NBit_Reg:44:dffI|s_Q                                                                                      ; Reg_N:EXDM|dffg:\NBit_Reg:44:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.399      ;
; 0.276 ; Reg_N:IFID|dffg:\NBit_Reg:39:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 0.615      ;
; 0.280 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe3a[0]                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.403      ;
; 0.285 ; Reg_N:IFID|dffg:\NBit_Reg:46:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 0.624      ;
; 0.287 ; Reg_N:IFID|dffg:\NBit_Reg:43:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 0.626      ;
; 0.290 ; Reg_N:EXDM|dffg:\NBit_Reg:37:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.238      ; 0.632      ;
; 0.291 ; Reg_N:IFID|dffg:\NBit_Reg:42:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 0.630      ;
; 0.297 ; Reg_N:IFID|dffg:\NBit_Reg:36:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a36~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.241      ; 0.642      ;
; 0.301 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1] ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.244      ; 0.649      ;
; 0.302 ; Reg_N:EXDM|dffg:\NBit_Reg:7:dffI|s_Q                                                                                       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_address_reg0                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.243      ; 0.649      ;
; 0.303 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0] ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|cntr_p8h:cntr5|counter_reg_bit[0]                            ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.427      ;
; 0.303 ; Reg_N:EXDM|dffg:\NBit_Reg:51:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.215      ; 0.622      ;
; 0.304 ; Reg_N:EXDM|dffg:\NBit_Reg:3:dffI|s_Q                                                                                       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.230      ; 0.638      ;
; 0.308 ; Reg_N:EXDM|dffg:\NBit_Reg:47:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a14~porta_datain_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.210      ; 0.622      ;
; 0.312 ; Reg_N:EXDM|dffg:\NBit_Reg:33:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.211      ; 0.627      ;
; 0.313 ; Reg_N:EXDM|dffg:\NBit_Reg:7:dffI|s_Q                                                                                       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_address_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.236      ; 0.653      ;
; 0.314 ; Reg_N:EXDM|dffg:\NBit_Reg:6:dffI|s_Q                                                                                       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_address_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.221      ; 0.639      ;
; 0.324 ; Reg_N:IFID|dffg:\NBit_Reg:32:dffI|s_Q                                                                                      ; Reg_N:PC|dffg:\NBit_Reg:0:dffI|s_Q                                                                                                                    ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.449      ;
; 0.326 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.244      ; 0.674      ;
; 0.333 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a36~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.250      ; 0.687      ;
; 0.334 ; RegFile:RegisterFile|Reg_N:\Registers:3:RegisterI|dffg:\NBit_Reg:2:dffI|s_Q                                                ; Reg_N:IDEX|dffg:\NBit_Reg:2:dffI|s_Q                                                                                                                  ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.458      ;
; 0.334 ; Reg_N:EXDM|dffg:\NBit_Reg:10:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.221      ; 0.659      ;
; 0.334 ; RegFile:RegisterFile|Reg_N:\Registers:15:RegisterI|dffg:\NBit_Reg:21:dffI|s_Q                                              ; Reg_N:IDEX|dffg:\NBit_Reg:21:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.460      ;
; 0.335 ; RegFile:RegisterFile|Reg_N:\Registers:15:RegisterI|dffg:\NBit_Reg:17:dffI|s_Q                                              ; Reg_N:IDEX|dffg:\NBit_Reg:17:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.459      ;
; 0.335 ; RegFile:RegisterFile|Reg_N:\Registers:15:RegisterI|dffg:\NBit_Reg:1:dffI|s_Q                                               ; Reg_N:IDEX|dffg:\NBit_Reg:33:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.459      ;
; 0.339 ; Reg_N:EXDM|dffg:\NBit_Reg:32:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.212      ; 0.655      ;
; 0.339 ; Reg_N:EXDM|dffg:\NBit_Reg:35:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.201      ; 0.644      ;
; 0.340 ; Reg_N:EXDM|dffg:\NBit_Reg:34:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0                                                           ; iCLK         ; iCLK        ; 0.000        ; 0.201      ; 0.645      ;
; 0.341 ; Reg_N:EXDM|dffg:\NBit_Reg:69:dffI|s_Q                                                                                      ; Reg_N:DMWB|dffg:\NBit_Reg:69:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.466      ;
; 0.341 ; Reg_N:IDEX|dffg:\NBit_Reg:32:dffI|s_Q                                                                                      ; Reg_N:EXDM|dffg:\NBit_Reg:32:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.466      ;
; 0.343 ; Reg_N:EXDM|dffg:\NBit_Reg:7:dffI|s_Q                                                                                       ; Reg_N:DMWB|dffg:\NBit_Reg:39:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.466      ;
; 0.360 ; Reg_N:PC|dffg:\NBit_Reg:14:dffI|s_Q                                                                                        ; Reg_N:IFID|dffg:\NBit_Reg:46:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.483      ;
; 0.363 ; Reg_N:PC|dffg:\NBit_Reg:16:dffI|s_Q                                                                                        ; Reg_N:IFID|dffg:\NBit_Reg:48:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.486      ;
; 0.364 ; Reg_N:IFID|dffg:\NBit_Reg:49:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.229      ; 0.697      ;
; 0.370 ; Reg_N:IFID|dffg:\NBit_Reg:54:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.229      ; 0.703      ;
; 0.375 ; Reg_N:PC|dffg:\NBit_Reg:20:dffI|s_Q                                                                                        ; Reg_N:IFID|dffg:\NBit_Reg:52:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.498      ;
; 0.376 ; Reg_N:PC|dffg:\NBit_Reg:21:dffI|s_Q                                                                                        ; Reg_N:IFID|dffg:\NBit_Reg:53:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.499      ;
; 0.380 ; Reg_N:EXDM|dffg:\NBit_Reg:2:dffI|s_Q                                                                                       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.231      ; 0.715      ;
; 0.380 ; Reg_N:PC|dffg:\NBit_Reg:5:dffI|s_Q                                                                                         ; Reg_N:IFID|dffg:\NBit_Reg:37:dffI|s_Q                                                                                                                 ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.503      ;
; 0.381 ; Reg_N:EXDM|dffg:\NBit_Reg:62:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 0.718      ;
; 0.383 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|cntr_6pf:cntr1|counter_reg_bit[1]                            ; iCLK         ; iCLK        ; 0.000        ; 0.039      ; 0.506      ;
; 0.385 ; Reg_N:EXDM|dffg:\NBit_Reg:60:dffI|s_Q                                                                                      ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_datain_reg0                                                          ; iCLK         ; iCLK        ; 0.000        ; 0.233      ; 0.722      ;
; 0.392 ; Reg_N:IFID|dffg:\NBit_Reg:35:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a36~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.241      ; 0.737      ;
; 0.392 ; Reg_N:IFID|dffg:\NBit_Reg:60:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.229      ; 0.725      ;
; 0.393 ; Reg_N:IFID|dffg:\NBit_Reg:47:dffI|s_Q                                                                                      ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.235      ; 0.732      ;
; 0.395 ; Reg_N:EXDM|dffg:\NBit_Reg:5:dffI|s_Q                                                                                       ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a23~porta_address_reg0                                                         ; iCLK         ; iCLK        ; 0.000        ; 0.229      ; 0.728      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'iCLK'                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                      ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.820 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a36 ; iCLK         ; iCLK        ; 20.000       ; 0.142      ; 1.277      ;
; 18.820 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a37 ; iCLK         ; iCLK        ; 20.000       ; 0.142      ; 1.277      ;
; 18.820 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a38 ; iCLK         ; iCLK        ; 20.000       ; 0.142      ; 1.277      ;
; 18.820 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a39 ; iCLK         ; iCLK        ; 20.000       ; 0.142      ; 1.277      ;
; 18.820 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a40 ; iCLK         ; iCLK        ; 20.000       ; 0.142      ; 1.277      ;
; 18.826 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 20.000       ; 0.137      ; 1.266      ;
; 18.826 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 20.000       ; 0.137      ; 1.266      ;
; 18.826 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 20.000       ; 0.137      ; 1.266      ;
; 18.826 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 20.000       ; 0.137      ; 1.266      ;
; 18.826 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 20.000       ; 0.137      ; 1.266      ;
; 18.826 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 20.000       ; 0.137      ; 1.266      ;
; 18.826 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 20.000       ; 0.137      ; 1.266      ;
; 18.826 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 20.000       ; 0.137      ; 1.266      ;
; 18.826 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 20.000       ; 0.137      ; 1.266      ;
; 18.826 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 20.000       ; 0.137      ; 1.266      ;
; 18.826 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 20.000       ; 0.137      ; 1.266      ;
; 18.826 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 20.000       ; 0.137      ; 1.266      ;
; 18.826 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 20.000       ; 0.137      ; 1.266      ;
; 18.826 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 20.000       ; 0.137      ; 1.266      ;
; 18.826 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 20.000       ; 0.137      ; 1.266      ;
; 18.826 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 20.000       ; 0.137      ; 1.266      ;
; 18.826 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 20.000       ; 0.137      ; 1.266      ;
; 18.826 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 20.000       ; 0.137      ; 1.266      ;
; 18.826 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 20.000       ; 0.137      ; 1.266      ;
; 18.826 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 20.000       ; 0.137      ; 1.266      ;
; 18.826 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 20.000       ; 0.137      ; 1.266      ;
; 18.826 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 20.000       ; 0.137      ; 1.266      ;
; 18.826 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 20.000       ; 0.137      ; 1.266      ;
; 18.826 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 20.000       ; 0.137      ; 1.266      ;
; 18.826 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 20.000       ; 0.137      ; 1.266      ;
; 18.826 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 20.000       ; 0.137      ; 1.266      ;
; 18.826 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 20.000       ; 0.137      ; 1.266      ;
; 18.826 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 20.000       ; 0.137      ; 1.266      ;
; 18.826 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 20.000       ; 0.137      ; 1.266      ;
; 18.826 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 20.000       ; 0.137      ; 1.266      ;
; 18.826 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 20.000       ; 0.137      ; 1.266      ;
; 18.826 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 20.000       ; 0.137      ; 1.266      ;
; 18.826 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 20.000       ; 0.137      ; 1.266      ;
; 18.826 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 20.000       ; 0.137      ; 1.266      ;
; 18.826 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a34 ; iCLK         ; iCLK        ; 20.000       ; 0.137      ; 1.266      ;
; 18.826 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a35 ; iCLK         ; iCLK        ; 20.000       ; 0.137      ; 1.266      ;
+--------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'iCLK'                                                                                                                                                                                                                                                                              ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                      ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.844 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0  ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.158      ;
; 0.844 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a1  ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.158      ;
; 0.844 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a2  ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.158      ;
; 0.844 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a3  ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.158      ;
; 0.844 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a4  ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.158      ;
; 0.844 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a5  ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.158      ;
; 0.844 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a6  ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.158      ;
; 0.844 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a7  ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.158      ;
; 0.844 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a8  ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.158      ;
; 0.844 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a9  ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.158      ;
; 0.844 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a10 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.158      ;
; 0.844 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a11 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.158      ;
; 0.844 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a12 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.158      ;
; 0.844 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a13 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.158      ;
; 0.844 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a14 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.158      ;
; 0.844 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a15 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.158      ;
; 0.844 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a16 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.158      ;
; 0.844 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a17 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.158      ;
; 0.844 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a18 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.158      ;
; 0.844 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a19 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.158      ;
; 0.844 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a20 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.158      ;
; 0.844 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a21 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.158      ;
; 0.844 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a22 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.158      ;
; 0.844 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a23 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.158      ;
; 0.844 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a24 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.158      ;
; 0.844 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a25 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.158      ;
; 0.844 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a26 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.158      ;
; 0.844 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a27 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.158      ;
; 0.844 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a28 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.158      ;
; 0.844 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a29 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.158      ;
; 0.844 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a30 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.158      ;
; 0.844 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a31 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.158      ;
; 0.844 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a32 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.158      ;
; 0.844 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a33 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.158      ;
; 0.844 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a34 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.158      ;
; 0.844 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a35 ; iCLK         ; iCLK        ; 0.000        ; 0.224      ; 1.158      ;
; 0.848 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a36 ; iCLK         ; iCLK        ; 0.000        ; 0.230      ; 1.168      ;
; 0.848 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a37 ; iCLK         ; iCLK        ; 0.000        ; 0.230      ; 1.168      ;
; 0.848 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a38 ; iCLK         ; iCLK        ; 0.000        ; 0.230      ; 1.168      ;
; 0.848 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a39 ; iCLK         ; iCLK        ; 0.000        ; 0.230      ; 1.168      ;
; 0.848 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6 ; Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a40 ; iCLK         ; iCLK        ; 0.000        ; 0.230      ; 1.168      ;
+-------+------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 38.962 ns




+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 2.296 ; 0.135 ; 17.628   ; 0.844   ; 9.374               ;
;  iCLK            ; 2.296 ; 0.135 ; 17.628   ; 0.844   ; 9.374               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  iCLK            ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; oALUOut[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[16]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[17]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[18]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[19]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[20]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[21]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[22]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[23]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[24]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[25]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[26]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[27]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[28]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[29]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[30]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[31]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; iInstAddr[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[16]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[17]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[18]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[19]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[20]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[21]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[22]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[23]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[24]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[25]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[26]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[27]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[28]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[29]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[30]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[31]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iCLK                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iRST                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstLd                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[26]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[29]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[30]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[31]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[27]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[28]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[17]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[16]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[20]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[18]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[19]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[22]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[21]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[25]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[23]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[24]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 490259   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 490259   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 41       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 41       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 44    ; 44   ;
; Unconstrained Input Port Paths  ; 1336  ; 1336 ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 2351  ; 2351 ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; iCLK   ; iCLK  ; Base ; Constrained ;
+--------+-------+------+-------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Copyright (C) 2020  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Wed Nov  8 16:21:28 2023
Info: Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332104): Reading SDC File: 'toolflow.sdc'
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 2.296
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.296               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.337
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.337               0.000 iCLK 
Info (332146): Worst-case recovery slack is 17.628
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.628               0.000 iCLK 
Info (332146): Worst-case removal slack is 1.764
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.764               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.630
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.630               0.000 iCLK 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 37.883 ns
    Info (332114): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.296
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 2.296 
    Info (332115): ===================================================================
    Info (332115): From Node    : mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg
    Info (332115): To Node      : Reg_N:PC|dffg:\NBit_Reg:8:dffI|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.423      3.423  R        clock network delay
    Info (332115):      3.686      0.263     uTco  mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg
    Info (332115):      6.535      2.849 RF  CELL  IMem|ram_rtl_0|auto_generated|ram_block1a11|portadataout[6]
    Info (332115):      7.319      0.784 FF    IC  IMem|ram~60|datab
    Info (332115):      7.675      0.356 FF  CELL  IMem|ram~60|combout
    Info (332115):      8.641      0.966 FF    IC  RegisterFile|Mux1|Mux30~11|datab
    Info (332115):      9.082      0.441 FR  CELL  RegisterFile|Mux1|Mux30~11|combout
    Info (332115):      9.527      0.445 RR    IC  RegisterFile|Mux1|Mux30~12|dataa
    Info (332115):      9.944      0.417 RR  CELL  RegisterFile|Mux1|Mux30~12|combout
    Info (332115):     11.371      1.427 RR    IC  RegisterFile|Mux1|Mux30~15|datac
    Info (332115):     11.658      0.287 RR  CELL  RegisterFile|Mux1|Mux30~15|combout
    Info (332115):     12.035      0.377 RR    IC  RegisterFile|Mux1|Mux30~18|datad
    Info (332115):     12.190      0.155 RR  CELL  RegisterFile|Mux1|Mux30~18|combout
    Info (332115):     14.097      1.907 RR    IC  RegisterFile|Mux1|Mux30~19|datac
    Info (332115):     14.382      0.285 RR  CELL  RegisterFile|Mux1|Mux30~19|combout
    Info (332115):     15.652      1.270 RR    IC  BranchChkr|Equal0~0|dataa
    Info (332115):     16.081      0.429 RF  CELL  BranchChkr|Equal0~0|combout
    Info (332115):     16.538      0.457 FF    IC  BranchChkr|Equal0~10|datab
    Info (332115):     16.888      0.350 FF  CELL  BranchChkr|Equal0~10|combout
    Info (332115):     17.164      0.276 FF    IC  BranchChkr|output~0|dataa
    Info (332115):     17.518      0.354 FF  CELL  BranchChkr|output~0|combout
    Info (332115):     17.855      0.337 FF    IC  MuxPCWriteBack|\G_NBit_MUX:25:MUXI|g_Or|o_F~0|datab
    Info (332115):     18.280      0.425 FF  CELL  MuxPCWriteBack|\G_NBit_MUX:25:MUXI|g_Or|o_F~0|combout
    Info (332115):     19.085      0.805 FF    IC  MuxPCWriteBack|\G_NBit_MUX:8:MUXI|g_Or|o_F~0|datad
    Info (332115):     19.235      0.150 FR  CELL  MuxPCWriteBack|\G_NBit_MUX:8:MUXI|g_Or|o_F~0|combout
    Info (332115):     19.919      0.684 RR    IC  MuxPCWriteBack|\G_NBit_MUX:8:MUXI|g_Or|o_F~1|datac
    Info (332115):     20.206      0.287 RR  CELL  MuxPCWriteBack|\G_NBit_MUX:8:MUXI|g_Or|o_F~1|combout
    Info (332115):     20.410      0.204 RR    IC  MuxReset|\G_NBit_MUX:8:MUXI|g_And1|o_F~0|datad
    Info (332115):     20.565      0.155 RR  CELL  MuxReset|\G_NBit_MUX:8:MUXI|g_And1|o_F~0|combout
    Info (332115):     20.565      0.000 RR    IC  PC|\NBit_Reg:8:dffI|s_Q|d
    Info (332115):     20.652      0.087 RR  CELL  Reg_N:PC|dffg:\NBit_Reg:8:dffI|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.918      2.918  R        clock network delay
    Info (332115):     22.950      0.032           clock pessimism removed
    Info (332115):     22.930     -0.020           clock uncertainty
    Info (332115):     22.948      0.018     uTsu  Reg_N:PC|dffg:\NBit_Reg:8:dffI|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    20.652
    Info (332115): Data Required Time :    22.948
    Info (332115): Slack              :     2.296 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.337
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.337 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reg_N:EXDM|dffg:\NBit_Reg:45:dffI|s_Q
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.932      2.932  R        clock network delay
    Info (332115):      3.164      0.232     uTco  Reg_N:EXDM|dffg:\NBit_Reg:45:dffI|s_Q
    Info (332115):      3.164      0.000 RR  CELL  EXDM|\NBit_Reg:45:dffI|s_Q|q
    Info (332115):      3.860      0.696 RR    IC  DMem|ram_rtl_0|auto_generated|ram_block1a5|portadatain[8]
    Info (332115):      3.932      0.072 RR  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.405      3.405  R        clock network delay
    Info (332115):      3.373     -0.032           clock pessimism removed
    Info (332115):      3.373      0.000           clock uncertainty
    Info (332115):      3.595      0.222      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.932
    Info (332115): Data Required Time :     3.595
    Info (332115): Slack              :     0.337 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.628
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.628 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6
    Info (332115): To Node      : Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a36
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.026      3.026  R        clock network delay
    Info (332115):      3.258      0.232     uTco  Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6
    Info (332115):      3.258      0.000 RR  CELL  IDEX|\NBit_Reg:115:dffI|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      4.310      1.052 RR    IC  IDEX|\NBit_Reg:115:dffI|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a36|clr0
    Info (332115):      5.590      1.280 RF  CELL  Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a36
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     23.264      3.264  R        clock network delay
    Info (332115):     23.296      0.032           clock pessimism removed
    Info (332115):     23.276     -0.020           clock uncertainty
    Info (332115):     23.218     -0.058     uTsu  Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a36
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.590
    Info (332115): Data Required Time :    23.218
    Info (332115): Slack              :    17.628 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.764
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.764 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6
    Info (332115): To Node      : Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.916      2.916  R        clock network delay
    Info (332115):      3.148      0.232     uTco  Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6
    Info (332115):      3.148      0.000 FF  CELL  IDEX|\NBit_Reg:115:dffI|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      4.116      0.968 FF    IC  IDEX|\NBit_Reg:115:dffI|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      5.282      1.166 FR  CELL  Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.364      3.364  R        clock network delay
    Info (332115):      3.332     -0.032           clock pessimism removed
    Info (332115):      3.332      0.000           clock uncertainty
    Info (332115):      3.518      0.186      uTh  Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.282
    Info (332115): Data Required Time :     3.518
    Info (332115): Slack              :     1.764 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332146): Worst-case setup slack is 3.803
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.803               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.343
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.343               0.000 iCLK 
Info (332146): Worst-case recovery slack is 17.834
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    17.834               0.000 iCLK 
Info (332146): Worst-case removal slack is 1.591
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.591               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.646
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.646               0.000 iCLK 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 38.099 ns
    Info (332114): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.803
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 3.803 
    Info (332115): ===================================================================
    Info (332115): From Node    : mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg
    Info (332115): To Node      : Reg_N:PC|dffg:\NBit_Reg:8:dffI|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.101      3.101  R        clock network delay
    Info (332115):      3.337      0.236     uTco  mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg
    Info (332115):      5.922      2.585 RF  CELL  IMem|ram_rtl_0|auto_generated|ram_block1a11|portadataout[6]
    Info (332115):      6.627      0.705 FF    IC  IMem|ram~60|datab
    Info (332115):      6.942      0.315 FF  CELL  IMem|ram~60|combout
    Info (332115):      7.805      0.863 FF    IC  RegisterFile|Mux1|Mux30~11|datab
    Info (332115):      8.196      0.391 FR  CELL  RegisterFile|Mux1|Mux30~11|combout
    Info (332115):      8.620      0.424 RR    IC  RegisterFile|Mux1|Mux30~12|dataa
    Info (332115):      9.000      0.380 RR  CELL  RegisterFile|Mux1|Mux30~12|combout
    Info (332115):     10.329      1.329 RR    IC  RegisterFile|Mux1|Mux30~15|datac
    Info (332115):     10.594      0.265 RR  CELL  RegisterFile|Mux1|Mux30~15|combout
    Info (332115):     10.953      0.359 RR    IC  RegisterFile|Mux1|Mux30~18|datad
    Info (332115):     11.097      0.144 RR  CELL  RegisterFile|Mux1|Mux30~18|combout
    Info (332115):     12.879      1.782 RR    IC  RegisterFile|Mux1|Mux30~19|datac
    Info (332115):     13.142      0.263 RR  CELL  RegisterFile|Mux1|Mux30~19|combout
    Info (332115):     14.342      1.200 RR    IC  BranchChkr|Equal0~0|dataa
    Info (332115):     14.709      0.367 RR  CELL  BranchChkr|Equal0~0|combout
    Info (332115):     15.140      0.431 RR    IC  BranchChkr|Equal0~10|datab
    Info (332115):     15.453      0.313 RR  CELL  BranchChkr|Equal0~10|combout
    Info (332115):     15.672      0.219 RR    IC  BranchChkr|output~0|dataa
    Info (332115):     16.016      0.344 RF  CELL  BranchChkr|output~0|combout
    Info (332115):     16.322      0.306 FF    IC  MuxPCWriteBack|\G_NBit_MUX:25:MUXI|g_Or|o_F~0|datab
    Info (332115):     16.700      0.378 FF  CELL  MuxPCWriteBack|\G_NBit_MUX:25:MUXI|g_Or|o_F~0|combout
    Info (332115):     17.421      0.721 FF    IC  MuxPCWriteBack|\G_NBit_MUX:8:MUXI|g_Or|o_F~0|datad
    Info (332115):     17.555      0.134 FR  CELL  MuxPCWriteBack|\G_NBit_MUX:8:MUXI|g_Or|o_F~0|combout
    Info (332115):     18.195      0.640 RR    IC  MuxPCWriteBack|\G_NBit_MUX:8:MUXI|g_Or|o_F~1|datac
    Info (332115):     18.460      0.265 RR  CELL  MuxPCWriteBack|\G_NBit_MUX:8:MUXI|g_Or|o_F~1|combout
    Info (332115):     18.648      0.188 RR    IC  MuxReset|\G_NBit_MUX:8:MUXI|g_And1|o_F~0|datad
    Info (332115):     18.792      0.144 RR  CELL  MuxReset|\G_NBit_MUX:8:MUXI|g_And1|o_F~0|combout
    Info (332115):     18.792      0.000 RR    IC  PC|\NBit_Reg:8:dffI|s_Q|d
    Info (332115):     18.872      0.080 RR  CELL  Reg_N:PC|dffg:\NBit_Reg:8:dffI|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.648      2.648  R        clock network delay
    Info (332115):     22.676      0.028           clock pessimism removed
    Info (332115):     22.656     -0.020           clock uncertainty
    Info (332115):     22.675      0.019     uTsu  Reg_N:PC|dffg:\NBit_Reg:8:dffI|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    18.872
    Info (332115): Data Required Time :    22.675
    Info (332115): Slack              :     3.803 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.343
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.343 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reg_N:EXDM|dffg:\NBit_Reg:45:dffI|s_Q
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.661      2.661  R        clock network delay
    Info (332115):      2.874      0.213     uTco  Reg_N:EXDM|dffg:\NBit_Reg:45:dffI|s_Q
    Info (332115):      2.874      0.000 RR  CELL  EXDM|\NBit_Reg:45:dffI|s_Q|q
    Info (332115):      3.525      0.651 RR    IC  DMem|ram_rtl_0|auto_generated|ram_block1a5|portadatain[8]
    Info (332115):      3.598      0.073 RR  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.082      3.082  R        clock network delay
    Info (332115):      3.054     -0.028           clock pessimism removed
    Info (332115):      3.054      0.000           clock uncertainty
    Info (332115):      3.255      0.201      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.598
    Info (332115): Data Required Time :     3.255
    Info (332115): Slack              :     0.343 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.834
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 17.834 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6
    Info (332115): To Node      : Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a36
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.743      2.743  R        clock network delay
    Info (332115):      2.956      0.213     uTco  Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6
    Info (332115):      2.956      0.000 RR  CELL  IDEX|\NBit_Reg:115:dffI|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      3.929      0.973 RR    IC  IDEX|\NBit_Reg:115:dffI|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a36|clr0
    Info (332115):      5.077      1.148 RF  CELL  Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a36
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.952      2.952  R        clock network delay
    Info (332115):     22.980      0.028           clock pessimism removed
    Info (332115):     22.960     -0.020           clock uncertainty
    Info (332115):     22.911     -0.049     uTsu  Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a36
    Info (332115): 
    Info (332115): Data Arrival Time  :     5.077
    Info (332115): Data Required Time :    22.911
    Info (332115): Slack              :    17.834 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.591
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.591 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6
    Info (332115): To Node      : Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.645      2.645  R        clock network delay
    Info (332115):      2.858      0.213     uTco  Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6
    Info (332115):      2.858      0.000 FF  CELL  IDEX|\NBit_Reg:115:dffI|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      3.729      0.871 FF    IC  IDEX|\NBit_Reg:115:dffI|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      4.778      1.049 FR  CELL  Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.047      3.047  R        clock network delay
    Info (332115):      3.019     -0.028           clock pessimism removed
    Info (332115):      3.019      0.000           clock uncertainty
    Info (332115):      3.187      0.168      uTh  Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.778
    Info (332115): Data Required Time :     3.187
    Info (332115): Slack              :     1.591 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 1200mV 0C Model
Info (332146): Worst-case setup slack is 11.287
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.287               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.135
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.135               0.000 iCLK 
Info (332146): Worst-case recovery slack is 18.820
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.820               0.000 iCLK 
Info (332146): Worst-case removal slack is 0.844
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.844               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.374
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.374               0.000 iCLK 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 38.962 ns
    Info (332114): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.287
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 11.287 
    Info (332115): ===================================================================
    Info (332115): From Node    : mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg
    Info (332115): To Node      : Reg_N:PC|dffg:\NBit_Reg:8:dffI|s_Q
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.821      1.821  R        clock network delay
    Info (332115):      1.949      0.128     uTco  mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg
    Info (332115):      3.083      1.134 RF  CELL  IMem|ram_rtl_0|auto_generated|ram_block1a11|portadataout[6]
    Info (332115):      3.521      0.438 FF    IC  IMem|ram~60|datab
    Info (332115):      3.697      0.176 FF  CELL  IMem|ram~60|combout
    Info (332115):      4.214      0.517 FF    IC  RegisterFile|Mux1|Mux30~11|datab
    Info (332115):      4.390      0.176 FF  CELL  RegisterFile|Mux1|Mux30~11|combout
    Info (332115):      4.615      0.225 FF    IC  RegisterFile|Mux1|Mux30~12|dataa
    Info (332115):      4.819      0.204 FF  CELL  RegisterFile|Mux1|Mux30~12|combout
    Info (332115):      5.604      0.785 FF    IC  RegisterFile|Mux1|Mux30~15|datac
    Info (332115):      5.737      0.133 FF  CELL  RegisterFile|Mux1|Mux30~15|combout
    Info (332115):      5.930      0.193 FF    IC  RegisterFile|Mux1|Mux30~18|datad
    Info (332115):      5.993      0.063 FF  CELL  RegisterFile|Mux1|Mux30~18|combout
    Info (332115):      6.991      0.998 FF    IC  RegisterFile|Mux1|Mux30~19|datac
    Info (332115):      7.124      0.133 FF  CELL  RegisterFile|Mux1|Mux30~19|combout
    Info (332115):      7.808      0.684 FF    IC  BranchChkr|Equal0~0|dataa
    Info (332115):      7.987      0.179 FF  CELL  BranchChkr|Equal0~0|combout
    Info (332115):      8.219      0.232 FF    IC  BranchChkr|Equal0~10|datab
    Info (332115):      8.393      0.174 FF  CELL  BranchChkr|Equal0~10|combout
    Info (332115):      8.528      0.135 FF    IC  BranchChkr|output~0|dataa
    Info (332115):      8.701      0.173 FF  CELL  BranchChkr|output~0|combout
    Info (332115):      8.870      0.169 FF    IC  MuxPCWriteBack|\G_NBit_MUX:25:MUXI|g_Or|o_F~0|datab
    Info (332115):      9.077      0.207 FF  CELL  MuxPCWriteBack|\G_NBit_MUX:25:MUXI|g_Or|o_F~0|combout
    Info (332115):      9.504      0.427 FF    IC  MuxPCWriteBack|\G_NBit_MUX:8:MUXI|g_Or|o_F~0|datad
    Info (332115):      9.567      0.063 FF  CELL  MuxPCWriteBack|\G_NBit_MUX:8:MUXI|g_Or|o_F~0|combout
    Info (332115):      9.910      0.343 FF    IC  MuxPCWriteBack|\G_NBit_MUX:8:MUXI|g_Or|o_F~1|datac
    Info (332115):     10.043      0.133 FF  CELL  MuxPCWriteBack|\G_NBit_MUX:8:MUXI|g_Or|o_F~1|combout
    Info (332115):     10.150      0.107 FF    IC  MuxReset|\G_NBit_MUX:8:MUXI|g_And1|o_F~0|datad
    Info (332115):     10.213      0.063 FF  CELL  MuxReset|\G_NBit_MUX:8:MUXI|g_And1|o_F~0|combout
    Info (332115):     10.213      0.000 FF    IC  PC|\NBit_Reg:8:dffI|s_Q|d
    Info (332115):     10.263      0.050 FF  CELL  Reg_N:PC|dffg:\NBit_Reg:8:dffI|s_Q
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.543      1.543  R        clock network delay
    Info (332115):     21.563      0.020           clock pessimism removed
    Info (332115):     21.543     -0.020           clock uncertainty
    Info (332115):     21.550      0.007     uTsu  Reg_N:PC|dffg:\NBit_Reg:8:dffI|s_Q
    Info (332115): 
    Info (332115): Data Arrival Time  :    10.263
    Info (332115): Data Required Time :    21.550
    Info (332115): Slack              :    11.287 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.135
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.135 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reg_N:EXDM|dffg:\NBit_Reg:45:dffI|s_Q
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.551      1.551  R        clock network delay
    Info (332115):      1.656      0.105     uTco  Reg_N:EXDM|dffg:\NBit_Reg:45:dffI|s_Q
    Info (332115):      1.656      0.000 RR  CELL  EXDM|\NBit_Reg:45:dffI|s_Q|q
    Info (332115):      1.979      0.323 RR    IC  DMem|ram_rtl_0|auto_generated|ram_block1a5|portadatain[8]
    Info (332115):      2.015      0.036 RR  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.796      1.796  R        clock network delay
    Info (332115):      1.776     -0.020           clock pessimism removed
    Info (332115):      1.776      0.000           clock uncertainty
    Info (332115):      1.880      0.104      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a5~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.015
    Info (332115): Data Required Time :     1.880
    Info (332115): Slack              :     0.135 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.820
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 18.820 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6
    Info (332115): To Node      : Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a36
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.600      1.600  R        clock network delay
    Info (332115):      1.705      0.105     uTco  Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6
    Info (332115):      1.705      0.000 FF  CELL  IDEX|\NBit_Reg:115:dffI|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      2.266      0.561 FF    IC  IDEX|\NBit_Reg:115:dffI|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a36|clr0
    Info (332115):      2.877      0.611 FR  CELL  Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a36
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.722      1.722  R        clock network delay
    Info (332115):     21.742      0.020           clock pessimism removed
    Info (332115):     21.722     -0.020           clock uncertainty
    Info (332115):     21.697     -0.025     uTsu  Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a36
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.877
    Info (332115): Data Required Time :    21.697
    Info (332115): Slack              :    18.820 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.844
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.844 
    Info (332115): ===================================================================
    Info (332115): From Node    : Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6
    Info (332115): To Node      : Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.540      1.540  R        clock network delay
    Info (332115):      1.645      0.105     uTco  Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|dffe6
    Info (332115):      1.645      0.000 RR  CELL  IDEX|\NBit_Reg:115:dffI|s_Q_rtl_0|auto_generated|dffe6|q
    Info (332115):      2.118      0.473 RR    IC  IDEX|\NBit_Reg:115:dffI|s_Q_rtl_0|auto_generated|altsyncram4|ram_block7a0|clr0
    Info (332115):      2.698      0.580 RF  CELL  Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.784      1.784  R        clock network delay
    Info (332115):      1.764     -0.020           clock pessimism removed
    Info (332115):      1.764      0.000           clock uncertainty
    Info (332115):      1.854      0.090      uTh  Reg_N:IDEX|dffg:\NBit_Reg:115:dffI|altshift_taps:s_Q_rtl_0|shift_taps_ckm:auto_generated|altsyncram_t861:altsyncram4|ram_block7a0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.698
    Info (332115): Data Required Time :     1.854
    Info (332115): Slack              :     0.844 
    Info (332115): ===================================================================
    Info (332115): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 864 megabytes
    Info: Processing ended: Wed Nov  8 16:21:34 2023
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


