<!DOCTYPE html>
<html><head><title>joekychen/linux » include › linux › ssb › ssb_regs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>ssb_regs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef LINUX_SSB_REGS_H_</span>
<span class="cp">#define LINUX_SSB_REGS_H_</span>


<span class="cm">/* SiliconBackplane Address Map.</span>
<span class="cm"> * All regions may not exist on all chips.</span>
<span class="cm"> */</span>
<span class="cp">#define SSB_SDRAM_BASE		0x00000000U	</span><span class="cm">/* Physical SDRAM */</span><span class="cp"></span>
<span class="cp">#define SSB_PCI_MEM		0x08000000U	</span><span class="cm">/* Host Mode sb2pcitranslation0 (64 MB) */</span><span class="cp"></span>
<span class="cp">#define SSB_PCI_CFG		0x0c000000U	</span><span class="cm">/* Host Mode sb2pcitranslation1 (64 MB) */</span><span class="cp"></span>
<span class="cp">#define	SSB_SDRAM_SWAPPED	0x10000000U	</span><span class="cm">/* Byteswapped Physical SDRAM */</span><span class="cp"></span>
<span class="cp">#define SSB_ENUM_BASE    	0x18000000U	</span><span class="cm">/* Enumeration space base */</span><span class="cp"></span>
<span class="cp">#define	SSB_ENUM_LIMIT		0x18010000U	</span><span class="cm">/* Enumeration space limit */</span><span class="cp"></span>

<span class="cp">#define	SSB_FLASH2		0x1c000000U	</span><span class="cm">/* Flash Region 2 (region 1 shadowed here) */</span><span class="cp"></span>
<span class="cp">#define	SSB_FLASH2_SZ		0x02000000U	</span><span class="cm">/* Size of Flash Region 2 */</span><span class="cp"></span>

<span class="cp">#define	SSB_EXTIF_BASE		0x1f000000U	</span><span class="cm">/* External Interface region base address */</span><span class="cp"></span>
<span class="cp">#define	SSB_FLASH1		0x1fc00000U	</span><span class="cm">/* Flash Region 1 */</span><span class="cp"></span>
<span class="cp">#define	SSB_FLASH1_SZ		0x00400000U	</span><span class="cm">/* Size of Flash Region 1 */</span><span class="cp"></span>

<span class="cp">#define SSB_PCI_DMA		0x40000000U	</span><span class="cm">/* Client Mode sb2pcitranslation2 (1 GB) */</span><span class="cp"></span>
<span class="cp">#define SSB_PCI_DMA_SZ		0x40000000U	</span><span class="cm">/* Client Mode sb2pcitranslation2 size in bytes */</span><span class="cp"></span>
<span class="cp">#define SSB_PCIE_DMA_L32	0x00000000U	</span><span class="cm">/* PCIE Client Mode sb2pcitranslation2 (2 ZettaBytes), low 32 bits */</span><span class="cp"></span>
<span class="cp">#define SSB_PCIE_DMA_H32	0x80000000U	</span><span class="cm">/* PCIE Client Mode sb2pcitranslation2 (2 ZettaBytes), high 32 bits */</span><span class="cp"></span>
<span class="cp">#define	SSB_EUART		(SSB_EXTIF_BASE + 0x00800000)</span>
<span class="cp">#define	SSB_LED			(SSB_EXTIF_BASE + 0x00900000)</span>


<span class="cm">/* Enumeration space constants */</span>
<span class="cp">#define SSB_CORE_SIZE		0x1000	</span><span class="cm">/* Size of a core MMIO area */</span><span class="cp"></span>
<span class="cp">#define SSB_MAX_NR_CORES	((SSB_ENUM_LIMIT - SSB_ENUM_BASE) / SSB_CORE_SIZE)</span>


<span class="cm">/* mips address */</span>
<span class="cp">#define	SSB_EJTAG		0xff200000	</span><span class="cm">/* MIPS EJTAG space (2M) */</span><span class="cp"></span>


<span class="cm">/* SSB PCI config space registers. */</span>
<span class="cp">#define SSB_PMCSR		0x44</span>
<span class="cp">#define  SSB_PE			0x100</span>
<span class="cp">#define	SSB_BAR0_WIN		0x80	</span><span class="cm">/* Backplane address space 0 */</span><span class="cp"></span>
<span class="cp">#define	SSB_BAR1_WIN		0x84	</span><span class="cm">/* Backplane address space 1 */</span><span class="cp"></span>
<span class="cp">#define	SSB_SPROMCTL		0x88	</span><span class="cm">/* SPROM control */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROMCTL_WE	0x10	</span><span class="cm">/* SPROM write enable */</span><span class="cp"></span>
<span class="cp">#define	SSB_BAR1_CONTROL	0x8c	</span><span class="cm">/* Address space 1 burst control */</span><span class="cp"></span>
<span class="cp">#define SSB_PCI_IRQS		0x90	</span><span class="cm">/* PCI interrupts */</span><span class="cp"></span>
<span class="cp">#define SSB_PCI_IRQMASK		0x94	</span><span class="cm">/* PCI IRQ control and mask (pcirev &gt;= 6 only) */</span><span class="cp"></span>
<span class="cp">#define SSB_BACKPLANE_IRQS	0x98	</span><span class="cm">/* Backplane Interrupts */</span><span class="cp"></span>
<span class="cp">#define SSB_GPIO_IN		0xB0	</span><span class="cm">/* GPIO Input (pcirev &gt;= 3 only) */</span><span class="cp"></span>
<span class="cp">#define SSB_GPIO_OUT		0xB4	</span><span class="cm">/* GPIO Output (pcirev &gt;= 3 only) */</span><span class="cp"></span>
<span class="cp">#define SSB_GPIO_OUT_ENABLE	0xB8	</span><span class="cm">/* GPIO Output Enable/Disable (pcirev &gt;= 3 only) */</span><span class="cp"></span>
<span class="cp">#define  SSB_GPIO_SCS		0x10	</span><span class="cm">/* PCI config space bit 4 for 4306c0 slow clock source */</span><span class="cp"></span>
<span class="cp">#define  SSB_GPIO_HWRAD		0x20	</span><span class="cm">/* PCI config space GPIO 13 for hw radio disable */</span><span class="cp"></span>
<span class="cp">#define  SSB_GPIO_XTAL		0x40	</span><span class="cm">/* PCI config space GPIO 14 for Xtal powerup */</span><span class="cp"></span>
<span class="cp">#define  SSB_GPIO_PLL		0x80	</span><span class="cm">/* PCI config space GPIO 15 for PLL powerdown */</span><span class="cp"></span>


<span class="cp">#define SSB_BAR0_MAX_RETRIES	50</span>

<span class="cm">/* Silicon backplane configuration register definitions */</span>
<span class="cp">#define SSB_IPSFLAG		0x0F08</span>
<span class="cp">#define	 SSB_IPSFLAG_IRQ1	0x0000003F </span><span class="cm">/* which sbflags get routed to mips interrupt 1 */</span><span class="cp"></span>
<span class="cp">#define	 SSB_IPSFLAG_IRQ1_SHIFT	0</span>
<span class="cp">#define	 SSB_IPSFLAG_IRQ2	0x00003F00 </span><span class="cm">/* which sbflags get routed to mips interrupt 2 */</span><span class="cp"></span>
<span class="cp">#define	 SSB_IPSFLAG_IRQ2_SHIFT	8</span>
<span class="cp">#define	 SSB_IPSFLAG_IRQ3	0x003F0000 </span><span class="cm">/* which sbflags get routed to mips interrupt 3 */</span><span class="cp"></span>
<span class="cp">#define	 SSB_IPSFLAG_IRQ3_SHIFT	16</span>
<span class="cp">#define	 SSB_IPSFLAG_IRQ4	0x3F000000 </span><span class="cm">/* which sbflags get routed to mips interrupt 4 */</span><span class="cp"></span>
<span class="cp">#define	 SSB_IPSFLAG_IRQ4_SHIFT	24</span>
<span class="cp">#define SSB_TPSFLAG		0x0F18</span>
<span class="cp">#define  SSB_TPSFLAG_BPFLAG	0x0000003F </span><span class="cm">/* Backplane flag # */</span><span class="cp"></span>
<span class="cp">#define  SSB_TPSFLAG_ALWAYSIRQ	0x00000040 </span><span class="cm">/* IRQ is always sent on the Backplane */</span><span class="cp"></span>
<span class="cp">#define SSB_TMERRLOGA		0x0F48</span>
<span class="cp">#define SSB_TMERRLOG		0x0F50</span>
<span class="cp">#define SSB_ADMATCH3		0x0F60</span>
<span class="cp">#define SSB_ADMATCH2		0x0F68</span>
<span class="cp">#define SSB_ADMATCH1		0x0F70</span>
<span class="cp">#define SSB_IMSTATE		0x0F90     </span><span class="cm">/* SB Initiator Agent State */</span><span class="cp"></span>
<span class="cp">#define  SSB_IMSTATE_PC		0x0000000f </span><span class="cm">/* Pipe Count */</span><span class="cp"></span>
<span class="cp">#define  SSB_IMSTATE_AP_MASK	0x00000030 </span><span class="cm">/* Arbitration Priority */</span><span class="cp"></span>
<span class="cp">#define  SSB_IMSTATE_AP_BOTH	0x00000000 </span><span class="cm">/* Use both timeslices and token */</span><span class="cp"></span>
<span class="cp">#define  SSB_IMSTATE_AP_TS	0x00000010 </span><span class="cm">/* Use timeslices only */</span><span class="cp"></span>
<span class="cp">#define  SSB_IMSTATE_AP_TK	0x00000020 </span><span class="cm">/* Use token only */</span><span class="cp"></span>
<span class="cp">#define  SSB_IMSTATE_AP_RSV	0x00000030 </span><span class="cm">/* Reserved */</span><span class="cp"></span>
<span class="cp">#define  SSB_IMSTATE_IBE	0x00020000 </span><span class="cm">/* In Band Error */</span><span class="cp"></span>
<span class="cp">#define  SSB_IMSTATE_TO		0x00040000 </span><span class="cm">/* Timeout */</span><span class="cp"></span>
<span class="cp">#define  SSB_IMSTATE_BUSY	0x01800000 </span><span class="cm">/* Busy (Backplane rev &gt;= 2.3 only) */</span><span class="cp"></span>
<span class="cp">#define  SSB_IMSTATE_REJECT	0x02000000 </span><span class="cm">/* Reject (Backplane rev &gt;= 2.3 only) */</span><span class="cp"></span>
<span class="cp">#define SSB_INTVEC		0x0F94     </span><span class="cm">/* SB Interrupt Mask */</span><span class="cp"></span>
<span class="cp">#define  SSB_INTVEC_PCI		0x00000001 </span><span class="cm">/* Enable interrupts for PCI */</span><span class="cp"></span>
<span class="cp">#define  SSB_INTVEC_ENET0	0x00000002 </span><span class="cm">/* Enable interrupts for enet 0 */</span><span class="cp"></span>
<span class="cp">#define  SSB_INTVEC_ILINE20	0x00000004 </span><span class="cm">/* Enable interrupts for iline20 */</span><span class="cp"></span>
<span class="cp">#define  SSB_INTVEC_CODEC	0x00000008 </span><span class="cm">/* Enable interrupts for v90 codec */</span><span class="cp"></span>
<span class="cp">#define  SSB_INTVEC_USB		0x00000010 </span><span class="cm">/* Enable interrupts for usb */</span><span class="cp"></span>
<span class="cp">#define  SSB_INTVEC_EXTIF	0x00000020 </span><span class="cm">/* Enable interrupts for external i/f */</span><span class="cp"></span>
<span class="cp">#define  SSB_INTVEC_ENET1	0x00000040 </span><span class="cm">/* Enable interrupts for enet 1 */</span><span class="cp"></span>
<span class="cp">#define SSB_TMSLOW		0x0F98     </span><span class="cm">/* SB Target State Low */</span><span class="cp"></span>
<span class="cp">#define  SSB_TMSLOW_RESET	0x00000001 </span><span class="cm">/* Reset */</span><span class="cp"></span>
<span class="cp">#define  SSB_TMSLOW_REJECT	0x00000002 </span><span class="cm">/* Reject (Standard Backplane) */</span><span class="cp"></span>
<span class="cp">#define  SSB_TMSLOW_REJECT_23	0x00000004 </span><span class="cm">/* Reject (Backplane rev 2.3) */</span><span class="cp"></span>
<span class="cp">#define  SSB_TMSLOW_CLOCK	0x00010000 </span><span class="cm">/* Clock Enable */</span><span class="cp"></span>
<span class="cp">#define  SSB_TMSLOW_FGC		0x00020000 </span><span class="cm">/* Force Gated Clocks On */</span><span class="cp"></span>
<span class="cp">#define  SSB_TMSLOW_PE		0x40000000 </span><span class="cm">/* Power Management Enable */</span><span class="cp"></span>
<span class="cp">#define  SSB_TMSLOW_BE		0x80000000 </span><span class="cm">/* BIST Enable */</span><span class="cp"></span>
<span class="cp">#define SSB_TMSHIGH		0x0F9C     </span><span class="cm">/* SB Target State High */</span><span class="cp"></span>
<span class="cp">#define  SSB_TMSHIGH_SERR	0x00000001 </span><span class="cm">/* S-error */</span><span class="cp"></span>
<span class="cp">#define  SSB_TMSHIGH_INT	0x00000002 </span><span class="cm">/* Interrupt */</span><span class="cp"></span>
<span class="cp">#define  SSB_TMSHIGH_BUSY	0x00000004 </span><span class="cm">/* Busy */</span><span class="cp"></span>
<span class="cp">#define  SSB_TMSHIGH_TO		0x00000020 </span><span class="cm">/* Timeout. Backplane rev &gt;= 2.3 only */</span><span class="cp"></span>
<span class="cp">#define  SSB_TMSHIGH_COREFL	0x1FFF0000 </span><span class="cm">/* Core specific flags */</span><span class="cp"></span>
<span class="cp">#define  SSB_TMSHIGH_COREFL_SHIFT	16</span>
<span class="cp">#define  SSB_TMSHIGH_DMA64	0x10000000 </span><span class="cm">/* 64bit DMA supported */</span><span class="cp"></span>
<span class="cp">#define  SSB_TMSHIGH_GCR	0x20000000 </span><span class="cm">/* Gated Clock Request */</span><span class="cp"></span>
<span class="cp">#define  SSB_TMSHIGH_BISTF	0x40000000 </span><span class="cm">/* BIST Failed */</span><span class="cp"></span>
<span class="cp">#define  SSB_TMSHIGH_BISTD	0x80000000 </span><span class="cm">/* BIST Done */</span><span class="cp"></span>
<span class="cp">#define SSB_BWA0		0x0FA0</span>
<span class="cp">#define SSB_IMCFGLO		0x0FA8</span>
<span class="cp">#define  SSB_IMCFGLO_SERTO	0x00000007 </span><span class="cm">/* Service timeout */</span><span class="cp"></span>
<span class="cp">#define  SSB_IMCFGLO_REQTO	0x00000070 </span><span class="cm">/* Request timeout */</span><span class="cp"></span>
<span class="cp">#define  SSB_IMCFGLO_REQTO_SHIFT	4</span>
<span class="cp">#define  SSB_IMCFGLO_CONNID	0x00FF0000 </span><span class="cm">/* Connection ID */</span><span class="cp"></span>
<span class="cp">#define  SSB_IMCFGLO_CONNID_SHIFT	16</span>
<span class="cp">#define SSB_IMCFGHI		0x0FAC</span>
<span class="cp">#define SSB_ADMATCH0		0x0FB0</span>
<span class="cp">#define SSB_TMCFGLO		0x0FB8</span>
<span class="cp">#define SSB_TMCFGHI		0x0FBC</span>
<span class="cp">#define SSB_BCONFIG		0x0FC0</span>
<span class="cp">#define SSB_BSTATE		0x0FC8</span>
<span class="cp">#define SSB_ACTCFG		0x0FD8</span>
<span class="cp">#define SSB_FLAGST		0x0FE8</span>
<span class="cp">#define SSB_IDLOW		0x0FF8</span>
<span class="cp">#define  SSB_IDLOW_CFGSP	0x00000003 </span><span class="cm">/* Config Space */</span><span class="cp"></span>
<span class="cp">#define  SSB_IDLOW_ADDRNGE	0x00000038 </span><span class="cm">/* Address Ranges supported */</span><span class="cp"></span>
<span class="cp">#define  SSB_IDLOW_ADDRNGE_SHIFT	3</span>
<span class="cp">#define  SSB_IDLOW_SYNC		0x00000040</span>
<span class="cp">#define  SSB_IDLOW_INITIATOR	0x00000080</span>
<span class="cp">#define  SSB_IDLOW_MIBL		0x00000F00 </span><span class="cm">/* Minimum Backplane latency */</span><span class="cp"></span>
<span class="cp">#define  SSB_IDLOW_MIBL_SHIFT	8</span>
<span class="cp">#define  SSB_IDLOW_MABL		0x0000F000 </span><span class="cm">/* Maximum Backplane latency */</span><span class="cp"></span>
<span class="cp">#define  SSB_IDLOW_MABL_SHIFT	12</span>
<span class="cp">#define  SSB_IDLOW_TIF		0x00010000 </span><span class="cm">/* This Initiator is first */</span><span class="cp"></span>
<span class="cp">#define  SSB_IDLOW_CCW		0x000C0000 </span><span class="cm">/* Cycle counter width */</span><span class="cp"></span>
<span class="cp">#define  SSB_IDLOW_CCW_SHIFT	18</span>
<span class="cp">#define  SSB_IDLOW_TPT		0x00F00000 </span><span class="cm">/* Target ports */</span><span class="cp"></span>
<span class="cp">#define  SSB_IDLOW_TPT_SHIFT	20</span>
<span class="cp">#define  SSB_IDLOW_INITP	0x0F000000 </span><span class="cm">/* Initiator ports */</span><span class="cp"></span>
<span class="cp">#define  SSB_IDLOW_INITP_SHIFT	24</span>
<span class="cp">#define  SSB_IDLOW_SSBREV	0xF0000000 </span><span class="cm">/* Sonics Backplane Revision code */</span><span class="cp"></span>
<span class="cp">#define  SSB_IDLOW_SSBREV_22	0x00000000 </span><span class="cm">/* &lt;= 2.2 */</span><span class="cp"></span>
<span class="cp">#define  SSB_IDLOW_SSBREV_23	0x10000000 </span><span class="cm">/* 2.3 */</span><span class="cp"></span>
<span class="cp">#define  SSB_IDLOW_SSBREV_24	0x40000000 </span><span class="cm">/* ?? Found in BCM4328 */</span><span class="cp"></span>
<span class="cp">#define  SSB_IDLOW_SSBREV_25	0x50000000 </span><span class="cm">/* ?? Not Found yet */</span><span class="cp"></span>
<span class="cp">#define  SSB_IDLOW_SSBREV_26	0x60000000 </span><span class="cm">/* ?? Found in some BCM4311/2 */</span><span class="cp"></span>
<span class="cp">#define  SSB_IDLOW_SSBREV_27	0x70000000 </span><span class="cm">/* ?? Found in some BCM4311/2 */</span><span class="cp"></span>
<span class="cp">#define SSB_IDHIGH		0x0FFC     </span><span class="cm">/* SB Identification High */</span><span class="cp"></span>
<span class="cp">#define  SSB_IDHIGH_RCLO	0x0000000F </span><span class="cm">/* Revision Code (low part) */</span><span class="cp"></span>
<span class="cp">#define  SSB_IDHIGH_CC		0x00008FF0 </span><span class="cm">/* Core Code */</span><span class="cp"></span>
<span class="cp">#define  SSB_IDHIGH_CC_SHIFT	4</span>
<span class="cp">#define  SSB_IDHIGH_RCHI	0x00007000 </span><span class="cm">/* Revision Code (high part) */</span><span class="cp"></span>
<span class="cp">#define  SSB_IDHIGH_RCHI_SHIFT	8	   </span><span class="cm">/* yes, shift 8 is right */</span><span class="cp"></span>
<span class="cp">#define  SSB_IDHIGH_VC		0xFFFF0000 </span><span class="cm">/* Vendor Code */</span><span class="cp"></span>
<span class="cp">#define  SSB_IDHIGH_VC_SHIFT	16</span>

<span class="cm">/* SPROM shadow area. If not otherwise noted, fields are</span>
<span class="cm"> * two bytes wide. Note that the SPROM can _only_ be read</span>
<span class="cm"> * in two-byte quantities.</span>
<span class="cm"> */</span>
<span class="cp">#define SSB_SPROMSIZE_WORDS		64</span>
<span class="cp">#define SSB_SPROMSIZE_BYTES		(SSB_SPROMSIZE_WORDS * sizeof(u16))</span>
<span class="cp">#define SSB_SPROMSIZE_WORDS_R123	64</span>
<span class="cp">#define SSB_SPROMSIZE_WORDS_R4		220</span>
<span class="cp">#define SSB_SPROMSIZE_BYTES_R123	(SSB_SPROMSIZE_WORDS_R123 * sizeof(u16))</span>
<span class="cp">#define SSB_SPROMSIZE_BYTES_R4		(SSB_SPROMSIZE_WORDS_R4 * sizeof(u16))</span>
<span class="cp">#define SSB_SPROM_BASE1			0x1000</span>
<span class="cp">#define SSB_SPROM_BASE31		0x0800</span>
<span class="cp">#define SSB_SPROM_REVISION		0x007E</span>
<span class="cp">#define  SSB_SPROM_REVISION_REV		0x00FF	</span><span class="cm">/* SPROM Revision number */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM_REVISION_CRC		0xFF00	</span><span class="cm">/* SPROM CRC8 value */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM_REVISION_CRC_SHIFT	8</span>

<span class="cm">/* SPROM Revision 1 */</span>
<span class="cp">#define SSB_SPROM1_SPID			0x0004	</span><span class="cm">/* Subsystem Product ID for PCI */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM1_SVID			0x0006	</span><span class="cm">/* Subsystem Vendor ID for PCI */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM1_PID			0x0008	</span><span class="cm">/* Product ID for PCI */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM1_IL0MAC		0x0048	</span><span class="cm">/* 6 bytes MAC address for 802.11b/g */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM1_ET0MAC		0x004E	</span><span class="cm">/* 6 bytes MAC address for Ethernet */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM1_ET1MAC		0x0054	</span><span class="cm">/* 6 bytes MAC address for 802.11a */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM1_ETHPHY		0x005A	</span><span class="cm">/* Ethernet PHY settings */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM1_ETHPHY_ET0A		0x001F	</span><span class="cm">/* MII Address for enet0 */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM1_ETHPHY_ET1A		0x03E0	</span><span class="cm">/* MII Address for enet1 */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM1_ETHPHY_ET1A_SHIFT	5</span>
<span class="cp">#define  SSB_SPROM1_ETHPHY_ET0M		(1&lt;&lt;14)	</span><span class="cm">/* MDIO for enet0 */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM1_ETHPHY_ET1M		(1&lt;&lt;15)	</span><span class="cm">/* MDIO for enet1 */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM1_BINF			0x005C	</span><span class="cm">/* Board info */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM1_BINF_BREV		0x00FF	</span><span class="cm">/* Board Revision */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM1_BINF_CCODE		0x0F00	</span><span class="cm">/* Country Code */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM1_BINF_CCODE_SHIFT	8</span>
<span class="cp">#define  SSB_SPROM1_BINF_ANTBG		0x3000	</span><span class="cm">/* Available B-PHY and G-PHY antennas */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM1_BINF_ANTBG_SHIFT	12</span>
<span class="cp">#define  SSB_SPROM1_BINF_ANTA		0xC000	</span><span class="cm">/* Available A-PHY antennas */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM1_BINF_ANTA_SHIFT	14</span>
<span class="cp">#define SSB_SPROM1_PA0B0		0x005E</span>
<span class="cp">#define SSB_SPROM1_PA0B1		0x0060</span>
<span class="cp">#define SSB_SPROM1_PA0B2		0x0062</span>
<span class="cp">#define SSB_SPROM1_GPIOA		0x0064	</span><span class="cm">/* General Purpose IO pins 0 and 1 */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM1_GPIOA_P0		0x00FF	</span><span class="cm">/* Pin 0 */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM1_GPIOA_P1		0xFF00	</span><span class="cm">/* Pin 1 */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM1_GPIOA_P1_SHIFT	8</span>
<span class="cp">#define SSB_SPROM1_GPIOB		0x0066	</span><span class="cm">/* General Purpuse IO pins 2 and 3 */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM1_GPIOB_P2		0x00FF	</span><span class="cm">/* Pin 2 */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM1_GPIOB_P3		0xFF00	</span><span class="cm">/* Pin 3 */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM1_GPIOB_P3_SHIFT	8</span>
<span class="cp">#define SSB_SPROM1_MAXPWR		0x0068	</span><span class="cm">/* Power Amplifier Max Power */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM1_MAXPWR_BG		0x00FF	</span><span class="cm">/* B-PHY and G-PHY (in dBm Q5.2) */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM1_MAXPWR_A		0xFF00	</span><span class="cm">/* A-PHY (in dBm Q5.2) */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM1_MAXPWR_A_SHIFT	8</span>
<span class="cp">#define SSB_SPROM1_PA1B0		0x006A</span>
<span class="cp">#define SSB_SPROM1_PA1B1		0x006C</span>
<span class="cp">#define SSB_SPROM1_PA1B2		0x006E</span>
<span class="cp">#define SSB_SPROM1_ITSSI		0x0070	</span><span class="cm">/* Idle TSSI Target */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM1_ITSSI_BG		0x00FF	</span><span class="cm">/* B-PHY and G-PHY*/</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM1_ITSSI_A		0xFF00	</span><span class="cm">/* A-PHY */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM1_ITSSI_A_SHIFT	8</span>
<span class="cp">#define SSB_SPROM1_BFLLO		0x0072	</span><span class="cm">/* Boardflags (low 16 bits) */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM1_AGAIN		0x0074	</span><span class="cm">/* Antenna Gain (in dBm Q5.2) */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM1_AGAIN_BG		0x00FF	</span><span class="cm">/* B-PHY and G-PHY */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM1_AGAIN_BG_SHIFT	0</span>
<span class="cp">#define  SSB_SPROM1_AGAIN_A		0xFF00	</span><span class="cm">/* A-PHY */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM1_AGAIN_A_SHIFT	8</span>
<span class="cp">#define SSB_SPROM1_CCODE		0x0076</span>

<span class="cm">/* SPROM Revision 2 (inherits from rev 1) */</span>
<span class="cp">#define SSB_SPROM2_BFLHI		0x0038	</span><span class="cm">/* Boardflags (high 16 bits) */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM2_MAXP_A		0x003A	</span><span class="cm">/* A-PHY Max Power */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM2_MAXP_A_HI		0x00FF	</span><span class="cm">/* Max Power High */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM2_MAXP_A_LO		0xFF00	</span><span class="cm">/* Max Power Low */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM2_MAXP_A_LO_SHIFT	8</span>
<span class="cp">#define SSB_SPROM2_PA1LOB0		0x003C	</span><span class="cm">/* A-PHY PowerAmplifier Low Settings */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM2_PA1LOB1		0x003E	</span><span class="cm">/* A-PHY PowerAmplifier Low Settings */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM2_PA1LOB2		0x0040	</span><span class="cm">/* A-PHY PowerAmplifier Low Settings */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM2_PA1HIB0		0x0042	</span><span class="cm">/* A-PHY PowerAmplifier High Settings */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM2_PA1HIB1		0x0044	</span><span class="cm">/* A-PHY PowerAmplifier High Settings */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM2_PA1HIB2		0x0046	</span><span class="cm">/* A-PHY PowerAmplifier High Settings */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM2_OPO			0x0078	</span><span class="cm">/* OFDM Power Offset from CCK Level */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM2_OPO_VALUE		0x00FF</span>
<span class="cp">#define  SSB_SPROM2_OPO_UNUSED		0xFF00</span>
<span class="cp">#define SSB_SPROM2_CCODE		0x007C	</span><span class="cm">/* Two char Country Code */</span><span class="cp"></span>

<span class="cm">/* SPROM Revision 3 (inherits most data from rev 2) */</span>
<span class="cp">#define SSB_SPROM3_OFDMAPO		0x002C	</span><span class="cm">/* A-PHY OFDM Mid Power Offset (4 bytes, BigEndian) */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM3_OFDMALPO		0x0030	</span><span class="cm">/* A-PHY OFDM Low Power Offset (4 bytes, BigEndian) */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM3_OFDMAHPO		0x0034	</span><span class="cm">/* A-PHY OFDM High Power Offset (4 bytes, BigEndian) */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM3_GPIOLDC		0x0042	</span><span class="cm">/* GPIO LED Powersave Duty Cycle (4 bytes, BigEndian) */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM3_GPIOLDC_OFF		0x0000FF00	</span><span class="cm">/* Off Count */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM3_GPIOLDC_OFF_SHIFT	8</span>
<span class="cp">#define  SSB_SPROM3_GPIOLDC_ON		0x00FF0000	</span><span class="cm">/* On Count */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM3_GPIOLDC_ON_SHIFT	16</span>
<span class="cp">#define SSB_SPROM3_IL0MAC		0x004A	</span><span class="cm">/* 6 bytes MAC address for 802.11b/g */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM3_CCKPO		0x0078	</span><span class="cm">/* CCK Power Offset */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM3_CCKPO_1M		0x000F	</span><span class="cm">/* 1M Rate PO */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM3_CCKPO_2M		0x00F0	</span><span class="cm">/* 2M Rate PO */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM3_CCKPO_2M_SHIFT	4</span>
<span class="cp">#define  SSB_SPROM3_CCKPO_55M		0x0F00	</span><span class="cm">/* 5.5M Rate PO */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM3_CCKPO_55M_SHIFT	8</span>
<span class="cp">#define  SSB_SPROM3_CCKPO_11M		0xF000	</span><span class="cm">/* 11M Rate PO */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM3_CCKPO_11M_SHIFT	12</span>
<span class="cp">#define  SSB_SPROM3_OFDMGPO		0x107A	</span><span class="cm">/* G-PHY OFDM Power Offset (4 bytes, BigEndian) */</span><span class="cp"></span>

<span class="cm">/* SPROM Revision 4 */</span>
<span class="cp">#define SSB_SPROM4_BOARDREV		0x0042	</span><span class="cm">/* Board revision */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM4_BFLLO		0x0044	</span><span class="cm">/* Boardflags (low 16 bits) */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM4_BFLHI		0x0046  </span><span class="cm">/* Board Flags Hi */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM4_BFL2LO		0x0048	</span><span class="cm">/* Board flags 2 (low 16 bits) */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM4_BFL2HI		0x004A	</span><span class="cm">/* Board flags 2 Hi */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM4_IL0MAC		0x004C	</span><span class="cm">/* 6 byte MAC address for a/b/g/n */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM4_CCODE		0x0052	</span><span class="cm">/* Country Code (2 bytes) */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM4_GPIOA		0x0056	</span><span class="cm">/* Gen. Purpose IO # 0 and 1 */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM4_GPIOA_P0		0x00FF	</span><span class="cm">/* Pin 0 */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM4_GPIOA_P1		0xFF00	</span><span class="cm">/* Pin 1 */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM4_GPIOA_P1_SHIFT	8</span>
<span class="cp">#define SSB_SPROM4_GPIOB		0x0058	</span><span class="cm">/* Gen. Purpose IO # 2 and 3 */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM4_GPIOB_P2		0x00FF	</span><span class="cm">/* Pin 2 */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM4_GPIOB_P3		0xFF00	</span><span class="cm">/* Pin 3 */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM4_GPIOB_P3_SHIFT	8</span>
<span class="cp">#define SSB_SPROM4_ETHPHY		0x005A	</span><span class="cm">/* Ethernet PHY settings ?? */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM4_ETHPHY_ET0A		0x001F	</span><span class="cm">/* MII Address for enet0 */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM4_ETHPHY_ET1A		0x03E0	</span><span class="cm">/* MII Address for enet1 */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM4_ETHPHY_ET1A_SHIFT	5</span>
<span class="cp">#define  SSB_SPROM4_ETHPHY_ET0M		(1&lt;&lt;14)	</span><span class="cm">/* MDIO for enet0 */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM4_ETHPHY_ET1M		(1&lt;&lt;15)	</span><span class="cm">/* MDIO for enet1 */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM4_ANTAVAIL		0x005D  </span><span class="cm">/* Antenna available bitfields */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM4_ANTAVAIL_A		0x00FF	</span><span class="cm">/* A-PHY bitfield */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM4_ANTAVAIL_A_SHIFT	0</span>
<span class="cp">#define  SSB_SPROM4_ANTAVAIL_BG		0xFF00	</span><span class="cm">/* B-PHY and G-PHY bitfield */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM4_ANTAVAIL_BG_SHIFT	8</span>
<span class="cp">#define SSB_SPROM4_AGAIN01		0x005E	</span><span class="cm">/* Antenna Gain (in dBm Q5.2) */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM4_AGAIN0		0x00FF	</span><span class="cm">/* Antenna 0 */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM4_AGAIN0_SHIFT	0</span>
<span class="cp">#define  SSB_SPROM4_AGAIN1		0xFF00	</span><span class="cm">/* Antenna 1 */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM4_AGAIN1_SHIFT	8</span>
<span class="cp">#define SSB_SPROM4_AGAIN23		0x0060</span>
<span class="cp">#define  SSB_SPROM4_AGAIN2		0x00FF	</span><span class="cm">/* Antenna 2 */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM4_AGAIN2_SHIFT	0</span>
<span class="cp">#define  SSB_SPROM4_AGAIN3		0xFF00	</span><span class="cm">/* Antenna 3 */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM4_AGAIN3_SHIFT	8</span>
<span class="cp">#define SSB_SPROM4_TXPID2G01		0x0062 	</span><span class="cm">/* TX Power Index 2GHz */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM4_TXPID2G0		0x00FF</span>
<span class="cp">#define  SSB_SPROM4_TXPID2G0_SHIFT	0</span>
<span class="cp">#define  SSB_SPROM4_TXPID2G1		0xFF00</span>
<span class="cp">#define  SSB_SPROM4_TXPID2G1_SHIFT	8</span>
<span class="cp">#define SSB_SPROM4_TXPID2G23		0x0064 	</span><span class="cm">/* TX Power Index 2GHz */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM4_TXPID2G2		0x00FF</span>
<span class="cp">#define  SSB_SPROM4_TXPID2G2_SHIFT	0</span>
<span class="cp">#define  SSB_SPROM4_TXPID2G3		0xFF00</span>
<span class="cp">#define  SSB_SPROM4_TXPID2G3_SHIFT	8</span>
<span class="cp">#define SSB_SPROM4_TXPID5G01		0x0066 	</span><span class="cm">/* TX Power Index 5GHz middle subband */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM4_TXPID5G0		0x00FF</span>
<span class="cp">#define  SSB_SPROM4_TXPID5G0_SHIFT	0</span>
<span class="cp">#define  SSB_SPROM4_TXPID5G1		0xFF00</span>
<span class="cp">#define  SSB_SPROM4_TXPID5G1_SHIFT	8</span>
<span class="cp">#define SSB_SPROM4_TXPID5G23		0x0068 	</span><span class="cm">/* TX Power Index 5GHz middle subband */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM4_TXPID5G2		0x00FF</span>
<span class="cp">#define  SSB_SPROM4_TXPID5G2_SHIFT	0</span>
<span class="cp">#define  SSB_SPROM4_TXPID5G3		0xFF00</span>
<span class="cp">#define  SSB_SPROM4_TXPID5G3_SHIFT	8</span>
<span class="cp">#define SSB_SPROM4_TXPID5GL01		0x006A 	</span><span class="cm">/* TX Power Index 5GHz low subband */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM4_TXPID5GL0		0x00FF</span>
<span class="cp">#define  SSB_SPROM4_TXPID5GL0_SHIFT	0</span>
<span class="cp">#define  SSB_SPROM4_TXPID5GL1		0xFF00</span>
<span class="cp">#define  SSB_SPROM4_TXPID5GL1_SHIFT	8</span>
<span class="cp">#define SSB_SPROM4_TXPID5GL23		0x006C 	</span><span class="cm">/* TX Power Index 5GHz low subband */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM4_TXPID5GL2		0x00FF</span>
<span class="cp">#define  SSB_SPROM4_TXPID5GL2_SHIFT	0</span>
<span class="cp">#define  SSB_SPROM4_TXPID5GL3		0xFF00</span>
<span class="cp">#define  SSB_SPROM4_TXPID5GL3_SHIFT	8</span>
<span class="cp">#define SSB_SPROM4_TXPID5GH01		0x006E 	</span><span class="cm">/* TX Power Index 5GHz high subband */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM4_TXPID5GH0		0x00FF</span>
<span class="cp">#define  SSB_SPROM4_TXPID5GH0_SHIFT	0</span>
<span class="cp">#define  SSB_SPROM4_TXPID5GH1		0xFF00</span>
<span class="cp">#define  SSB_SPROM4_TXPID5GH1_SHIFT	8</span>
<span class="cp">#define SSB_SPROM4_TXPID5GH23		0x0070 	</span><span class="cm">/* TX Power Index 5GHz high subband */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM4_TXPID5GH2		0x00FF</span>
<span class="cp">#define  SSB_SPROM4_TXPID5GH2_SHIFT	0</span>
<span class="cp">#define  SSB_SPROM4_TXPID5GH3		0xFF00</span>
<span class="cp">#define  SSB_SPROM4_TXPID5GH3_SHIFT	8</span>
<span class="cp">#define SSB_SPROM4_MAXP_BG		0x0080  </span><span class="cm">/* Max Power BG in path 1 */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM4_MAXP_BG_MASK	0x00FF  </span><span class="cm">/* Mask for Max Power BG */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM4_ITSSI_BG		0xFF00	</span><span class="cm">/* Mask for path 1 itssi_bg */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM4_ITSSI_BG_SHIFT	8</span>
<span class="cp">#define SSB_SPROM4_MAXP_A		0x008A  </span><span class="cm">/* Max Power A in path 1 */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM4_MAXP_A_MASK		0x00FF  </span><span class="cm">/* Mask for Max Power A */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM4_ITSSI_A		0xFF00	</span><span class="cm">/* Mask for path 1 itssi_a */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM4_ITSSI_A_SHIFT	8</span>
<span class="cp">#define SSB_SPROM4_PA0B0		0x0082	</span><span class="cm">/* The paXbY locations are */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM4_PA0B1		0x0084	</span><span class="cm">/*   only guesses */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM4_PA0B2		0x0086</span>
<span class="cp">#define SSB_SPROM4_PA1B0		0x008E</span>
<span class="cp">#define SSB_SPROM4_PA1B1		0x0090</span>
<span class="cp">#define SSB_SPROM4_PA1B2		0x0092</span>

<span class="cm">/* SPROM Revision 5 (inherits most data from rev 4) */</span>
<span class="cp">#define SSB_SPROM5_CCODE		0x0044	</span><span class="cm">/* Country Code (2 bytes) */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM5_BFLLO		0x004A	</span><span class="cm">/* Boardflags (low 16 bits) */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM5_BFLHI		0x004C  </span><span class="cm">/* Board Flags Hi */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM5_BFL2LO		0x004E	</span><span class="cm">/* Board flags 2 (low 16 bits) */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM5_BFL2HI		0x0050	</span><span class="cm">/* Board flags 2 Hi */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM5_IL0MAC		0x0052	</span><span class="cm">/* 6 byte MAC address for a/b/g/n */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM5_GPIOA		0x0076	</span><span class="cm">/* Gen. Purpose IO # 0 and 1 */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM5_GPIOA_P0		0x00FF	</span><span class="cm">/* Pin 0 */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM5_GPIOA_P1		0xFF00	</span><span class="cm">/* Pin 1 */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM5_GPIOA_P1_SHIFT	8</span>
<span class="cp">#define SSB_SPROM5_GPIOB		0x0078	</span><span class="cm">/* Gen. Purpose IO # 2 and 3 */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM5_GPIOB_P2		0x00FF	</span><span class="cm">/* Pin 2 */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM5_GPIOB_P3		0xFF00	</span><span class="cm">/* Pin 3 */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM5_GPIOB_P3_SHIFT	8</span>

<span class="cm">/* SPROM Revision 8 */</span>
<span class="cp">#define SSB_SPROM8_BOARDREV		0x0082	</span><span class="cm">/* Board revision */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM8_BFLLO		0x0084	</span><span class="cm">/* Board flags (bits 0-15) */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM8_BFLHI		0x0086	</span><span class="cm">/* Board flags (bits 16-31) */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM8_BFL2LO		0x0088	</span><span class="cm">/* Board flags (bits 32-47) */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM8_BFL2HI		0x008A	</span><span class="cm">/* Board flags (bits 48-63) */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM8_IL0MAC		0x008C	</span><span class="cm">/* 6 byte MAC address */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM8_CCODE		0x0092	</span><span class="cm">/* 2 byte country code */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM8_GPIOA		0x0096	</span><span class="cm">/*Gen. Purpose IO # 0 and 1 */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM8_GPIOA_P0		0x00FF	</span><span class="cm">/* Pin 0 */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM8_GPIOA_P1		0xFF00	</span><span class="cm">/* Pin 1 */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM8_GPIOA_P1_SHIFT	8</span>
<span class="cp">#define SSB_SPROM8_GPIOB		0x0098	</span><span class="cm">/* Gen. Purpose IO # 2 and 3 */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM8_GPIOB_P2		0x00FF	</span><span class="cm">/* Pin 2 */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM8_GPIOB_P3		0xFF00	</span><span class="cm">/* Pin 3 */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM8_GPIOB_P3_SHIFT	8</span>
<span class="cp">#define SSB_SPROM8_LEDDC		0x009A</span>
<span class="cp">#define  SSB_SPROM8_LEDDC_ON		0xFF00	</span><span class="cm">/* oncount */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM8_LEDDC_ON_SHIFT	8</span>
<span class="cp">#define  SSB_SPROM8_LEDDC_OFF		0x00FF	</span><span class="cm">/* offcount */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM8_LEDDC_OFF_SHIFT	0</span>
<span class="cp">#define SSB_SPROM8_ANTAVAIL		0x009C  </span><span class="cm">/* Antenna available bitfields*/</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM8_ANTAVAIL_A		0xFF00	</span><span class="cm">/* A-PHY bitfield */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM8_ANTAVAIL_A_SHIFT	8</span>
<span class="cp">#define  SSB_SPROM8_ANTAVAIL_BG		0x00FF	</span><span class="cm">/* B-PHY and G-PHY bitfield */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM8_ANTAVAIL_BG_SHIFT	0</span>
<span class="cp">#define SSB_SPROM8_AGAIN01		0x009E	</span><span class="cm">/* Antenna Gain (in dBm Q5.2) */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM8_AGAIN0		0x00FF	</span><span class="cm">/* Antenna 0 */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM8_AGAIN0_SHIFT	0</span>
<span class="cp">#define  SSB_SPROM8_AGAIN1		0xFF00	</span><span class="cm">/* Antenna 1 */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM8_AGAIN1_SHIFT	8</span>
<span class="cp">#define SSB_SPROM8_AGAIN23		0x00A0</span>
<span class="cp">#define  SSB_SPROM8_AGAIN2		0x00FF	</span><span class="cm">/* Antenna 2 */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM8_AGAIN2_SHIFT	0</span>
<span class="cp">#define  SSB_SPROM8_AGAIN3		0xFF00	</span><span class="cm">/* Antenna 3 */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM8_AGAIN3_SHIFT	8</span>
<span class="cp">#define SSB_SPROM8_TXRXC		0x00A2</span>
<span class="cp">#define  SSB_SPROM8_TXRXC_TXCHAIN	0x000f</span>
<span class="cp">#define  SSB_SPROM8_TXRXC_TXCHAIN_SHIFT	0</span>
<span class="cp">#define  SSB_SPROM8_TXRXC_RXCHAIN	0x00f0</span>
<span class="cp">#define  SSB_SPROM8_TXRXC_RXCHAIN_SHIFT	4</span>
<span class="cp">#define  SSB_SPROM8_TXRXC_SWITCH	0xff00</span>
<span class="cp">#define  SSB_SPROM8_TXRXC_SWITCH_SHIFT	8</span>
<span class="cp">#define SSB_SPROM8_RSSIPARM2G		0x00A4	</span><span class="cm">/* RSSI params for 2GHz */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM8_RSSISMF2G		0x000F</span>
<span class="cp">#define  SSB_SPROM8_RSSISMC2G		0x00F0</span>
<span class="cp">#define  SSB_SPROM8_RSSISMC2G_SHIFT	4</span>
<span class="cp">#define  SSB_SPROM8_RSSISAV2G		0x0700</span>
<span class="cp">#define  SSB_SPROM8_RSSISAV2G_SHIFT	8</span>
<span class="cp">#define  SSB_SPROM8_BXA2G		0x1800</span>
<span class="cp">#define  SSB_SPROM8_BXA2G_SHIFT		11</span>
<span class="cp">#define SSB_SPROM8_RSSIPARM5G		0x00A6	</span><span class="cm">/* RSSI params for 5GHz */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM8_RSSISMF5G		0x000F</span>
<span class="cp">#define  SSB_SPROM8_RSSISMC5G		0x00F0</span>
<span class="cp">#define  SSB_SPROM8_RSSISMC5G_SHIFT	4</span>
<span class="cp">#define  SSB_SPROM8_RSSISAV5G		0x0700</span>
<span class="cp">#define  SSB_SPROM8_RSSISAV5G_SHIFT	8</span>
<span class="cp">#define  SSB_SPROM8_BXA5G		0x1800</span>
<span class="cp">#define  SSB_SPROM8_BXA5G_SHIFT		11</span>
<span class="cp">#define SSB_SPROM8_TRI25G		0x00A8	</span><span class="cm">/* TX isolation 2.4&amp;5.3GHz */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM8_TRI2G		0x00FF	</span><span class="cm">/* TX isolation 2.4GHz */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM8_TRI5G		0xFF00	</span><span class="cm">/* TX isolation 5.3GHz */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM8_TRI5G_SHIFT		8</span>
<span class="cp">#define SSB_SPROM8_TRI5GHL		0x00AA	</span><span class="cm">/* TX isolation 5.2/5.8GHz */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM8_TRI5GL		0x00FF	</span><span class="cm">/* TX isolation 5.2GHz */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM8_TRI5GH		0xFF00	</span><span class="cm">/* TX isolation 5.8GHz */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM8_TRI5GH_SHIFT	8</span>
<span class="cp">#define SSB_SPROM8_RXPO			0x00AC  </span><span class="cm">/* RX power offsets */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM8_RXPO2G		0x00FF	</span><span class="cm">/* 2GHz RX power offset */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM8_RXPO2G_SHIFT	0</span>
<span class="cp">#define  SSB_SPROM8_RXPO5G		0xFF00	</span><span class="cm">/* 5GHz RX power offset */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM8_RXPO5G_SHIFT	8</span>
<span class="cp">#define SSB_SPROM8_FEM2G		0x00AE</span>
<span class="cp">#define SSB_SPROM8_FEM5G		0x00B0</span>
<span class="cp">#define  SSB_SROM8_FEM_TSSIPOS		0x0001</span>
<span class="cp">#define  SSB_SROM8_FEM_TSSIPOS_SHIFT	0</span>
<span class="cp">#define  SSB_SROM8_FEM_EXTPA_GAIN	0x0006</span>
<span class="cp">#define  SSB_SROM8_FEM_EXTPA_GAIN_SHIFT	1</span>
<span class="cp">#define  SSB_SROM8_FEM_PDET_RANGE	0x00F8</span>
<span class="cp">#define  SSB_SROM8_FEM_PDET_RANGE_SHIFT	3</span>
<span class="cp">#define  SSB_SROM8_FEM_TR_ISO		0x0700</span>
<span class="cp">#define  SSB_SROM8_FEM_TR_ISO_SHIFT	8</span>
<span class="cp">#define  SSB_SROM8_FEM_ANTSWLUT		0xF800</span>
<span class="cp">#define  SSB_SROM8_FEM_ANTSWLUT_SHIFT	11</span>
<span class="cp">#define SSB_SPROM8_THERMAL		0x00B2</span>
<span class="cp">#define  SSB_SPROM8_THERMAL_OFFSET	0x00ff</span>
<span class="cp">#define  SSB_SPROM8_THERMAL_OFFSET_SHIFT	0</span>
<span class="cp">#define  SSB_SPROM8_THERMAL_TRESH	0xff00</span>
<span class="cp">#define  SSB_SPROM8_THERMAL_TRESH_SHIFT	8</span>
<span class="cm">/* Temp sense related entries */</span>
<span class="cp">#define SSB_SPROM8_RAWTS		0x00B4</span>
<span class="cp">#define  SSB_SPROM8_RAWTS_RAWTEMP	0x01ff</span>
<span class="cp">#define  SSB_SPROM8_RAWTS_RAWTEMP_SHIFT	0</span>
<span class="cp">#define  SSB_SPROM8_RAWTS_MEASPOWER	0xfe00</span>
<span class="cp">#define  SSB_SPROM8_RAWTS_MEASPOWER_SHIFT	9</span>
<span class="cp">#define SSB_SPROM8_OPT_CORRX		0x00B6</span>
<span class="cp">#define  SSB_SPROM8_OPT_CORRX_TEMP_SLOPE	0x00ff</span>
<span class="cp">#define  SSB_SPROM8_OPT_CORRX_TEMP_SLOPE_SHIFT	0</span>
<span class="cp">#define  SSB_SPROM8_OPT_CORRX_TEMPCORRX	0xfc00</span>
<span class="cp">#define  SSB_SPROM8_OPT_CORRX_TEMPCORRX_SHIFT	10</span>
<span class="cp">#define  SSB_SPROM8_OPT_CORRX_TEMP_OPTION	0x0300</span>
<span class="cp">#define  SSB_SPROM8_OPT_CORRX_TEMP_OPTION_SHIFT	8</span>
<span class="cm">/* FOC: freiquency offset correction, HWIQ: H/W IOCAL enable, IQSWP: IQ CAL swap disable */</span>
<span class="cp">#define SSB_SPROM8_HWIQ_IQSWP		0x00B8</span>
<span class="cp">#define  SSB_SPROM8_HWIQ_IQSWP_FREQ_CORR	0x000f</span>
<span class="cp">#define  SSB_SPROM8_HWIQ_IQSWP_FREQ_CORR_SHIFT	0</span>
<span class="cp">#define  SSB_SPROM8_HWIQ_IQSWP_IQCAL_SWP	0x0010</span>
<span class="cp">#define  SSB_SPROM8_HWIQ_IQSWP_IQCAL_SWP_SHIFT	4</span>
<span class="cp">#define  SSB_SPROM8_HWIQ_IQSWP_HW_IQCAL	0x0020</span>
<span class="cp">#define  SSB_SPROM8_HWIQ_IQSWP_HW_IQCAL_SHIFT	5</span>
<span class="cp">#define SSB_SPROM8_TEMPDELTA		0x00BA</span>
<span class="cp">#define  SSB_SPROM8_TEMPDELTA_PHYCAL	0x00ff</span>
<span class="cp">#define  SSB_SPROM8_TEMPDELTA_PHYCAL_SHIFT	0</span>
<span class="cp">#define  SSB_SPROM8_TEMPDELTA_PERIOD	0x0f00</span>
<span class="cp">#define  SSB_SPROM8_TEMPDELTA_PERIOD_SHIFT	8</span>
<span class="cp">#define  SSB_SPROM8_TEMPDELTA_HYSTERESIS	0xf000</span>
<span class="cp">#define  SSB_SPROM8_TEMPDELTA_HYSTERESIS_SHIFT	12</span>

<span class="cm">/* There are 4 blocks with power info sharing the same layout */</span>
<span class="cp">#define SSB_SROM8_PWR_INFO_CORE0	0x00C0</span>
<span class="cp">#define SSB_SROM8_PWR_INFO_CORE1	0x00E0</span>
<span class="cp">#define SSB_SROM8_PWR_INFO_CORE2	0x0100</span>
<span class="cp">#define SSB_SROM8_PWR_INFO_CORE3	0x0120</span>

<span class="cp">#define SSB_SROM8_2G_MAXP_ITSSI		0x00</span>
<span class="cp">#define  SSB_SPROM8_2G_MAXP		0x00FF</span>
<span class="cp">#define  SSB_SPROM8_2G_ITSSI		0xFF00</span>
<span class="cp">#define  SSB_SPROM8_2G_ITSSI_SHIFT	8</span>
<span class="cp">#define SSB_SROM8_2G_PA_0		0x02	</span><span class="cm">/* 2GHz power amp settings */</span><span class="cp"></span>
<span class="cp">#define SSB_SROM8_2G_PA_1		0x04</span>
<span class="cp">#define SSB_SROM8_2G_PA_2		0x06</span>
<span class="cp">#define SSB_SROM8_5G_MAXP_ITSSI		0x08	</span><span class="cm">/* 5GHz ITSSI and 5.3GHz Max Power */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM8_5G_MAXP		0x00FF</span>
<span class="cp">#define  SSB_SPROM8_5G_ITSSI		0xFF00</span>
<span class="cp">#define  SSB_SPROM8_5G_ITSSI_SHIFT	8</span>
<span class="cp">#define SSB_SPROM8_5GHL_MAXP		0x0A	</span><span class="cm">/* 5.2GHz and 5.8GHz Max Power */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM8_5GH_MAXP		0x00FF</span>
<span class="cp">#define  SSB_SPROM8_5GL_MAXP		0xFF00</span>
<span class="cp">#define  SSB_SPROM8_5GL_MAXP_SHIFT	8</span>
<span class="cp">#define SSB_SROM8_5G_PA_0		0x0C	</span><span class="cm">/* 5.3GHz power amp settings */</span><span class="cp"></span>
<span class="cp">#define SSB_SROM8_5G_PA_1		0x0E</span>
<span class="cp">#define SSB_SROM8_5G_PA_2		0x10</span>
<span class="cp">#define SSB_SROM8_5GL_PA_0		0x12	</span><span class="cm">/* 5.2GHz power amp settings */</span><span class="cp"></span>
<span class="cp">#define SSB_SROM8_5GL_PA_1		0x14</span>
<span class="cp">#define SSB_SROM8_5GL_PA_2		0x16</span>
<span class="cp">#define SSB_SROM8_5GH_PA_0		0x18	</span><span class="cm">/* 5.8GHz power amp settings */</span><span class="cp"></span>
<span class="cp">#define SSB_SROM8_5GH_PA_1		0x1A</span>
<span class="cp">#define SSB_SROM8_5GH_PA_2		0x1C</span>

<span class="cm">/* TODO: Make it deprecated */</span>
<span class="cp">#define SSB_SPROM8_MAXP_BG		0x00C0  </span><span class="cm">/* Max Power 2GHz in path 1 */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM8_MAXP_BG_MASK	0x00FF  </span><span class="cm">/* Mask for Max Power 2GHz */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM8_ITSSI_BG		0xFF00	</span><span class="cm">/* Mask for path 1 itssi_bg */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM8_ITSSI_BG_SHIFT	8</span>
<span class="cp">#define SSB_SPROM8_PA0B0		0x00C2	</span><span class="cm">/* 2GHz power amp settings */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM8_PA0B1		0x00C4</span>
<span class="cp">#define SSB_SPROM8_PA0B2		0x00C6</span>
<span class="cp">#define SSB_SPROM8_MAXP_A		0x00C8  </span><span class="cm">/* Max Power 5.3GHz */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM8_MAXP_A_MASK		0x00FF  </span><span class="cm">/* Mask for Max Power 5.3GHz */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM8_ITSSI_A		0xFF00	</span><span class="cm">/* Mask for path 1 itssi_a */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM8_ITSSI_A_SHIFT	8</span>
<span class="cp">#define SSB_SPROM8_MAXP_AHL		0x00CA  </span><span class="cm">/* Max Power 5.2/5.8GHz */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM8_MAXP_AH_MASK	0x00FF  </span><span class="cm">/* Mask for Max Power 5.8GHz */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM8_MAXP_AL_MASK	0xFF00  </span><span class="cm">/* Mask for Max Power 5.2GHz */</span><span class="cp"></span>
<span class="cp">#define  SSB_SPROM8_MAXP_AL_SHIFT	8</span>
<span class="cp">#define SSB_SPROM8_PA1B0		0x00CC	</span><span class="cm">/* 5.3GHz power amp settings */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM8_PA1B1		0x00CE</span>
<span class="cp">#define SSB_SPROM8_PA1B2		0x00D0</span>
<span class="cp">#define SSB_SPROM8_PA1LOB0		0x00D2	</span><span class="cm">/* 5.2GHz power amp settings */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM8_PA1LOB1		0x00D4</span>
<span class="cp">#define SSB_SPROM8_PA1LOB2		0x00D6</span>
<span class="cp">#define SSB_SPROM8_PA1HIB0		0x00D8	</span><span class="cm">/* 5.8GHz power amp settings */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM8_PA1HIB1		0x00DA</span>
<span class="cp">#define SSB_SPROM8_PA1HIB2		0x00DC</span>

<span class="cp">#define SSB_SPROM8_CCK2GPO		0x0140	</span><span class="cm">/* CCK power offset */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM8_OFDM2GPO		0x0142	</span><span class="cm">/* 2.4GHz OFDM power offset */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM8_OFDM5GPO		0x0146	</span><span class="cm">/* 5.3GHz OFDM power offset */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM8_OFDM5GLPO		0x014A	</span><span class="cm">/* 5.2GHz OFDM power offset */</span><span class="cp"></span>
<span class="cp">#define SSB_SPROM8_OFDM5GHPO		0x014E	</span><span class="cm">/* 5.8GHz OFDM power offset */</span><span class="cp"></span>

<span class="cp">#define SSB_SPROM8_2G_MCSPO		0x0152</span>
<span class="cp">#define SSB_SPROM8_5G_MCSPO		0x0162</span>
<span class="cp">#define SSB_SPROM8_5GL_MCSPO		0x0172</span>
<span class="cp">#define SSB_SPROM8_5GH_MCSPO		0x0182</span>

<span class="cp">#define SSB_SPROM8_CDDPO		0x0192</span>
<span class="cp">#define SSB_SPROM8_STBCPO		0x0194</span>
<span class="cp">#define SSB_SPROM8_BW40PO		0x0196</span>
<span class="cp">#define SSB_SPROM8_BWDUPPO		0x0198</span>

<span class="cm">/* Values for boardflags_lo read from SPROM */</span>
<span class="cp">#define SSB_BFL_BTCOEXIST		0x0001	</span><span class="cm">/* implements Bluetooth coexistance */</span><span class="cp"></span>
<span class="cp">#define SSB_BFL_PACTRL			0x0002	</span><span class="cm">/* GPIO 9 controlling the PA */</span><span class="cp"></span>
<span class="cp">#define SSB_BFL_AIRLINEMODE		0x0004	</span><span class="cm">/* implements GPIO 13 radio disable indication */</span><span class="cp"></span>
<span class="cp">#define SSB_BFL_RSSI			0x0008	</span><span class="cm">/* software calculates nrssi slope. */</span><span class="cp"></span>
<span class="cp">#define SSB_BFL_ENETSPI			0x0010	</span><span class="cm">/* has ephy roboswitch spi */</span><span class="cp"></span>
<span class="cp">#define SSB_BFL_XTAL_NOSLOW		0x0020	</span><span class="cm">/* no slow clock available */</span><span class="cp"></span>
<span class="cp">#define SSB_BFL_CCKHIPWR		0x0040	</span><span class="cm">/* can do high power CCK transmission */</span><span class="cp"></span>
<span class="cp">#define SSB_BFL_ENETADM			0x0080	</span><span class="cm">/* has ADMtek switch */</span><span class="cp"></span>
<span class="cp">#define SSB_BFL_ENETVLAN		0x0100	</span><span class="cm">/* can do vlan */</span><span class="cp"></span>
<span class="cp">#define SSB_BFL_AFTERBURNER		0x0200	</span><span class="cm">/* supports Afterburner mode */</span><span class="cp"></span>
<span class="cp">#define SSB_BFL_NOPCI			0x0400	</span><span class="cm">/* board leaves PCI floating */</span><span class="cp"></span>
<span class="cp">#define SSB_BFL_FEM			0x0800	</span><span class="cm">/* supports the Front End Module */</span><span class="cp"></span>
<span class="cp">#define SSB_BFL_EXTLNA			0x1000	</span><span class="cm">/* has an external LNA */</span><span class="cp"></span>
<span class="cp">#define SSB_BFL_HGPA			0x2000	</span><span class="cm">/* had high gain PA */</span><span class="cp"></span>
<span class="cp">#define SSB_BFL_BTCMOD			0x4000	</span><span class="cm">/* BFL_BTCOEXIST is given in alternate GPIOs */</span><span class="cp"></span>
<span class="cp">#define SSB_BFL_ALTIQ			0x8000	</span><span class="cm">/* alternate I/Q settings */</span><span class="cp"></span>

<span class="cm">/* Values for boardflags_hi read from SPROM */</span>
<span class="cp">#define SSB_BFH_NOPA			0x0001	</span><span class="cm">/* has no PA */</span><span class="cp"></span>
<span class="cp">#define SSB_BFH_RSSIINV			0x0002	</span><span class="cm">/* RSSI uses positive slope (not TSSI) */</span><span class="cp"></span>
<span class="cp">#define SSB_BFH_PAREF			0x0004	</span><span class="cm">/* uses the PARef LDO */</span><span class="cp"></span>
<span class="cp">#define SSB_BFH_3TSWITCH		0x0008	</span><span class="cm">/* uses a triple throw switch shared with bluetooth */</span><span class="cp"></span>
<span class="cp">#define SSB_BFH_PHASESHIFT		0x0010	</span><span class="cm">/* can support phase shifter */</span><span class="cp"></span>
<span class="cp">#define SSB_BFH_BUCKBOOST		0x0020	</span><span class="cm">/* has buck/booster */</span><span class="cp"></span>
<span class="cp">#define SSB_BFH_FEM_BT			0x0040	</span><span class="cm">/* has FEM and switch to share antenna with bluetooth */</span><span class="cp"></span>

<span class="cm">/* Values for boardflags2_lo read from SPROM */</span>
<span class="cp">#define SSB_BFL2_RXBB_INT_REG_DIS	0x0001	</span><span class="cm">/* external RX BB regulator present */</span><span class="cp"></span>
<span class="cp">#define SSB_BFL2_APLL_WAR		0x0002	</span><span class="cm">/* alternative A-band PLL settings implemented */</span><span class="cp"></span>
<span class="cp">#define SSB_BFL2_TXPWRCTRL_EN 		0x0004	</span><span class="cm">/* permits enabling TX Power Control */</span><span class="cp"></span>
<span class="cp">#define SSB_BFL2_2X4_DIV		0x0008	</span><span class="cm">/* 2x4 diversity switch */</span><span class="cp"></span>
<span class="cp">#define SSB_BFL2_5G_PWRGAIN		0x0010	</span><span class="cm">/* supports 5G band power gain */</span><span class="cp"></span>
<span class="cp">#define SSB_BFL2_PCIEWAR_OVR		0x0020	</span><span class="cm">/* overrides ASPM and Clkreq settings */</span><span class="cp"></span>
<span class="cp">#define SSB_BFL2_CAESERS_BRD		0x0040	</span><span class="cm">/* is Caesers board (unused) */</span><span class="cp"></span>
<span class="cp">#define SSB_BFL2_BTC3WIRE		0x0080	</span><span class="cm">/* used 3-wire bluetooth coexist */</span><span class="cp"></span>
<span class="cp">#define SSB_BFL2_SKWRKFEM_BRD		0x0100	</span><span class="cm">/* 4321mcm93 uses Skyworks FEM */</span><span class="cp"></span>
<span class="cp">#define SSB_BFL2_SPUR_WAR		0x0200	</span><span class="cm">/* has a workaround for clock-harmonic spurs */</span><span class="cp"></span>
<span class="cp">#define SSB_BFL2_GPLL_WAR		0x0400	</span><span class="cm">/* altenative G-band PLL settings implemented */</span><span class="cp"></span>

<span class="cm">/* Values for SSB_SPROM1_BINF_CCODE */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">SSB_SPROM1CCODE_WORLD</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="n">SSB_SPROM1CCODE_THAILAND</span><span class="p">,</span>
	<span class="n">SSB_SPROM1CCODE_ISRAEL</span><span class="p">,</span>
	<span class="n">SSB_SPROM1CCODE_JORDAN</span><span class="p">,</span>
	<span class="n">SSB_SPROM1CCODE_CHINA</span><span class="p">,</span>
	<span class="n">SSB_SPROM1CCODE_JAPAN</span><span class="p">,</span>
	<span class="n">SSB_SPROM1CCODE_USA_CANADA_ANZ</span><span class="p">,</span>
	<span class="n">SSB_SPROM1CCODE_EUROPE</span><span class="p">,</span>
	<span class="n">SSB_SPROM1CCODE_USA_LOW</span><span class="p">,</span>
	<span class="n">SSB_SPROM1CCODE_JAPAN_HIGH</span><span class="p">,</span>
	<span class="n">SSB_SPROM1CCODE_ALL</span><span class="p">,</span>
	<span class="n">SSB_SPROM1CCODE_NONE</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* Address-Match values and masks (SSB_ADMATCHxxx) */</span>
<span class="cp">#define SSB_ADM_TYPE			0x00000003	</span><span class="cm">/* Address type */</span><span class="cp"></span>
<span class="cp">#define  SSB_ADM_TYPE0			0</span>
<span class="cp">#define  SSB_ADM_TYPE1			1</span>
<span class="cp">#define  SSB_ADM_TYPE2			2</span>
<span class="cp">#define SSB_ADM_AD64			0x00000004</span>
<span class="cp">#define SSB_ADM_SZ0			0x000000F8	</span><span class="cm">/* Type0 size */</span><span class="cp"></span>
<span class="cp">#define SSB_ADM_SZ0_SHIFT		3</span>
<span class="cp">#define SSB_ADM_SZ1			0x000001F8	</span><span class="cm">/* Type1 size */</span><span class="cp"></span>
<span class="cp">#define SSB_ADM_SZ1_SHIFT		3</span>
<span class="cp">#define SSB_ADM_SZ2			0x000001F8	</span><span class="cm">/* Type2 size */</span><span class="cp"></span>
<span class="cp">#define SSB_ADM_SZ2_SHIFT		3</span>
<span class="cp">#define SSB_ADM_EN			0x00000400	</span><span class="cm">/* Enable */</span><span class="cp"></span>
<span class="cp">#define SSB_ADM_NEG			0x00000800	</span><span class="cm">/* Negative decode */</span><span class="cp"></span>
<span class="cp">#define SSB_ADM_BASE0			0xFFFFFF00	</span><span class="cm">/* Type0 base address */</span><span class="cp"></span>
<span class="cp">#define SSB_ADM_BASE0_SHIFT		8</span>
<span class="cp">#define SSB_ADM_BASE1			0xFFFFF000	</span><span class="cm">/* Type1 base address for the core */</span><span class="cp"></span>
<span class="cp">#define SSB_ADM_BASE1_SHIFT		12</span>
<span class="cp">#define SSB_ADM_BASE2			0xFFFF0000	</span><span class="cm">/* Type2 base address for the core */</span><span class="cp"></span>
<span class="cp">#define SSB_ADM_BASE2_SHIFT		16</span>


<span class="cp">#endif </span><span class="cm">/* LINUX_SSB_REGS_H_ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
