

================================================================
== Vivado HLS Report for 'copy_mat'
================================================================
* Date:           Thu Dec 13 22:27:52 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        mat_mul
* Solution:       mat_mul
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.51|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  20201|  20201|  20201|  20201|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  20200|  20200|       202|          -|          -|   100|    no    |
        | + Loop 1.1  |    200|    200|         2|          -|          -|   100|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|     146|     70|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     54|
|Register         |        -|      -|      74|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     220|    124|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+----+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+----+----+------------+------------+
    |i_1_fu_90_p2        |     +    |      0|  26|  12|           7|           1|
    |j_1_fu_118_p2       |     +    |      0|  26|  12|           7|           1|
    |next_mul_fu_78_p2   |     +    |      0|  47|  19|          14|           7|
    |tmp_1_fu_100_p2     |     +    |      0|  47|  19|          14|          14|
    |exitcond1_fu_84_p2  |   icmp   |      0|   0|   4|           7|           6|
    |exitcond_fu_112_p2  |   icmp   |      0|   0|   4|           7|           6|
    +--------------------+----------+-------+----+----+------------+------------+
    |Total               |          |      0| 146|  70|          56|          35|
    +--------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |ap_NS_fsm       |  27|          5|    1|          5|
    |i_reg_44        |   9|          2|    7|         14|
    |j_reg_67        |   9|          2|    7|         14|
    |phi_mul_reg_55  |   9|          2|   14|         28|
    +----------------+----+-----------+-----+-----------+
    |Total           |  54|         11|   29|         61|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |ap_CS_fsm          |   4|   0|    4|          0|
    |dest_addr_reg_142  |  14|   0|   14|          0|
    |i_1_reg_132        |   7|   0|    7|          0|
    |i_reg_44           |   7|   0|    7|          0|
    |j_1_reg_150        |   7|   0|    7|          0|
    |j_reg_67           |   7|   0|    7|          0|
    |next_mul_reg_124   |  14|   0|   14|          0|
    |phi_mul_reg_55     |  14|   0|   14|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  74|   0|   74|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs |   copy_mat   | return value |
|ap_rst         |  in |    1| ap_ctrl_hs |   copy_mat   | return value |
|ap_start       |  in |    1| ap_ctrl_hs |   copy_mat   | return value |
|ap_done        | out |    1| ap_ctrl_hs |   copy_mat   | return value |
|ap_idle        | out |    1| ap_ctrl_hs |   copy_mat   | return value |
|ap_ready       | out |    1| ap_ctrl_hs |   copy_mat   | return value |
|src_address0   | out |   14|  ap_memory |      src     |     array    |
|src_ce0        | out |    1|  ap_memory |      src     |     array    |
|src_q0         |  in |   32|  ap_memory |      src     |     array    |
|dest_address0  | out |   14|  ap_memory |     dest     |     array    |
|dest_ce0       | out |    1|  ap_memory |     dest     |     array    |
|dest_we0       | out |    1|  ap_memory |     dest     |     array    |
|dest_d0        | out |   32|  ap_memory |     dest     |     array    |
+---------------+-----+-----+------------+--------------+--------------+

