Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/comp4/comp4.srcs/sources_1/new/mux1_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux1_4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/comp4/comp4.srcs/sources_1/new/comp1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/comp4/comp4.srcs/sources_1/new/comp4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comp4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/comp4/comp4.srcs/sim_1/new/tb_comp4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_comp4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Rohit_V/Documents/Codes/VS Code/My Learnings/HDL/comp4/comp4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
