$date
	Tue Dec 20 11:04:38 2022
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module scsi_sm_tb $end
$var wire 1 ! DACK_ $end
$var wire 1 " RE_ $end
$var wire 1 # WE_o $end
$var wire 1 $ SCSI_CS_o $end
$var wire 1 % S2F_o $end
$var wire 1 & S2CPU_o $end
$var wire 1 ' RIFIFO_o $end
$var wire 1 ( RE_o $end
$var wire 1 ) RDFIFO_o $end
$var wire 1 * LS2CPU $end
$var wire 1 + LBYTE_ $end
$var wire 1 , INCNO_o $end
$var wire 1 - INCNI_o $end
$var wire 1 . INCBO_o $end
$var wire 1 / F2S_o $end
$var wire 1 0 DACK_o $end
$var wire 1 1 CPU2S_o $end
$var reg 1 2 BOEQ3 $end
$var reg 1 3 CPUCLK $end
$var reg 1 4 CPUREQ $end
$var reg 1 5 DECFIFO $end
$var reg 1 6 DMADIR $end
$var reg 1 7 DREQ_ $end
$var reg 1 8 FIFOEMPTY $end
$var reg 1 9 FIFOFULL $end
$var reg 1 : INCFIFO $end
$var reg 1 ; RESET_ $end
$var reg 1 < RW $end
$var reg 1 = nAS_ $end
$scope module u_SCSI_SM $end
$var wire 1 > BBCLK $end
$var wire 1 ? BCLK $end
$var wire 1 2 BOEQ3 $end
$var wire 1 3 CPUCLK $end
$var wire 1 4 CPUREQ $end
$var wire 1 5 DECFIFO $end
$var wire 1 6 DMADIR $end
$var wire 1 7 DREQ_ $end
$var wire 1 @ DSACK_ $end
$var wire 1 8 FIFOEMPTY $end
$var wire 1 9 FIFOFULL $end
$var wire 1 : INCFIFO $end
$var wire 1 + LBYTE_ $end
$var wire 1 * LS2CPU $end
$var wire 1 A RDRST_ $end
$var wire 1 ; RESET_ $end
$var wire 1 B RIRST_ $end
$var wire 1 < RW $end
$var wire 1 = nAS_ $end
$var wire 1 C nCLK $end
$var wire 1 D WE $end
$var wire 1 E SET_DSACK $end
$var wire 1 F SCSI_CS $end
$var wire 1 G S2F $end
$var wire 1 H S2CPU $end
$var wire 1 I RE $end
$var wire 5 J NEXT_STATE [4:0] $end
$var wire 1 K INCNO $end
$var wire 1 L INCNI $end
$var wire 1 M INCBO $end
$var wire 1 N F2S $end
$var wire 28 O E [27:0] $end
$var wire 1 P DACK $end
$var wire 1 Q CPU2S $end
$var reg 1 R CCPUREQ $end
$var reg 1 S CDREQ_ $end
$var reg 1 T CDSACK_ $end
$var reg 1 1 CPU2S_o $end
$var reg 1 U CRESET_ $end
$var reg 1 0 DACK_o $end
$var reg 1 / F2S_o $end
$var reg 1 . INCBO_o $end
$var reg 1 - INCNI_o $end
$var reg 1 , INCNO_o $end
$var reg 1 V RDFIFO_d $end
$var reg 1 ) RDFIFO_o $end
$var reg 1 ( RE_o $end
$var reg 1 W RIFIFO_d $end
$var reg 1 ' RIFIFO_o $end
$var reg 1 & S2CPU_o $end
$var reg 1 % S2F_o $end
$var reg 1 $ SCSI_CS_o $end
$var reg 5 X STATE [4:0] $end
$var reg 1 # WE_o $end
$var reg 1 Y nLS2CPU $end
$scope module u_scsi_sm_inputs $end
$var wire 1 2 BOEQ3 $end
$var wire 1 R CCPUREQ $end
$var wire 1 S CDREQ_ $end
$var wire 1 T CDSACK_ $end
$var wire 1 6 DMADIR $end
$var wire 1 Z E0 $end
$var wire 1 [ E1 $end
$var wire 1 \ E10 $end
$var wire 1 ] E11 $end
$var wire 1 ^ E12 $end
$var wire 1 _ E13 $end
$var wire 1 ` E14 $end
$var wire 1 a E15 $end
$var wire 1 b E16 $end
$var wire 1 c E17 $end
$var wire 1 d E18 $end
$var wire 1 e E19 $end
$var wire 1 f E2 $end
$var wire 1 g E20 $end
$var wire 1 h E21 $end
$var wire 1 i E22 $end
$var wire 1 j E23 $end
$var wire 1 k E24 $end
$var wire 1 l E25 $end
$var wire 1 m E26 $end
$var wire 1 n E27 $end
$var wire 1 o E3 $end
$var wire 1 p E4 $end
$var wire 1 q E5 $end
$var wire 1 r E6 $end
$var wire 1 s E7 $end
$var wire 1 t E8 $end
$var wire 1 u E9 $end
$var wire 1 8 FIFOEMPTY $end
$var wire 1 9 FIFOFULL $end
$var wire 1 ) RDFIFO_o $end
$var wire 1 ' RIFIFO_o $end
$var wire 1 < RW $end
$var wire 5 v STATE [4:0] $end
$var wire 1 w nCDSACK_ $end
$var wire 1 x nDMADIR $end
$var wire 1 y nscsidff1_q $end
$var wire 1 z nscsidff2_q $end
$var wire 1 { nscsidff3_q $end
$var wire 1 | nscsidff4_q $end
$var wire 1 } nscsidff5_q $end
$var wire 1 ~ scsidff5_q $end
$var wire 1 !" scsidff4_q $end
$var wire 1 "" scsidff3_q $end
$var wire 1 #" scsidff2_q $end
$var wire 1 $" scsidff1_q $end
$var wire 28 %" E [27:0] $end
$upscope $end
$scope module u_scsi_sm_outputs $end
$var wire 1 Q CPU2S $end
$var wire 1 P DACK $end
$var wire 28 &" E [27:0] $end
$var wire 1 N F2S $end
$var wire 1 M INCBO $end
$var wire 1 L INCNI $end
$var wire 1 K INCNO $end
$var wire 1 I RE $end
$var wire 1 H S2CPU $end
$var wire 1 G S2F $end
$var wire 1 F SCSI_CS $end
$var wire 1 E SET_DSACK $end
$var wire 1 D WE $end
$var wire 1 '" scsidff1_d $end
$var wire 1 (" scsidff2_d $end
$var wire 1 )" scsidff3_d $end
$var wire 1 *" scsidff4_d $end
$var wire 1 +" scsidff5_d $end
$var wire 5 ," NEXT_STATE [4:0] $end
$var wire 1 -" E9 $end
$var wire 1 ." E8 $end
$var wire 1 /" E7 $end
$var wire 1 0" E6 $end
$var wire 1 1" E5 $end
$var wire 1 2" E4 $end
$var wire 1 3" E3 $end
$var wire 1 4" E27 $end
$var wire 1 5" E26 $end
$var wire 1 6" E25 $end
$var wire 1 7" E24 $end
$var wire 1 8" E23 $end
$var wire 1 9" E22 $end
$var wire 1 :" E21 $end
$var wire 1 ;" E20 $end
$var wire 1 <" E2 $end
$var wire 1 =" E19 $end
$var wire 1 >" E18 $end
$var wire 1 ?" E17 $end
$var wire 1 @" E16 $end
$var wire 1 A" E15 $end
$var wire 1 B" E14 $end
$var wire 1 C" E13 $end
$var wire 1 D" E12 $end
$var wire 1 E" E11 $end
$var wire 1 F" E10 $end
$var wire 1 G" E1 $end
$var wire 1 H" E0 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0H"
0G"
xF"
xE"
0D"
xC"
xB"
xA"
x@"
x?"
x>"
x="
0<"
x;"
x:"
x9"
x8"
x7"
x6"
x5"
x4"
03"
02"
01"
00"
x/"
x."
x-"
bx ,"
x+"
x*"
x)"
x("
x'"
bx0xxxxx0000000 &"
bx0xxxxx0000000 %"
x$"
x#"
x""
x!"
x~
x}
x|
x{
xz
xy
0x
xw
bx v
xu
xt
xs
0r
0q
0p
0o
xn
xm
xl
xk
xj
xi
xh
xg
0f
xe
xd
xc
xb
xa
x`
x_
0^
x]
x\
0[
0Z
0Y
bx X
0W
0V
xU
xT
1S
0R
xQ
xP
bx0xxxxx0000000 O
xN
xM
0L
0K
bx J
xI
xH
xG
xF
xE
xD
0C
1B
1A
1@
1?
1>
0=
0<
1;
0:
09
18
17
16
05
04
13
02
x1
x0
x/
x.
x-
x,
x+
1*
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#200
1U
1C
0?
0>
03
#400
0B"
0`
0="
bx0xxxx0x0xxxxx0000000 O
bx0xxxx0x0xxxxx0000000 %"
bx0xxxx0x0xxxxx0000000 &"
0e
0w
0)
0'
0-
0,
1T
0A
0B
0C
0;
1?
1>
13
#600
0("
0+"
1F
0)"
0D
0P
0*"
0I
0H
0N
b0 J
b0 ,"
0'"
0Q
0C"
0M
0G
0E
0_
0E"
0:"
09"
0]
0h
0i
0."
0F"
08"
05"
04"
06"
07"
0;"
0>"
0?"
0@"
0A"
0-"
0/"
0t
0\
0j
0m
0n
1y
1z
1{
1|
0l
0k
0g
0d
0c
0b
0a
0u
b0 O
b0 %"
b0 &"
0s
1}
0$"
0#"
0""
0!"
0~
1w
b0 X
b0 v
0T
0U
1C
0?
0>
03
#800
1+
1!
1"
01
0&
0/
0%
0.
00
0$
0#
0(
0C
1?
1>
13
#1000
1C
0?
0>
03
#1200
1A
1B
0C
1;
1?
1>
13
#1400
1U
1C
0?
0>
03
#1600
0w
1T
0C
1?
1>
13
#1800
1C
0?
0>
03
#2000
1+"
b11000 J
b11000 ,"
1*"
1P
1G"
b10 O
b10 %"
b10 &"
1[
0S
0C
07
1?
1>
13
#2200
1C
0?
0>
03
#2400
0+"
0*"
b100 J
b100 ,"
1)"
1I
1G
1/"
0G"
1s
b10000000 O
b10000000 %"
b10000000 &"
0[
0|
0}
1!"
1~
0!
b11000 X
b11000 v
10
0C
1?
1>
13
#2600
1C
0?
0>
03
#2800
b10100 J
b10100 ,"
1+"
1:"
1h
0/"
0{
1|
b1000000000000000000000 O
b1000000000000000000000 %"
b1000000000000000000000 &"
0s
1}
0+
1""
0!"
0~
0"
b100 X
b100 v
1%
1(
1S
0C
17
1?
1>
13
#3000
1C
0?
0>
03
#3200
0+"
b1100 J
b1100 ,"
1*"
0:"
1;"
0h
b100000000000000000000 O
b100000000000000000000 %"
b100000000000000000000 &"
1g
0}
1~
b10100 X
b10100 v
0C
1?
1>
13
#3400
1C
0?
0>
03
#3600
0+"
0I
0)"
b0 J
b0 ,"
0*"
0P
1M
1F"
0:"
0;"
1\
0h
0|
b10000000000 O
b10000000000 %"
b10000000000 &"
0g
1}
1!"
0~
b1100 X
b1100 v
0C
1?
1>
13
#3800
1C
0?
0>
03
#4000
0G
0M
0F"
b0 O
b0 %"
b0 &"
0\
1{
1|
1+
0""
0!"
1!
1"
b0 X
b0 v
1.
00
0(
0C
1?
1>
13
#4200
1C
0?
0>
03
#4400
0%
0.
0C
1?
1>
13
#4600
1C
0?
0>
03
#4800
0C
1?
1>
13
#5000
1C
0?
0>
03
#5200
0C
1?
1>
13
