{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "ae8fd054-018b-4b17-8c6e-5327adba8bae",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "application/javascript": [
       "\n",
       "try {\n",
       "require(['notebook/js/codecell'], function(codecell) {\n",
       "  codecell.CodeCell.options_default.highlight_modes[\n",
       "      'magic_text/x-csrc'] = {'reg':[/^%%microblaze/]};\n",
       "  Jupyter.notebook.events.one('kernel_ready.Kernel', function(){\n",
       "      Jupyter.notebook.get_cells().map(function(cell){\n",
       "          if (cell.cell_type == 'code'){ cell.auto_highlight(); } }) ;\n",
       "  });\n",
       "});\n",
       "} catch (e) {};\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": [
       "\n",
       "try {\n",
       "require(['notebook/js/codecell'], function(codecell) {\n",
       "  codecell.CodeCell.options_default.highlight_modes[\n",
       "      'magic_text/x-csrc'] = {'reg':[/^%%pybind11/]};\n",
       "  Jupyter.notebook.events.one('kernel_ready.Kernel', function(){\n",
       "      Jupyter.notebook.get_cells().map(function(cell){\n",
       "          if (cell.cell_type == 'code'){ cell.auto_highlight(); } }) ;\n",
       "  });\n",
       "});\n",
       "} catch (e) {};\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "text/plain": [
       "True"
      ]
     },
     "execution_count": 2,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from pynq import PL\n",
    "from pynq import Overlay\n",
    "\n",
    "from pynq import DefaultHierarchy\n",
    "from pynq import allocate\n",
    "\n",
    "from doa_mts import *\n",
    "\n",
    "o1 = Overlay(\"/home/xilinx/jupyter_notebooks/DOA/doa_mts.bit\")\n",
    "o1.download()\n",
    "o1.timestamp\n",
    "\n",
    "PL.bitfile_name\n",
    "o1.is_loaded()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "3860d183-6575-487b-881a-745907a19d79",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "\u001b[0;31mType:\u001b[0m            Overlay\n",
       "\u001b[0;31mString form:\u001b[0m     <pynq.overlay.Overlay object at 0xffff6fd699c0>\n",
       "\u001b[0;31mFile:\u001b[0m            /usr/local/share/pynq-venv/lib/python3.10/site-packages/pynq/overlay.py\n",
       "\u001b[0;31mDocstring:\u001b[0m      \n",
       "Default documentation for overlay /home/xilinx/jupyter_notebooks/DOA/doa_mts.bit. The following\n",
       "attributes are available on this overlay:\n",
       "\n",
       "IP Blocks\n",
       "----------\n",
       "clocktreeMTS/MTSclkwiz : pynq.overlay.DefaultIP\n",
       "control/gpio_control/axi_gpio_bram_adc : pynq.lib.axigpio.AxiGPIO\n",
       "control/gpio_control/axi_gpio_dac : pynq.lib.axigpio.AxiGPIO\n",
       "control/gpio_control/axi_gpio_fifoflush : pynq.lib.axigpio.AxiGPIO\n",
       "control/system_management_wiz_0 : pynq.overlay.DefaultIP\n",
       "usp_rf_data_converter_1 : xrfdc.RFdc\n",
       "zynq_ultra_ps_e_0    : pynq.overlay.DefaultIP\n",
       "\n",
       "Hierarchies\n",
       "-----------\n",
       "URAM_capture         : pynq.overlay.DefaultHierarchy\n",
       "clocktreeMTS         : pynq.overlay.DefaultHierarchy\n",
       "control              : pynq.overlay.DefaultHierarchy\n",
       "URAM_capture/ADCRAMcapture_0 : pynq.overlay.DefaultHierarchy\n",
       "control/gpio_control : pynq.overlay.DefaultHierarchy\n",
       "\n",
       "Interrupts\n",
       "----------\n",
       "None\n",
       "\n",
       "GPIO Outputs\n",
       "------------\n",
       "None\n",
       "\n",
       "Memories\n",
       "------------\n",
       "URAM_captureaxi_bram_ctrl_0 : Memory\n",
       "PSDDR                : Memory\n",
       "\u001b[0;31mClass docstring:\u001b[0m\n",
       "This class keeps track of a single bitstream's state and contents.\n",
       "\n",
       "The overlay class holds the state of the bitstream and enables run-time\n",
       "protection of bindings.\n",
       "\n",
       "Our definition of overlay is: \"post-bitstream configurable design\".\n",
       "Hence, this class must expose configurability through content discovery\n",
       "and runtime protection.\n",
       "\n",
       "The overlay class exposes the IP and hierarchies as attributes in the\n",
       "overlay. If no other drivers are available the `DefaultIP` is constructed\n",
       "for IP cores at top level and `DefaultHierarchy` for any hierarchies that\n",
       "contain addressable IP. Custom drivers can be bound to IP and hierarchies\n",
       "by subclassing `DefaultIP` and `DefaultHierarchy`. See the help entries\n",
       "for those class for more details.\n",
       "\n",
       "This class stores four dictionaries: IP, GPIO, interrupt controller\n",
       "and interrupt pin dictionaries.\n",
       "\n",
       "Each entry of the IP dictionary is a mapping:\n",
       "'name' -> {phys_addr, addr_range, type, config, state}, where\n",
       "name (str) is the key of the entry.\n",
       "phys_addr (int) is the physical address of the IP.\n",
       "addr_range (int) is the address range of the IP.\n",
       "type (str) is the type of the IP.\n",
       "config (dict) is a dictionary of the configuration parameters.\n",
       "state (str) is the state information about the IP.\n",
       "\n",
       "Each entry of the GPIO dictionary is a mapping:\n",
       "'name' -> {pin, state}, where\n",
       "name (str) is the key of the entry.\n",
       "pin (int) is the user index of the GPIO, starting from 0.\n",
       "state (str) is the state information about the GPIO.\n",
       "\n",
       "Each entry in the interrupt controller dictionary is a mapping:\n",
       "'name' -> {parent, index}, where\n",
       "name (str) is the name of the interrupt controller.\n",
       "parent (str) is the name of the parent controller or '' if attached\n",
       "directly to the PS.\n",
       "index (int) is the index of the interrupt attached to.\n",
       "\n",
       "Each entry in the interrupt pin dictionary is a mapping:\n",
       "'name' -> {controller, index}, where\n",
       "name (str) is the name of the pin.\n",
       "controller (str) is the name of the interrupt controller.\n",
       "index (int) is the line index.\n",
       "\n",
       "Attributes\n",
       "----------\n",
       "bitfile_name : str\n",
       "    The absolute path of the bitstream.\n",
       "dtbo : str\n",
       "    The absolute path of the dtbo file for the full bitstream.\n",
       "ip_dict : dict\n",
       "    All the addressable IPs from PS. Key is the name of the IP; value is\n",
       "    a dictionary mapping the physical address, address range, IP type,\n",
       "    parameters, registers, and the state associated with that IP:\n",
       "    {str: {'phys_addr' : int, 'addr_range' : int,                'type' : str, 'parameters' : dict, 'registers': dict,                'state' : str}}.\n",
       "gpio_dict : dict\n",
       "    All the GPIO pins controlled by PS. Key is the name of the GPIO pin;\n",
       "    value is a dictionary mapping user index (starting from 0),\n",
       "    and the state associated with that GPIO pin:\n",
       "    {str: {'index' : int, 'state' : str}}.\n",
       "interrupt_controllers : dict\n",
       "    All AXI interrupt controllers in the system attached to\n",
       "    a PS interrupt line. Key is the name of the controller;\n",
       "    value is a dictionary mapping parent interrupt controller and the\n",
       "    line index of this interrupt:\n",
       "    {str: {'parent': str, 'index' : int}}.\n",
       "    The PS is the root of the hierarchy and is unnamed.\n",
       "interrupt_pins : dict\n",
       "    All pins in the design attached to an interrupt controller.\n",
       "    Key is the name of the pin; value is a dictionary\n",
       "    mapping the interrupt controller and the line index used:\n",
       "    {str: {'controller' : str, 'index' : int}}.\n",
       "pr_dict : dict\n",
       "    Dictionary mapping from the name of the partial-reconfigurable\n",
       "    hierarchical blocks to the loaded partial bitstreams:\n",
       "    {str: {'loaded': str, 'dtbo': str}}.\n",
       "device : pynq.Device\n",
       "    The device that the overlay is loaded on\n",
       "\u001b[0;31mInit docstring:\u001b[0m \n",
       "Return a new Overlay object.\n",
       "\n",
       "An overlay instantiates a bitstream object as a member initially.\n",
       "\n",
       "Parameters\n",
       "----------\n",
       "bitfile_name : str\n",
       "    The bitstream name or absolute path as a string.\n",
       "dtbo : str\n",
       "    The dtbo file name or absolute path as a string.\n",
       "download : bool\n",
       "    Whether the overlay should be downloaded.\n",
       "ignore_version : bool\n",
       "    Indicate whether or not to ignore the driver versions.\n",
       "device : pynq.Device\n",
       "    Device on which to load the Overlay. Defaults to\n",
       "    pynq.Device.active_device\n",
       "gen_cache: bool\n",
       "    if true generates a pickeled cache of the metadata\n",
       "\n",
       "Note\n",
       "----\n",
       "This class requires a HWH file to be next to bitstream file\n",
       "with same name (e.g. `base.bit` and `base.hwh`).\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "o1?"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "id": "a15da2e3-acc0-4e01-9ffb-677f32e67c75",
   "metadata": {},
   "outputs": [],
   "source": [
    "import xrfclk\n",
    "import xrfdc"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "id": "1102b24d-9b12-46ed-8134-9e9ff8a8652b",
   "metadata": {},
   "outputs": [],
   "source": [
    "o1.xrfdc = o1.usp_rf_data_converter_1       \n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "fd81273c-537c-4f6c-82a0-fd0b65f0929d",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "\u001b[0;31mType:\u001b[0m            Overlay\n",
       "\u001b[0;31mString form:\u001b[0m     <pynq.overlay.Overlay object at 0xffff9ef0dea0>\n",
       "\u001b[0;31mFile:\u001b[0m            /usr/local/share/pynq-venv/lib/python3.10/site-packages/pynq/overlay.py\n",
       "\u001b[0;31mDocstring:\u001b[0m      \n",
       "Default documentation for overlay /home/xilinx/jupyter_notebooks/DOA/doa_mts.bit. The following\n",
       "attributes are available on this overlay:\n",
       "\n",
       "IP Blocks\n",
       "----------\n",
       "clocktreeMTS/MTSclkwiz : pynq.overlay.DefaultIP\n",
       "control/gpio_control/axi_gpio_bram_adc : pynq.lib.axigpio.AxiGPIO\n",
       "control/gpio_control/axi_gpio_dac : pynq.lib.axigpio.AxiGPIO\n",
       "control/gpio_control/axi_gpio_fifoflush : pynq.lib.axigpio.AxiGPIO\n",
       "control/system_management_wiz_0 : pynq.overlay.DefaultIP\n",
       "usp_rf_data_converter_1 : pynq.overlay.DefaultIP\n",
       "zynq_ultra_ps_e_0    : pynq.overlay.DefaultIP\n",
       "\n",
       "Hierarchies\n",
       "-----------\n",
       "URAM_capture         : pynq.overlay.DefaultHierarchy\n",
       "clocktreeMTS         : pynq.overlay.DefaultHierarchy\n",
       "control              : pynq.overlay.DefaultHierarchy\n",
       "URAM_capture/ADCRAMcapture_0 : pynq.overlay.DefaultHierarchy\n",
       "control/gpio_control : pynq.overlay.DefaultHierarchy\n",
       "\n",
       "Interrupts\n",
       "----------\n",
       "None\n",
       "\n",
       "GPIO Outputs\n",
       "------------\n",
       "None\n",
       "\n",
       "Memories\n",
       "------------\n",
       "URAM_captureaxi_bram_ctrl_0 : Memory\n",
       "PSDDR                : Memory\n",
       "\u001b[0;31mClass docstring:\u001b[0m\n",
       "This class keeps track of a single bitstream's state and contents.\n",
       "\n",
       "The overlay class holds the state of the bitstream and enables run-time\n",
       "protection of bindings.\n",
       "\n",
       "Our definition of overlay is: \"post-bitstream configurable design\".\n",
       "Hence, this class must expose configurability through content discovery\n",
       "and runtime protection.\n",
       "\n",
       "The overlay class exposes the IP and hierarchies as attributes in the\n",
       "overlay. If no other drivers are available the `DefaultIP` is constructed\n",
       "for IP cores at top level and `DefaultHierarchy` for any hierarchies that\n",
       "contain addressable IP. Custom drivers can be bound to IP and hierarchies\n",
       "by subclassing `DefaultIP` and `DefaultHierarchy`. See the help entries\n",
       "for those class for more details.\n",
       "\n",
       "This class stores four dictionaries: IP, GPIO, interrupt controller\n",
       "and interrupt pin dictionaries.\n",
       "\n",
       "Each entry of the IP dictionary is a mapping:\n",
       "'name' -> {phys_addr, addr_range, type, config, state}, where\n",
       "name (str) is the key of the entry.\n",
       "phys_addr (int) is the physical address of the IP.\n",
       "addr_range (int) is the address range of the IP.\n",
       "type (str) is the type of the IP.\n",
       "config (dict) is a dictionary of the configuration parameters.\n",
       "state (str) is the state information about the IP.\n",
       "\n",
       "Each entry of the GPIO dictionary is a mapping:\n",
       "'name' -> {pin, state}, where\n",
       "name (str) is the key of the entry.\n",
       "pin (int) is the user index of the GPIO, starting from 0.\n",
       "state (str) is the state information about the GPIO.\n",
       "\n",
       "Each entry in the interrupt controller dictionary is a mapping:\n",
       "'name' -> {parent, index}, where\n",
       "name (str) is the name of the interrupt controller.\n",
       "parent (str) is the name of the parent controller or '' if attached\n",
       "directly to the PS.\n",
       "index (int) is the index of the interrupt attached to.\n",
       "\n",
       "Each entry in the interrupt pin dictionary is a mapping:\n",
       "'name' -> {controller, index}, where\n",
       "name (str) is the name of the pin.\n",
       "controller (str) is the name of the interrupt controller.\n",
       "index (int) is the line index.\n",
       "\n",
       "Attributes\n",
       "----------\n",
       "bitfile_name : str\n",
       "    The absolute path of the bitstream.\n",
       "dtbo : str\n",
       "    The absolute path of the dtbo file for the full bitstream.\n",
       "ip_dict : dict\n",
       "    All the addressable IPs from PS. Key is the name of the IP; value is\n",
       "    a dictionary mapping the physical address, address range, IP type,\n",
       "    parameters, registers, and the state associated with that IP:\n",
       "    {str: {'phys_addr' : int, 'addr_range' : int,                'type' : str, 'parameters' : dict, 'registers': dict,                'state' : str}}.\n",
       "gpio_dict : dict\n",
       "    All the GPIO pins controlled by PS. Key is the name of the GPIO pin;\n",
       "    value is a dictionary mapping user index (starting from 0),\n",
       "    and the state associated with that GPIO pin:\n",
       "    {str: {'index' : int, 'state' : str}}.\n",
       "interrupt_controllers : dict\n",
       "    All AXI interrupt controllers in the system attached to\n",
       "    a PS interrupt line. Key is the name of the controller;\n",
       "    value is a dictionary mapping parent interrupt controller and the\n",
       "    line index of this interrupt:\n",
       "    {str: {'parent': str, 'index' : int}}.\n",
       "    The PS is the root of the hierarchy and is unnamed.\n",
       "interrupt_pins : dict\n",
       "    All pins in the design attached to an interrupt controller.\n",
       "    Key is the name of the pin; value is a dictionary\n",
       "    mapping the interrupt controller and the line index used:\n",
       "    {str: {'controller' : str, 'index' : int}}.\n",
       "pr_dict : dict\n",
       "    Dictionary mapping from the name of the partial-reconfigurable\n",
       "    hierarchical blocks to the loaded partial bitstreams:\n",
       "    {str: {'loaded': str, 'dtbo': str}}.\n",
       "device : pynq.Device\n",
       "    The device that the overlay is loaded on\n",
       "\u001b[0;31mInit docstring:\u001b[0m \n",
       "Return a new Overlay object.\n",
       "\n",
       "An overlay instantiates a bitstream object as a member initially.\n",
       "\n",
       "Parameters\n",
       "----------\n",
       "bitfile_name : str\n",
       "    The bitstream name or absolute path as a string.\n",
       "dtbo : str\n",
       "    The dtbo file name or absolute path as a string.\n",
       "download : bool\n",
       "    Whether the overlay should be downloaded.\n",
       "ignore_version : bool\n",
       "    Indicate whether or not to ignore the driver versions.\n",
       "device : pynq.Device\n",
       "    Device on which to load the Overlay. Defaults to\n",
       "    pynq.Device.active_device\n",
       "gen_cache: bool\n",
       "    if true generates a pickeled cache of the metadata\n",
       "\n",
       "Note\n",
       "----\n",
       "This class requires a HWH file to be next to bitstream file\n",
       "with same name (e.g. `base.bit` and `base.hwh`).\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "o1?"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "0f3722ea-4adc-47a7-949f-4e1de94805d7",
   "metadata": {},
   "outputs": [
    {
     "ename": "AttributeError",
     "evalue": "Could not find IP or hierarchy init_tile_sync in overlay",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mAttributeError\u001b[0m                            Traceback (most recent call last)",
      "Input \u001b[0;32mIn [4]\u001b[0m, in \u001b[0;36m<cell line: 1>\u001b[0;34m()\u001b[0m\n\u001b[0;32m----> 1\u001b[0m \u001b[43mo1\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43minit_tile_sync\u001b[49m()\n\u001b[1;32m      2\u001b[0m o1\u001b[38;5;241m.\u001b[39mverify_clock_tree()\n",
      "File \u001b[0;32m/usr/local/share/pynq-venv/lib/python3.10/site-packages/pynq/overlay.py:363\u001b[0m, in \u001b[0;36mOverlay.__getattr__\u001b[0;34m(self, key)\u001b[0m\n\u001b[1;32m    358\u001b[0m \u001b[38;5;124;03m\"\"\"Overload of __getattr__ to return a driver for an IP or\u001b[39;00m\n\u001b[1;32m    359\u001b[0m \u001b[38;5;124;03mhierarchy. Throws an `RuntimeError` if the overlay is not loaded.\u001b[39;00m\n\u001b[1;32m    360\u001b[0m \n\u001b[1;32m    361\u001b[0m \u001b[38;5;124;03m\"\"\"\u001b[39;00m\n\u001b[1;32m    362\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mis_loaded():\n\u001b[0;32m--> 363\u001b[0m     \u001b[38;5;28;01mreturn\u001b[39;00m \u001b[38;5;28;43mgetattr\u001b[39;49m\u001b[43m(\u001b[49m\u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43m_ip_map\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mkey\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    364\u001b[0m \u001b[38;5;28;01melse\u001b[39;00m:\n\u001b[1;32m    365\u001b[0m     \u001b[38;5;28;01mraise\u001b[39;00m \u001b[38;5;167;01mRuntimeError\u001b[39;00m(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mOverlay not currently loaded\u001b[39m\u001b[38;5;124m\"\u001b[39m)\n",
      "File \u001b[0;32m/usr/local/share/pynq-venv/lib/python3.10/site-packages/pynq/overlay.py:931\u001b[0m, in \u001b[0;36m_IPMap.__getattr__\u001b[0;34m(self, key)\u001b[0m\n\u001b[1;32m    929\u001b[0m     \u001b[38;5;28;01mreturn\u001b[39;00m mem\n\u001b[1;32m    930\u001b[0m \u001b[38;5;28;01melse\u001b[39;00m:\n\u001b[0;32m--> 931\u001b[0m     \u001b[38;5;28;01mraise\u001b[39;00m \u001b[38;5;167;01mAttributeError\u001b[39;00m(\n\u001b[1;32m    932\u001b[0m         \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mCould not find IP or hierarchy \u001b[39m\u001b[38;5;132;01m{}\u001b[39;00m\u001b[38;5;124m in overlay\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;241m.\u001b[39mformat(key)\n\u001b[1;32m    933\u001b[0m     )\n",
      "\u001b[0;31mAttributeError\u001b[0m: Could not find IP or hierarchy init_tile_sync in overlay"
     ]
    }
   ],
   "source": [
    "\n",
    "o1.init_tile_sync()\n",
    "o1.verify_clock_tree()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "id": "bf7c5b75-4214-435d-bffc-ca758e5e8acd",
   "metadata": {},
   "outputs": [
    {
     "ename": "AttributeError",
     "evalue": "Could not find IP or hierarchy init_tile_sync in overlay",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mAttributeError\u001b[0m                            Traceback (most recent call last)",
      "Input \u001b[0;32mIn [5]\u001b[0m, in \u001b[0;36m<cell line: 1>\u001b[0;34m()\u001b[0m\n\u001b[0;32m----> 1\u001b[0m help(\u001b[43mo1\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43minit_tile_sync\u001b[49m)\n",
      "File \u001b[0;32m/usr/local/share/pynq-venv/lib/python3.10/site-packages/pynq/overlay.py:363\u001b[0m, in \u001b[0;36mOverlay.__getattr__\u001b[0;34m(self, key)\u001b[0m\n\u001b[1;32m    358\u001b[0m \u001b[38;5;124;03m\"\"\"Overload of __getattr__ to return a driver for an IP or\u001b[39;00m\n\u001b[1;32m    359\u001b[0m \u001b[38;5;124;03mhierarchy. Throws an `RuntimeError` if the overlay is not loaded.\u001b[39;00m\n\u001b[1;32m    360\u001b[0m \n\u001b[1;32m    361\u001b[0m \u001b[38;5;124;03m\"\"\"\u001b[39;00m\n\u001b[1;32m    362\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39mis_loaded():\n\u001b[0;32m--> 363\u001b[0m     \u001b[38;5;28;01mreturn\u001b[39;00m \u001b[38;5;28;43mgetattr\u001b[39;49m\u001b[43m(\u001b[49m\u001b[38;5;28;43mself\u001b[39;49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43m_ip_map\u001b[49m\u001b[43m,\u001b[49m\u001b[43m \u001b[49m\u001b[43mkey\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m    364\u001b[0m \u001b[38;5;28;01melse\u001b[39;00m:\n\u001b[1;32m    365\u001b[0m     \u001b[38;5;28;01mraise\u001b[39;00m \u001b[38;5;167;01mRuntimeError\u001b[39;00m(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mOverlay not currently loaded\u001b[39m\u001b[38;5;124m\"\u001b[39m)\n",
      "File \u001b[0;32m/usr/local/share/pynq-venv/lib/python3.10/site-packages/pynq/overlay.py:931\u001b[0m, in \u001b[0;36m_IPMap.__getattr__\u001b[0;34m(self, key)\u001b[0m\n\u001b[1;32m    929\u001b[0m     \u001b[38;5;28;01mreturn\u001b[39;00m mem\n\u001b[1;32m    930\u001b[0m \u001b[38;5;28;01melse\u001b[39;00m:\n\u001b[0;32m--> 931\u001b[0m     \u001b[38;5;28;01mraise\u001b[39;00m \u001b[38;5;167;01mAttributeError\u001b[39;00m(\n\u001b[1;32m    932\u001b[0m         \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mCould not find IP or hierarchy \u001b[39m\u001b[38;5;132;01m{}\u001b[39;00m\u001b[38;5;124m in overlay\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;241m.\u001b[39mformat(key)\n\u001b[1;32m    933\u001b[0m     )\n",
      "\u001b[0;31mAttributeError\u001b[0m: Could not find IP or hierarchy init_tile_sync in overlay"
     ]
    }
   ],
   "source": [
    "help(o1.init_tile_sync)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "6147ccbd-a2df-4432-b33b-9cafcc7db5b2",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "application/json": {
       "clocktreeMTS/MTSclkwiz": {
        "addr_range": 65536,
        "bdtype": null,
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xffff6fc07ca0>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "fullpath": "clocktreeMTS/MTSclkwiz",
        "gpio": {},
        "interrupts": {},
        "mem_id": "s_axi_lite",
        "memtype": "REGISTER",
        "parameters": {
         "ADDR_WIDTH": "11",
         "ARUSER_WIDTH": "0",
         "AUTO_PRIMITIVE": "MMCM",
         "AWUSER_WIDTH": "0",
         "AXI_DRP": "false",
         "BUSER_WIDTH": "0",
         "CALC_DONE": "empty",
         "CDDCDONE_PORT": "cddcdone",
         "CDDCREQ_PORT": "cddcreq",
         "CLKFB_IN_N_PORT": "clkfb_in_n",
         "CLKFB_IN_PORT": "clkfb_in",
         "CLKFB_IN_P_PORT": "clkfb_in_p",
         "CLKFB_IN_SIGNALING": "SINGLE",
         "CLKFB_OUT_N_PORT": "clkfb_out_n",
         "CLKFB_OUT_PORT": "clkfb_out",
         "CLKFB_OUT_P_PORT": "clkfb_out_p",
         "CLKFB_STOPPED_PORT": "clkfb_stopped",
         "CLKIN1_JITTER_PS": "0.10",
         "CLKIN1_UI_JITTER": "0.10",
         "CLKIN2_JITTER_PS": "100.000",
         "CLKIN2_UI_JITTER": "100.000",
         "CLKOUT1_DRIVES": "Buffer",
         "CLKOUT1_JITTER": "69.166",
         "CLKOUT1_MATCHED_ROUTING": "true",
         "CLKOUT1_PHASE_ERROR": "72.667",
         "CLKOUT1_REQUESTED_DUTY_CYCLE": "50.000",
         "CLKOUT1_REQUESTED_OUT_FREQ": "500.0",
         "CLKOUT1_REQUESTED_PHASE": "0.000",
         "CLKOUT1_SEQUENCE_NUMBER": "1",
         "CLKOUT1_USED": "true",
         "CLKOUT2_DRIVES": "Buffer",
         "CLKOUT2_JITTER": "79.121",
         "CLKOUT2_MATCHED_ROUTING": "true",
         "CLKOUT2_PHASE_ERROR": "72.667",
         "CLKOUT2_REQUESTED_DUTY_CYCLE": "50.000",
         "CLKOUT2_REQUESTED_OUT_FREQ": "250.0",
         "CLKOUT2_REQUESTED_PHASE": "0.000",
         "CLKOUT2_SEQUENCE_NUMBER": "1",
         "CLKOUT2_USED": "true",
         "CLKOUT3_DRIVES": "Buffer",
         "CLKOUT3_JITTER": "94.513",
         "CLKOUT3_MATCHED_ROUTING": "true",
         "CLKOUT3_PHASE_ERROR": "72.667",
         "CLKOUT3_REQUESTED_DUTY_CYCLE": "50.000",
         "CLKOUT3_REQUESTED_OUT_FREQ": "100.000",
         "CLKOUT3_REQUESTED_PHASE": "0.000",
         "CLKOUT3_SEQUENCE_NUMBER": "1",
         "CLKOUT3_USED": "true",
         "CLKOUT4_DRIVES": "Buffer",
         "CLKOUT4_JITTER": "103.536",
         "CLKOUT4_MATCHED_ROUTING": "true",
         "CLKOUT4_PHASE_ERROR": "72.667",
         "CLKOUT4_REQUESTED_DUTY_CYCLE": "50.000",
         "CLKOUT4_REQUESTED_OUT_FREQ": "62.5",
         "CLKOUT4_REQUESTED_PHASE": "0.000",
         "CLKOUT4_SEQUENCE_NUMBER": "1",
         "CLKOUT4_USED": "true",
         "CLKOUT5_DRIVES": "Buffer",
         "CLKOUT5_JITTER": "0.0",
         "CLKOUT5_MATCHED_ROUTING": "false",
         "CLKOUT5_PHASE_ERROR": "0.0",
         "CLKOUT5_REQUESTED_DUTY_CYCLE": "50.000",
         "CLKOUT5_REQUESTED_OUT_FREQ": "100.000",
         "CLKOUT5_REQUESTED_PHASE": "0.000",
         "CLKOUT5_SEQUENCE_NUMBER": "1",
         "CLKOUT5_USED": "false",
         "CLKOUT6_DRIVES": "Buffer",
         "CLKOUT6_JITTER": "0.0",
         "CLKOUT6_MATCHED_ROUTING": "false",
         "CLKOUT6_PHASE_ERROR": "0.0",
         "CLKOUT6_REQUESTED_DUTY_CYCLE": "50.000",
         "CLKOUT6_REQUESTED_OUT_FREQ": "100.000",
         "CLKOUT6_REQUESTED_PHASE": "0.000",
         "CLKOUT6_SEQUENCE_NUMBER": "1",
         "CLKOUT6_USED": "false",
         "CLKOUT7_DRIVES": "Buffer",
         "CLKOUT7_JITTER": "0.0",
         "CLKOUT7_MATCHED_ROUTING": "false",
         "CLKOUT7_PHASE_ERROR": "0.0",
         "CLKOUT7_REQUESTED_DUTY_CYCLE": "50.000",
         "CLKOUT7_REQUESTED_OUT_FREQ": "100.000",
         "CLKOUT7_REQUESTED_PHASE": "0.000",
         "CLKOUT7_SEQUENCE_NUMBER": "1",
         "CLKOUT7_USED": "false",
         "CLKOUTPHY_REQUESTED_FREQ": "600.000",
         "CLK_DOMAIN": "mts_zynq_ultra_ps_e_0_0_pl_clk0",
         "CLK_IN1_BOARD_INTERFACE": "Custom",
         "CLK_IN2_BOARD_INTERFACE": "Custom",
         "CLK_IN_SEL_PORT": "clk_in_sel",
         "CLK_OUT1_PORT": "clk_out1",
         "CLK_OUT1_USE_FINE_PS_GUI": "false",
         "CLK_OUT2_PORT": "clk_out2",
         "CLK_OUT2_USE_FINE_PS_GUI": "false",
         "CLK_OUT3_PORT": "clk_out3",
         "CLK_OUT3_USE_FINE_PS_GUI": "false",
         "CLK_OUT4_PORT": "clk_out4",
         "CLK_OUT4_USE_FINE_PS_GUI": "false",
         "CLK_OUT5_PORT": "clk_out5",
         "CLK_OUT5_USE_FINE_PS_GUI": "false",
         "CLK_OUT6_PORT": "clk_out6",
         "CLK_OUT6_USE_FINE_PS_GUI": "false",
         "CLK_OUT7_PORT": "clk_out7",
         "CLK_OUT7_USE_FINE_PS_GUI": "false",
         "CLK_VALID_PORT": "CLK_VALID",
         "CLOCK_MGR_TYPE": "auto",
         "C_AUTO_PRIMITIVE": "MMCM",
         "C_BASEADDR": "0x80000000",
         "C_CDDCDONE_PORT": "cddcdone",
         "C_CDDCREQ_PORT": "cddcreq",
         "C_CLKFBOUT_1": "0000",
         "C_CLKFBOUT_2": "0000",
         "C_CLKFB_IN_N_PORT": "clkfb_in_n",
         "C_CLKFB_IN_PORT": "clkfb_in",
         "C_CLKFB_IN_P_PORT": "clkfb_in_p",
         "C_CLKFB_IN_SIGNALING": "SINGLE",
         "C_CLKFB_OUT_N_PORT": "clkfb_out_n",
         "C_CLKFB_OUT_PORT": "clkfb_out",
         "C_CLKFB_OUT_P_PORT": "clkfb_out_p",
         "C_CLKFB_STOPPED_PORT": "clkfb_stopped",
         "C_CLKIN1_JITTER_PS": "0.10",
         "C_CLKIN2_JITTER_PS": "100.000",
         "C_CLKOUT0_1": "0000",
         "C_CLKOUT0_2": "0000",
         "C_CLKOUT0_ACTUAL_FREQ": "500.00000",
         "C_CLKOUT1_1": "0000",
         "C_CLKOUT1_2": "0000",
         "C_CLKOUT1_ACTUAL_FREQ": "250.00000",
         "C_CLKOUT1_DRIVES": "BUFGCE_DIV",
         "C_CLKOUT1_DUTY_CYCLE": "50.0",
         "C_CLKOUT1_MATCHED_ROUTING": "true",
         "C_CLKOUT1_OUT_FREQ": "500.00000",
         "C_CLKOUT1_PHASE": "0.000",
         "C_CLKOUT1_REQUESTED_DUTY_CYCLE": "50.000",
         "C_CLKOUT1_REQUESTED_OUT_FREQ": "500.0",
         "C_CLKOUT1_REQUESTED_PHASE": "0.000",
         "C_CLKOUT1_SEQUENCE_NUMBER": "1",
         "C_CLKOUT2_1": "0000",
         "C_CLKOUT2_2": "0000",
         "C_CLKOUT2_ACTUAL_FREQ": "100.00000",
         "C_CLKOUT2_DRIVES": "BUFGCE_DIV",
         "C_CLKOUT2_DUTY_CYCLE": "50.0",
         "C_CLKOUT2_MATCHED_ROUTING": "true",
         "C_CLKOUT2_OUT_FREQ": "250.00000",
         "C_CLKOUT2_PHASE": "0.000",
         "C_CLKOUT2_REQUESTED_DUTY_CYCLE": "50.000",
         "C_CLKOUT2_REQUESTED_OUT_FREQ": "250.0",
         "C_CLKOUT2_REQUESTED_PHASE": "0.000",
         "C_CLKOUT2_SEQUENCE_NUMBER": "1",
         "C_CLKOUT2_USED": "1",
         "C_CLKOUT3_1": "0000",
         "C_CLKOUT3_2": "0000",
         "C_CLKOUT3_ACTUAL_FREQ": "62.50000",
         "C_CLKOUT3_DRIVES": "BUFGCE_DIV",
         "C_CLKOUT3_DUTY_CYCLE": "50.0",
         "C_CLKOUT3_MATCHED_ROUTING": "true",
         "C_CLKOUT3_OUT_FREQ": "100.00000",
         "C_CLKOUT3_PHASE": "0.000",
         "C_CLKOUT3_REQUESTED_DUTY_CYCLE": "50.000",
         "C_CLKOUT3_REQUESTED_OUT_FREQ": "100.000",
         "C_CLKOUT3_REQUESTED_PHASE": "0.000",
         "C_CLKOUT3_SEQUENCE_NUMBER": "1",
         "C_CLKOUT3_USED": "1",
         "C_CLKOUT4_1": "0000",
         "C_CLKOUT4_2": "0000",
         "C_CLKOUT4_ACTUAL_FREQ": "100.000",
         "C_CLKOUT4_DRIVES": "BUFGCE_DIV",
         "C_CLKOUT4_DUTY_CYCLE": "50.0",
         "C_CLKOUT4_MATCHED_ROUTING": "true",
         "C_CLKOUT4_OUT_FREQ": "62.50000",
         "C_CLKOUT4_PHASE": "0.000",
         "C_CLKOUT4_REQUESTED_DUTY_CYCLE": "50.000",
         "C_CLKOUT4_REQUESTED_OUT_FREQ": "62.5",
         "C_CLKOUT4_REQUESTED_PHASE": "0.000",
         "C_CLKOUT4_SEQUENCE_NUMBER": "1",
         "C_CLKOUT4_USED": "1",
         "C_CLKOUT5_1": "0000",
         "C_CLKOUT5_2": "0000",
         "C_CLKOUT5_ACTUAL_FREQ": "100.000",
         "C_CLKOUT5_DRIVES": "BUFG",
         "C_CLKOUT5_DUTY_CYCLE": "50.000",
         "C_CLKOUT5_MATCHED_ROUTING": "false",
         "C_CLKOUT5_OUT_FREQ": "100.000",
         "C_CLKOUT5_PHASE": "0.000",
         "C_CLKOUT5_REQUESTED_DUTY_CYCLE": "50.000",
         "C_CLKOUT5_REQUESTED_OUT_FREQ": "100.000",
         "C_CLKOUT5_REQUESTED_PHASE": "0.000",
         "C_CLKOUT5_SEQUENCE_NUMBER": "1",
         "C_CLKOUT5_USED": "0",
         "C_CLKOUT6_1": "0000",
         "C_CLKOUT6_2": "0000",
         "C_CLKOUT6_ACTUAL_FREQ": "100.000",
         "C_CLKOUT6_DRIVES": "BUFG",
         "C_CLKOUT6_DUTY_CYCLE": "50.000",
         "C_CLKOUT6_MATCHED_ROUTING": "false",
         "C_CLKOUT6_OUT_FREQ": "100.000",
         "C_CLKOUT6_PHASE": "0.000",
         "C_CLKOUT6_REQUESTED_DUTY_CYCLE": "50.000",
         "C_CLKOUT6_REQUESTED_OUT_FREQ": "100.000",
         "C_CLKOUT6_REQUESTED_PHASE": "0.000",
         "C_CLKOUT6_SEQUENCE_NUMBER": "1",
         "C_CLKOUT6_USED": "0",
         "C_CLKOUT7_DRIVES": "BUFG",
         "C_CLKOUT7_DUTY_CYCLE": "50.000",
         "C_CLKOUT7_MATCHED_ROUTING": "false",
         "C_CLKOUT7_OUT_FREQ": "100.000",
         "C_CLKOUT7_PHASE": "0.000",
         "C_CLKOUT7_REQUESTED_DUTY_CYCLE": "50.000",
         "C_CLKOUT7_REQUESTED_OUT_FREQ": "100.000",
         "C_CLKOUT7_REQUESTED_PHASE": "0.000",
         "C_CLKOUT7_SEQUENCE_NUMBER": "1",
         "C_CLKOUT7_USED": "0",
         "C_CLKOUTPHY_MODE": "VCO",
         "C_CLK_IN_SEL_PORT": "clk_in_sel",
         "C_CLK_OUT1_PORT": "clk_out1",
         "C_CLK_OUT2_PORT": "clk_out2",
         "C_CLK_OUT3_PORT": "clk_out3",
         "C_CLK_OUT4_PORT": "clk_out4",
         "C_CLK_OUT5_PORT": "clk_out5",
         "C_CLK_OUT6_PORT": "clk_out6",
         "C_CLK_OUT7_PORT": "clk_out7",
         "C_CLK_VALID_PORT": "CLK_VALID",
         "C_CLOCK_MGR_TYPE": "NA",
         "C_DADDR_PORT": "daddr",
         "C_DCLK_PORT": "dclk",
         "C_DEN_PORT": "den",
         "C_DIN_PORT": "din",
         "C_DIVCLK": "0000",
         "C_DIVIDE1_AUTO": "1",
         "C_DIVIDE2_AUTO": "2.0",
         "C_DIVIDE3_AUTO": "5.0",
         "C_DIVIDE4_AUTO": "8.0",
         "C_DIVIDE5_AUTO": "0.3333333333333333",
         "C_DIVIDE6_AUTO": "0.3333333333333333",
         "C_DIVIDE7_AUTO": "0.3333333333333333",
         "C_DOUT_PORT": "dout",
         "C_DRDY_PORT": "drdy",
         "C_DWE_PORT": "dwe",
         "C_D_MAX": "93.000",
         "C_D_MIN": "1.000",
         "C_ENABLE_CLKOUTPHY": "0",
         "C_ENABLE_CLOCK_MONITOR": "1",
         "C_ENABLE_USER_CLOCK0": "0",
         "C_ENABLE_USER_CLOCK1": "0",
         "C_ENABLE_USER_CLOCK2": "0",
         "C_ENABLE_USER_CLOCK3": "0",
         "C_Enable_PLL0": "0",
         "C_Enable_PLL1": "0",
         "C_FEEDBACK_SOURCE": "FDBK_AUTO",
         "C_FILTER_1": "0000",
         "C_FILTER_2": "0000",
         "C_HAS_CDDC": "0",
         "C_HIGHADDR": "0x8000FFFF",
         "C_INCLK_SUM_ROW0": "Input Clock   Freq (MHz)    Input Jitter (UI)",
         "C_INCLK_SUM_ROW1": "__primary_____________250_____________0.10",
         "C_INCLK_SUM_ROW2": "no_secondary_input_clock",
         "C_INPUT_CLK_STOPPED_PORT": "input_clk_stopped",
         "C_INTERFACE_SELECTION": "1",
         "C_IN_FREQ_UNITS": "Units_MHz",
         "C_JITTER_SEL": "Min_O_Jitter",
         "C_LOCKED_PORT": "locked",
         "C_LOCK_1": "0000",
         "C_LOCK_2": "0000",
         "C_LOCK_3": "0000",
         "C_MMCMBUFGCEDIV": "true",
         "C_MMCMBUFGCEDIV1": "false",
         "C_MMCMBUFGCEDIV2": "false",
         "C_MMCMBUFGCEDIV3": "false",
         "C_MMCMBUFGCEDIV4": "false",
         "C_MMCMBUFGCEDIV5": "false",
         "C_MMCMBUFGCEDIV6": "false",
         "C_MMCMBUFGCEDIV7": "false",
         "C_MMCM_BANDWIDTH": "HIGH",
         "C_MMCM_CLKFBOUT_MULT_F": "6.000",
         "C_MMCM_CLKFBOUT_PHASE": "0.000",
         "C_MMCM_CLKFBOUT_USE_FINE_PS": "FALSE",
         "C_MMCM_CLKIN1_PERIOD": "4.000",
         "C_MMCM_CLKIN2_PERIOD": "10.0",
         "C_MMCM_CLKOUT0_DIVIDE_F": "3.000",
         "C_MMCM_CLKOUT0_DUTY_CYCLE": "0.500",
         "C_MMCM_CLKOUT0_PHASE": "0.000",
         "C_MMCM_CLKOUT0_USE_FINE_PS": "FALSE",
         "C_MMCM_CLKOUT1_DIVIDE": "6",
         "C_MMCM_CLKOUT1_DUTY_CYCLE": "0.500",
         "C_MMCM_CLKOUT1_PHASE": "0.000",
         "C_MMCM_CLKOUT1_USE_FINE_PS": "FALSE",
         "C_MMCM_CLKOUT2_DIVIDE": "15",
         "C_MMCM_CLKOUT2_DUTY_CYCLE": "0.500",
         "C_MMCM_CLKOUT2_PHASE": "0.000",
         "C_MMCM_CLKOUT2_USE_FINE_PS": "FALSE",
         "C_MMCM_CLKOUT3_DIVIDE": "24",
         "C_MMCM_CLKOUT3_DUTY_CYCLE": "0.500",
         "C_MMCM_CLKOUT3_PHASE": "0.000",
         "C_MMCM_CLKOUT3_USE_FINE_PS": "FALSE",
         "C_MMCM_CLKOUT4_CASCADE": "FALSE",
         "C_MMCM_CLKOUT4_DIVIDE": "1",
         "C_MMCM_CLKOUT4_DUTY_CYCLE": "0.500",
         "C_MMCM_CLKOUT4_PHASE": "0.000",
         "C_MMCM_CLKOUT4_USE_FINE_PS": "FALSE",
         "C_MMCM_CLKOUT5_DIVIDE": "1",
         "C_MMCM_CLKOUT5_DUTY_CYCLE": "0.500",
         "C_MMCM_CLKOUT5_PHASE": "0.000",
         "C_MMCM_CLKOUT5_USE_FINE_PS": "FALSE",
         "C_MMCM_CLKOUT6_DIVIDE": "1",
         "C_MMCM_CLKOUT6_DUTY_CYCLE": "0.500",
         "C_MMCM_CLKOUT6_PHASE": "0.000",
         "C_MMCM_CLKOUT6_USE_FINE_PS": "FALSE",
         "C_MMCM_CLOCK_HOLD": "FALSE",
         "C_MMCM_COMPENSATION": "AUTO",
         "C_MMCM_DIVCLK_DIVIDE": "1",
         "C_MMCM_NOTES": "None",
         "C_MMCM_REF_JITTER1": "0.000",
         "C_MMCM_REF_JITTER2": "0.010",
         "C_MMCM_STARTUP_WAIT": "FALSE",
         "C_M_MAX": "128.000",
         "C_M_MIN": "2.000",
         "C_NUM_OUT_CLKS": "4",
         "C_OPTIMIZE_CLOCKING_STRUCTURE_EN": "0",
         "C_OUTCLK_SUM_ROW0A": "Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase",
         "C_OUTCLK_SUM_ROW0B": "Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)",
         "C_OUTCLK_SUM_ROW1": "clk_out1__500.00000______0.000______50.0_______69.166_____72.667",
         "C_OUTCLK_SUM_ROW2": "clk_out2__250.00000______0.000______50.0_______79.121_____72.667",
         "C_OUTCLK_SUM_ROW3": "clk_out3__100.00000______0.000______50.0_______94.513_____72.667",
         "C_OUTCLK_SUM_ROW4": "clk_out4__62.50000______0.000______50.0______103.536_____72.667",
         "C_OUTCLK_SUM_ROW5": "no_CLK_OUT5_output",
         "C_OUTCLK_SUM_ROW6": "no_CLK_OUT6_output",
         "C_OUTCLK_SUM_ROW7": "no_CLK_OUT7_output",
         "C_OVERRIDE_MMCM": "0",
         "C_OVERRIDE_PLL": "0",
         "C_O_MAX": "128.000",
         "C_O_MIN": "1.000",
         "C_PHASESHIFT_MODE": "LATENCY",
         "C_PLATFORM": "UNKNOWN",
         "C_PLLBUFGCEDIV": "false",
         "C_PLLBUFGCEDIV1": "false",
         "C_PLLBUFGCEDIV2": "false",
         "C_PLLBUFGCEDIV3": "false",
         "C_PLLBUFGCEDIV4": "false",
         "C_PLL_BANDWIDTH": "OPTIMIZED",
         "C_PLL_CLKFBOUT_MULT": "1",
         "C_PLL_CLKFBOUT_PHASE": "0.000",
         "C_PLL_CLKIN_PERIOD": "1.000",
         "C_PLL_CLKOUT0_DIVIDE": "1",
         "C_PLL_CLKOUT0_DUTY_CYCLE": "0.500",
         "C_PLL_CLKOUT0_PHASE": "0.000",
         "C_PLL_CLKOUT1_DIVIDE": "1",
         "C_PLL_CLKOUT1_DUTY_CYCLE": "0.500",
         "C_PLL_CLKOUT1_PHASE": "0.000",
         "C_PLL_CLKOUT2_DIVIDE": "1",
         "C_PLL_CLKOUT2_DUTY_CYCLE": "0.500",
         "C_PLL_CLKOUT2_PHASE": "0.000",
         "C_PLL_CLKOUT3_DIVIDE": "1",
         "C_PLL_CLKOUT3_DUTY_CYCLE": "0.500",
         "C_PLL_CLKOUT3_PHASE": "0.000",
         "C_PLL_CLKOUT4_DIVIDE": "1",
         "C_PLL_CLKOUT4_DUTY_CYCLE": "0.500",
         "C_PLL_CLKOUT4_PHASE": "0.000",
         "C_PLL_CLKOUT5_DIVIDE": "1",
         "C_PLL_CLKOUT5_DUTY_CYCLE": "0.500",
         "C_PLL_CLKOUT5_PHASE": "0.000",
         "C_PLL_CLK_FEEDBACK": "CLKFBOUT",
         "C_PLL_COMPENSATION": "SYSTEM_SYNCHRONOUS",
         "C_PLL_DIVCLK_DIVIDE": "1",
         "C_PLL_NOTES": "No notes",
         "C_PLL_REF_JITTER": "0.010",
         "C_POWER_DOWN_PORT": "power_down",
         "C_POWER_REG": "0000",
         "C_PRECISION": "1",
         "C_PRIMARY_PORT": "clk_in1",
         "C_PRIMITIVE": "MMCM",
         "C_PRIMTYPE_SEL": "AUTO",
         "C_PRIM_IN_FREQ": "250",
         "C_PRIM_IN_JITTER": "0.010",
         "C_PRIM_IN_TIMEPERIOD": "10.000",
         "C_PRIM_SOURCE": "Global_buffer",
         "C_PSCLK_PORT": "psclk",
         "C_PSDONE_PORT": "psdone",
         "C_PSEN_PORT": "psen",
         "C_PSINCDEC_PORT": "psincdec",
         "C_REF_CLK_FREQ": "100.0",
         "C_RESET_LOW": "0",
         "C_RESET_PORT": "reset",
         "C_SECONDARY_IN_FREQ": "100.000",
         "C_SECONDARY_IN_JITTER": "0.010",
         "C_SECONDARY_IN_TIMEPERIOD": "10.000",
         "C_SECONDARY_PORT": "clk_in2",
         "C_SECONDARY_SOURCE": "Single_ended_clock_capable_pin",
         "C_SS_MODE": "CENTER_HIGH",
         "C_SS_MOD_PERIOD": "4000",
         "C_SS_MOD_TIME": "0.004",
         "C_STATUS_PORT": "STATUS",
         "C_S_AXI_ADDR_WIDTH": "11",
         "C_S_AXI_DATA_WIDTH": "32",
         "C_USER_CLK_FREQ0": "100.0",
         "C_USER_CLK_FREQ1": "100.0",
         "C_USER_CLK_FREQ2": "100.0",
         "C_USER_CLK_FREQ3": "100.0",
         "C_USE_CLKFB_STOPPED": "0",
         "C_USE_CLKOUT1_BAR": "0",
         "C_USE_CLKOUT2_BAR": "0",
         "C_USE_CLKOUT3_BAR": "0",
         "C_USE_CLKOUT4_BAR": "0",
         "C_USE_CLK_VALID": "0",
         "C_USE_CLOCK_SEQUENCING": "0",
         "C_USE_DYN_PHASE_SHIFT": "0",
         "C_USE_DYN_RECONFIG": "0",
         "C_USE_FAST_SIMULATION": "0",
         "C_USE_FREEZE": "0",
         "C_USE_FREQ_SYNTH": "1",
         "C_USE_INCLK_STOPPED": "0",
         "C_USE_INCLK_SWITCHOVER": "0",
         "C_USE_LOCKED": "1",
         "C_USE_MAX_I_JITTER": "0",
         "C_USE_MIN_O_JITTER": "1",
         "C_USE_MIN_POWER": "0",
         "C_USE_PHASE_ALIGNMENT": "1",
         "C_USE_POWER_DOWN": "0",
         "C_USE_RESET": "1",
         "C_USE_SAFE_CLOCK_STARTUP": "0",
         "C_USE_SPREAD_SPECTRUM": "0",
         "C_USE_STATUS": "0",
         "C_VCO_MAX": "1600.000",
         "C_VCO_MIN": "800.000",
         "Component_Name": "mts_MTSclkwiz_0",
         "DADDR_PORT": "daddr",
         "DATA_WIDTH": "32",
         "DCLK_PORT": "dclk",
         "DEN_PORT": "den",
         "DIFF_CLK_IN1_BOARD_INTERFACE": "Custom",
         "DIFF_CLK_IN2_BOARD_INTERFACE": "Custom",
         "DIN_PORT": "din",
         "DOUT_PORT": "dout",
         "DRDY_PORT": "drdy",
         "DWE_PORT": "dwe",
         "EDK_IPTYPE": "PERIPHERAL",
         "ENABLE_CDDC": "false",
         "ENABLE_CLKOUTPHY": "false",
         "ENABLE_CLOCK_MONITOR": "true",
         "ENABLE_USER_CLOCK0": "false",
         "ENABLE_USER_CLOCK1": "false",
         "ENABLE_USER_CLOCK2": "false",
         "ENABLE_USER_CLOCK3": "false",
         "Enable_PLL0": "false",
         "Enable_PLL1": "false",
         "FEEDBACK_SOURCE": "FDBK_AUTO",
         "FREQ_HZ": "100000000",
         "HAS_BRESP": "1",
         "HAS_BURST": "0",
         "HAS_CACHE": "0",
         "HAS_LOCK": "0",
         "HAS_PROT": "0",
         "HAS_QOS": "0",
         "HAS_REGION": "0",
         "HAS_RRESP": "1",
         "HAS_WSTRB": "1",
         "ID_WIDTH": "0",
         "INPUT_CLK_STOPPED_PORT": "input_clk_stopped",
         "INPUT_MODE": "frequency",
         "INSERT_VIP": "0",
         "INTERFACE_SELECTION": "Enable_AXI",
         "IN_FREQ_UNITS": "Units_MHz",
         "IN_JITTER_UNITS": "Units_UI",
         "JITTER_OPTIONS": "PS",
         "JITTER_SEL": "Min_O_Jitter",
         "LOCKED_PORT": "locked",
         "MAX_BURST_LENGTH": "1",
         "MMCM_BANDWIDTH": "HIGH",
         "MMCM_CLKFBOUT_MULT_F": "6.000",
         "MMCM_CLKFBOUT_PHASE": "0.000",
         "MMCM_CLKFBOUT_USE_FINE_PS": "false",
         "MMCM_CLKIN1_PERIOD": "4.000",
         "MMCM_CLKIN2_PERIOD": "10.0",
         "MMCM_CLKOUT0_DIVIDE_F": "3.000",
         "MMCM_CLKOUT0_DUTY_CYCLE": "0.500",
         "MMCM_CLKOUT0_PHASE": "0.000",
         "MMCM_CLKOUT0_USE_FINE_PS": "false",
         "MMCM_CLKOUT1_DIVIDE": "6",
         "MMCM_CLKOUT1_DUTY_CYCLE": "0.500",
         "MMCM_CLKOUT1_PHASE": "0.000",
         "MMCM_CLKOUT1_USE_FINE_PS": "false",
         "MMCM_CLKOUT2_DIVIDE": "15",
         "MMCM_CLKOUT2_DUTY_CYCLE": "0.500",
         "MMCM_CLKOUT2_PHASE": "0.000",
         "MMCM_CLKOUT2_USE_FINE_PS": "false",
         "MMCM_CLKOUT3_DIVIDE": "24",
         "MMCM_CLKOUT3_DUTY_CYCLE": "0.500",
         "MMCM_CLKOUT3_PHASE": "0.000",
         "MMCM_CLKOUT3_USE_FINE_PS": "false",
         "MMCM_CLKOUT4_CASCADE": "false",
         "MMCM_CLKOUT4_DIVIDE": "1",
         "MMCM_CLKOUT4_DUTY_CYCLE": "0.500",
         "MMCM_CLKOUT4_PHASE": "0.000",
         "MMCM_CLKOUT4_USE_FINE_PS": "false",
         "MMCM_CLKOUT5_DIVIDE": "1",
         "MMCM_CLKOUT5_DUTY_CYCLE": "0.500",
         "MMCM_CLKOUT5_PHASE": "0.000",
         "MMCM_CLKOUT5_USE_FINE_PS": "false",
         "MMCM_CLKOUT6_DIVIDE": "1",
         "MMCM_CLKOUT6_DUTY_CYCLE": "0.500",
         "MMCM_CLKOUT6_PHASE": "0.000",
         "MMCM_CLKOUT6_USE_FINE_PS": "false",
         "MMCM_CLOCK_HOLD": "false",
         "MMCM_COMPENSATION": "AUTO",
         "MMCM_DIVCLK_DIVIDE": "1",
         "MMCM_NOTES": "None",
         "MMCM_REF_JITTER1": "0.000",
         "MMCM_REF_JITTER2": "0.010",
         "MMCM_STARTUP_WAIT": "false",
         "NUM_OUT_CLKS": "4",
         "NUM_READ_OUTSTANDING": "2",
         "NUM_READ_THREADS": "1",
         "NUM_WRITE_OUTSTANDING": "2",
         "NUM_WRITE_THREADS": "1",
         "OPTIMIZE_CLOCKING_STRUCTURE_EN": "false",
         "OVERRIDE_MMCM": "false",
         "OVERRIDE_PLL": "false",
         "PHASE": "0.0",
         "PHASESHIFT_MODE": "LATENCY",
         "PHASE_DUTY_CONFIG": "false",
         "PLATFORM": "UNKNOWN",
         "PLL_BANDWIDTH": "OPTIMIZED",
         "PLL_CLKFBOUT_MULT": "4",
         "PLL_CLKFBOUT_PHASE": "0.000",
         "PLL_CLKIN_PERIOD": "10.000",
         "PLL_CLKOUT0_DIVIDE": "1",
         "PLL_CLKOUT0_DUTY_CYCLE": "0.500",
         "PLL_CLKOUT0_PHASE": "0.000",
         "PLL_CLKOUT1_DIVIDE": "1",
         "PLL_CLKOUT1_DUTY_CYCLE": "0.500",
         "PLL_CLKOUT1_PHASE": "0.000",
         "PLL_CLKOUT2_DIVIDE": "1",
         "PLL_CLKOUT2_DUTY_CYCLE": "0.500",
         "PLL_CLKOUT2_PHASE": "0.000",
         "PLL_CLKOUT3_DIVIDE": "1",
         "PLL_CLKOUT3_DUTY_CYCLE": "0.500",
         "PLL_CLKOUT3_PHASE": "0.000",
         "PLL_CLKOUT4_DIVIDE": "1",
         "PLL_CLKOUT4_DUTY_CYCLE": "0.500",
         "PLL_CLKOUT4_PHASE": "0.000",
         "PLL_CLKOUT5_DIVIDE": "1",
         "PLL_CLKOUT5_DUTY_CYCLE": "0.500",
         "PLL_CLKOUT5_PHASE": "0.000",
         "PLL_CLK_FEEDBACK": "CLKFBOUT",
         "PLL_COMPENSATION": "SYSTEM_SYNCHRONOUS",
         "PLL_DIVCLK_DIVIDE": "1",
         "PLL_NOTES": "None",
         "PLL_REF_JITTER": "0.010",
         "POWER_DOWN_PORT": "power_down",
         "PRECISION": "1",
         "PRIMARY_PORT": "clk_in1",
         "PRIMITIVE": "MMCM",
         "PRIMTYPE_SEL": "mmcm_adv",
         "PRIM_IN_FREQ": "250",
         "PRIM_IN_JITTER": "0.010",
         "PRIM_IN_TIMEPERIOD": "10.000",
         "PRIM_SOURCE": "Global_buffer",
         "PROTOCOL": "AXI4LITE",
         "PSCLK_PORT": "psclk",
         "PSDONE_PORT": "psdone",
         "PSEN_PORT": "psen",
         "PSINCDEC_PORT": "psincdec",
         "READ_WRITE_MODE": "READ_WRITE",
         "REF_CLK_FREQ": "100.0",
         "RELATIVE_INCLK": "REL_PRIMARY",
         "RESET_BOARD_INTERFACE": "Custom",
         "RESET_PORT": "reset",
         "RESET_TYPE": "ACTIVE_HIGH",
         "RUSER_BITS_PER_BYTE": "0",
         "RUSER_WIDTH": "0",
         "SECONDARY_IN_FREQ": "100.000",
         "SECONDARY_IN_JITTER": "0.010",
         "SECONDARY_IN_TIMEPERIOD": "10.000",
         "SECONDARY_PORT": "clk_in2",
         "SECONDARY_SOURCE": "Single_ended_clock_capable_pin",
         "SS_MODE": "CENTER_HIGH",
         "SS_MOD_FREQ": "250",
         "SS_MOD_TIME": "0.004",
         "STATUS_PORT": "STATUS",
         "SUMMARY_STRINGS": "empty",
         "SUPPORTS_NARROW_BURST": "0",
         "USER_CLK_FREQ0": "100.0",
         "USER_CLK_FREQ1": "100.0",
         "USER_CLK_FREQ2": "100.0",
         "USER_CLK_FREQ3": "100.0",
         "USE_BOARD_FLOW": "false",
         "USE_CLKFB_STOPPED": "false",
         "USE_CLK_VALID": "false",
         "USE_CLOCK_SEQUENCING": "false",
         "USE_DYN_PHASE_SHIFT": "false",
         "USE_DYN_RECONFIG": "false",
         "USE_FREEZE": "false",
         "USE_FREQ_SYNTH": "true",
         "USE_INCLK_STOPPED": "false",
         "USE_INCLK_SWITCHOVER": "false",
         "USE_LOCKED": "true",
         "USE_MAX_I_JITTER": "false",
         "USE_MIN_O_JITTER": "false",
         "USE_MIN_POWER": "false",
         "USE_PHASE_ALIGNMENT": "true",
         "USE_POWER_DOWN": "false",
         "USE_RESET": "true",
         "USE_SAFE_CLOCK_STARTUP": "false",
         "USE_SPREAD_SPECTRUM": "false",
         "USE_STATUS": "false",
         "WUSER_BITS_PER_BYTE": "0",
         "WUSER_WIDTH": "0",
         "c_component_name": "mts_MTSclkwiz_0"
        },
        "phys_addr": 2147483648,
        "registers": {},
        "state": null,
        "type": "xilinx.com:ip:clk_wiz:6.0"
       },
       "control/gpio_control/axi_gpio_bram_adc": {
        "addr_range": 65536,
        "bdtype": null,
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xffff6fc07ca0>",
        "driver": "<class 'pynq.lib.axigpio.AxiGPIO'>",
        "fullpath": "control/gpio_control/axi_gpio_bram_adc",
        "gpio": {},
        "interrupts": {},
        "mem_id": "S_AXI",
        "memtype": "REGISTER",
        "parameters": {
         "ADDR_WIDTH": "9",
         "ARUSER_WIDTH": "0",
         "AWUSER_WIDTH": "0",
         "BUSER_WIDTH": "0",
         "CLK_DOMAIN": "mts_zynq_ultra_ps_e_0_0_pl_clk0",
         "C_ALL_INPUTS": "0",
         "C_ALL_INPUTS_2": "0",
         "C_ALL_OUTPUTS": "1",
         "C_ALL_OUTPUTS_2": "0",
         "C_BASEADDR": "0x80010000",
         "C_DOUT_DEFAULT": "0x00000000",
         "C_DOUT_DEFAULT_2": "0x00000000",
         "C_FAMILY": "zynquplus",
         "C_GPIO2_WIDTH": "32",
         "C_GPIO_WIDTH": "1",
         "C_HIGHADDR": "0x8001FFFF",
         "C_INTERRUPT_PRESENT": "0",
         "C_IS_DUAL": "0",
         "C_S_AXI_ADDR_WIDTH": "9",
         "C_S_AXI_DATA_WIDTH": "32",
         "C_TRI_DEFAULT": "0xFFFFFFFF",
         "C_TRI_DEFAULT_2": "0xFFFFFFFF",
         "Component_Name": "mts_axi_gpio_bram_adc_0",
         "DATA_WIDTH": "32",
         "EDK_IPTYPE": "PERIPHERAL",
         "FREQ_HZ": "100000000",
         "GPIO2_BOARD_INTERFACE": "Custom",
         "GPIO_BOARD_INTERFACE": "Custom",
         "HAS_BRESP": "1",
         "HAS_BURST": "0",
         "HAS_CACHE": "0",
         "HAS_LOCK": "0",
         "HAS_PROT": "0",
         "HAS_QOS": "0",
         "HAS_REGION": "0",
         "HAS_RRESP": "1",
         "HAS_WSTRB": "1",
         "ID_WIDTH": "0",
         "INSERT_VIP": "0",
         "MAX_BURST_LENGTH": "1",
         "NUM_READ_OUTSTANDING": "2",
         "NUM_READ_THREADS": "1",
         "NUM_WRITE_OUTSTANDING": "2",
         "NUM_WRITE_THREADS": "1",
         "PHASE": "0.0",
         "PROTOCOL": "AXI4LITE",
         "READ_WRITE_MODE": "READ_WRITE",
         "RUSER_BITS_PER_BYTE": "0",
         "RUSER_WIDTH": "0",
         "SUPPORTS_NARROW_BURST": "0",
         "USE_BOARD_FLOW": "false",
         "WUSER_BITS_PER_BYTE": "0",
         "WUSER_WIDTH": "0"
        },
        "phys_addr": 2147549184,
        "registers": {
         "GIER": {
          "access": "read-write",
          "address_offset": 284,
          "description": "Global_Interrupt_Enable register",
          "fields": {
           "Global_Interrupt_Enable": {
            "access": "read-write",
            "bit_offset": 31,
            "bit_width": 1,
            "description": "Master enable for the device interrupt output\n  0 - Disabled\n  1 - Enabled\n"
           }
          },
          "size": 32
         },
         "GPIO2_DATA": {
          "access": "read-write",
          "address_offset": 8,
          "description": "Channel-2 AXI GPIO Data register",
          "fields": {
           "Channel_2_GPIO_DATA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "AXI GPIO Data Register.\nFor each I/O bit programmed as input\n  R - Reads value on the input pin.\n  W - No effect.\nFor each I/O bit programmed as output\n  R - Reads value on GPIO_O pins\n  W - Writes value to the corresponding AXI GPIO \n      data register bit and output pin\n"
           }
          },
          "size": 32
         },
         "GPIO2_TRI": {
          "access": "read-write",
          "address_offset": 12,
          "description": "Channel-2 AXI GPIO 3-State Control register",
          "fields": {
           "Channel_2_GPIO_TRI": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "AXI GPIO 3-State Control Register\nEach I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input\n"
           }
          },
          "size": 32
         },
         "GPIO_DATA": {
          "access": "read-write",
          "address_offset": 0,
          "description": "Channel-1 AXI GPIO Data register",
          "fields": {
           "Channel_1_GPIO_DATA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "AXI GPIO Data Register.\nFor each I/O bit programmed as input\n  R - Reads value on the input pin.\n  W - No effect.\nFor each I/O bit programmed as output\n  R - Reads value on GPIO_O pins\n  W - Writes value to the corresponding AXI GPIO \n      data register bit and output pin\n"
           }
          },
          "size": 1
         },
         "GPIO_TRI": {
          "access": "read-write",
          "address_offset": 4,
          "description": "Channel-1 AXI GPIO 3-State Control register",
          "fields": {
           "Channel_1_GPIO_TRI": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "AXI GPIO 3-State Control Register\nEach I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input\n"
           }
          },
          "size": 1
         },
         "IP_IER": {
          "access": "read-write",
          "address_offset": 296,
          "description": "IP Interrupt Enable register",
          "fields": {
           "Channel_1_Interrupt_Enable": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Enable Channel 1 Interrupt\n  0 - Disabled (masked)\n  1 - Enabled\n"
           },
           "Channel_2_Interrupt_Enable": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "Enable Channel 2 Interrupt\n  0 - Disabled (masked)\n  1 - Enabled\n"
           }
          },
          "size": 32
         },
         "IP_ISR": {
          "access": "read-write",
          "address_offset": 288,
          "description": "IP Interrupt Status register",
          "fields": {
           "Channel_1_Interrupt_Status": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Channel 1 Interrupt Status\n  0 - No Channel 1 input interrupt\n  1 - Channel 1 input interrupt\n"
           },
           "Channel_2_Interrupt_Status": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "Channel 2 Interrupt Status\n  0 - No Channel 2 input interrupt\n  1 - Channel 2 input interrupt\n"
           }
          },
          "size": 32
         }
        },
        "state": null,
        "type": "xilinx.com:ip:axi_gpio:2.0"
       },
       "control/gpio_control/axi_gpio_dac": {
        "addr_range": 65536,
        "bdtype": null,
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xffff6fc07ca0>",
        "driver": "<class 'pynq.lib.axigpio.AxiGPIO'>",
        "fullpath": "control/gpio_control/axi_gpio_dac",
        "gpio": {},
        "interrupts": {},
        "mem_id": "S_AXI",
        "memtype": "REGISTER",
        "parameters": {
         "ADDR_WIDTH": "9",
         "ARUSER_WIDTH": "0",
         "AWUSER_WIDTH": "0",
         "BUSER_WIDTH": "0",
         "CLK_DOMAIN": "mts_zynq_ultra_ps_e_0_0_pl_clk0",
         "C_ALL_INPUTS": "0",
         "C_ALL_INPUTS_2": "0",
         "C_ALL_OUTPUTS": "1",
         "C_ALL_OUTPUTS_2": "0",
         "C_BASEADDR": "0x80020000",
         "C_DOUT_DEFAULT": "0x00000000",
         "C_DOUT_DEFAULT_2": "0x00000000",
         "C_FAMILY": "zynquplus",
         "C_GPIO2_WIDTH": "32",
         "C_GPIO_WIDTH": "1",
         "C_HIGHADDR": "0x8002FFFF",
         "C_INTERRUPT_PRESENT": "0",
         "C_IS_DUAL": "0",
         "C_S_AXI_ADDR_WIDTH": "9",
         "C_S_AXI_DATA_WIDTH": "32",
         "C_TRI_DEFAULT": "0xFFFFFFFF",
         "C_TRI_DEFAULT_2": "0xFFFFFFFF",
         "Component_Name": "mts_axi_gpio_dac_0",
         "DATA_WIDTH": "32",
         "EDK_IPTYPE": "PERIPHERAL",
         "FREQ_HZ": "100000000",
         "GPIO2_BOARD_INTERFACE": "Custom",
         "GPIO_BOARD_INTERFACE": "Custom",
         "HAS_BRESP": "1",
         "HAS_BURST": "0",
         "HAS_CACHE": "0",
         "HAS_LOCK": "0",
         "HAS_PROT": "0",
         "HAS_QOS": "0",
         "HAS_REGION": "0",
         "HAS_RRESP": "1",
         "HAS_WSTRB": "1",
         "ID_WIDTH": "0",
         "INSERT_VIP": "0",
         "MAX_BURST_LENGTH": "1",
         "NUM_READ_OUTSTANDING": "2",
         "NUM_READ_THREADS": "1",
         "NUM_WRITE_OUTSTANDING": "2",
         "NUM_WRITE_THREADS": "1",
         "PHASE": "0.0",
         "PROTOCOL": "AXI4LITE",
         "READ_WRITE_MODE": "READ_WRITE",
         "RUSER_BITS_PER_BYTE": "0",
         "RUSER_WIDTH": "0",
         "SUPPORTS_NARROW_BURST": "0",
         "USE_BOARD_FLOW": "false",
         "WUSER_BITS_PER_BYTE": "0",
         "WUSER_WIDTH": "0"
        },
        "phys_addr": 2147614720,
        "registers": {
         "GIER": {
          "access": "read-write",
          "address_offset": 284,
          "description": "Global_Interrupt_Enable register",
          "fields": {
           "Global_Interrupt_Enable": {
            "access": "read-write",
            "bit_offset": 31,
            "bit_width": 1,
            "description": "Master enable for the device interrupt output\n  0 - Disabled\n  1 - Enabled\n"
           }
          },
          "size": 32
         },
         "GPIO2_DATA": {
          "access": "read-write",
          "address_offset": 8,
          "description": "Channel-2 AXI GPIO Data register",
          "fields": {
           "Channel_2_GPIO_DATA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "AXI GPIO Data Register.\nFor each I/O bit programmed as input\n  R - Reads value on the input pin.\n  W - No effect.\nFor each I/O bit programmed as output\n  R - Reads value on GPIO_O pins\n  W - Writes value to the corresponding AXI GPIO \n      data register bit and output pin\n"
           }
          },
          "size": 32
         },
         "GPIO2_TRI": {
          "access": "read-write",
          "address_offset": 12,
          "description": "Channel-2 AXI GPIO 3-State Control register",
          "fields": {
           "Channel_2_GPIO_TRI": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "AXI GPIO 3-State Control Register\nEach I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input\n"
           }
          },
          "size": 32
         },
         "GPIO_DATA": {
          "access": "read-write",
          "address_offset": 0,
          "description": "Channel-1 AXI GPIO Data register",
          "fields": {
           "Channel_1_GPIO_DATA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "AXI GPIO Data Register.\nFor each I/O bit programmed as input\n  R - Reads value on the input pin.\n  W - No effect.\nFor each I/O bit programmed as output\n  R - Reads value on GPIO_O pins\n  W - Writes value to the corresponding AXI GPIO \n      data register bit and output pin\n"
           }
          },
          "size": 1
         },
         "GPIO_TRI": {
          "access": "read-write",
          "address_offset": 4,
          "description": "Channel-1 AXI GPIO 3-State Control register",
          "fields": {
           "Channel_1_GPIO_TRI": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "AXI GPIO 3-State Control Register\nEach I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input\n"
           }
          },
          "size": 1
         },
         "IP_IER": {
          "access": "read-write",
          "address_offset": 296,
          "description": "IP Interrupt Enable register",
          "fields": {
           "Channel_1_Interrupt_Enable": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Enable Channel 1 Interrupt\n  0 - Disabled (masked)\n  1 - Enabled\n"
           },
           "Channel_2_Interrupt_Enable": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "Enable Channel 2 Interrupt\n  0 - Disabled (masked)\n  1 - Enabled\n"
           }
          },
          "size": 32
         },
         "IP_ISR": {
          "access": "read-write",
          "address_offset": 288,
          "description": "IP Interrupt Status register",
          "fields": {
           "Channel_1_Interrupt_Status": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Channel 1 Interrupt Status\n  0 - No Channel 1 input interrupt\n  1 - Channel 1 input interrupt\n"
           },
           "Channel_2_Interrupt_Status": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "Channel 2 Interrupt Status\n  0 - No Channel 2 input interrupt\n  1 - Channel 2 input interrupt\n"
           }
          },
          "size": 32
         }
        },
        "state": null,
        "type": "xilinx.com:ip:axi_gpio:2.0"
       },
       "control/gpio_control/axi_gpio_fifoflush": {
        "addr_range": 65536,
        "bdtype": null,
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xffff6fc07ca0>",
        "driver": "<class 'pynq.lib.axigpio.AxiGPIO'>",
        "fullpath": "control/gpio_control/axi_gpio_fifoflush",
        "gpio": {},
        "interrupts": {},
        "mem_id": "S_AXI",
        "memtype": "REGISTER",
        "parameters": {
         "ADDR_WIDTH": "9",
         "ARUSER_WIDTH": "0",
         "AWUSER_WIDTH": "0",
         "BUSER_WIDTH": "0",
         "CLK_DOMAIN": "mts_zynq_ultra_ps_e_0_0_pl_clk0",
         "C_ALL_INPUTS": "0",
         "C_ALL_INPUTS_2": "0",
         "C_ALL_OUTPUTS": "1",
         "C_ALL_OUTPUTS_2": "0",
         "C_BASEADDR": "0x80030000",
         "C_DOUT_DEFAULT": "0x00000000",
         "C_DOUT_DEFAULT_2": "0x00000000",
         "C_FAMILY": "zynquplus",
         "C_GPIO2_WIDTH": "32",
         "C_GPIO_WIDTH": "1",
         "C_HIGHADDR": "0x8003FFFF",
         "C_INTERRUPT_PRESENT": "0",
         "C_IS_DUAL": "0",
         "C_S_AXI_ADDR_WIDTH": "9",
         "C_S_AXI_DATA_WIDTH": "32",
         "C_TRI_DEFAULT": "0xFFFFFFFF",
         "C_TRI_DEFAULT_2": "0xFFFFFFFF",
         "Component_Name": "mts_axi_gpio_fifoflush_0",
         "DATA_WIDTH": "32",
         "EDK_IPTYPE": "PERIPHERAL",
         "FREQ_HZ": "100000000",
         "GPIO2_BOARD_INTERFACE": "Custom",
         "GPIO_BOARD_INTERFACE": "Custom",
         "HAS_BRESP": "1",
         "HAS_BURST": "0",
         "HAS_CACHE": "0",
         "HAS_LOCK": "0",
         "HAS_PROT": "0",
         "HAS_QOS": "0",
         "HAS_REGION": "0",
         "HAS_RRESP": "1",
         "HAS_WSTRB": "1",
         "ID_WIDTH": "0",
         "INSERT_VIP": "0",
         "MAX_BURST_LENGTH": "1",
         "NUM_READ_OUTSTANDING": "2",
         "NUM_READ_THREADS": "1",
         "NUM_WRITE_OUTSTANDING": "2",
         "NUM_WRITE_THREADS": "1",
         "PHASE": "0.0",
         "PROTOCOL": "AXI4LITE",
         "READ_WRITE_MODE": "READ_WRITE",
         "RUSER_BITS_PER_BYTE": "0",
         "RUSER_WIDTH": "0",
         "SUPPORTS_NARROW_BURST": "0",
         "USE_BOARD_FLOW": "false",
         "WUSER_BITS_PER_BYTE": "0",
         "WUSER_WIDTH": "0"
        },
        "phys_addr": 2147680256,
        "registers": {
         "GIER": {
          "access": "read-write",
          "address_offset": 284,
          "description": "Global_Interrupt_Enable register",
          "fields": {
           "Global_Interrupt_Enable": {
            "access": "read-write",
            "bit_offset": 31,
            "bit_width": 1,
            "description": "Master enable for the device interrupt output\n  0 - Disabled\n  1 - Enabled\n"
           }
          },
          "size": 32
         },
         "GPIO2_DATA": {
          "access": "read-write",
          "address_offset": 8,
          "description": "Channel-2 AXI GPIO Data register",
          "fields": {
           "Channel_2_GPIO_DATA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "AXI GPIO Data Register.\nFor each I/O bit programmed as input\n  R - Reads value on the input pin.\n  W - No effect.\nFor each I/O bit programmed as output\n  R - Reads value on GPIO_O pins\n  W - Writes value to the corresponding AXI GPIO \n      data register bit and output pin\n"
           }
          },
          "size": 32
         },
         "GPIO2_TRI": {
          "access": "read-write",
          "address_offset": 12,
          "description": "Channel-2 AXI GPIO 3-State Control register",
          "fields": {
           "Channel_2_GPIO_TRI": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 32,
            "description": "AXI GPIO 3-State Control Register\nEach I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input\n"
           }
          },
          "size": 32
         },
         "GPIO_DATA": {
          "access": "read-write",
          "address_offset": 0,
          "description": "Channel-1 AXI GPIO Data register",
          "fields": {
           "Channel_1_GPIO_DATA": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "AXI GPIO Data Register.\nFor each I/O bit programmed as input\n  R - Reads value on the input pin.\n  W - No effect.\nFor each I/O bit programmed as output\n  R - Reads value on GPIO_O pins\n  W - Writes value to the corresponding AXI GPIO \n      data register bit and output pin\n"
           }
          },
          "size": 1
         },
         "GPIO_TRI": {
          "access": "read-write",
          "address_offset": 4,
          "description": "Channel-1 AXI GPIO 3-State Control register",
          "fields": {
           "Channel_1_GPIO_TRI": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "AXI GPIO 3-State Control Register\nEach I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input\n"
           }
          },
          "size": 1
         },
         "IP_IER": {
          "access": "read-write",
          "address_offset": 296,
          "description": "IP Interrupt Enable register",
          "fields": {
           "Channel_1_Interrupt_Enable": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Enable Channel 1 Interrupt\n  0 - Disabled (masked)\n  1 - Enabled\n"
           },
           "Channel_2_Interrupt_Enable": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "Enable Channel 2 Interrupt\n  0 - Disabled (masked)\n  1 - Enabled\n"
           }
          },
          "size": 32
         },
         "IP_ISR": {
          "access": "read-write",
          "address_offset": 288,
          "description": "IP Interrupt Status register",
          "fields": {
           "Channel_1_Interrupt_Status": {
            "access": "read-write",
            "bit_offset": 0,
            "bit_width": 1,
            "description": "Channel 1 Interrupt Status\n  0 - No Channel 1 input interrupt\n  1 - Channel 1 input interrupt\n"
           },
           "Channel_2_Interrupt_Status": {
            "access": "read-write",
            "bit_offset": 1,
            "bit_width": 1,
            "description": "Channel 2 Interrupt Status\n  0 - No Channel 2 input interrupt\n  1 - Channel 2 input interrupt\n"
           }
          },
          "size": 32
         }
        },
        "state": null,
        "type": "xilinx.com:ip:axi_gpio:2.0"
       },
       "control/system_management_wiz_0": {
        "addr_range": 65536,
        "bdtype": null,
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xffff6fc07ca0>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "fullpath": "control/system_management_wiz_0",
        "gpio": {},
        "interrupts": {},
        "mem_id": "S_AXI_LITE",
        "memtype": "REGISTER",
        "parameters": {
         "ACQUISITION_TIME": "4",
         "ACQUISITION_TIME_VAUXP0_VAUXN0": "false",
         "ACQUISITION_TIME_VAUXP10_VAUXN10": "false",
         "ACQUISITION_TIME_VAUXP11_VAUXN11": "false",
         "ACQUISITION_TIME_VAUXP12_VAUXN12": "false",
         "ACQUISITION_TIME_VAUXP13_VAUXN13": "false",
         "ACQUISITION_TIME_VAUXP14_VAUXN14": "false",
         "ACQUISITION_TIME_VAUXP15_VAUXN15": "false",
         "ACQUISITION_TIME_VAUXP1_VAUXN1": "false",
         "ACQUISITION_TIME_VAUXP2_VAUXN2": "false",
         "ACQUISITION_TIME_VAUXP3_VAUXN3": "false",
         "ACQUISITION_TIME_VAUXP4_VAUXN4": "false",
         "ACQUISITION_TIME_VAUXP5_VAUXN5": "false",
         "ACQUISITION_TIME_VAUXP6_VAUXN6": "false",
         "ACQUISITION_TIME_VAUXP7_VAUXN7": "false",
         "ACQUISITION_TIME_VAUXP8_VAUXN8": "false",
         "ACQUISITION_TIME_VAUXP9_VAUXN9": "false",
         "ACQUISITION_TIME_VP_VN": "false",
         "ADC_CONVERSION_RATE": "200",
         "ADC_OFFSET_AND_GAIN_CALIBRATION": "false",
         "ADC_OFFSET_CALIBRATION": "true",
         "ADDR_WIDTH": "13",
         "ADVANCED_SIMULATIONS": "false",
         "ANALOG_BANK_SELECTION": "64",
         "ARUSER_WIDTH": "0",
         "AVERAGE_ENABLE_TEMPERATURE": "true",
         "AVERAGE_ENABLE_TEMPERATURE_SLAVE0_SSIT": "false",
         "AVERAGE_ENABLE_TEMPERATURE_SLAVE1_SSIT": "false",
         "AVERAGE_ENABLE_TEMPERATURE_SLAVE2_SSIT": "false",
         "AVERAGE_ENABLE_VAUXP0_VAUXN0": "false",
         "AVERAGE_ENABLE_VAUXP10_VAUXN10": "false",
         "AVERAGE_ENABLE_VAUXP11_VAUXN11": "false",
         "AVERAGE_ENABLE_VAUXP12_VAUXN12": "false",
         "AVERAGE_ENABLE_VAUXP13_VAUXN13": "false",
         "AVERAGE_ENABLE_VAUXP14_VAUXN14": "false",
         "AVERAGE_ENABLE_VAUXP15_VAUXN15": "false",
         "AVERAGE_ENABLE_VAUXP1_VAUXN1": "false",
         "AVERAGE_ENABLE_VAUXP2_VAUXN2": "false",
         "AVERAGE_ENABLE_VAUXP3_VAUXN3": "false",
         "AVERAGE_ENABLE_VAUXP4_VAUXN4": "false",
         "AVERAGE_ENABLE_VAUXP5_VAUXN5": "false",
         "AVERAGE_ENABLE_VAUXP6_VAUXN6": "false",
         "AVERAGE_ENABLE_VAUXP7_VAUXN7": "false",
         "AVERAGE_ENABLE_VAUXP8_VAUXN8": "false",
         "AVERAGE_ENABLE_VAUXP9_VAUXN9": "false",
         "AVERAGE_ENABLE_VBRAM": "true",
         "AVERAGE_ENABLE_VCCAUX": "true",
         "AVERAGE_ENABLE_VCCDDRO": "false",
         "AVERAGE_ENABLE_VCCINT": "true",
         "AVERAGE_ENABLE_VCCPAUX": "false",
         "AVERAGE_ENABLE_VCCPINT": "false",
         "AVERAGE_ENABLE_VCCPSAUX": "true",
         "AVERAGE_ENABLE_VCCPSINTFP": "true",
         "AVERAGE_ENABLE_VCCPSINTLP": "true",
         "AVERAGE_ENABLE_VP_VN": "false",
         "AVERAGE_ENABLE_VUSER0": "false",
         "AVERAGE_ENABLE_VUSER0_SLAVE0_SSIT": "false",
         "AVERAGE_ENABLE_VUSER0_SLAVE1_SSIT": "false",
         "AVERAGE_ENABLE_VUSER0_SLAVE2_SSIT": "false",
         "AVERAGE_ENABLE_VUSER1": "false",
         "AVERAGE_ENABLE_VUSER1_SLAVE0_SSIT": "false",
         "AVERAGE_ENABLE_VUSER1_SLAVE1_SSIT": "false",
         "AVERAGE_ENABLE_VUSER1_SLAVE2_SSIT": "false",
         "AVERAGE_ENABLE_VUSER2": "false",
         "AVERAGE_ENABLE_VUSER2_SLAVE0_SSIT": "false",
         "AVERAGE_ENABLE_VUSER2_SLAVE1_SSIT": "false",
         "AVERAGE_ENABLE_VUSER2_SLAVE2_SSIT": "false",
         "AVERAGE_ENABLE_VUSER3": "false",
         "AVERAGE_ENABLE_VUSER3_SLAVE0_SSIT": "false",
         "AVERAGE_ENABLE_VUSER3_SLAVE1_SSIT": "false",
         "AVERAGE_ENABLE_VUSER3_SLAVE2_SSIT": "false",
         "AWUSER_WIDTH": "0",
         "BIPOLAR_OPERATION": "false",
         "BIPOLAR_VAUXP0_VAUXN0": "false",
         "BIPOLAR_VAUXP10_VAUXN10": "false",
         "BIPOLAR_VAUXP11_VAUXN11": "false",
         "BIPOLAR_VAUXP12_VAUXN12": "false",
         "BIPOLAR_VAUXP13_VAUXN13": "false",
         "BIPOLAR_VAUXP14_VAUXN14": "false",
         "BIPOLAR_VAUXP15_VAUXN15": "false",
         "BIPOLAR_VAUXP1_VAUXN1": "false",
         "BIPOLAR_VAUXP2_VAUXN2": "false",
         "BIPOLAR_VAUXP3_VAUXN3": "false",
         "BIPOLAR_VAUXP4_VAUXN4": "false",
         "BIPOLAR_VAUXP5_VAUXN5": "false",
         "BIPOLAR_VAUXP6_VAUXN6": "false",
         "BIPOLAR_VAUXP7_VAUXN7": "false",
         "BIPOLAR_VAUXP8_VAUXN8": "false",
         "BIPOLAR_VAUXP9_VAUXN9": "false",
         "BIPOLAR_VP_VN": "false",
         "BUSER_WIDTH": "0",
         "CHANNEL_AVERAGING": "256",
         "CHANNEL_ENABLE_CALIBRATION": "true",
         "CHANNEL_ENABLE_TEMPERATURE": "true",
         "CHANNEL_ENABLE_TEMPERATURE_SLAVE0_SSIT": "true",
         "CHANNEL_ENABLE_TEMPERATURE_SLAVE1_SSIT": "true",
         "CHANNEL_ENABLE_TEMPERATURE_SLAVE2_SSIT": "true",
         "CHANNEL_ENABLE_VAUXP0_VAUXN0": "false",
         "CHANNEL_ENABLE_VAUXP10_VAUXN10": "false",
         "CHANNEL_ENABLE_VAUXP11_VAUXN11": "false",
         "CHANNEL_ENABLE_VAUXP12_VAUXN12": "false",
         "CHANNEL_ENABLE_VAUXP13_VAUXN13": "false",
         "CHANNEL_ENABLE_VAUXP14_VAUXN14": "false",
         "CHANNEL_ENABLE_VAUXP15_VAUXN15": "false",
         "CHANNEL_ENABLE_VAUXP1_VAUXN1": "false",
         "CHANNEL_ENABLE_VAUXP2_VAUXN2": "false",
         "CHANNEL_ENABLE_VAUXP3_VAUXN3": "false",
         "CHANNEL_ENABLE_VAUXP4_VAUXN4": "false",
         "CHANNEL_ENABLE_VAUXP5_VAUXN5": "false",
         "CHANNEL_ENABLE_VAUXP6_VAUXN6": "false",
         "CHANNEL_ENABLE_VAUXP7_VAUXN7": "false",
         "CHANNEL_ENABLE_VAUXP8_VAUXN8": "false",
         "CHANNEL_ENABLE_VAUXP9_VAUXN9": "false",
         "CHANNEL_ENABLE_VBRAM": "true",
         "CHANNEL_ENABLE_VCCAUX": "true",
         "CHANNEL_ENABLE_VCCDDRO": "false",
         "CHANNEL_ENABLE_VCCINT": "true",
         "CHANNEL_ENABLE_VCCPAUX": "false",
         "CHANNEL_ENABLE_VCCPINT": "false",
         "CHANNEL_ENABLE_VCCPSAUX": "true",
         "CHANNEL_ENABLE_VCCPSINTFP": "true",
         "CHANNEL_ENABLE_VCCPSINTLP": "true",
         "CHANNEL_ENABLE_VP_VN": "true",
         "CHANNEL_ENABLE_VREFN": "true",
         "CHANNEL_ENABLE_VREFP": "true",
         "CHANNEL_ENABLE_VUSER0": "false",
         "CHANNEL_ENABLE_VUSER0_SLAVE0_SSIT": "false",
         "CHANNEL_ENABLE_VUSER0_SLAVE1_SSIT": "false",
         "CHANNEL_ENABLE_VUSER0_SLAVE2_SSIT": "false",
         "CHANNEL_ENABLE_VUSER1": "false",
         "CHANNEL_ENABLE_VUSER1_SLAVE0_SSIT": "false",
         "CHANNEL_ENABLE_VUSER1_SLAVE1_SSIT": "false",
         "CHANNEL_ENABLE_VUSER1_SLAVE2_SSIT": "false",
         "CHANNEL_ENABLE_VUSER2": "false",
         "CHANNEL_ENABLE_VUSER2_SLAVE0_SSIT": "false",
         "CHANNEL_ENABLE_VUSER2_SLAVE1_SSIT": "false",
         "CHANNEL_ENABLE_VUSER2_SLAVE2_SSIT": "false",
         "CHANNEL_ENABLE_VUSER3": "false",
         "CHANNEL_ENABLE_VUSER3_SLAVE0_SSIT": "false",
         "CHANNEL_ENABLE_VUSER3_SLAVE1_SSIT": "false",
         "CHANNEL_ENABLE_VUSER3_SLAVE2_SSIT": "false",
         "CLK_DOMAIN": "mts_zynq_ultra_ps_e_0_0_pl_clk0",
         "COMMON_N_SOURCE": "Vaux0",
         "COMMON_N_VAUXP0_VAUXN0": "false",
         "COMMON_N_VAUXP10_VAUXN10": "false",
         "COMMON_N_VAUXP11_VAUXN11": "false",
         "COMMON_N_VAUXP12_VAUXN12": "false",
         "COMMON_N_VAUXP13_VAUXN13": "false",
         "COMMON_N_VAUXP14_VAUXN14": "false",
         "COMMON_N_VAUXP15_VAUXN15": "false",
         "COMMON_N_VAUXP1_VAUXN1": "false",
         "COMMON_N_VAUXP2_VAUXN2": "false",
         "COMMON_N_VAUXP3_VAUXN3": "false",
         "COMMON_N_VAUXP4_VAUXN4": "false",
         "COMMON_N_VAUXP5_VAUXN5": "false",
         "COMMON_N_VAUXP6_VAUXN6": "false",
         "COMMON_N_VAUXP7_VAUXN7": "false",
         "COMMON_N_VAUXP8_VAUXN8": "false",
         "COMMON_N_VAUXP9_VAUXN9": "false",
         "C_ALARM_LIMIT_R0": "46996",
         "C_ALARM_LIMIT_R1": "20097",
         "C_ALARM_LIMIT_R10": "18787",
         "C_ALARM_LIMIT_R11": "17694",
         "C_ALARM_LIMIT_R12": "18787",
         "C_ALARM_LIMIT_R13": "17694",
         "C_ALARM_LIMIT_R14": "39540",
         "C_ALARM_LIMIT_R15": "37355",
         "C_ALARM_LIMIT_R2": "41287",
         "C_ALARM_LIMIT_R3": "52131",
         "C_ALARM_LIMIT_R4": "43779",
         "C_ALARM_LIMIT_R5": "18787",
         "C_ALARM_LIMIT_R6": "38229",
         "C_ALARM_LIMIT_R7": "45066",
         "C_ALARM_LIMIT_R8": "20097",
         "C_ALARM_LIMIT_R9": "18787",
         "C_ALARM_LIMIT_SLAVE0_SSIT_USL1": "19550",
         "C_ALARM_LIMIT_SLAVE0_SSIT_USL2": "19442",
         "C_ALARM_LIMIT_SLAVE0_SSIT_USL3": "39103",
         "C_ALARM_LIMIT_SLAVE0_SSIT_USL4": "39103",
         "C_ALARM_LIMIT_SLAVE0_SSIT_USU1": "19769",
         "C_ALARM_LIMIT_SLAVE0_SSIT_USU2": "19879",
         "C_ALARM_LIMIT_SLAVE0_SSIT_USU3": "39540",
         "C_ALARM_LIMIT_SLAVE0_SSIT_USU4": "39540",
         "C_ALARM_LIMIT_SLAVE1_SSIT_USL1": "19550",
         "C_ALARM_LIMIT_SLAVE1_SSIT_USL2": "19442",
         "C_ALARM_LIMIT_SLAVE1_SSIT_USL3": "39103",
         "C_ALARM_LIMIT_SLAVE1_SSIT_USL4": "39103",
         "C_ALARM_LIMIT_SLAVE1_SSIT_USU1": "19769",
         "C_ALARM_LIMIT_SLAVE1_SSIT_USU2": "19879",
         "C_ALARM_LIMIT_SLAVE1_SSIT_USU3": "39540",
         "C_ALARM_LIMIT_SLAVE1_SSIT_USU4": "39540",
         "C_ALARM_LIMIT_SLAVE2_SSIT_USL1": "19550",
         "C_ALARM_LIMIT_SLAVE2_SSIT_USL2": "19442",
         "C_ALARM_LIMIT_SLAVE2_SSIT_USL3": "39103",
         "C_ALARM_LIMIT_SLAVE2_SSIT_USL4": "39103",
         "C_ALARM_LIMIT_SLAVE2_SSIT_USU1": "19769",
         "C_ALARM_LIMIT_SLAVE2_SSIT_USU2": "19879",
         "C_ALARM_LIMIT_SLAVE2_SSIT_USU3": "39540",
         "C_ALARM_LIMIT_SLAVE2_SSIT_USU4": "39540",
         "C_ALARM_LIMIT_USL1": "19550",
         "C_ALARM_LIMIT_USL2": "19442",
         "C_ALARM_LIMIT_USL3": "39103",
         "C_ALARM_LIMIT_USL4": "39103",
         "C_ALARM_LIMIT_USU1": "19769",
         "C_ALARM_LIMIT_USU2": "19879",
         "C_ALARM_LIMIT_USU3": "39540",
         "C_ALARM_LIMIT_USU4": "39540",
         "C_AVERAGE_EN_SLAVE0_SSIT_VUSER0": "0",
         "C_AVERAGE_EN_SLAVE0_SSIT_VUSER1": "0",
         "C_AVERAGE_EN_SLAVE0_SSIT_VUSER2": "0",
         "C_AVERAGE_EN_SLAVE0_SSIT_VUSER3": "0",
         "C_AVERAGE_EN_SLAVE1_SSIT_VUSER0": "0",
         "C_AVERAGE_EN_SLAVE1_SSIT_VUSER1": "0",
         "C_AVERAGE_EN_SLAVE1_SSIT_VUSER2": "0",
         "C_AVERAGE_EN_SLAVE1_SSIT_VUSER3": "0",
         "C_AVERAGE_EN_SLAVE2_SSIT_VUSER0": "0",
         "C_AVERAGE_EN_SLAVE2_SSIT_VUSER1": "0",
         "C_AVERAGE_EN_SLAVE2_SSIT_VUSER2": "0",
         "C_AVERAGE_EN_SLAVE2_SSIT_VUSER3": "0",
         "C_AVERAGE_EN_VUSER0": "0",
         "C_AVERAGE_EN_VUSER1": "0",
         "C_AVERAGE_EN_VUSER2": "0",
         "C_AVERAGE_EN_VUSER3": "0",
         "C_AVG_SLAVE0_SSIT_VUSER": "0",
         "C_AVG_SLAVE1_SSIT_VUSER": "0",
         "C_AVG_SLAVE2_SSIT_VUSER": "0",
         "C_AVG_VUSER": "0",
         "C_BASEADDR": "0x80040000",
         "C_CHANNEL_CNT": "11",
         "C_COMMON_N_SOURCE": "Null",
         "C_CONFIGURATION_R0": "12288",
         "C_CONFIGURATION_R1": "12191",
         "C_CONFIGURATION_R2": "5120",
         "C_CONFIGURATION_R3": "15",
         "C_CONFIGURATION_R4": "0",
         "C_CONFIGURATION_R4_1": "0",
         "C_CONFIGURATION_R4_2": "0",
         "C_CONFIGURATION_R4_3": "2",
         "C_CONFIGURATION_R4_4": "14",
         "C_CONFIGURATION_SLAVE0_SSIT_R3": "15",
         "C_CONFIGURATION_SLAVE0_SSIT_R4_1": "0",
         "C_CONFIGURATION_SLAVE0_SSIT_R4_2": "0",
         "C_CONFIGURATION_SLAVE0_SSIT_R4_3": "2",
         "C_CONFIGURATION_SLAVE0_SSIT_R4_4": "14",
         "C_CONFIGURATION_SLAVE1_SSIT_R3": "15",
         "C_CONFIGURATION_SLAVE1_SSIT_R4_1": "0",
         "C_CONFIGURATION_SLAVE1_SSIT_R4_2": "0",
         "C_CONFIGURATION_SLAVE1_SSIT_R4_3": "2",
         "C_CONFIGURATION_SLAVE1_SSIT_R4_4": "14",
         "C_CONFIGURATION_SLAVE2_SSIT_R3": "15",
         "C_CONFIGURATION_SLAVE2_SSIT_R4_1": "0",
         "C_CONFIGURATION_SLAVE2_SSIT_R4_2": "0",
         "C_CONFIGURATION_SLAVE2_SSIT_R4_3": "2",
         "C_CONFIGURATION_SLAVE2_SSIT_R4_4": "14",
         "C_DCLK_FREQUENCY": "100",
         "C_DIV_VUSER0": "6",
         "C_DIV_VUSER0_SLAVE0": "6",
         "C_DIV_VUSER0_SLAVE1": "6",
         "C_DIV_VUSER0_SLAVE2": "6",
         "C_DIV_VUSER1": "3",
         "C_DIV_VUSER1_SLAVE0": "3",
         "C_DIV_VUSER1_SLAVE1": "3",
         "C_DIV_VUSER1_SLAVE2": "3",
         "C_DIV_VUSER2": "3",
         "C_DIV_VUSER2_SLAVE0": "3",
         "C_DIV_VUSER2_SLAVE1": "3",
         "C_DIV_VUSER2_SLAVE2": "3",
         "C_DIV_VUSER3": "3",
         "C_DIV_VUSER3_SLAVE0": "3",
         "C_DIV_VUSER3_SLAVE1": "3",
         "C_DIV_VUSER3_SLAVE2": "3",
         "C_DUAL0_REGISTER": "0",
         "C_DUAL1_REGISTER": "0",
         "C_DUAL2_REGISTER": "0",
         "C_DUAL3_REGISTER": "0",
         "C_DUAL_SEQ": "0",
         "C_DUAL_SEQUENCE_R0": "0",
         "C_DUAL_SEQUENCE_R1": "0",
         "C_DUAL_SEQUENCE_R2": "0",
         "C_ENABLE_ADC_DATA_OUT_MASTER": "0",
         "C_ENABLE_ADC_DATA_OUT_SLAVE0": "0",
         "C_ENABLE_ADC_DATA_OUT_SLAVE1": "0",
         "C_ENABLE_ADC_DATA_OUT_SLAVE2": "0",
         "C_ENABLE_DUAL_SEQUENCE_MODE": "0",
         "C_ENABLE_SLAVE0": "0",
         "C_ENABLE_SLAVE1": "0",
         "C_ENABLE_SLAVE2": "0",
         "C_EXTERNAL_MUXADDR_ENABLE": "0",
         "C_EXTERNAL_MUX_CHANNEL": "VP_VN",
         "C_FAMILY": "zynquplus",
         "C_FIFO_DEPTH": "7",
         "C_HAS_AXI": "1",
         "C_HAS_AXI4STREAM": "0",
         "C_HAS_BUSY": "1",
         "C_HAS_CHANNEL": "1",
         "C_HAS_CONVST": "0",
         "C_HAS_CONVSTCLK": "0",
         "C_HAS_DCLK": "1",
         "C_HAS_DRP": "0",
         "C_HAS_EOC": "1",
         "C_HAS_EOS": "1",
         "C_HAS_EXTERNAL_MUX": "0",
         "C_HAS_I2C": "0",
         "C_HAS_I2C_SLAVE": "0",
         "C_HAS_JTAGBUSY": "0",
         "C_HAS_JTAGLOCKED": "0",
         "C_HAS_JTAGMODIFIED": "0",
         "C_HAS_OT_ALARM": "0",
         "C_HAS_PMBUS": "0",
         "C_HAS_PMC": "0",
         "C_HAS_PMC_MASTER": "0",
         "C_HAS_RESET": "0",
         "C_HAS_SLAVE0_SSIT_TEMP_CH": "1",
         "C_HAS_SLAVE0_SSIT_VUSER0": "0",
         "C_HAS_SLAVE0_SSIT_VUSER1": "0",
         "C_HAS_SLAVE0_SSIT_VUSER2": "0",
         "C_HAS_SLAVE0_SSIT_VUSER3": "0",
         "C_HAS_SLAVE1_SSIT_TEMP_CH": "1",
         "C_HAS_SLAVE1_SSIT_VUSER0": "0",
         "C_HAS_SLAVE1_SSIT_VUSER1": "0",
         "C_HAS_SLAVE1_SSIT_VUSER2": "0",
         "C_HAS_SLAVE1_SSIT_VUSER3": "0",
         "C_HAS_SLAVE2_SSIT_TEMP_CH": "1",
         "C_HAS_SLAVE2_SSIT_VUSER0": "0",
         "C_HAS_SLAVE2_SSIT_VUSER1": "0",
         "C_HAS_SLAVE2_SSIT_VUSER2": "0",
         "C_HAS_SLAVE2_SSIT_VUSER3": "0",
         "C_HAS_TEMP_BUS": "0",
         "C_HAS_UNDER_OT_ALARM": "0",
         "C_HAS_UNDER_TEMP_ALARM": "0",
         "C_HAS_USER_SUPPLY0_ALARM": "0",
         "C_HAS_USER_SUPPLY0_SLAVE0_SSIT_ALARM": "0",
         "C_HAS_USER_SUPPLY0_SLAVE1_SSIT_ALARM": "0",
         "C_HAS_USER_SUPPLY0_SLAVE2_SSIT_ALARM": "0",
         "C_HAS_USER_SUPPLY1_ALARM": "0",
         "C_HAS_USER_SUPPLY1_SLAVE0_SSIT_ALARM": "0",
         "C_HAS_USER_SUPPLY1_SLAVE1_SSIT_ALARM": "0",
         "C_HAS_USER_SUPPLY1_SLAVE2_SSIT_ALARM": "0",
         "C_HAS_USER_SUPPLY2_ALARM": "0",
         "C_HAS_USER_SUPPLY2_SLAVE0_SSIT_ALARM": "0",
         "C_HAS_USER_SUPPLY2_SLAVE1_SSIT_ALARM": "0",
         "C_HAS_USER_SUPPLY2_SLAVE2_SSIT_ALARM": "0",
         "C_HAS_USER_SUPPLY3_ALARM": "0",
         "C_HAS_USER_SUPPLY3_SLAVE0_SSIT_ALARM": "0",
         "C_HAS_USER_SUPPLY3_SLAVE1_SSIT_ALARM": "0",
         "C_HAS_USER_SUPPLY3_SLAVE2_SSIT_ALARM": "0",
         "C_HAS_USER_TEMP_ALARM": "0",
         "C_HAS_VBRAM_ALARM": "0",
         "C_HAS_VCCAUX_ALARM": "0",
         "C_HAS_VCCDDRO_ALARM": "0",
         "C_HAS_VCCINT_ALARM": "0",
         "C_HAS_VCCPAUX_ALARM": "0",
         "C_HAS_VCCPINT_ALARM": "0",
         "C_HAS_VCCPSAUX_ALARM": "0",
         "C_HAS_VCCPSINTFP_ALARM": "0",
         "C_HAS_VCCPSINTLP_ALARM": "0",
         "C_HAS_VN": "1",
         "C_HAS_VP": "1",
         "C_HAS_VUSER0": "0",
         "C_HAS_VUSER1": "0",
         "C_HAS_VUSER2": "0",
         "C_HAS_VUSER3": "0",
         "C_HIGHADDR": "0x8004FFFF",
         "C_I2C_CLK_PERIOD": "2500.000",
         "C_I2C_SCLK_LOC": "AG12",
         "C_I2C_SDA_LOC": "AH13",
         "C_I2C_SLAVE0_ADDRESS": "32",
         "C_I2C_SLAVE1_ADDRESS": "32",
         "C_I2C_SLAVE2_ADDRESS": "32",
         "C_I2C_SLAVE_ADDRESS": "32",
         "C_INCLUDE_INTR": "1",
         "C_IS_DIABLO": "1",
         "C_IS_SSIT_SLAVE0": "0",
         "C_IS_SSIT_SLAVE0_ANALOG_BANK": "0",
         "C_IS_SSIT_SLAVE1": "0",
         "C_IS_SSIT_SLAVE1_ANALOG_BANK": "0",
         "C_IS_SSIT_SLAVE2": "0",
         "C_IS_SSIT_SLAVE2_ANALOG_BANK": "0",
         "C_SAMPLING_RATE": "192307.6923076923",
         "C_SEQUENCE_R0": "32737",
         "C_SEQUENCE_R1": "0",
         "C_SEQUENCE_R2": "18400",
         "C_SEQUENCE_R3": "0",
         "C_SEQUENCE_R4": "0",
         "C_SEQUENCE_R5": "0",
         "C_SEQUENCE_R6": "0",
         "C_SEQUENCE_R7": "0",
         "C_SEQUENCE_R8": "0",
         "C_SEQUENCE_SLAVE0_SSIT_R0": "256",
         "C_SEQUENCE_SLAVE0_SSIT_R8": "0",
         "C_SEQUENCE_SLAVE1_SSIT_R0": "256",
         "C_SEQUENCE_SLAVE1_SSIT_R8": "0",
         "C_SEQUENCE_SLAVE2_SSIT_R0": "256",
         "C_SEQUENCE_SLAVE2_SSIT_R8": "0",
         "C_SIM_DEVICE": "ZYNQ_ULTRASCALE",
         "C_SIM_FILE_NAME": "design",
         "C_SIM_FILE_REL_PATH": "./",
         "C_SIM_FILE_SEL": "Default",
         "C_USER_SUPPLY0_BANK": "44",
         "C_USER_SUPPLY0_SLAVE0_SSIT_BANK": "44",
         "C_USER_SUPPLY0_SLAVE0_SSIT_SOURCE": "VCCO",
         "C_USER_SUPPLY0_SLAVE1_SSIT_BANK": "44",
         "C_USER_SUPPLY0_SLAVE1_SSIT_SOURCE": "VCCO",
         "C_USER_SUPPLY0_SLAVE2_SSIT_BANK": "44",
         "C_USER_SUPPLY0_SLAVE2_SSIT_SOURCE": "VCCO",
         "C_USER_SUPPLY0_SOURCE": "VCCO",
         "C_USER_SUPPLY1_BANK": "44",
         "C_USER_SUPPLY1_SLAVE0_SSIT_BANK": "44",
         "C_USER_SUPPLY1_SLAVE0_SSIT_SOURCE": "VCCINT",
         "C_USER_SUPPLY1_SLAVE1_SSIT_BANK": "44",
         "C_USER_SUPPLY1_SLAVE1_SSIT_SOURCE": "VCCINT",
         "C_USER_SUPPLY1_SLAVE2_SSIT_BANK": "44",
         "C_USER_SUPPLY1_SLAVE2_SSIT_SOURCE": "VCCINT",
         "C_USER_SUPPLY1_SOURCE": "VCCINT",
         "C_USER_SUPPLY2_BANK": "44",
         "C_USER_SUPPLY2_SLAVE0_SSIT_BANK": "44",
         "C_USER_SUPPLY2_SLAVE0_SSIT_SOURCE": "VCCAUX",
         "C_USER_SUPPLY2_SLAVE1_SSIT_BANK": "44",
         "C_USER_SUPPLY2_SLAVE1_SSIT_SOURCE": "VCCAUX",
         "C_USER_SUPPLY2_SLAVE2_SSIT_BANK": "44",
         "C_USER_SUPPLY2_SLAVE2_SSIT_SOURCE": "VCCAUX",
         "C_USER_SUPPLY2_SOURCE": "VCCAUX",
         "C_USER_SUPPLY3_BANK": "65",
         "C_USER_SUPPLY3_SLAVE0_SSIT_BANK": "65",
         "C_USER_SUPPLY3_SLAVE0_SSIT_SOURCE": "VCCO",
         "C_USER_SUPPLY3_SLAVE1_SSIT_BANK": "65",
         "C_USER_SUPPLY3_SLAVE1_SSIT_SOURCE": "VCCO",
         "C_USER_SUPPLY3_SLAVE2_SSIT_BANK": "65",
         "C_USER_SUPPLY3_SLAVE2_SSIT_SOURCE": "VCCO",
         "C_USER_SUPPLY3_SOURCE": "VCCO",
         "C_VAUX0": "0",
         "C_VAUX1": "0",
         "C_VAUX10": "0",
         "C_VAUX11": "0",
         "C_VAUX12": "0",
         "C_VAUX13": "0",
         "C_VAUX14": "0",
         "C_VAUX15": "0",
         "C_VAUX2": "0",
         "C_VAUX3": "0",
         "C_VAUX4": "0",
         "C_VAUX5": "0",
         "C_VAUX6": "0",
         "C_VAUX7": "0",
         "C_VAUX8": "0",
         "C_VAUX9": "0",
         "C_VAUXN0_LOC": "D30",
         "C_VAUXN10_LOC": "AH15",
         "C_VAUXN11_LOC": "AJ15",
         "C_VAUXN12_LOC": "AR14",
         "C_VAUXN13_LOC": "AR13",
         "C_VAUXN14_LOC": "AT15",
         "C_VAUXN15_LOC": "AV13",
         "C_VAUXN1_LOC": "E31",
         "C_VAUXN2_LOC": "AF16",
         "C_VAUXN3_LOC": "AH17",
         "C_VAUXN4_LOC": "AN16",
         "C_VAUXN5_LOC": "AR16",
         "C_VAUXN6_LOC": "AU14",
         "C_VAUXN7_LOC": "AW16",
         "C_VAUXN8_LOC": "C28",
         "C_VAUXN9_LOC": "A30",
         "C_VAUXP0_LOC": "D29",
         "C_VAUXP10_LOC": "AH16",
         "C_VAUXP11_LOC": "AJ16",
         "C_VAUXP12_LOC": "AP14",
         "C_VAUXP13_LOC": "AP13",
         "C_VAUXP14_LOC": "AT16",
         "C_VAUXP15_LOC": "AU13",
         "C_VAUXP1_LOC": "E30",
         "C_VAUXP2_LOC": "AF17",
         "C_VAUXP3_LOC": "AG17",
         "C_VAUXP4_LOC": "AN17",
         "C_VAUXP5_LOC": "AP16",
         "C_VAUXP6_LOC": "AU15",
         "C_VAUXP7_LOC": "AV16",
         "C_VAUXP8_LOC": "D28",
         "C_VAUXP9_LOC": "B30",
         "C_VPVN": "1",
         "Component_Name": "mts_system_management_wiz_0_0",
         "DATA_WIDTH": "32",
         "DCLK_FREQUENCY": "100.0",
         "DUAL_SEQ_CALIBRATION": "false",
         "DUAL_SEQ_TEMPERATURE": "false",
         "DUAL_SEQ_TEMPERATURE_SLAVE0_SSIT": "false",
         "DUAL_SEQ_TEMPERATURE_SLAVE1_SSIT": "false",
         "DUAL_SEQ_TEMPERATURE_SLAVE2_SSIT": "false",
         "DUAL_SEQ_VAUXP0_VAUXN0": "false",
         "DUAL_SEQ_VAUXP10_VAUXN10": "false",
         "DUAL_SEQ_VAUXP11_VAUXN11": "false",
         "DUAL_SEQ_VAUXP12_VAUXN12": "false",
         "DUAL_SEQ_VAUXP13_VAUXN13": "false",
         "DUAL_SEQ_VAUXP14_VAUXN14": "false",
         "DUAL_SEQ_VAUXP15_VAUXN15": "false",
         "DUAL_SEQ_VAUXP1_VAUXN1": "false",
         "DUAL_SEQ_VAUXP2_VAUXN2": "false",
         "DUAL_SEQ_VAUXP3_VAUXN3": "false",
         "DUAL_SEQ_VAUXP4_VAUXN4": "false",
         "DUAL_SEQ_VAUXP5_VAUXN5": "false",
         "DUAL_SEQ_VAUXP6_VAUXN6": "false",
         "DUAL_SEQ_VAUXP7_VAUXN7": "false",
         "DUAL_SEQ_VAUXP8_VAUXN8": "false",
         "DUAL_SEQ_VAUXP9_VAUXN9": "false",
         "DUAL_SEQ_VBRAM": "false",
         "DUAL_SEQ_VCCAUX": "false",
         "DUAL_SEQ_VCCDDRO": "false",
         "DUAL_SEQ_VCCINT": "false",
         "DUAL_SEQ_VCCPAUX": "false",
         "DUAL_SEQ_VCCPINT": "false",
         "DUAL_SEQ_VCCPSAUX": "false",
         "DUAL_SEQ_VCCPSINTFP": "false",
         "DUAL_SEQ_VCCPSINTLP": "false",
         "DUAL_SEQ_VP_VN": "false",
         "DUAL_SEQ_VREFN": "false",
         "DUAL_SEQ_VREFP": "false",
         "DUAL_SEQ_VUSER0": "false",
         "DUAL_SEQ_VUSER0_SLAVE0_SSIT": "false",
         "DUAL_SEQ_VUSER0_SLAVE1_SSIT": "false",
         "DUAL_SEQ_VUSER0_SLAVE2_SSIT": "false",
         "DUAL_SEQ_VUSER1": "false",
         "DUAL_SEQ_VUSER1_SLAVE0_SSIT": "false",
         "DUAL_SEQ_VUSER1_SLAVE1_SSIT": "false",
         "DUAL_SEQ_VUSER1_SLAVE2_SSIT": "false",
         "DUAL_SEQ_VUSER2": "false",
         "DUAL_SEQ_VUSER2_SLAVE0_SSIT": "false",
         "DUAL_SEQ_VUSER2_SLAVE1_SSIT": "false",
         "DUAL_SEQ_VUSER2_SLAVE2_SSIT": "false",
         "DUAL_SEQ_VUSER3": "false",
         "DUAL_SEQ_VUSER3_SLAVE0_SSIT": "false",
         "DUAL_SEQ_VUSER3_SLAVE1_SSIT": "false",
         "DUAL_SEQ_VUSER3_SLAVE2_SSIT": "false",
         "EDK_IPTYPE": "PERIPHERAL",
         "ENABLE_ADC_DATA_OUT_MASTER": "false",
         "ENABLE_ADC_DATA_OUT_SLAVE0": "false",
         "ENABLE_ADC_DATA_OUT_SLAVE1": "false",
         "ENABLE_ADC_DATA_OUT_SLAVE2": "false",
         "ENABLE_AXI4STREAM": "false",
         "ENABLE_BUSY": "true",
         "ENABLE_CALIBRATION_AVERAGING": "true",
         "ENABLE_CHANNEL": "true",
         "ENABLE_CONVST": "false",
         "ENABLE_CONVSTCLK": "false",
         "ENABLE_DCLK": "true",
         "ENABLE_DNA": "true",
         "ENABLE_DRP": "true",
         "ENABLE_DUAL_SEQUENCE_MODE": "false",
         "ENABLE_EOC": "true",
         "ENABLE_EOS": "true",
         "ENABLE_EXTERNAL_MUX": "false",
         "ENABLE_I2C": "false",
         "ENABLE_I2C_SLAVE": "false",
         "ENABLE_JTAGBUSY": "true",
         "ENABLE_JTAGLOCKED": "true",
         "ENABLE_JTAGMODIFIED": "true",
         "ENABLE_JTAG_ARBITER": "false",
         "ENABLE_PMBUS": "false",
         "ENABLE_RESET": "false",
         "ENABLE_TEMP_BUS": "false",
         "ENABLE_VBRAM_ALARM": "false",
         "ENABLE_VCCDDRO_ALARM": "false",
         "ENABLE_VCCPAUX_ALARM": "false",
         "ENABLE_VCCPINT_ALARM": "false",
         "ENABLE_VCCPSAUX_ALARM": "false",
         "ENABLE_VCCPSINTFP_ALARM": "false",
         "ENABLE_VCCPSINTLP_ALARM": "false",
         "EOS_GEN_RATE": "High_Rate",
         "EXTERNAL_MUXADDR_ENABLE": "false",
         "EXTERNAL_MUX_CHANNEL": "VP_VN",
         "Enable_PMC": "false",
         "Enable_Slave0": "false",
         "Enable_Slave1": "false",
         "Enable_Slave2": "false",
         "FIFO_DEPTH": "7",
         "FREQ_HZ": "100000000",
         "HAS_BRESP": "1",
         "HAS_BURST": "0",
         "HAS_CACHE": "0",
         "HAS_LOCK": "0",
         "HAS_PROT": "0",
         "HAS_QOS": "0",
         "HAS_REGION": "0",
         "HAS_RRESP": "1",
         "HAS_WSTRB": "1",
         "I2C_ADDRESS_OVERRIDE": "false",
         "I2C_CLK_FREQ": "0_4",
         "I2C_SCLK_LOC": "AG12",
         "I2C_SDA_LOC": "AH13",
         "I2C_SLAVE0_ADDRESS": "01",
         "I2C_SLAVE1_ADDRESS": "02",
         "I2C_SLAVE2_ADDRESS": "03",
         "I2C_SLAVE_ADDRESS": "00",
         "ID_WIDTH": "0",
         "INCREASE_ACQUISITION_TIME": "false",
         "INSERT_VIP": "0",
         "INTERFACE_SELECTION": "Enable_AXI",
         "MAX_BURST_LENGTH": "1",
         "NUM_READ_OUTSTANDING": "1",
         "NUM_READ_THREADS": "1",
         "NUM_WAVE": "1",
         "NUM_WAVE_TEMP": "1",
         "NUM_WAVE_VAUXP0": "1",
         "NUM_WAVE_VAUXP1": "1",
         "NUM_WAVE_VAUXP10": "1",
         "NUM_WAVE_VAUXP11": "1",
         "NUM_WAVE_VAUXP12": "1",
         "NUM_WAVE_VAUXP13": "1",
         "NUM_WAVE_VAUXP14": "1",
         "NUM_WAVE_VAUXP15": "1",
         "NUM_WAVE_VAUXP2": "1",
         "NUM_WAVE_VAUXP3": "1",
         "NUM_WAVE_VAUXP4": "1",
         "NUM_WAVE_VAUXP5": "1",
         "NUM_WAVE_VAUXP6": "1",
         "NUM_WAVE_VAUXP7": "1",
         "NUM_WAVE_VAUXP8": "1",
         "NUM_WAVE_VAUXP9": "1",
         "NUM_WAVE_VCCAUX": "1",
         "NUM_WAVE_VCCINT": "1",
         "NUM_WAVE_VCCPSAUX": "1",
         "NUM_WAVE_VCCPSINTFP": "1",
         "NUM_WAVE_VCCPSINTLP": "1",
         "NUM_WAVE_VP": "1",
         "NUM_WAVE_VUSER0": "1",
         "NUM_WAVE_VUSER1": "1",
         "NUM_WAVE_VUSER2": "1",
         "NUM_WAVE_VUSER3": "1",
         "NUM_WRITE_OUTSTANDING": "1",
         "NUM_WRITE_THREADS": "1",
         "OT_ALARM": "false",
         "PHASE": "0.0",
         "PMC_Mode": "Slave",
         "PROTOCOL": "AXI4LITE",
         "READ_WRITE_MODE": "READ_WRITE",
         "REFERENCE": "Internal",
         "RUSER_BITS_PER_BYTE": "0",
         "RUSER_WIDTH": "0",
         "SECONDARY_SEQUENCER_RATE": "1",
         "SELECT_USER_SUPPLY0": "VCCO",
         "SELECT_USER_SUPPLY0_LEVEL": "1.8",
         "SELECT_USER_SUPPLY0_SLAVE0_SSIT": "VCCO",
         "SELECT_USER_SUPPLY0_SLAVE0_SSIT_LEVEL": "1.8",
         "SELECT_USER_SUPPLY0_SLAVE1_SSIT": "VCCO",
         "SELECT_USER_SUPPLY0_SLAVE1_SSIT_LEVEL": "1.8",
         "SELECT_USER_SUPPLY0_SLAVE2_SSIT": "VCCO",
         "SELECT_USER_SUPPLY0_SLAVE2_SSIT_LEVEL": "1.8",
         "SELECT_USER_SUPPLY1": "VCCINT",
         "SELECT_USER_SUPPLY1_LEVEL": "0.9",
         "SELECT_USER_SUPPLY1_SLAVE0_SSIT": "VCCINT",
         "SELECT_USER_SUPPLY1_SLAVE0_SSIT_LEVEL": "0.9",
         "SELECT_USER_SUPPLY1_SLAVE1_SSIT": "VCCINT",
         "SELECT_USER_SUPPLY1_SLAVE1_SSIT_LEVEL": "0.9",
         "SELECT_USER_SUPPLY1_SLAVE2_SSIT": "VCCINT",
         "SELECT_USER_SUPPLY1_SLAVE2_SSIT_LEVEL": "0.9",
         "SELECT_USER_SUPPLY2": "VCCAUX",
         "SELECT_USER_SUPPLY2_LEVEL": "1.8",
         "SELECT_USER_SUPPLY2_SLAVE0_SSIT": "VCCAUX",
         "SELECT_USER_SUPPLY2_SLAVE0_SSIT_LEVEL": "1.8",
         "SELECT_USER_SUPPLY2_SLAVE1_SSIT": "VCCAUX",
         "SELECT_USER_SUPPLY2_SLAVE1_SSIT_LEVEL": "1.8",
         "SELECT_USER_SUPPLY2_SLAVE2_SSIT": "VCCAUX",
         "SELECT_USER_SUPPLY2_SLAVE2_SSIT_LEVEL": "1.8",
         "SELECT_USER_SUPPLY3": "VCCO",
         "SELECT_USER_SUPPLY3_LEVEL": "1.8",
         "SELECT_USER_SUPPLY3_SLAVE0_SSIT": "VCCO",
         "SELECT_USER_SUPPLY3_SLAVE0_SSIT_LEVEL": "1.8",
         "SELECT_USER_SUPPLY3_SLAVE1_SSIT": "VCCO",
         "SELECT_USER_SUPPLY3_SLAVE1_SSIT_LEVEL": "1.8",
         "SELECT_USER_SUPPLY3_SLAVE2_SSIT": "VCCO",
         "SELECT_USER_SUPPLY3_SLAVE2_SSIT_LEVEL": "1.8",
         "SENSOR_OFFSET_AND_GAIN_CALIBRATION": "true",
         "SENSOR_OFFSET_CALIBRATION": "false",
         "SEQUENCER_MODE": "Continuous",
         "SEQUENCE_MODE_VAUXP0_VAUXN0": "false",
         "SEQUENCE_MODE_VAUXP10_VAUXN10": "false",
         "SEQUENCE_MODE_VAUXP11_VAUXN11": "false",
         "SEQUENCE_MODE_VAUXP12_VAUXN12": "false",
         "SEQUENCE_MODE_VAUXP13_VAUXN13": "false",
         "SEQUENCE_MODE_VAUXP14_VAUXN14": "false",
         "SEQUENCE_MODE_VAUXP15_VAUXN15": "false",
         "SEQUENCE_MODE_VAUXP1_VAUXN1": "false",
         "SEQUENCE_MODE_VAUXP2_VAUXN2": "false",
         "SEQUENCE_MODE_VAUXP3_VAUXN3": "false",
         "SEQUENCE_MODE_VAUXP4_VAUXN4": "false",
         "SEQUENCE_MODE_VAUXP5_VAUXN5": "false",
         "SEQUENCE_MODE_VAUXP6_VAUXN6": "false",
         "SEQUENCE_MODE_VAUXP7_VAUXN7": "false",
         "SEQUENCE_MODE_VAUXP8_VAUXN8": "false",
         "SEQUENCE_MODE_VAUXP9_VAUXN9": "false",
         "SERIAL_INTERFACE": "None",
         "SIM_FILE_NAME": "design",
         "SIM_FILE_REL_PATH": "./",
         "SIM_FILE_SEL": "Default",
         "SINGLE_CHANNEL_ACQUISITION_TIME": "false",
         "SINGLE_CHANNEL_ENABLE_EXTERNAL": "true",
         "SINGLE_CHANNEL_ENABLE_SENSOR": "true",
         "SINGLE_CHANNEL_ENABLE_SLAVE0_SSIT": "true",
         "SINGLE_CHANNEL_ENABLE_SLAVE1_SSIT": "true",
         "SINGLE_CHANNEL_ENABLE_SLAVE2_SSIT": "true",
         "SINGLE_CHANNEL_ENABLE_VUSER": "true",
         "SINGLE_CHANNEL_SELECTION": "TEMPERATURE",
         "SINGLE_CHANNEL_SELECTION_EXTERNAL": "None",
         "SINGLE_CHANNEL_SELECTION_SENSOR": "TEMPERATURE",
         "SINGLE_CHANNEL_SELECTION_SLAVE0_SSIT": "TEMPERATURE_SLAVE0",
         "SINGLE_CHANNEL_SELECTION_SLAVE1_SSIT": "TEMPERATURE_SLAVE1",
         "SINGLE_CHANNEL_SELECTION_SLAVE2_SSIT": "TEMPERATURE_SLAVE2",
         "SINGLE_CHANNEL_SELECTION_VUSER": "None",
         "STIMULUS_FREQ": "0.1",
         "STIMULUS_FREQ_TEMP": "0.1",
         "STIMULUS_FREQ_VAUXP0": "0.1",
         "STIMULUS_FREQ_VAUXP1": "0.1",
         "STIMULUS_FREQ_VAUXP10": "0.1",
         "STIMULUS_FREQ_VAUXP11": "0.1",
         "STIMULUS_FREQ_VAUXP12": "0.1",
         "STIMULUS_FREQ_VAUXP13": "0.1",
         "STIMULUS_FREQ_VAUXP14": "0.1",
         "STIMULUS_FREQ_VAUXP15": "0.1",
         "STIMULUS_FREQ_VAUXP2": "0.1",
         "STIMULUS_FREQ_VAUXP3": "0.1",
         "STIMULUS_FREQ_VAUXP4": "0.1",
         "STIMULUS_FREQ_VAUXP5": "0.1",
         "STIMULUS_FREQ_VAUXP6": "0.1",
         "STIMULUS_FREQ_VAUXP7": "0.1",
         "STIMULUS_FREQ_VAUXP8": "0.1",
         "STIMULUS_FREQ_VAUXP9": "0.1",
         "STIMULUS_FREQ_VCCAUX": "0.1",
         "STIMULUS_FREQ_VCCINT": "0.1",
         "STIMULUS_FREQ_VCCPSAUX": "0.1",
         "STIMULUS_FREQ_VCCPSINTFP": "0.1",
         "STIMULUS_FREQ_VCCPSINTLP": "0.1",
         "STIMULUS_FREQ_VP": "0.1",
         "STIMULUS_FREQ_VUSER0": "0.1",
         "STIMULUS_FREQ_VUSER1": "0.1",
         "STIMULUS_FREQ_VUSER2": "0.1",
         "STIMULUS_FREQ_VUSER3": "0.1",
         "SUPPORTS_NARROW_BURST": "0",
         "SYSMONE1_STARUP_SELECTION": "channel_sequencer",
         "S_AXI_ADDR_WIDTH": "32",
         "S_AXI_DATA_WIDTH": "32",
         "TEMPERATURE_ALARM_OT_RESET": "70.0",
         "TEMPERATURE_ALARM_OT_TRIGGER": "125.0",
         "TEMPERATURE_ALARM_RESET": "60.0",
         "TEMPERATURE_ALARM_TRIGGER": "85.0",
         "TIMING_MODE": "Continuous",
         "UNDER_OT_ALARM": "false",
         "UNDER_TEMP_ALARM": "false",
         "USER_SUPPLY0_ALARM": "false",
         "USER_SUPPLY0_ALARM_LOWER": "1.79",
         "USER_SUPPLY0_ALARM_UPPER": "1.81",
         "USER_SUPPLY0_BANK": "44",
         "USER_SUPPLY0_SLAVE0_SSIT_ALARM": "false",
         "USER_SUPPLY0_SLAVE0_SSIT_ALARM_LOWER": "1.79",
         "USER_SUPPLY0_SLAVE0_SSIT_ALARM_UPPER": "1.81",
         "USER_SUPPLY0_SLAVE0_SSIT_BANK": "44",
         "USER_SUPPLY0_SLAVE1_SSIT_ALARM": "false",
         "USER_SUPPLY0_SLAVE1_SSIT_ALARM_LOWER": "1.79",
         "USER_SUPPLY0_SLAVE1_SSIT_ALARM_UPPER": "1.81",
         "USER_SUPPLY0_SLAVE1_SSIT_BANK": "44",
         "USER_SUPPLY0_SLAVE2_SSIT_ALARM": "false",
         "USER_SUPPLY0_SLAVE2_SSIT_ALARM_LOWER": "1.79",
         "USER_SUPPLY0_SLAVE2_SSIT_ALARM_UPPER": "1.81",
         "USER_SUPPLY0_SLAVE2_SSIT_BANK": "44",
         "USER_SUPPLY1_ALARM": "false",
         "USER_SUPPLY1_ALARM_LOWER": "0.89",
         "USER_SUPPLY1_ALARM_UPPER": "0.91",
         "USER_SUPPLY1_BANK": "44",
         "USER_SUPPLY1_SLAVE0_SSIT_ALARM": "false",
         "USER_SUPPLY1_SLAVE0_SSIT_ALARM_LOWER": "0.89",
         "USER_SUPPLY1_SLAVE0_SSIT_ALARM_UPPER": "0.91",
         "USER_SUPPLY1_SLAVE0_SSIT_BANK": "44",
         "USER_SUPPLY1_SLAVE1_SSIT_ALARM": "false",
         "USER_SUPPLY1_SLAVE1_SSIT_ALARM_LOWER": "0.89",
         "USER_SUPPLY1_SLAVE1_SSIT_ALARM_UPPER": "0.91",
         "USER_SUPPLY1_SLAVE1_SSIT_BANK": "44",
         "USER_SUPPLY1_SLAVE2_SSIT_ALARM": "false",
         "USER_SUPPLY1_SLAVE2_SSIT_ALARM_LOWER": "0.89",
         "USER_SUPPLY1_SLAVE2_SSIT_ALARM_UPPER": "0.91",
         "USER_SUPPLY1_SLAVE2_SSIT_BANK": "44",
         "USER_SUPPLY2_ALARM": "false",
         "USER_SUPPLY2_ALARM_LOWER": "1.79",
         "USER_SUPPLY2_ALARM_UPPER": "1.81",
         "USER_SUPPLY2_BANK": "44",
         "USER_SUPPLY2_SLAVE0_SSIT_ALARM": "false",
         "USER_SUPPLY2_SLAVE0_SSIT_ALARM_LOWER": "1.79",
         "USER_SUPPLY2_SLAVE0_SSIT_ALARM_UPPER": "1.81",
         "USER_SUPPLY2_SLAVE0_SSIT_BANK": "44",
         "USER_SUPPLY2_SLAVE1_SSIT_ALARM": "false",
         "USER_SUPPLY2_SLAVE1_SSIT_ALARM_LOWER": "1.79",
         "USER_SUPPLY2_SLAVE1_SSIT_ALARM_UPPER": "1.81",
         "USER_SUPPLY2_SLAVE1_SSIT_BANK": "44",
         "USER_SUPPLY2_SLAVE2_SSIT_ALARM": "false",
         "USER_SUPPLY2_SLAVE2_SSIT_ALARM_LOWER": "1.79",
         "USER_SUPPLY2_SLAVE2_SSIT_ALARM_UPPER": "1.81",
         "USER_SUPPLY2_SLAVE2_SSIT_BANK": "44",
         "USER_SUPPLY3_ALARM": "false",
         "USER_SUPPLY3_ALARM_LOWER": "1.79",
         "USER_SUPPLY3_ALARM_UPPER": "1.81",
         "USER_SUPPLY3_BANK": "65",
         "USER_SUPPLY3_SLAVE0_SSIT_ALARM": "false",
         "USER_SUPPLY3_SLAVE0_SSIT_ALARM_LOWER": "1.79",
         "USER_SUPPLY3_SLAVE0_SSIT_ALARM_UPPER": "1.81",
         "USER_SUPPLY3_SLAVE0_SSIT_BANK": "65",
         "USER_SUPPLY3_SLAVE1_SSIT_ALARM": "false",
         "USER_SUPPLY3_SLAVE1_SSIT_ALARM_LOWER": "1.79",
         "USER_SUPPLY3_SLAVE1_SSIT_ALARM_UPPER": "1.81",
         "USER_SUPPLY3_SLAVE1_SSIT_BANK": "65",
         "USER_SUPPLY3_SLAVE2_SSIT_ALARM": "false",
         "USER_SUPPLY3_SLAVE2_SSIT_ALARM_LOWER": "1.79",
         "USER_SUPPLY3_SLAVE2_SSIT_ALARM_UPPER": "1.81",
         "USER_SUPPLY3_SLAVE2_SSIT_BANK": "65",
         "USER_TEMP_ALARM": "false",
         "USE_BOARD_FLOW": "false",
         "VAUX0_BOARD_INTERFACE": "Custom",
         "VAUX10_BOARD_INTERFACE": "Custom",
         "VAUX11_BOARD_INTERFACE": "Custom",
         "VAUX12_BOARD_INTERFACE": "Custom",
         "VAUX13_BOARD_INTERFACE": "Custom",
         "VAUX14_BOARD_INTERFACE": "Custom",
         "VAUX15_BOARD_INTERFACE": "Custom",
         "VAUX1_BOARD_INTERFACE": "Custom",
         "VAUX2_BOARD_INTERFACE": "Custom",
         "VAUX3_BOARD_INTERFACE": "Custom",
         "VAUX4_BOARD_INTERFACE": "Custom",
         "VAUX5_BOARD_INTERFACE": "Custom",
         "VAUX6_BOARD_INTERFACE": "Custom",
         "VAUX7_BOARD_INTERFACE": "Custom",
         "VAUX8_BOARD_INTERFACE": "Custom",
         "VAUX9_BOARD_INTERFACE": "Custom",
         "VAUXN0_LOC": "D30",
         "VAUXN10_LOC": "AH15",
         "VAUXN11_LOC": "AJ15",
         "VAUXN12_LOC": "AR14",
         "VAUXN13_LOC": "AR13",
         "VAUXN14_LOC": "AT15",
         "VAUXN15_LOC": "AV13",
         "VAUXN1_LOC": "E31",
         "VAUXN2_LOC": "AF16",
         "VAUXN3_LOC": "AH17",
         "VAUXN4_LOC": "AN16",
         "VAUXN5_LOC": "AR16",
         "VAUXN6_LOC": "AU14",
         "VAUXN7_LOC": "AW16",
         "VAUXN8_LOC": "C28",
         "VAUXN9_LOC": "A30",
         "VAUXP0_LOC": "D29",
         "VAUXP10_LOC": "AH16",
         "VAUXP11_LOC": "AJ16",
         "VAUXP12_LOC": "AP14",
         "VAUXP13_LOC": "AP13",
         "VAUXP14_LOC": "AT16",
         "VAUXP15_LOC": "AU13",
         "VAUXP1_LOC": "E30",
         "VAUXP2_LOC": "AF17",
         "VAUXP3_LOC": "AG17",
         "VAUXP4_LOC": "AN17",
         "VAUXP5_LOC": "AP16",
         "VAUXP6_LOC": "AU15",
         "VAUXP7_LOC": "AV16",
         "VAUXP8_LOC": "D28",
         "VAUXP9_LOC": "B30",
         "VBRAM_ALARM_LOWER": "0.86",
         "VBRAM_ALARM_UPPER": "0.92",
         "VCCAUX_ALARM": "false",
         "VCCAUX_ALARM_LOWER": "1.75",
         "VCCAUX_ALARM_UPPER": "1.89",
         "VCCDDRO_ALARM_LOWER": "1.2",
         "VCCDDRO_ALARM_UPPER": "1.25",
         "VCCDDRO_VOLT": "1_2",
         "VCCINT_ALARM": "false",
         "VCCINT_ALARM_LOWER": "0.86",
         "VCCINT_ALARM_UPPER": "0.92",
         "VCCPAUX_ALARM_LOWER": "1.71",
         "VCCPAUX_ALARM_UPPER": "1.8",
         "VCCPINT_ALARM_LOWER": "0.95",
         "VCCPINT_ALARM_UPPER": "1.00",
         "VCCPSAUX_ALARM": "false",
         "VCCPSAUX_ALARM_LOWER": "1.71",
         "VCCPSAUX_ALARM_UPPER": "1.81",
         "VCCPSINTFP_ALARM": "false",
         "VCCPSINTFP_ALARM_LOWER": "0.81",
         "VCCPSINTFP_ALARM_UPPER": "0.86",
         "VCCPSINTLP_ALARM": "false",
         "VCCPSINTLP_ALARM_LOWER": "0.81",
         "VCCPSINTLP_ALARM_UPPER": "0.86",
         "WAVEFORM_TYPE": "CONSTANT",
         "WAVEFORM_TYPE_TEMP": "CONSTANT",
         "WAVEFORM_TYPE_VAUXP0": "CONSTANT",
         "WAVEFORM_TYPE_VAUXP1": "CONSTANT",
         "WAVEFORM_TYPE_VAUXP10": "CONSTANT",
         "WAVEFORM_TYPE_VAUXP11": "CONSTANT",
         "WAVEFORM_TYPE_VAUXP12": "CONSTANT",
         "WAVEFORM_TYPE_VAUXP13": "CONSTANT",
         "WAVEFORM_TYPE_VAUXP14": "CONSTANT",
         "WAVEFORM_TYPE_VAUXP15": "CONSTANT",
         "WAVEFORM_TYPE_VAUXP2": "CONSTANT",
         "WAVEFORM_TYPE_VAUXP3": "CONSTANT",
         "WAVEFORM_TYPE_VAUXP4": "CONSTANT",
         "WAVEFORM_TYPE_VAUXP5": "CONSTANT",
         "WAVEFORM_TYPE_VAUXP6": "CONSTANT",
         "WAVEFORM_TYPE_VAUXP7": "CONSTANT",
         "WAVEFORM_TYPE_VAUXP8": "CONSTANT",
         "WAVEFORM_TYPE_VAUXP9": "CONSTANT",
         "WAVEFORM_TYPE_VCCAUX": "CONSTANT",
         "WAVEFORM_TYPE_VCCINT": "CONSTANT",
         "WAVEFORM_TYPE_VCCPSAUX": "CONSTANT",
         "WAVEFORM_TYPE_VCCPSINTFP": "CONSTANT",
         "WAVEFORM_TYPE_VCCPSINTLP": "CONSTANT",
         "WAVEFORM_TYPE_VP": "CONSTANT",
         "WAVEFORM_TYPE_VUSER0": "CONSTANT",
         "WAVEFORM_TYPE_VUSER1": "CONSTANT",
         "WAVEFORM_TYPE_VUSER2": "CONSTANT",
         "WAVEFORM_TYPE_VUSER3": "CONSTANT",
         "WUSER_BITS_PER_BYTE": "0",
         "WUSER_WIDTH": "0",
         "c_component_name": "mts_system_management_wiz_0_0"
        },
        "phys_addr": 2147745792,
        "registers": {},
        "state": null,
        "type": "xilinx.com:ip:system_management_wiz:1.3"
       },
       "usp_rf_data_converter_1": {
        "addr_range": 262144,
        "bdtype": null,
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xffff6fc07ca0>",
        "driver": "<class 'xrfdc.RFdc'>",
        "fullpath": "usp_rf_data_converter_1",
        "gpio": {},
        "interrupts": {},
        "mem_id": "s_axi",
        "memtype": "REGISTER",
        "parameters": {
         "ADC0_Band": "0",
         "ADC0_Clock_Dist": "0",
         "ADC0_Clock_Source": "2",
         "ADC0_Clock_Source_MX": "0",
         "ADC0_Enable": "1",
         "ADC0_Fabric_Freq": "100.000",
         "ADC0_Link_Coupling": "0",
         "ADC0_Multi_Tile_Sync": "true",
         "ADC0_OBS_Fabric_Freq": "0.0",
         "ADC0_Outclk_Freq": "250.000",
         "ADC0_PLL_Enable": "false",
         "ADC0_Refclk_Div": "1",
         "ADC0_Refclk_Freq": "4000.000",
         "ADC0_Sampling_Rate": "4",
         "ADC1_Band": "0",
         "ADC1_Clock_Dist": "0",
         "ADC1_Clock_Source": "2",
         "ADC1_Clock_Source_MX": "1",
         "ADC1_Enable": "1",
         "ADC1_Fabric_Freq": "100.000",
         "ADC1_Link_Coupling": "0",
         "ADC1_Multi_Tile_Sync": "true",
         "ADC1_OBS_Fabric_Freq": "0.0",
         "ADC1_Outclk_Freq": "250.000",
         "ADC1_PLL_Enable": "false",
         "ADC1_Refclk_Div": "1",
         "ADC1_Refclk_Freq": "4000.000",
         "ADC1_Sampling_Rate": "4",
         "ADC224_En": "false",
         "ADC225_En": "false",
         "ADC226_En": "false",
         "ADC227_En": "false",
         "ADC2_Band": "0",
         "ADC2_Clock_Dist": "2",
         "ADC2_Clock_Source": "2",
         "ADC2_Clock_Source_MX": "2",
         "ADC2_Enable": "1",
         "ADC2_Fabric_Freq": "100.000",
         "ADC2_Link_Coupling": "0",
         "ADC2_Multi_Tile_Sync": "true",
         "ADC2_OBS_Fabric_Freq": "0.0",
         "ADC2_Outclk_Freq": "250.000",
         "ADC2_PLL_Enable": "true",
         "ADC2_Refclk_Div": "1",
         "ADC2_Refclk_Freq": "500.000",
         "ADC2_Sampling_Rate": "4",
         "ADC3_Band": "0",
         "ADC3_Clock_Dist": "0",
         "ADC3_Clock_Source": "2",
         "ADC3_Clock_Source_MX": "3",
         "ADC3_Enable": "1",
         "ADC3_Fabric_Freq": "100.000",
         "ADC3_Link_Coupling": "0",
         "ADC3_Multi_Tile_Sync": "true",
         "ADC3_OBS_Fabric_Freq": "0.0",
         "ADC3_Outclk_Freq": "250.000",
         "ADC3_PLL_Enable": "false",
         "ADC3_Refclk_Div": "1",
         "ADC3_Refclk_Freq": "4000.000",
         "ADC3_Sampling_Rate": "4",
         "ADC_Bypass_BG_Cal00": "false",
         "ADC_Bypass_BG_Cal01": "false",
         "ADC_Bypass_BG_Cal02": "false",
         "ADC_Bypass_BG_Cal03": "false",
         "ADC_Bypass_BG_Cal10": "false",
         "ADC_Bypass_BG_Cal11": "false",
         "ADC_Bypass_BG_Cal12": "false",
         "ADC_Bypass_BG_Cal13": "false",
         "ADC_Bypass_BG_Cal20": "false",
         "ADC_Bypass_BG_Cal21": "false",
         "ADC_Bypass_BG_Cal22": "false",
         "ADC_Bypass_BG_Cal23": "false",
         "ADC_Bypass_BG_Cal30": "false",
         "ADC_Bypass_BG_Cal31": "false",
         "ADC_Bypass_BG_Cal32": "false",
         "ADC_Bypass_BG_Cal33": "false",
         "ADC_CalOpt_Mode00": "1",
         "ADC_CalOpt_Mode01": "1",
         "ADC_CalOpt_Mode02": "1",
         "ADC_CalOpt_Mode03": "1",
         "ADC_CalOpt_Mode10": "1",
         "ADC_CalOpt_Mode11": "1",
         "ADC_CalOpt_Mode12": "1",
         "ADC_CalOpt_Mode13": "1",
         "ADC_CalOpt_Mode20": "1",
         "ADC_CalOpt_Mode21": "1",
         "ADC_CalOpt_Mode22": "1",
         "ADC_CalOpt_Mode23": "1",
         "ADC_CalOpt_Mode30": "1",
         "ADC_CalOpt_Mode31": "1",
         "ADC_CalOpt_Mode32": "1",
         "ADC_CalOpt_Mode33": "1",
         "ADC_Coarse_Mixer_Freq00": "0",
         "ADC_Coarse_Mixer_Freq01": "0",
         "ADC_Coarse_Mixer_Freq02": "0",
         "ADC_Coarse_Mixer_Freq03": "0",
         "ADC_Coarse_Mixer_Freq10": "0",
         "ADC_Coarse_Mixer_Freq11": "0",
         "ADC_Coarse_Mixer_Freq12": "0",
         "ADC_Coarse_Mixer_Freq13": "0",
         "ADC_Coarse_Mixer_Freq20": "0",
         "ADC_Coarse_Mixer_Freq21": "0",
         "ADC_Coarse_Mixer_Freq22": "0",
         "ADC_Coarse_Mixer_Freq23": "0",
         "ADC_Coarse_Mixer_Freq30": "0",
         "ADC_Coarse_Mixer_Freq31": "0",
         "ADC_Coarse_Mixer_Freq32": "0",
         "ADC_Coarse_Mixer_Freq33": "0",
         "ADC_DSA_RTS": "false",
         "ADC_Data_Type00": "1",
         "ADC_Data_Type01": "1",
         "ADC_Data_Type02": "1",
         "ADC_Data_Type03": "1",
         "ADC_Data_Type10": "1",
         "ADC_Data_Type11": "1",
         "ADC_Data_Type12": "0",
         "ADC_Data_Type13": "0",
         "ADC_Data_Type20": "1",
         "ADC_Data_Type21": "1",
         "ADC_Data_Type22": "1",
         "ADC_Data_Type23": "1",
         "ADC_Data_Type30": "1",
         "ADC_Data_Type31": "1",
         "ADC_Data_Type32": "0",
         "ADC_Data_Type33": "0",
         "ADC_Data_Width00": "1",
         "ADC_Data_Width01": "1",
         "ADC_Data_Width02": "1",
         "ADC_Data_Width03": "1",
         "ADC_Data_Width10": "1",
         "ADC_Data_Width11": "1",
         "ADC_Data_Width12": "9",
         "ADC_Data_Width13": "9",
         "ADC_Data_Width20": "1",
         "ADC_Data_Width21": "1",
         "ADC_Data_Width22": "1",
         "ADC_Data_Width23": "1",
         "ADC_Data_Width30": "1",
         "ADC_Data_Width31": "1",
         "ADC_Data_Width32": "9",
         "ADC_Data_Width33": "9",
         "ADC_Debug": "false",
         "ADC_Decimation_Mode00": "40",
         "ADC_Decimation_Mode01": "40",
         "ADC_Decimation_Mode02": "40",
         "ADC_Decimation_Mode03": "40",
         "ADC_Decimation_Mode10": "40",
         "ADC_Decimation_Mode11": "40",
         "ADC_Decimation_Mode12": "0",
         "ADC_Decimation_Mode13": "0",
         "ADC_Decimation_Mode20": "40",
         "ADC_Decimation_Mode21": "40",
         "ADC_Decimation_Mode22": "40",
         "ADC_Decimation_Mode23": "40",
         "ADC_Decimation_Mode30": "40",
         "ADC_Decimation_Mode31": "40",
         "ADC_Decimation_Mode32": "0",
         "ADC_Decimation_Mode33": "0",
         "ADC_Dither00": "true",
         "ADC_Dither01": "true",
         "ADC_Dither02": "true",
         "ADC_Dither03": "true",
         "ADC_Dither10": "true",
         "ADC_Dither11": "true",
         "ADC_Dither12": "true",
         "ADC_Dither13": "true",
         "ADC_Dither20": "true",
         "ADC_Dither21": "true",
         "ADC_Dither22": "true",
         "ADC_Dither23": "true",
         "ADC_Dither30": "true",
         "ADC_Dither31": "true",
         "ADC_Dither32": "true",
         "ADC_Dither33": "true",
         "ADC_MTS_Variable_Fabric_Width": "false",
         "ADC_Mixer_Mode00": "0",
         "ADC_Mixer_Mode01": "0",
         "ADC_Mixer_Mode02": "0",
         "ADC_Mixer_Mode03": "0",
         "ADC_Mixer_Mode10": "0",
         "ADC_Mixer_Mode11": "0",
         "ADC_Mixer_Mode12": "2",
         "ADC_Mixer_Mode13": "2",
         "ADC_Mixer_Mode20": "0",
         "ADC_Mixer_Mode21": "0",
         "ADC_Mixer_Mode22": "0",
         "ADC_Mixer_Mode23": "0",
         "ADC_Mixer_Mode30": "0",
         "ADC_Mixer_Mode31": "0",
         "ADC_Mixer_Mode32": "2",
         "ADC_Mixer_Mode33": "2",
         "ADC_Mixer_Type00": "2",
         "ADC_Mixer_Type01": "2",
         "ADC_Mixer_Type02": "2",
         "ADC_Mixer_Type03": "2",
         "ADC_Mixer_Type10": "2",
         "ADC_Mixer_Type11": "2",
         "ADC_Mixer_Type12": "3",
         "ADC_Mixer_Type13": "3",
         "ADC_Mixer_Type20": "2",
         "ADC_Mixer_Type21": "2",
         "ADC_Mixer_Type22": "2",
         "ADC_Mixer_Type23": "2",
         "ADC_Mixer_Type30": "2",
         "ADC_Mixer_Type31": "2",
         "ADC_Mixer_Type32": "3",
         "ADC_Mixer_Type33": "3",
         "ADC_NCO_Freq00": "4.97",
         "ADC_NCO_Freq01": "4.97",
         "ADC_NCO_Freq02": "4.97",
         "ADC_NCO_Freq03": "4.97",
         "ADC_NCO_Freq10": "4.97",
         "ADC_NCO_Freq11": "4.97",
         "ADC_NCO_Freq12": "0.0",
         "ADC_NCO_Freq13": "0.0",
         "ADC_NCO_Freq20": "4.97",
         "ADC_NCO_Freq21": "4.97",
         "ADC_NCO_Freq22": "4.97",
         "ADC_NCO_Freq23": "4.97",
         "ADC_NCO_Freq30": "4.97",
         "ADC_NCO_Freq31": "4.97",
         "ADC_NCO_Freq32": "0.0",
         "ADC_NCO_Freq33": "0.0",
         "ADC_NCO_Phase00": "0",
         "ADC_NCO_Phase01": "0",
         "ADC_NCO_Phase02": "0",
         "ADC_NCO_Phase03": "0",
         "ADC_NCO_Phase10": "0",
         "ADC_NCO_Phase11": "0",
         "ADC_NCO_Phase12": "0",
         "ADC_NCO_Phase13": "0",
         "ADC_NCO_Phase20": "0",
         "ADC_NCO_Phase21": "0",
         "ADC_NCO_Phase22": "0",
         "ADC_NCO_Phase23": "0",
         "ADC_NCO_Phase30": "0",
         "ADC_NCO_Phase31": "0",
         "ADC_NCO_Phase32": "0",
         "ADC_NCO_Phase33": "0",
         "ADC_NCO_RTS": "false",
         "ADC_Neg_Quadrature00": "false",
         "ADC_Neg_Quadrature01": "false",
         "ADC_Neg_Quadrature02": "false",
         "ADC_Neg_Quadrature03": "false",
         "ADC_Neg_Quadrature10": "false",
         "ADC_Neg_Quadrature11": "false",
         "ADC_Neg_Quadrature12": "false",
         "ADC_Neg_Quadrature13": "false",
         "ADC_Neg_Quadrature20": "false",
         "ADC_Neg_Quadrature21": "false",
         "ADC_Neg_Quadrature22": "false",
         "ADC_Neg_Quadrature23": "false",
         "ADC_Neg_Quadrature30": "false",
         "ADC_Neg_Quadrature31": "false",
         "ADC_Neg_Quadrature32": "false",
         "ADC_Neg_Quadrature33": "false",
         "ADC_Nyquist00": "0",
         "ADC_Nyquist01": "0",
         "ADC_Nyquist02": "0",
         "ADC_Nyquist03": "0",
         "ADC_Nyquist10": "0",
         "ADC_Nyquist11": "0",
         "ADC_Nyquist12": "0",
         "ADC_Nyquist13": "0",
         "ADC_Nyquist20": "0",
         "ADC_Nyquist21": "0",
         "ADC_Nyquist22": "0",
         "ADC_Nyquist23": "0",
         "ADC_Nyquist30": "0",
         "ADC_Nyquist31": "0",
         "ADC_Nyquist32": "0",
         "ADC_Nyquist33": "0",
         "ADC_OBS00": "false",
         "ADC_OBS01": "false",
         "ADC_OBS02": "false",
         "ADC_OBS03": "false",
         "ADC_OBS10": "false",
         "ADC_OBS11": "false",
         "ADC_OBS12": "false",
         "ADC_OBS13": "false",
         "ADC_OBS20": "false",
         "ADC_OBS21": "false",
         "ADC_OBS22": "false",
         "ADC_OBS23": "false",
         "ADC_OBS30": "false",
         "ADC_OBS31": "false",
         "ADC_OBS32": "false",
         "ADC_OBS33": "false",
         "ADC_OBS_Data_Width00": "8",
         "ADC_OBS_Data_Width01": "8",
         "ADC_OBS_Data_Width02": "8",
         "ADC_OBS_Data_Width03": "8",
         "ADC_OBS_Data_Width10": "8",
         "ADC_OBS_Data_Width11": "8",
         "ADC_OBS_Data_Width12": "8",
         "ADC_OBS_Data_Width13": "8",
         "ADC_OBS_Data_Width20": "8",
         "ADC_OBS_Data_Width21": "8",
         "ADC_OBS_Data_Width22": "8",
         "ADC_OBS_Data_Width23": "8",
         "ADC_OBS_Data_Width30": "8",
         "ADC_OBS_Data_Width31": "8",
         "ADC_OBS_Data_Width32": "8",
         "ADC_OBS_Data_Width33": "8",
         "ADC_OBS_Decimation_Mode00": "1",
         "ADC_OBS_Decimation_Mode01": "1",
         "ADC_OBS_Decimation_Mode02": "0",
         "ADC_OBS_Decimation_Mode03": "0",
         "ADC_OBS_Decimation_Mode10": "1",
         "ADC_OBS_Decimation_Mode11": "1",
         "ADC_OBS_Decimation_Mode12": "1",
         "ADC_OBS_Decimation_Mode13": "1",
         "ADC_OBS_Decimation_Mode20": "1",
         "ADC_OBS_Decimation_Mode21": "1",
         "ADC_OBS_Decimation_Mode22": "1",
         "ADC_OBS_Decimation_Mode23": "1",
         "ADC_OBS_Decimation_Mode30": "1",
         "ADC_OBS_Decimation_Mode31": "1",
         "ADC_OBS_Decimation_Mode32": "1",
         "ADC_OBS_Decimation_Mode33": "1",
         "ADC_RESERVED_1_00": "false",
         "ADC_RESERVED_1_01": "false",
         "ADC_RESERVED_1_02": "false",
         "ADC_RESERVED_1_03": "false",
         "ADC_RESERVED_1_10": "false",
         "ADC_RESERVED_1_11": "false",
         "ADC_RESERVED_1_12": "false",
         "ADC_RESERVED_1_13": "false",
         "ADC_RESERVED_1_20": "false",
         "ADC_RESERVED_1_21": "false",
         "ADC_RESERVED_1_22": "false",
         "ADC_RESERVED_1_23": "false",
         "ADC_RESERVED_1_30": "false",
         "ADC_RESERVED_1_31": "false",
         "ADC_RESERVED_1_32": "false",
         "ADC_RESERVED_1_33": "false",
         "ADC_RTS": "false",
         "ADC_Slice00_Enable": "true",
         "ADC_Slice01_Enable": "true",
         "ADC_Slice02_Enable": "true",
         "ADC_Slice03_Enable": "true",
         "ADC_Slice10_Enable": "true",
         "ADC_Slice11_Enable": "true",
         "ADC_Slice12_Enable": "false",
         "ADC_Slice13_Enable": "false",
         "ADC_Slice20_Enable": "true",
         "ADC_Slice21_Enable": "true",
         "ADC_Slice22_Enable": "true",
         "ADC_Slice23_Enable": "true",
         "ADC_Slice30_Enable": "true",
         "ADC_Slice31_Enable": "true",
         "ADC_Slice32_Enable": "false",
         "ADC_Slice33_Enable": "false",
         "ADC_TDD_RTS00": "0",
         "ADC_TDD_RTS01": "0",
         "ADC_TDD_RTS02": "0",
         "ADC_TDD_RTS03": "0",
         "ADC_TDD_RTS10": "0",
         "ADC_TDD_RTS11": "0",
         "ADC_TDD_RTS12": "0",
         "ADC_TDD_RTS13": "0",
         "ADC_TDD_RTS20": "0",
         "ADC_TDD_RTS21": "0",
         "ADC_TDD_RTS22": "0",
         "ADC_TDD_RTS23": "0",
         "ADC_TDD_RTS30": "0",
         "ADC_TDD_RTS31": "0",
         "ADC_TDD_RTS32": "0",
         "ADC_TDD_RTS33": "0",
         "ADDR_WIDTH": "18",
         "AMS_Factory_Var": "0",
         "ARUSER_WIDTH": "0",
         "AWUSER_WIDTH": "0",
         "Analog_Detection": "1",
         "Auto_Calibration_Freeze": "false",
         "Axiclk_Freq": "100.0",
         "BUSER_WIDTH": "0",
         "CAN_DEBUG": "false",
         "CLK_DOMAIN": "mts_zynq_ultra_ps_e_0_0_pl_clk0",
         "C_ADC00_Dig_Port": "1",
         "C_ADC01_Dig_Port": "1",
         "C_ADC02_Dig_Port": "1",
         "C_ADC03_Dig_Port": "1",
         "C_ADC0_Band": "0",
         "C_ADC0_Clock_Dist": "0",
         "C_ADC0_Clock_Source": "2",
         "C_ADC0_Clock_Source_MX": "0",
         "C_ADC0_Decimation": "40",
         "C_ADC0_Enable": "1",
         "C_ADC0_FBDIV": "10",
         "C_ADC0_Fabric_Freq": "100.000",
         "C_ADC0_Fs_Max": "5.000",
         "C_ADC0_Link_Coupling": "0",
         "C_ADC0_Multi_Tile_Sync": "true",
         "C_ADC0_OBS_Fabric_Freq": "0.0",
         "C_ADC0_OutDiv": "1",
         "C_ADC0_Outclk_Freq": "250.000",
         "C_ADC0_PLL_Enable": "false",
         "C_ADC0_Refclk_Div": "1",
         "C_ADC0_Refclk_Freq": "4000.000",
         "C_ADC0_Sampling_Rate": "4",
         "C_ADC0_Slices": "2",
         "C_ADC0_Vco": "8500.0",
         "C_ADC10_Dig_Port": "1",
         "C_ADC11_Dig_Port": "1",
         "C_ADC12_Dig_Port": "0",
         "C_ADC13_Dig_Port": "0",
         "C_ADC1_Band": "0",
         "C_ADC1_Clock_Dist": "0",
         "C_ADC1_Clock_Source": "2",
         "C_ADC1_Clock_Source_MX": "1",
         "C_ADC1_Decimation": "40",
         "C_ADC1_Enable": "1",
         "C_ADC1_FBDIV": "10",
         "C_ADC1_Fabric_Freq": "100.000",
         "C_ADC1_Fs_Max": "5.000",
         "C_ADC1_Link_Coupling": "0",
         "C_ADC1_Multi_Tile_Sync": "true",
         "C_ADC1_OBS_Fabric_Freq": "0.0",
         "C_ADC1_OutDiv": "1",
         "C_ADC1_Outclk_Freq": "250.000",
         "C_ADC1_PLL_Enable": "false",
         "C_ADC1_Refclk_Div": "1",
         "C_ADC1_Refclk_Freq": "4000.000",
         "C_ADC1_Sampling_Rate": "4",
         "C_ADC1_Slices": "2",
         "C_ADC1_Vco": "8500.0",
         "C_ADC20_Dig_Port": "1",
         "C_ADC21_Dig_Port": "1",
         "C_ADC22_Dig_Port": "1",
         "C_ADC23_Dig_Port": "1",
         "C_ADC2_Band": "0",
         "C_ADC2_Clock_Dist": "2",
         "C_ADC2_Clock_Source": "2",
         "C_ADC2_Clock_Source_MX": "2",
         "C_ADC2_Decimation": "40",
         "C_ADC2_Enable": "1",
         "C_ADC2_FBDIV": "24",
         "C_ADC2_Fabric_Freq": "100.000",
         "C_ADC2_Fs_Max": "5.000",
         "C_ADC2_Link_Coupling": "0",
         "C_ADC2_Multi_Tile_Sync": "true",
         "C_ADC2_OBS_Fabric_Freq": "0.0",
         "C_ADC2_OutDiv": "3",
         "C_ADC2_Outclk_Freq": "250.000",
         "C_ADC2_PLL_Enable": "true",
         "C_ADC2_Refclk_Div": "1",
         "C_ADC2_Refclk_Freq": "500.000",
         "C_ADC2_Sampling_Rate": "4",
         "C_ADC2_Slices": "2",
         "C_ADC2_Vco": "12000",
         "C_ADC30_Dig_Port": "1",
         "C_ADC31_Dig_Port": "1",
         "C_ADC32_Dig_Port": "0",
         "C_ADC33_Dig_Port": "0",
         "C_ADC3_Band": "0",
         "C_ADC3_Clock_Dist": "0",
         "C_ADC3_Clock_Source": "2",
         "C_ADC3_Clock_Source_MX": "3",
         "C_ADC3_Decimation": "40",
         "C_ADC3_Enable": "1",
         "C_ADC3_FBDIV": "10",
         "C_ADC3_Fabric_Freq": "100.000",
         "C_ADC3_Fs_Max": "5.000",
         "C_ADC3_Link_Coupling": "0",
         "C_ADC3_Multi_Tile_Sync": "true",
         "C_ADC3_OBS_Fabric_Freq": "0.0",
         "C_ADC3_OutDiv": "1",
         "C_ADC3_Outclk_Freq": "250.000",
         "C_ADC3_PLL_Enable": "false",
         "C_ADC3_Refclk_Div": "1",
         "C_ADC3_Refclk_Freq": "4000.000",
         "C_ADC3_Sampling_Rate": "4",
         "C_ADC3_Slices": "2",
         "C_ADC3_Vco": "8500.0",
         "C_ADC_Bypass_BG_Cal00": "false",
         "C_ADC_Bypass_BG_Cal01": "false",
         "C_ADC_Bypass_BG_Cal02": "false",
         "C_ADC_Bypass_BG_Cal03": "false",
         "C_ADC_Bypass_BG_Cal10": "false",
         "C_ADC_Bypass_BG_Cal11": "false",
         "C_ADC_Bypass_BG_Cal12": "false",
         "C_ADC_Bypass_BG_Cal13": "false",
         "C_ADC_Bypass_BG_Cal20": "false",
         "C_ADC_Bypass_BG_Cal21": "false",
         "C_ADC_Bypass_BG_Cal22": "false",
         "C_ADC_Bypass_BG_Cal23": "false",
         "C_ADC_Bypass_BG_Cal30": "false",
         "C_ADC_Bypass_BG_Cal31": "false",
         "C_ADC_Bypass_BG_Cal32": "false",
         "C_ADC_Bypass_BG_Cal33": "false",
         "C_ADC_CalOpt_Mode00": "1",
         "C_ADC_CalOpt_Mode01": "1",
         "C_ADC_CalOpt_Mode02": "1",
         "C_ADC_CalOpt_Mode03": "1",
         "C_ADC_CalOpt_Mode10": "1",
         "C_ADC_CalOpt_Mode11": "1",
         "C_ADC_CalOpt_Mode12": "1",
         "C_ADC_CalOpt_Mode13": "1",
         "C_ADC_CalOpt_Mode20": "1",
         "C_ADC_CalOpt_Mode21": "1",
         "C_ADC_CalOpt_Mode22": "1",
         "C_ADC_CalOpt_Mode23": "1",
         "C_ADC_CalOpt_Mode30": "1",
         "C_ADC_CalOpt_Mode31": "1",
         "C_ADC_CalOpt_Mode32": "1",
         "C_ADC_CalOpt_Mode33": "1",
         "C_ADC_Coarse_Mixer_Freq00": "0",
         "C_ADC_Coarse_Mixer_Freq01": "0",
         "C_ADC_Coarse_Mixer_Freq02": "0",
         "C_ADC_Coarse_Mixer_Freq03": "0",
         "C_ADC_Coarse_Mixer_Freq10": "0",
         "C_ADC_Coarse_Mixer_Freq11": "0",
         "C_ADC_Coarse_Mixer_Freq12": "0",
         "C_ADC_Coarse_Mixer_Freq13": "0",
         "C_ADC_Coarse_Mixer_Freq20": "0",
         "C_ADC_Coarse_Mixer_Freq21": "0",
         "C_ADC_Coarse_Mixer_Freq22": "0",
         "C_ADC_Coarse_Mixer_Freq23": "0",
         "C_ADC_Coarse_Mixer_Freq30": "0",
         "C_ADC_Coarse_Mixer_Freq31": "0",
         "C_ADC_Coarse_Mixer_Freq32": "0",
         "C_ADC_Coarse_Mixer_Freq33": "0",
         "C_ADC_DSA_RTS": "false",
         "C_ADC_Data_Type00": "1",
         "C_ADC_Data_Type01": "1",
         "C_ADC_Data_Type02": "1",
         "C_ADC_Data_Type03": "1",
         "C_ADC_Data_Type10": "1",
         "C_ADC_Data_Type11": "1",
         "C_ADC_Data_Type12": "0",
         "C_ADC_Data_Type13": "0",
         "C_ADC_Data_Type20": "1",
         "C_ADC_Data_Type21": "1",
         "C_ADC_Data_Type22": "1",
         "C_ADC_Data_Type23": "1",
         "C_ADC_Data_Type30": "1",
         "C_ADC_Data_Type31": "1",
         "C_ADC_Data_Type32": "0",
         "C_ADC_Data_Type33": "0",
         "C_ADC_Data_Width00": "1",
         "C_ADC_Data_Width01": "1",
         "C_ADC_Data_Width02": "1",
         "C_ADC_Data_Width03": "1",
         "C_ADC_Data_Width10": "1",
         "C_ADC_Data_Width11": "1",
         "C_ADC_Data_Width12": "9",
         "C_ADC_Data_Width13": "9",
         "C_ADC_Data_Width20": "1",
         "C_ADC_Data_Width21": "1",
         "C_ADC_Data_Width22": "1",
         "C_ADC_Data_Width23": "1",
         "C_ADC_Data_Width30": "1",
         "C_ADC_Data_Width31": "1",
         "C_ADC_Data_Width32": "9",
         "C_ADC_Data_Width33": "9",
         "C_ADC_Debug": "false",
         "C_ADC_Decimation_Mode00": "40",
         "C_ADC_Decimation_Mode01": "40",
         "C_ADC_Decimation_Mode02": "40",
         "C_ADC_Decimation_Mode03": "40",
         "C_ADC_Decimation_Mode10": "40",
         "C_ADC_Decimation_Mode11": "40",
         "C_ADC_Decimation_Mode12": "0",
         "C_ADC_Decimation_Mode13": "0",
         "C_ADC_Decimation_Mode20": "40",
         "C_ADC_Decimation_Mode21": "40",
         "C_ADC_Decimation_Mode22": "40",
         "C_ADC_Decimation_Mode23": "40",
         "C_ADC_Decimation_Mode30": "40",
         "C_ADC_Decimation_Mode31": "40",
         "C_ADC_Decimation_Mode32": "0",
         "C_ADC_Decimation_Mode33": "0",
         "C_ADC_Dither00": "true",
         "C_ADC_Dither01": "true",
         "C_ADC_Dither02": "true",
         "C_ADC_Dither03": "true",
         "C_ADC_Dither10": "true",
         "C_ADC_Dither11": "true",
         "C_ADC_Dither12": "true",
         "C_ADC_Dither13": "true",
         "C_ADC_Dither20": "true",
         "C_ADC_Dither21": "true",
         "C_ADC_Dither22": "true",
         "C_ADC_Dither23": "true",
         "C_ADC_Dither30": "true",
         "C_ADC_Dither31": "true",
         "C_ADC_Dither32": "true",
         "C_ADC_Dither33": "true",
         "C_ADC_MTS_Variable_Fabric_Width": "false",
         "C_ADC_Mixer_Mode00": "0",
         "C_ADC_Mixer_Mode01": "0",
         "C_ADC_Mixer_Mode02": "0",
         "C_ADC_Mixer_Mode03": "0",
         "C_ADC_Mixer_Mode10": "0",
         "C_ADC_Mixer_Mode11": "0",
         "C_ADC_Mixer_Mode12": "2",
         "C_ADC_Mixer_Mode13": "2",
         "C_ADC_Mixer_Mode20": "0",
         "C_ADC_Mixer_Mode21": "0",
         "C_ADC_Mixer_Mode22": "0",
         "C_ADC_Mixer_Mode23": "0",
         "C_ADC_Mixer_Mode30": "0",
         "C_ADC_Mixer_Mode31": "0",
         "C_ADC_Mixer_Mode32": "2",
         "C_ADC_Mixer_Mode33": "2",
         "C_ADC_Mixer_Type00": "2",
         "C_ADC_Mixer_Type01": "2",
         "C_ADC_Mixer_Type02": "2",
         "C_ADC_Mixer_Type03": "2",
         "C_ADC_Mixer_Type10": "2",
         "C_ADC_Mixer_Type11": "2",
         "C_ADC_Mixer_Type12": "3",
         "C_ADC_Mixer_Type13": "3",
         "C_ADC_Mixer_Type20": "2",
         "C_ADC_Mixer_Type21": "2",
         "C_ADC_Mixer_Type22": "2",
         "C_ADC_Mixer_Type23": "2",
         "C_ADC_Mixer_Type30": "2",
         "C_ADC_Mixer_Type31": "2",
         "C_ADC_Mixer_Type32": "3",
         "C_ADC_Mixer_Type33": "3",
         "C_ADC_NCO_Freq00": "4.97",
         "C_ADC_NCO_Freq01": "4.97",
         "C_ADC_NCO_Freq02": "4.97",
         "C_ADC_NCO_Freq03": "4.97",
         "C_ADC_NCO_Freq10": "4.97",
         "C_ADC_NCO_Freq11": "4.97",
         "C_ADC_NCO_Freq12": "0.0",
         "C_ADC_NCO_Freq13": "0.0",
         "C_ADC_NCO_Freq20": "4.97",
         "C_ADC_NCO_Freq21": "4.97",
         "C_ADC_NCO_Freq22": "4.97",
         "C_ADC_NCO_Freq23": "4.97",
         "C_ADC_NCO_Freq30": "4.97",
         "C_ADC_NCO_Freq31": "4.97",
         "C_ADC_NCO_Freq32": "0.0",
         "C_ADC_NCO_Freq33": "0.0",
         "C_ADC_NCO_Phase00": "0",
         "C_ADC_NCO_Phase01": "0",
         "C_ADC_NCO_Phase02": "0",
         "C_ADC_NCO_Phase03": "0",
         "C_ADC_NCO_Phase10": "0",
         "C_ADC_NCO_Phase11": "0",
         "C_ADC_NCO_Phase12": "0",
         "C_ADC_NCO_Phase13": "0",
         "C_ADC_NCO_Phase20": "0",
         "C_ADC_NCO_Phase21": "0",
         "C_ADC_NCO_Phase22": "0",
         "C_ADC_NCO_Phase23": "0",
         "C_ADC_NCO_Phase30": "0",
         "C_ADC_NCO_Phase31": "0",
         "C_ADC_NCO_Phase32": "0",
         "C_ADC_NCO_Phase33": "0",
         "C_ADC_NCO_RTS": "false",
         "C_ADC_Neg_Quadrature00": "false",
         "C_ADC_Neg_Quadrature01": "false",
         "C_ADC_Neg_Quadrature02": "false",
         "C_ADC_Neg_Quadrature03": "false",
         "C_ADC_Neg_Quadrature10": "false",
         "C_ADC_Neg_Quadrature11": "false",
         "C_ADC_Neg_Quadrature12": "false",
         "C_ADC_Neg_Quadrature13": "false",
         "C_ADC_Neg_Quadrature20": "false",
         "C_ADC_Neg_Quadrature21": "false",
         "C_ADC_Neg_Quadrature22": "false",
         "C_ADC_Neg_Quadrature23": "false",
         "C_ADC_Neg_Quadrature30": "false",
         "C_ADC_Neg_Quadrature31": "false",
         "C_ADC_Neg_Quadrature32": "false",
         "C_ADC_Neg_Quadrature33": "false",
         "C_ADC_Nyquist00": "0",
         "C_ADC_Nyquist01": "0",
         "C_ADC_Nyquist02": "0",
         "C_ADC_Nyquist03": "0",
         "C_ADC_Nyquist10": "0",
         "C_ADC_Nyquist11": "0",
         "C_ADC_Nyquist12": "0",
         "C_ADC_Nyquist13": "0",
         "C_ADC_Nyquist20": "0",
         "C_ADC_Nyquist21": "0",
         "C_ADC_Nyquist22": "0",
         "C_ADC_Nyquist23": "0",
         "C_ADC_Nyquist30": "0",
         "C_ADC_Nyquist31": "0",
         "C_ADC_Nyquist32": "0",
         "C_ADC_Nyquist33": "0",
         "C_ADC_OBS00": "false",
         "C_ADC_OBS01": "false",
         "C_ADC_OBS02": "false",
         "C_ADC_OBS03": "false",
         "C_ADC_OBS10": "false",
         "C_ADC_OBS11": "false",
         "C_ADC_OBS12": "false",
         "C_ADC_OBS13": "false",
         "C_ADC_OBS20": "false",
         "C_ADC_OBS21": "false",
         "C_ADC_OBS22": "false",
         "C_ADC_OBS23": "false",
         "C_ADC_OBS30": "false",
         "C_ADC_OBS31": "false",
         "C_ADC_OBS32": "false",
         "C_ADC_OBS33": "false",
         "C_ADC_OBS_Data_Width00": "8",
         "C_ADC_OBS_Data_Width01": "8",
         "C_ADC_OBS_Data_Width02": "8",
         "C_ADC_OBS_Data_Width03": "8",
         "C_ADC_OBS_Data_Width10": "8",
         "C_ADC_OBS_Data_Width11": "8",
         "C_ADC_OBS_Data_Width12": "8",
         "C_ADC_OBS_Data_Width13": "8",
         "C_ADC_OBS_Data_Width20": "8",
         "C_ADC_OBS_Data_Width21": "8",
         "C_ADC_OBS_Data_Width22": "8",
         "C_ADC_OBS_Data_Width23": "8",
         "C_ADC_OBS_Data_Width30": "8",
         "C_ADC_OBS_Data_Width31": "8",
         "C_ADC_OBS_Data_Width32": "8",
         "C_ADC_OBS_Data_Width33": "8",
         "C_ADC_OBS_Decimation_Mode00": "1",
         "C_ADC_OBS_Decimation_Mode01": "1",
         "C_ADC_OBS_Decimation_Mode02": "0",
         "C_ADC_OBS_Decimation_Mode03": "0",
         "C_ADC_OBS_Decimation_Mode10": "1",
         "C_ADC_OBS_Decimation_Mode11": "1",
         "C_ADC_OBS_Decimation_Mode12": "1",
         "C_ADC_OBS_Decimation_Mode13": "1",
         "C_ADC_OBS_Decimation_Mode20": "1",
         "C_ADC_OBS_Decimation_Mode21": "1",
         "C_ADC_OBS_Decimation_Mode22": "1",
         "C_ADC_OBS_Decimation_Mode23": "1",
         "C_ADC_OBS_Decimation_Mode30": "1",
         "C_ADC_OBS_Decimation_Mode31": "1",
         "C_ADC_OBS_Decimation_Mode32": "1",
         "C_ADC_OBS_Decimation_Mode33": "1",
         "C_ADC_RESERVED_1_00": "false",
         "C_ADC_RESERVED_1_01": "false",
         "C_ADC_RESERVED_1_02": "false",
         "C_ADC_RESERVED_1_03": "false",
         "C_ADC_RESERVED_1_10": "false",
         "C_ADC_RESERVED_1_11": "false",
         "C_ADC_RESERVED_1_12": "false",
         "C_ADC_RESERVED_1_13": "false",
         "C_ADC_RESERVED_1_20": "false",
         "C_ADC_RESERVED_1_21": "false",
         "C_ADC_RESERVED_1_22": "false",
         "C_ADC_RESERVED_1_23": "false",
         "C_ADC_RESERVED_1_30": "false",
         "C_ADC_RESERVED_1_31": "false",
         "C_ADC_RESERVED_1_32": "false",
         "C_ADC_RESERVED_1_33": "false",
         "C_ADC_RTS": "false",
         "C_ADC_Slice00_Enable": "true",
         "C_ADC_Slice01_Enable": "true",
         "C_ADC_Slice02_Enable": "true",
         "C_ADC_Slice03_Enable": "true",
         "C_ADC_Slice10_Enable": "true",
         "C_ADC_Slice11_Enable": "true",
         "C_ADC_Slice12_Enable": "false",
         "C_ADC_Slice13_Enable": "false",
         "C_ADC_Slice20_Enable": "true",
         "C_ADC_Slice21_Enable": "true",
         "C_ADC_Slice22_Enable": "true",
         "C_ADC_Slice23_Enable": "true",
         "C_ADC_Slice30_Enable": "true",
         "C_ADC_Slice31_Enable": "true",
         "C_ADC_Slice32_Enable": "false",
         "C_ADC_Slice33_Enable": "false",
         "C_ADC_TDD_RTS00": "0",
         "C_ADC_TDD_RTS01": "0",
         "C_ADC_TDD_RTS02": "0",
         "C_ADC_TDD_RTS03": "0",
         "C_ADC_TDD_RTS10": "0",
         "C_ADC_TDD_RTS11": "0",
         "C_ADC_TDD_RTS12": "0",
         "C_ADC_TDD_RTS13": "0",
         "C_ADC_TDD_RTS20": "0",
         "C_ADC_TDD_RTS21": "0",
         "C_ADC_TDD_RTS22": "0",
         "C_ADC_TDD_RTS23": "0",
         "C_ADC_TDD_RTS30": "0",
         "C_ADC_TDD_RTS31": "0",
         "C_ADC_TDD_RTS32": "0",
         "C_ADC_TDD_RTS33": "0",
         "C_AMS_Factory_Var": "0",
         "C_Analog_Detection": "1",
         "C_Auto_Calibration_Freeze": "false",
         "C_Axiclk_Freq": "100.0",
         "C_BASEADDR": "0x80080000",
         "C_COMPONENT_NAME": "mts_usp_rf_data_converter_1_0",
         "C_Calibration_Freeze": "false",
         "C_Calibration_Time": "10",
         "C_Clock_Forwarding": "false",
         "C_Converter_Setup": "1",
         "C_DAC0_Band": "0",
         "C_DAC0_Clock_Dist": "0",
         "C_DAC0_Clock_Source": "6",
         "C_DAC0_Clock_Source_MX": "4",
         "C_DAC0_Enable": "1",
         "C_DAC0_FBDIV": "10",
         "C_DAC0_Fabric_Freq": "62.500",
         "C_DAC0_Fs_Max": "10.000",
         "C_DAC0_Interpolation": "40",
         "C_DAC0_Link_Coupling": "0",
         "C_DAC0_Multi_Tile_Sync": "true",
         "C_DAC0_OutDiv": "1",
         "C_DAC0_Outclk_Freq": "39.063",
         "C_DAC0_PLL_Enable": "false",
         "C_DAC0_Refclk_Div": "1",
         "C_DAC0_Refclk_Freq": "5000.000",
         "C_DAC0_Sampling_Rate": "5",
         "C_DAC0_Slices": "2",
         "C_DAC0_VOP": "20.0",
         "C_DAC0_Vco": "8500.0",
         "C_DAC1_Band": "0",
         "C_DAC1_Clock_Dist": "0",
         "C_DAC1_Clock_Source": "6",
         "C_DAC1_Clock_Source_MX": "5",
         "C_DAC1_Enable": "1",
         "C_DAC1_FBDIV": "10",
         "C_DAC1_Fabric_Freq": "62.500",
         "C_DAC1_Fs_Max": "10.000",
         "C_DAC1_Interpolation": "40",
         "C_DAC1_Link_Coupling": "0",
         "C_DAC1_Multi_Tile_Sync": "true",
         "C_DAC1_OutDiv": "1",
         "C_DAC1_Outclk_Freq": "39.063",
         "C_DAC1_PLL_Enable": "false",
         "C_DAC1_Refclk_Div": "1",
         "C_DAC1_Refclk_Freq": "5000.000",
         "C_DAC1_Sampling_Rate": "5",
         "C_DAC1_Slices": "2",
         "C_DAC1_VOP": "20.0",
         "C_DAC1_Vco": "8500.0",
         "C_DAC2_Band": "0",
         "C_DAC2_Clock_Dist": "2",
         "C_DAC2_Clock_Source": "6",
         "C_DAC2_Clock_Source_MX": "6",
         "C_DAC2_Enable": "1",
         "C_DAC2_FBDIV": "20",
         "C_DAC2_Fabric_Freq": "62.500",
         "C_DAC2_Fs_Max": "10.000",
         "C_DAC2_Interpolation": "40",
         "C_DAC2_Link_Coupling": "0",
         "C_DAC2_Multi_Tile_Sync": "true",
         "C_DAC2_OutDiv": "2",
         "C_DAC2_Outclk_Freq": "39.063",
         "C_DAC2_PLL_Enable": "true",
         "C_DAC2_Refclk_Div": "1",
         "C_DAC2_Refclk_Freq": "500.000",
         "C_DAC2_Sampling_Rate": "5",
         "C_DAC2_Slices": "2",
         "C_DAC2_VOP": "20.0",
         "C_DAC2_Vco": "10000",
         "C_DAC3_Band": "0",
         "C_DAC3_Clock_Dist": "0",
         "C_DAC3_Clock_Source": "6",
         "C_DAC3_Clock_Source_MX": "7",
         "C_DAC3_Enable": "1",
         "C_DAC3_FBDIV": "10",
         "C_DAC3_Fabric_Freq": "62.500",
         "C_DAC3_Fs_Max": "10.000",
         "C_DAC3_Interpolation": "40",
         "C_DAC3_Link_Coupling": "0",
         "C_DAC3_Multi_Tile_Sync": "true",
         "C_DAC3_OutDiv": "1",
         "C_DAC3_Outclk_Freq": "39.063",
         "C_DAC3_PLL_Enable": "false",
         "C_DAC3_Refclk_Div": "1",
         "C_DAC3_Refclk_Freq": "5000.000",
         "C_DAC3_Sampling_Rate": "5",
         "C_DAC3_Slices": "2",
         "C_DAC3_VOP": "20.0",
         "C_DAC3_Vco": "8500.0",
         "C_DAC_Coarse_Mixer_Freq00": "3",
         "C_DAC_Coarse_Mixer_Freq01": "0",
         "C_DAC_Coarse_Mixer_Freq02": "0",
         "C_DAC_Coarse_Mixer_Freq03": "0",
         "C_DAC_Coarse_Mixer_Freq10": "3",
         "C_DAC_Coarse_Mixer_Freq11": "0",
         "C_DAC_Coarse_Mixer_Freq12": "0",
         "C_DAC_Coarse_Mixer_Freq13": "0",
         "C_DAC_Coarse_Mixer_Freq20": "3",
         "C_DAC_Coarse_Mixer_Freq21": "0",
         "C_DAC_Coarse_Mixer_Freq22": "0",
         "C_DAC_Coarse_Mixer_Freq23": "0",
         "C_DAC_Coarse_Mixer_Freq30": "3",
         "C_DAC_Coarse_Mixer_Freq31": "0",
         "C_DAC_Coarse_Mixer_Freq32": "0",
         "C_DAC_Coarse_Mixer_Freq33": "0",
         "C_DAC_Data_Type00": "0",
         "C_DAC_Data_Type01": "0",
         "C_DAC_Data_Type02": "0",
         "C_DAC_Data_Type03": "0",
         "C_DAC_Data_Type10": "0",
         "C_DAC_Data_Type11": "0",
         "C_DAC_Data_Type12": "0",
         "C_DAC_Data_Type13": "0",
         "C_DAC_Data_Type20": "0",
         "C_DAC_Data_Type21": "0",
         "C_DAC_Data_Type22": "0",
         "C_DAC_Data_Type23": "0",
         "C_DAC_Data_Type30": "0",
         "C_DAC_Data_Type31": "0",
         "C_DAC_Data_Type32": "0",
         "C_DAC_Data_Type33": "0",
         "C_DAC_Data_Width00": "1",
         "C_DAC_Data_Width01": "16",
         "C_DAC_Data_Width02": "16",
         "C_DAC_Data_Width03": "16",
         "C_DAC_Data_Width10": "1",
         "C_DAC_Data_Width11": "16",
         "C_DAC_Data_Width12": "16",
         "C_DAC_Data_Width13": "16",
         "C_DAC_Data_Width20": "1",
         "C_DAC_Data_Width21": "16",
         "C_DAC_Data_Width22": "16",
         "C_DAC_Data_Width23": "16",
         "C_DAC_Data_Width30": "1",
         "C_DAC_Data_Width31": "16",
         "C_DAC_Data_Width32": "16",
         "C_DAC_Data_Width33": "16",
         "C_DAC_Debug": "false",
         "C_DAC_Decoder_Mode00": "0",
         "C_DAC_Decoder_Mode01": "0",
         "C_DAC_Decoder_Mode02": "0",
         "C_DAC_Decoder_Mode03": "0",
         "C_DAC_Decoder_Mode10": "0",
         "C_DAC_Decoder_Mode11": "0",
         "C_DAC_Decoder_Mode12": "0",
         "C_DAC_Decoder_Mode13": "0",
         "C_DAC_Decoder_Mode20": "0",
         "C_DAC_Decoder_Mode21": "0",
         "C_DAC_Decoder_Mode22": "0",
         "C_DAC_Decoder_Mode23": "0",
         "C_DAC_Decoder_Mode30": "0",
         "C_DAC_Decoder_Mode31": "0",
         "C_DAC_Decoder_Mode32": "0",
         "C_DAC_Decoder_Mode33": "0",
         "C_DAC_Interpolation_Mode00": "40",
         "C_DAC_Interpolation_Mode01": "0",
         "C_DAC_Interpolation_Mode02": "0",
         "C_DAC_Interpolation_Mode03": "0",
         "C_DAC_Interpolation_Mode10": "40",
         "C_DAC_Interpolation_Mode11": "0",
         "C_DAC_Interpolation_Mode12": "0",
         "C_DAC_Interpolation_Mode13": "0",
         "C_DAC_Interpolation_Mode20": "40",
         "C_DAC_Interpolation_Mode21": "0",
         "C_DAC_Interpolation_Mode22": "0",
         "C_DAC_Interpolation_Mode23": "0",
         "C_DAC_Interpolation_Mode30": "40",
         "C_DAC_Interpolation_Mode31": "0",
         "C_DAC_Interpolation_Mode32": "0",
         "C_DAC_Interpolation_Mode33": "0",
         "C_DAC_Invsinc_Ctrl00": "false",
         "C_DAC_Invsinc_Ctrl01": "false",
         "C_DAC_Invsinc_Ctrl02": "false",
         "C_DAC_Invsinc_Ctrl03": "false",
         "C_DAC_Invsinc_Ctrl10": "false",
         "C_DAC_Invsinc_Ctrl11": "false",
         "C_DAC_Invsinc_Ctrl12": "false",
         "C_DAC_Invsinc_Ctrl13": "false",
         "C_DAC_Invsinc_Ctrl20": "false",
         "C_DAC_Invsinc_Ctrl21": "false",
         "C_DAC_Invsinc_Ctrl22": "false",
         "C_DAC_Invsinc_Ctrl23": "false",
         "C_DAC_Invsinc_Ctrl30": "false",
         "C_DAC_Invsinc_Ctrl31": "false",
         "C_DAC_Invsinc_Ctrl32": "false",
         "C_DAC_Invsinc_Ctrl33": "false",
         "C_DAC_MTS_Variable_Fabric_Width": "false",
         "C_DAC_Mixer_Mode00": "2",
         "C_DAC_Mixer_Mode01": "2",
         "C_DAC_Mixer_Mode02": "2",
         "C_DAC_Mixer_Mode03": "2",
         "C_DAC_Mixer_Mode10": "2",
         "C_DAC_Mixer_Mode11": "2",
         "C_DAC_Mixer_Mode12": "2",
         "C_DAC_Mixer_Mode13": "2",
         "C_DAC_Mixer_Mode20": "2",
         "C_DAC_Mixer_Mode21": "2",
         "C_DAC_Mixer_Mode22": "2",
         "C_DAC_Mixer_Mode23": "2",
         "C_DAC_Mixer_Mode30": "2",
         "C_DAC_Mixer_Mode31": "2",
         "C_DAC_Mixer_Mode32": "2",
         "C_DAC_Mixer_Mode33": "2",
         "C_DAC_Mixer_Type00": "1",
         "C_DAC_Mixer_Type01": "3",
         "C_DAC_Mixer_Type02": "3",
         "C_DAC_Mixer_Type03": "3",
         "C_DAC_Mixer_Type10": "1",
         "C_DAC_Mixer_Type11": "3",
         "C_DAC_Mixer_Type12": "3",
         "C_DAC_Mixer_Type13": "3",
         "C_DAC_Mixer_Type20": "1",
         "C_DAC_Mixer_Type21": "3",
         "C_DAC_Mixer_Type22": "3",
         "C_DAC_Mixer_Type23": "3",
         "C_DAC_Mixer_Type30": "1",
         "C_DAC_Mixer_Type31": "3",
         "C_DAC_Mixer_Type32": "3",
         "C_DAC_Mixer_Type33": "3",
         "C_DAC_Mode00": "1",
         "C_DAC_Mode01": "0",
         "C_DAC_Mode02": "0",
         "C_DAC_Mode03": "0",
         "C_DAC_Mode10": "1",
         "C_DAC_Mode11": "0",
         "C_DAC_Mode12": "0",
         "C_DAC_Mode13": "0",
         "C_DAC_Mode20": "1",
         "C_DAC_Mode21": "0",
         "C_DAC_Mode22": "0",
         "C_DAC_Mode23": "0",
         "C_DAC_Mode30": "1",
         "C_DAC_Mode31": "0",
         "C_DAC_Mode32": "0",
         "C_DAC_Mode33": "0",
         "C_DAC_NCO_Freq00": "0.0",
         "C_DAC_NCO_Freq01": "0.0",
         "C_DAC_NCO_Freq02": "0.0",
         "C_DAC_NCO_Freq03": "0.0",
         "C_DAC_NCO_Freq10": "0.0",
         "C_DAC_NCO_Freq11": "0.0",
         "C_DAC_NCO_Freq12": "0.0",
         "C_DAC_NCO_Freq13": "0.0",
         "C_DAC_NCO_Freq20": "0.0",
         "C_DAC_NCO_Freq21": "0.0",
         "C_DAC_NCO_Freq22": "0.0",
         "C_DAC_NCO_Freq23": "0.0",
         "C_DAC_NCO_Freq30": "0.0",
         "C_DAC_NCO_Freq31": "0.0",
         "C_DAC_NCO_Freq32": "0.0",
         "C_DAC_NCO_Freq33": "0.0",
         "C_DAC_NCO_Phase00": "0",
         "C_DAC_NCO_Phase01": "0",
         "C_DAC_NCO_Phase02": "0",
         "C_DAC_NCO_Phase03": "0",
         "C_DAC_NCO_Phase10": "0",
         "C_DAC_NCO_Phase11": "0",
         "C_DAC_NCO_Phase12": "0",
         "C_DAC_NCO_Phase13": "0",
         "C_DAC_NCO_Phase20": "0",
         "C_DAC_NCO_Phase21": "0",
         "C_DAC_NCO_Phase22": "0",
         "C_DAC_NCO_Phase23": "0",
         "C_DAC_NCO_Phase30": "0",
         "C_DAC_NCO_Phase31": "0",
         "C_DAC_NCO_Phase32": "0",
         "C_DAC_NCO_Phase33": "0",
         "C_DAC_NCO_RTS": "false",
         "C_DAC_Neg_Quadrature00": "false",
         "C_DAC_Neg_Quadrature01": "false",
         "C_DAC_Neg_Quadrature02": "false",
         "C_DAC_Neg_Quadrature03": "false",
         "C_DAC_Neg_Quadrature10": "false",
         "C_DAC_Neg_Quadrature11": "false",
         "C_DAC_Neg_Quadrature12": "false",
         "C_DAC_Neg_Quadrature13": "false",
         "C_DAC_Neg_Quadrature20": "false",
         "C_DAC_Neg_Quadrature21": "false",
         "C_DAC_Neg_Quadrature22": "false",
         "C_DAC_Neg_Quadrature23": "false",
         "C_DAC_Neg_Quadrature30": "false",
         "C_DAC_Neg_Quadrature31": "false",
         "C_DAC_Neg_Quadrature32": "false",
         "C_DAC_Neg_Quadrature33": "false",
         "C_DAC_Nyquist00": "0",
         "C_DAC_Nyquist01": "0",
         "C_DAC_Nyquist02": "0",
         "C_DAC_Nyquist03": "0",
         "C_DAC_Nyquist10": "0",
         "C_DAC_Nyquist11": "0",
         "C_DAC_Nyquist12": "0",
         "C_DAC_Nyquist13": "0",
         "C_DAC_Nyquist20": "0",
         "C_DAC_Nyquist21": "0",
         "C_DAC_Nyquist22": "0",
         "C_DAC_Nyquist23": "0",
         "C_DAC_Nyquist30": "0",
         "C_DAC_Nyquist31": "0",
         "C_DAC_Nyquist32": "0",
         "C_DAC_Nyquist33": "0",
         "C_DAC_Output_Current": "0",
         "C_DAC_RESERVED_1_00": "false",
         "C_DAC_RESERVED_1_01": "false",
         "C_DAC_RESERVED_1_02": "false",
         "C_DAC_RESERVED_1_03": "false",
         "C_DAC_RESERVED_1_10": "false",
         "C_DAC_RESERVED_1_11": "false",
         "C_DAC_RESERVED_1_12": "false",
         "C_DAC_RESERVED_1_13": "false",
         "C_DAC_RESERVED_1_20": "false",
         "C_DAC_RESERVED_1_21": "false",
         "C_DAC_RESERVED_1_22": "false",
         "C_DAC_RESERVED_1_23": "false",
         "C_DAC_RESERVED_1_30": "false",
         "C_DAC_RESERVED_1_31": "false",
         "C_DAC_RESERVED_1_32": "false",
         "C_DAC_RESERVED_1_33": "false",
         "C_DAC_RTS": "false",
         "C_DAC_Slice00_Enable": "true",
         "C_DAC_Slice01_Enable": "false",
         "C_DAC_Slice02_Enable": "false",
         "C_DAC_Slice03_Enable": "false",
         "C_DAC_Slice10_Enable": "true",
         "C_DAC_Slice11_Enable": "false",
         "C_DAC_Slice12_Enable": "false",
         "C_DAC_Slice13_Enable": "false",
         "C_DAC_Slice20_Enable": "true",
         "C_DAC_Slice21_Enable": "false",
         "C_DAC_Slice22_Enable": "false",
         "C_DAC_Slice23_Enable": "false",
         "C_DAC_Slice30_Enable": "true",
         "C_DAC_Slice31_Enable": "false",
         "C_DAC_Slice32_Enable": "false",
         "C_DAC_Slice33_Enable": "false",
         "C_DAC_TDD_RTS00": "0",
         "C_DAC_TDD_RTS01": "0",
         "C_DAC_TDD_RTS02": "0",
         "C_DAC_TDD_RTS03": "0",
         "C_DAC_TDD_RTS10": "0",
         "C_DAC_TDD_RTS11": "0",
         "C_DAC_TDD_RTS12": "0",
         "C_DAC_TDD_RTS13": "0",
         "C_DAC_TDD_RTS20": "0",
         "C_DAC_TDD_RTS21": "0",
         "C_DAC_TDD_RTS22": "0",
         "C_DAC_TDD_RTS23": "0",
         "C_DAC_TDD_RTS30": "0",
         "C_DAC_TDD_RTS31": "0",
         "C_DAC_TDD_RTS32": "0",
         "C_DAC_TDD_RTS33": "0",
         "C_DAC_VOP_Mode": "0",
         "C_DAC_VOP_RTS": "false",
         "C_HIGHADDR": "0x800BFFFF",
         "C_High_Speed_ADC": "1",
         "C_IP_Type": "2",
         "C_PL_Clock_Freq": "100.0",
         "C_RESERVED_2": "false",
         "C_RESERVED_3": "110000",
         "C_RF_Analyzer": "0",
         "C_Silicon_Revision": "1",
         "C_Sysref_Source": "1",
         "C_VNC_Include_Fs2_Change": "true",
         "C_VNC_Include_OIS_Change": "true",
         "C_VNC_Testing": "false",
         "Calibration_Freeze": "false",
         "Calibration_Time": "10",
         "Clock_Forwarding": "false",
         "Component_Name": "mts_usp_rf_data_converter_1_0",
         "Converter_Setup": "1",
         "DAC0_Band": "0",
         "DAC0_Clock_Dist": "0",
         "DAC0_Clock_Source": "6",
         "DAC0_Clock_Source_MX": "4",
         "DAC0_Enable": "1",
         "DAC0_Fabric_Freq": "62.500",
         "DAC0_Link_Coupling": "0",
         "DAC0_Multi_Tile_Sync": "true",
         "DAC0_Outclk_Freq": "39.063",
         "DAC0_PLL_Enable": "false",
         "DAC0_Refclk_Div": "1",
         "DAC0_Refclk_Freq": "5000.000",
         "DAC0_Sampling_Rate": "5",
         "DAC0_VOP": "20.0",
         "DAC1_Band": "0",
         "DAC1_Clock_Dist": "0",
         "DAC1_Clock_Source": "6",
         "DAC1_Clock_Source_MX": "5",
         "DAC1_Enable": "1",
         "DAC1_Fabric_Freq": "62.500",
         "DAC1_Link_Coupling": "0",
         "DAC1_Multi_Tile_Sync": "true",
         "DAC1_Outclk_Freq": "39.063",
         "DAC1_PLL_Enable": "false",
         "DAC1_Refclk_Div": "1",
         "DAC1_Refclk_Freq": "5000.000",
         "DAC1_Sampling_Rate": "5",
         "DAC1_VOP": "20.0",
         "DAC228_En": "false",
         "DAC229_En": "false",
         "DAC230_En": "false",
         "DAC231_En": "false",
         "DAC2_Band": "0",
         "DAC2_Clock_Dist": "2",
         "DAC2_Clock_Source": "6",
         "DAC2_Clock_Source_MX": "6",
         "DAC2_Enable": "1",
         "DAC2_Fabric_Freq": "62.500",
         "DAC2_Link_Coupling": "0",
         "DAC2_Multi_Tile_Sync": "true",
         "DAC2_Outclk_Freq": "39.063",
         "DAC2_PLL_Enable": "true",
         "DAC2_Refclk_Div": "1",
         "DAC2_Refclk_Freq": "500.000",
         "DAC2_Sampling_Rate": "5",
         "DAC2_VOP": "20.0",
         "DAC3_Band": "0",
         "DAC3_Clock_Dist": "0",
         "DAC3_Clock_Source": "6",
         "DAC3_Clock_Source_MX": "7",
         "DAC3_Enable": "1",
         "DAC3_Fabric_Freq": "62.500",
         "DAC3_Link_Coupling": "0",
         "DAC3_Multi_Tile_Sync": "true",
         "DAC3_Outclk_Freq": "39.063",
         "DAC3_PLL_Enable": "false",
         "DAC3_Refclk_Div": "1",
         "DAC3_Refclk_Freq": "5000.000",
         "DAC3_Sampling_Rate": "5",
         "DAC3_VOP": "20.0",
         "DAC_Coarse_Mixer_Freq00": "3",
         "DAC_Coarse_Mixer_Freq01": "0",
         "DAC_Coarse_Mixer_Freq02": "0",
         "DAC_Coarse_Mixer_Freq03": "0",
         "DAC_Coarse_Mixer_Freq10": "3",
         "DAC_Coarse_Mixer_Freq11": "0",
         "DAC_Coarse_Mixer_Freq12": "0",
         "DAC_Coarse_Mixer_Freq13": "0",
         "DAC_Coarse_Mixer_Freq20": "3",
         "DAC_Coarse_Mixer_Freq21": "0",
         "DAC_Coarse_Mixer_Freq22": "0",
         "DAC_Coarse_Mixer_Freq23": "0",
         "DAC_Coarse_Mixer_Freq30": "3",
         "DAC_Coarse_Mixer_Freq31": "0",
         "DAC_Coarse_Mixer_Freq32": "0",
         "DAC_Coarse_Mixer_Freq33": "0",
         "DAC_Data_Type00": "0",
         "DAC_Data_Type01": "0",
         "DAC_Data_Type02": "0",
         "DAC_Data_Type03": "0",
         "DAC_Data_Type10": "0",
         "DAC_Data_Type11": "0",
         "DAC_Data_Type12": "0",
         "DAC_Data_Type13": "0",
         "DAC_Data_Type20": "0",
         "DAC_Data_Type21": "0",
         "DAC_Data_Type22": "0",
         "DAC_Data_Type23": "0",
         "DAC_Data_Type30": "0",
         "DAC_Data_Type31": "0",
         "DAC_Data_Type32": "0",
         "DAC_Data_Type33": "0",
         "DAC_Data_Width00": "1",
         "DAC_Data_Width01": "16",
         "DAC_Data_Width02": "16",
         "DAC_Data_Width03": "16",
         "DAC_Data_Width10": "1",
         "DAC_Data_Width11": "16",
         "DAC_Data_Width12": "16",
         "DAC_Data_Width13": "16",
         "DAC_Data_Width20": "1",
         "DAC_Data_Width21": "16",
         "DAC_Data_Width22": "16",
         "DAC_Data_Width23": "16",
         "DAC_Data_Width30": "1",
         "DAC_Data_Width31": "16",
         "DAC_Data_Width32": "16",
         "DAC_Data_Width33": "16",
         "DAC_Debug": "false",
         "DAC_Decoder_Mode00": "0",
         "DAC_Decoder_Mode01": "0",
         "DAC_Decoder_Mode02": "0",
         "DAC_Decoder_Mode03": "0",
         "DAC_Decoder_Mode10": "0",
         "DAC_Decoder_Mode11": "0",
         "DAC_Decoder_Mode12": "0",
         "DAC_Decoder_Mode13": "0",
         "DAC_Decoder_Mode20": "0",
         "DAC_Decoder_Mode21": "0",
         "DAC_Decoder_Mode22": "0",
         "DAC_Decoder_Mode23": "0",
         "DAC_Decoder_Mode30": "0",
         "DAC_Decoder_Mode31": "0",
         "DAC_Decoder_Mode32": "0",
         "DAC_Decoder_Mode33": "0",
         "DAC_Interpolation_Mode00": "40",
         "DAC_Interpolation_Mode01": "0",
         "DAC_Interpolation_Mode02": "0",
         "DAC_Interpolation_Mode03": "0",
         "DAC_Interpolation_Mode10": "40",
         "DAC_Interpolation_Mode11": "0",
         "DAC_Interpolation_Mode12": "0",
         "DAC_Interpolation_Mode13": "0",
         "DAC_Interpolation_Mode20": "40",
         "DAC_Interpolation_Mode21": "0",
         "DAC_Interpolation_Mode22": "0",
         "DAC_Interpolation_Mode23": "0",
         "DAC_Interpolation_Mode30": "40",
         "DAC_Interpolation_Mode31": "0",
         "DAC_Interpolation_Mode32": "0",
         "DAC_Interpolation_Mode33": "0",
         "DAC_Invsinc_Ctrl00": "false",
         "DAC_Invsinc_Ctrl01": "false",
         "DAC_Invsinc_Ctrl02": "false",
         "DAC_Invsinc_Ctrl03": "false",
         "DAC_Invsinc_Ctrl10": "false",
         "DAC_Invsinc_Ctrl11": "false",
         "DAC_Invsinc_Ctrl12": "false",
         "DAC_Invsinc_Ctrl13": "false",
         "DAC_Invsinc_Ctrl20": "false",
         "DAC_Invsinc_Ctrl21": "false",
         "DAC_Invsinc_Ctrl22": "false",
         "DAC_Invsinc_Ctrl23": "false",
         "DAC_Invsinc_Ctrl30": "false",
         "DAC_Invsinc_Ctrl31": "false",
         "DAC_Invsinc_Ctrl32": "false",
         "DAC_Invsinc_Ctrl33": "false",
         "DAC_MTS_Variable_Fabric_Width": "false",
         "DAC_Mixer_Mode00": "2",
         "DAC_Mixer_Mode01": "2",
         "DAC_Mixer_Mode02": "2",
         "DAC_Mixer_Mode03": "2",
         "DAC_Mixer_Mode10": "2",
         "DAC_Mixer_Mode11": "2",
         "DAC_Mixer_Mode12": "2",
         "DAC_Mixer_Mode13": "2",
         "DAC_Mixer_Mode20": "2",
         "DAC_Mixer_Mode21": "2",
         "DAC_Mixer_Mode22": "2",
         "DAC_Mixer_Mode23": "2",
         "DAC_Mixer_Mode30": "2",
         "DAC_Mixer_Mode31": "2",
         "DAC_Mixer_Mode32": "2",
         "DAC_Mixer_Mode33": "2",
         "DAC_Mixer_Type00": "1",
         "DAC_Mixer_Type01": "3",
         "DAC_Mixer_Type02": "3",
         "DAC_Mixer_Type03": "3",
         "DAC_Mixer_Type10": "1",
         "DAC_Mixer_Type11": "3",
         "DAC_Mixer_Type12": "3",
         "DAC_Mixer_Type13": "3",
         "DAC_Mixer_Type20": "1",
         "DAC_Mixer_Type21": "3",
         "DAC_Mixer_Type22": "3",
         "DAC_Mixer_Type23": "3",
         "DAC_Mixer_Type30": "1",
         "DAC_Mixer_Type31": "3",
         "DAC_Mixer_Type32": "3",
         "DAC_Mixer_Type33": "3",
         "DAC_Mode00": "1",
         "DAC_Mode01": "0",
         "DAC_Mode02": "0",
         "DAC_Mode03": "0",
         "DAC_Mode10": "1",
         "DAC_Mode11": "0",
         "DAC_Mode12": "0",
         "DAC_Mode13": "0",
         "DAC_Mode20": "1",
         "DAC_Mode21": "0",
         "DAC_Mode22": "0",
         "DAC_Mode23": "0",
         "DAC_Mode30": "1",
         "DAC_Mode31": "0",
         "DAC_Mode32": "0",
         "DAC_Mode33": "0",
         "DAC_NCO_Freq00": "0.0",
         "DAC_NCO_Freq01": "0.0",
         "DAC_NCO_Freq02": "0.0",
         "DAC_NCO_Freq03": "0.0",
         "DAC_NCO_Freq10": "0.0",
         "DAC_NCO_Freq11": "0.0",
         "DAC_NCO_Freq12": "0.0",
         "DAC_NCO_Freq13": "0.0",
         "DAC_NCO_Freq20": "0.0",
         "DAC_NCO_Freq21": "0.0",
         "DAC_NCO_Freq22": "0.0",
         "DAC_NCO_Freq23": "0.0",
         "DAC_NCO_Freq30": "0.0",
         "DAC_NCO_Freq31": "0.0",
         "DAC_NCO_Freq32": "0.0",
         "DAC_NCO_Freq33": "0.0",
         "DAC_NCO_Phase00": "0",
         "DAC_NCO_Phase01": "0",
         "DAC_NCO_Phase02": "0",
         "DAC_NCO_Phase03": "0",
         "DAC_NCO_Phase10": "0",
         "DAC_NCO_Phase11": "0",
         "DAC_NCO_Phase12": "0",
         "DAC_NCO_Phase13": "0",
         "DAC_NCO_Phase20": "0",
         "DAC_NCO_Phase21": "0",
         "DAC_NCO_Phase22": "0",
         "DAC_NCO_Phase23": "0",
         "DAC_NCO_Phase30": "0",
         "DAC_NCO_Phase31": "0",
         "DAC_NCO_Phase32": "0",
         "DAC_NCO_Phase33": "0",
         "DAC_NCO_RTS": "false",
         "DAC_Neg_Quadrature00": "false",
         "DAC_Neg_Quadrature01": "false",
         "DAC_Neg_Quadrature02": "false",
         "DAC_Neg_Quadrature03": "false",
         "DAC_Neg_Quadrature10": "false",
         "DAC_Neg_Quadrature11": "false",
         "DAC_Neg_Quadrature12": "false",
         "DAC_Neg_Quadrature13": "false",
         "DAC_Neg_Quadrature20": "false",
         "DAC_Neg_Quadrature21": "false",
         "DAC_Neg_Quadrature22": "false",
         "DAC_Neg_Quadrature23": "false",
         "DAC_Neg_Quadrature30": "false",
         "DAC_Neg_Quadrature31": "false",
         "DAC_Neg_Quadrature32": "false",
         "DAC_Neg_Quadrature33": "false",
         "DAC_Nyquist00": "0",
         "DAC_Nyquist01": "0",
         "DAC_Nyquist02": "0",
         "DAC_Nyquist03": "0",
         "DAC_Nyquist10": "0",
         "DAC_Nyquist11": "0",
         "DAC_Nyquist12": "0",
         "DAC_Nyquist13": "0",
         "DAC_Nyquist20": "0",
         "DAC_Nyquist21": "0",
         "DAC_Nyquist22": "0",
         "DAC_Nyquist23": "0",
         "DAC_Nyquist30": "0",
         "DAC_Nyquist31": "0",
         "DAC_Nyquist32": "0",
         "DAC_Nyquist33": "0",
         "DAC_Output_Current": "0",
         "DAC_RESERVED_1_00": "false",
         "DAC_RESERVED_1_01": "false",
         "DAC_RESERVED_1_02": "false",
         "DAC_RESERVED_1_03": "false",
         "DAC_RESERVED_1_10": "false",
         "DAC_RESERVED_1_11": "false",
         "DAC_RESERVED_1_12": "false",
         "DAC_RESERVED_1_13": "false",
         "DAC_RESERVED_1_20": "false",
         "DAC_RESERVED_1_21": "false",
         "DAC_RESERVED_1_22": "false",
         "DAC_RESERVED_1_23": "false",
         "DAC_RESERVED_1_30": "false",
         "DAC_RESERVED_1_31": "false",
         "DAC_RESERVED_1_32": "false",
         "DAC_RESERVED_1_33": "false",
         "DAC_RTS": "false",
         "DAC_Slice00_Enable": "true",
         "DAC_Slice01_Enable": "false",
         "DAC_Slice02_Enable": "false",
         "DAC_Slice03_Enable": "false",
         "DAC_Slice10_Enable": "true",
         "DAC_Slice11_Enable": "false",
         "DAC_Slice12_Enable": "false",
         "DAC_Slice13_Enable": "false",
         "DAC_Slice20_Enable": "true",
         "DAC_Slice21_Enable": "false",
         "DAC_Slice22_Enable": "false",
         "DAC_Slice23_Enable": "false",
         "DAC_Slice30_Enable": "true",
         "DAC_Slice31_Enable": "false",
         "DAC_Slice32_Enable": "false",
         "DAC_Slice33_Enable": "false",
         "DAC_TDD_RTS00": "0",
         "DAC_TDD_RTS01": "0",
         "DAC_TDD_RTS02": "0",
         "DAC_TDD_RTS03": "0",
         "DAC_TDD_RTS10": "0",
         "DAC_TDD_RTS11": "0",
         "DAC_TDD_RTS12": "0",
         "DAC_TDD_RTS13": "0",
         "DAC_TDD_RTS20": "0",
         "DAC_TDD_RTS21": "0",
         "DAC_TDD_RTS22": "0",
         "DAC_TDD_RTS23": "0",
         "DAC_TDD_RTS30": "0",
         "DAC_TDD_RTS31": "0",
         "DAC_TDD_RTS32": "0",
         "DAC_TDD_RTS33": "0",
         "DAC_VOP_Mode": "0",
         "DAC_VOP_RTS": "false",
         "DATA_WIDTH": "32",
         "EDK_IPTYPE": "PERIPHERAL",
         "FREQ_HZ": "100000000",
         "HAS_BRESP": "1",
         "HAS_BURST": "0",
         "HAS_CACHE": "0",
         "HAS_LOCK": "0",
         "HAS_PROT": "0",
         "HAS_QOS": "0",
         "HAS_REGION": "0",
         "HAS_RRESP": "1",
         "HAS_TKEEP": "0",
         "HAS_TLAST": "0",
         "HAS_TREADY": "1",
         "HAS_TSTRB": "0",
         "HAS_WSTRB": "1",
         "ID_WIDTH": "0",
         "INSERT_VIP": "0",
         "LAYERED_METADATA": "undef",
         "MAX_BURST_LENGTH": "1",
         "NUM_READ_OUTSTANDING": "2",
         "NUM_READ_THREADS": "1",
         "NUM_WRITE_OUTSTANDING": "2",
         "NUM_WRITE_THREADS": "1",
         "PHASE": "0.0",
         "PL_Clock_Freq": "100.0",
         "PRESET": "None",
         "PROTOCOL": "AXI4LITE",
         "READ_WRITE_MODE": "READ_WRITE",
         "RESERVED_3": "110000",
         "RF_Analyzer": "0",
         "RUSER_BITS_PER_BYTE": "0",
         "RUSER_WIDTH": "0",
         "SUPPORTS_NARROW_BURST": "0",
         "Sysref_Source": "1",
         "TDATA_NUM_BYTES": "2",
         "TDEST_WIDTH": "0",
         "TID_WIDTH": "0",
         "TUSER_WIDTH": "0",
         "VNC_Include_Fs2_Change": "true",
         "VNC_Include_OIS_Change": "true",
         "VNC_Testing": "false",
         "WUSER_BITS_PER_BYTE": "0",
         "WUSER_WIDTH": "0",
         "disable_bg_cal_en": "1",
         "mADC_Band": "0",
         "mADC_Bypass_BG_Cal00": "false",
         "mADC_Bypass_BG_Cal01": "false",
         "mADC_Bypass_BG_Cal02": "false",
         "mADC_Bypass_BG_Cal03": "false",
         "mADC_CalOpt_Mode00": "1",
         "mADC_CalOpt_Mode01": "1",
         "mADC_CalOpt_Mode02": "1",
         "mADC_CalOpt_Mode03": "1",
         "mADC_Coarse_Mixer_Freq00": "0",
         "mADC_Coarse_Mixer_Freq01": "0",
         "mADC_Coarse_Mixer_Freq02": "0",
         "mADC_Coarse_Mixer_Freq03": "0",
         "mADC_Data_Type00": "0",
         "mADC_Data_Type01": "0",
         "mADC_Data_Type02": "0",
         "mADC_Data_Type03": "0",
         "mADC_Data_Width00": "8",
         "mADC_Data_Width01": "8",
         "mADC_Data_Width02": "8",
         "mADC_Data_Width03": "8",
         "mADC_Decimation_Mode00": "0",
         "mADC_Decimation_Mode01": "0",
         "mADC_Decimation_Mode02": "0",
         "mADC_Decimation_Mode03": "0",
         "mADC_Dither00": "true",
         "mADC_Dither01": "true",
         "mADC_Dither02": "true",
         "mADC_Dither03": "true",
         "mADC_Enable": "0",
         "mADC_Fabric_Freq": "0.0",
         "mADC_Link_Coupling": "0",
         "mADC_Mixer_Mode00": "2",
         "mADC_Mixer_Mode01": "2",
         "mADC_Mixer_Mode02": "2",
         "mADC_Mixer_Mode03": "2",
         "mADC_Mixer_Type00": "3",
         "mADC_Mixer_Type01": "3",
         "mADC_Mixer_Type02": "3",
         "mADC_Mixer_Type03": "3",
         "mADC_Multi_Tile_Sync": "false",
         "mADC_NCO_Freq00": "0.0",
         "mADC_NCO_Freq01": "0.0",
         "mADC_NCO_Freq02": "0.0",
         "mADC_NCO_Freq03": "0.0",
         "mADC_NCO_Phase00": "0",
         "mADC_NCO_Phase01": "0",
         "mADC_NCO_Phase02": "0",
         "mADC_NCO_Phase03": "0",
         "mADC_Neg_Quadrature00": "false",
         "mADC_Neg_Quadrature01": "false",
         "mADC_Neg_Quadrature02": "false",
         "mADC_Neg_Quadrature03": "false",
         "mADC_Nyquist00": "0",
         "mADC_Nyquist01": "0",
         "mADC_Nyquist02": "0",
         "mADC_Nyquist03": "0",
         "mADC_OBS00": "false",
         "mADC_OBS01": "false",
         "mADC_OBS02": "false",
         "mADC_OBS03": "false",
         "mADC_Outclk_Freq": "15.625",
         "mADC_PLL_Enable": "false",
         "mADC_RESERVED_1_00": "false",
         "mADC_RESERVED_1_01": "false",
         "mADC_RESERVED_1_02": "false",
         "mADC_RESERVED_1_03": "false",
         "mADC_Refclk_Div": "1",
         "mADC_Refclk_Freq": "2000.000",
         "mADC_Sampling_Rate": "2.0",
         "mADC_Slice00_Enable": "false",
         "mADC_Slice01_Enable": "false",
         "mADC_Slice02_Enable": "false",
         "mADC_Slice03_Enable": "false",
         "mADC_TDD_RTS00": "0",
         "mADC_TDD_RTS01": "0",
         "mADC_TDD_RTS02": "0",
         "mADC_TDD_RTS03": "0",
         "mDAC_Band": "0",
         "mDAC_Coarse_Mixer_Freq00": "0",
         "mDAC_Coarse_Mixer_Freq01": "0",
         "mDAC_Coarse_Mixer_Freq02": "0",
         "mDAC_Coarse_Mixer_Freq03": "0",
         "mDAC_Data_Type00": "0",
         "mDAC_Data_Type01": "0",
         "mDAC_Data_Type02": "0",
         "mDAC_Data_Type03": "0",
         "mDAC_Data_Width00": "16",
         "mDAC_Data_Width01": "16",
         "mDAC_Data_Width02": "16",
         "mDAC_Data_Width03": "16",
         "mDAC_Decoder_Mode00": "0",
         "mDAC_Decoder_Mode01": "0",
         "mDAC_Decoder_Mode02": "0",
         "mDAC_Decoder_Mode03": "0",
         "mDAC_Enable": "0",
         "mDAC_Fabric_Freq": "0.0",
         "mDAC_Interpolation_Mode00": "0",
         "mDAC_Interpolation_Mode01": "0",
         "mDAC_Interpolation_Mode02": "0",
         "mDAC_Interpolation_Mode03": "0",
         "mDAC_Invsinc_Ctrl00": "false",
         "mDAC_Invsinc_Ctrl01": "false",
         "mDAC_Invsinc_Ctrl02": "false",
         "mDAC_Invsinc_Ctrl03": "false",
         "mDAC_Link_Coupling": "0",
         "mDAC_Mixer_Mode00": "2",
         "mDAC_Mixer_Mode01": "2",
         "mDAC_Mixer_Mode02": "2",
         "mDAC_Mixer_Mode03": "2",
         "mDAC_Mixer_Type00": "3",
         "mDAC_Mixer_Type01": "3",
         "mDAC_Mixer_Type02": "3",
         "mDAC_Mixer_Type03": "3",
         "mDAC_Mode00": "0",
         "mDAC_Mode01": "0",
         "mDAC_Mode02": "0",
         "mDAC_Mode03": "0",
         "mDAC_Multi_Tile_Sync": "false",
         "mDAC_NCO_Freq00": "0.0",
         "mDAC_NCO_Freq01": "0.0",
         "mDAC_NCO_Freq02": "0.0",
         "mDAC_NCO_Freq03": "0.0",
         "mDAC_NCO_Phase00": "0",
         "mDAC_NCO_Phase01": "0",
         "mDAC_NCO_Phase02": "0",
         "mDAC_NCO_Phase03": "0",
         "mDAC_Neg_Quadrature00": "false",
         "mDAC_Neg_Quadrature01": "false",
         "mDAC_Neg_Quadrature02": "false",
         "mDAC_Neg_Quadrature03": "false",
         "mDAC_Nyquist00": "0",
         "mDAC_Nyquist01": "0",
         "mDAC_Nyquist02": "0",
         "mDAC_Nyquist03": "0",
         "mDAC_Outclk_Freq": "50.000",
         "mDAC_PLL_Enable": "false",
         "mDAC_RESERVED_1_00": "false",
         "mDAC_RESERVED_1_01": "false",
         "mDAC_RESERVED_1_02": "false",
         "mDAC_RESERVED_1_03": "false",
         "mDAC_Refclk_Div": "1",
         "mDAC_Refclk_Freq": "6400.000",
         "mDAC_Sampling_Rate": "6.4",
         "mDAC_Slice00_Enable": "false",
         "mDAC_Slice01_Enable": "false",
         "mDAC_Slice02_Enable": "false",
         "mDAC_Slice03_Enable": "false",
         "mDAC_TDD_RTS00": "0",
         "mDAC_TDD_RTS01": "0",
         "mDAC_TDD_RTS02": "0",
         "mDAC_TDD_RTS03": "0",
         "mDAC_VOP": "20.0",
         "production_simulation": "0",
         "tb_adc_fft": "true",
         "tb_dac_fft": "true",
         "use_bram": "1"
        },
        "phys_addr": 2148007936,
        "registers": {},
        "state": null,
        "type": "xilinx.com:ip:usp_rf_data_converter:2.6"
       },
       "zynq_ultra_ps_e_0": {
        "device": "<pynq.pl_server.embedded_device.EmbeddedDevice object at 0xffff6fc07ca0>",
        "driver": "<class 'pynq.overlay.DefaultIP'>",
        "gpio": {},
        "interrupts": {},
        "parameters": {
         "ADDR_WIDTH": "40",
         "ARUSER_WIDTH": "16",
         "AWUSER_WIDTH": "16",
         "BUSER_WIDTH": "0",
         "CAN0_BOARD_INTERFACE": "custom",
         "CAN1_BOARD_INTERFACE": "custom",
         "CLK_DOMAIN": "mts_zynq_ultra_ps_e_0_0_pl_clk0",
         "CSU_BOARD_INTERFACE": "custom",
         "C_DP_USE_AUDIO": "0",
         "C_DP_USE_VIDEO": "0",
         "C_EMIO_GPIO_WIDTH": "1",
         "C_EN_EMIO_TRACE": "0",
         "C_EN_FIFO_ENET0": "0",
         "C_EN_FIFO_ENET1": "0",
         "C_EN_FIFO_ENET2": "0",
         "C_EN_FIFO_ENET3": "0",
         "C_MAXIGP0_DATA_WIDTH": "128",
         "C_MAXIGP1_DATA_WIDTH": "128",
         "C_MAXIGP2_DATA_WIDTH": "32",
         "C_NUM_F2P_0_INTR_INPUTS": "4",
         "C_NUM_F2P_1_INTR_INPUTS": "1",
         "C_NUM_FABRIC_RESETS": "1",
         "C_PL_CLK0_BUF": "TRUE",
         "C_PL_CLK1_BUF": "FALSE",
         "C_PL_CLK2_BUF": "FALSE",
         "C_PL_CLK3_BUF": "FALSE",
         "C_SAXIGP0_DATA_WIDTH": "128",
         "C_SAXIGP1_DATA_WIDTH": "128",
         "C_SAXIGP2_DATA_WIDTH": "32",
         "C_SAXIGP3_DATA_WIDTH": "32",
         "C_SAXIGP4_DATA_WIDTH": "32",
         "C_SAXIGP5_DATA_WIDTH": "128",
         "C_SAXIGP6_DATA_WIDTH": "128",
         "C_SD0_INTERNAL_BUS_WIDTH": "5",
         "C_SD1_INTERNAL_BUS_WIDTH": "8",
         "C_TRACE_DATA_WIDTH": "32",
         "C_TRACE_PIPELINE_WIDTH": "8",
         "C_USE_DEBUG_TEST": "0",
         "C_USE_DIFF_RW_CLK_GP0": "0",
         "C_USE_DIFF_RW_CLK_GP1": "0",
         "C_USE_DIFF_RW_CLK_GP2": "0",
         "C_USE_DIFF_RW_CLK_GP3": "0",
         "C_USE_DIFF_RW_CLK_GP4": "0",
         "C_USE_DIFF_RW_CLK_GP5": "0",
         "C_USE_DIFF_RW_CLK_GP6": "0",
         "Component_Name": "mts_zynq_ultra_ps_e_0_0",
         "DATA_WIDTH": "128",
         "DP_BOARD_INTERFACE": "custom",
         "EDK_IPTYPE": "PERIPHERAL",
         "FREQ_HZ": "100000000",
         "GEM0_BOARD_INTERFACE": "custom",
         "GEM1_BOARD_INTERFACE": "custom",
         "GEM2_BOARD_INTERFACE": "custom",
         "GEM3_BOARD_INTERFACE": "custom",
         "GPIO_BOARD_INTERFACE": "custom",
         "HAS_BRESP": "1",
         "HAS_BURST": "1",
         "HAS_CACHE": "1",
         "HAS_LOCK": "1",
         "HAS_PROT": "1",
         "HAS_QOS": "1",
         "HAS_REGION": "0",
         "HAS_RRESP": "1",
         "HAS_WSTRB": "1",
         "ID_WIDTH": "16",
         "IIC0_BOARD_INTERFACE": "custom",
         "IIC1_BOARD_INTERFACE": "custom",
         "INSERT_VIP": "0",
         "MAX_BURST_LENGTH": "256",
         "NAND_BOARD_INTERFACE": "custom",
         "NUM_READ_OUTSTANDING": "8",
         "NUM_READ_THREADS": "4",
         "NUM_WRITE_OUTSTANDING": "8",
         "NUM_WRITE_THREADS": "4",
         "PCIE_BOARD_INTERFACE": "custom",
         "PHASE": "0.0",
         "PJTAG_BOARD_INTERFACE": "custom",
         "PMU_BOARD_INTERFACE": "custom",
         "PROTOCOL": "AXI4",
         "PSU_BANK_0_IO_STANDARD": "LVCMOS18",
         "PSU_BANK_1_IO_STANDARD": "LVCMOS18",
         "PSU_BANK_2_IO_STANDARD": "LVCMOS18",
         "PSU_BANK_3_IO_STANDARD": "LVCMOS33",
         "PSU_DDR_RAM_HIGHADDR": "0xFFFFFFFF",
         "PSU_DDR_RAM_HIGHADDR_OFFSET": "0x800000000",
         "PSU_DDR_RAM_LOWADDR_OFFSET": "0x80000000",
         "PSU_DYNAMIC_DDR_CONFIG_EN": "0",
         "PSU_IMPORT_BOARD_PRESET": null,
         "PSU_MIO_0_DIRECTION": "out",
         "PSU_MIO_0_DRIVE_STRENGTH": "12",
         "PSU_MIO_0_INPUT_TYPE": "cmos",
         "PSU_MIO_0_POLARITY": "Default",
         "PSU_MIO_0_PULLUPDOWN": "pullup",
         "PSU_MIO_0_SLEW": "slow",
         "PSU_MIO_10_DIRECTION": "inout",
         "PSU_MIO_10_DRIVE_STRENGTH": "12",
         "PSU_MIO_10_INPUT_TYPE": "schmitt",
         "PSU_MIO_10_POLARITY": "Default",
         "PSU_MIO_10_PULLUPDOWN": "pullup",
         "PSU_MIO_10_SLEW": "slow",
         "PSU_MIO_11_DIRECTION": "inout",
         "PSU_MIO_11_DRIVE_STRENGTH": "12",
         "PSU_MIO_11_INPUT_TYPE": "schmitt",
         "PSU_MIO_11_POLARITY": "Default",
         "PSU_MIO_11_PULLUPDOWN": "pullup",
         "PSU_MIO_11_SLEW": "slow",
         "PSU_MIO_12_DIRECTION": "out",
         "PSU_MIO_12_DRIVE_STRENGTH": "12",
         "PSU_MIO_12_INPUT_TYPE": "cmos",
         "PSU_MIO_12_POLARITY": "Default",
         "PSU_MIO_12_PULLUPDOWN": "pullup",
         "PSU_MIO_12_SLEW": "slow",
         "PSU_MIO_13_DIRECTION": "inout",
         "PSU_MIO_13_DRIVE_STRENGTH": "12",
         "PSU_MIO_13_INPUT_TYPE": "cmos",
         "PSU_MIO_13_POLARITY": "Default",
         "PSU_MIO_13_PULLUPDOWN": "pullup",
         "PSU_MIO_13_SLEW": "fast",
         "PSU_MIO_14_DIRECTION": "inout",
         "PSU_MIO_14_DRIVE_STRENGTH": "12",
         "PSU_MIO_14_INPUT_TYPE": "cmos",
         "PSU_MIO_14_POLARITY": "Default",
         "PSU_MIO_14_PULLUPDOWN": "pullup",
         "PSU_MIO_14_SLEW": "fast",
         "PSU_MIO_15_DIRECTION": "inout",
         "PSU_MIO_15_DRIVE_STRENGTH": "12",
         "PSU_MIO_15_INPUT_TYPE": "cmos",
         "PSU_MIO_15_POLARITY": "Default",
         "PSU_MIO_15_PULLUPDOWN": "pullup",
         "PSU_MIO_15_SLEW": "fast",
         "PSU_MIO_16_DIRECTION": "inout",
         "PSU_MIO_16_DRIVE_STRENGTH": "12",
         "PSU_MIO_16_INPUT_TYPE": "cmos",
         "PSU_MIO_16_POLARITY": "Default",
         "PSU_MIO_16_PULLUPDOWN": "pullup",
         "PSU_MIO_16_SLEW": "fast",
         "PSU_MIO_17_DIRECTION": "inout",
         "PSU_MIO_17_DRIVE_STRENGTH": "12",
         "PSU_MIO_17_INPUT_TYPE": "cmos",
         "PSU_MIO_17_POLARITY": "Default",
         "PSU_MIO_17_PULLUPDOWN": "pullup",
         "PSU_MIO_17_SLEW": "fast",
         "PSU_MIO_18_DIRECTION": "in",
         "PSU_MIO_18_DRIVE_STRENGTH": "12",
         "PSU_MIO_18_INPUT_TYPE": "cmos",
         "PSU_MIO_18_POLARITY": "Default",
         "PSU_MIO_18_PULLUPDOWN": "pullup",
         "PSU_MIO_18_SLEW": "fast",
         "PSU_MIO_19_DIRECTION": "out",
         "PSU_MIO_19_DRIVE_STRENGTH": "12",
         "PSU_MIO_19_INPUT_TYPE": "cmos",
         "PSU_MIO_19_POLARITY": "Default",
         "PSU_MIO_19_PULLUPDOWN": "pullup",
         "PSU_MIO_19_SLEW": "fast",
         "PSU_MIO_1_DIRECTION": "inout",
         "PSU_MIO_1_DRIVE_STRENGTH": "12",
         "PSU_MIO_1_INPUT_TYPE": "schmitt",
         "PSU_MIO_1_POLARITY": "Default",
         "PSU_MIO_1_PULLUPDOWN": "pullup",
         "PSU_MIO_1_SLEW": "slow",
         "PSU_MIO_20_DIRECTION": "inout",
         "PSU_MIO_20_DRIVE_STRENGTH": "12",
         "PSU_MIO_20_INPUT_TYPE": "cmos",
         "PSU_MIO_20_POLARITY": "Default",
         "PSU_MIO_20_PULLUPDOWN": "pullup",
         "PSU_MIO_20_SLEW": "fast",
         "PSU_MIO_21_DIRECTION": "inout",
         "PSU_MIO_21_DRIVE_STRENGTH": "12",
         "PSU_MIO_21_INPUT_TYPE": "cmos",
         "PSU_MIO_21_POLARITY": "Default",
         "PSU_MIO_21_PULLUPDOWN": "pullup",
         "PSU_MIO_21_SLEW": "fast",
         "PSU_MIO_22_DIRECTION": "inout",
         "PSU_MIO_22_DRIVE_STRENGTH": "12",
         "PSU_MIO_22_INPUT_TYPE": "cmos",
         "PSU_MIO_22_POLARITY": "Default",
         "PSU_MIO_22_PULLUPDOWN": "pullup",
         "PSU_MIO_22_SLEW": "fast",
         "PSU_MIO_23_DIRECTION": "inout",
         "PSU_MIO_23_DRIVE_STRENGTH": "12",
         "PSU_MIO_23_INPUT_TYPE": "cmos",
         "PSU_MIO_23_POLARITY": "Default",
         "PSU_MIO_23_PULLUPDOWN": "pullup",
         "PSU_MIO_23_SLEW": "fast",
         "PSU_MIO_24_DIRECTION": "inout",
         "PSU_MIO_24_DRIVE_STRENGTH": "12",
         "PSU_MIO_24_INPUT_TYPE": "cmos",
         "PSU_MIO_24_POLARITY": "Default",
         "PSU_MIO_24_PULLUPDOWN": "pullup",
         "PSU_MIO_24_SLEW": "fast",
         "PSU_MIO_25_DIRECTION": "inout",
         "PSU_MIO_25_DRIVE_STRENGTH": "12",
         "PSU_MIO_25_INPUT_TYPE": "cmos",
         "PSU_MIO_25_POLARITY": "Default",
         "PSU_MIO_25_PULLUPDOWN": "pullup",
         "PSU_MIO_25_SLEW": "fast",
         "PSU_MIO_26_DIRECTION": "inout",
         "PSU_MIO_26_DRIVE_STRENGTH": "12",
         "PSU_MIO_26_INPUT_TYPE": "cmos",
         "PSU_MIO_26_POLARITY": "Default",
         "PSU_MIO_26_PULLUPDOWN": "pullup",
         "PSU_MIO_26_SLEW": "fast",
         "PSU_MIO_27_DIRECTION": "out",
         "PSU_MIO_27_DRIVE_STRENGTH": "12",
         "PSU_MIO_27_INPUT_TYPE": "cmos",
         "PSU_MIO_27_POLARITY": "Default",
         "PSU_MIO_27_PULLUPDOWN": "pullup",
         "PSU_MIO_27_SLEW": "slow",
         "PSU_MIO_28_DIRECTION": "in",
         "PSU_MIO_28_DRIVE_STRENGTH": "12",
         "PSU_MIO_28_INPUT_TYPE": "schmitt",
         "PSU_MIO_28_POLARITY": "Default",
         "PSU_MIO_28_PULLUPDOWN": "pullup",
         "PSU_MIO_28_SLEW": "fast",
         "PSU_MIO_29_DIRECTION": "out",
         "PSU_MIO_29_DRIVE_STRENGTH": "12",
         "PSU_MIO_29_INPUT_TYPE": "cmos",
         "PSU_MIO_29_POLARITY": "Default",
         "PSU_MIO_29_PULLUPDOWN": "pullup",
         "PSU_MIO_29_SLEW": "slow",
         "PSU_MIO_2_DIRECTION": "inout",
         "PSU_MIO_2_DRIVE_STRENGTH": "12",
         "PSU_MIO_2_INPUT_TYPE": "schmitt",
         "PSU_MIO_2_POLARITY": "Default",
         "PSU_MIO_2_PULLUPDOWN": "pullup",
         "PSU_MIO_2_SLEW": "slow",
         "PSU_MIO_30_DIRECTION": "in",
         "PSU_MIO_30_DRIVE_STRENGTH": "12",
         "PSU_MIO_30_INPUT_TYPE": "schmitt",
         "PSU_MIO_30_POLARITY": "Default",
         "PSU_MIO_30_PULLUPDOWN": "pullup",
         "PSU_MIO_30_SLEW": "fast",
         "PSU_MIO_31_DIRECTION": "inout",
         "PSU_MIO_31_DRIVE_STRENGTH": "12",
         "PSU_MIO_31_INPUT_TYPE": "cmos",
         "PSU_MIO_31_POLARITY": "Default",
         "PSU_MIO_31_PULLUPDOWN": "pullup",
         "PSU_MIO_31_SLEW": "fast",
         "PSU_MIO_32_DIRECTION": "out",
         "PSU_MIO_32_DRIVE_STRENGTH": "12",
         "PSU_MIO_32_INPUT_TYPE": "cmos",
         "PSU_MIO_32_POLARITY": "Default",
         "PSU_MIO_32_PULLUPDOWN": "pullup",
         "PSU_MIO_32_SLEW": "fast",
         "PSU_MIO_33_DIRECTION": "out",
         "PSU_MIO_33_DRIVE_STRENGTH": "12",
         "PSU_MIO_33_INPUT_TYPE": "cmos",
         "PSU_MIO_33_POLARITY": "Default",
         "PSU_MIO_33_PULLUPDOWN": "pullup",
         "PSU_MIO_33_SLEW": "fast",
         "PSU_MIO_34_DIRECTION": "out",
         "PSU_MIO_34_DRIVE_STRENGTH": "12",
         "PSU_MIO_34_INPUT_TYPE": "cmos",
         "PSU_MIO_34_POLARITY": "Default",
         "PSU_MIO_34_PULLUPDOWN": "pullup",
         "PSU_MIO_34_SLEW": "fast",
         "PSU_MIO_35_DIRECTION": "out",
         "PSU_MIO_35_DRIVE_STRENGTH": "12",
         "PSU_MIO_35_INPUT_TYPE": "cmos",
         "PSU_MIO_35_POLARITY": "Default",
         "PSU_MIO_35_PULLUPDOWN": "pullup",
         "PSU_MIO_35_SLEW": "fast",
         "PSU_MIO_36_DIRECTION": "out",
         "PSU_MIO_36_DRIVE_STRENGTH": "12",
         "PSU_MIO_36_INPUT_TYPE": "cmos",
         "PSU_MIO_36_POLARITY": "Default",
         "PSU_MIO_36_PULLUPDOWN": "pullup",
         "PSU_MIO_36_SLEW": "fast",
         "PSU_MIO_37_DIRECTION": "out",
         "PSU_MIO_37_DRIVE_STRENGTH": "12",
         "PSU_MIO_37_INPUT_TYPE": "cmos",
         "PSU_MIO_37_POLARITY": "Default",
         "PSU_MIO_37_PULLUPDOWN": "pullup",
         "PSU_MIO_37_SLEW": "fast",
         "PSU_MIO_38_DIRECTION": "inout",
         "PSU_MIO_38_DRIVE_STRENGTH": "12",
         "PSU_MIO_38_INPUT_TYPE": "cmos",
         "PSU_MIO_38_POLARITY": "Default",
         "PSU_MIO_38_PULLUPDOWN": "pullup",
         "PSU_MIO_38_SLEW": "fast",
         "PSU_MIO_39_DIRECTION": "inout",
         "PSU_MIO_39_DRIVE_STRENGTH": "12",
         "PSU_MIO_39_INPUT_TYPE": "schmitt",
         "PSU_MIO_39_POLARITY": "Default",
         "PSU_MIO_39_PULLUPDOWN": "pullup",
         "PSU_MIO_39_SLEW": "slow",
         "PSU_MIO_3_DIRECTION": "inout",
         "PSU_MIO_3_DRIVE_STRENGTH": "12",
         "PSU_MIO_3_INPUT_TYPE": "schmitt",
         "PSU_MIO_3_POLARITY": "Default",
         "PSU_MIO_3_PULLUPDOWN": "pullup",
         "PSU_MIO_3_SLEW": "slow",
         "PSU_MIO_40_DIRECTION": "inout",
         "PSU_MIO_40_DRIVE_STRENGTH": "12",
         "PSU_MIO_40_INPUT_TYPE": "schmitt",
         "PSU_MIO_40_POLARITY": "Default",
         "PSU_MIO_40_PULLUPDOWN": "pullup",
         "PSU_MIO_40_SLEW": "slow",
         "PSU_MIO_41_DIRECTION": "inout",
         "PSU_MIO_41_DRIVE_STRENGTH": "12",
         "PSU_MIO_41_INPUT_TYPE": "schmitt",
         "PSU_MIO_41_POLARITY": "Default",
         "PSU_MIO_41_PULLUPDOWN": "pullup",
         "PSU_MIO_41_SLEW": "slow",
         "PSU_MIO_42_DIRECTION": "inout",
         "PSU_MIO_42_DRIVE_STRENGTH": "12",
         "PSU_MIO_42_INPUT_TYPE": "schmitt",
         "PSU_MIO_42_POLARITY": "Default",
         "PSU_MIO_42_PULLUPDOWN": "pullup",
         "PSU_MIO_42_SLEW": "slow",
         "PSU_MIO_43_DIRECTION": "inout",
         "PSU_MIO_43_DRIVE_STRENGTH": "12",
         "PSU_MIO_43_INPUT_TYPE": "cmos",
         "PSU_MIO_43_POLARITY": "Default",
         "PSU_MIO_43_PULLUPDOWN": "pullup",
         "PSU_MIO_43_SLEW": "fast",
         "PSU_MIO_44_DIRECTION": "inout",
         "PSU_MIO_44_DRIVE_STRENGTH": "12",
         "PSU_MIO_44_INPUT_TYPE": "cmos",
         "PSU_MIO_44_POLARITY": "Default",
         "PSU_MIO_44_PULLUPDOWN": "pullup",
         "PSU_MIO_44_SLEW": "fast",
         "PSU_MIO_45_DIRECTION": "in",
         "PSU_MIO_45_DRIVE_STRENGTH": "12",
         "PSU_MIO_45_INPUT_TYPE": "schmitt",
         "PSU_MIO_45_POLARITY": "Default",
         "PSU_MIO_45_PULLUPDOWN": "pullup",
         "PSU_MIO_45_SLEW": "fast",
         "PSU_MIO_46_DIRECTION": "inout",
         "PSU_MIO_46_DRIVE_STRENGTH": "12",
         "PSU_MIO_46_INPUT_TYPE": "schmitt",
         "PSU_MIO_46_POLARITY": "Default",
         "PSU_MIO_46_PULLUPDOWN": "pullup",
         "PSU_MIO_46_SLEW": "slow",
         "PSU_MIO_47_DIRECTION": "inout",
         "PSU_MIO_47_DRIVE_STRENGTH": "12",
         "PSU_MIO_47_INPUT_TYPE": "schmitt",
         "PSU_MIO_47_POLARITY": "Default",
         "PSU_MIO_47_PULLUPDOWN": "pullup",
         "PSU_MIO_47_SLEW": "slow",
         "PSU_MIO_48_DIRECTION": "inout",
         "PSU_MIO_48_DRIVE_STRENGTH": "12",
         "PSU_MIO_48_INPUT_TYPE": "schmitt",
         "PSU_MIO_48_POLARITY": "Default",
         "PSU_MIO_48_PULLUPDOWN": "pullup",
         "PSU_MIO_48_SLEW": "slow",
         "PSU_MIO_49_DIRECTION": "inout",
         "PSU_MIO_49_DRIVE_STRENGTH": "12",
         "PSU_MIO_49_INPUT_TYPE": "schmitt",
         "PSU_MIO_49_POLARITY": "Default",
         "PSU_MIO_49_PULLUPDOWN": "pullup",
         "PSU_MIO_49_SLEW": "slow",
         "PSU_MIO_4_DIRECTION": "inout",
         "PSU_MIO_4_DRIVE_STRENGTH": "12",
         "PSU_MIO_4_INPUT_TYPE": "schmitt",
         "PSU_MIO_4_POLARITY": "Default",
         "PSU_MIO_4_PULLUPDOWN": "pullup",
         "PSU_MIO_4_SLEW": "slow",
         "PSU_MIO_50_DIRECTION": "inout",
         "PSU_MIO_50_DRIVE_STRENGTH": "12",
         "PSU_MIO_50_INPUT_TYPE": "schmitt",
         "PSU_MIO_50_POLARITY": "Default",
         "PSU_MIO_50_PULLUPDOWN": "pullup",
         "PSU_MIO_50_SLEW": "slow",
         "PSU_MIO_51_DIRECTION": "out",
         "PSU_MIO_51_DRIVE_STRENGTH": "12",
         "PSU_MIO_51_INPUT_TYPE": "cmos",
         "PSU_MIO_51_POLARITY": "Default",
         "PSU_MIO_51_PULLUPDOWN": "pullup",
         "PSU_MIO_51_SLEW": "slow",
         "PSU_MIO_52_DIRECTION": "in",
         "PSU_MIO_52_DRIVE_STRENGTH": "12",
         "PSU_MIO_52_INPUT_TYPE": "schmitt",
         "PSU_MIO_52_POLARITY": "Default",
         "PSU_MIO_52_PULLUPDOWN": "pullup",
         "PSU_MIO_52_SLEW": "fast",
         "PSU_MIO_53_DIRECTION": "in",
         "PSU_MIO_53_DRIVE_STRENGTH": "12",
         "PSU_MIO_53_INPUT_TYPE": "schmitt",
         "PSU_MIO_53_POLARITY": "Default",
         "PSU_MIO_53_PULLUPDOWN": "pullup",
         "PSU_MIO_53_SLEW": "fast",
         "PSU_MIO_54_DIRECTION": "inout",
         "PSU_MIO_54_DRIVE_STRENGTH": "12",
         "PSU_MIO_54_INPUT_TYPE": "schmitt",
         "PSU_MIO_54_POLARITY": "Default",
         "PSU_MIO_54_PULLUPDOWN": "pullup",
         "PSU_MIO_54_SLEW": "slow",
         "PSU_MIO_55_DIRECTION": "in",
         "PSU_MIO_55_DRIVE_STRENGTH": "12",
         "PSU_MIO_55_INPUT_TYPE": "schmitt",
         "PSU_MIO_55_POLARITY": "Default",
         "PSU_MIO_55_PULLUPDOWN": "pullup",
         "PSU_MIO_55_SLEW": "fast",
         "PSU_MIO_56_DIRECTION": "inout",
         "PSU_MIO_56_DRIVE_STRENGTH": "12",
         "PSU_MIO_56_INPUT_TYPE": "schmitt",
         "PSU_MIO_56_POLARITY": "Default",
         "PSU_MIO_56_PULLUPDOWN": "pullup",
         "PSU_MIO_56_SLEW": "slow",
         "PSU_MIO_57_DIRECTION": "inout",
         "PSU_MIO_57_DRIVE_STRENGTH": "12",
         "PSU_MIO_57_INPUT_TYPE": "schmitt",
         "PSU_MIO_57_POLARITY": "Default",
         "PSU_MIO_57_PULLUPDOWN": "pullup",
         "PSU_MIO_57_SLEW": "slow",
         "PSU_MIO_58_DIRECTION": "out",
         "PSU_MIO_58_DRIVE_STRENGTH": "12",
         "PSU_MIO_58_INPUT_TYPE": "cmos",
         "PSU_MIO_58_POLARITY": "Default",
         "PSU_MIO_58_PULLUPDOWN": "pullup",
         "PSU_MIO_58_SLEW": "slow",
         "PSU_MIO_59_DIRECTION": "inout",
         "PSU_MIO_59_DRIVE_STRENGTH": "12",
         "PSU_MIO_59_INPUT_TYPE": "schmitt",
         "PSU_MIO_59_POLARITY": "Default",
         "PSU_MIO_59_PULLUPDOWN": "pullup",
         "PSU_MIO_59_SLEW": "slow",
         "PSU_MIO_5_DIRECTION": "out",
         "PSU_MIO_5_DRIVE_STRENGTH": "12",
         "PSU_MIO_5_INPUT_TYPE": "cmos",
         "PSU_MIO_5_POLARITY": "Default",
         "PSU_MIO_5_PULLUPDOWN": "pullup",
         "PSU_MIO_5_SLEW": "slow",
         "PSU_MIO_60_DIRECTION": "inout",
         "PSU_MIO_60_DRIVE_STRENGTH": "12",
         "PSU_MIO_60_INPUT_TYPE": "schmitt",
         "PSU_MIO_60_POLARITY": "Default",
         "PSU_MIO_60_PULLUPDOWN": "pullup",
         "PSU_MIO_60_SLEW": "slow",
         "PSU_MIO_61_DIRECTION": "inout",
         "PSU_MIO_61_DRIVE_STRENGTH": "12",
         "PSU_MIO_61_INPUT_TYPE": "schmitt",
         "PSU_MIO_61_POLARITY": "Default",
         "PSU_MIO_61_PULLUPDOWN": "pullup",
         "PSU_MIO_61_SLEW": "slow",
         "PSU_MIO_62_DIRECTION": "inout",
         "PSU_MIO_62_DRIVE_STRENGTH": "12",
         "PSU_MIO_62_INPUT_TYPE": "schmitt",
         "PSU_MIO_62_POLARITY": "Default",
         "PSU_MIO_62_PULLUPDOWN": "pullup",
         "PSU_MIO_62_SLEW": "slow",
         "PSU_MIO_63_DIRECTION": "inout",
         "PSU_MIO_63_DRIVE_STRENGTH": "12",
         "PSU_MIO_63_INPUT_TYPE": "schmitt",
         "PSU_MIO_63_POLARITY": "Default",
         "PSU_MIO_63_PULLUPDOWN": "pullup",
         "PSU_MIO_63_SLEW": "slow",
         "PSU_MIO_64_DIRECTION": "out",
         "PSU_MIO_64_DRIVE_STRENGTH": "12",
         "PSU_MIO_64_INPUT_TYPE": "cmos",
         "PSU_MIO_64_POLARITY": "Default",
         "PSU_MIO_64_PULLUPDOWN": "pullup",
         "PSU_MIO_64_SLEW": "slow",
         "PSU_MIO_65_DIRECTION": "out",
         "PSU_MIO_65_DRIVE_STRENGTH": "12",
         "PSU_MIO_65_INPUT_TYPE": "cmos",
         "PSU_MIO_65_POLARITY": "Default",
         "PSU_MIO_65_PULLUPDOWN": "pullup",
         "PSU_MIO_65_SLEW": "slow",
         "PSU_MIO_66_DIRECTION": "out",
         "PSU_MIO_66_DRIVE_STRENGTH": "12",
         "PSU_MIO_66_INPUT_TYPE": "cmos",
         "PSU_MIO_66_POLARITY": "Default",
         "PSU_MIO_66_PULLUPDOWN": "pullup",
         "PSU_MIO_66_SLEW": "slow",
         "PSU_MIO_67_DIRECTION": "out",
         "PSU_MIO_67_DRIVE_STRENGTH": "12",
         "PSU_MIO_67_INPUT_TYPE": "cmos",
         "PSU_MIO_67_POLARITY": "Default",
         "PSU_MIO_67_PULLUPDOWN": "pullup",
         "PSU_MIO_67_SLEW": "slow",
         "PSU_MIO_68_DIRECTION": "out",
         "PSU_MIO_68_DRIVE_STRENGTH": "12",
         "PSU_MIO_68_INPUT_TYPE": "cmos",
         "PSU_MIO_68_POLARITY": "Default",
         "PSU_MIO_68_PULLUPDOWN": "pullup",
         "PSU_MIO_68_SLEW": "slow",
         "PSU_MIO_69_DIRECTION": "out",
         "PSU_MIO_69_DRIVE_STRENGTH": "12",
         "PSU_MIO_69_INPUT_TYPE": "cmos",
         "PSU_MIO_69_POLARITY": "Default",
         "PSU_MIO_69_PULLUPDOWN": "pullup",
         "PSU_MIO_69_SLEW": "slow",
         "PSU_MIO_6_DIRECTION": "out",
         "PSU_MIO_6_DRIVE_STRENGTH": "12",
         "PSU_MIO_6_INPUT_TYPE": "cmos",
         "PSU_MIO_6_POLARITY": "Default",
         "PSU_MIO_6_PULLUPDOWN": "pullup",
         "PSU_MIO_6_SLEW": "slow",
         "PSU_MIO_70_DIRECTION": "in",
         "PSU_MIO_70_DRIVE_STRENGTH": "12",
         "PSU_MIO_70_INPUT_TYPE": "schmitt",
         "PSU_MIO_70_POLARITY": "Default",
         "PSU_MIO_70_PULLUPDOWN": "pullup",
         "PSU_MIO_70_SLEW": "fast",
         "PSU_MIO_71_DIRECTION": "in",
         "PSU_MIO_71_DRIVE_STRENGTH": "12",
         "PSU_MIO_71_INPUT_TYPE": "schmitt",
         "PSU_MIO_71_POLARITY": "Default",
         "PSU_MIO_71_PULLUPDOWN": "pullup",
         "PSU_MIO_71_SLEW": "fast",
         "PSU_MIO_72_DIRECTION": "in",
         "PSU_MIO_72_DRIVE_STRENGTH": "12",
         "PSU_MIO_72_INPUT_TYPE": "schmitt",
         "PSU_MIO_72_POLARITY": "Default",
         "PSU_MIO_72_PULLUPDOWN": "pullup",
         "PSU_MIO_72_SLEW": "fast",
         "PSU_MIO_73_DIRECTION": "in",
         "PSU_MIO_73_DRIVE_STRENGTH": "12",
         "PSU_MIO_73_INPUT_TYPE": "schmitt",
         "PSU_MIO_73_POLARITY": "Default",
         "PSU_MIO_73_PULLUPDOWN": "pullup",
         "PSU_MIO_73_SLEW": "fast",
         "PSU_MIO_74_DIRECTION": "in",
         "PSU_MIO_74_DRIVE_STRENGTH": "12",
         "PSU_MIO_74_INPUT_TYPE": "schmitt",
         "PSU_MIO_74_POLARITY": "Default",
         "PSU_MIO_74_PULLUPDOWN": "pullup",
         "PSU_MIO_74_SLEW": "fast",
         "PSU_MIO_75_DIRECTION": "in",
         "PSU_MIO_75_DRIVE_STRENGTH": "12",
         "PSU_MIO_75_INPUT_TYPE": "schmitt",
         "PSU_MIO_75_POLARITY": "Default",
         "PSU_MIO_75_PULLUPDOWN": "pullup",
         "PSU_MIO_75_SLEW": "fast",
         "PSU_MIO_76_DIRECTION": "out",
         "PSU_MIO_76_DRIVE_STRENGTH": "12",
         "PSU_MIO_76_INPUT_TYPE": "cmos",
         "PSU_MIO_76_POLARITY": "Default",
         "PSU_MIO_76_PULLUPDOWN": "pullup",
         "PSU_MIO_76_SLEW": "slow",
         "PSU_MIO_77_DIRECTION": "inout",
         "PSU_MIO_77_DRIVE_STRENGTH": "12",
         "PSU_MIO_77_INPUT_TYPE": "schmitt",
         "PSU_MIO_77_POLARITY": "Default",
         "PSU_MIO_77_PULLUPDOWN": "pullup",
         "PSU_MIO_77_SLEW": "slow",
         "PSU_MIO_7_DIRECTION": "out",
         "PSU_MIO_7_DRIVE_STRENGTH": "12",
         "PSU_MIO_7_INPUT_TYPE": "cmos",
         "PSU_MIO_7_POLARITY": "Default",
         "PSU_MIO_7_PULLUPDOWN": "pullup",
         "PSU_MIO_7_SLEW": "slow",
         "PSU_MIO_8_DIRECTION": "inout",
         "PSU_MIO_8_DRIVE_STRENGTH": "12",
         "PSU_MIO_8_INPUT_TYPE": "schmitt",
         "PSU_MIO_8_POLARITY": "Default",
         "PSU_MIO_8_PULLUPDOWN": "pullup",
         "PSU_MIO_8_SLEW": "slow",
         "PSU_MIO_9_DIRECTION": "inout",
         "PSU_MIO_9_DRIVE_STRENGTH": "12",
         "PSU_MIO_9_INPUT_TYPE": "schmitt",
         "PSU_MIO_9_POLARITY": "Default",
         "PSU_MIO_9_PULLUPDOWN": "pullup",
         "PSU_MIO_9_SLEW": "slow",
         "PSU_MIO_TREE_PERIPHERALS": "Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO0 MIO#I2C 0#I2C 0#I2C 1#I2C 1#UART 0#UART 0#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO1 MIO#DPAUX#DPAUX#DPAUX#DPAUX#GPIO1 MIO#PMU GPO 0#PMU GPO 1#PMU GPO 2#PMU GPO 3#PMU GPO 4#PMU GPO 5#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#GPIO1 MIO#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3",
         "PSU_MIO_TREE_SIGNALS": "sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk#n_ss_out_upper#mo_upper[0]#mo_upper[1]#mo_upper[2]#mo_upper[3]#sclk_out_upper#gpio0[13]#scl_out#sda_out#scl_out#sda_out#rxd#txd#gpio0[20]#gpio0[21]#gpio0[22]#gpio0[23]#gpio0[24]#gpio0[25]#gpio1[26]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#gpio1[31]#gpo[0]#gpo[1]#gpo[2]#gpo[3]#gpo[4]#gpo[5]#gpio1[38]#sdio1_data_out[4]#sdio1_data_out[5]#sdio1_data_out[6]#sdio1_data_out[7]#gpio1[43]#gpio1[44]#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out",
         "PSU_PERIPHERAL_BOARD_PRESET": null,
         "PSU_SD0_INTERNAL_BUS_WIDTH": "8",
         "PSU_SD1_INTERNAL_BUS_WIDTH": "8",
         "PSU_SMC_CYCLE_T0": "NA",
         "PSU_SMC_CYCLE_T1": "NA",
         "PSU_SMC_CYCLE_T2": "NA",
         "PSU_SMC_CYCLE_T3": "NA",
         "PSU_SMC_CYCLE_T4": "NA",
         "PSU_SMC_CYCLE_T5": "NA",
         "PSU_SMC_CYCLE_T6": "NA",
         "PSU_UIPARAM_GENERATE_SUMMARY": "<Select>",
         "PSU_USB3__DUAL_CLOCK_ENABLE": "1",
         "PSU_VALUE_SILVERSION": "3",
         "PSU__ACPU0__POWER__ON": "1",
         "PSU__ACPU1__POWER__ON": "1",
         "PSU__ACPU2__POWER__ON": "1",
         "PSU__ACPU3__POWER__ON": "1",
         "PSU__ACTUAL__IP": "1",
         "PSU__ACT_DDR_FREQ_MHZ": "1050.000000",
         "PSU__AFI0_COHERENCY": "0",
         "PSU__AFI1_COHERENCY": "0",
         "PSU__AUX_REF_CLK__FREQMHZ": "33.333",
         "PSU__CAN0_LOOP_CAN1__ENABLE": "0",
         "PSU__CAN0__GRP_CLK__ENABLE": "0",
         "PSU__CAN0__GRP_CLK__IO": "<Select>",
         "PSU__CAN0__PERIPHERAL__ENABLE": "0",
         "PSU__CAN0__PERIPHERAL__IO": "<Select>",
         "PSU__CAN1__GRP_CLK__ENABLE": "0",
         "PSU__CAN1__GRP_CLK__IO": "<Select>",
         "PSU__CAN1__PERIPHERAL__ENABLE": "0",
         "PSU__CAN1__PERIPHERAL__IO": "<Select>",
         "PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ": "1200.000000",
         "PSU__CRF_APB__ACPU_CTRL__DIVISOR0": "1",
         "PSU__CRF_APB__ACPU_CTRL__FREQMHZ": "1200",
         "PSU__CRF_APB__ACPU_CTRL__SRCSEL": "APLL",
         "PSU__CRF_APB__ACPU__FRAC_ENABLED": "0",
         "PSU__CRF_APB__AFI0_REF_CTRL__ACT_FREQMHZ": "667",
         "PSU__CRF_APB__AFI0_REF_CTRL__DIVISOR0": "2",
         "PSU__CRF_APB__AFI0_REF_CTRL__FREQMHZ": "667",
         "PSU__CRF_APB__AFI0_REF_CTRL__SRCSEL": "DPLL",
         "PSU__CRF_APB__AFI0_REF__ENABLE": "0",
         "PSU__CRF_APB__AFI1_REF_CTRL__ACT_FREQMHZ": "667",
         "PSU__CRF_APB__AFI1_REF_CTRL__DIVISOR0": "2",
         "PSU__CRF_APB__AFI1_REF_CTRL__FREQMHZ": "667",
         "PSU__CRF_APB__AFI1_REF_CTRL__SRCSEL": "DPLL",
         "PSU__CRF_APB__AFI1_REF__ENABLE": "0",
         "PSU__CRF_APB__AFI2_REF_CTRL__ACT_FREQMHZ": "667",
         "PSU__CRF_APB__AFI2_REF_CTRL__DIVISOR0": "2",
         "PSU__CRF_APB__AFI2_REF_CTRL__FREQMHZ": "667",
         "PSU__CRF_APB__AFI2_REF_CTRL__SRCSEL": "DPLL",
         "PSU__CRF_APB__AFI2_REF__ENABLE": "0",
         "PSU__CRF_APB__AFI3_REF_CTRL__ACT_FREQMHZ": "667",
         "PSU__CRF_APB__AFI3_REF_CTRL__DIVISOR0": "2",
         "PSU__CRF_APB__AFI3_REF_CTRL__FREQMHZ": "667",
         "PSU__CRF_APB__AFI3_REF_CTRL__SRCSEL": "DPLL",
         "PSU__CRF_APB__AFI3_REF__ENABLE": "0",
         "PSU__CRF_APB__AFI4_REF_CTRL__ACT_FREQMHZ": "667",
         "PSU__CRF_APB__AFI4_REF_CTRL__DIVISOR0": "2",
         "PSU__CRF_APB__AFI4_REF_CTRL__FREQMHZ": "667",
         "PSU__CRF_APB__AFI4_REF_CTRL__SRCSEL": "DPLL",
         "PSU__CRF_APB__AFI4_REF__ENABLE": "0",
         "PSU__CRF_APB__AFI5_REF_CTRL__ACT_FREQMHZ": "667",
         "PSU__CRF_APB__AFI5_REF_CTRL__DIVISOR0": "2",
         "PSU__CRF_APB__AFI5_REF_CTRL__FREQMHZ": "667",
         "PSU__CRF_APB__AFI5_REF_CTRL__SRCSEL": "DPLL",
         "PSU__CRF_APB__AFI5_REF__ENABLE": "0",
         "PSU__CRF_APB__APLL_CTRL__DIV2": "1",
         "PSU__CRF_APB__APLL_CTRL__FBDIV": "72",
         "PSU__CRF_APB__APLL_CTRL__FRACDATA": "0.000000",
         "PSU__CRF_APB__APLL_CTRL__FRACFREQ": "27.138",
         "PSU__CRF_APB__APLL_CTRL__SRCSEL": "PSS_REF_CLK",
         "PSU__CRF_APB__APLL_FRAC_CFG__ENABLED": "0",
         "PSU__CRF_APB__APLL_TO_LPD_CTRL__DIVISOR0": "3",
         "PSU__CRF_APB__APM_CTRL__ACT_FREQMHZ": "1",
         "PSU__CRF_APB__APM_CTRL__DIVISOR0": "1",
         "PSU__CRF_APB__APM_CTRL__FREQMHZ": "1",
         "PSU__CRF_APB__APM_CTRL__SRCSEL": "<Select>",
         "PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ": "250.000000",
         "PSU__CRF_APB__DBG_FPD_CTRL__DIVISOR0": "2",
         "PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ": "250",
         "PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL": "IOPLL",
         "PSU__CRF_APB__DBG_TRACE_CTRL__ACT_FREQMHZ": "250",
         "PSU__CRF_APB__DBG_TRACE_CTRL__DIVISOR0": "5",
         "PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ": "250",
         "PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL": "IOPLL",
         "PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ": "250.000000",
         "PSU__CRF_APB__DBG_TSTMP_CTRL__DIVISOR0": "2",
         "PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ": "250",
         "PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL": "IOPLL",
         "PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ": "525.000000",
         "PSU__CRF_APB__DDR_CTRL__DIVISOR0": "2",
         "PSU__CRF_APB__DDR_CTRL__FREQMHZ": "1067",
         "PSU__CRF_APB__DDR_CTRL__SRCSEL": "DPLL",
         "PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ": "600.000000",
         "PSU__CRF_APB__DPDMA_REF_CTRL__DIVISOR0": "2",
         "PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ": "600",
         "PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL": "APLL",
         "PSU__CRF_APB__DPLL_CTRL__DIV2": "1",
         "PSU__CRF_APB__DPLL_CTRL__FBDIV": "63",
         "PSU__CRF_APB__DPLL_CTRL__FRACDATA": "0.000000",
         "PSU__CRF_APB__DPLL_CTRL__FRACFREQ": "27.138",
         "PSU__CRF_APB__DPLL_CTRL__SRCSEL": "PSS_REF_CLK",
         "PSU__CRF_APB__DPLL_FRAC_CFG__ENABLED": "0",
         "PSU__CRF_APB__DPLL_TO_LPD_CTRL__DIVISOR0": "2",
         "PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ": "25.000000",
         "PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR0": "15",
         "PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR1": "1",
         "PSU__CRF_APB__DP_AUDIO_REF_CTRL__FREQMHZ": "25",
         "PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL": "RPLL",
         "PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED": "0",
         "PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ": "26.785715",
         "PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR0": "14",
         "PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR1": "1",
         "PSU__CRF_APB__DP_STC_REF_CTRL__FREQMHZ": "27",
         "PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL": "RPLL",
         "PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ": "300.000000",
         "PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR0": "5",
         "PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR1": "1",
         "PSU__CRF_APB__DP_VIDEO_REF_CTRL__FREQMHZ": "300",
         "PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL": "VPLL",
         "PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED": "0",
         "PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ": "600.000000",
         "PSU__CRF_APB__GDMA_REF_CTRL__DIVISOR0": "2",
         "PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ": "600",
         "PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL": "APLL",
         "PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ": "0",
         "PSU__CRF_APB__GPU_REF_CTRL__DIVISOR0": "3",
         "PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ": "500",
         "PSU__CRF_APB__GPU_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRF_APB__GTGREF0_REF_CTRL__ACT_FREQMHZ": "-1",
         "PSU__CRF_APB__GTGREF0_REF_CTRL__DIVISOR0": "-1",
         "PSU__CRF_APB__GTGREF0_REF_CTRL__FREQMHZ": "-1",
         "PSU__CRF_APB__GTGREF0_REF_CTRL__SRCSEL": "NA",
         "PSU__CRF_APB__GTGREF0__ENABLE": "NA",
         "PSU__CRF_APB__PCIE_REF_CTRL__ACT_FREQMHZ": "250",
         "PSU__CRF_APB__PCIE_REF_CTRL__DIVISOR0": "6",
         "PSU__CRF_APB__PCIE_REF_CTRL__FREQMHZ": "250",
         "PSU__CRF_APB__PCIE_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ": "250.000000",
         "PSU__CRF_APB__SATA_REF_CTRL__DIVISOR0": "2",
         "PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ": "250",
         "PSU__CRF_APB__SATA_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ": "100.000000",
         "PSU__CRF_APB__TOPSW_LSBUS_CTRL__DIVISOR0": "5",
         "PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ": "100",
         "PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL": "IOPLL",
         "PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ": "525.000000",
         "PSU__CRF_APB__TOPSW_MAIN_CTRL__DIVISOR0": "2",
         "PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ": "533.33",
         "PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL": "DPLL",
         "PSU__CRF_APB__VPLL_CTRL__DIV2": "1",
         "PSU__CRF_APB__VPLL_CTRL__FBDIV": "90",
         "PSU__CRF_APB__VPLL_CTRL__FRACDATA": "0.000000",
         "PSU__CRF_APB__VPLL_CTRL__FRACFREQ": "27.138",
         "PSU__CRF_APB__VPLL_CTRL__SRCSEL": "PSS_REF_CLK",
         "PSU__CRF_APB__VPLL_FRAC_CFG__ENABLED": "0",
         "PSU__CRF_APB__VPLL_TO_LPD_CTRL__DIVISOR0": "3",
         "PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ": "500.000000",
         "PSU__CRL_APB__ADMA_REF_CTRL__DIVISOR0": "3",
         "PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ": "500",
         "PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__AFI6_REF_CTRL__ACT_FREQMHZ": "500",
         "PSU__CRL_APB__AFI6_REF_CTRL__DIVISOR0": "3",
         "PSU__CRL_APB__AFI6_REF_CTRL__FREQMHZ": "500",
         "PSU__CRL_APB__AFI6_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__AFI6__ENABLE": "0",
         "PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ": "50.000000",
         "PSU__CRL_APB__AMS_REF_CTRL__DIVISOR0": "30",
         "PSU__CRL_APB__AMS_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__AMS_REF_CTRL__FREQMHZ": "50",
         "PSU__CRL_APB__AMS_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__CAN0_REF_CTRL__ACT_FREQMHZ": "100",
         "PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR0": "15",
         "PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__CAN0_REF_CTRL__FREQMHZ": "100",
         "PSU__CRL_APB__CAN0_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__CAN1_REF_CTRL__ACT_FREQMHZ": "100",
         "PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR0": "15",
         "PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ": "100",
         "PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ": "500.000000",
         "PSU__CRL_APB__CPU_R5_CTRL__DIVISOR0": "3",
         "PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ": "500",
         "PSU__CRL_APB__CPU_R5_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__CSU_PLL_CTRL__ACT_FREQMHZ": "180",
         "PSU__CRL_APB__CSU_PLL_CTRL__DIVISOR0": "3",
         "PSU__CRL_APB__CSU_PLL_CTRL__FREQMHZ": "180",
         "PSU__CRL_APB__CSU_PLL_CTRL__SRCSEL": "SysOsc",
         "PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ": "250.000000",
         "PSU__CRL_APB__DBG_LPD_CTRL__DIVISOR0": "6",
         "PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ": "250",
         "PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__ACT_FREQMHZ": "1000",
         "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__DIVISOR0": "6",
         "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__FREQMHZ": "1000",
         "PSU__CRL_APB__DEBUG_R5_ATCLK_CTRL__SRCSEL": "RPLL",
         "PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ": "1500.000000",
         "PSU__CRL_APB__DLL_REF_CTRL__FREQMHZ": "1500",
         "PSU__CRL_APB__DLL_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__GEM0_REF_CTRL__ACT_FREQMHZ": "125",
         "PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR0": "12",
         "PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__GEM0_REF_CTRL__FREQMHZ": "125",
         "PSU__CRL_APB__GEM0_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__GEM1_REF_CTRL__ACT_FREQMHZ": "125",
         "PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR0": "12",
         "PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__GEM1_REF_CTRL__FREQMHZ": "125",
         "PSU__CRL_APB__GEM1_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__GEM2_REF_CTRL__ACT_FREQMHZ": "125",
         "PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR0": "12",
         "PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__GEM2_REF_CTRL__FREQMHZ": "125",
         "PSU__CRL_APB__GEM2_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ": "125.000000",
         "PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR0": "12",
         "PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ": "125",
         "PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ": "250.000000",
         "PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR0": "6",
         "PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__GEM_TSU_REF_CTRL__FREQMHZ": "250",
         "PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ": "100.000000",
         "PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR0": "15",
         "PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ": "100",
         "PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ": "100.000000",
         "PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR0": "15",
         "PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ": "100",
         "PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__IOPLL_CTRL__DIV2": "1",
         "PSU__CRL_APB__IOPLL_CTRL__FBDIV": "90",
         "PSU__CRL_APB__IOPLL_CTRL__FRACDATA": "0.000000",
         "PSU__CRL_APB__IOPLL_CTRL__FRACFREQ": "27.138",
         "PSU__CRL_APB__IOPLL_CTRL__SRCSEL": "PSS_REF_CLK",
         "PSU__CRL_APB__IOPLL_FRAC_CFG__ENABLED": "0",
         "PSU__CRL_APB__IOPLL_TO_FPD_CTRL__DIVISOR0": "3",
         "PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ": "250.000000",
         "PSU__CRL_APB__IOU_SWITCH_CTRL__DIVISOR0": "6",
         "PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ": "250",
         "PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ": "100.000000",
         "PSU__CRL_APB__LPD_LSBUS_CTRL__DIVISOR0": "15",
         "PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ": "100",
         "PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ": "500.000000",
         "PSU__CRL_APB__LPD_SWITCH_CTRL__DIVISOR0": "3",
         "PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ": "500",
         "PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__NAND_REF_CTRL__ACT_FREQMHZ": "100",
         "PSU__CRL_APB__NAND_REF_CTRL__DIVISOR0": "15",
         "PSU__CRL_APB__NAND_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__NAND_REF_CTRL__FREQMHZ": "100",
         "PSU__CRL_APB__NAND_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__OCM_MAIN_CTRL__ACT_FREQMHZ": "500",
         "PSU__CRL_APB__OCM_MAIN_CTRL__DIVISOR0": "3",
         "PSU__CRL_APB__OCM_MAIN_CTRL__FREQMHZ": "500",
         "PSU__CRL_APB__OCM_MAIN_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ": "187.500000",
         "PSU__CRL_APB__PCAP_CTRL__DIVISOR0": "8",
         "PSU__CRL_APB__PCAP_CTRL__FREQMHZ": "200",
         "PSU__CRL_APB__PCAP_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ": "100.000000",
         "PSU__CRL_APB__PL0_REF_CTRL__DIVISOR0": "15",
         "PSU__CRL_APB__PL0_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ": "100",
         "PSU__CRL_APB__PL0_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ": "333.333313",
         "PSU__CRL_APB__PL1_REF_CTRL__DIVISOR0": "4",
         "PSU__CRL_APB__PL1_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ": "100",
         "PSU__CRL_APB__PL1_REF_CTRL__SRCSEL": "RPLL",
         "PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ": "100",
         "PSU__CRL_APB__PL2_REF_CTRL__DIVISOR0": "4",
         "PSU__CRL_APB__PL2_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__PL2_REF_CTRL__FREQMHZ": "100",
         "PSU__CRL_APB__PL2_REF_CTRL__SRCSEL": "RPLL",
         "PSU__CRL_APB__PL3_REF_CTRL__ACT_FREQMHZ": "100",
         "PSU__CRL_APB__PL3_REF_CTRL__DIVISOR0": "4",
         "PSU__CRL_APB__PL3_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__PL3_REF_CTRL__FREQMHZ": "100",
         "PSU__CRL_APB__PL3_REF_CTRL__SRCSEL": "RPLL",
         "PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ": "125.000000",
         "PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR0": "12",
         "PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ": "125",
         "PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__RPLL_CTRL__DIV2": "1",
         "PSU__CRL_APB__RPLL_CTRL__FBDIV": "45",
         "PSU__CRL_APB__RPLL_CTRL__FRACDATA": "0.000000",
         "PSU__CRL_APB__RPLL_CTRL__FRACFREQ": "27.138",
         "PSU__CRL_APB__RPLL_CTRL__SRCSEL": "PSS_REF_CLK",
         "PSU__CRL_APB__RPLL_FRAC_CFG__ENABLED": "0",
         "PSU__CRL_APB__RPLL_TO_FPD_CTRL__DIVISOR0": "2",
         "PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ": "200",
         "PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR0": "7",
         "PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__SDIO0_REF_CTRL__FREQMHZ": "200",
         "PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL": "RPLL",
         "PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ": "187.500000",
         "PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR0": "8",
         "PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ": "200",
         "PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__SPI0_REF_CTRL__ACT_FREQMHZ": "214",
         "PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR0": "7",
         "PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__SPI0_REF_CTRL__FREQMHZ": "200",
         "PSU__CRL_APB__SPI0_REF_CTRL__SRCSEL": "RPLL",
         "PSU__CRL_APB__SPI1_REF_CTRL__ACT_FREQMHZ": "214",
         "PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR0": "7",
         "PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__SPI1_REF_CTRL__FREQMHZ": "200",
         "PSU__CRL_APB__SPI1_REF_CTRL__SRCSEL": "RPLL",
         "PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ": "100.000000",
         "PSU__CRL_APB__TIMESTAMP_REF_CTRL__DIVISOR0": "15",
         "PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ": "100",
         "PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ": "100.000000",
         "PSU__CRL_APB__UART0_REF_CTRL__DIVISOR0": "15",
         "PSU__CRL_APB__UART0_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ": "100",
         "PSU__CRL_APB__UART0_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ": "99.999001",
         "PSU__CRL_APB__UART1_REF_CTRL__DIVISOR0": "15",
         "PSU__CRL_APB__UART1_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ": "100",
         "PSU__CRL_APB__UART1_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ": "250.000000",
         "PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR0": "6",
         "PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ": "250",
         "PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__USB1_BUS_REF_CTRL__ACT_FREQMHZ": "250",
         "PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR0": "6",
         "PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR1": "1",
         "PSU__CRL_APB__USB1_BUS_REF_CTRL__FREQMHZ": "250",
         "PSU__CRL_APB__USB1_BUS_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ": "20.000000",
         "PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR0": "25",
         "PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR1": "3",
         "PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ": "20",
         "PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL": "IOPLL",
         "PSU__CRL_APB__USB3__ENABLE": "1",
         "PSU__CSUPMU__PERIPHERAL__VALID": "1",
         "PSU__CSU_COHERENCY": "0",
         "PSU__CSU__CSU_TAMPER_0__ENABLE": "0",
         "PSU__CSU__CSU_TAMPER_0__ERASE_BBRAM": "0",
         "PSU__CSU__CSU_TAMPER_0__RESPONSE": "<Select>",
         "PSU__CSU__CSU_TAMPER_10__ENABLE": "0",
         "PSU__CSU__CSU_TAMPER_10__ERASE_BBRAM": "0",
         "PSU__CSU__CSU_TAMPER_10__RESPONSE": "<Select>",
         "PSU__CSU__CSU_TAMPER_11__ENABLE": "0",
         "PSU__CSU__CSU_TAMPER_11__ERASE_BBRAM": "0",
         "PSU__CSU__CSU_TAMPER_11__RESPONSE": "<Select>",
         "PSU__CSU__CSU_TAMPER_12__ENABLE": "0",
         "PSU__CSU__CSU_TAMPER_12__ERASE_BBRAM": "0",
         "PSU__CSU__CSU_TAMPER_12__RESPONSE": "<Select>",
         "PSU__CSU__CSU_TAMPER_1__ENABLE": "0",
         "PSU__CSU__CSU_TAMPER_1__ERASE_BBRAM": "0",
         "PSU__CSU__CSU_TAMPER_1__RESPONSE": "<Select>",
         "PSU__CSU__CSU_TAMPER_2__ENABLE": "0",
         "PSU__CSU__CSU_TAMPER_2__ERASE_BBRAM": "0",
         "PSU__CSU__CSU_TAMPER_2__RESPONSE": "<Select>",
         "PSU__CSU__CSU_TAMPER_3__ENABLE": "0",
         "PSU__CSU__CSU_TAMPER_3__ERASE_BBRAM": "0",
         "PSU__CSU__CSU_TAMPER_3__RESPONSE": "<Select>",
         "PSU__CSU__CSU_TAMPER_4__ENABLE": "0",
         "PSU__CSU__CSU_TAMPER_4__ERASE_BBRAM": "0",
         "PSU__CSU__CSU_TAMPER_4__RESPONSE": "<Select>",
         "PSU__CSU__CSU_TAMPER_5__ENABLE": "0",
         "PSU__CSU__CSU_TAMPER_5__ERASE_BBRAM": "0",
         "PSU__CSU__CSU_TAMPER_5__RESPONSE": "<Select>",
         "PSU__CSU__CSU_TAMPER_6__ENABLE": "0",
         "PSU__CSU__CSU_TAMPER_6__ERASE_BBRAM": "0",
         "PSU__CSU__CSU_TAMPER_6__RESPONSE": "<Select>",
         "PSU__CSU__CSU_TAMPER_7__ENABLE": "0",
         "PSU__CSU__CSU_TAMPER_7__ERASE_BBRAM": "0",
         "PSU__CSU__CSU_TAMPER_7__RESPONSE": "<Select>",
         "PSU__CSU__CSU_TAMPER_8__ENABLE": "0",
         "PSU__CSU__CSU_TAMPER_8__ERASE_BBRAM": "0",
         "PSU__CSU__CSU_TAMPER_8__RESPONSE": "<Select>",
         "PSU__CSU__CSU_TAMPER_9__ENABLE": "0",
         "PSU__CSU__CSU_TAMPER_9__ERASE_BBRAM": "0",
         "PSU__CSU__CSU_TAMPER_9__RESPONSE": "<Select>",
         "PSU__CSU__PERIPHERAL__ENABLE": "0",
         "PSU__CSU__PERIPHERAL__IO": "<Select>",
         "PSU__DDRC__ADDR_MIRROR": "0",
         "PSU__DDRC__AL": "0",
         "PSU__DDRC__BANK_ADDR_COUNT": "2",
         "PSU__DDRC__BG_ADDR_COUNT": "1",
         "PSU__DDRC__BRC_MAPPING": "ROW_BANK_COL",
         "PSU__DDRC__BUS_WIDTH": "64 Bit",
         "PSU__DDRC__CL": "15",
         "PSU__DDRC__CLOCK_STOP_EN": "0",
         "PSU__DDRC__COL_ADDR_COUNT": "10",
         "PSU__DDRC__COMPONENTS": "UDIMM",
         "PSU__DDRC__CWL": "14",
         "PSU__DDRC__DDR3L_T_REF_RANGE": "NA",
         "PSU__DDRC__DDR3_T_REF_RANGE": "NA",
         "PSU__DDRC__DDR4_ADDR_MAPPING": "0",
         "PSU__DDRC__DDR4_CAL_MODE_ENABLE": "0",
         "PSU__DDRC__DDR4_CRC_CONTROL": "0",
         "PSU__DDRC__DDR4_MAXPWR_SAVING_EN": "0",
         "PSU__DDRC__DDR4_T_REF_MODE": "0",
         "PSU__DDRC__DDR4_T_REF_RANGE": "Normal (0-85)",
         "PSU__DDRC__DEEP_PWR_DOWN_EN": "0",
         "PSU__DDRC__DERATE_INT_D": "<Select>",
         "PSU__DDRC__DEVICE_CAPACITY": "8192 MBits",
         "PSU__DDRC__DIMM_ADDR_MIRROR": "0",
         "PSU__DDRC__DM_DBI": "DM_NO_DBI",
         "PSU__DDRC__DQMAP_0_3": "0",
         "PSU__DDRC__DQMAP_12_15": "0",
         "PSU__DDRC__DQMAP_16_19": "0",
         "PSU__DDRC__DQMAP_20_23": "0",
         "PSU__DDRC__DQMAP_24_27": "0",
         "PSU__DDRC__DQMAP_28_31": "0",
         "PSU__DDRC__DQMAP_32_35": "0",
         "PSU__DDRC__DQMAP_36_39": "0",
         "PSU__DDRC__DQMAP_40_43": "0",
         "PSU__DDRC__DQMAP_44_47": "0",
         "PSU__DDRC__DQMAP_48_51": "0",
         "PSU__DDRC__DQMAP_4_7": "0",
         "PSU__DDRC__DQMAP_52_55": "0",
         "PSU__DDRC__DQMAP_56_59": "0",
         "PSU__DDRC__DQMAP_60_63": "0",
         "PSU__DDRC__DQMAP_64_67": "0",
         "PSU__DDRC__DQMAP_68_71": "0",
         "PSU__DDRC__DQMAP_8_11": "0",
         "PSU__DDRC__DRAM_WIDTH": "16 Bits",
         "PSU__DDRC__ECC": "Disabled",
         "PSU__DDRC__ECC_SCRUB": "0",
         "PSU__DDRC__ENABLE": "1",
         "PSU__DDRC__ENABLE_2T_TIMING": "0",
         "PSU__DDRC__ENABLE_DP_SWITCH": "0",
         "PSU__DDRC__ENABLE_LP4_HAS_ECC_COMP": "0",
         "PSU__DDRC__ENABLE_LP4_SLOWBOOT": "0",
         "PSU__DDRC__EN_2ND_CLK": "0",
         "PSU__DDRC__FGRM": "1X",
         "PSU__DDRC__FREQ_MHZ": "1",
         "PSU__DDRC__HIGH_TEMP": "<Select>",
         "PSU__DDRC__LPDDR3_DUALRANK_SDP": "0",
         "PSU__DDRC__LPDDR3_T_REF_RANGE": "NA",
         "PSU__DDRC__LPDDR4_T_REF_RANGE": "NA",
         "PSU__DDRC__LP_ASR": "manual normal",
         "PSU__DDRC__MEMORY_TYPE": "DDR 4",
         "PSU__DDRC__PARITY_ENABLE": "0",
         "PSU__DDRC__PARTNO": "<Select>",
         "PSU__DDRC__PER_BANK_REFRESH": "0",
         "PSU__DDRC__PHY_DBI_MODE": "0",
         "PSU__DDRC__PLL_BYPASS": "0",
         "PSU__DDRC__PWR_DOWN_EN": "0",
         "PSU__DDRC__RANK_ADDR_COUNT": "0",
         "PSU__DDRC__RD_DQS_CENTER": "0",
         "PSU__DDRC__ROW_ADDR_COUNT": "16",
         "PSU__DDRC__SB_TARGET": "15-15-15",
         "PSU__DDRC__SELF_REF_ABORT": "0",
         "PSU__DDRC__SPEED_BIN": "DDR4_2133P",
         "PSU__DDRC__STATIC_RD_MODE": "0",
         "PSU__DDRC__TRAIN_DATA_EYE": "1",
         "PSU__DDRC__TRAIN_READ_GATE": "1",
         "PSU__DDRC__TRAIN_WRITE_LEVEL": "1",
         "PSU__DDRC__T_FAW": "30.0",
         "PSU__DDRC__T_RAS_MIN": "33",
         "PSU__DDRC__T_RC": "47.06",
         "PSU__DDRC__T_RCD": "15",
         "PSU__DDRC__T_RP": "15",
         "PSU__DDRC__VENDOR_PART": "OTHERS",
         "PSU__DDRC__VIDEO_BUFFER_SIZE": "0",
         "PSU__DDRC__VREF": "1",
         "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": "1",
         "PSU__DDR_QOS_ENABLE": "0",
         "PSU__DDR_QOS_FIX_HP0_RDQOS": null,
         "PSU__DDR_QOS_FIX_HP0_WRQOS": null,
         "PSU__DDR_QOS_FIX_HP1_RDQOS": null,
         "PSU__DDR_QOS_FIX_HP1_WRQOS": null,
         "PSU__DDR_QOS_FIX_HP2_RDQOS": null,
         "PSU__DDR_QOS_FIX_HP2_WRQOS": null,
         "PSU__DDR_QOS_FIX_HP3_RDQOS": null,
         "PSU__DDR_QOS_FIX_HP3_WRQOS": null,
         "PSU__DDR_QOS_HP0_RDQOS": null,
         "PSU__DDR_QOS_HP0_WRQOS": null,
         "PSU__DDR_QOS_HP1_RDQOS": null,
         "PSU__DDR_QOS_HP1_WRQOS": null,
         "PSU__DDR_QOS_HP2_RDQOS": null,
         "PSU__DDR_QOS_HP2_WRQOS": null,
         "PSU__DDR_QOS_HP3_RDQOS": null,
         "PSU__DDR_QOS_HP3_WRQOS": null,
         "PSU__DDR_QOS_PORT0_TYPE": "<Select>",
         "PSU__DDR_QOS_PORT1_VN1_TYPE": "<Select>",
         "PSU__DDR_QOS_PORT1_VN2_TYPE": "<Select>",
         "PSU__DDR_QOS_PORT2_VN1_TYPE": "<Select>",
         "PSU__DDR_QOS_PORT2_VN2_TYPE": "<Select>",
         "PSU__DDR_QOS_PORT3_TYPE": "<Select>",
         "PSU__DDR_QOS_PORT4_TYPE": "<Select>",
         "PSU__DDR_QOS_PORT5_TYPE": "<Select>",
         "PSU__DDR_QOS_RD_HPR_THRSHLD": null,
         "PSU__DDR_QOS_RD_LPR_THRSHLD": null,
         "PSU__DDR_QOS_WR_THRSHLD": null,
         "PSU__DDR_SW_REFRESH_ENABLED": "1",
         "PSU__DDR__INTERFACE__FREQMHZ": "533.500",
         "PSU__DEVICE_TYPE": "RFSOC",
         "PSU__DISPLAYPORT__LANE0__ENABLE": "1",
         "PSU__DISPLAYPORT__LANE0__IO": "GT Lane1",
         "PSU__DISPLAYPORT__LANE1__ENABLE": "1",
         "PSU__DISPLAYPORT__LANE1__IO": "GT Lane0",
         "PSU__DISPLAYPORT__PERIPHERAL__ENABLE": "1",
         "PSU__DLL__ISUSED": "1",
         "PSU__DPAUX__PERIPHERAL__ENABLE": "1",
         "PSU__DPAUX__PERIPHERAL__IO": "MIO 27 .. 30",
         "PSU__DP__LANE_SEL": "Dual Lower",
         "PSU__DP__REF_CLK_FREQ": "27",
         "PSU__DP__REF_CLK_SEL": "Ref Clk1",
         "PSU__ENABLE__DDR__REFRESH__SIGNALS": "0",
         "PSU__ENET0__FIFO__ENABLE": "0",
         "PSU__ENET0__GRP_MDIO__ENABLE": "0",
         "PSU__ENET0__GRP_MDIO__IO": "<Select>",
         "PSU__ENET0__PERIPHERAL__ENABLE": "0",
         "PSU__ENET0__PERIPHERAL__IO": "<Select>",
         "PSU__ENET0__PTP__ENABLE": "0",
         "PSU__ENET0__TSU__ENABLE": "0",
         "PSU__ENET1__FIFO__ENABLE": "0",
         "PSU__ENET1__GRP_MDIO__ENABLE": "0",
         "PSU__ENET1__GRP_MDIO__IO": "<Select>",
         "PSU__ENET1__PERIPHERAL__ENABLE": "0",
         "PSU__ENET1__PERIPHERAL__IO": "<Select>",
         "PSU__ENET1__PTP__ENABLE": "0",
         "PSU__ENET1__TSU__ENABLE": "0",
         "PSU__ENET2__FIFO__ENABLE": "0",
         "PSU__ENET2__GRP_MDIO__ENABLE": "0",
         "PSU__ENET2__GRP_MDIO__IO": "<Select>",
         "PSU__ENET2__PERIPHERAL__ENABLE": "0",
         "PSU__ENET2__PERIPHERAL__IO": "<Select>",
         "PSU__ENET2__PTP__ENABLE": "0",
         "PSU__ENET2__TSU__ENABLE": "0",
         "PSU__ENET3__FIFO__ENABLE": "0",
         "PSU__ENET3__GRP_MDIO__ENABLE": "1",
         "PSU__ENET3__GRP_MDIO__IO": "MIO 76 .. 77",
         "PSU__ENET3__PERIPHERAL__ENABLE": "1",
         "PSU__ENET3__PERIPHERAL__IO": "MIO 64 .. 75",
         "PSU__ENET3__PTP__ENABLE": "0",
         "PSU__ENET3__TSU__ENABLE": "0",
         "PSU__EN_AXI_STATUS_PORTS": "0",
         "PSU__EN_EMIO_TRACE": "0",
         "PSU__EP__IP": "0",
         "PSU__EXPAND__CORESIGHT": "0",
         "PSU__EXPAND__FPD_SLAVES": "0",
         "PSU__EXPAND__GIC": "0",
         "PSU__EXPAND__LOWER_LPS_SLAVES": "0",
         "PSU__EXPAND__UPPER_LPS_SLAVES": "0",
         "PSU__FPDMASTERS_COHERENCY": "0",
         "PSU__FPD_SLCR__WDT1__ACT_FREQMHZ": "100.000000",
         "PSU__FPD_SLCR__WDT1__FREQMHZ": "100.000000",
         "PSU__FPD_SLCR__WDT_CLK_SEL__SELECT": "APB",
         "PSU__FPGA_PL0_ENABLE": "1",
         "PSU__FPGA_PL1_ENABLE": "0",
         "PSU__FPGA_PL2_ENABLE": "0",
         "PSU__FPGA_PL3_ENABLE": "0",
         "PSU__FP__POWER__ON": "1",
         "PSU__FTM__CTI_IN_0": "0",
         "PSU__FTM__CTI_IN_1": "0",
         "PSU__FTM__CTI_IN_2": "0",
         "PSU__FTM__CTI_IN_3": "0",
         "PSU__FTM__CTI_OUT_0": "0",
         "PSU__FTM__CTI_OUT_1": "0",
         "PSU__FTM__CTI_OUT_2": "0",
         "PSU__FTM__CTI_OUT_3": "0",
         "PSU__FTM__GPI": "0",
         "PSU__FTM__GPO": "0",
         "PSU__GEM0_COHERENCY": "0",
         "PSU__GEM0_ROUTE_THROUGH_FPD": "0",
         "PSU__GEM0__REF_CLK_FREQ": "<Select>",
         "PSU__GEM0__REF_CLK_SEL": "<Select>",
         "PSU__GEM1_COHERENCY": "0",
         "PSU__GEM1_ROUTE_THROUGH_FPD": "0",
         "PSU__GEM1__REF_CLK_FREQ": "<Select>",
         "PSU__GEM1__REF_CLK_SEL": "<Select>",
         "PSU__GEM2_COHERENCY": "0",
         "PSU__GEM2_ROUTE_THROUGH_FPD": "0",
         "PSU__GEM2__REF_CLK_FREQ": "<Select>",
         "PSU__GEM2__REF_CLK_SEL": "<Select>",
         "PSU__GEM3_COHERENCY": "0",
         "PSU__GEM3_ROUTE_THROUGH_FPD": "0",
         "PSU__GEM3__REF_CLK_FREQ": "<Select>",
         "PSU__GEM3__REF_CLK_SEL": "<Select>",
         "PSU__GEM__TSU__ENABLE": "0",
         "PSU__GEM__TSU__IO": "<Select>",
         "PSU__GEN_IPI_0__MASTER": "APU",
         "PSU__GEN_IPI_10__MASTER": "NONE",
         "PSU__GEN_IPI_1__MASTER": "RPU0",
         "PSU__GEN_IPI_2__MASTER": "RPU1",
         "PSU__GEN_IPI_3__MASTER": "PMU",
         "PSU__GEN_IPI_4__MASTER": "PMU",
         "PSU__GEN_IPI_5__MASTER": "PMU",
         "PSU__GEN_IPI_6__MASTER": "PMU",
         "PSU__GEN_IPI_7__MASTER": "NONE",
         "PSU__GEN_IPI_8__MASTER": "NONE",
         "PSU__GEN_IPI_9__MASTER": "NONE",
         "PSU__GEN_IPI__TRUSTZONE": "<Select>",
         "PSU__GPIO0_MIO__IO": "MIO 0 .. 25",
         "PSU__GPIO0_MIO__PERIPHERAL__ENABLE": "1",
         "PSU__GPIO1_MIO__IO": "MIO 26 .. 51",
         "PSU__GPIO1_MIO__PERIPHERAL__ENABLE": "1",
         "PSU__GPIO2_MIO__IO": "<Select>",
         "PSU__GPIO2_MIO__PERIPHERAL__ENABLE": "0",
         "PSU__GPIO_EMIO_WIDTH": "1",
         "PSU__GPIO_EMIO__PERIPHERAL__ENABLE": "0",
         "PSU__GPIO_EMIO__PERIPHERAL__IO": "<Select>",
         "PSU__GPIO_EMIO__WIDTH": "[94:0]",
         "PSU__GPU_PP0__POWER__ON": "0",
         "PSU__GPU_PP1__POWER__ON": "0",
         "PSU__GT_REF_CLK__FREQMHZ": "33.333",
         "PSU__GT__LINK_SPEED": "HBR",
         "PSU__GT__PRE_EMPH_LVL_4": "0",
         "PSU__GT__VLT_SWNG_LVL_4": "0",
         "PSU__HIGH_ADDRESS__ENABLE": "1",
         "PSU__HPM0_FPD__NUM_READ_THREADS": "4",
         "PSU__HPM0_FPD__NUM_WRITE_THREADS": "4",
         "PSU__HPM0_LPD__NUM_READ_THREADS": "4",
         "PSU__HPM0_LPD__NUM_WRITE_THREADS": "4",
         "PSU__HPM1_FPD__NUM_READ_THREADS": "4",
         "PSU__HPM1_FPD__NUM_WRITE_THREADS": "4",
         "PSU__I2C0_LOOP_I2C1__ENABLE": "0",
         "PSU__I2C0__GRP_INT__ENABLE": "0",
         "PSU__I2C0__GRP_INT__IO": "<Select>",
         "PSU__I2C0__PERIPHERAL__ENABLE": "1",
         "PSU__I2C0__PERIPHERAL__IO": "MIO 14 .. 15",
         "PSU__I2C1__GRP_INT__ENABLE": "0",
         "PSU__I2C1__GRP_INT__IO": "<Select>",
         "PSU__I2C1__PERIPHERAL__ENABLE": "1",
         "PSU__I2C1__PERIPHERAL__IO": "MIO 16 .. 17",
         "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL": "APB",
         "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL": "APB",
         "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL": "APB",
         "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL": "APB",
         "PSU__IOU_SLCR__TTC0__ACT_FREQMHZ": "100.000000",
         "PSU__IOU_SLCR__TTC0__FREQMHZ": "100.000000",
         "PSU__IOU_SLCR__TTC1__ACT_FREQMHZ": "100.000000",
         "PSU__IOU_SLCR__TTC1__FREQMHZ": "100.000000",
         "PSU__IOU_SLCR__TTC2__ACT_FREQMHZ": "100.000000",
         "PSU__IOU_SLCR__TTC2__FREQMHZ": "100.000000",
         "PSU__IOU_SLCR__TTC3__ACT_FREQMHZ": "100.000000",
         "PSU__IOU_SLCR__TTC3__FREQMHZ": "100.000000",
         "PSU__IOU_SLCR__WDT0__ACT_FREQMHZ": "100.000000",
         "PSU__IOU_SLCR__WDT0__FREQMHZ": "100.000000",
         "PSU__IOU_SLCR__WDT_CLK_SEL__SELECT": "APB",
         "PSU__IRQ_P2F_ADMA_CHAN__INT": "0",
         "PSU__IRQ_P2F_AIB_AXI__INT": "0",
         "PSU__IRQ_P2F_AMS__INT": "0",
         "PSU__IRQ_P2F_APM_FPD__INT": "0",
         "PSU__IRQ_P2F_APU_COMM__INT": "0",
         "PSU__IRQ_P2F_APU_CPUMNT__INT": "0",
         "PSU__IRQ_P2F_APU_CTI__INT": "0",
         "PSU__IRQ_P2F_APU_EXTERR__INT": "0",
         "PSU__IRQ_P2F_APU_IPI__INT": "0",
         "PSU__IRQ_P2F_APU_L2ERR__INT": "0",
         "PSU__IRQ_P2F_APU_PMU__INT": "0",
         "PSU__IRQ_P2F_APU_REGS__INT": "0",
         "PSU__IRQ_P2F_ATB_LPD__INT": "0",
         "PSU__IRQ_P2F_CAN0__INT": "0",
         "PSU__IRQ_P2F_CAN1__INT": "0",
         "PSU__IRQ_P2F_CLKMON__INT": "0",
         "PSU__IRQ_P2F_CSUPMU_WDT__INT": "0",
         "PSU__IRQ_P2F_CSU_DMA__INT": "0",
         "PSU__IRQ_P2F_CSU__INT": "0",
         "PSU__IRQ_P2F_DDR_SS__INT": "0",
         "PSU__IRQ_P2F_DPDMA__INT": "0",
         "PSU__IRQ_P2F_DPORT__INT": "0",
         "PSU__IRQ_P2F_EFUSE__INT": "0",
         "PSU__IRQ_P2F_ENT0_WAKEUP__INT": "0",
         "PSU__IRQ_P2F_ENT0__INT": "0",
         "PSU__IRQ_P2F_ENT1_WAKEUP__INT": "0",
         "PSU__IRQ_P2F_ENT1__INT": "0",
         "PSU__IRQ_P2F_ENT2_WAKEUP__INT": "0",
         "PSU__IRQ_P2F_ENT2__INT": "0",
         "PSU__IRQ_P2F_ENT3_WAKEUP__INT": "0",
         "PSU__IRQ_P2F_ENT3__INT": "0",
         "PSU__IRQ_P2F_FPD_APB__INT": "0",
         "PSU__IRQ_P2F_FPD_ATB_ERR__INT": "0",
         "PSU__IRQ_P2F_FP_WDT__INT": "0",
         "PSU__IRQ_P2F_GDMA_CHAN__INT": "0",
         "PSU__IRQ_P2F_GPIO__INT": "0",
         "PSU__IRQ_P2F_GPU__INT": "0",
         "PSU__IRQ_P2F_I2C0__INT": "0",
         "PSU__IRQ_P2F_I2C1__INT": "0",
         "PSU__IRQ_P2F_LPD_APB__INT": "0",
         "PSU__IRQ_P2F_LPD_APM__INT": "0",
         "PSU__IRQ_P2F_LP_WDT__INT": "0",
         "PSU__IRQ_P2F_NAND__INT": "0",
         "PSU__IRQ_P2F_OCM_ERR__INT": "0",
         "PSU__IRQ_P2F_PCIE_DMA__INT": "0",
         "PSU__IRQ_P2F_PCIE_LEGACY__INT": "0",
         "PSU__IRQ_P2F_PCIE_MSC__INT": "0",
         "PSU__IRQ_P2F_PCIE_MSI__INT": "0",
         "PSU__IRQ_P2F_PL_IPI__INT": "0",
         "PSU__IRQ_P2F_QSPI__INT": "0",
         "PSU__IRQ_P2F_R5_CORE0_ECC_ERR__INT": "0",
         "PSU__IRQ_P2F_R5_CORE1_ECC_ERR__INT": "0",
         "PSU__IRQ_P2F_RPU_IPI__INT": "0",
         "PSU__IRQ_P2F_RPU_PERMON__INT": "0",
         "PSU__IRQ_P2F_RTC_ALARM__INT": "0",
         "PSU__IRQ_P2F_RTC_SECONDS__INT": "0",
         "PSU__IRQ_P2F_SATA__INT": "0",
         "PSU__IRQ_P2F_SDIO0_WAKE__INT": "0",
         "PSU__IRQ_P2F_SDIO0__INT": "0",
         "PSU__IRQ_P2F_SDIO1_WAKE__INT": "0",
         "PSU__IRQ_P2F_SDIO1__INT": "0",
         "PSU__IRQ_P2F_SPI0__INT": "0",
         "PSU__IRQ_P2F_SPI1__INT": "0",
         "PSU__IRQ_P2F_TTC0__INT0": "0",
         "PSU__IRQ_P2F_TTC0__INT1": "0",
         "PSU__IRQ_P2F_TTC0__INT2": "0",
         "PSU__IRQ_P2F_TTC1__INT0": "0",
         "PSU__IRQ_P2F_TTC1__INT1": "0",
         "PSU__IRQ_P2F_TTC1__INT2": "0",
         "PSU__IRQ_P2F_TTC2__INT0": "0",
         "PSU__IRQ_P2F_TTC2__INT1": "0",
         "PSU__IRQ_P2F_TTC2__INT2": "0",
         "PSU__IRQ_P2F_TTC3__INT0": "0",
         "PSU__IRQ_P2F_TTC3__INT1": "0",
         "PSU__IRQ_P2F_TTC3__INT2": "0",
         "PSU__IRQ_P2F_UART0__INT": "0",
         "PSU__IRQ_P2F_UART1__INT": "0",
         "PSU__IRQ_P2F_USB3_ENDPOINT__INT0": "0",
         "PSU__IRQ_P2F_USB3_ENDPOINT__INT1": "0",
         "PSU__IRQ_P2F_USB3_OTG__INT0": "0",
         "PSU__IRQ_P2F_USB3_OTG__INT1": "0",
         "PSU__IRQ_P2F_USB3_PMU_WAKEUP__INT": "0",
         "PSU__IRQ_P2F_XMPU_FPD__INT": "0",
         "PSU__IRQ_P2F_XMPU_LPD__INT": "0",
         "PSU__IRQ_P2F__INTF_FPD_SMMU__INT": "0",
         "PSU__IRQ_P2F__INTF_PPD_CCI__INT": "0",
         "PSU__L2_BANK0__POWER__ON": "1",
         "PSU__LPDMA0_COHERENCY": "0",
         "PSU__LPDMA1_COHERENCY": "0",
         "PSU__LPDMA2_COHERENCY": "0",
         "PSU__LPDMA3_COHERENCY": "0",
         "PSU__LPDMA4_COHERENCY": "0",
         "PSU__LPDMA5_COHERENCY": "0",
         "PSU__LPDMA6_COHERENCY": "0",
         "PSU__LPDMA7_COHERENCY": "0",
         "PSU__LPD_SLCR__CSUPMU_WDT_CLK_SEL__SELECT": "APB",
         "PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ": "100.000000",
         "PSU__LPD_SLCR__CSUPMU__FREQMHZ": "100.000000",
         "PSU__MAXIGP0__DATA_WIDTH": "128",
         "PSU__MAXIGP1__DATA_WIDTH": "128",
         "PSU__MAXIGP2__DATA_WIDTH": "32",
         "PSU__M_AXI_GP0_SUPPORTS_NARROW_BURST": "1",
         "PSU__M_AXI_GP0__FREQMHZ": "100.0",
         "PSU__M_AXI_GP1_SUPPORTS_NARROW_BURST": "1",
         "PSU__M_AXI_GP1__FREQMHZ": "100.0",
         "PSU__M_AXI_GP2_SUPPORTS_NARROW_BURST": "1",
         "PSU__M_AXI_GP2__FREQMHZ": "100.0",
         "PSU__NAND_COHERENCY": "0",
         "PSU__NAND_ROUTE_THROUGH_FPD": "0",
         "PSU__NAND__CHIP_ENABLE__ENABLE": "0",
         "PSU__NAND__CHIP_ENABLE__IO": "<Select>",
         "PSU__NAND__DATA_STROBE__ENABLE": "0",
         "PSU__NAND__DATA_STROBE__IO": "<Select>",
         "PSU__NAND__PERIPHERAL__ENABLE": "0",
         "PSU__NAND__PERIPHERAL__IO": "<Select>",
         "PSU__NAND__READY0_BUSY__ENABLE": "0",
         "PSU__NAND__READY0_BUSY__IO": "<Select>",
         "PSU__NAND__READY1_BUSY__ENABLE": "0",
         "PSU__NAND__READY1_BUSY__IO": "<Select>",
         "PSU__NAND__READY_BUSY__ENABLE": "0",
         "PSU__NAND__READY_BUSY__IO": "<Select>",
         "PSU__NUM_F2P0__INTR__INPUTS": "4",
         "PSU__NUM_F2P1__INTR__INPUTS": "1",
         "PSU__NUM_FABRIC_RESETS": "1",
         "PSU__OCM_BANK0__POWER__ON": "1",
         "PSU__OCM_BANK1__POWER__ON": "1",
         "PSU__OCM_BANK2__POWER__ON": "1",
         "PSU__OCM_BANK3__POWER__ON": "1",
         "PSU__OVERRIDE_HPX_QOS": "0",
         "PSU__OVERRIDE__BASIC_CLOCK": "0",
         "PSU__PCIE__ACS_VIOLAION": "0",
         "PSU__PCIE__ACS_VIOLATION": "0",
         "PSU__PCIE__AER_CAPABILITY": "0",
         "PSU__PCIE__ATOMICOP_EGRESS_BLOCKED": "0",
         "PSU__PCIE__BAR0_64BIT": "0",
         "PSU__PCIE__BAR0_ENABLE": "0",
         "PSU__PCIE__BAR0_PREFETCHABLE": "0",
         "PSU__PCIE__BAR0_SCALE": "<Select>",
         "PSU__PCIE__BAR0_SIZE": "<Select>",
         "PSU__PCIE__BAR0_TYPE": "<Select>",
         "PSU__PCIE__BAR0_VAL": null,
         "PSU__PCIE__BAR1_64BIT": "0",
         "PSU__PCIE__BAR1_ENABLE": "0",
         "PSU__PCIE__BAR1_PREFETCHABLE": "0",
         "PSU__PCIE__BAR1_SCALE": "<Select>",
         "PSU__PCIE__BAR1_SIZE": "<Select>",
         "PSU__PCIE__BAR1_TYPE": "<Select>",
         "PSU__PCIE__BAR1_VAL": null,
         "PSU__PCIE__BAR2_64BIT": "0",
         "PSU__PCIE__BAR2_ENABLE": "0",
         "PSU__PCIE__BAR2_PREFETCHABLE": "0",
         "PSU__PCIE__BAR2_SCALE": "<Select>",
         "PSU__PCIE__BAR2_SIZE": "<Select>",
         "PSU__PCIE__BAR2_TYPE": "<Select>",
         "PSU__PCIE__BAR2_VAL": null,
         "PSU__PCIE__BAR3_64BIT": "0",
         "PSU__PCIE__BAR3_ENABLE": "0",
         "PSU__PCIE__BAR3_PREFETCHABLE": "0",
         "PSU__PCIE__BAR3_SCALE": "<Select>",
         "PSU__PCIE__BAR3_SIZE": "<Select>",
         "PSU__PCIE__BAR3_TYPE": "<Select>",
         "PSU__PCIE__BAR3_VAL": null,
         "PSU__PCIE__BAR4_64BIT": "0",
         "PSU__PCIE__BAR4_ENABLE": "0",
         "PSU__PCIE__BAR4_PREFETCHABLE": "0",
         "PSU__PCIE__BAR4_SCALE": "<Select>",
         "PSU__PCIE__BAR4_SIZE": "<Select>",
         "PSU__PCIE__BAR4_TYPE": "<Select>",
         "PSU__PCIE__BAR4_VAL": null,
         "PSU__PCIE__BAR5_64BIT": "0",
         "PSU__PCIE__BAR5_ENABLE": "0",
         "PSU__PCIE__BAR5_PREFETCHABLE": "0",
         "PSU__PCIE__BAR5_SCALE": "<Select>",
         "PSU__PCIE__BAR5_SIZE": "<Select>",
         "PSU__PCIE__BAR5_TYPE": "<Select>",
         "PSU__PCIE__BAR5_VAL": null,
         "PSU__PCIE__BASE_CLASS_MENU": "<Select>",
         "PSU__PCIE__BRIDGE_BAR_INDICATOR": "<Select>",
         "PSU__PCIE__CAP_SLOT_IMPLEMENTED": "<Select>",
         "PSU__PCIE__CLASS_CODE_BASE": null,
         "PSU__PCIE__CLASS_CODE_INTERFACE": null,
         "PSU__PCIE__CLASS_CODE_SUB": null,
         "PSU__PCIE__CLASS_CODE_VALUE": null,
         "PSU__PCIE__COMPLETER_ABORT": "0",
         "PSU__PCIE__COMPLTION_TIMEOUT": "0",
         "PSU__PCIE__CORRECTABLE_INT_ERR": "0",
         "PSU__PCIE__CRS_SW_VISIBILITY": "0",
         "PSU__PCIE__DEVICE_ID": null,
         "PSU__PCIE__DEVICE_PORT_TYPE": "<Select>",
         "PSU__PCIE__ECRC_CHECK": "0",
         "PSU__PCIE__ECRC_ERR": "0",
         "PSU__PCIE__ECRC_GEN": "0",
         "PSU__PCIE__EROM_ENABLE": "0",
         "PSU__PCIE__EROM_SCALE": "<Select>",
         "PSU__PCIE__EROM_SIZE": "<Select>",
         "PSU__PCIE__EROM_VAL": null,
         "PSU__PCIE__FLOW_CONTROL_ERR": "0",
         "PSU__PCIE__FLOW_CONTROL_PROTOCOL_ERR": "0",
         "PSU__PCIE__HEADER_LOG_OVERFLOW": "0",
         "PSU__PCIE__INTERFACE_WIDTH": "<Select>",
         "PSU__PCIE__INTX_GENERATION": "0",
         "PSU__PCIE__INTX_PIN": "<Select>",
         "PSU__PCIE__LANE0__ENABLE": "0",
         "PSU__PCIE__LANE0__IO": "<Select>",
         "PSU__PCIE__LANE1__ENABLE": "0",
         "PSU__PCIE__LANE1__IO": "<Select>",
         "PSU__PCIE__LANE2__ENABLE": "0",
         "PSU__PCIE__LANE2__IO": "<Select>",
         "PSU__PCIE__LANE3__ENABLE": "0",
         "PSU__PCIE__LANE3__IO": "<Select>",
         "PSU__PCIE__LEGACY_INTERRUPT": "<Select>",
         "PSU__PCIE__LINK_SPEED": "<Select>",
         "PSU__PCIE__MAXIMUM_LINK_WIDTH": "<Select>",
         "PSU__PCIE__MAX_PAYLOAD_SIZE": "<Select>",
         "PSU__PCIE__MC_BLOCKED_TLP": "0",
         "PSU__PCIE__MSIX_BAR_INDICATOR": null,
         "PSU__PCIE__MSIX_CAPABILITY": "0",
         "PSU__PCIE__MSIX_PBA_BAR_INDICATOR": null,
         "PSU__PCIE__MSIX_PBA_OFFSET": "0",
         "PSU__PCIE__MSIX_TABLE_OFFSET": "0",
         "PSU__PCIE__MSIX_TABLE_SIZE": "0",
         "PSU__PCIE__MSI_64BIT_ADDR_CAPABLE": "0",
         "PSU__PCIE__MSI_CAPABILITY": "0",
         "PSU__PCIE__MSI_MULTIPLE_MSG_CAPABLE": "<Select>",
         "PSU__PCIE__MULTIHEADER": "0",
         "PSU__PCIE__PERIPHERAL__ENABLE": "0",
         "PSU__PCIE__PERIPHERAL__ENDPOINT_ENABLE": "1",
         "PSU__PCIE__PERIPHERAL__ENDPOINT_IO": "<Select>",
         "PSU__PCIE__PERIPHERAL__ROOTPORT_ENABLE": "0",
         "PSU__PCIE__PERIPHERAL__ROOTPORT_IO": "<Select>",
         "PSU__PCIE__PERM_ROOT_ERR_UPDATE": "0",
         "PSU__PCIE__RECEIVER_ERR": "0",
         "PSU__PCIE__RECEIVER_OVERFLOW": "0",
         "PSU__PCIE__REF_CLK_FREQ": "<Select>",
         "PSU__PCIE__REF_CLK_SEL": "<Select>",
         "PSU__PCIE__RESET__POLARITY": "Active Low",
         "PSU__PCIE__REVISION_ID": null,
         "PSU__PCIE__SUBSYSTEM_ID": null,
         "PSU__PCIE__SUBSYSTEM_VENDOR_ID": null,
         "PSU__PCIE__SUB_CLASS_INTERFACE_MENU": "<Select>",
         "PSU__PCIE__SURPRISE_DOWN": "0",
         "PSU__PCIE__TLP_PREFIX_BLOCKED": "0",
         "PSU__PCIE__UNCORRECTABL_INT_ERR": "0",
         "PSU__PCIE__USE_CLASS_CODE_LOOKUP_ASSISTANT": "<Select>",
         "PSU__PCIE__VENDOR_ID": null,
         "PSU__PJTAG__PERIPHERAL__ENABLE": "0",
         "PSU__PJTAG__PERIPHERAL__IO": "<Select>",
         "PSU__PL_CLK0_BUF": "TRUE",
         "PSU__PL_CLK1_BUF": "FALSE",
         "PSU__PL_CLK2_BUF": "FALSE",
         "PSU__PL_CLK3_BUF": "FALSE",
         "PSU__PL__POWER__ON": "1",
         "PSU__PMU_COHERENCY": "0",
         "PSU__PMU__AIBACK__ENABLE": "0",
         "PSU__PMU__EMIO_GPI__ENABLE": "0",
         "PSU__PMU__EMIO_GPO__ENABLE": "0",
         "PSU__PMU__GPI0__ENABLE": "0",
         "PSU__PMU__GPI0__IO": "<Select>",
         "PSU__PMU__GPI1__ENABLE": "0",
         "PSU__PMU__GPI1__IO": "<Select>",
         "PSU__PMU__GPI2__ENABLE": "0",
         "PSU__PMU__GPI2__IO": "<Select>",
         "PSU__PMU__GPI3__ENABLE": "0",
         "PSU__PMU__GPI3__IO": "<Select>",
         "PSU__PMU__GPI4__ENABLE": "0",
         "PSU__PMU__GPI4__IO": "<Select>",
         "PSU__PMU__GPI5__ENABLE": "0",
         "PSU__PMU__GPI5__IO": "<Select>",
         "PSU__PMU__GPO0__ENABLE": "1",
         "PSU__PMU__GPO0__IO": "MIO 32",
         "PSU__PMU__GPO1__ENABLE": "1",
         "PSU__PMU__GPO1__IO": "MIO 33",
         "PSU__PMU__GPO2__ENABLE": "1",
         "PSU__PMU__GPO2__IO": "MIO 34",
         "PSU__PMU__GPO2__POLARITY": "low",
         "PSU__PMU__GPO3__ENABLE": "1",
         "PSU__PMU__GPO3__IO": "MIO 35",
         "PSU__PMU__GPO3__POLARITY": "low",
         "PSU__PMU__GPO4__ENABLE": "1",
         "PSU__PMU__GPO4__IO": "MIO 36",
         "PSU__PMU__GPO4__POLARITY": "low",
         "PSU__PMU__GPO5__ENABLE": "1",
         "PSU__PMU__GPO5__IO": "MIO 37",
         "PSU__PMU__GPO5__POLARITY": "low",
         "PSU__PMU__PERIPHERAL__ENABLE": "1",
         "PSU__PMU__PERIPHERAL__IO": "<Select>",
         "PSU__PMU__PLERROR__ENABLE": "0",
         "PSU__PRESET_APPLIED": "1",
         "PSU__PROTECTION__DDR_SEGMENTS": "NONE",
         "PSU__PROTECTION__DEBUG": "0",
         "PSU__PROTECTION__ENABLE": "0",
         "PSU__PROTECTION__FPD_SEGMENTS": "SA:0xFD1A0000 ;SIZE:1280;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware        |        SA:0xFD000000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware        |        SA:0xFD010000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware        |        SA:0xFD020000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware        |        SA:0xFD030000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware        |        SA:0xFD040000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware        |        SA:0xFD050000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware        |        SA:0xFD610000 ;SIZE:512;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware        |        SA:0xFD5D0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware",
         "PSU__PROTECTION__LOCK_UNUSED_SEGMENTS": "0",
         "PSU__PROTECTION__LPD_SEGMENTS": "SA:0xFF980000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF5E0000 ;SIZE:2560;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFFCC0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF180000 ;SIZE:768;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF410000 ;SIZE:640;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFFA70000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF9A0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware",
         "PSU__PROTECTION__MASTERS": "USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;1|SATA0:NonSecure;1|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1",
         "PSU__PROTECTION__MASTERS_TZ": "GEM0:NonSecure|SD1:NonSecure|GEM2:NonSecure|GEM1:NonSecure|GEM3:NonSecure|PCIe:NonSecure|DP:NonSecure|NAND:NonSecure|GPU:NonSecure|USB1:NonSecure|USB0:NonSecure|LDMA:NonSecure|FDMA:NonSecure|QSPI:NonSecure|SD0:NonSecure",
         "PSU__PROTECTION__OCM_SEGMENTS": "NONE",
         "PSU__PROTECTION__PRESUBSYSTEMS": "NONE",
         "PSU__PROTECTION__SLAVES": "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;0|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;1|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;0|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1",
         "PSU__PROTECTION__SUBSYSTEMS": "PMU Firmware:PMU",
         "PSU__PSS_ALT_REF_CLK__ENABLE": "0",
         "PSU__PSS_ALT_REF_CLK__FREQMHZ": "33.333",
         "PSU__PSS_ALT_REF_CLK__IO": "<Select>",
         "PSU__PSS_REF_CLK__FREQMHZ": "33.33333333333333333333333333333333333333333333333333",
         "PSU__QSPI_COHERENCY": "0",
         "PSU__QSPI_ROUTE_THROUGH_FPD": "0",
         "PSU__QSPI__GRP_FBCLK__ENABLE": "1",
         "PSU__QSPI__GRP_FBCLK__IO": "MIO 6",
         "PSU__QSPI__PERIPHERAL__DATA_MODE": "x4",
         "PSU__QSPI__PERIPHERAL__ENABLE": "1",
         "PSU__QSPI__PERIPHERAL__IO": "MIO 0 .. 12",
         "PSU__QSPI__PERIPHERAL__MODE": "Dual Parallel",
         "PSU__REPORT__DBGLOG": "0",
         "PSU__RPU_COHERENCY": "0",
         "PSU__RPU__POWER__ON": "1",
         "PSU__SATA__LANE0__ENABLE": "0",
         "PSU__SATA__LANE0__IO": "<Select>",
         "PSU__SATA__LANE1__ENABLE": "1",
         "PSU__SATA__LANE1__IO": "GT Lane3",
         "PSU__SATA__PERIPHERAL__ENABLE": "1",
         "PSU__SATA__REF_CLK_FREQ": "125",
         "PSU__SATA__REF_CLK_SEL": "Ref Clk3",
         "PSU__SAXIGP0__DATA_WIDTH": "128",
         "PSU__SAXIGP1__DATA_WIDTH": "128",
         "PSU__SAXIGP2__DATA_WIDTH": "32",
         "PSU__SAXIGP3__DATA_WIDTH": "32",
         "PSU__SAXIGP4__DATA_WIDTH": "32",
         "PSU__SAXIGP5__DATA_WIDTH": "128",
         "PSU__SAXIGP6__DATA_WIDTH": "128",
         "PSU__SD0_COHERENCY": "0",
         "PSU__SD0_ROUTE_THROUGH_FPD": "0",
         "PSU__SD0__CLK_100_SDR_OTAP_DLY": "0x3",
         "PSU__SD0__CLK_200_SDR_OTAP_DLY": "0x3",
         "PSU__SD0__CLK_50_DDR_ITAP_DLY": "0x3D",
         "PSU__SD0__CLK_50_DDR_OTAP_DLY": "0x4",
         "PSU__SD0__CLK_50_SDR_ITAP_DLY": "0x15",
         "PSU__SD0__CLK_50_SDR_OTAP_DLY": "0x5",
         "PSU__SD0__DATA_TRANSFER_MODE": "<Select>",
         "PSU__SD0__GRP_CD__ENABLE": "0",
         "PSU__SD0__GRP_CD__IO": "<Select>",
         "PSU__SD0__GRP_POW__ENABLE": "0",
         "PSU__SD0__GRP_POW__IO": "<Select>",
         "PSU__SD0__GRP_WP__ENABLE": "0",
         "PSU__SD0__GRP_WP__IO": "<Select>",
         "PSU__SD0__PERIPHERAL__ENABLE": "0",
         "PSU__SD0__PERIPHERAL__IO": "<Select>",
         "PSU__SD0__RESET__ENABLE": "0",
         "PSU__SD0__SLOT_TYPE": "<Select>",
         "PSU__SD1_COHERENCY": "0",
         "PSU__SD1_ROUTE_THROUGH_FPD": "0",
         "PSU__SD1__CLK_100_SDR_OTAP_DLY": "0x3",
         "PSU__SD1__CLK_200_SDR_OTAP_DLY": "0x3",
         "PSU__SD1__CLK_50_DDR_ITAP_DLY": "0x3D",
         "PSU__SD1__CLK_50_DDR_OTAP_DLY": "0x4",
         "PSU__SD1__CLK_50_SDR_ITAP_DLY": "0x15",
         "PSU__SD1__CLK_50_SDR_OTAP_DLY": "0x5",
         "PSU__SD1__DATA_TRANSFER_MODE": "8Bit",
         "PSU__SD1__GRP_CD__ENABLE": "1",
         "PSU__SD1__GRP_CD__IO": "MIO 45",
         "PSU__SD1__GRP_POW__ENABLE": "0",
         "PSU__SD1__GRP_POW__IO": "<Select>",
         "PSU__SD1__GRP_WP__ENABLE": "0",
         "PSU__SD1__GRP_WP__IO": "<Select>",
         "PSU__SD1__PERIPHERAL__ENABLE": "1",
         "PSU__SD1__PERIPHERAL__IO": "MIO 39 .. 51",
         "PSU__SD1__RESET__ENABLE": "0",
         "PSU__SD1__SLOT_TYPE": "SD 3.0",
         "PSU__SPI0_LOOP_SPI1__ENABLE": "0",
         "PSU__SPI0__GRP_SS0__ENABLE": "0",
         "PSU__SPI0__GRP_SS0__IO": "<Select>",
         "PSU__SPI0__GRP_SS1__ENABLE": "0",
         "PSU__SPI0__GRP_SS1__IO": "<Select>",
         "PSU__SPI0__GRP_SS2__ENABLE": "0",
         "PSU__SPI0__GRP_SS2__IO": "<Select>",
         "PSU__SPI0__PERIPHERAL__ENABLE": "0",
         "PSU__SPI0__PERIPHERAL__IO": "<Select>",
         "PSU__SPI1__GRP_SS0__ENABLE": "0",
         "PSU__SPI1__GRP_SS0__IO": "<Select>",
         "PSU__SPI1__GRP_SS1__ENABLE": "0",
         "PSU__SPI1__GRP_SS1__IO": "<Select>",
         "PSU__SPI1__GRP_SS2__ENABLE": "0",
         "PSU__SPI1__GRP_SS2__IO": "<Select>",
         "PSU__SPI1__PERIPHERAL__ENABLE": "0",
         "PSU__SPI1__PERIPHERAL__IO": "<Select>",
         "PSU__SWDT0__CLOCK__ENABLE": "0",
         "PSU__SWDT0__CLOCK__IO": "<Select>",
         "PSU__SWDT0__PERIPHERAL__ENABLE": "1",
         "PSU__SWDT0__PERIPHERAL__IO": "NA",
         "PSU__SWDT0__RESET__ENABLE": "0",
         "PSU__SWDT0__RESET__IO": "<Select>",
         "PSU__SWDT1__CLOCK__ENABLE": "0",
         "PSU__SWDT1__CLOCK__IO": "<Select>",
         "PSU__SWDT1__PERIPHERAL__ENABLE": "1",
         "PSU__SWDT1__PERIPHERAL__IO": "NA",
         "PSU__SWDT1__RESET__ENABLE": "0",
         "PSU__SWDT1__RESET__IO": "<Select>",
         "PSU__S_AXI_GP0__FREQMHZ": "10",
         "PSU__S_AXI_GP1__FREQMHZ": "10",
         "PSU__S_AXI_GP2__FREQMHZ": "10",
         "PSU__S_AXI_GP3__FREQMHZ": "10",
         "PSU__S_AXI_GP4__FREQMHZ": "10",
         "PSU__S_AXI_GP5__FREQMHZ": "10",
         "PSU__S_AXI_GP6__FREQMHZ": "10",
         "PSU__TCM0A__POWER__ON": "1",
         "PSU__TCM0B__POWER__ON": "1",
         "PSU__TCM1A__POWER__ON": "1",
         "PSU__TCM1B__POWER__ON": "1",
         "PSU__TESTSCAN__PERIPHERAL__ENABLE": "0",
         "PSU__TRACE_PIPELINE_WIDTH": "8",
         "PSU__TRACE__INTERNAL_WIDTH": "32",
         "PSU__TRACE__PERIPHERAL__ENABLE": "0",
         "PSU__TRACE__PERIPHERAL__IO": "<Select>",
         "PSU__TRACE__WIDTH": "<Select>",
         "PSU__TRISTATE__INVERTED": "1",
         "PSU__TSU__BUFG_PORT_LOOPBACK": "0",
         "PSU__TSU__BUFG_PORT_PAIR": "0",
         "PSU__TTC0__CLOCK__ENABLE": "0",
         "PSU__TTC0__CLOCK__IO": "<Select>",
         "PSU__TTC0__PERIPHERAL__ENABLE": "1",
         "PSU__TTC0__PERIPHERAL__IO": "NA",
         "PSU__TTC0__WAVEOUT__ENABLE": "0",
         "PSU__TTC0__WAVEOUT__IO": "<Select>",
         "PSU__TTC1__CLOCK__ENABLE": "0",
         "PSU__TTC1__CLOCK__IO": "<Select>",
         "PSU__TTC1__PERIPHERAL__ENABLE": "1",
         "PSU__TTC1__PERIPHERAL__IO": "NA",
         "PSU__TTC1__WAVEOUT__ENABLE": "0",
         "PSU__TTC1__WAVEOUT__IO": "<Select>",
         "PSU__TTC2__CLOCK__ENABLE": "0",
         "PSU__TTC2__CLOCK__IO": "<Select>",
         "PSU__TTC2__PERIPHERAL__ENABLE": "1",
         "PSU__TTC2__PERIPHERAL__IO": "NA",
         "PSU__TTC2__WAVEOUT__ENABLE": "0",
         "PSU__TTC2__WAVEOUT__IO": "<Select>",
         "PSU__TTC3__CLOCK__ENABLE": "0",
         "PSU__TTC3__CLOCK__IO": "<Select>",
         "PSU__TTC3__PERIPHERAL__ENABLE": "1",
         "PSU__TTC3__PERIPHERAL__IO": "NA",
         "PSU__TTC3__WAVEOUT__ENABLE": "0",
         "PSU__TTC3__WAVEOUT__IO": "<Select>",
         "PSU__UART0_LOOP_UART1__ENABLE": "0",
         "PSU__UART0__BAUD_RATE": "115200",
         "PSU__UART0__MODEM__ENABLE": "0",
         "PSU__UART0__PERIPHERAL__ENABLE": "1",
         "PSU__UART0__PERIPHERAL__IO": "MIO 18 .. 19",
         "PSU__UART1__BAUD_RATE": "<Select>",
         "PSU__UART1__MODEM__ENABLE": "0",
         "PSU__UART1__PERIPHERAL__ENABLE": "0",
         "PSU__UART1__PERIPHERAL__IO": "<Select>",
         "PSU__USB0_COHERENCY": "0",
         "PSU__USB0__PERIPHERAL__ENABLE": "1",
         "PSU__USB0__PERIPHERAL__IO": "MIO 52 .. 63",
         "PSU__USB0__REF_CLK_FREQ": "26",
         "PSU__USB0__REF_CLK_SEL": "Ref Clk2",
         "PSU__USB0__RESET__ENABLE": "0",
         "PSU__USB0__RESET__IO": "<Select>",
         "PSU__USB1_COHERENCY": "0",
         "PSU__USB1__PERIPHERAL__ENABLE": "0",
         "PSU__USB1__PERIPHERAL__IO": "<Select>",
         "PSU__USB1__REF_CLK_FREQ": "<Select>",
         "PSU__USB1__REF_CLK_SEL": "<Select>",
         "PSU__USB1__RESET__ENABLE": "0",
         "PSU__USB1__RESET__IO": "<Select>",
         "PSU__USB2_0__EMIO__ENABLE": "0",
         "PSU__USB2_1__EMIO__ENABLE": "0",
         "PSU__USB3_0__EMIO__ENABLE": "0",
         "PSU__USB3_0__PERIPHERAL__ENABLE": "1",
         "PSU__USB3_0__PERIPHERAL__IO": "GT Lane2",
         "PSU__USB3_1__EMIO__ENABLE": "0",
         "PSU__USB3_1__PERIPHERAL__ENABLE": "0",
         "PSU__USB3_1__PERIPHERAL__IO": "<Select>",
         "PSU__USB__RESET__MODE": "Boot Pin",
         "PSU__USB__RESET__POLARITY": "Active Low",
         "PSU__USE_DIFF_RW_CLK_GP0": "0",
         "PSU__USE_DIFF_RW_CLK_GP1": "0",
         "PSU__USE_DIFF_RW_CLK_GP2": "0",
         "PSU__USE_DIFF_RW_CLK_GP3": "0",
         "PSU__USE_DIFF_RW_CLK_GP4": "0",
         "PSU__USE_DIFF_RW_CLK_GP5": "0",
         "PSU__USE_DIFF_RW_CLK_GP6": "0",
         "PSU__USE__ADMA": "0",
         "PSU__USE__APU_LEGACY_INTERRUPT": "0",
         "PSU__USE__AUDIO": "0",
         "PSU__USE__CLK": "0",
         "PSU__USE__CLK0": "0",
         "PSU__USE__CLK1": "0",
         "PSU__USE__CLK2": "0",
         "PSU__USE__CLK3": "0",
         "PSU__USE__CROSS_TRIGGER": "0",
         "PSU__USE__DDR_INTF_REQUESTED": "0",
         "PSU__USE__DEBUG__TEST": "0",
         "PSU__USE__EVENT_RPU": "0",
         "PSU__USE__FABRIC__RST": "1",
         "PSU__USE__FTM": "0",
         "PSU__USE__GDMA": "0",
         "PSU__USE__IRQ": "0",
         "PSU__USE__IRQ0": "1",
         "PSU__USE__IRQ1": "0",
         "PSU__USE__M_AXI_GP0": "1",
         "PSU__USE__M_AXI_GP1": "0",
         "PSU__USE__M_AXI_GP2": "1",
         "PSU__USE__PROC_EVENT_BUS": "0",
         "PSU__USE__RPU_LEGACY_INTERRUPT": "0",
         "PSU__USE__RST0": "0",
         "PSU__USE__RST1": "0",
         "PSU__USE__RST2": "0",
         "PSU__USE__RST3": "0",
         "PSU__USE__RTC": "0",
         "PSU__USE__STM": "0",
         "PSU__USE__S_AXI_ACE": "0",
         "PSU__USE__S_AXI_ACP": "0",
         "PSU__USE__S_AXI_GP0": "0",
         "PSU__USE__S_AXI_GP1": "0",
         "PSU__USE__S_AXI_GP2": "0",
         "PSU__USE__S_AXI_GP3": "0",
         "PSU__USE__S_AXI_GP4": "0",
         "PSU__USE__S_AXI_GP5": "0",
         "PSU__USE__S_AXI_GP6": "0",
         "PSU__USE__USB3_0_HUB": "0",
         "PSU__USE__USB3_1_HUB": "0",
         "PSU__USE__VIDEO": "0",
         "PSU__VIDEO_REF_CLK__ENABLE": "0",
         "PSU__VIDEO_REF_CLK__FREQMHZ": "33.333",
         "PSU__VIDEO_REF_CLK__IO": "<Select>",
         "QSPI_BOARD_INTERFACE": "custom",
         "READ_WRITE_MODE": "READ_WRITE",
         "RUSER_BITS_PER_BYTE": "0",
         "RUSER_WIDTH": "0",
         "SATA_BOARD_INTERFACE": "custom",
         "SD0_BOARD_INTERFACE": "custom",
         "SD1_BOARD_INTERFACE": "custom",
         "SPI0_BOARD_INTERFACE": "custom",
         "SPI1_BOARD_INTERFACE": "custom",
         "SUBPRESET1": "Custom",
         "SUBPRESET2": "Custom",
         "SUPPORTS_NARROW_BURST": "1",
         "SWDT0_BOARD_INTERFACE": "custom",
         "SWDT1_BOARD_INTERFACE": "custom",
         "TRACE_BOARD_INTERFACE": "custom",
         "TTC0_BOARD_INTERFACE": "custom",
         "TTC1_BOARD_INTERFACE": "custom",
         "TTC2_BOARD_INTERFACE": "custom",
         "TTC3_BOARD_INTERFACE": "custom",
         "UART0_BOARD_INTERFACE": "custom",
         "UART1_BOARD_INTERFACE": "custom",
         "USB0_BOARD_INTERFACE": "custom",
         "USB1_BOARD_INTERFACE": "custom",
         "WUSER_BITS_PER_BYTE": "0",
         "WUSER_WIDTH": "0",
         "preset": "None"
        },
        "type": "xilinx.com:ip:zynq_ultra_ps_e:3.4"
       }
      },
      "text/plain": [
       "{'clocktreeMTS/MTSclkwiz': {'type': 'xilinx.com:ip:clk_wiz:6.0',\n",
       "  'mem_id': 's_axi_lite',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'C_CLKOUT2_USED': '1',\n",
       "   'C_USER_CLK_FREQ0': '100.0',\n",
       "   'C_AUTO_PRIMITIVE': 'MMCM',\n",
       "   'C_USER_CLK_FREQ1': '100.0',\n",
       "   'C_USER_CLK_FREQ2': '100.0',\n",
       "   'C_USER_CLK_FREQ3': '100.0',\n",
       "   'C_ENABLE_CLOCK_MONITOR': '1',\n",
       "   'C_ENABLE_USER_CLOCK0': '0',\n",
       "   'C_ENABLE_USER_CLOCK1': '0',\n",
       "   'C_ENABLE_USER_CLOCK2': '0',\n",
       "   'C_ENABLE_USER_CLOCK3': '0',\n",
       "   'C_Enable_PLL0': '0',\n",
       "   'C_Enable_PLL1': '0',\n",
       "   'C_REF_CLK_FREQ': '100.0',\n",
       "   'C_PRECISION': '1',\n",
       "   'C_CLKOUT3_USED': '1',\n",
       "   'C_CLKOUT4_USED': '1',\n",
       "   'C_CLKOUT5_USED': '0',\n",
       "   'C_CLKOUT6_USED': '0',\n",
       "   'C_CLKOUT7_USED': '0',\n",
       "   'C_USE_CLKOUT1_BAR': '0',\n",
       "   'C_USE_CLKOUT2_BAR': '0',\n",
       "   'C_USE_CLKOUT3_BAR': '0',\n",
       "   'C_USE_CLKOUT4_BAR': '0',\n",
       "   'c_component_name': 'mts_MTSclkwiz_0',\n",
       "   'C_PLATFORM': 'UNKNOWN',\n",
       "   'C_USE_FREQ_SYNTH': '1',\n",
       "   'C_USE_PHASE_ALIGNMENT': '1',\n",
       "   'C_PRIM_IN_JITTER': '0.010',\n",
       "   'C_SECONDARY_IN_JITTER': '0.010',\n",
       "   'C_JITTER_SEL': 'Min_O_Jitter',\n",
       "   'C_USE_MIN_POWER': '0',\n",
       "   'C_USE_MIN_O_JITTER': '1',\n",
       "   'C_USE_MAX_I_JITTER': '0',\n",
       "   'C_USE_DYN_PHASE_SHIFT': '0',\n",
       "   'C_OPTIMIZE_CLOCKING_STRUCTURE_EN': '0',\n",
       "   'C_USE_INCLK_SWITCHOVER': '0',\n",
       "   'C_USE_DYN_RECONFIG': '0',\n",
       "   'C_USE_SPREAD_SPECTRUM': '0',\n",
       "   'C_USE_FAST_SIMULATION': '0',\n",
       "   'C_PRIMTYPE_SEL': 'AUTO',\n",
       "   'C_USE_CLK_VALID': '0',\n",
       "   'C_PRIM_IN_FREQ': '250',\n",
       "   'C_PRIM_IN_TIMEPERIOD': '10.000',\n",
       "   'C_IN_FREQ_UNITS': 'Units_MHz',\n",
       "   'C_SECONDARY_IN_FREQ': '100.000',\n",
       "   'C_SECONDARY_IN_TIMEPERIOD': '10.000',\n",
       "   'C_FEEDBACK_SOURCE': 'FDBK_AUTO',\n",
       "   'C_PRIM_SOURCE': 'Global_buffer',\n",
       "   'C_PHASESHIFT_MODE': 'LATENCY',\n",
       "   'C_SECONDARY_SOURCE': 'Single_ended_clock_capable_pin',\n",
       "   'C_CLKFB_IN_SIGNALING': 'SINGLE',\n",
       "   'C_USE_RESET': '1',\n",
       "   'C_RESET_LOW': '0',\n",
       "   'C_USE_LOCKED': '1',\n",
       "   'C_USE_INCLK_STOPPED': '0',\n",
       "   'C_USE_CLKFB_STOPPED': '0',\n",
       "   'C_USE_POWER_DOWN': '0',\n",
       "   'C_USE_STATUS': '0',\n",
       "   'C_USE_FREEZE': '0',\n",
       "   'C_NUM_OUT_CLKS': '4',\n",
       "   'C_CLKOUT1_DRIVES': 'BUFGCE_DIV',\n",
       "   'C_CLKOUT2_DRIVES': 'BUFGCE_DIV',\n",
       "   'C_CLKOUT3_DRIVES': 'BUFGCE_DIV',\n",
       "   'C_CLKOUT4_DRIVES': 'BUFGCE_DIV',\n",
       "   'C_CLKOUT5_DRIVES': 'BUFG',\n",
       "   'C_CLKOUT6_DRIVES': 'BUFG',\n",
       "   'C_CLKOUT7_DRIVES': 'BUFG',\n",
       "   'C_INCLK_SUM_ROW0': 'Input Clock   Freq (MHz)    Input Jitter (UI)',\n",
       "   'C_INCLK_SUM_ROW1': '__primary_____________250_____________0.10',\n",
       "   'C_INCLK_SUM_ROW2': 'no_secondary_input_clock',\n",
       "   'C_OUTCLK_SUM_ROW0A': 'Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase',\n",
       "   'C_OUTCLK_SUM_ROW0B': 'Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)',\n",
       "   'C_OUTCLK_SUM_ROW1': 'clk_out1__500.00000______0.000______50.0_______69.166_____72.667',\n",
       "   'C_OUTCLK_SUM_ROW2': 'clk_out2__250.00000______0.000______50.0_______79.121_____72.667',\n",
       "   'C_OUTCLK_SUM_ROW3': 'clk_out3__100.00000______0.000______50.0_______94.513_____72.667',\n",
       "   'C_OUTCLK_SUM_ROW4': 'clk_out4__62.50000______0.000______50.0______103.536_____72.667',\n",
       "   'C_OUTCLK_SUM_ROW5': 'no_CLK_OUT5_output',\n",
       "   'C_OUTCLK_SUM_ROW6': 'no_CLK_OUT6_output',\n",
       "   'C_OUTCLK_SUM_ROW7': 'no_CLK_OUT7_output',\n",
       "   'C_CLKOUT1_REQUESTED_OUT_FREQ': '500.0',\n",
       "   'C_CLKOUT2_REQUESTED_OUT_FREQ': '250.0',\n",
       "   'C_CLKOUT3_REQUESTED_OUT_FREQ': '100.000',\n",
       "   'C_CLKOUT4_REQUESTED_OUT_FREQ': '62.5',\n",
       "   'C_CLKOUT5_REQUESTED_OUT_FREQ': '100.000',\n",
       "   'C_CLKOUT6_REQUESTED_OUT_FREQ': '100.000',\n",
       "   'C_CLKOUT7_REQUESTED_OUT_FREQ': '100.000',\n",
       "   'C_CLKOUT1_REQUESTED_PHASE': '0.000',\n",
       "   'C_CLKOUT2_REQUESTED_PHASE': '0.000',\n",
       "   'C_CLKOUT3_REQUESTED_PHASE': '0.000',\n",
       "   'C_CLKOUT4_REQUESTED_PHASE': '0.000',\n",
       "   'C_CLKOUT5_REQUESTED_PHASE': '0.000',\n",
       "   'C_CLKOUT6_REQUESTED_PHASE': '0.000',\n",
       "   'C_CLKOUT7_REQUESTED_PHASE': '0.000',\n",
       "   'C_CLKOUT1_REQUESTED_DUTY_CYCLE': '50.000',\n",
       "   'C_CLKOUT2_REQUESTED_DUTY_CYCLE': '50.000',\n",
       "   'C_CLKOUT3_REQUESTED_DUTY_CYCLE': '50.000',\n",
       "   'C_CLKOUT4_REQUESTED_DUTY_CYCLE': '50.000',\n",
       "   'C_CLKOUT5_REQUESTED_DUTY_CYCLE': '50.000',\n",
       "   'C_CLKOUT6_REQUESTED_DUTY_CYCLE': '50.000',\n",
       "   'C_CLKOUT7_REQUESTED_DUTY_CYCLE': '50.000',\n",
       "   'C_CLKOUT1_OUT_FREQ': '500.00000',\n",
       "   'C_CLKOUT2_OUT_FREQ': '250.00000',\n",
       "   'C_CLKOUT3_OUT_FREQ': '100.00000',\n",
       "   'C_CLKOUT4_OUT_FREQ': '62.50000',\n",
       "   'C_CLKOUT5_OUT_FREQ': '100.000',\n",
       "   'C_CLKOUT6_OUT_FREQ': '100.000',\n",
       "   'C_CLKOUT7_OUT_FREQ': '100.000',\n",
       "   'C_CLKOUT1_PHASE': '0.000',\n",
       "   'C_CLKOUT2_PHASE': '0.000',\n",
       "   'C_CLKOUT3_PHASE': '0.000',\n",
       "   'C_CLKOUT4_PHASE': '0.000',\n",
       "   'C_CLKOUT5_PHASE': '0.000',\n",
       "   'C_CLKOUT6_PHASE': '0.000',\n",
       "   'C_CLKOUT7_PHASE': '0.000',\n",
       "   'C_CLKOUT1_DUTY_CYCLE': '50.0',\n",
       "   'C_CLKOUT2_DUTY_CYCLE': '50.0',\n",
       "   'C_CLKOUT3_DUTY_CYCLE': '50.0',\n",
       "   'C_CLKOUT4_DUTY_CYCLE': '50.0',\n",
       "   'C_CLKOUT5_DUTY_CYCLE': '50.000',\n",
       "   'C_CLKOUT6_DUTY_CYCLE': '50.000',\n",
       "   'C_CLKOUT7_DUTY_CYCLE': '50.000',\n",
       "   'C_USE_SAFE_CLOCK_STARTUP': '0',\n",
       "   'C_USE_CLOCK_SEQUENCING': '0',\n",
       "   'C_CLKOUT1_SEQUENCE_NUMBER': '1',\n",
       "   'C_CLKOUT2_SEQUENCE_NUMBER': '1',\n",
       "   'C_CLKOUT3_SEQUENCE_NUMBER': '1',\n",
       "   'C_CLKOUT4_SEQUENCE_NUMBER': '1',\n",
       "   'C_CLKOUT5_SEQUENCE_NUMBER': '1',\n",
       "   'C_CLKOUT6_SEQUENCE_NUMBER': '1',\n",
       "   'C_CLKOUT7_SEQUENCE_NUMBER': '1',\n",
       "   'C_MMCM_NOTES': 'None',\n",
       "   'C_MMCM_BANDWIDTH': 'HIGH',\n",
       "   'C_MMCM_CLKFBOUT_MULT_F': '6.000',\n",
       "   'C_MMCM_CLKIN1_PERIOD': '4.000',\n",
       "   'C_MMCM_CLKIN2_PERIOD': '10.0',\n",
       "   'C_MMCM_CLKOUT4_CASCADE': 'FALSE',\n",
       "   'C_MMCM_CLOCK_HOLD': 'FALSE',\n",
       "   'C_MMCM_COMPENSATION': 'AUTO',\n",
       "   'C_MMCM_DIVCLK_DIVIDE': '1',\n",
       "   'C_MMCM_REF_JITTER1': '0.000',\n",
       "   'C_MMCM_REF_JITTER2': '0.010',\n",
       "   'C_MMCM_STARTUP_WAIT': 'FALSE',\n",
       "   'C_MMCM_CLKOUT0_DIVIDE_F': '3.000',\n",
       "   'C_MMCM_CLKOUT1_DIVIDE': '6',\n",
       "   'C_MMCM_CLKOUT2_DIVIDE': '15',\n",
       "   'C_MMCM_CLKOUT3_DIVIDE': '24',\n",
       "   'C_MMCM_CLKOUT4_DIVIDE': '1',\n",
       "   'C_MMCM_CLKOUT5_DIVIDE': '1',\n",
       "   'C_MMCM_CLKOUT6_DIVIDE': '1',\n",
       "   'C_MMCM_CLKOUT0_DUTY_CYCLE': '0.500',\n",
       "   'C_MMCM_CLKOUT1_DUTY_CYCLE': '0.500',\n",
       "   'C_MMCM_CLKOUT2_DUTY_CYCLE': '0.500',\n",
       "   'C_MMCM_CLKOUT3_DUTY_CYCLE': '0.500',\n",
       "   'C_MMCM_CLKOUT4_DUTY_CYCLE': '0.500',\n",
       "   'C_MMCM_CLKOUT5_DUTY_CYCLE': '0.500',\n",
       "   'C_MMCM_CLKOUT6_DUTY_CYCLE': '0.500',\n",
       "   'C_MMCM_CLKFBOUT_PHASE': '0.000',\n",
       "   'C_MMCM_CLKOUT0_PHASE': '0.000',\n",
       "   'C_MMCM_CLKOUT1_PHASE': '0.000',\n",
       "   'C_MMCM_CLKOUT2_PHASE': '0.000',\n",
       "   'C_MMCM_CLKOUT3_PHASE': '0.000',\n",
       "   'C_MMCM_CLKOUT4_PHASE': '0.000',\n",
       "   'C_MMCM_CLKOUT5_PHASE': '0.000',\n",
       "   'C_MMCM_CLKOUT6_PHASE': '0.000',\n",
       "   'C_MMCM_CLKFBOUT_USE_FINE_PS': 'FALSE',\n",
       "   'C_MMCM_CLKOUT0_USE_FINE_PS': 'FALSE',\n",
       "   'C_MMCM_CLKOUT1_USE_FINE_PS': 'FALSE',\n",
       "   'C_MMCM_CLKOUT2_USE_FINE_PS': 'FALSE',\n",
       "   'C_MMCM_CLKOUT3_USE_FINE_PS': 'FALSE',\n",
       "   'C_MMCM_CLKOUT4_USE_FINE_PS': 'FALSE',\n",
       "   'C_MMCM_CLKOUT5_USE_FINE_PS': 'FALSE',\n",
       "   'C_MMCM_CLKOUT6_USE_FINE_PS': 'FALSE',\n",
       "   'C_PLL_NOTES': 'No notes',\n",
       "   'C_PLL_BANDWIDTH': 'OPTIMIZED',\n",
       "   'C_PLL_CLK_FEEDBACK': 'CLKFBOUT',\n",
       "   'C_PLL_CLKFBOUT_MULT': '1',\n",
       "   'C_PLL_CLKIN_PERIOD': '1.000',\n",
       "   'C_PLL_COMPENSATION': 'SYSTEM_SYNCHRONOUS',\n",
       "   'C_PLL_DIVCLK_DIVIDE': '1',\n",
       "   'C_PLL_REF_JITTER': '0.010',\n",
       "   'C_PLL_CLKOUT0_DIVIDE': '1',\n",
       "   'C_PLL_CLKOUT1_DIVIDE': '1',\n",
       "   'C_PLL_CLKOUT2_DIVIDE': '1',\n",
       "   'C_PLL_CLKOUT3_DIVIDE': '1',\n",
       "   'C_PLL_CLKOUT4_DIVIDE': '1',\n",
       "   'C_PLL_CLKOUT5_DIVIDE': '1',\n",
       "   'C_PLL_CLKOUT0_DUTY_CYCLE': '0.500',\n",
       "   'C_PLL_CLKOUT1_DUTY_CYCLE': '0.500',\n",
       "   'C_PLL_CLKOUT2_DUTY_CYCLE': '0.500',\n",
       "   'C_PLL_CLKOUT3_DUTY_CYCLE': '0.500',\n",
       "   'C_PLL_CLKOUT4_DUTY_CYCLE': '0.500',\n",
       "   'C_PLL_CLKOUT5_DUTY_CYCLE': '0.500',\n",
       "   'C_PLL_CLKFBOUT_PHASE': '0.000',\n",
       "   'C_PLL_CLKOUT0_PHASE': '0.000',\n",
       "   'C_PLL_CLKOUT1_PHASE': '0.000',\n",
       "   'C_PLL_CLKOUT2_PHASE': '0.000',\n",
       "   'C_PLL_CLKOUT3_PHASE': '0.000',\n",
       "   'C_PLL_CLKOUT4_PHASE': '0.000',\n",
       "   'C_PLL_CLKOUT5_PHASE': '0.000',\n",
       "   'C_CLOCK_MGR_TYPE': 'NA',\n",
       "   'C_OVERRIDE_MMCM': '0',\n",
       "   'C_OVERRIDE_PLL': '0',\n",
       "   'C_PRIMARY_PORT': 'clk_in1',\n",
       "   'C_SECONDARY_PORT': 'clk_in2',\n",
       "   'C_CLK_OUT1_PORT': 'clk_out1',\n",
       "   'C_CLK_OUT2_PORT': 'clk_out2',\n",
       "   'C_CLK_OUT3_PORT': 'clk_out3',\n",
       "   'C_CLK_OUT4_PORT': 'clk_out4',\n",
       "   'C_CLK_OUT5_PORT': 'clk_out5',\n",
       "   'C_CLK_OUT6_PORT': 'clk_out6',\n",
       "   'C_CLK_OUT7_PORT': 'clk_out7',\n",
       "   'C_RESET_PORT': 'reset',\n",
       "   'C_LOCKED_PORT': 'locked',\n",
       "   'C_CLKFB_IN_PORT': 'clkfb_in',\n",
       "   'C_CLKFB_IN_P_PORT': 'clkfb_in_p',\n",
       "   'C_CLKFB_IN_N_PORT': 'clkfb_in_n',\n",
       "   'C_CLKFB_OUT_PORT': 'clkfb_out',\n",
       "   'C_CLKFB_OUT_P_PORT': 'clkfb_out_p',\n",
       "   'C_CLKFB_OUT_N_PORT': 'clkfb_out_n',\n",
       "   'C_POWER_DOWN_PORT': 'power_down',\n",
       "   'C_DADDR_PORT': 'daddr',\n",
       "   'C_DCLK_PORT': 'dclk',\n",
       "   'C_DRDY_PORT': 'drdy',\n",
       "   'C_DWE_PORT': 'dwe',\n",
       "   'C_DIN_PORT': 'din',\n",
       "   'C_DOUT_PORT': 'dout',\n",
       "   'C_DEN_PORT': 'den',\n",
       "   'C_PSCLK_PORT': 'psclk',\n",
       "   'C_PSEN_PORT': 'psen',\n",
       "   'C_PSINCDEC_PORT': 'psincdec',\n",
       "   'C_PSDONE_PORT': 'psdone',\n",
       "   'C_CLK_VALID_PORT': 'CLK_VALID',\n",
       "   'C_STATUS_PORT': 'STATUS',\n",
       "   'C_CLK_IN_SEL_PORT': 'clk_in_sel',\n",
       "   'C_INPUT_CLK_STOPPED_PORT': 'input_clk_stopped',\n",
       "   'C_CLKFB_STOPPED_PORT': 'clkfb_stopped',\n",
       "   'C_CLKIN1_JITTER_PS': '0.10',\n",
       "   'C_CLKIN2_JITTER_PS': '100.000',\n",
       "   'C_PRIMITIVE': 'MMCM',\n",
       "   'C_SS_MODE': 'CENTER_HIGH',\n",
       "   'C_SS_MOD_PERIOD': '4000',\n",
       "   'C_SS_MOD_TIME': '0.004',\n",
       "   'C_HAS_CDDC': '0',\n",
       "   'C_CDDCDONE_PORT': 'cddcdone',\n",
       "   'C_CDDCREQ_PORT': 'cddcreq',\n",
       "   'C_CLKOUTPHY_MODE': 'VCO',\n",
       "   'C_ENABLE_CLKOUTPHY': '0',\n",
       "   'C_INTERFACE_SELECTION': '1',\n",
       "   'C_S_AXI_ADDR_WIDTH': '11',\n",
       "   'C_S_AXI_DATA_WIDTH': '32',\n",
       "   'C_POWER_REG': '0000',\n",
       "   'C_CLKOUT0_1': '0000',\n",
       "   'C_CLKOUT0_2': '0000',\n",
       "   'C_CLKOUT1_1': '0000',\n",
       "   'C_CLKOUT1_2': '0000',\n",
       "   'C_CLKOUT2_1': '0000',\n",
       "   'C_CLKOUT2_2': '0000',\n",
       "   'C_CLKOUT3_1': '0000',\n",
       "   'C_CLKOUT3_2': '0000',\n",
       "   'C_CLKOUT4_1': '0000',\n",
       "   'C_CLKOUT4_2': '0000',\n",
       "   'C_CLKOUT5_1': '0000',\n",
       "   'C_CLKOUT5_2': '0000',\n",
       "   'C_CLKOUT6_1': '0000',\n",
       "   'C_CLKOUT6_2': '0000',\n",
       "   'C_CLKFBOUT_1': '0000',\n",
       "   'C_CLKFBOUT_2': '0000',\n",
       "   'C_DIVCLK': '0000',\n",
       "   'C_LOCK_1': '0000',\n",
       "   'C_LOCK_2': '0000',\n",
       "   'C_LOCK_3': '0000',\n",
       "   'C_FILTER_1': '0000',\n",
       "   'C_FILTER_2': '0000',\n",
       "   'C_DIVIDE1_AUTO': '1',\n",
       "   'C_DIVIDE2_AUTO': '2.0',\n",
       "   'C_DIVIDE3_AUTO': '5.0',\n",
       "   'C_DIVIDE4_AUTO': '8.0',\n",
       "   'C_DIVIDE5_AUTO': '0.3333333333333333',\n",
       "   'C_DIVIDE6_AUTO': '0.3333333333333333',\n",
       "   'C_DIVIDE7_AUTO': '0.3333333333333333',\n",
       "   'C_PLLBUFGCEDIV': 'false',\n",
       "   'C_MMCMBUFGCEDIV': 'true',\n",
       "   'C_PLLBUFGCEDIV1': 'false',\n",
       "   'C_PLLBUFGCEDIV2': 'false',\n",
       "   'C_PLLBUFGCEDIV3': 'false',\n",
       "   'C_PLLBUFGCEDIV4': 'false',\n",
       "   'C_MMCMBUFGCEDIV1': 'false',\n",
       "   'C_MMCMBUFGCEDIV2': 'false',\n",
       "   'C_MMCMBUFGCEDIV3': 'false',\n",
       "   'C_MMCMBUFGCEDIV4': 'false',\n",
       "   'C_MMCMBUFGCEDIV5': 'false',\n",
       "   'C_MMCMBUFGCEDIV6': 'false',\n",
       "   'C_MMCMBUFGCEDIV7': 'false',\n",
       "   'C_CLKOUT1_MATCHED_ROUTING': 'true',\n",
       "   'C_CLKOUT2_MATCHED_ROUTING': 'true',\n",
       "   'C_CLKOUT3_MATCHED_ROUTING': 'true',\n",
       "   'C_CLKOUT4_MATCHED_ROUTING': 'true',\n",
       "   'C_CLKOUT5_MATCHED_ROUTING': 'false',\n",
       "   'C_CLKOUT6_MATCHED_ROUTING': 'false',\n",
       "   'C_CLKOUT7_MATCHED_ROUTING': 'false',\n",
       "   'C_CLKOUT0_ACTUAL_FREQ': '500.00000',\n",
       "   'C_CLKOUT1_ACTUAL_FREQ': '250.00000',\n",
       "   'C_CLKOUT2_ACTUAL_FREQ': '100.00000',\n",
       "   'C_CLKOUT3_ACTUAL_FREQ': '62.50000',\n",
       "   'C_CLKOUT4_ACTUAL_FREQ': '100.000',\n",
       "   'C_CLKOUT5_ACTUAL_FREQ': '100.000',\n",
       "   'C_CLKOUT6_ACTUAL_FREQ': '100.000',\n",
       "   'C_M_MAX': '128.000',\n",
       "   'C_M_MIN': '2.000',\n",
       "   'C_D_MAX': '93.000',\n",
       "   'C_D_MIN': '1.000',\n",
       "   'C_O_MAX': '128.000',\n",
       "   'C_O_MIN': '1.000',\n",
       "   'C_VCO_MIN': '800.000',\n",
       "   'C_VCO_MAX': '1600.000',\n",
       "   'Component_Name': 'mts_MTSclkwiz_0',\n",
       "   'USER_CLK_FREQ0': '100.0',\n",
       "   'USER_CLK_FREQ1': '100.0',\n",
       "   'USER_CLK_FREQ2': '100.0',\n",
       "   'USER_CLK_FREQ3': '100.0',\n",
       "   'ENABLE_CLOCK_MONITOR': 'true',\n",
       "   'OPTIMIZE_CLOCKING_STRUCTURE_EN': 'false',\n",
       "   'ENABLE_USER_CLOCK0': 'false',\n",
       "   'ENABLE_USER_CLOCK1': 'false',\n",
       "   'ENABLE_USER_CLOCK2': 'false',\n",
       "   'ENABLE_USER_CLOCK3': 'false',\n",
       "   'Enable_PLL0': 'false',\n",
       "   'Enable_PLL1': 'false',\n",
       "   'REF_CLK_FREQ': '100.0',\n",
       "   'PRECISION': '1',\n",
       "   'PRIMITIVE': 'MMCM',\n",
       "   'PRIMTYPE_SEL': 'mmcm_adv',\n",
       "   'CLOCK_MGR_TYPE': 'auto',\n",
       "   'USE_FREQ_SYNTH': 'true',\n",
       "   'USE_SPREAD_SPECTRUM': 'false',\n",
       "   'USE_PHASE_ALIGNMENT': 'true',\n",
       "   'USE_MIN_POWER': 'false',\n",
       "   'USE_DYN_PHASE_SHIFT': 'false',\n",
       "   'USE_DYN_RECONFIG': 'false',\n",
       "   'JITTER_SEL': 'Min_O_Jitter',\n",
       "   'PRIM_IN_FREQ': '250',\n",
       "   'PRIM_IN_TIMEPERIOD': '10.000',\n",
       "   'IN_FREQ_UNITS': 'Units_MHz',\n",
       "   'PHASESHIFT_MODE': 'LATENCY',\n",
       "   'IN_JITTER_UNITS': 'Units_UI',\n",
       "   'RELATIVE_INCLK': 'REL_PRIMARY',\n",
       "   'USE_INCLK_SWITCHOVER': 'false',\n",
       "   'SECONDARY_IN_FREQ': '100.000',\n",
       "   'SECONDARY_IN_TIMEPERIOD': '10.000',\n",
       "   'SECONDARY_PORT': 'clk_in2',\n",
       "   'SECONDARY_SOURCE': 'Single_ended_clock_capable_pin',\n",
       "   'JITTER_OPTIONS': 'PS',\n",
       "   'CLKIN1_UI_JITTER': '0.10',\n",
       "   'CLKIN2_UI_JITTER': '100.000',\n",
       "   'PRIM_IN_JITTER': '0.010',\n",
       "   'SECONDARY_IN_JITTER': '0.010',\n",
       "   'CLKIN1_JITTER_PS': '0.10',\n",
       "   'CLKIN2_JITTER_PS': '100.000',\n",
       "   'CLKOUT1_USED': 'true',\n",
       "   'CLKOUT2_USED': 'true',\n",
       "   'CLKOUT3_USED': 'true',\n",
       "   'CLKOUT4_USED': 'true',\n",
       "   'CLKOUT5_USED': 'false',\n",
       "   'CLKOUT6_USED': 'false',\n",
       "   'CLKOUT7_USED': 'false',\n",
       "   'NUM_OUT_CLKS': '4',\n",
       "   'CLK_OUT1_USE_FINE_PS_GUI': 'false',\n",
       "   'CLK_OUT2_USE_FINE_PS_GUI': 'false',\n",
       "   'CLK_OUT3_USE_FINE_PS_GUI': 'false',\n",
       "   'CLK_OUT4_USE_FINE_PS_GUI': 'false',\n",
       "   'CLK_OUT5_USE_FINE_PS_GUI': 'false',\n",
       "   'CLK_OUT6_USE_FINE_PS_GUI': 'false',\n",
       "   'CLK_OUT7_USE_FINE_PS_GUI': 'false',\n",
       "   'PRIMARY_PORT': 'clk_in1',\n",
       "   'CLK_OUT1_PORT': 'clk_out1',\n",
       "   'CLK_OUT2_PORT': 'clk_out2',\n",
       "   'CLK_OUT3_PORT': 'clk_out3',\n",
       "   'CLK_OUT4_PORT': 'clk_out4',\n",
       "   'CLK_OUT5_PORT': 'clk_out5',\n",
       "   'CLK_OUT6_PORT': 'clk_out6',\n",
       "   'CLK_OUT7_PORT': 'clk_out7',\n",
       "   'DADDR_PORT': 'daddr',\n",
       "   'DCLK_PORT': 'dclk',\n",
       "   'DRDY_PORT': 'drdy',\n",
       "   'DWE_PORT': 'dwe',\n",
       "   'DIN_PORT': 'din',\n",
       "   'DOUT_PORT': 'dout',\n",
       "   'DEN_PORT': 'den',\n",
       "   'PSCLK_PORT': 'psclk',\n",
       "   'PSEN_PORT': 'psen',\n",
       "   'PSINCDEC_PORT': 'psincdec',\n",
       "   'PSDONE_PORT': 'psdone',\n",
       "   'CLKOUT1_REQUESTED_OUT_FREQ': '500.0',\n",
       "   'CLKOUT1_REQUESTED_PHASE': '0.000',\n",
       "   'CLKOUT1_REQUESTED_DUTY_CYCLE': '50.000',\n",
       "   'CLKOUT2_REQUESTED_OUT_FREQ': '250.0',\n",
       "   'CLKOUT2_REQUESTED_PHASE': '0.000',\n",
       "   'CLKOUT2_REQUESTED_DUTY_CYCLE': '50.000',\n",
       "   'CLKOUT3_REQUESTED_OUT_FREQ': '100.000',\n",
       "   'CLKOUT3_REQUESTED_PHASE': '0.000',\n",
       "   'CLKOUT3_REQUESTED_DUTY_CYCLE': '50.000',\n",
       "   'CLKOUT4_REQUESTED_OUT_FREQ': '62.5',\n",
       "   'CLKOUT4_REQUESTED_PHASE': '0.000',\n",
       "   'CLKOUT4_REQUESTED_DUTY_CYCLE': '50.000',\n",
       "   'CLKOUT5_REQUESTED_OUT_FREQ': '100.000',\n",
       "   'CLKOUT5_REQUESTED_PHASE': '0.000',\n",
       "   'CLKOUT5_REQUESTED_DUTY_CYCLE': '50.000',\n",
       "   'CLKOUT6_REQUESTED_OUT_FREQ': '100.000',\n",
       "   'CLKOUT6_REQUESTED_PHASE': '0.000',\n",
       "   'CLKOUT6_REQUESTED_DUTY_CYCLE': '50.000',\n",
       "   'CLKOUT7_REQUESTED_OUT_FREQ': '100.000',\n",
       "   'CLKOUT7_REQUESTED_PHASE': '0.000',\n",
       "   'CLKOUT7_REQUESTED_DUTY_CYCLE': '50.000',\n",
       "   'USE_MAX_I_JITTER': 'false',\n",
       "   'USE_MIN_O_JITTER': 'false',\n",
       "   'CLKOUT1_MATCHED_ROUTING': 'true',\n",
       "   'CLKOUT2_MATCHED_ROUTING': 'true',\n",
       "   'CLKOUT3_MATCHED_ROUTING': 'true',\n",
       "   'CLKOUT4_MATCHED_ROUTING': 'true',\n",
       "   'CLKOUT5_MATCHED_ROUTING': 'false',\n",
       "   'CLKOUT6_MATCHED_ROUTING': 'false',\n",
       "   'CLKOUT7_MATCHED_ROUTING': 'false',\n",
       "   'PRIM_SOURCE': 'Global_buffer',\n",
       "   'CLKOUT1_DRIVES': 'Buffer',\n",
       "   'CLKOUT2_DRIVES': 'Buffer',\n",
       "   'CLKOUT3_DRIVES': 'Buffer',\n",
       "   'CLKOUT4_DRIVES': 'Buffer',\n",
       "   'CLKOUT5_DRIVES': 'Buffer',\n",
       "   'CLKOUT6_DRIVES': 'Buffer',\n",
       "   'CLKOUT7_DRIVES': 'Buffer',\n",
       "   'FEEDBACK_SOURCE': 'FDBK_AUTO',\n",
       "   'CLKFB_IN_SIGNALING': 'SINGLE',\n",
       "   'CLKFB_IN_PORT': 'clkfb_in',\n",
       "   'CLKFB_IN_P_PORT': 'clkfb_in_p',\n",
       "   'CLKFB_IN_N_PORT': 'clkfb_in_n',\n",
       "   'CLKFB_OUT_PORT': 'clkfb_out',\n",
       "   'CLKFB_OUT_P_PORT': 'clkfb_out_p',\n",
       "   'CLKFB_OUT_N_PORT': 'clkfb_out_n',\n",
       "   'PLATFORM': 'UNKNOWN',\n",
       "   'SUMMARY_STRINGS': 'empty',\n",
       "   'USE_LOCKED': 'true',\n",
       "   'CALC_DONE': 'empty',\n",
       "   'USE_RESET': 'true',\n",
       "   'USE_POWER_DOWN': 'false',\n",
       "   'USE_STATUS': 'false',\n",
       "   'USE_FREEZE': 'false',\n",
       "   'USE_CLK_VALID': 'false',\n",
       "   'USE_INCLK_STOPPED': 'false',\n",
       "   'USE_CLKFB_STOPPED': 'false',\n",
       "   'RESET_PORT': 'reset',\n",
       "   'LOCKED_PORT': 'locked',\n",
       "   'POWER_DOWN_PORT': 'power_down',\n",
       "   'CLK_VALID_PORT': 'CLK_VALID',\n",
       "   'STATUS_PORT': 'STATUS',\n",
       "   'CLK_IN_SEL_PORT': 'clk_in_sel',\n",
       "   'INPUT_CLK_STOPPED_PORT': 'input_clk_stopped',\n",
       "   'CLKFB_STOPPED_PORT': 'clkfb_stopped',\n",
       "   'SS_MODE': 'CENTER_HIGH',\n",
       "   'SS_MOD_FREQ': '250',\n",
       "   'SS_MOD_TIME': '0.004',\n",
       "   'OVERRIDE_MMCM': 'false',\n",
       "   'MMCM_NOTES': 'None',\n",
       "   'MMCM_DIVCLK_DIVIDE': '1',\n",
       "   'MMCM_BANDWIDTH': 'HIGH',\n",
       "   'MMCM_CLKFBOUT_MULT_F': '6.000',\n",
       "   'MMCM_CLKFBOUT_PHASE': '0.000',\n",
       "   'MMCM_CLKFBOUT_USE_FINE_PS': 'false',\n",
       "   'MMCM_CLKIN1_PERIOD': '4.000',\n",
       "   'MMCM_CLKIN2_PERIOD': '10.0',\n",
       "   'MMCM_CLKOUT4_CASCADE': 'false',\n",
       "   'MMCM_CLOCK_HOLD': 'false',\n",
       "   'MMCM_COMPENSATION': 'AUTO',\n",
       "   'MMCM_REF_JITTER1': '0.000',\n",
       "   'MMCM_REF_JITTER2': '0.010',\n",
       "   'MMCM_STARTUP_WAIT': 'false',\n",
       "   'MMCM_CLKOUT0_DIVIDE_F': '3.000',\n",
       "   'MMCM_CLKOUT0_DUTY_CYCLE': '0.500',\n",
       "   'MMCM_CLKOUT0_PHASE': '0.000',\n",
       "   'MMCM_CLKOUT0_USE_FINE_PS': 'false',\n",
       "   'MMCM_CLKOUT1_DIVIDE': '6',\n",
       "   'MMCM_CLKOUT1_DUTY_CYCLE': '0.500',\n",
       "   'MMCM_CLKOUT1_PHASE': '0.000',\n",
       "   'MMCM_CLKOUT1_USE_FINE_PS': 'false',\n",
       "   'MMCM_CLKOUT2_DIVIDE': '15',\n",
       "   'MMCM_CLKOUT2_DUTY_CYCLE': '0.500',\n",
       "   'MMCM_CLKOUT2_PHASE': '0.000',\n",
       "   'MMCM_CLKOUT2_USE_FINE_PS': 'false',\n",
       "   'MMCM_CLKOUT3_DIVIDE': '24',\n",
       "   'MMCM_CLKOUT3_DUTY_CYCLE': '0.500',\n",
       "   'MMCM_CLKOUT3_PHASE': '0.000',\n",
       "   'MMCM_CLKOUT3_USE_FINE_PS': 'false',\n",
       "   'MMCM_CLKOUT4_DIVIDE': '1',\n",
       "   'MMCM_CLKOUT4_DUTY_CYCLE': '0.500',\n",
       "   'MMCM_CLKOUT4_PHASE': '0.000',\n",
       "   'MMCM_CLKOUT4_USE_FINE_PS': 'false',\n",
       "   'MMCM_CLKOUT5_DIVIDE': '1',\n",
       "   'MMCM_CLKOUT5_DUTY_CYCLE': '0.500',\n",
       "   'MMCM_CLKOUT5_PHASE': '0.000',\n",
       "   'MMCM_CLKOUT5_USE_FINE_PS': 'false',\n",
       "   'MMCM_CLKOUT6_DIVIDE': '1',\n",
       "   'MMCM_CLKOUT6_DUTY_CYCLE': '0.500',\n",
       "   'MMCM_CLKOUT6_PHASE': '0.000',\n",
       "   'MMCM_CLKOUT6_USE_FINE_PS': 'false',\n",
       "   'OVERRIDE_PLL': 'false',\n",
       "   'PLL_NOTES': 'None',\n",
       "   'PLL_BANDWIDTH': 'OPTIMIZED',\n",
       "   'PLL_CLKFBOUT_MULT': '4',\n",
       "   'PLL_CLKFBOUT_PHASE': '0.000',\n",
       "   'PLL_CLK_FEEDBACK': 'CLKFBOUT',\n",
       "   'PLL_DIVCLK_DIVIDE': '1',\n",
       "   'PLL_CLKIN_PERIOD': '10.000',\n",
       "   'PLL_COMPENSATION': 'SYSTEM_SYNCHRONOUS',\n",
       "   'PLL_REF_JITTER': '0.010',\n",
       "   'PLL_CLKOUT0_DIVIDE': '1',\n",
       "   'PLL_CLKOUT0_DUTY_CYCLE': '0.500',\n",
       "   'PLL_CLKOUT0_PHASE': '0.000',\n",
       "   'PLL_CLKOUT1_DIVIDE': '1',\n",
       "   'PLL_CLKOUT1_DUTY_CYCLE': '0.500',\n",
       "   'PLL_CLKOUT1_PHASE': '0.000',\n",
       "   'PLL_CLKOUT2_DIVIDE': '1',\n",
       "   'PLL_CLKOUT2_DUTY_CYCLE': '0.500',\n",
       "   'PLL_CLKOUT2_PHASE': '0.000',\n",
       "   'PLL_CLKOUT3_DIVIDE': '1',\n",
       "   'PLL_CLKOUT3_DUTY_CYCLE': '0.500',\n",
       "   'PLL_CLKOUT3_PHASE': '0.000',\n",
       "   'PLL_CLKOUT4_DIVIDE': '1',\n",
       "   'PLL_CLKOUT4_DUTY_CYCLE': '0.500',\n",
       "   'PLL_CLKOUT4_PHASE': '0.000',\n",
       "   'PLL_CLKOUT5_DIVIDE': '1',\n",
       "   'PLL_CLKOUT5_DUTY_CYCLE': '0.500',\n",
       "   'PLL_CLKOUT5_PHASE': '0.000',\n",
       "   'RESET_TYPE': 'ACTIVE_HIGH',\n",
       "   'USE_SAFE_CLOCK_STARTUP': 'false',\n",
       "   'USE_CLOCK_SEQUENCING': 'false',\n",
       "   'CLKOUT1_SEQUENCE_NUMBER': '1',\n",
       "   'CLKOUT2_SEQUENCE_NUMBER': '1',\n",
       "   'CLKOUT3_SEQUENCE_NUMBER': '1',\n",
       "   'CLKOUT4_SEQUENCE_NUMBER': '1',\n",
       "   'CLKOUT5_SEQUENCE_NUMBER': '1',\n",
       "   'CLKOUT6_SEQUENCE_NUMBER': '1',\n",
       "   'CLKOUT7_SEQUENCE_NUMBER': '1',\n",
       "   'USE_BOARD_FLOW': 'false',\n",
       "   'CLK_IN1_BOARD_INTERFACE': 'Custom',\n",
       "   'CLK_IN2_BOARD_INTERFACE': 'Custom',\n",
       "   'DIFF_CLK_IN1_BOARD_INTERFACE': 'Custom',\n",
       "   'DIFF_CLK_IN2_BOARD_INTERFACE': 'Custom',\n",
       "   'AUTO_PRIMITIVE': 'MMCM',\n",
       "   'RESET_BOARD_INTERFACE': 'Custom',\n",
       "   'ENABLE_CDDC': 'false',\n",
       "   'CDDCDONE_PORT': 'cddcdone',\n",
       "   'CDDCREQ_PORT': 'cddcreq',\n",
       "   'ENABLE_CLKOUTPHY': 'false',\n",
       "   'CLKOUTPHY_REQUESTED_FREQ': '600.000',\n",
       "   'CLKOUT1_JITTER': '69.166',\n",
       "   'CLKOUT1_PHASE_ERROR': '72.667',\n",
       "   'CLKOUT2_JITTER': '79.121',\n",
       "   'CLKOUT2_PHASE_ERROR': '72.667',\n",
       "   'CLKOUT3_JITTER': '94.513',\n",
       "   'CLKOUT3_PHASE_ERROR': '72.667',\n",
       "   'CLKOUT4_JITTER': '103.536',\n",
       "   'CLKOUT4_PHASE_ERROR': '72.667',\n",
       "   'CLKOUT5_JITTER': '0.0',\n",
       "   'CLKOUT5_PHASE_ERROR': '0.0',\n",
       "   'CLKOUT6_JITTER': '0.0',\n",
       "   'CLKOUT6_PHASE_ERROR': '0.0',\n",
       "   'CLKOUT7_JITTER': '0.0',\n",
       "   'CLKOUT7_PHASE_ERROR': '0.0',\n",
       "   'INPUT_MODE': 'frequency',\n",
       "   'INTERFACE_SELECTION': 'Enable_AXI',\n",
       "   'AXI_DRP': 'false',\n",
       "   'PHASE_DUTY_CONFIG': 'false',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_BASEADDR': '0x80000000',\n",
       "   'C_HIGHADDR': '0x8000FFFF',\n",
       "   'DATA_WIDTH': '32',\n",
       "   'PROTOCOL': 'AXI4LITE',\n",
       "   'FREQ_HZ': '100000000',\n",
       "   'ID_WIDTH': '0',\n",
       "   'ADDR_WIDTH': '11',\n",
       "   'AWUSER_WIDTH': '0',\n",
       "   'ARUSER_WIDTH': '0',\n",
       "   'WUSER_WIDTH': '0',\n",
       "   'RUSER_WIDTH': '0',\n",
       "   'BUSER_WIDTH': '0',\n",
       "   'READ_WRITE_MODE': 'READ_WRITE',\n",
       "   'HAS_BURST': '0',\n",
       "   'HAS_LOCK': '0',\n",
       "   'HAS_PROT': '0',\n",
       "   'HAS_CACHE': '0',\n",
       "   'HAS_QOS': '0',\n",
       "   'HAS_REGION': '0',\n",
       "   'HAS_WSTRB': '1',\n",
       "   'HAS_BRESP': '1',\n",
       "   'HAS_RRESP': '1',\n",
       "   'SUPPORTS_NARROW_BURST': '0',\n",
       "   'NUM_READ_OUTSTANDING': '2',\n",
       "   'NUM_WRITE_OUTSTANDING': '2',\n",
       "   'MAX_BURST_LENGTH': '1',\n",
       "   'PHASE': '0.0',\n",
       "   'CLK_DOMAIN': 'mts_zynq_ultra_ps_e_0_0_pl_clk0',\n",
       "   'NUM_READ_THREADS': '1',\n",
       "   'NUM_WRITE_THREADS': '1',\n",
       "   'RUSER_BITS_PER_BYTE': '0',\n",
       "   'WUSER_BITS_PER_BYTE': '0',\n",
       "   'INSERT_VIP': '0'},\n",
       "  'registers': {},\n",
       "  'driver': pynq.overlay.DefaultIP,\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xffff6fc07ca0>,\n",
       "  'state': None,\n",
       "  'bdtype': None,\n",
       "  'phys_addr': 2147483648,\n",
       "  'addr_range': 65536,\n",
       "  'fullpath': 'clocktreeMTS/MTSclkwiz'},\n",
       " 'control/gpio_control/axi_gpio_bram_adc': {'type': 'xilinx.com:ip:axi_gpio:2.0',\n",
       "  'mem_id': 'S_AXI',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'C_FAMILY': 'zynquplus',\n",
       "   'C_S_AXI_ADDR_WIDTH': '9',\n",
       "   'C_S_AXI_DATA_WIDTH': '32',\n",
       "   'C_GPIO_WIDTH': '1',\n",
       "   'C_GPIO2_WIDTH': '32',\n",
       "   'C_ALL_INPUTS': '0',\n",
       "   'C_ALL_INPUTS_2': '0',\n",
       "   'C_ALL_OUTPUTS': '1',\n",
       "   'C_ALL_OUTPUTS_2': '0',\n",
       "   'C_INTERRUPT_PRESENT': '0',\n",
       "   'C_DOUT_DEFAULT': '0x00000000',\n",
       "   'C_TRI_DEFAULT': '0xFFFFFFFF',\n",
       "   'C_IS_DUAL': '0',\n",
       "   'C_DOUT_DEFAULT_2': '0x00000000',\n",
       "   'C_TRI_DEFAULT_2': '0xFFFFFFFF',\n",
       "   'Component_Name': 'mts_axi_gpio_bram_adc_0',\n",
       "   'USE_BOARD_FLOW': 'false',\n",
       "   'GPIO_BOARD_INTERFACE': 'Custom',\n",
       "   'GPIO2_BOARD_INTERFACE': 'Custom',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_BASEADDR': '0x80010000',\n",
       "   'C_HIGHADDR': '0x8001FFFF',\n",
       "   'DATA_WIDTH': '32',\n",
       "   'PROTOCOL': 'AXI4LITE',\n",
       "   'FREQ_HZ': '100000000',\n",
       "   'ID_WIDTH': '0',\n",
       "   'ADDR_WIDTH': '9',\n",
       "   'AWUSER_WIDTH': '0',\n",
       "   'ARUSER_WIDTH': '0',\n",
       "   'WUSER_WIDTH': '0',\n",
       "   'RUSER_WIDTH': '0',\n",
       "   'BUSER_WIDTH': '0',\n",
       "   'READ_WRITE_MODE': 'READ_WRITE',\n",
       "   'HAS_BURST': '0',\n",
       "   'HAS_LOCK': '0',\n",
       "   'HAS_PROT': '0',\n",
       "   'HAS_CACHE': '0',\n",
       "   'HAS_QOS': '0',\n",
       "   'HAS_REGION': '0',\n",
       "   'HAS_WSTRB': '1',\n",
       "   'HAS_BRESP': '1',\n",
       "   'HAS_RRESP': '1',\n",
       "   'SUPPORTS_NARROW_BURST': '0',\n",
       "   'NUM_READ_OUTSTANDING': '2',\n",
       "   'NUM_WRITE_OUTSTANDING': '2',\n",
       "   'MAX_BURST_LENGTH': '1',\n",
       "   'PHASE': '0.0',\n",
       "   'CLK_DOMAIN': 'mts_zynq_ultra_ps_e_0_0_pl_clk0',\n",
       "   'NUM_READ_THREADS': '1',\n",
       "   'NUM_WRITE_THREADS': '1',\n",
       "   'RUSER_BITS_PER_BYTE': '0',\n",
       "   'WUSER_BITS_PER_BYTE': '0',\n",
       "   'INSERT_VIP': '0'},\n",
       "  'registers': {'GPIO_DATA': {'address_offset': 0,\n",
       "    'size': 1,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Channel-1 AXI GPIO Data register',\n",
       "    'fields': {'Channel_1_GPIO_DATA': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'AXI GPIO Data Register.\\nFor each I/O bit programmed as input\\n  R - Reads value on the input pin.\\n  W - No effect.\\nFor each I/O bit programmed as output\\n  R - Reads value on GPIO_O pins\\n  W - Writes value to the corresponding AXI GPIO \\n      data register bit and output pin\\n'}}},\n",
       "   'GPIO_TRI': {'address_offset': 4,\n",
       "    'size': 1,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Channel-1 AXI GPIO 3-State Control register',\n",
       "    'fields': {'Channel_1_GPIO_TRI': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'AXI GPIO 3-State Control Register\\nEach I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input\\n'}}},\n",
       "   'GPIO2_DATA': {'address_offset': 8,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Channel-2 AXI GPIO Data register',\n",
       "    'fields': {'Channel_2_GPIO_DATA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'AXI GPIO Data Register.\\nFor each I/O bit programmed as input\\n  R - Reads value on the input pin.\\n  W - No effect.\\nFor each I/O bit programmed as output\\n  R - Reads value on GPIO_O pins\\n  W - Writes value to the corresponding AXI GPIO \\n      data register bit and output pin\\n'}}},\n",
       "   'GPIO2_TRI': {'address_offset': 12,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Channel-2 AXI GPIO 3-State Control register',\n",
       "    'fields': {'Channel_2_GPIO_TRI': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'AXI GPIO 3-State Control Register\\nEach I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input\\n'}}},\n",
       "   'GIER': {'address_offset': 284,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Global_Interrupt_Enable register',\n",
       "    'fields': {'Global_Interrupt_Enable': {'bit_offset': 31,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Master enable for the device interrupt output\\n  0 - Disabled\\n  1 - Enabled\\n'}}},\n",
       "   'IP_IER': {'address_offset': 296,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'IP Interrupt Enable register',\n",
       "    'fields': {'Channel_1_Interrupt_Enable': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Enable Channel 1 Interrupt\\n  0 - Disabled (masked)\\n  1 - Enabled\\n'},\n",
       "     'Channel_2_Interrupt_Enable': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Enable Channel 2 Interrupt\\n  0 - Disabled (masked)\\n  1 - Enabled\\n'}}},\n",
       "   'IP_ISR': {'address_offset': 288,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'IP Interrupt Status register',\n",
       "    'fields': {'Channel_1_Interrupt_Status': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Channel 1 Interrupt Status\\n  0 - No Channel 1 input interrupt\\n  1 - Channel 1 input interrupt\\n'},\n",
       "     'Channel_2_Interrupt_Status': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Channel 2 Interrupt Status\\n  0 - No Channel 2 input interrupt\\n  1 - Channel 2 input interrupt\\n'}}}},\n",
       "  'driver': pynq.lib.axigpio.AxiGPIO,\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xffff6fc07ca0>,\n",
       "  'state': None,\n",
       "  'bdtype': None,\n",
       "  'phys_addr': 2147549184,\n",
       "  'addr_range': 65536,\n",
       "  'fullpath': 'control/gpio_control/axi_gpio_bram_adc'},\n",
       " 'control/gpio_control/axi_gpio_dac': {'type': 'xilinx.com:ip:axi_gpio:2.0',\n",
       "  'mem_id': 'S_AXI',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'C_FAMILY': 'zynquplus',\n",
       "   'C_S_AXI_ADDR_WIDTH': '9',\n",
       "   'C_S_AXI_DATA_WIDTH': '32',\n",
       "   'C_GPIO_WIDTH': '1',\n",
       "   'C_GPIO2_WIDTH': '32',\n",
       "   'C_ALL_INPUTS': '0',\n",
       "   'C_ALL_INPUTS_2': '0',\n",
       "   'C_ALL_OUTPUTS': '1',\n",
       "   'C_ALL_OUTPUTS_2': '0',\n",
       "   'C_INTERRUPT_PRESENT': '0',\n",
       "   'C_DOUT_DEFAULT': '0x00000000',\n",
       "   'C_TRI_DEFAULT': '0xFFFFFFFF',\n",
       "   'C_IS_DUAL': '0',\n",
       "   'C_DOUT_DEFAULT_2': '0x00000000',\n",
       "   'C_TRI_DEFAULT_2': '0xFFFFFFFF',\n",
       "   'Component_Name': 'mts_axi_gpio_dac_0',\n",
       "   'USE_BOARD_FLOW': 'false',\n",
       "   'GPIO_BOARD_INTERFACE': 'Custom',\n",
       "   'GPIO2_BOARD_INTERFACE': 'Custom',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_BASEADDR': '0x80020000',\n",
       "   'C_HIGHADDR': '0x8002FFFF',\n",
       "   'DATA_WIDTH': '32',\n",
       "   'PROTOCOL': 'AXI4LITE',\n",
       "   'FREQ_HZ': '100000000',\n",
       "   'ID_WIDTH': '0',\n",
       "   'ADDR_WIDTH': '9',\n",
       "   'AWUSER_WIDTH': '0',\n",
       "   'ARUSER_WIDTH': '0',\n",
       "   'WUSER_WIDTH': '0',\n",
       "   'RUSER_WIDTH': '0',\n",
       "   'BUSER_WIDTH': '0',\n",
       "   'READ_WRITE_MODE': 'READ_WRITE',\n",
       "   'HAS_BURST': '0',\n",
       "   'HAS_LOCK': '0',\n",
       "   'HAS_PROT': '0',\n",
       "   'HAS_CACHE': '0',\n",
       "   'HAS_QOS': '0',\n",
       "   'HAS_REGION': '0',\n",
       "   'HAS_WSTRB': '1',\n",
       "   'HAS_BRESP': '1',\n",
       "   'HAS_RRESP': '1',\n",
       "   'SUPPORTS_NARROW_BURST': '0',\n",
       "   'NUM_READ_OUTSTANDING': '2',\n",
       "   'NUM_WRITE_OUTSTANDING': '2',\n",
       "   'MAX_BURST_LENGTH': '1',\n",
       "   'PHASE': '0.0',\n",
       "   'CLK_DOMAIN': 'mts_zynq_ultra_ps_e_0_0_pl_clk0',\n",
       "   'NUM_READ_THREADS': '1',\n",
       "   'NUM_WRITE_THREADS': '1',\n",
       "   'RUSER_BITS_PER_BYTE': '0',\n",
       "   'WUSER_BITS_PER_BYTE': '0',\n",
       "   'INSERT_VIP': '0'},\n",
       "  'registers': {'GPIO_DATA': {'address_offset': 0,\n",
       "    'size': 1,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Channel-1 AXI GPIO Data register',\n",
       "    'fields': {'Channel_1_GPIO_DATA': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'AXI GPIO Data Register.\\nFor each I/O bit programmed as input\\n  R - Reads value on the input pin.\\n  W - No effect.\\nFor each I/O bit programmed as output\\n  R - Reads value on GPIO_O pins\\n  W - Writes value to the corresponding AXI GPIO \\n      data register bit and output pin\\n'}}},\n",
       "   'GPIO_TRI': {'address_offset': 4,\n",
       "    'size': 1,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Channel-1 AXI GPIO 3-State Control register',\n",
       "    'fields': {'Channel_1_GPIO_TRI': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'AXI GPIO 3-State Control Register\\nEach I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input\\n'}}},\n",
       "   'GPIO2_DATA': {'address_offset': 8,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Channel-2 AXI GPIO Data register',\n",
       "    'fields': {'Channel_2_GPIO_DATA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'AXI GPIO Data Register.\\nFor each I/O bit programmed as input\\n  R - Reads value on the input pin.\\n  W - No effect.\\nFor each I/O bit programmed as output\\n  R - Reads value on GPIO_O pins\\n  W - Writes value to the corresponding AXI GPIO \\n      data register bit and output pin\\n'}}},\n",
       "   'GPIO2_TRI': {'address_offset': 12,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Channel-2 AXI GPIO 3-State Control register',\n",
       "    'fields': {'Channel_2_GPIO_TRI': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'AXI GPIO 3-State Control Register\\nEach I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input\\n'}}},\n",
       "   'GIER': {'address_offset': 284,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Global_Interrupt_Enable register',\n",
       "    'fields': {'Global_Interrupt_Enable': {'bit_offset': 31,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Master enable for the device interrupt output\\n  0 - Disabled\\n  1 - Enabled\\n'}}},\n",
       "   'IP_IER': {'address_offset': 296,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'IP Interrupt Enable register',\n",
       "    'fields': {'Channel_1_Interrupt_Enable': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Enable Channel 1 Interrupt\\n  0 - Disabled (masked)\\n  1 - Enabled\\n'},\n",
       "     'Channel_2_Interrupt_Enable': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Enable Channel 2 Interrupt\\n  0 - Disabled (masked)\\n  1 - Enabled\\n'}}},\n",
       "   'IP_ISR': {'address_offset': 288,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'IP Interrupt Status register',\n",
       "    'fields': {'Channel_1_Interrupt_Status': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Channel 1 Interrupt Status\\n  0 - No Channel 1 input interrupt\\n  1 - Channel 1 input interrupt\\n'},\n",
       "     'Channel_2_Interrupt_Status': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Channel 2 Interrupt Status\\n  0 - No Channel 2 input interrupt\\n  1 - Channel 2 input interrupt\\n'}}}},\n",
       "  'driver': pynq.lib.axigpio.AxiGPIO,\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xffff6fc07ca0>,\n",
       "  'state': None,\n",
       "  'bdtype': None,\n",
       "  'phys_addr': 2147614720,\n",
       "  'addr_range': 65536,\n",
       "  'fullpath': 'control/gpio_control/axi_gpio_dac'},\n",
       " 'control/gpio_control/axi_gpio_fifoflush': {'type': 'xilinx.com:ip:axi_gpio:2.0',\n",
       "  'mem_id': 'S_AXI',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'C_FAMILY': 'zynquplus',\n",
       "   'C_S_AXI_ADDR_WIDTH': '9',\n",
       "   'C_S_AXI_DATA_WIDTH': '32',\n",
       "   'C_GPIO_WIDTH': '1',\n",
       "   'C_GPIO2_WIDTH': '32',\n",
       "   'C_ALL_INPUTS': '0',\n",
       "   'C_ALL_INPUTS_2': '0',\n",
       "   'C_ALL_OUTPUTS': '1',\n",
       "   'C_ALL_OUTPUTS_2': '0',\n",
       "   'C_INTERRUPT_PRESENT': '0',\n",
       "   'C_DOUT_DEFAULT': '0x00000000',\n",
       "   'C_TRI_DEFAULT': '0xFFFFFFFF',\n",
       "   'C_IS_DUAL': '0',\n",
       "   'C_DOUT_DEFAULT_2': '0x00000000',\n",
       "   'C_TRI_DEFAULT_2': '0xFFFFFFFF',\n",
       "   'Component_Name': 'mts_axi_gpio_fifoflush_0',\n",
       "   'USE_BOARD_FLOW': 'false',\n",
       "   'GPIO_BOARD_INTERFACE': 'Custom',\n",
       "   'GPIO2_BOARD_INTERFACE': 'Custom',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_BASEADDR': '0x80030000',\n",
       "   'C_HIGHADDR': '0x8003FFFF',\n",
       "   'DATA_WIDTH': '32',\n",
       "   'PROTOCOL': 'AXI4LITE',\n",
       "   'FREQ_HZ': '100000000',\n",
       "   'ID_WIDTH': '0',\n",
       "   'ADDR_WIDTH': '9',\n",
       "   'AWUSER_WIDTH': '0',\n",
       "   'ARUSER_WIDTH': '0',\n",
       "   'WUSER_WIDTH': '0',\n",
       "   'RUSER_WIDTH': '0',\n",
       "   'BUSER_WIDTH': '0',\n",
       "   'READ_WRITE_MODE': 'READ_WRITE',\n",
       "   'HAS_BURST': '0',\n",
       "   'HAS_LOCK': '0',\n",
       "   'HAS_PROT': '0',\n",
       "   'HAS_CACHE': '0',\n",
       "   'HAS_QOS': '0',\n",
       "   'HAS_REGION': '0',\n",
       "   'HAS_WSTRB': '1',\n",
       "   'HAS_BRESP': '1',\n",
       "   'HAS_RRESP': '1',\n",
       "   'SUPPORTS_NARROW_BURST': '0',\n",
       "   'NUM_READ_OUTSTANDING': '2',\n",
       "   'NUM_WRITE_OUTSTANDING': '2',\n",
       "   'MAX_BURST_LENGTH': '1',\n",
       "   'PHASE': '0.0',\n",
       "   'CLK_DOMAIN': 'mts_zynq_ultra_ps_e_0_0_pl_clk0',\n",
       "   'NUM_READ_THREADS': '1',\n",
       "   'NUM_WRITE_THREADS': '1',\n",
       "   'RUSER_BITS_PER_BYTE': '0',\n",
       "   'WUSER_BITS_PER_BYTE': '0',\n",
       "   'INSERT_VIP': '0'},\n",
       "  'registers': {'GPIO_DATA': {'address_offset': 0,\n",
       "    'size': 1,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Channel-1 AXI GPIO Data register',\n",
       "    'fields': {'Channel_1_GPIO_DATA': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'AXI GPIO Data Register.\\nFor each I/O bit programmed as input\\n  R - Reads value on the input pin.\\n  W - No effect.\\nFor each I/O bit programmed as output\\n  R - Reads value on GPIO_O pins\\n  W - Writes value to the corresponding AXI GPIO \\n      data register bit and output pin\\n'}}},\n",
       "   'GPIO_TRI': {'address_offset': 4,\n",
       "    'size': 1,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Channel-1 AXI GPIO 3-State Control register',\n",
       "    'fields': {'Channel_1_GPIO_TRI': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'AXI GPIO 3-State Control Register\\nEach I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input\\n'}}},\n",
       "   'GPIO2_DATA': {'address_offset': 8,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Channel-2 AXI GPIO Data register',\n",
       "    'fields': {'Channel_2_GPIO_DATA': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'AXI GPIO Data Register.\\nFor each I/O bit programmed as input\\n  R - Reads value on the input pin.\\n  W - No effect.\\nFor each I/O bit programmed as output\\n  R - Reads value on GPIO_O pins\\n  W - Writes value to the corresponding AXI GPIO \\n      data register bit and output pin\\n'}}},\n",
       "   'GPIO2_TRI': {'address_offset': 12,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Channel-2 AXI GPIO 3-State Control register',\n",
       "    'fields': {'Channel_2_GPIO_TRI': {'bit_offset': 0,\n",
       "      'bit_width': 32,\n",
       "      'access': 'read-write',\n",
       "      'description': 'AXI GPIO 3-State Control Register\\nEach I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input\\n'}}},\n",
       "   'GIER': {'address_offset': 284,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'Global_Interrupt_Enable register',\n",
       "    'fields': {'Global_Interrupt_Enable': {'bit_offset': 31,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Master enable for the device interrupt output\\n  0 - Disabled\\n  1 - Enabled\\n'}}},\n",
       "   'IP_IER': {'address_offset': 296,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'IP Interrupt Enable register',\n",
       "    'fields': {'Channel_1_Interrupt_Enable': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Enable Channel 1 Interrupt\\n  0 - Disabled (masked)\\n  1 - Enabled\\n'},\n",
       "     'Channel_2_Interrupt_Enable': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Enable Channel 2 Interrupt\\n  0 - Disabled (masked)\\n  1 - Enabled\\n'}}},\n",
       "   'IP_ISR': {'address_offset': 288,\n",
       "    'size': 32,\n",
       "    'access': 'read-write',\n",
       "    'description': 'IP Interrupt Status register',\n",
       "    'fields': {'Channel_1_Interrupt_Status': {'bit_offset': 0,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Channel 1 Interrupt Status\\n  0 - No Channel 1 input interrupt\\n  1 - Channel 1 input interrupt\\n'},\n",
       "     'Channel_2_Interrupt_Status': {'bit_offset': 1,\n",
       "      'bit_width': 1,\n",
       "      'access': 'read-write',\n",
       "      'description': 'Channel 2 Interrupt Status\\n  0 - No Channel 2 input interrupt\\n  1 - Channel 2 input interrupt\\n'}}}},\n",
       "  'driver': pynq.lib.axigpio.AxiGPIO,\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xffff6fc07ca0>,\n",
       "  'state': None,\n",
       "  'bdtype': None,\n",
       "  'phys_addr': 2147680256,\n",
       "  'addr_range': 65536,\n",
       "  'fullpath': 'control/gpio_control/axi_gpio_fifoflush'},\n",
       " 'control/system_management_wiz_0': {'type': 'xilinx.com:ip:system_management_wiz:1.3',\n",
       "  'mem_id': 'S_AXI_LITE',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'C_FAMILY': 'zynquplus',\n",
       "   'C_IS_DIABLO': '1',\n",
       "   'C_DUAL0_REGISTER': '0',\n",
       "   'C_DUAL1_REGISTER': '0',\n",
       "   'C_DUAL2_REGISTER': '0',\n",
       "   'C_DUAL3_REGISTER': '0',\n",
       "   'C_COMMON_N_SOURCE': 'Null',\n",
       "   'C_ENABLE_ADC_DATA_OUT_MASTER': '0',\n",
       "   'C_ENABLE_ADC_DATA_OUT_SLAVE0': '0',\n",
       "   'C_ENABLE_ADC_DATA_OUT_SLAVE1': '0',\n",
       "   'C_ENABLE_ADC_DATA_OUT_SLAVE2': '0',\n",
       "   'C_ENABLE_DUAL_SEQUENCE_MODE': '0',\n",
       "   'c_component_name': 'mts_system_management_wiz_0_0',\n",
       "   'C_SIM_FILE_SEL': 'Default',\n",
       "   'C_SIM_DEVICE': 'ZYNQ_ULTRASCALE',\n",
       "   'C_SIM_FILE_REL_PATH': './',\n",
       "   'C_SIM_FILE_NAME': 'design',\n",
       "   'C_HAS_DCLK': '1',\n",
       "   'C_HAS_DRP': '0',\n",
       "   'C_HAS_RESET': '0',\n",
       "   'C_HAS_CONVST': '0',\n",
       "   'C_HAS_CONVSTCLK': '0',\n",
       "   'C_HAS_VP': '1',\n",
       "   'C_HAS_VN': '1',\n",
       "   'C_HAS_CHANNEL': '1',\n",
       "   'C_HAS_EOC': '1',\n",
       "   'C_HAS_EOS': '1',\n",
       "   'C_HAS_BUSY': '1',\n",
       "   'C_HAS_JTAGLOCKED': '0',\n",
       "   'C_HAS_JTAGMODIFIED': '0',\n",
       "   'C_HAS_JTAGBUSY': '0',\n",
       "   'C_HAS_EXTERNAL_MUX': '0',\n",
       "   'C_EXTERNAL_MUXADDR_ENABLE': '0',\n",
       "   'C_EXTERNAL_MUX_CHANNEL': 'VP_VN',\n",
       "   'C_DCLK_FREQUENCY': '100',\n",
       "   'C_SAMPLING_RATE': '192307.6923076923',\n",
       "   'C_HAS_OT_ALARM': '0',\n",
       "   'C_HAS_USER_TEMP_ALARM': '0',\n",
       "   'C_HAS_UNDER_OT_ALARM': '0',\n",
       "   'C_HAS_UNDER_TEMP_ALARM': '0',\n",
       "   'C_HAS_VCCINT_ALARM': '0',\n",
       "   'C_HAS_VCCPSINTFP_ALARM': '0',\n",
       "   'C_HAS_VCCPSAUX_ALARM': '0',\n",
       "   'C_HAS_VCCPSINTLP_ALARM': '0',\n",
       "   'C_HAS_VCCAUX_ALARM': '0',\n",
       "   'C_HAS_VBRAM_ALARM': '0',\n",
       "   'C_HAS_VCCPINT_ALARM': '0',\n",
       "   'C_HAS_VCCPAUX_ALARM': '0',\n",
       "   'C_HAS_VCCDDRO_ALARM': '0',\n",
       "   'C_CONFIGURATION_R0': '12288',\n",
       "   'C_CONFIGURATION_R1': '12191',\n",
       "   'C_CONFIGURATION_R2': '5120',\n",
       "   'C_CONFIGURATION_R4': '0',\n",
       "   'C_ALARM_LIMIT_R0': '46996',\n",
       "   'C_ALARM_LIMIT_R1': '20097',\n",
       "   'C_ALARM_LIMIT_R2': '41287',\n",
       "   'C_ALARM_LIMIT_R3': '52131',\n",
       "   'C_ALARM_LIMIT_R4': '43779',\n",
       "   'C_ALARM_LIMIT_R5': '18787',\n",
       "   'C_ALARM_LIMIT_R6': '38229',\n",
       "   'C_ALARM_LIMIT_R7': '45066',\n",
       "   'C_ALARM_LIMIT_R8': '20097',\n",
       "   'C_ALARM_LIMIT_R9': '18787',\n",
       "   'C_ALARM_LIMIT_R10': '18787',\n",
       "   'C_ALARM_LIMIT_R11': '17694',\n",
       "   'C_ALARM_LIMIT_R12': '18787',\n",
       "   'C_ALARM_LIMIT_R13': '17694',\n",
       "   'C_ALARM_LIMIT_R14': '39540',\n",
       "   'C_ALARM_LIMIT_R15': '37355',\n",
       "   'C_SEQUENCE_R0': '32737',\n",
       "   'C_SEQUENCE_SLAVE0_SSIT_R0': '256',\n",
       "   'C_SEQUENCE_SLAVE1_SSIT_R0': '256',\n",
       "   'C_SEQUENCE_SLAVE2_SSIT_R0': '256',\n",
       "   'C_SEQUENCE_R1': '0',\n",
       "   'C_SEQUENCE_R2': '18400',\n",
       "   'C_SEQUENCE_R3': '0',\n",
       "   'C_SEQUENCE_R4': '0',\n",
       "   'C_SEQUENCE_R5': '0',\n",
       "   'C_SEQUENCE_R6': '0',\n",
       "   'C_SEQUENCE_R7': '0',\n",
       "   'C_VPVN': '1',\n",
       "   'C_VAUX0': '0',\n",
       "   'C_VAUX1': '0',\n",
       "   'C_VAUX2': '0',\n",
       "   'C_VAUX3': '0',\n",
       "   'C_VAUX4': '0',\n",
       "   'C_VAUX5': '0',\n",
       "   'C_VAUX6': '0',\n",
       "   'C_VAUX7': '0',\n",
       "   'C_VAUX8': '0',\n",
       "   'C_VAUX9': '0',\n",
       "   'C_VAUX10': '0',\n",
       "   'C_VAUX11': '0',\n",
       "   'C_VAUX12': '0',\n",
       "   'C_VAUX13': '0',\n",
       "   'C_VAUX14': '0',\n",
       "   'C_VAUX15': '0',\n",
       "   'C_HAS_AXI': '1',\n",
       "   'C_HAS_PMC': '0',\n",
       "   'C_HAS_PMC_MASTER': '0',\n",
       "   'C_HAS_AXI4STREAM': '0',\n",
       "   'C_HAS_TEMP_BUS': '0',\n",
       "   'C_HAS_SLAVE0_SSIT_TEMP_CH': '1',\n",
       "   'C_HAS_SLAVE1_SSIT_TEMP_CH': '1',\n",
       "   'C_HAS_SLAVE2_SSIT_TEMP_CH': '1',\n",
       "   'C_FIFO_DEPTH': '7',\n",
       "   'C_INCLUDE_INTR': '1',\n",
       "   'C_IS_SSIT_SLAVE0': '0',\n",
       "   'C_IS_SSIT_SLAVE1': '0',\n",
       "   'C_IS_SSIT_SLAVE2': '0',\n",
       "   'C_ENABLE_SLAVE0': '0',\n",
       "   'C_ENABLE_SLAVE1': '0',\n",
       "   'C_ENABLE_SLAVE2': '0',\n",
       "   'C_IS_SSIT_SLAVE0_ANALOG_BANK': '0',\n",
       "   'C_IS_SSIT_SLAVE1_ANALOG_BANK': '0',\n",
       "   'C_IS_SSIT_SLAVE2_ANALOG_BANK': '0',\n",
       "   'C_HAS_I2C': '0',\n",
       "   'C_HAS_PMBUS': '0',\n",
       "   'C_HAS_I2C_SLAVE': '0',\n",
       "   'C_I2C_SLAVE_ADDRESS': '32',\n",
       "   'C_I2C_SLAVE0_ADDRESS': '32',\n",
       "   'C_I2C_SLAVE1_ADDRESS': '32',\n",
       "   'C_I2C_SLAVE2_ADDRESS': '32',\n",
       "   'C_CONFIGURATION_R3': '15',\n",
       "   'C_CONFIGURATION_SLAVE0_SSIT_R3': '15',\n",
       "   'C_CONFIGURATION_SLAVE1_SSIT_R3': '15',\n",
       "   'C_CONFIGURATION_SLAVE2_SSIT_R3': '15',\n",
       "   'C_CONFIGURATION_R4_1': '0',\n",
       "   'C_CONFIGURATION_R4_2': '0',\n",
       "   'C_CONFIGURATION_R4_3': '2',\n",
       "   'C_CONFIGURATION_R4_4': '14',\n",
       "   'C_CONFIGURATION_SLAVE0_SSIT_R4_1': '0',\n",
       "   'C_CONFIGURATION_SLAVE0_SSIT_R4_2': '0',\n",
       "   'C_CONFIGURATION_SLAVE0_SSIT_R4_3': '2',\n",
       "   'C_CONFIGURATION_SLAVE0_SSIT_R4_4': '14',\n",
       "   'C_CONFIGURATION_SLAVE1_SSIT_R4_1': '0',\n",
       "   'C_CONFIGURATION_SLAVE1_SSIT_R4_2': '0',\n",
       "   'C_CONFIGURATION_SLAVE1_SSIT_R4_3': '2',\n",
       "   'C_CONFIGURATION_SLAVE1_SSIT_R4_4': '14',\n",
       "   'C_CONFIGURATION_SLAVE2_SSIT_R4_1': '0',\n",
       "   'C_CONFIGURATION_SLAVE2_SSIT_R4_2': '0',\n",
       "   'C_CONFIGURATION_SLAVE2_SSIT_R4_3': '2',\n",
       "   'C_CONFIGURATION_SLAVE2_SSIT_R4_4': '14',\n",
       "   'C_ALARM_LIMIT_USL1': '19550',\n",
       "   'C_ALARM_LIMIT_USU1': '19769',\n",
       "   'C_ALARM_LIMIT_USL2': '19442',\n",
       "   'C_ALARM_LIMIT_USU2': '19879',\n",
       "   'C_ALARM_LIMIT_USL3': '39103',\n",
       "   'C_ALARM_LIMIT_USU3': '39540',\n",
       "   'C_ALARM_LIMIT_USL4': '39103',\n",
       "   'C_ALARM_LIMIT_USU4': '39540',\n",
       "   'C_ALARM_LIMIT_SLAVE0_SSIT_USL1': '19550',\n",
       "   'C_ALARM_LIMIT_SLAVE0_SSIT_USU1': '19769',\n",
       "   'C_ALARM_LIMIT_SLAVE0_SSIT_USL2': '19442',\n",
       "   'C_ALARM_LIMIT_SLAVE0_SSIT_USU2': '19879',\n",
       "   'C_ALARM_LIMIT_SLAVE0_SSIT_USL3': '39103',\n",
       "   'C_ALARM_LIMIT_SLAVE0_SSIT_USU3': '39540',\n",
       "   'C_ALARM_LIMIT_SLAVE0_SSIT_USL4': '39103',\n",
       "   'C_ALARM_LIMIT_SLAVE0_SSIT_USU4': '39540',\n",
       "   'C_ALARM_LIMIT_SLAVE1_SSIT_USL1': '19550',\n",
       "   'C_ALARM_LIMIT_SLAVE1_SSIT_USU1': '19769',\n",
       "   'C_ALARM_LIMIT_SLAVE1_SSIT_USL2': '19442',\n",
       "   'C_ALARM_LIMIT_SLAVE1_SSIT_USU2': '19879',\n",
       "   'C_ALARM_LIMIT_SLAVE1_SSIT_USL3': '39103',\n",
       "   'C_ALARM_LIMIT_SLAVE1_SSIT_USU3': '39540',\n",
       "   'C_ALARM_LIMIT_SLAVE1_SSIT_USL4': '39103',\n",
       "   'C_ALARM_LIMIT_SLAVE1_SSIT_USU4': '39540',\n",
       "   'C_ALARM_LIMIT_SLAVE2_SSIT_USL1': '19550',\n",
       "   'C_ALARM_LIMIT_SLAVE2_SSIT_USU1': '19769',\n",
       "   'C_ALARM_LIMIT_SLAVE2_SSIT_USL2': '19442',\n",
       "   'C_ALARM_LIMIT_SLAVE2_SSIT_USU2': '19879',\n",
       "   'C_ALARM_LIMIT_SLAVE2_SSIT_USL3': '39103',\n",
       "   'C_ALARM_LIMIT_SLAVE2_SSIT_USU3': '39540',\n",
       "   'C_ALARM_LIMIT_SLAVE2_SSIT_USL4': '39103',\n",
       "   'C_ALARM_LIMIT_SLAVE2_SSIT_USU4': '39540',\n",
       "   'C_SEQUENCE_R8': '0',\n",
       "   'C_DUAL_SEQUENCE_R2': '0',\n",
       "   'C_DUAL_SEQUENCE_R1': '0',\n",
       "   'C_DUAL_SEQUENCE_R0': '0',\n",
       "   'C_AVG_VUSER': '0',\n",
       "   'C_SEQUENCE_SLAVE0_SSIT_R8': '0',\n",
       "   'C_AVG_SLAVE0_SSIT_VUSER': '0',\n",
       "   'C_SEQUENCE_SLAVE1_SSIT_R8': '0',\n",
       "   'C_AVG_SLAVE1_SSIT_VUSER': '0',\n",
       "   'C_SEQUENCE_SLAVE2_SSIT_R8': '0',\n",
       "   'C_AVG_SLAVE2_SSIT_VUSER': '0',\n",
       "   'C_HAS_USER_SUPPLY0_ALARM': '0',\n",
       "   'C_HAS_USER_SUPPLY1_ALARM': '0',\n",
       "   'C_HAS_USER_SUPPLY2_ALARM': '0',\n",
       "   'C_HAS_USER_SUPPLY3_ALARM': '0',\n",
       "   'C_AVERAGE_EN_VUSER0': '0',\n",
       "   'C_AVERAGE_EN_VUSER1': '0',\n",
       "   'C_AVERAGE_EN_VUSER2': '0',\n",
       "   'C_AVERAGE_EN_VUSER3': '0',\n",
       "   'C_HAS_USER_SUPPLY0_SLAVE0_SSIT_ALARM': '0',\n",
       "   'C_HAS_USER_SUPPLY1_SLAVE0_SSIT_ALARM': '0',\n",
       "   'C_HAS_USER_SUPPLY2_SLAVE0_SSIT_ALARM': '0',\n",
       "   'C_HAS_USER_SUPPLY3_SLAVE0_SSIT_ALARM': '0',\n",
       "   'C_AVERAGE_EN_SLAVE0_SSIT_VUSER0': '0',\n",
       "   'C_AVERAGE_EN_SLAVE0_SSIT_VUSER1': '0',\n",
       "   'C_AVERAGE_EN_SLAVE0_SSIT_VUSER2': '0',\n",
       "   'C_AVERAGE_EN_SLAVE0_SSIT_VUSER3': '0',\n",
       "   'C_HAS_USER_SUPPLY0_SLAVE1_SSIT_ALARM': '0',\n",
       "   'C_HAS_USER_SUPPLY1_SLAVE1_SSIT_ALARM': '0',\n",
       "   'C_HAS_USER_SUPPLY2_SLAVE1_SSIT_ALARM': '0',\n",
       "   'C_HAS_USER_SUPPLY3_SLAVE1_SSIT_ALARM': '0',\n",
       "   'C_AVERAGE_EN_SLAVE1_SSIT_VUSER0': '0',\n",
       "   'C_AVERAGE_EN_SLAVE1_SSIT_VUSER1': '0',\n",
       "   'C_AVERAGE_EN_SLAVE1_SSIT_VUSER2': '0',\n",
       "   'C_AVERAGE_EN_SLAVE1_SSIT_VUSER3': '0',\n",
       "   'C_HAS_USER_SUPPLY0_SLAVE2_SSIT_ALARM': '0',\n",
       "   'C_HAS_USER_SUPPLY1_SLAVE2_SSIT_ALARM': '0',\n",
       "   'C_HAS_USER_SUPPLY2_SLAVE2_SSIT_ALARM': '0',\n",
       "   'C_HAS_USER_SUPPLY3_SLAVE2_SSIT_ALARM': '0',\n",
       "   'C_AVERAGE_EN_SLAVE2_SSIT_VUSER0': '0',\n",
       "   'C_AVERAGE_EN_SLAVE2_SSIT_VUSER1': '0',\n",
       "   'C_AVERAGE_EN_SLAVE2_SSIT_VUSER2': '0',\n",
       "   'C_AVERAGE_EN_SLAVE2_SSIT_VUSER3': '0',\n",
       "   'C_I2C_CLK_PERIOD': '2500.000',\n",
       "   'C_USER_SUPPLY0_SOURCE': 'VCCO',\n",
       "   'C_USER_SUPPLY1_SOURCE': 'VCCINT',\n",
       "   'C_USER_SUPPLY2_SOURCE': 'VCCAUX',\n",
       "   'C_USER_SUPPLY3_SOURCE': 'VCCO',\n",
       "   'C_USER_SUPPLY0_BANK': '44',\n",
       "   'C_USER_SUPPLY1_BANK': '44',\n",
       "   'C_USER_SUPPLY2_BANK': '44',\n",
       "   'C_USER_SUPPLY3_BANK': '65',\n",
       "   'C_USER_SUPPLY0_SLAVE0_SSIT_SOURCE': 'VCCO',\n",
       "   'C_USER_SUPPLY1_SLAVE0_SSIT_SOURCE': 'VCCINT',\n",
       "   'C_USER_SUPPLY2_SLAVE0_SSIT_SOURCE': 'VCCAUX',\n",
       "   'C_USER_SUPPLY3_SLAVE0_SSIT_SOURCE': 'VCCO',\n",
       "   'C_USER_SUPPLY0_SLAVE0_SSIT_BANK': '44',\n",
       "   'C_USER_SUPPLY1_SLAVE0_SSIT_BANK': '44',\n",
       "   'C_USER_SUPPLY2_SLAVE0_SSIT_BANK': '44',\n",
       "   'C_USER_SUPPLY3_SLAVE0_SSIT_BANK': '65',\n",
       "   'C_USER_SUPPLY0_SLAVE1_SSIT_SOURCE': 'VCCO',\n",
       "   'C_USER_SUPPLY1_SLAVE1_SSIT_SOURCE': 'VCCINT',\n",
       "   'C_USER_SUPPLY2_SLAVE1_SSIT_SOURCE': 'VCCAUX',\n",
       "   'C_USER_SUPPLY3_SLAVE1_SSIT_SOURCE': 'VCCO',\n",
       "   'C_USER_SUPPLY0_SLAVE1_SSIT_BANK': '44',\n",
       "   'C_USER_SUPPLY1_SLAVE1_SSIT_BANK': '44',\n",
       "   'C_USER_SUPPLY2_SLAVE1_SSIT_BANK': '44',\n",
       "   'C_USER_SUPPLY3_SLAVE1_SSIT_BANK': '65',\n",
       "   'C_USER_SUPPLY0_SLAVE2_SSIT_SOURCE': 'VCCO',\n",
       "   'C_USER_SUPPLY1_SLAVE2_SSIT_SOURCE': 'VCCINT',\n",
       "   'C_USER_SUPPLY2_SLAVE2_SSIT_SOURCE': 'VCCAUX',\n",
       "   'C_USER_SUPPLY3_SLAVE2_SSIT_SOURCE': 'VCCO',\n",
       "   'C_USER_SUPPLY0_SLAVE2_SSIT_BANK': '44',\n",
       "   'C_USER_SUPPLY1_SLAVE2_SSIT_BANK': '44',\n",
       "   'C_USER_SUPPLY2_SLAVE2_SSIT_BANK': '44',\n",
       "   'C_USER_SUPPLY3_SLAVE2_SSIT_BANK': '65',\n",
       "   'C_HAS_VUSER0': '0',\n",
       "   'C_HAS_VUSER1': '0',\n",
       "   'C_HAS_VUSER2': '0',\n",
       "   'C_HAS_VUSER3': '0',\n",
       "   'C_HAS_SLAVE0_SSIT_VUSER0': '0',\n",
       "   'C_HAS_SLAVE0_SSIT_VUSER1': '0',\n",
       "   'C_HAS_SLAVE0_SSIT_VUSER2': '0',\n",
       "   'C_HAS_SLAVE0_SSIT_VUSER3': '0',\n",
       "   'C_HAS_SLAVE1_SSIT_VUSER0': '0',\n",
       "   'C_HAS_SLAVE1_SSIT_VUSER1': '0',\n",
       "   'C_HAS_SLAVE1_SSIT_VUSER2': '0',\n",
       "   'C_HAS_SLAVE1_SSIT_VUSER3': '0',\n",
       "   'C_HAS_SLAVE2_SSIT_VUSER0': '0',\n",
       "   'C_HAS_SLAVE2_SSIT_VUSER1': '0',\n",
       "   'C_HAS_SLAVE2_SSIT_VUSER2': '0',\n",
       "   'C_HAS_SLAVE2_SSIT_VUSER3': '0',\n",
       "   'C_DUAL_SEQ': '0',\n",
       "   'C_DIV_VUSER0': '6',\n",
       "   'C_DIV_VUSER1': '3',\n",
       "   'C_DIV_VUSER2': '3',\n",
       "   'C_DIV_VUSER3': '3',\n",
       "   'C_DIV_VUSER0_SLAVE0': '6',\n",
       "   'C_DIV_VUSER1_SLAVE0': '3',\n",
       "   'C_DIV_VUSER2_SLAVE0': '3',\n",
       "   'C_DIV_VUSER3_SLAVE0': '3',\n",
       "   'C_DIV_VUSER0_SLAVE1': '6',\n",
       "   'C_DIV_VUSER1_SLAVE1': '3',\n",
       "   'C_DIV_VUSER2_SLAVE1': '3',\n",
       "   'C_DIV_VUSER3_SLAVE1': '3',\n",
       "   'C_DIV_VUSER0_SLAVE2': '6',\n",
       "   'C_DIV_VUSER1_SLAVE2': '3',\n",
       "   'C_DIV_VUSER2_SLAVE2': '3',\n",
       "   'C_DIV_VUSER3_SLAVE2': '3',\n",
       "   'C_CHANNEL_CNT': '11',\n",
       "   'C_VAUXN0_LOC': 'D30',\n",
       "   'C_VAUXP0_LOC': 'D29',\n",
       "   'C_VAUXN1_LOC': 'E31',\n",
       "   'C_VAUXP1_LOC': 'E30',\n",
       "   'C_VAUXN2_LOC': 'AF16',\n",
       "   'C_VAUXP2_LOC': 'AF17',\n",
       "   'C_VAUXN3_LOC': 'AH17',\n",
       "   'C_VAUXP3_LOC': 'AG17',\n",
       "   'C_VAUXN4_LOC': 'AN16',\n",
       "   'C_VAUXP4_LOC': 'AN17',\n",
       "   'C_VAUXN5_LOC': 'AR16',\n",
       "   'C_VAUXP5_LOC': 'AP16',\n",
       "   'C_VAUXN6_LOC': 'AU14',\n",
       "   'C_VAUXP6_LOC': 'AU15',\n",
       "   'C_VAUXN7_LOC': 'AW16',\n",
       "   'C_VAUXP7_LOC': 'AV16',\n",
       "   'C_VAUXN8_LOC': 'C28',\n",
       "   'C_VAUXP8_LOC': 'D28',\n",
       "   'C_VAUXN9_LOC': 'A30',\n",
       "   'C_VAUXP9_LOC': 'B30',\n",
       "   'C_VAUXN10_LOC': 'AH15',\n",
       "   'C_VAUXP10_LOC': 'AH16',\n",
       "   'C_VAUXN11_LOC': 'AJ15',\n",
       "   'C_VAUXP11_LOC': 'AJ16',\n",
       "   'C_VAUXN12_LOC': 'AR14',\n",
       "   'C_VAUXP12_LOC': 'AP14',\n",
       "   'C_VAUXN13_LOC': 'AR13',\n",
       "   'C_VAUXP13_LOC': 'AP13',\n",
       "   'C_VAUXN14_LOC': 'AT15',\n",
       "   'C_VAUXP14_LOC': 'AT16',\n",
       "   'C_VAUXN15_LOC': 'AV13',\n",
       "   'C_VAUXP15_LOC': 'AU13',\n",
       "   'C_I2C_SCLK_LOC': 'AG12',\n",
       "   'C_I2C_SDA_LOC': 'AH13',\n",
       "   'Component_Name': 'mts_system_management_wiz_0_0',\n",
       "   'INTERFACE_SELECTION': 'Enable_AXI',\n",
       "   'USE_BOARD_FLOW': 'false',\n",
       "   'VAUX0_BOARD_INTERFACE': 'Custom',\n",
       "   'VAUX1_BOARD_INTERFACE': 'Custom',\n",
       "   'VAUX2_BOARD_INTERFACE': 'Custom',\n",
       "   'VAUX3_BOARD_INTERFACE': 'Custom',\n",
       "   'VAUX4_BOARD_INTERFACE': 'Custom',\n",
       "   'VAUX5_BOARD_INTERFACE': 'Custom',\n",
       "   'VAUX6_BOARD_INTERFACE': 'Custom',\n",
       "   'VAUX7_BOARD_INTERFACE': 'Custom',\n",
       "   'VAUX8_BOARD_INTERFACE': 'Custom',\n",
       "   'VAUX9_BOARD_INTERFACE': 'Custom',\n",
       "   'VAUX10_BOARD_INTERFACE': 'Custom',\n",
       "   'VAUX11_BOARD_INTERFACE': 'Custom',\n",
       "   'VAUX12_BOARD_INTERFACE': 'Custom',\n",
       "   'VAUX13_BOARD_INTERFACE': 'Custom',\n",
       "   'VAUX14_BOARD_INTERFACE': 'Custom',\n",
       "   'VAUX15_BOARD_INTERFACE': 'Custom',\n",
       "   'SERIAL_INTERFACE': 'None',\n",
       "   'ADVANCED_SIMULATIONS': 'false',\n",
       "   'SIM_FILE_SEL': 'Default',\n",
       "   'SIM_FILE_REL_PATH': './',\n",
       "   'NUM_WAVE': '1',\n",
       "   'NUM_WAVE_TEMP': '1',\n",
       "   'NUM_WAVE_VCCINT': '1',\n",
       "   'NUM_WAVE_VCCPSINTLP': '1',\n",
       "   'NUM_WAVE_VCCPSINTFP': '1',\n",
       "   'NUM_WAVE_VCCPSAUX': '1',\n",
       "   'NUM_WAVE_VCCAUX': '1',\n",
       "   'NUM_WAVE_VP': '1',\n",
       "   'NUM_WAVE_VAUXP0': '1',\n",
       "   'NUM_WAVE_VAUXP1': '1',\n",
       "   'NUM_WAVE_VAUXP2': '1',\n",
       "   'NUM_WAVE_VAUXP3': '1',\n",
       "   'NUM_WAVE_VAUXP4': '1',\n",
       "   'NUM_WAVE_VAUXP5': '1',\n",
       "   'NUM_WAVE_VAUXP6': '1',\n",
       "   'NUM_WAVE_VAUXP7': '1',\n",
       "   'NUM_WAVE_VAUXP8': '1',\n",
       "   'NUM_WAVE_VAUXP9': '1',\n",
       "   'NUM_WAVE_VAUXP10': '1',\n",
       "   'NUM_WAVE_VAUXP11': '1',\n",
       "   'NUM_WAVE_VAUXP12': '1',\n",
       "   'NUM_WAVE_VAUXP13': '1',\n",
       "   'NUM_WAVE_VAUXP14': '1',\n",
       "   'NUM_WAVE_VAUXP15': '1',\n",
       "   'NUM_WAVE_VUSER0': '1',\n",
       "   'NUM_WAVE_VUSER1': '1',\n",
       "   'NUM_WAVE_VUSER2': '1',\n",
       "   'NUM_WAVE_VUSER3': '1',\n",
       "   'SIM_FILE_NAME': 'design',\n",
       "   'WAVEFORM_TYPE': 'CONSTANT',\n",
       "   'WAVEFORM_TYPE_TEMP': 'CONSTANT',\n",
       "   'WAVEFORM_TYPE_VCCINT': 'CONSTANT',\n",
       "   'WAVEFORM_TYPE_VCCPSINTLP': 'CONSTANT',\n",
       "   'WAVEFORM_TYPE_VCCPSINTFP': 'CONSTANT',\n",
       "   'WAVEFORM_TYPE_VCCPSAUX': 'CONSTANT',\n",
       "   'WAVEFORM_TYPE_VCCAUX': 'CONSTANT',\n",
       "   'WAVEFORM_TYPE_VP': 'CONSTANT',\n",
       "   'WAVEFORM_TYPE_VAUXP0': 'CONSTANT',\n",
       "   'WAVEFORM_TYPE_VAUXP1': 'CONSTANT',\n",
       "   'WAVEFORM_TYPE_VAUXP2': 'CONSTANT',\n",
       "   'WAVEFORM_TYPE_VAUXP3': 'CONSTANT',\n",
       "   'WAVEFORM_TYPE_VAUXP4': 'CONSTANT',\n",
       "   'WAVEFORM_TYPE_VAUXP5': 'CONSTANT',\n",
       "   'WAVEFORM_TYPE_VAUXP6': 'CONSTANT',\n",
       "   'WAVEFORM_TYPE_VAUXP7': 'CONSTANT',\n",
       "   'WAVEFORM_TYPE_VAUXP8': 'CONSTANT',\n",
       "   'WAVEFORM_TYPE_VAUXP9': 'CONSTANT',\n",
       "   'WAVEFORM_TYPE_VAUXP10': 'CONSTANT',\n",
       "   'WAVEFORM_TYPE_VAUXP11': 'CONSTANT',\n",
       "   'WAVEFORM_TYPE_VAUXP12': 'CONSTANT',\n",
       "   'WAVEFORM_TYPE_VAUXP13': 'CONSTANT',\n",
       "   'WAVEFORM_TYPE_VAUXP14': 'CONSTANT',\n",
       "   'WAVEFORM_TYPE_VAUXP15': 'CONSTANT',\n",
       "   'WAVEFORM_TYPE_VUSER0': 'CONSTANT',\n",
       "   'WAVEFORM_TYPE_VUSER1': 'CONSTANT',\n",
       "   'WAVEFORM_TYPE_VUSER2': 'CONSTANT',\n",
       "   'WAVEFORM_TYPE_VUSER3': 'CONSTANT',\n",
       "   'STIMULUS_FREQ': '0.1',\n",
       "   'STIMULUS_FREQ_TEMP': '0.1',\n",
       "   'STIMULUS_FREQ_VCCINT': '0.1',\n",
       "   'STIMULUS_FREQ_VCCPSINTLP': '0.1',\n",
       "   'STIMULUS_FREQ_VCCPSINTFP': '0.1',\n",
       "   'STIMULUS_FREQ_VCCPSAUX': '0.1',\n",
       "   'STIMULUS_FREQ_VCCAUX': '0.1',\n",
       "   'STIMULUS_FREQ_VP': '0.1',\n",
       "   'STIMULUS_FREQ_VAUXP0': '0.1',\n",
       "   'STIMULUS_FREQ_VAUXP1': '0.1',\n",
       "   'STIMULUS_FREQ_VAUXP2': '0.1',\n",
       "   'STIMULUS_FREQ_VAUXP3': '0.1',\n",
       "   'STIMULUS_FREQ_VAUXP4': '0.1',\n",
       "   'STIMULUS_FREQ_VAUXP5': '0.1',\n",
       "   'STIMULUS_FREQ_VAUXP6': '0.1',\n",
       "   'STIMULUS_FREQ_VAUXP7': '0.1',\n",
       "   'STIMULUS_FREQ_VAUXP8': '0.1',\n",
       "   'STIMULUS_FREQ_VAUXP9': '0.1',\n",
       "   'STIMULUS_FREQ_VAUXP10': '0.1',\n",
       "   'STIMULUS_FREQ_VAUXP11': '0.1',\n",
       "   'STIMULUS_FREQ_VAUXP12': '0.1',\n",
       "   'STIMULUS_FREQ_VAUXP13': '0.1',\n",
       "   'STIMULUS_FREQ_VAUXP14': '0.1',\n",
       "   'STIMULUS_FREQ_VAUXP15': '0.1',\n",
       "   'STIMULUS_FREQ_VUSER0': '0.1',\n",
       "   'STIMULUS_FREQ_VUSER1': '0.1',\n",
       "   'STIMULUS_FREQ_VUSER2': '0.1',\n",
       "   'STIMULUS_FREQ_VUSER3': '0.1',\n",
       "   'TIMING_MODE': 'Continuous',\n",
       "   'SYSMONE1_STARUP_SELECTION': 'channel_sequencer',\n",
       "   'ENABLE_DCLK': 'true',\n",
       "   'INCREASE_ACQUISITION_TIME': 'false',\n",
       "   'DCLK_FREQUENCY': '100.0',\n",
       "   'ADC_CONVERSION_RATE': '200',\n",
       "   'ENABLE_I2C': 'false',\n",
       "   'ENABLE_PMBUS': 'false',\n",
       "   'ENABLE_I2C_SLAVE': 'false',\n",
       "   'I2C_ADDRESS_OVERRIDE': 'false',\n",
       "   'I2C_SLAVE_ADDRESS': '00',\n",
       "   'I2C_SLAVE0_ADDRESS': '01',\n",
       "   'I2C_SLAVE1_ADDRESS': '02',\n",
       "   'I2C_SLAVE2_ADDRESS': '03',\n",
       "   'I2C_CLK_FREQ': '0_4',\n",
       "   'SEQUENCER_MODE': 'Continuous',\n",
       "   'ENABLE_CALIBRATION_AVERAGING': 'true',\n",
       "   'ENABLE_DRP': 'true',\n",
       "   'ENABLE_RESET': 'false',\n",
       "   'ENABLE_CONVST': 'false',\n",
       "   'ENABLE_CONVSTCLK': 'false',\n",
       "   'ENABLE_CHANNEL': 'true',\n",
       "   'ENABLE_EOC': 'true',\n",
       "   'ENABLE_EOS': 'true',\n",
       "   'ENABLE_BUSY': 'true',\n",
       "   'ENABLE_JTAGLOCKED': 'true',\n",
       "   'ENABLE_JTAGMODIFIED': 'true',\n",
       "   'ENABLE_JTAGBUSY': 'true',\n",
       "   'OT_ALARM': 'false',\n",
       "   'USER_TEMP_ALARM': 'false',\n",
       "   'VCCINT_ALARM': 'false',\n",
       "   'VCCPSINTLP_ALARM': 'false',\n",
       "   'VCCPSINTFP_ALARM': 'false',\n",
       "   'VCCPSAUX_ALARM': 'false',\n",
       "   'VCCAUX_ALARM': 'false',\n",
       "   'ENABLE_VBRAM_ALARM': 'false',\n",
       "   'TEMPERATURE_ALARM_TRIGGER': '85.0',\n",
       "   'TEMPERATURE_ALARM_RESET': '60.0',\n",
       "   'TEMPERATURE_ALARM_OT_TRIGGER': '125.0',\n",
       "   'TEMPERATURE_ALARM_OT_RESET': '70.0',\n",
       "   'VCCINT_ALARM_LOWER': '0.86',\n",
       "   'VCCINT_ALARM_UPPER': '0.92',\n",
       "   'VCCPSINTLP_ALARM_LOWER': '0.81',\n",
       "   'VCCPSINTLP_ALARM_UPPER': '0.86',\n",
       "   'VCCPSINTFP_ALARM_LOWER': '0.81',\n",
       "   'VCCPSINTFP_ALARM_UPPER': '0.86',\n",
       "   'VCCPSAUX_ALARM_LOWER': '1.71',\n",
       "   'VCCPSAUX_ALARM_UPPER': '1.81',\n",
       "   'VCCAUX_ALARM_LOWER': '1.75',\n",
       "   'VCCAUX_ALARM_UPPER': '1.89',\n",
       "   'VBRAM_ALARM_LOWER': '0.86',\n",
       "   'VBRAM_ALARM_UPPER': '0.92',\n",
       "   'ENABLE_VCCPINT_ALARM': 'false',\n",
       "   'ENABLE_VCCPSINTLP_ALARM': 'false',\n",
       "   'ENABLE_VCCPSAUX_ALARM': 'false',\n",
       "   'ENABLE_VCCPSINTFP_ALARM': 'false',\n",
       "   'ENABLE_VCCPAUX_ALARM': 'false',\n",
       "   'ENABLE_VCCDDRO_ALARM': 'false',\n",
       "   'VCCDDRO_VOLT': '1_2',\n",
       "   'VCCPINT_ALARM_LOWER': '0.95',\n",
       "   'VCCPINT_ALARM_UPPER': '1.00',\n",
       "   'VCCPAUX_ALARM_LOWER': '1.71',\n",
       "   'VCCPAUX_ALARM_UPPER': '1.8',\n",
       "   'VCCDDRO_ALARM_LOWER': '1.2',\n",
       "   'VCCDDRO_ALARM_UPPER': '1.25',\n",
       "   'SINGLE_CHANNEL_SELECTION': 'TEMPERATURE',\n",
       "   'SINGLE_CHANNEL_SELECTION_SENSOR': 'TEMPERATURE',\n",
       "   'SINGLE_CHANNEL_SELECTION_EXTERNAL': 'None',\n",
       "   'SINGLE_CHANNEL_SELECTION_VUSER': 'None',\n",
       "   'SINGLE_CHANNEL_ENABLE_SENSOR': 'true',\n",
       "   'SINGLE_CHANNEL_ENABLE_EXTERNAL': 'true',\n",
       "   'SINGLE_CHANNEL_ENABLE_VUSER': 'true',\n",
       "   'BIPOLAR_OPERATION': 'false',\n",
       "   'SINGLE_CHANNEL_ACQUISITION_TIME': 'false',\n",
       "   'CHANNEL_AVERAGING': '256',\n",
       "   'SECONDARY_SEQUENCER_RATE': '1',\n",
       "   'EOS_GEN_RATE': 'High_Rate',\n",
       "   'ADC_OFFSET_CALIBRATION': 'true',\n",
       "   'ADC_OFFSET_AND_GAIN_CALIBRATION': 'false',\n",
       "   'SENSOR_OFFSET_CALIBRATION': 'false',\n",
       "   'SENSOR_OFFSET_AND_GAIN_CALIBRATION': 'true',\n",
       "   'ENABLE_EXTERNAL_MUX': 'false',\n",
       "   'EXTERNAL_MUX_CHANNEL': 'VP_VN',\n",
       "   'CHANNEL_ENABLE_CALIBRATION': 'true',\n",
       "   'DUAL_SEQ_CALIBRATION': 'false',\n",
       "   'CHANNEL_ENABLE_TEMPERATURE': 'true',\n",
       "   'DUAL_SEQ_TEMPERATURE': 'false',\n",
       "   'CHANNEL_ENABLE_VCCINT': 'true',\n",
       "   'DUAL_SEQ_VCCINT': 'false',\n",
       "   'CHANNEL_ENABLE_VCCPSINTLP': 'true',\n",
       "   'AVERAGE_ENABLE_VCCPSINTLP': 'true',\n",
       "   'DUAL_SEQ_VCCPSINTLP': 'false',\n",
       "   'CHANNEL_ENABLE_VCCPSINTFP': 'true',\n",
       "   'AVERAGE_ENABLE_VCCPSINTFP': 'true',\n",
       "   'DUAL_SEQ_VCCPSINTFP': 'false',\n",
       "   'AVERAGE_ENABLE_VCCPSAUX': 'true',\n",
       "   'CHANNEL_ENABLE_VCCPSAUX': 'true',\n",
       "   'DUAL_SEQ_VCCPSAUX': 'false',\n",
       "   'CHANNEL_ENABLE_VCCAUX': 'true',\n",
       "   'DUAL_SEQ_VCCAUX': 'false',\n",
       "   'CHANNEL_ENABLE_VP_VN': 'true',\n",
       "   'DUAL_SEQ_VP_VN': 'false',\n",
       "   'CHANNEL_ENABLE_VREFP': 'true',\n",
       "   'DUAL_SEQ_VREFP': 'false',\n",
       "   'CHANNEL_ENABLE_VREFN': 'true',\n",
       "   'DUAL_SEQ_VREFN': 'false',\n",
       "   'CHANNEL_ENABLE_VBRAM': 'true',\n",
       "   'DUAL_SEQ_VBRAM': 'false',\n",
       "   'AVERAGE_ENABLE_VBRAM': 'true',\n",
       "   'CHANNEL_ENABLE_VCCPINT': 'false',\n",
       "   'DUAL_SEQ_VCCPINT': 'false',\n",
       "   'AVERAGE_ENABLE_VCCPINT': 'false',\n",
       "   'CHANNEL_ENABLE_VCCPAUX': 'false',\n",
       "   'DUAL_SEQ_VCCPAUX': 'false',\n",
       "   'AVERAGE_ENABLE_VCCPAUX': 'false',\n",
       "   'CHANNEL_ENABLE_VCCDDRO': 'false',\n",
       "   'DUAL_SEQ_VCCDDRO': 'false',\n",
       "   'AVERAGE_ENABLE_VCCDDRO': 'false',\n",
       "   'CHANNEL_ENABLE_VAUXP0_VAUXN0': 'false',\n",
       "   'CHANNEL_ENABLE_VAUXP1_VAUXN1': 'false',\n",
       "   'CHANNEL_ENABLE_VAUXP2_VAUXN2': 'false',\n",
       "   'CHANNEL_ENABLE_VAUXP3_VAUXN3': 'false',\n",
       "   'CHANNEL_ENABLE_VAUXP4_VAUXN4': 'false',\n",
       "   'CHANNEL_ENABLE_VAUXP5_VAUXN5': 'false',\n",
       "   'CHANNEL_ENABLE_VAUXP6_VAUXN6': 'false',\n",
       "   'CHANNEL_ENABLE_VAUXP7_VAUXN7': 'false',\n",
       "   'CHANNEL_ENABLE_VAUXP8_VAUXN8': 'false',\n",
       "   'CHANNEL_ENABLE_VAUXP9_VAUXN9': 'false',\n",
       "   'CHANNEL_ENABLE_VAUXP10_VAUXN10': 'false',\n",
       "   'CHANNEL_ENABLE_VAUXP11_VAUXN11': 'false',\n",
       "   'CHANNEL_ENABLE_VAUXP12_VAUXN12': 'false',\n",
       "   'CHANNEL_ENABLE_VAUXP13_VAUXN13': 'false',\n",
       "   'CHANNEL_ENABLE_VAUXP14_VAUXN14': 'false',\n",
       "   'CHANNEL_ENABLE_VAUXP15_VAUXN15': 'false',\n",
       "   'AVERAGE_ENABLE_VP_VN': 'false',\n",
       "   'AVERAGE_ENABLE_VAUXP0_VAUXN0': 'false',\n",
       "   'AVERAGE_ENABLE_VAUXP1_VAUXN1': 'false',\n",
       "   'AVERAGE_ENABLE_VAUXP2_VAUXN2': 'false',\n",
       "   'AVERAGE_ENABLE_VAUXP3_VAUXN3': 'false',\n",
       "   'AVERAGE_ENABLE_VAUXP4_VAUXN4': 'false',\n",
       "   'AVERAGE_ENABLE_VAUXP5_VAUXN5': 'false',\n",
       "   'AVERAGE_ENABLE_VAUXP6_VAUXN6': 'false',\n",
       "   'AVERAGE_ENABLE_VAUXP7_VAUXN7': 'false',\n",
       "   'AVERAGE_ENABLE_VAUXP8_VAUXN8': 'false',\n",
       "   'AVERAGE_ENABLE_VAUXP9_VAUXN9': 'false',\n",
       "   'AVERAGE_ENABLE_VAUXP10_VAUXN10': 'false',\n",
       "   'AVERAGE_ENABLE_VAUXP11_VAUXN11': 'false',\n",
       "   'AVERAGE_ENABLE_VAUXP12_VAUXN12': 'false',\n",
       "   'AVERAGE_ENABLE_VAUXP13_VAUXN13': 'false',\n",
       "   'AVERAGE_ENABLE_VAUXP14_VAUXN14': 'false',\n",
       "   'AVERAGE_ENABLE_VAUXP15_VAUXN15': 'false',\n",
       "   'AVERAGE_ENABLE_TEMPERATURE': 'true',\n",
       "   'AVERAGE_ENABLE_VCCINT': 'true',\n",
       "   'AVERAGE_ENABLE_VCCAUX': 'true',\n",
       "   'BIPOLAR_VP_VN': 'false',\n",
       "   'BIPOLAR_VAUXP0_VAUXN0': 'false',\n",
       "   'BIPOLAR_VAUXP1_VAUXN1': 'false',\n",
       "   'BIPOLAR_VAUXP2_VAUXN2': 'false',\n",
       "   'BIPOLAR_VAUXP3_VAUXN3': 'false',\n",
       "   'BIPOLAR_VAUXP4_VAUXN4': 'false',\n",
       "   'BIPOLAR_VAUXP5_VAUXN5': 'false',\n",
       "   'BIPOLAR_VAUXP6_VAUXN6': 'false',\n",
       "   'BIPOLAR_VAUXP7_VAUXN7': 'false',\n",
       "   'BIPOLAR_VAUXP8_VAUXN8': 'false',\n",
       "   'BIPOLAR_VAUXP9_VAUXN9': 'false',\n",
       "   'BIPOLAR_VAUXP10_VAUXN10': 'false',\n",
       "   'BIPOLAR_VAUXP11_VAUXN11': 'false',\n",
       "   'BIPOLAR_VAUXP12_VAUXN12': 'false',\n",
       "   'BIPOLAR_VAUXP13_VAUXN13': 'false',\n",
       "   'BIPOLAR_VAUXP14_VAUXN14': 'false',\n",
       "   'BIPOLAR_VAUXP15_VAUXN15': 'false',\n",
       "   'ACQUISITION_TIME_VP_VN': 'false',\n",
       "   'ACQUISITION_TIME_VAUXP0_VAUXN0': 'false',\n",
       "   'ACQUISITION_TIME_VAUXP1_VAUXN1': 'false',\n",
       "   'ACQUISITION_TIME_VAUXP2_VAUXN2': 'false',\n",
       "   'ACQUISITION_TIME_VAUXP3_VAUXN3': 'false',\n",
       "   'ACQUISITION_TIME_VAUXP4_VAUXN4': 'false',\n",
       "   'ACQUISITION_TIME_VAUXP5_VAUXN5': 'false',\n",
       "   'ACQUISITION_TIME_VAUXP6_VAUXN6': 'false',\n",
       "   'ACQUISITION_TIME_VAUXP7_VAUXN7': 'false',\n",
       "   'ACQUISITION_TIME_VAUXP8_VAUXN8': 'false',\n",
       "   'ACQUISITION_TIME_VAUXP9_VAUXN9': 'false',\n",
       "   'ACQUISITION_TIME_VAUXP10_VAUXN10': 'false',\n",
       "   'ACQUISITION_TIME_VAUXP11_VAUXN11': 'false',\n",
       "   'ACQUISITION_TIME_VAUXP12_VAUXN12': 'false',\n",
       "   'ACQUISITION_TIME_VAUXP13_VAUXN13': 'false',\n",
       "   'ACQUISITION_TIME_VAUXP14_VAUXN14': 'false',\n",
       "   'ACQUISITION_TIME_VAUXP15_VAUXN15': 'false',\n",
       "   'S_AXI_ADDR_WIDTH': '32',\n",
       "   'S_AXI_DATA_WIDTH': '32',\n",
       "   'ENABLE_JTAG_ARBITER': 'false',\n",
       "   'ACQUISITION_TIME': '4',\n",
       "   'ENABLE_TEMP_BUS': 'false',\n",
       "   'ENABLE_AXI4STREAM': 'false',\n",
       "   'FIFO_DEPTH': '7',\n",
       "   'USER_SUPPLY0_ALARM': 'false',\n",
       "   'USER_SUPPLY1_ALARM': 'false',\n",
       "   'USER_SUPPLY2_ALARM': 'false',\n",
       "   'USER_SUPPLY3_ALARM': 'false',\n",
       "   'SELECT_USER_SUPPLY0_LEVEL': '1.8',\n",
       "   'SELECT_USER_SUPPLY1_LEVEL': '0.9',\n",
       "   'SELECT_USER_SUPPLY2_LEVEL': '1.8',\n",
       "   'SELECT_USER_SUPPLY3_LEVEL': '1.8',\n",
       "   'USER_SUPPLY0_ALARM_LOWER': '1.79',\n",
       "   'USER_SUPPLY0_ALARM_UPPER': '1.81',\n",
       "   'USER_SUPPLY1_ALARM_LOWER': '0.89',\n",
       "   'USER_SUPPLY1_ALARM_UPPER': '0.91',\n",
       "   'USER_SUPPLY2_ALARM_LOWER': '1.79',\n",
       "   'USER_SUPPLY2_ALARM_UPPER': '1.81',\n",
       "   'USER_SUPPLY3_ALARM_LOWER': '1.79',\n",
       "   'USER_SUPPLY3_ALARM_UPPER': '1.81',\n",
       "   'CHANNEL_ENABLE_VUSER0': 'false',\n",
       "   'DUAL_SEQ_VUSER0': 'false',\n",
       "   'CHANNEL_ENABLE_VUSER1': 'false',\n",
       "   'DUAL_SEQ_VUSER1': 'false',\n",
       "   'CHANNEL_ENABLE_VUSER2': 'false',\n",
       "   'DUAL_SEQ_VUSER2': 'false',\n",
       "   'CHANNEL_ENABLE_VUSER3': 'false',\n",
       "   'DUAL_SEQ_VUSER3': 'false',\n",
       "   'AVERAGE_ENABLE_VUSER0': 'false',\n",
       "   'AVERAGE_ENABLE_VUSER1': 'false',\n",
       "   'AVERAGE_ENABLE_VUSER2': 'false',\n",
       "   'AVERAGE_ENABLE_VUSER3': 'false',\n",
       "   'USER_SUPPLY0_BANK': '44',\n",
       "   'USER_SUPPLY1_BANK': '44',\n",
       "   'USER_SUPPLY2_BANK': '44',\n",
       "   'USER_SUPPLY3_BANK': '65',\n",
       "   'SELECT_USER_SUPPLY0': 'VCCO',\n",
       "   'SELECT_USER_SUPPLY1': 'VCCINT',\n",
       "   'SELECT_USER_SUPPLY2': 'VCCAUX',\n",
       "   'SELECT_USER_SUPPLY3': 'VCCO',\n",
       "   'SINGLE_CHANNEL_SELECTION_SLAVE0_SSIT': 'TEMPERATURE_SLAVE0',\n",
       "   'SINGLE_CHANNEL_SELECTION_SLAVE1_SSIT': 'TEMPERATURE_SLAVE1',\n",
       "   'SINGLE_CHANNEL_SELECTION_SLAVE2_SSIT': 'TEMPERATURE_SLAVE2',\n",
       "   'SINGLE_CHANNEL_ENABLE_SLAVE0_SSIT': 'true',\n",
       "   'SINGLE_CHANNEL_ENABLE_SLAVE1_SSIT': 'true',\n",
       "   'SINGLE_CHANNEL_ENABLE_SLAVE2_SSIT': 'true',\n",
       "   'CHANNEL_ENABLE_TEMPERATURE_SLAVE0_SSIT': 'true',\n",
       "   'CHANNEL_ENABLE_TEMPERATURE_SLAVE1_SSIT': 'true',\n",
       "   'CHANNEL_ENABLE_TEMPERATURE_SLAVE2_SSIT': 'true',\n",
       "   'DUAL_SEQ_TEMPERATURE_SLAVE0_SSIT': 'false',\n",
       "   'DUAL_SEQ_TEMPERATURE_SLAVE1_SSIT': 'false',\n",
       "   'DUAL_SEQ_TEMPERATURE_SLAVE2_SSIT': 'false',\n",
       "   'AVERAGE_ENABLE_TEMPERATURE_SLAVE0_SSIT': 'false',\n",
       "   'AVERAGE_ENABLE_TEMPERATURE_SLAVE1_SSIT': 'false',\n",
       "   'AVERAGE_ENABLE_TEMPERATURE_SLAVE2_SSIT': 'false',\n",
       "   'USER_SUPPLY0_SLAVE0_SSIT_ALARM': 'false',\n",
       "   'USER_SUPPLY1_SLAVE0_SSIT_ALARM': 'false',\n",
       "   'USER_SUPPLY2_SLAVE0_SSIT_ALARM': 'false',\n",
       "   'USER_SUPPLY3_SLAVE0_SSIT_ALARM': 'false',\n",
       "   'SELECT_USER_SUPPLY0_SLAVE0_SSIT_LEVEL': '1.8',\n",
       "   'SELECT_USER_SUPPLY1_SLAVE0_SSIT_LEVEL': '0.9',\n",
       "   'SELECT_USER_SUPPLY2_SLAVE0_SSIT_LEVEL': '1.8',\n",
       "   'SELECT_USER_SUPPLY3_SLAVE0_SSIT_LEVEL': '1.8',\n",
       "   'USER_SUPPLY0_SLAVE0_SSIT_ALARM_LOWER': '1.79',\n",
       "   'USER_SUPPLY0_SLAVE0_SSIT_ALARM_UPPER': '1.81',\n",
       "   'USER_SUPPLY1_SLAVE0_SSIT_ALARM_LOWER': '0.89',\n",
       "   'USER_SUPPLY1_SLAVE0_SSIT_ALARM_UPPER': '0.91',\n",
       "   'USER_SUPPLY2_SLAVE0_SSIT_ALARM_LOWER': '1.79',\n",
       "   'USER_SUPPLY2_SLAVE0_SSIT_ALARM_UPPER': '1.81',\n",
       "   'USER_SUPPLY3_SLAVE0_SSIT_ALARM_LOWER': '1.79',\n",
       "   'USER_SUPPLY3_SLAVE0_SSIT_ALARM_UPPER': '1.81',\n",
       "   'CHANNEL_ENABLE_VUSER0_SLAVE0_SSIT': 'false',\n",
       "   'CHANNEL_ENABLE_VUSER1_SLAVE0_SSIT': 'false',\n",
       "   'CHANNEL_ENABLE_VUSER2_SLAVE0_SSIT': 'false',\n",
       "   'CHANNEL_ENABLE_VUSER3_SLAVE0_SSIT': 'false',\n",
       "   'DUAL_SEQ_VUSER0_SLAVE0_SSIT': 'false',\n",
       "   'DUAL_SEQ_VUSER1_SLAVE0_SSIT': 'false',\n",
       "   'DUAL_SEQ_VUSER2_SLAVE0_SSIT': 'false',\n",
       "   'DUAL_SEQ_VUSER3_SLAVE0_SSIT': 'false',\n",
       "   'AVERAGE_ENABLE_VUSER0_SLAVE0_SSIT': 'false',\n",
       "   'AVERAGE_ENABLE_VUSER1_SLAVE0_SSIT': 'false',\n",
       "   'AVERAGE_ENABLE_VUSER2_SLAVE0_SSIT': 'false',\n",
       "   'AVERAGE_ENABLE_VUSER3_SLAVE0_SSIT': 'false',\n",
       "   'USER_SUPPLY0_SLAVE0_SSIT_BANK': '44',\n",
       "   'USER_SUPPLY1_SLAVE0_SSIT_BANK': '44',\n",
       "   'USER_SUPPLY2_SLAVE0_SSIT_BANK': '44',\n",
       "   'USER_SUPPLY3_SLAVE0_SSIT_BANK': '65',\n",
       "   'SELECT_USER_SUPPLY0_SLAVE0_SSIT': 'VCCO',\n",
       "   'SELECT_USER_SUPPLY1_SLAVE0_SSIT': 'VCCINT',\n",
       "   'SELECT_USER_SUPPLY2_SLAVE0_SSIT': 'VCCAUX',\n",
       "   'SELECT_USER_SUPPLY3_SLAVE0_SSIT': 'VCCO',\n",
       "   'USER_SUPPLY0_SLAVE1_SSIT_ALARM': 'false',\n",
       "   'USER_SUPPLY1_SLAVE1_SSIT_ALARM': 'false',\n",
       "   'USER_SUPPLY2_SLAVE1_SSIT_ALARM': 'false',\n",
       "   'USER_SUPPLY3_SLAVE1_SSIT_ALARM': 'false',\n",
       "   'USER_SUPPLY0_SLAVE1_SSIT_ALARM_LOWER': '1.79',\n",
       "   'USER_SUPPLY0_SLAVE1_SSIT_ALARM_UPPER': '1.81',\n",
       "   'USER_SUPPLY1_SLAVE1_SSIT_ALARM_LOWER': '0.89',\n",
       "   'USER_SUPPLY1_SLAVE1_SSIT_ALARM_UPPER': '0.91',\n",
       "   'USER_SUPPLY2_SLAVE1_SSIT_ALARM_LOWER': '1.79',\n",
       "   'USER_SUPPLY2_SLAVE1_SSIT_ALARM_UPPER': '1.81',\n",
       "   'USER_SUPPLY3_SLAVE1_SSIT_ALARM_LOWER': '1.79',\n",
       "   'USER_SUPPLY3_SLAVE1_SSIT_ALARM_UPPER': '1.81',\n",
       "   'CHANNEL_ENABLE_VUSER0_SLAVE1_SSIT': 'false',\n",
       "   'CHANNEL_ENABLE_VUSER1_SLAVE1_SSIT': 'false',\n",
       "   'CHANNEL_ENABLE_VUSER2_SLAVE1_SSIT': 'false',\n",
       "   'CHANNEL_ENABLE_VUSER3_SLAVE1_SSIT': 'false',\n",
       "   'DUAL_SEQ_VUSER0_SLAVE1_SSIT': 'false',\n",
       "   'DUAL_SEQ_VUSER1_SLAVE1_SSIT': 'false',\n",
       "   'DUAL_SEQ_VUSER2_SLAVE1_SSIT': 'false',\n",
       "   'DUAL_SEQ_VUSER3_SLAVE1_SSIT': 'false',\n",
       "   'AVERAGE_ENABLE_VUSER0_SLAVE1_SSIT': 'false',\n",
       "   'AVERAGE_ENABLE_VUSER1_SLAVE1_SSIT': 'false',\n",
       "   'AVERAGE_ENABLE_VUSER2_SLAVE1_SSIT': 'false',\n",
       "   'AVERAGE_ENABLE_VUSER3_SLAVE1_SSIT': 'false',\n",
       "   'USER_SUPPLY0_SLAVE1_SSIT_BANK': '44',\n",
       "   'USER_SUPPLY1_SLAVE1_SSIT_BANK': '44',\n",
       "   'USER_SUPPLY2_SLAVE1_SSIT_BANK': '44',\n",
       "   'USER_SUPPLY3_SLAVE1_SSIT_BANK': '65',\n",
       "   'SELECT_USER_SUPPLY0_SLAVE1_SSIT': 'VCCO',\n",
       "   'SELECT_USER_SUPPLY1_SLAVE1_SSIT': 'VCCINT',\n",
       "   'SELECT_USER_SUPPLY2_SLAVE1_SSIT': 'VCCAUX',\n",
       "   'SELECT_USER_SUPPLY3_SLAVE1_SSIT': 'VCCO',\n",
       "   'SELECT_USER_SUPPLY0_SLAVE1_SSIT_LEVEL': '1.8',\n",
       "   'SELECT_USER_SUPPLY1_SLAVE1_SSIT_LEVEL': '0.9',\n",
       "   'SELECT_USER_SUPPLY2_SLAVE1_SSIT_LEVEL': '1.8',\n",
       "   'SELECT_USER_SUPPLY3_SLAVE1_SSIT_LEVEL': '1.8',\n",
       "   'USER_SUPPLY0_SLAVE2_SSIT_ALARM': 'false',\n",
       "   'USER_SUPPLY1_SLAVE2_SSIT_ALARM': 'false',\n",
       "   'USER_SUPPLY2_SLAVE2_SSIT_ALARM': 'false',\n",
       "   'USER_SUPPLY3_SLAVE2_SSIT_ALARM': 'false',\n",
       "   'USER_SUPPLY0_SLAVE2_SSIT_ALARM_LOWER': '1.79',\n",
       "   'USER_SUPPLY0_SLAVE2_SSIT_ALARM_UPPER': '1.81',\n",
       "   'USER_SUPPLY1_SLAVE2_SSIT_ALARM_LOWER': '0.89',\n",
       "   'USER_SUPPLY1_SLAVE2_SSIT_ALARM_UPPER': '0.91',\n",
       "   'USER_SUPPLY2_SLAVE2_SSIT_ALARM_LOWER': '1.79',\n",
       "   'USER_SUPPLY2_SLAVE2_SSIT_ALARM_UPPER': '1.81',\n",
       "   'USER_SUPPLY3_SLAVE2_SSIT_ALARM_LOWER': '1.79',\n",
       "   'USER_SUPPLY3_SLAVE2_SSIT_ALARM_UPPER': '1.81',\n",
       "   'CHANNEL_ENABLE_VUSER0_SLAVE2_SSIT': 'false',\n",
       "   'CHANNEL_ENABLE_VUSER1_SLAVE2_SSIT': 'false',\n",
       "   'CHANNEL_ENABLE_VUSER2_SLAVE2_SSIT': 'false',\n",
       "   'CHANNEL_ENABLE_VUSER3_SLAVE2_SSIT': 'false',\n",
       "   'DUAL_SEQ_VUSER0_SLAVE2_SSIT': 'false',\n",
       "   'DUAL_SEQ_VUSER1_SLAVE2_SSIT': 'false',\n",
       "   'DUAL_SEQ_VUSER2_SLAVE2_SSIT': 'false',\n",
       "   'DUAL_SEQ_VUSER3_SLAVE2_SSIT': 'false',\n",
       "   'AVERAGE_ENABLE_VUSER0_SLAVE2_SSIT': 'false',\n",
       "   'AVERAGE_ENABLE_VUSER1_SLAVE2_SSIT': 'false',\n",
       "   'AVERAGE_ENABLE_VUSER2_SLAVE2_SSIT': 'false',\n",
       "   'AVERAGE_ENABLE_VUSER3_SLAVE2_SSIT': 'false',\n",
       "   'USER_SUPPLY0_SLAVE2_SSIT_BANK': '44',\n",
       "   'USER_SUPPLY1_SLAVE2_SSIT_BANK': '44',\n",
       "   'USER_SUPPLY2_SLAVE2_SSIT_BANK': '44',\n",
       "   'USER_SUPPLY3_SLAVE2_SSIT_BANK': '65',\n",
       "   'SELECT_USER_SUPPLY0_SLAVE2_SSIT': 'VCCO',\n",
       "   'SELECT_USER_SUPPLY1_SLAVE2_SSIT': 'VCCINT',\n",
       "   'SELECT_USER_SUPPLY2_SLAVE2_SSIT': 'VCCAUX',\n",
       "   'SELECT_USER_SUPPLY3_SLAVE2_SSIT': 'VCCO',\n",
       "   'SELECT_USER_SUPPLY0_SLAVE2_SSIT_LEVEL': '1.8',\n",
       "   'SELECT_USER_SUPPLY1_SLAVE2_SSIT_LEVEL': '0.9',\n",
       "   'SELECT_USER_SUPPLY2_SLAVE2_SSIT_LEVEL': '1.8',\n",
       "   'SELECT_USER_SUPPLY3_SLAVE2_SSIT_LEVEL': '1.8',\n",
       "   'ANALOG_BANK_SELECTION': '64',\n",
       "   'VAUXN0_LOC': 'D30',\n",
       "   'VAUXP0_LOC': 'D29',\n",
       "   'VAUXN1_LOC': 'E31',\n",
       "   'VAUXP1_LOC': 'E30',\n",
       "   'VAUXN2_LOC': 'AF16',\n",
       "   'VAUXP2_LOC': 'AF17',\n",
       "   'VAUXN3_LOC': 'AH17',\n",
       "   'VAUXP3_LOC': 'AG17',\n",
       "   'VAUXN4_LOC': 'AN16',\n",
       "   'VAUXP4_LOC': 'AN17',\n",
       "   'VAUXN5_LOC': 'AR16',\n",
       "   'VAUXP5_LOC': 'AP16',\n",
       "   'VAUXN6_LOC': 'AU14',\n",
       "   'VAUXP6_LOC': 'AU15',\n",
       "   'VAUXN7_LOC': 'AW16',\n",
       "   'VAUXP7_LOC': 'AV16',\n",
       "   'VAUXN8_LOC': 'C28',\n",
       "   'VAUXP8_LOC': 'D28',\n",
       "   'VAUXN9_LOC': 'A30',\n",
       "   'VAUXP9_LOC': 'B30',\n",
       "   'VAUXN10_LOC': 'AH15',\n",
       "   'VAUXP10_LOC': 'AH16',\n",
       "   'VAUXN11_LOC': 'AJ15',\n",
       "   'VAUXP11_LOC': 'AJ16',\n",
       "   'VAUXN12_LOC': 'AR14',\n",
       "   'VAUXP12_LOC': 'AP14',\n",
       "   'VAUXN13_LOC': 'AR13',\n",
       "   'VAUXP13_LOC': 'AP13',\n",
       "   'VAUXN14_LOC': 'AT15',\n",
       "   'VAUXP14_LOC': 'AT16',\n",
       "   'VAUXN15_LOC': 'AV13',\n",
       "   'VAUXP15_LOC': 'AU13',\n",
       "   'I2C_SCLK_LOC': 'AG12',\n",
       "   'I2C_SDA_LOC': 'AH13',\n",
       "   'EXTERNAL_MUXADDR_ENABLE': 'false',\n",
       "   'REFERENCE': 'Internal',\n",
       "   'UNDER_OT_ALARM': 'false',\n",
       "   'UNDER_TEMP_ALARM': 'false',\n",
       "   'COMMON_N_VAUXP0_VAUXN0': 'false',\n",
       "   'COMMON_N_VAUXP1_VAUXN1': 'false',\n",
       "   'COMMON_N_VAUXP2_VAUXN2': 'false',\n",
       "   'COMMON_N_VAUXP3_VAUXN3': 'false',\n",
       "   'COMMON_N_VAUXP4_VAUXN4': 'false',\n",
       "   'COMMON_N_VAUXP5_VAUXN5': 'false',\n",
       "   'COMMON_N_VAUXP6_VAUXN6': 'false',\n",
       "   'COMMON_N_VAUXP7_VAUXN7': 'false',\n",
       "   'COMMON_N_VAUXP8_VAUXN8': 'false',\n",
       "   'COMMON_N_VAUXP9_VAUXN9': 'false',\n",
       "   'COMMON_N_VAUXP10_VAUXN10': 'false',\n",
       "   'COMMON_N_VAUXP11_VAUXN11': 'false',\n",
       "   'COMMON_N_VAUXP12_VAUXN12': 'false',\n",
       "   'COMMON_N_VAUXP13_VAUXN13': 'false',\n",
       "   'COMMON_N_VAUXP14_VAUXN14': 'false',\n",
       "   'COMMON_N_VAUXP15_VAUXN15': 'false',\n",
       "   'DUAL_SEQ_VAUXP0_VAUXN0': 'false',\n",
       "   'DUAL_SEQ_VAUXP1_VAUXN1': 'false',\n",
       "   'DUAL_SEQ_VAUXP2_VAUXN2': 'false',\n",
       "   'DUAL_SEQ_VAUXP3_VAUXN3': 'false',\n",
       "   'DUAL_SEQ_VAUXP4_VAUXN4': 'false',\n",
       "   'DUAL_SEQ_VAUXP5_VAUXN5': 'false',\n",
       "   'DUAL_SEQ_VAUXP6_VAUXN6': 'false',\n",
       "   'DUAL_SEQ_VAUXP7_VAUXN7': 'false',\n",
       "   'DUAL_SEQ_VAUXP8_VAUXN8': 'false',\n",
       "   'DUAL_SEQ_VAUXP9_VAUXN9': 'false',\n",
       "   'DUAL_SEQ_VAUXP10_VAUXN10': 'false',\n",
       "   'DUAL_SEQ_VAUXP11_VAUXN11': 'false',\n",
       "   'DUAL_SEQ_VAUXP12_VAUXN12': 'false',\n",
       "   'DUAL_SEQ_VAUXP13_VAUXN13': 'false',\n",
       "   'DUAL_SEQ_VAUXP14_VAUXN14': 'false',\n",
       "   'DUAL_SEQ_VAUXP15_VAUXN15': 'false',\n",
       "   'SEQUENCE_MODE_VAUXP0_VAUXN0': 'false',\n",
       "   'SEQUENCE_MODE_VAUXP1_VAUXN1': 'false',\n",
       "   'SEQUENCE_MODE_VAUXP2_VAUXN2': 'false',\n",
       "   'SEQUENCE_MODE_VAUXP3_VAUXN3': 'false',\n",
       "   'SEQUENCE_MODE_VAUXP4_VAUXN4': 'false',\n",
       "   'SEQUENCE_MODE_VAUXP5_VAUXN5': 'false',\n",
       "   'SEQUENCE_MODE_VAUXP6_VAUXN6': 'false',\n",
       "   'SEQUENCE_MODE_VAUXP7_VAUXN7': 'false',\n",
       "   'SEQUENCE_MODE_VAUXP8_VAUXN8': 'false',\n",
       "   'SEQUENCE_MODE_VAUXP9_VAUXN9': 'false',\n",
       "   'SEQUENCE_MODE_VAUXP10_VAUXN10': 'false',\n",
       "   'SEQUENCE_MODE_VAUXP11_VAUXN11': 'false',\n",
       "   'SEQUENCE_MODE_VAUXP12_VAUXN12': 'false',\n",
       "   'SEQUENCE_MODE_VAUXP13_VAUXN13': 'false',\n",
       "   'SEQUENCE_MODE_VAUXP14_VAUXN14': 'false',\n",
       "   'SEQUENCE_MODE_VAUXP15_VAUXN15': 'false',\n",
       "   'ENABLE_DUAL_SEQUENCE_MODE': 'false',\n",
       "   'ENABLE_ADC_DATA_OUT_MASTER': 'false',\n",
       "   'ENABLE_ADC_DATA_OUT_SLAVE0': 'false',\n",
       "   'ENABLE_ADC_DATA_OUT_SLAVE1': 'false',\n",
       "   'ENABLE_ADC_DATA_OUT_SLAVE2': 'false',\n",
       "   'Enable_PMC': 'false',\n",
       "   'Enable_Slave0': 'false',\n",
       "   'Enable_Slave1': 'false',\n",
       "   'Enable_Slave2': 'false',\n",
       "   'PMC_Mode': 'Slave',\n",
       "   'ENABLE_DNA': 'true',\n",
       "   'COMMON_N_SOURCE': 'Vaux0',\n",
       "   'EDK_IPTYPE': 'PERIPHERAL',\n",
       "   'C_BASEADDR': '0x80040000',\n",
       "   'C_HIGHADDR': '0x8004FFFF',\n",
       "   'DATA_WIDTH': '32',\n",
       "   'PROTOCOL': 'AXI4LITE',\n",
       "   'FREQ_HZ': '100000000',\n",
       "   'ID_WIDTH': '0',\n",
       "   'ADDR_WIDTH': '13',\n",
       "   'AWUSER_WIDTH': '0',\n",
       "   'ARUSER_WIDTH': '0',\n",
       "   'WUSER_WIDTH': '0',\n",
       "   'RUSER_WIDTH': '0',\n",
       "   'BUSER_WIDTH': '0',\n",
       "   'READ_WRITE_MODE': 'READ_WRITE',\n",
       "   'HAS_BURST': '0',\n",
       "   'HAS_LOCK': '0',\n",
       "   'HAS_PROT': '0',\n",
       "   'HAS_CACHE': '0',\n",
       "   'HAS_QOS': '0',\n",
       "   'HAS_REGION': '0',\n",
       "   'HAS_WSTRB': '1',\n",
       "   'HAS_BRESP': '1',\n",
       "   'HAS_RRESP': '1',\n",
       "   'SUPPORTS_NARROW_BURST': '0',\n",
       "   'NUM_READ_OUTSTANDING': '1',\n",
       "   'NUM_WRITE_OUTSTANDING': '1',\n",
       "   'MAX_BURST_LENGTH': '1',\n",
       "   'PHASE': '0.0',\n",
       "   'CLK_DOMAIN': 'mts_zynq_ultra_ps_e_0_0_pl_clk0',\n",
       "   'NUM_READ_THREADS': '1',\n",
       "   'NUM_WRITE_THREADS': '1',\n",
       "   'RUSER_BITS_PER_BYTE': '0',\n",
       "   'WUSER_BITS_PER_BYTE': '0',\n",
       "   'INSERT_VIP': '0'},\n",
       "  'registers': {},\n",
       "  'driver': pynq.overlay.DefaultIP,\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xffff6fc07ca0>,\n",
       "  'state': None,\n",
       "  'bdtype': None,\n",
       "  'phys_addr': 2147745792,\n",
       "  'addr_range': 65536,\n",
       "  'fullpath': 'control/system_management_wiz_0'},\n",
       " 'usp_rf_data_converter_1': {'type': 'xilinx.com:ip:usp_rf_data_converter:2.6',\n",
       "  'mem_id': 's_axi',\n",
       "  'memtype': 'REGISTER',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'C_AMS_Factory_Var': '0',\n",
       "   'C_COMPONENT_NAME': 'mts_usp_rf_data_converter_1_0',\n",
       "   'C_High_Speed_ADC': '1',\n",
       "   'C_IP_Type': '2',\n",
       "   'C_Axiclk_Freq': '100.0',\n",
       "   'C_Sysref_Source': '1',\n",
       "   'C_Converter_Setup': '1',\n",
       "   'C_ADC_Debug': 'false',\n",
       "   'C_DAC_Debug': 'false',\n",
       "   'C_DAC_Output_Current': '0',\n",
       "   'C_DAC_VOP_Mode': '0',\n",
       "   'C_DAC_RTS': 'false',\n",
       "   'C_ADC_RTS': 'false',\n",
       "   'C_Analog_Detection': '1',\n",
       "   'C_Calibration_Freeze': 'false',\n",
       "   'C_Auto_Calibration_Freeze': 'false',\n",
       "   'C_Calibration_Time': '10',\n",
       "   'C_DAC_NCO_RTS': 'false',\n",
       "   'C_DAC_VOP_RTS': 'false',\n",
       "   'C_DAC_MTS_Variable_Fabric_Width': 'false',\n",
       "   'C_ADC_NCO_RTS': 'false',\n",
       "   'C_ADC_DSA_RTS': 'false',\n",
       "   'C_ADC_MTS_Variable_Fabric_Width': 'false',\n",
       "   'C_RESERVED_2': 'false',\n",
       "   'C_ADC0_Enable': '1',\n",
       "   'C_ADC0_PLL_Enable': 'false',\n",
       "   'C_ADC0_Sampling_Rate': '4',\n",
       "   'C_ADC0_Fs_Max': '5.000',\n",
       "   'C_ADC0_Refclk_Freq': '4000.000',\n",
       "   'C_ADC0_Outclk_Freq': '250.000',\n",
       "   'C_ADC0_FBDIV': '10',\n",
       "   'C_ADC0_OutDiv': '1',\n",
       "   'C_ADC0_Vco': '8500.0',\n",
       "   'C_ADC0_Fabric_Freq': '100.000',\n",
       "   'C_ADC0_OBS_Fabric_Freq': '0.0',\n",
       "   'C_ADC0_Multi_Tile_Sync': 'true',\n",
       "   'C_ADC0_Link_Coupling': '0',\n",
       "   'C_ADC0_Band': '0',\n",
       "   'C_ADC0_Refclk_Div': '1',\n",
       "   'C_ADC0_Slices': '2',\n",
       "   'C_ADC0_Decimation': '40',\n",
       "   'C_ADC0_Clock_Source': '2',\n",
       "   'C_ADC0_Clock_Source_MX': '0',\n",
       "   'C_ADC0_Clock_Dist': '0',\n",
       "   'C_ADC_Slice00_Enable': 'true',\n",
       "   'C_ADC_Dither00': 'true',\n",
       "   'C_ADC_Data_Type00': '1',\n",
       "   'C_ADC_Decimation_Mode00': '40',\n",
       "   'C_ADC_OBS_Decimation_Mode00': '1',\n",
       "   'C_ADC_CalOpt_Mode00': '1',\n",
       "   'C_ADC_Mixer_Type00': '2',\n",
       "   'C_ADC_Mixer_Mode00': '0',\n",
       "   'C_ADC_Data_Width00': '1',\n",
       "   'C_ADC_OBS_Data_Width00': '8',\n",
       "   'C_ADC_Coarse_Mixer_Freq00': '0',\n",
       "   'C_ADC_NCO_Freq00': '4.97',\n",
       "   'C_ADC_NCO_Phase00': '0',\n",
       "   'C_ADC_Neg_Quadrature00': 'false',\n",
       "   'C_ADC_Nyquist00': '0',\n",
       "   'C_ADC_Bypass_BG_Cal00': 'false',\n",
       "   'C_ADC_RESERVED_1_00': 'false',\n",
       "   'C_ADC_TDD_RTS00': '0',\n",
       "   'C_ADC_OBS00': 'false',\n",
       "   'C_ADC00_Dig_Port': '1',\n",
       "   'C_ADC_Slice01_Enable': 'true',\n",
       "   'C_ADC_Dither01': 'true',\n",
       "   'C_ADC_Data_Type01': '1',\n",
       "   'C_ADC_Decimation_Mode01': '40',\n",
       "   'C_ADC_OBS_Decimation_Mode01': '1',\n",
       "   'C_ADC_CalOpt_Mode01': '1',\n",
       "   'C_ADC_Mixer_Type01': '2',\n",
       "   'C_ADC_Mixer_Mode01': '0',\n",
       "   'C_ADC_Data_Width01': '1',\n",
       "   'C_ADC_OBS_Data_Width01': '8',\n",
       "   'C_ADC_Coarse_Mixer_Freq01': '0',\n",
       "   'C_ADC_NCO_Freq01': '4.97',\n",
       "   'C_ADC_NCO_Phase01': '0',\n",
       "   'C_ADC_Neg_Quadrature01': 'false',\n",
       "   'C_ADC_Nyquist01': '0',\n",
       "   'C_ADC_Bypass_BG_Cal01': 'false',\n",
       "   'C_ADC_RESERVED_1_01': 'false',\n",
       "   'C_ADC_TDD_RTS01': '0',\n",
       "   'C_ADC_OBS01': 'false',\n",
       "   'C_ADC01_Dig_Port': '1',\n",
       "   'C_ADC_Slice02_Enable': 'true',\n",
       "   'C_ADC_Dither02': 'true',\n",
       "   'C_ADC_Data_Type02': '1',\n",
       "   'C_ADC_Decimation_Mode02': '40',\n",
       "   'C_ADC_OBS_Decimation_Mode02': '0',\n",
       "   'C_ADC_CalOpt_Mode02': '1',\n",
       "   'C_ADC_Mixer_Type02': '2',\n",
       "   'C_ADC_Mixer_Mode02': '0',\n",
       "   'C_ADC_Data_Width02': '1',\n",
       "   'C_ADC_OBS_Data_Width02': '8',\n",
       "   'C_ADC_Coarse_Mixer_Freq02': '0',\n",
       "   'C_ADC_NCO_Freq02': '4.97',\n",
       "   'C_ADC_NCO_Phase02': '0',\n",
       "   'C_ADC_Neg_Quadrature02': 'false',\n",
       "   'C_ADC_Nyquist02': '0',\n",
       "   'C_ADC_Bypass_BG_Cal02': 'false',\n",
       "   'C_ADC_RESERVED_1_02': 'false',\n",
       "   'C_ADC_TDD_RTS02': '0',\n",
       "   'C_ADC_OBS02': 'false',\n",
       "   'C_ADC02_Dig_Port': '1',\n",
       "   'C_ADC_Slice03_Enable': 'true',\n",
       "   'C_ADC_Dither03': 'true',\n",
       "   'C_ADC_Data_Type03': '1',\n",
       "   'C_ADC_Decimation_Mode03': '40',\n",
       "   'C_ADC_OBS_Decimation_Mode03': '0',\n",
       "   'C_ADC_CalOpt_Mode03': '1',\n",
       "   'C_ADC_Mixer_Type03': '2',\n",
       "   'C_ADC_Mixer_Mode03': '0',\n",
       "   'C_ADC_Data_Width03': '1',\n",
       "   'C_ADC_OBS_Data_Width03': '8',\n",
       "   'C_ADC_Coarse_Mixer_Freq03': '0',\n",
       "   'C_ADC_NCO_Freq03': '4.97',\n",
       "   'C_ADC_NCO_Phase03': '0',\n",
       "   'C_ADC_Neg_Quadrature03': 'false',\n",
       "   'C_ADC_Nyquist03': '0',\n",
       "   'C_ADC_Bypass_BG_Cal03': 'false',\n",
       "   'C_ADC_RESERVED_1_03': 'false',\n",
       "   'C_ADC_TDD_RTS03': '0',\n",
       "   'C_ADC_OBS03': 'false',\n",
       "   'C_ADC03_Dig_Port': '1',\n",
       "   'C_ADC1_Enable': '1',\n",
       "   'C_ADC1_PLL_Enable': 'false',\n",
       "   'C_ADC1_Sampling_Rate': '4',\n",
       "   'C_ADC1_Fs_Max': '5.000',\n",
       "   'C_ADC1_Refclk_Freq': '4000.000',\n",
       "   'C_ADC1_Outclk_Freq': '250.000',\n",
       "   'C_ADC1_FBDIV': '10',\n",
       "   'C_ADC1_OutDiv': '1',\n",
       "   'C_ADC1_Vco': '8500.0',\n",
       "   'C_ADC1_Fabric_Freq': '100.000',\n",
       "   'C_ADC1_OBS_Fabric_Freq': '0.0',\n",
       "   'C_ADC1_Multi_Tile_Sync': 'true',\n",
       "   'C_ADC1_Link_Coupling': '0',\n",
       "   'C_ADC1_Band': '0',\n",
       "   'C_ADC1_Refclk_Div': '1',\n",
       "   'C_ADC1_Slices': '2',\n",
       "   'C_ADC1_Decimation': '40',\n",
       "   'C_ADC1_Clock_Source': '2',\n",
       "   'C_ADC1_Clock_Source_MX': '1',\n",
       "   'C_ADC1_Clock_Dist': '0',\n",
       "   'C_ADC_Slice10_Enable': 'true',\n",
       "   'C_ADC_Dither10': 'true',\n",
       "   'C_ADC_Data_Type10': '1',\n",
       "   'C_ADC_Decimation_Mode10': '40',\n",
       "   'C_ADC_OBS_Decimation_Mode10': '1',\n",
       "   'C_ADC_CalOpt_Mode10': '1',\n",
       "   'C_ADC_Mixer_Type10': '2',\n",
       "   'C_ADC_Mixer_Mode10': '0',\n",
       "   'C_ADC_Data_Width10': '1',\n",
       "   'C_ADC_OBS_Data_Width10': '8',\n",
       "   'C_ADC_Coarse_Mixer_Freq10': '0',\n",
       "   'C_ADC_NCO_Freq10': '4.97',\n",
       "   'C_ADC_NCO_Phase10': '0',\n",
       "   'C_ADC_Neg_Quadrature10': 'false',\n",
       "   'C_ADC_Nyquist10': '0',\n",
       "   'C_ADC_Bypass_BG_Cal10': 'false',\n",
       "   'C_ADC_RESERVED_1_10': 'false',\n",
       "   'C_ADC_TDD_RTS10': '0',\n",
       "   'C_ADC_OBS10': 'false',\n",
       "   'C_ADC10_Dig_Port': '1',\n",
       "   'C_ADC_Slice11_Enable': 'true',\n",
       "   'C_ADC_Dither11': 'true',\n",
       "   'C_ADC_Data_Type11': '1',\n",
       "   'C_ADC_Decimation_Mode11': '40',\n",
       "   'C_ADC_OBS_Decimation_Mode11': '1',\n",
       "   'C_ADC_CalOpt_Mode11': '1',\n",
       "   'C_ADC_Mixer_Type11': '2',\n",
       "   'C_ADC_Mixer_Mode11': '0',\n",
       "   'C_ADC_Data_Width11': '1',\n",
       "   'C_ADC_OBS_Data_Width11': '8',\n",
       "   'C_ADC_Coarse_Mixer_Freq11': '0',\n",
       "   'C_ADC_NCO_Freq11': '4.97',\n",
       "   'C_ADC_NCO_Phase11': '0',\n",
       "   'C_ADC_Neg_Quadrature11': 'false',\n",
       "   'C_ADC_Nyquist11': '0',\n",
       "   'C_ADC_Bypass_BG_Cal11': 'false',\n",
       "   'C_ADC_RESERVED_1_11': 'false',\n",
       "   'C_ADC_TDD_RTS11': '0',\n",
       "   'C_ADC_OBS11': 'false',\n",
       "   'C_ADC11_Dig_Port': '1',\n",
       "   'C_ADC_Slice12_Enable': 'false',\n",
       "   'C_ADC_Dither12': 'true',\n",
       "   'C_ADC_Data_Type12': '0',\n",
       "   'C_ADC_Decimation_Mode12': '0',\n",
       "   'C_ADC_OBS_Decimation_Mode12': '1',\n",
       "   'C_ADC_CalOpt_Mode12': '1',\n",
       "   'C_ADC_Mixer_Type12': '3',\n",
       "   'C_ADC_Mixer_Mode12': '2',\n",
       "   'C_ADC_Data_Width12': '9',\n",
       "   'C_ADC_OBS_Data_Width12': '8',\n",
       "   'C_ADC_Coarse_Mixer_Freq12': '0',\n",
       "   'C_ADC_NCO_Freq12': '0.0',\n",
       "   'C_ADC_NCO_Phase12': '0',\n",
       "   'C_ADC_Neg_Quadrature12': 'false',\n",
       "   'C_ADC_Nyquist12': '0',\n",
       "   'C_ADC_Bypass_BG_Cal12': 'false',\n",
       "   'C_ADC_RESERVED_1_12': 'false',\n",
       "   'C_ADC_TDD_RTS12': '0',\n",
       "   'C_ADC_OBS12': 'false',\n",
       "   'C_ADC12_Dig_Port': '0',\n",
       "   'C_ADC_Slice13_Enable': 'false',\n",
       "   'C_ADC_Dither13': 'true',\n",
       "   'C_ADC_Data_Type13': '0',\n",
       "   'C_ADC_Decimation_Mode13': '0',\n",
       "   'C_ADC_OBS_Decimation_Mode13': '1',\n",
       "   'C_ADC_CalOpt_Mode13': '1',\n",
       "   'C_ADC_Mixer_Type13': '3',\n",
       "   'C_ADC_Mixer_Mode13': '2',\n",
       "   'C_ADC_Data_Width13': '9',\n",
       "   'C_ADC_OBS_Data_Width13': '8',\n",
       "   'C_ADC_Coarse_Mixer_Freq13': '0',\n",
       "   'C_ADC_NCO_Freq13': '0.0',\n",
       "   'C_ADC_NCO_Phase13': '0',\n",
       "   'C_ADC_Neg_Quadrature13': 'false',\n",
       "   'C_ADC_Nyquist13': '0',\n",
       "   'C_ADC_Bypass_BG_Cal13': 'false',\n",
       "   'C_ADC_RESERVED_1_13': 'false',\n",
       "   'C_ADC_TDD_RTS13': '0',\n",
       "   'C_ADC_OBS13': 'false',\n",
       "   'C_ADC13_Dig_Port': '0',\n",
       "   'C_ADC2_Enable': '1',\n",
       "   'C_ADC2_PLL_Enable': 'true',\n",
       "   'C_ADC2_Sampling_Rate': '4',\n",
       "   'C_ADC2_Fs_Max': '5.000',\n",
       "   'C_ADC2_Refclk_Freq': '500.000',\n",
       "   'C_ADC2_Outclk_Freq': '250.000',\n",
       "   'C_ADC2_FBDIV': '24',\n",
       "   'C_ADC2_OutDiv': '3',\n",
       "   'C_ADC2_Vco': '12000',\n",
       "   'C_ADC2_Fabric_Freq': '100.000',\n",
       "   'C_ADC2_OBS_Fabric_Freq': '0.0',\n",
       "   'C_ADC2_Multi_Tile_Sync': 'true',\n",
       "   'C_ADC2_Link_Coupling': '0',\n",
       "   'C_ADC2_Band': '0',\n",
       "   'C_ADC2_Refclk_Div': '1',\n",
       "   'C_ADC2_Slices': '2',\n",
       "   'C_ADC2_Decimation': '40',\n",
       "   'C_ADC2_Clock_Source': '2',\n",
       "   'C_ADC2_Clock_Source_MX': '2',\n",
       "   'C_ADC2_Clock_Dist': '2',\n",
       "   'C_ADC_Slice20_Enable': 'true',\n",
       "   'C_ADC_Dither20': 'true',\n",
       "   'C_ADC_Data_Type20': '1',\n",
       "   'C_ADC_Decimation_Mode20': '40',\n",
       "   'C_ADC_OBS_Decimation_Mode20': '1',\n",
       "   'C_ADC_CalOpt_Mode20': '1',\n",
       "   'C_ADC_Mixer_Type20': '2',\n",
       "   'C_ADC_Mixer_Mode20': '0',\n",
       "   'C_ADC_Data_Width20': '1',\n",
       "   'C_ADC_OBS_Data_Width20': '8',\n",
       "   'C_ADC_Coarse_Mixer_Freq20': '0',\n",
       "   'C_ADC_NCO_Freq20': '4.97',\n",
       "   'C_ADC_NCO_Phase20': '0',\n",
       "   'C_ADC_Neg_Quadrature20': 'false',\n",
       "   'C_ADC_Nyquist20': '0',\n",
       "   'C_ADC_Bypass_BG_Cal20': 'false',\n",
       "   'C_ADC_RESERVED_1_20': 'false',\n",
       "   'C_ADC_TDD_RTS20': '0',\n",
       "   'C_ADC_OBS20': 'false',\n",
       "   'C_ADC20_Dig_Port': '1',\n",
       "   'C_ADC_Slice21_Enable': 'true',\n",
       "   'C_ADC_Dither21': 'true',\n",
       "   'C_ADC_Data_Type21': '1',\n",
       "   'C_ADC_Decimation_Mode21': '40',\n",
       "   'C_ADC_OBS_Decimation_Mode21': '1',\n",
       "   'C_ADC_CalOpt_Mode21': '1',\n",
       "   'C_ADC_Mixer_Type21': '2',\n",
       "   'C_ADC_Mixer_Mode21': '0',\n",
       "   'C_ADC_Data_Width21': '1',\n",
       "   'C_ADC_OBS_Data_Width21': '8',\n",
       "   'C_ADC_Coarse_Mixer_Freq21': '0',\n",
       "   'C_ADC_NCO_Freq21': '4.97',\n",
       "   'C_ADC_NCO_Phase21': '0',\n",
       "   'C_ADC_Neg_Quadrature21': 'false',\n",
       "   'C_ADC_Nyquist21': '0',\n",
       "   'C_ADC_Bypass_BG_Cal21': 'false',\n",
       "   'C_ADC_RESERVED_1_21': 'false',\n",
       "   'C_ADC_TDD_RTS21': '0',\n",
       "   'C_ADC_OBS21': 'false',\n",
       "   'C_ADC21_Dig_Port': '1',\n",
       "   'C_ADC_Slice22_Enable': 'true',\n",
       "   'C_ADC_Dither22': 'true',\n",
       "   'C_ADC_Data_Type22': '1',\n",
       "   'C_ADC_Decimation_Mode22': '40',\n",
       "   'C_ADC_OBS_Decimation_Mode22': '1',\n",
       "   'C_ADC_CalOpt_Mode22': '1',\n",
       "   'C_ADC_Mixer_Type22': '2',\n",
       "   'C_ADC_Mixer_Mode22': '0',\n",
       "   'C_ADC_Data_Width22': '1',\n",
       "   'C_ADC_OBS_Data_Width22': '8',\n",
       "   'C_ADC_Coarse_Mixer_Freq22': '0',\n",
       "   'C_ADC_NCO_Freq22': '4.97',\n",
       "   'C_ADC_NCO_Phase22': '0',\n",
       "   'C_ADC_Neg_Quadrature22': 'false',\n",
       "   'C_ADC_Nyquist22': '0',\n",
       "   'C_ADC_Bypass_BG_Cal22': 'false',\n",
       "   'C_ADC_RESERVED_1_22': 'false',\n",
       "   'C_ADC_TDD_RTS22': '0',\n",
       "   'C_ADC_OBS22': 'false',\n",
       "   'C_ADC22_Dig_Port': '1',\n",
       "   'C_ADC_Slice23_Enable': 'true',\n",
       "   'C_ADC_Dither23': 'true',\n",
       "   'C_ADC_Data_Type23': '1',\n",
       "   'C_ADC_Decimation_Mode23': '40',\n",
       "   'C_ADC_OBS_Decimation_Mode23': '1',\n",
       "   'C_ADC_CalOpt_Mode23': '1',\n",
       "   'C_ADC_Mixer_Type23': '2',\n",
       "   'C_ADC_Mixer_Mode23': '0',\n",
       "   'C_ADC_Data_Width23': '1',\n",
       "   'C_ADC_OBS_Data_Width23': '8',\n",
       "   'C_ADC_Coarse_Mixer_Freq23': '0',\n",
       "   'C_ADC_NCO_Freq23': '4.97',\n",
       "   'C_ADC_NCO_Phase23': '0',\n",
       "   'C_ADC_Neg_Quadrature23': 'false',\n",
       "   'C_ADC_Nyquist23': '0',\n",
       "   'C_ADC_Bypass_BG_Cal23': 'false',\n",
       "   'C_ADC_RESERVED_1_23': 'false',\n",
       "   'C_ADC_TDD_RTS23': '0',\n",
       "   'C_ADC_OBS23': 'false',\n",
       "   'C_ADC23_Dig_Port': '1',\n",
       "   'C_ADC3_Enable': '1',\n",
       "   'C_ADC3_PLL_Enable': 'false',\n",
       "   'C_ADC3_Sampling_Rate': '4',\n",
       "   'C_ADC3_Fs_Max': '5.000',\n",
       "   'C_ADC3_Refclk_Freq': '4000.000',\n",
       "   'C_ADC3_Outclk_Freq': '250.000',\n",
       "   'C_ADC3_FBDIV': '10',\n",
       "   'C_ADC3_OutDiv': '1',\n",
       "   'C_ADC3_Vco': '8500.0',\n",
       "   'C_ADC3_Fabric_Freq': '100.000',\n",
       "   'C_ADC3_OBS_Fabric_Freq': '0.0',\n",
       "   'C_ADC3_Multi_Tile_Sync': 'true',\n",
       "   'C_ADC3_Link_Coupling': '0',\n",
       "   'C_ADC3_Band': '0',\n",
       "   'C_ADC3_Refclk_Div': '1',\n",
       "   'C_ADC3_Slices': '2',\n",
       "   'C_ADC3_Decimation': '40',\n",
       "   'C_ADC3_Clock_Source': '2',\n",
       "   'C_ADC3_Clock_Source_MX': '3',\n",
       "   'C_ADC3_Clock_Dist': '0',\n",
       "   'C_ADC_Slice30_Enable': 'true',\n",
       "   'C_ADC_Dither30': 'true',\n",
       "   'C_ADC_Data_Type30': '1',\n",
       "   'C_ADC_Decimation_Mode30': '40',\n",
       "   'C_ADC_OBS_Decimation_Mode30': '1',\n",
       "   'C_ADC_CalOpt_Mode30': '1',\n",
       "   'C_ADC_Mixer_Type30': '2',\n",
       "   'C_ADC_Mixer_Mode30': '0',\n",
       "   'C_ADC_Data_Width30': '1',\n",
       "   'C_ADC_OBS_Data_Width30': '8',\n",
       "   'C_ADC_Coarse_Mixer_Freq30': '0',\n",
       "   'C_ADC_NCO_Freq30': '4.97',\n",
       "   'C_ADC_NCO_Phase30': '0',\n",
       "   'C_ADC_Neg_Quadrature30': 'false',\n",
       "   'C_ADC_Nyquist30': '0',\n",
       "   'C_ADC_Bypass_BG_Cal30': 'false',\n",
       "   'C_ADC_RESERVED_1_30': 'false',\n",
       "   'C_ADC_TDD_RTS30': '0',\n",
       "   'C_ADC_OBS30': 'false',\n",
       "   'C_ADC30_Dig_Port': '1',\n",
       "   'C_ADC_Slice31_Enable': 'true',\n",
       "   'C_ADC_Dither31': 'true',\n",
       "   'C_ADC_Data_Type31': '1',\n",
       "   'C_ADC_Decimation_Mode31': '40',\n",
       "   'C_ADC_OBS_Decimation_Mode31': '1',\n",
       "   'C_ADC_CalOpt_Mode31': '1',\n",
       "   'C_ADC_Mixer_Type31': '2',\n",
       "   'C_ADC_Mixer_Mode31': '0',\n",
       "   'C_ADC_Data_Width31': '1',\n",
       "   'C_ADC_OBS_Data_Width31': '8',\n",
       "   'C_ADC_Coarse_Mixer_Freq31': '0',\n",
       "   'C_ADC_NCO_Freq31': '4.97',\n",
       "   'C_ADC_NCO_Phase31': '0',\n",
       "   'C_ADC_Neg_Quadrature31': 'false',\n",
       "   'C_ADC_Nyquist31': '0',\n",
       "   'C_ADC_Bypass_BG_Cal31': 'false',\n",
       "   'C_ADC_RESERVED_1_31': 'false',\n",
       "   'C_ADC_TDD_RTS31': '0',\n",
       "   'C_ADC_OBS31': 'false',\n",
       "   'C_ADC31_Dig_Port': '1',\n",
       "   'C_ADC_Slice32_Enable': 'false',\n",
       "   'C_ADC_Dither32': 'true',\n",
       "   'C_ADC_Data_Type32': '0',\n",
       "   'C_ADC_Decimation_Mode32': '0',\n",
       "   'C_ADC_OBS_Decimation_Mode32': '1',\n",
       "   'C_ADC_CalOpt_Mode32': '1',\n",
       "   'C_ADC_Mixer_Type32': '3',\n",
       "   'C_ADC_Mixer_Mode32': '2',\n",
       "   'C_ADC_Data_Width32': '9',\n",
       "   'C_ADC_OBS_Data_Width32': '8',\n",
       "   'C_ADC_Coarse_Mixer_Freq32': '0',\n",
       "   'C_ADC_NCO_Freq32': '0.0',\n",
       "   'C_ADC_NCO_Phase32': '0',\n",
       "   'C_ADC_Neg_Quadrature32': 'false',\n",
       "   'C_ADC_Nyquist32': '0',\n",
       "   'C_ADC_Bypass_BG_Cal32': 'false',\n",
       "   'C_ADC_RESERVED_1_32': 'false',\n",
       "   'C_ADC_TDD_RTS32': '0',\n",
       "   'C_ADC_OBS32': 'false',\n",
       "   'C_ADC32_Dig_Port': '0',\n",
       "   'C_ADC_Slice33_Enable': 'false',\n",
       "   'C_ADC_Dither33': 'true',\n",
       "   'C_ADC_Data_Type33': '0',\n",
       "   'C_ADC_Decimation_Mode33': '0',\n",
       "   'C_ADC_OBS_Decimation_Mode33': '1',\n",
       "   'C_ADC_CalOpt_Mode33': '1',\n",
       "   'C_ADC_Mixer_Type33': '3',\n",
       "   'C_ADC_Mixer_Mode33': '2',\n",
       "   'C_ADC_Data_Width33': '9',\n",
       "   'C_ADC_OBS_Data_Width33': '8',\n",
       "   'C_ADC_Coarse_Mixer_Freq33': '0',\n",
       "   'C_ADC_NCO_Freq33': '0.0',\n",
       "   'C_ADC_NCO_Phase33': '0',\n",
       "   'C_ADC_Neg_Quadrature33': 'false',\n",
       "   'C_ADC_Nyquist33': '0',\n",
       "   'C_ADC_Bypass_BG_Cal33': 'false',\n",
       "   'C_ADC_RESERVED_1_33': 'false',\n",
       "   'C_ADC_TDD_RTS33': '0',\n",
       "   'C_ADC_OBS33': 'false',\n",
       "   'C_ADC33_Dig_Port': '0',\n",
       "   'C_DAC0_Enable': '1',\n",
       "   'C_DAC0_PLL_Enable': 'false',\n",
       "   'C_DAC0_Sampling_Rate': '5',\n",
       "   'C_DAC0_Fs_Max': '10.000',\n",
       "   'C_DAC0_Refclk_Freq': '5000.000',\n",
       "   'C_DAC0_Outclk_Freq': '39.063',\n",
       "   'C_DAC0_FBDIV': '10',\n",
       "   'C_DAC0_OutDiv': '1',\n",
       "   'C_DAC0_Vco': '8500.0',\n",
       "   'C_DAC0_Fabric_Freq': '62.500',\n",
       "   'C_DAC0_Multi_Tile_Sync': 'true',\n",
       "   'C_DAC0_Link_Coupling': '0',\n",
       "   'C_DAC0_Band': '0',\n",
       "   'C_DAC0_VOP': '20.0',\n",
       "   'C_DAC0_Refclk_Div': '1',\n",
       "   'C_DAC0_Slices': '2',\n",
       "   'C_DAC0_Interpolation': '40',\n",
       "   'C_DAC0_Clock_Source': '6',\n",
       "   'C_DAC0_Clock_Source_MX': '4',\n",
       "   'C_DAC0_Clock_Dist': '0',\n",
       "   'C_DAC_Slice00_Enable': 'true',\n",
       "   'C_DAC_Data_Type00': '0',\n",
       "   'C_DAC_Data_Width00': '1',\n",
       "   'C_DAC_Interpolation_Mode00': '40',\n",
       "   'C_DAC_Decoder_Mode00': '0',\n",
       "   'C_DAC_Mixer_Type00': '1',\n",
       "   'C_DAC_Mixer_Mode00': '2',\n",
       "   'C_DAC_Invsinc_Ctrl00': 'false',\n",
       "   'C_DAC_Coarse_Mixer_Freq00': '3',\n",
       "   'C_DAC_NCO_Freq00': '0.0',\n",
       "   'C_DAC_NCO_Phase00': '0',\n",
       "   'C_DAC_Neg_Quadrature00': 'false',\n",
       "   'C_DAC_Nyquist00': '0',\n",
       "   'C_DAC_Mode00': '1',\n",
       "   'C_DAC_RESERVED_1_00': 'false',\n",
       "   'C_DAC_TDD_RTS00': '0',\n",
       "   'C_DAC_Slice01_Enable': 'false',\n",
       "   'C_DAC_Data_Type01': '0',\n",
       "   'C_DAC_Data_Width01': '16',\n",
       "   'C_DAC_Interpolation_Mode01': '0',\n",
       "   'C_DAC_Decoder_Mode01': '0',\n",
       "   'C_DAC_Mixer_Type01': '3',\n",
       "   'C_DAC_Mixer_Mode01': '2',\n",
       "   'C_DAC_Invsinc_Ctrl01': 'false',\n",
       "   'C_DAC_Coarse_Mixer_Freq01': '0',\n",
       "   'C_DAC_NCO_Freq01': '0.0',\n",
       "   'C_DAC_NCO_Phase01': '0',\n",
       "   'C_DAC_Neg_Quadrature01': 'false',\n",
       "   'C_DAC_Nyquist01': '0',\n",
       "   'C_DAC_Mode01': '0',\n",
       "   'C_DAC_RESERVED_1_01': 'false',\n",
       "   'C_DAC_TDD_RTS01': '0',\n",
       "   'C_DAC_Slice02_Enable': 'false',\n",
       "   'C_DAC_Data_Type02': '0',\n",
       "   'C_DAC_Data_Width02': '16',\n",
       "   'C_DAC_Interpolation_Mode02': '0',\n",
       "   'C_DAC_Decoder_Mode02': '0',\n",
       "   'C_DAC_Mixer_Type02': '3',\n",
       "   'C_DAC_Mixer_Mode02': '2',\n",
       "   'C_DAC_Invsinc_Ctrl02': 'false',\n",
       "   'C_DAC_Coarse_Mixer_Freq02': '0',\n",
       "   'C_DAC_NCO_Freq02': '0.0',\n",
       "   'C_DAC_NCO_Phase02': '0',\n",
       "   'C_DAC_Neg_Quadrature02': 'false',\n",
       "   'C_DAC_Nyquist02': '0',\n",
       "   'C_DAC_Mode02': '0',\n",
       "   'C_DAC_RESERVED_1_02': 'false',\n",
       "   'C_DAC_TDD_RTS02': '0',\n",
       "   'C_DAC_Slice03_Enable': 'false',\n",
       "   'C_DAC_Data_Type03': '0',\n",
       "   'C_DAC_Data_Width03': '16',\n",
       "   'C_DAC_Interpolation_Mode03': '0',\n",
       "   'C_DAC_Decoder_Mode03': '0',\n",
       "   'C_DAC_Mixer_Type03': '3',\n",
       "   'C_DAC_Mixer_Mode03': '2',\n",
       "   'C_DAC_Invsinc_Ctrl03': 'false',\n",
       "   'C_DAC_Coarse_Mixer_Freq03': '0',\n",
       "   'C_DAC_NCO_Freq03': '0.0',\n",
       "   'C_DAC_NCO_Phase03': '0',\n",
       "   'C_DAC_Neg_Quadrature03': 'false',\n",
       "   'C_DAC_Nyquist03': '0',\n",
       "   'C_DAC_Mode03': '0',\n",
       "   'C_DAC_RESERVED_1_03': 'false',\n",
       "   'C_DAC_TDD_RTS03': '0',\n",
       "   'C_DAC1_Enable': '1',\n",
       "   'C_DAC1_PLL_Enable': 'false',\n",
       "   'C_DAC1_Sampling_Rate': '5',\n",
       "   'C_DAC1_Fs_Max': '10.000',\n",
       "   'C_DAC1_Refclk_Freq': '5000.000',\n",
       "   'C_DAC1_Outclk_Freq': '39.063',\n",
       "   'C_DAC1_FBDIV': '10',\n",
       "   'C_DAC1_OutDiv': '1',\n",
       "   'C_DAC1_Vco': '8500.0',\n",
       "   'C_DAC1_Fabric_Freq': '62.500',\n",
       "   'C_DAC1_Multi_Tile_Sync': 'true',\n",
       "   'C_DAC1_Link_Coupling': '0',\n",
       "   'C_DAC1_Band': '0',\n",
       "   'C_DAC1_VOP': '20.0',\n",
       "   'C_DAC1_Refclk_Div': '1',\n",
       "   'C_DAC1_Slices': '2',\n",
       "   'C_DAC1_Interpolation': '40',\n",
       "   'C_DAC1_Clock_Source': '6',\n",
       "   'C_DAC1_Clock_Source_MX': '5',\n",
       "   'C_DAC1_Clock_Dist': '0',\n",
       "   'C_DAC_Slice10_Enable': 'true',\n",
       "   'C_DAC_Data_Type10': '0',\n",
       "   'C_DAC_Data_Width10': '1',\n",
       "   'C_DAC_Interpolation_Mode10': '40',\n",
       "   'C_DAC_Decoder_Mode10': '0',\n",
       "   'C_DAC_Mixer_Type10': '1',\n",
       "   'C_DAC_Mixer_Mode10': '2',\n",
       "   'C_DAC_Invsinc_Ctrl10': 'false',\n",
       "   'C_DAC_Coarse_Mixer_Freq10': '3',\n",
       "   'C_DAC_NCO_Freq10': '0.0',\n",
       "   'C_DAC_NCO_Phase10': '0',\n",
       "   'C_DAC_Neg_Quadrature10': 'false',\n",
       "   'C_DAC_Nyquist10': '0',\n",
       "   'C_DAC_Mode10': '1',\n",
       "   'C_DAC_RESERVED_1_10': 'false',\n",
       "   'C_DAC_TDD_RTS10': '0',\n",
       "   'C_DAC_Slice11_Enable': 'false',\n",
       "   'C_DAC_Data_Type11': '0',\n",
       "   'C_DAC_Data_Width11': '16',\n",
       "   'C_DAC_Interpolation_Mode11': '0',\n",
       "   'C_DAC_Decoder_Mode11': '0',\n",
       "   'C_DAC_Mixer_Type11': '3',\n",
       "   'C_DAC_Mixer_Mode11': '2',\n",
       "   'C_DAC_Invsinc_Ctrl11': 'false',\n",
       "   'C_DAC_Coarse_Mixer_Freq11': '0',\n",
       "   'C_DAC_NCO_Freq11': '0.0',\n",
       "   'C_DAC_NCO_Phase11': '0',\n",
       "   'C_DAC_Neg_Quadrature11': 'false',\n",
       "   'C_DAC_Nyquist11': '0',\n",
       "   'C_DAC_Mode11': '0',\n",
       "   'C_DAC_RESERVED_1_11': 'false',\n",
       "   'C_DAC_TDD_RTS11': '0',\n",
       "   'C_DAC_Slice12_Enable': 'false',\n",
       "   'C_DAC_Data_Type12': '0',\n",
       "   'C_DAC_Data_Width12': '16',\n",
       "   'C_DAC_Interpolation_Mode12': '0',\n",
       "   'C_DAC_Decoder_Mode12': '0',\n",
       "   'C_DAC_Mixer_Type12': '3',\n",
       "   'C_DAC_Mixer_Mode12': '2',\n",
       "   'C_DAC_Invsinc_Ctrl12': 'false',\n",
       "   'C_DAC_Coarse_Mixer_Freq12': '0',\n",
       "   'C_DAC_NCO_Freq12': '0.0',\n",
       "   'C_DAC_NCO_Phase12': '0',\n",
       "   'C_DAC_Neg_Quadrature12': 'false',\n",
       "   'C_DAC_Nyquist12': '0',\n",
       "   'C_DAC_Mode12': '0',\n",
       "   'C_DAC_RESERVED_1_12': 'false',\n",
       "   'C_DAC_TDD_RTS12': '0',\n",
       "   'C_DAC_Slice13_Enable': 'false',\n",
       "   'C_DAC_Data_Type13': '0',\n",
       "   'C_DAC_Data_Width13': '16',\n",
       "   'C_DAC_Interpolation_Mode13': '0',\n",
       "   'C_DAC_Decoder_Mode13': '0',\n",
       "   'C_DAC_Mixer_Type13': '3',\n",
       "   'C_DAC_Mixer_Mode13': '2',\n",
       "   'C_DAC_Invsinc_Ctrl13': 'false',\n",
       "   'C_DAC_Coarse_Mixer_Freq13': '0',\n",
       "   'C_DAC_NCO_Freq13': '0.0',\n",
       "   'C_DAC_NCO_Phase13': '0',\n",
       "   'C_DAC_Neg_Quadrature13': 'false',\n",
       "   'C_DAC_Nyquist13': '0',\n",
       "   'C_DAC_Mode13': '0',\n",
       "   'C_DAC_RESERVED_1_13': 'false',\n",
       "   'C_DAC_TDD_RTS13': '0',\n",
       "   'C_DAC2_Enable': '1',\n",
       "   'C_DAC2_PLL_Enable': 'true',\n",
       "   'C_DAC2_Sampling_Rate': '5',\n",
       "   'C_DAC2_Fs_Max': '10.000',\n",
       "   'C_DAC2_Refclk_Freq': '500.000',\n",
       "   'C_DAC2_Outclk_Freq': '39.063',\n",
       "   'C_DAC2_FBDIV': '20',\n",
       "   'C_DAC2_OutDiv': '2',\n",
       "   'C_DAC2_Vco': '10000',\n",
       "   'C_DAC2_Fabric_Freq': '62.500',\n",
       "   'C_DAC2_Multi_Tile_Sync': 'true',\n",
       "   'C_DAC2_Link_Coupling': '0',\n",
       "   'C_DAC2_Band': '0',\n",
       "   'C_DAC2_VOP': '20.0',\n",
       "   'C_DAC2_Refclk_Div': '1',\n",
       "   'C_DAC2_Slices': '2',\n",
       "   'C_DAC2_Interpolation': '40',\n",
       "   'C_DAC2_Clock_Source': '6',\n",
       "   'C_DAC2_Clock_Source_MX': '6',\n",
       "   'C_DAC2_Clock_Dist': '2',\n",
       "   'C_DAC_Slice20_Enable': 'true',\n",
       "   'C_DAC_Data_Type20': '0',\n",
       "   'C_DAC_Data_Width20': '1',\n",
       "   'C_DAC_Interpolation_Mode20': '40',\n",
       "   'C_DAC_Decoder_Mode20': '0',\n",
       "   'C_DAC_Mixer_Type20': '1',\n",
       "   'C_DAC_Mixer_Mode20': '2',\n",
       "   'C_DAC_Invsinc_Ctrl20': 'false',\n",
       "   'C_DAC_Coarse_Mixer_Freq20': '3',\n",
       "   'C_DAC_NCO_Freq20': '0.0',\n",
       "   'C_DAC_NCO_Phase20': '0',\n",
       "   'C_DAC_Neg_Quadrature20': 'false',\n",
       "   'C_DAC_Nyquist20': '0',\n",
       "   'C_DAC_Mode20': '1',\n",
       "   'C_DAC_RESERVED_1_20': 'false',\n",
       "   'C_DAC_TDD_RTS20': '0',\n",
       "   'C_DAC_Slice21_Enable': 'false',\n",
       "   'C_DAC_Data_Type21': '0',\n",
       "   'C_DAC_Data_Width21': '16',\n",
       "   'C_DAC_Interpolation_Mode21': '0',\n",
       "   'C_DAC_Decoder_Mode21': '0',\n",
       "   'C_DAC_Mixer_Type21': '3',\n",
       "   'C_DAC_Mixer_Mode21': '2',\n",
       "   'C_DAC_Invsinc_Ctrl21': 'false',\n",
       "   'C_DAC_Coarse_Mixer_Freq21': '0',\n",
       "   'C_DAC_NCO_Freq21': '0.0',\n",
       "   'C_DAC_NCO_Phase21': '0',\n",
       "   'C_DAC_Neg_Quadrature21': 'false',\n",
       "   'C_DAC_Nyquist21': '0',\n",
       "   'C_DAC_Mode21': '0',\n",
       "   'C_DAC_RESERVED_1_21': 'false',\n",
       "   'C_DAC_TDD_RTS21': '0',\n",
       "   'C_DAC_Slice22_Enable': 'false',\n",
       "   'C_DAC_Data_Type22': '0',\n",
       "   'C_DAC_Data_Width22': '16',\n",
       "   'C_DAC_Interpolation_Mode22': '0',\n",
       "   'C_DAC_Decoder_Mode22': '0',\n",
       "   'C_DAC_Mixer_Type22': '3',\n",
       "   'C_DAC_Mixer_Mode22': '2',\n",
       "   'C_DAC_Invsinc_Ctrl22': 'false',\n",
       "   'C_DAC_Coarse_Mixer_Freq22': '0',\n",
       "   'C_DAC_NCO_Freq22': '0.0',\n",
       "   'C_DAC_NCO_Phase22': '0',\n",
       "   'C_DAC_Neg_Quadrature22': 'false',\n",
       "   'C_DAC_Nyquist22': '0',\n",
       "   'C_DAC_Mode22': '0',\n",
       "   'C_DAC_RESERVED_1_22': 'false',\n",
       "   'C_DAC_TDD_RTS22': '0',\n",
       "   'C_DAC_Slice23_Enable': 'false',\n",
       "   'C_DAC_Data_Type23': '0',\n",
       "   'C_DAC_Data_Width23': '16',\n",
       "   'C_DAC_Interpolation_Mode23': '0',\n",
       "   'C_DAC_Decoder_Mode23': '0',\n",
       "   'C_DAC_Mixer_Type23': '3',\n",
       "   'C_DAC_Mixer_Mode23': '2',\n",
       "   'C_DAC_Invsinc_Ctrl23': 'false',\n",
       "   'C_DAC_Coarse_Mixer_Freq23': '0',\n",
       "   'C_DAC_NCO_Freq23': '0.0',\n",
       "   'C_DAC_NCO_Phase23': '0',\n",
       "   'C_DAC_Neg_Quadrature23': 'false',\n",
       "   'C_DAC_Nyquist23': '0',\n",
       "   'C_DAC_Mode23': '0',\n",
       "   'C_DAC_RESERVED_1_23': 'false',\n",
       "   'C_DAC_TDD_RTS23': '0',\n",
       "   'C_DAC3_Enable': '1',\n",
       "   'C_DAC3_PLL_Enable': 'false',\n",
       "   'C_DAC3_Sampling_Rate': '5',\n",
       "   'C_DAC3_Fs_Max': '10.000',\n",
       "   'C_DAC3_Refclk_Freq': '5000.000',\n",
       "   'C_DAC3_Outclk_Freq': '39.063',\n",
       "   'C_DAC3_FBDIV': '10',\n",
       "   'C_DAC3_OutDiv': '1',\n",
       "   'C_DAC3_Vco': '8500.0',\n",
       "   'C_DAC3_Fabric_Freq': '62.500',\n",
       "   'C_DAC3_Multi_Tile_Sync': 'true',\n",
       "   'C_DAC3_Link_Coupling': '0',\n",
       "   'C_DAC3_Band': '0',\n",
       "   'C_DAC3_VOP': '20.0',\n",
       "   'C_DAC3_Refclk_Div': '1',\n",
       "   'C_DAC3_Slices': '2',\n",
       "   'C_DAC3_Interpolation': '40',\n",
       "   'C_DAC3_Clock_Source': '6',\n",
       "   'C_DAC3_Clock_Source_MX': '7',\n",
       "   'C_DAC3_Clock_Dist': '0',\n",
       "   'C_DAC_Slice30_Enable': 'true',\n",
       "   'C_DAC_Data_Type30': '0',\n",
       "   'C_DAC_Data_Width30': '1',\n",
       "   'C_DAC_Interpolation_Mode30': '40',\n",
       "   'C_DAC_Decoder_Mode30': '0',\n",
       "   'C_DAC_Mixer_Type30': '1',\n",
       "   'C_DAC_Mixer_Mode30': '2',\n",
       "   'C_DAC_Invsinc_Ctrl30': 'false',\n",
       "   'C_DAC_Coarse_Mixer_Freq30': '3',\n",
       "   'C_DAC_NCO_Freq30': '0.0',\n",
       "   'C_DAC_NCO_Phase30': '0',\n",
       "   'C_DAC_Neg_Quadrature30': 'false',\n",
       "   'C_DAC_Nyquist30': '0',\n",
       "   'C_DAC_Mode30': '1',\n",
       "   'C_DAC_RESERVED_1_30': 'false',\n",
       "   'C_DAC_TDD_RTS30': '0',\n",
       "   'C_DAC_Slice31_Enable': 'false',\n",
       "   'C_DAC_Data_Type31': '0',\n",
       "   'C_DAC_Data_Width31': '16',\n",
       "   'C_DAC_Interpolation_Mode31': '0',\n",
       "   'C_DAC_Decoder_Mode31': '0',\n",
       "   'C_DAC_Mixer_Type31': '3',\n",
       "   'C_DAC_Mixer_Mode31': '2',\n",
       "   'C_DAC_Invsinc_Ctrl31': 'false',\n",
       "   'C_DAC_Coarse_Mixer_Freq31': '0',\n",
       "   'C_DAC_NCO_Freq31': '0.0',\n",
       "   'C_DAC_NCO_Phase31': '0',\n",
       "   'C_DAC_Neg_Quadrature31': 'false',\n",
       "   'C_DAC_Nyquist31': '0',\n",
       "   'C_DAC_Mode31': '0',\n",
       "   'C_DAC_RESERVED_1_31': 'false',\n",
       "   'C_DAC_TDD_RTS31': '0',\n",
       "   'C_DAC_Slice32_Enable': 'false',\n",
       "   'C_DAC_Data_Type32': '0',\n",
       "   'C_DAC_Data_Width32': '16',\n",
       "   'C_DAC_Interpolation_Mode32': '0',\n",
       "   'C_DAC_Decoder_Mode32': '0',\n",
       "   'C_DAC_Mixer_Type32': '3',\n",
       "   'C_DAC_Mixer_Mode32': '2',\n",
       "   'C_DAC_Invsinc_Ctrl32': 'false',\n",
       "   'C_DAC_Coarse_Mixer_Freq32': '0',\n",
       "   'C_DAC_NCO_Freq32': '0.0',\n",
       "   'C_DAC_NCO_Phase32': '0',\n",
       "   'C_DAC_Neg_Quadrature32': 'false',\n",
       "   'C_DAC_Nyquist32': '0',\n",
       "   'C_DAC_Mode32': '0',\n",
       "   'C_DAC_RESERVED_1_32': 'false',\n",
       "   'C_DAC_TDD_RTS32': '0',\n",
       "   'C_DAC_Slice33_Enable': 'false',\n",
       "   'C_DAC_Data_Type33': '0',\n",
       "   'C_DAC_Data_Width33': '16',\n",
       "   'C_DAC_Interpolation_Mode33': '0',\n",
       "   'C_DAC_Decoder_Mode33': '0',\n",
       "   'C_DAC_Mixer_Type33': '3',\n",
       "   'C_DAC_Mixer_Mode33': '2',\n",
       "   'C_DAC_Invsinc_Ctrl33': 'false',\n",
       "   'C_DAC_Coarse_Mixer_Freq33': '0',\n",
       "   'C_DAC_NCO_Freq33': '0.0',\n",
       "   'C_DAC_NCO_Phase33': '0',\n",
       "   'C_DAC_Neg_Quadrature33': 'false',\n",
       "   'C_DAC_Nyquist33': '0',\n",
       "   'C_DAC_Mode33': '0',\n",
       "   'C_DAC_RESERVED_1_33': 'false',\n",
       "   'C_DAC_TDD_RTS33': '0',\n",
       "   'C_Clock_Forwarding': 'false',\n",
       "   'production_simulation': '0',\n",
       "   'disable_bg_cal_en': '1',\n",
       "   'C_VNC_Testing': 'false',\n",
       "   'C_RESERVED_3': '110000',\n",
       "   'C_VNC_Include_OIS_Change': 'true',\n",
       "   'C_VNC_Include_Fs2_Change': 'true',\n",
       "   'C_RF_Analyzer': '0',\n",
       "   'C_PL_Clock_Freq': '100.0',\n",
       "   'tb_dac_fft': 'true',\n",
       "   'tb_adc_fft': 'true',\n",
       "   'use_bram': '1',\n",
       "   'C_Silicon_Revision': '1',\n",
       "   'AMS_Factory_Var': '0',\n",
       "   'Component_Name': 'mts_usp_rf_data_converter_1_0',\n",
       "   'Axiclk_Freq': '100.0',\n",
       "   'Sysref_Source': '1',\n",
       "   'PRESET': 'None',\n",
       "   'Converter_Setup': '1',\n",
       "   'ADC224_En': 'false',\n",
       "   'ADC225_En': 'false',\n",
       "   'ADC226_En': 'false',\n",
       "   'ADC227_En': 'false',\n",
       "   'DAC228_En': 'false',\n",
       "   'DAC229_En': 'false',\n",
       "   'DAC230_En': 'false',\n",
       "   'DAC231_En': 'false',\n",
       "   'ADC_Debug': 'false',\n",
       "   'DAC_Debug': 'false',\n",
       "   'DAC_Output_Current': '0',\n",
       "   'DAC_VOP_Mode': '0',\n",
       "   'ADC_RTS': 'false',\n",
       "   'DAC_RTS': 'false',\n",
       "   'Analog_Detection': '1',\n",
       "   'Calibration_Freeze': 'false',\n",
       "   'Auto_Calibration_Freeze': 'false',\n",
       "   'Calibration_Time': '10',\n",
       "   'DAC_NCO_RTS': 'false',\n",
       "   'DAC_VOP_RTS': 'false',\n",
       "   'DAC_MTS_Variable_Fabric_Width': 'false',\n",
       "   'ADC_NCO_RTS': 'false',\n",
       "   'ADC_DSA_RTS': 'false',\n",
       "   'ADC_MTS_Variable_Fabric_Width': 'false',\n",
       "   'ADC0_Enable': '1',\n",
       "   'ADC0_PLL_Enable': 'false',\n",
       "   'ADC0_Sampling_Rate': '4',\n",
       "   'ADC0_Refclk_Freq': '4000.000',\n",
       "   'ADC0_Outclk_Freq': '250.000',\n",
       "   'ADC0_Fabric_Freq': '100.000',\n",
       "   'ADC0_OBS_Fabric_Freq': '0.0',\n",
       "   'ADC0_Link_Coupling': '0',\n",
       "   'ADC0_Multi_Tile_Sync': 'true',\n",
       "   'ADC0_Band': '0',\n",
       "   'ADC0_Refclk_Div': '1',\n",
       "   'ADC0_Clock_Source': '2',\n",
       "   'ADC0_Clock_Source_MX': '0',\n",
       "   'ADC0_Clock_Dist': '0',\n",
       "   'ADC_Slice00_Enable': 'true',\n",
       "   'ADC_Dither00': 'true',\n",
       "   'ADC_Data_Type00': '1',\n",
       "   'ADC_Decimation_Mode00': '40',\n",
       "   'ADC_OBS_Decimation_Mode00': '1',\n",
       "   'ADC_CalOpt_Mode00': '1',\n",
       "   'ADC_Mixer_Type00': '2',\n",
       "   'ADC_Mixer_Mode00': '0',\n",
       "   'ADC_Data_Width00': '1',\n",
       "   'ADC_OBS_Data_Width00': '8',\n",
       "   'ADC_Coarse_Mixer_Freq00': '0',\n",
       "   'ADC_NCO_Freq00': '4.97',\n",
       "   'ADC_NCO_Phase00': '0',\n",
       "   'ADC_Neg_Quadrature00': 'false',\n",
       "   'ADC_Nyquist00': '0',\n",
       "   'ADC_Bypass_BG_Cal00': 'false',\n",
       "   'ADC_RESERVED_1_00': 'false',\n",
       "   'ADC_TDD_RTS00': '0',\n",
       "   'ADC_OBS00': 'false',\n",
       "   'ADC_Slice01_Enable': 'true',\n",
       "   'ADC_Dither01': 'true',\n",
       "   'ADC_Data_Type01': '1',\n",
       "   'ADC_Decimation_Mode01': '40',\n",
       "   'ADC_OBS_Decimation_Mode01': '1',\n",
       "   'ADC_CalOpt_Mode01': '1',\n",
       "   'ADC_Mixer_Type01': '2',\n",
       "   'ADC_Mixer_Mode01': '0',\n",
       "   'ADC_Data_Width01': '1',\n",
       "   'ADC_OBS_Data_Width01': '8',\n",
       "   'ADC_Coarse_Mixer_Freq01': '0',\n",
       "   'ADC_NCO_Freq01': '4.97',\n",
       "   'ADC_NCO_Phase01': '0',\n",
       "   'ADC_Neg_Quadrature01': 'false',\n",
       "   'ADC_Nyquist01': '0',\n",
       "   'ADC_Bypass_BG_Cal01': 'false',\n",
       "   'ADC_RESERVED_1_01': 'false',\n",
       "   'ADC_TDD_RTS01': '0',\n",
       "   'ADC_OBS01': 'false',\n",
       "   'ADC_Slice02_Enable': 'true',\n",
       "   'ADC_Dither02': 'true',\n",
       "   'ADC_Data_Type02': '1',\n",
       "   'ADC_Decimation_Mode02': '40',\n",
       "   'ADC_OBS_Decimation_Mode02': '0',\n",
       "   'ADC_CalOpt_Mode02': '1',\n",
       "   'ADC_Mixer_Type02': '2',\n",
       "   'ADC_Mixer_Mode02': '0',\n",
       "   'ADC_Data_Width02': '1',\n",
       "   'ADC_OBS_Data_Width02': '8',\n",
       "   'ADC_Coarse_Mixer_Freq02': '0',\n",
       "   'ADC_NCO_Freq02': '4.97',\n",
       "   'ADC_NCO_Phase02': '0',\n",
       "   'ADC_Neg_Quadrature02': 'false',\n",
       "   'ADC_Nyquist02': '0',\n",
       "   'ADC_Bypass_BG_Cal02': 'false',\n",
       "   'ADC_RESERVED_1_02': 'false',\n",
       "   'ADC_TDD_RTS02': '0',\n",
       "   'ADC_OBS02': 'false',\n",
       "   'ADC_Slice03_Enable': 'true',\n",
       "   'ADC_Dither03': 'true',\n",
       "   'ADC_Data_Type03': '1',\n",
       "   'ADC_Decimation_Mode03': '40',\n",
       "   'ADC_OBS_Decimation_Mode03': '0',\n",
       "   'ADC_CalOpt_Mode03': '1',\n",
       "   'ADC_Mixer_Type03': '2',\n",
       "   'ADC_Mixer_Mode03': '0',\n",
       "   'ADC_Data_Width03': '1',\n",
       "   'ADC_OBS_Data_Width03': '8',\n",
       "   'ADC_Coarse_Mixer_Freq03': '0',\n",
       "   'ADC_NCO_Freq03': '4.97',\n",
       "   'ADC_NCO_Phase03': '0',\n",
       "   'ADC_Neg_Quadrature03': 'false',\n",
       "   'ADC_Nyquist03': '0',\n",
       "   'ADC_Bypass_BG_Cal03': 'false',\n",
       "   'ADC_RESERVED_1_03': 'false',\n",
       "   'ADC_TDD_RTS03': '0',\n",
       "   'ADC_OBS03': 'false',\n",
       "   'ADC1_Enable': '1',\n",
       "   'ADC1_PLL_Enable': 'false',\n",
       "   'ADC1_Sampling_Rate': '4',\n",
       "   'ADC1_Refclk_Freq': '4000.000',\n",
       "   'ADC1_Outclk_Freq': '250.000',\n",
       "   'ADC1_Fabric_Freq': '100.000',\n",
       "   'ADC1_OBS_Fabric_Freq': '0.0',\n",
       "   'ADC1_Link_Coupling': '0',\n",
       "   'ADC1_Multi_Tile_Sync': 'true',\n",
       "   'ADC1_Band': '0',\n",
       "   'ADC1_Refclk_Div': '1',\n",
       "   'ADC1_Clock_Source': '2',\n",
       "   'ADC1_Clock_Source_MX': '1',\n",
       "   'ADC1_Clock_Dist': '0',\n",
       "   'ADC_Slice10_Enable': 'true',\n",
       "   'ADC_Dither10': 'true',\n",
       "   'ADC_Data_Type10': '1',\n",
       "   'ADC_Decimation_Mode10': '40',\n",
       "   'ADC_OBS_Decimation_Mode10': '1',\n",
       "   'ADC_CalOpt_Mode10': '1',\n",
       "   'ADC_Mixer_Type10': '2',\n",
       "   'ADC_Mixer_Mode10': '0',\n",
       "   'ADC_Data_Width10': '1',\n",
       "   'ADC_OBS_Data_Width10': '8',\n",
       "   'ADC_Coarse_Mixer_Freq10': '0',\n",
       "   'ADC_NCO_Freq10': '4.97',\n",
       "   'ADC_NCO_Phase10': '0',\n",
       "   'ADC_Neg_Quadrature10': 'false',\n",
       "   'ADC_Nyquist10': '0',\n",
       "   'ADC_Bypass_BG_Cal10': 'false',\n",
       "   'ADC_RESERVED_1_10': 'false',\n",
       "   'ADC_TDD_RTS10': '0',\n",
       "   'ADC_OBS10': 'false',\n",
       "   'ADC_Slice11_Enable': 'true',\n",
       "   'ADC_Dither11': 'true',\n",
       "   'ADC_Data_Type11': '1',\n",
       "   'ADC_Decimation_Mode11': '40',\n",
       "   'ADC_OBS_Decimation_Mode11': '1',\n",
       "   'ADC_CalOpt_Mode11': '1',\n",
       "   'ADC_Mixer_Type11': '2',\n",
       "   'ADC_Mixer_Mode11': '0',\n",
       "   'ADC_Data_Width11': '1',\n",
       "   'ADC_OBS_Data_Width11': '8',\n",
       "   'ADC_Coarse_Mixer_Freq11': '0',\n",
       "   'ADC_NCO_Freq11': '4.97',\n",
       "   'ADC_NCO_Phase11': '0',\n",
       "   'ADC_Neg_Quadrature11': 'false',\n",
       "   'ADC_Nyquist11': '0',\n",
       "   'ADC_Bypass_BG_Cal11': 'false',\n",
       "   'ADC_RESERVED_1_11': 'false',\n",
       "   'ADC_TDD_RTS11': '0',\n",
       "   'ADC_OBS11': 'false',\n",
       "   'ADC_Slice12_Enable': 'false',\n",
       "   'ADC_Dither12': 'true',\n",
       "   'ADC_Data_Type12': '0',\n",
       "   'ADC_Decimation_Mode12': '0',\n",
       "   'ADC_OBS_Decimation_Mode12': '1',\n",
       "   'ADC_CalOpt_Mode12': '1',\n",
       "   'ADC_Mixer_Type12': '3',\n",
       "   'ADC_Mixer_Mode12': '2',\n",
       "   'ADC_Data_Width12': '9',\n",
       "   'ADC_OBS_Data_Width12': '8',\n",
       "   'ADC_Coarse_Mixer_Freq12': '0',\n",
       "   'ADC_NCO_Freq12': '0.0',\n",
       "   'ADC_NCO_Phase12': '0',\n",
       "   'ADC_Neg_Quadrature12': 'false',\n",
       "   'ADC_Nyquist12': '0',\n",
       "   'ADC_Bypass_BG_Cal12': 'false',\n",
       "   'ADC_RESERVED_1_12': 'false',\n",
       "   'ADC_TDD_RTS12': '0',\n",
       "   'ADC_OBS12': 'false',\n",
       "   'ADC_Slice13_Enable': 'false',\n",
       "   'ADC_Dither13': 'true',\n",
       "   'ADC_Data_Type13': '0',\n",
       "   'ADC_Decimation_Mode13': '0',\n",
       "   'ADC_OBS_Decimation_Mode13': '1',\n",
       "   'ADC_CalOpt_Mode13': '1',\n",
       "   'ADC_Mixer_Type13': '3',\n",
       "   'ADC_Mixer_Mode13': '2',\n",
       "   'ADC_Data_Width13': '9',\n",
       "   'ADC_OBS_Data_Width13': '8',\n",
       "   'ADC_Coarse_Mixer_Freq13': '0',\n",
       "   'ADC_NCO_Freq13': '0.0',\n",
       "   'ADC_NCO_Phase13': '0',\n",
       "   'ADC_Neg_Quadrature13': 'false',\n",
       "   'ADC_Nyquist13': '0',\n",
       "   'ADC_Bypass_BG_Cal13': 'false',\n",
       "   'ADC_RESERVED_1_13': 'false',\n",
       "   'ADC_TDD_RTS13': '0',\n",
       "   'ADC_OBS13': 'false',\n",
       "   'ADC2_Enable': '1',\n",
       "   'ADC2_PLL_Enable': 'true',\n",
       "   'ADC2_Sampling_Rate': '4',\n",
       "   'ADC2_Refclk_Freq': '500.000',\n",
       "   'ADC2_Outclk_Freq': '250.000',\n",
       "   'ADC2_Fabric_Freq': '100.000',\n",
       "   'ADC2_OBS_Fabric_Freq': '0.0',\n",
       "   'ADC2_Link_Coupling': '0',\n",
       "   'ADC2_Multi_Tile_Sync': 'true',\n",
       "   'ADC2_Band': '0',\n",
       "   'ADC2_Refclk_Div': '1',\n",
       "   'ADC2_Clock_Source': '2',\n",
       "   'ADC2_Clock_Source_MX': '2',\n",
       "   'ADC2_Clock_Dist': '2',\n",
       "   'ADC_Slice20_Enable': 'true',\n",
       "   'ADC_Dither20': 'true',\n",
       "   'ADC_Data_Type20': '1',\n",
       "   ...},\n",
       "  'registers': {},\n",
       "  'driver': xrfdc.RFdc,\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xffff6fc07ca0>,\n",
       "  'state': None,\n",
       "  'bdtype': None,\n",
       "  'phys_addr': 2148007936,\n",
       "  'addr_range': 262144,\n",
       "  'fullpath': 'usp_rf_data_converter_1'},\n",
       " 'zynq_ultra_ps_e_0': {'type': 'xilinx.com:ip:zynq_ultra_ps_e:3.4',\n",
       "  'gpio': {},\n",
       "  'interrupts': {},\n",
       "  'parameters': {'C_DP_USE_AUDIO': '0',\n",
       "   'C_DP_USE_VIDEO': '0',\n",
       "   'C_MAXIGP0_DATA_WIDTH': '128',\n",
       "   'C_MAXIGP1_DATA_WIDTH': '128',\n",
       "   'C_MAXIGP2_DATA_WIDTH': '32',\n",
       "   'C_SAXIGP0_DATA_WIDTH': '128',\n",
       "   'C_SAXIGP1_DATA_WIDTH': '128',\n",
       "   'C_SAXIGP2_DATA_WIDTH': '32',\n",
       "   'C_SAXIGP3_DATA_WIDTH': '32',\n",
       "   'C_SAXIGP4_DATA_WIDTH': '32',\n",
       "   'C_SAXIGP5_DATA_WIDTH': '128',\n",
       "   'C_SAXIGP6_DATA_WIDTH': '128',\n",
       "   'C_USE_DIFF_RW_CLK_GP0': '0',\n",
       "   'C_USE_DIFF_RW_CLK_GP1': '0',\n",
       "   'C_USE_DIFF_RW_CLK_GP2': '0',\n",
       "   'C_USE_DIFF_RW_CLK_GP3': '0',\n",
       "   'C_USE_DIFF_RW_CLK_GP4': '0',\n",
       "   'C_USE_DIFF_RW_CLK_GP5': '0',\n",
       "   'C_USE_DIFF_RW_CLK_GP6': '0',\n",
       "   'C_EN_FIFO_ENET0': '0',\n",
       "   'C_EN_FIFO_ENET1': '0',\n",
       "   'C_EN_FIFO_ENET2': '0',\n",
       "   'C_EN_FIFO_ENET3': '0',\n",
       "   'C_PL_CLK0_BUF': 'TRUE',\n",
       "   'C_PL_CLK1_BUF': 'FALSE',\n",
       "   'C_PL_CLK2_BUF': 'FALSE',\n",
       "   'C_PL_CLK3_BUF': 'FALSE',\n",
       "   'C_TRACE_PIPELINE_WIDTH': '8',\n",
       "   'C_EN_EMIO_TRACE': '0',\n",
       "   'C_TRACE_DATA_WIDTH': '32',\n",
       "   'C_USE_DEBUG_TEST': '0',\n",
       "   'C_SD0_INTERNAL_BUS_WIDTH': '5',\n",
       "   'C_SD1_INTERNAL_BUS_WIDTH': '8',\n",
       "   'C_NUM_F2P_0_INTR_INPUTS': '4',\n",
       "   'C_NUM_F2P_1_INTR_INPUTS': '1',\n",
       "   'C_EMIO_GPIO_WIDTH': '1',\n",
       "   'C_NUM_FABRIC_RESETS': '1',\n",
       "   'PSU_VALUE_SILVERSION': '3',\n",
       "   'PSU__USE__DDR_INTF_REQUESTED': '0',\n",
       "   'PSU__EN_AXI_STATUS_PORTS': '0',\n",
       "   'PSU__PSS_REF_CLK__FREQMHZ': '33.33333333333333333333333333333333333333333333333333',\n",
       "   'PSU__PSS_ALT_REF_CLK__FREQMHZ': '33.333',\n",
       "   'PSU__VIDEO_REF_CLK__FREQMHZ': '33.333',\n",
       "   'PSU__AUX_REF_CLK__FREQMHZ': '33.333',\n",
       "   'PSU__GT_REF_CLK__FREQMHZ': '33.333',\n",
       "   'PSU__VIDEO_REF_CLK__ENABLE': '0',\n",
       "   'PSU__VIDEO_REF_CLK__IO': '<Select>',\n",
       "   'PSU__PSS_ALT_REF_CLK__ENABLE': '0',\n",
       "   'PSU__PSS_ALT_REF_CLK__IO': '<Select>',\n",
       "   'PSU__CAN0__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__CAN0__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__CAN0__GRP_CLK__ENABLE': '0',\n",
       "   'PSU__CAN0__GRP_CLK__IO': '<Select>',\n",
       "   'PSU__CAN1__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__CAN1__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__CAN1__GRP_CLK__ENABLE': '0',\n",
       "   'PSU__CAN1__GRP_CLK__IO': '<Select>',\n",
       "   'PSU__CAN0_LOOP_CAN1__ENABLE': '0',\n",
       "   'PSU__DPAUX__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__DPAUX__PERIPHERAL__IO': 'MIO 27 .. 30',\n",
       "   'PSU__ENET0__GRP_MDIO__ENABLE': '0',\n",
       "   'PSU__ACT_DDR_FREQ_MHZ': '1050.000000',\n",
       "   'PSU__ENET0__GRP_MDIO__IO': '<Select>',\n",
       "   'PSU__GEM__TSU__ENABLE': '0',\n",
       "   'PSU__GEM__TSU__IO': '<Select>',\n",
       "   'PSU__ENET0__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__ENET0__FIFO__ENABLE': '0',\n",
       "   'PSU__ENET0__PTP__ENABLE': '0',\n",
       "   'PSU__ENET0__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__ENET1__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__ENET1__FIFO__ENABLE': '0',\n",
       "   'PSU__ENET1__PTP__ENABLE': '0',\n",
       "   'PSU__ENET1__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__ENET1__GRP_MDIO__ENABLE': '0',\n",
       "   'PSU__FPGA_PL0_ENABLE': '1',\n",
       "   'PSU__FPGA_PL1_ENABLE': '0',\n",
       "   'PSU__FPGA_PL2_ENABLE': '0',\n",
       "   'PSU__FPGA_PL3_ENABLE': '0',\n",
       "   'PSU__ENET1__GRP_MDIO__IO': '<Select>',\n",
       "   'PSU__ENET2__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__ENET2__FIFO__ENABLE': '0',\n",
       "   'PSU__ENET2__PTP__ENABLE': '0',\n",
       "   'PSU__ENET2__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__ENET2__GRP_MDIO__ENABLE': '0',\n",
       "   'PSU__ENET2__GRP_MDIO__IO': '<Select>',\n",
       "   'PSU__ENET3__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__ENET3__FIFO__ENABLE': '0',\n",
       "   'PSU__ENET3__PTP__ENABLE': '0',\n",
       "   'PSU__ENET3__PERIPHERAL__IO': 'MIO 64 .. 75',\n",
       "   'PSU__ENET3__GRP_MDIO__ENABLE': '1',\n",
       "   'PSU__ENET3__GRP_MDIO__IO': 'MIO 76 .. 77',\n",
       "   'PSU__GPIO_EMIO__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__GPIO_EMIO__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__GPIO0_MIO__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__GPIO0_MIO__IO': 'MIO 0 .. 25',\n",
       "   'PSU__GPIO1_MIO__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__GPIO1_MIO__IO': 'MIO 26 .. 51',\n",
       "   'PSU__GPIO2_MIO__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__GPIO2_MIO__IO': '<Select>',\n",
       "   'PSU__I2C0__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__I2C0__PERIPHERAL__IO': 'MIO 14 .. 15',\n",
       "   'PSU__I2C0__GRP_INT__ENABLE': '0',\n",
       "   'PSU__I2C0__GRP_INT__IO': '<Select>',\n",
       "   'PSU__I2C1__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__I2C1__PERIPHERAL__IO': 'MIO 16 .. 17',\n",
       "   'PSU__I2C1__GRP_INT__ENABLE': '0',\n",
       "   'PSU__I2C1__GRP_INT__IO': '<Select>',\n",
       "   'PSU__I2C0_LOOP_I2C1__ENABLE': '0',\n",
       "   'PSU__TESTSCAN__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__PCIE__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__PCIE__PERIPHERAL__ENDPOINT_ENABLE': '1',\n",
       "   'PSU__PCIE__PERIPHERAL__ROOTPORT_ENABLE': '0',\n",
       "   'PSU__PCIE__PERIPHERAL__ENDPOINT_IO': '<Select>',\n",
       "   'PSU__PCIE__PERIPHERAL__ROOTPORT_IO': '<Select>',\n",
       "   'PSU__PCIE__LANE0__ENABLE': '0',\n",
       "   'PSU__PCIE__LANE0__IO': '<Select>',\n",
       "   'PSU__PCIE__LANE1__ENABLE': '0',\n",
       "   'PSU__PCIE__LANE1__IO': '<Select>',\n",
       "   'PSU__PCIE__LANE2__ENABLE': '0',\n",
       "   'PSU__PCIE__LANE2__IO': '<Select>',\n",
       "   'PSU__PCIE__LANE3__ENABLE': '0',\n",
       "   'PSU__PCIE__LANE3__IO': '<Select>',\n",
       "   'PSU__PCIE__RESET__POLARITY': 'Active Low',\n",
       "   'PSU__GT__LINK_SPEED': 'HBR',\n",
       "   'PSU__GT__VLT_SWNG_LVL_4': '0',\n",
       "   'PSU__GT__PRE_EMPH_LVL_4': '0',\n",
       "   'PSU__USB0__REF_CLK_SEL': 'Ref Clk2',\n",
       "   'PSU__USB0__REF_CLK_FREQ': '26',\n",
       "   'PSU__USB1__REF_CLK_SEL': '<Select>',\n",
       "   'PSU__USB1__REF_CLK_FREQ': '<Select>',\n",
       "   'PSU__GEM0__REF_CLK_SEL': '<Select>',\n",
       "   'PSU__GEM0__REF_CLK_FREQ': '<Select>',\n",
       "   'PSU__GEM1__REF_CLK_SEL': '<Select>',\n",
       "   'PSU__GEM1__REF_CLK_FREQ': '<Select>',\n",
       "   'PSU__GEM2__REF_CLK_SEL': '<Select>',\n",
       "   'PSU__GEM2__REF_CLK_FREQ': '<Select>',\n",
       "   'PSU__GEM3__REF_CLK_SEL': '<Select>',\n",
       "   'PSU__GEM3__REF_CLK_FREQ': '<Select>',\n",
       "   'PSU__DP__REF_CLK_SEL': 'Ref Clk1',\n",
       "   'PSU__DP__REF_CLK_FREQ': '27',\n",
       "   'PSU__SATA__REF_CLK_SEL': 'Ref Clk3',\n",
       "   'PSU__SATA__REF_CLK_FREQ': '125',\n",
       "   'PSU__PCIE__REF_CLK_SEL': '<Select>',\n",
       "   'PSU__PCIE__REF_CLK_FREQ': '<Select>',\n",
       "   'PSU__DP__LANE_SEL': 'Dual Lower',\n",
       "   'PSU__PCIE__DEVICE_PORT_TYPE': '<Select>',\n",
       "   'PSU__PCIE__MAXIMUM_LINK_WIDTH': '<Select>',\n",
       "   'PSU__PCIE__LINK_SPEED': '<Select>',\n",
       "   'PSU__PCIE__INTERFACE_WIDTH': '<Select>',\n",
       "   'PSU__PCIE__BAR0_ENABLE': '0',\n",
       "   'PSU__PCIE__BAR0_TYPE': '<Select>',\n",
       "   'PSU__PCIE__BAR0_SCALE': '<Select>',\n",
       "   'PSU__PCIE__BAR0_64BIT': '0',\n",
       "   'PSU__PCIE__BAR0_SIZE': '<Select>',\n",
       "   'PSU__PCIE__BAR0_VAL': None,\n",
       "   'PSU__PCIE__BAR0_PREFETCHABLE': '0',\n",
       "   'PSU__PCIE__BAR1_ENABLE': '0',\n",
       "   'PSU__PCIE__BAR1_TYPE': '<Select>',\n",
       "   'PSU__PCIE__BAR1_SCALE': '<Select>',\n",
       "   'PSU__PCIE__BAR1_64BIT': '0',\n",
       "   'PSU__PCIE__BAR1_SIZE': '<Select>',\n",
       "   'PSU__PCIE__BAR1_VAL': None,\n",
       "   'PSU__PCIE__BAR1_PREFETCHABLE': '0',\n",
       "   'PSU__PCIE__BAR2_ENABLE': '0',\n",
       "   'PSU__PCIE__BAR2_TYPE': '<Select>',\n",
       "   'PSU__PCIE__BAR2_SCALE': '<Select>',\n",
       "   'PSU__PCIE__BAR2_64BIT': '0',\n",
       "   'PSU__PCIE__BAR2_SIZE': '<Select>',\n",
       "   'PSU__PCIE__BAR2_VAL': None,\n",
       "   'PSU__PCIE__BAR2_PREFETCHABLE': '0',\n",
       "   'PSU__PCIE__BAR3_ENABLE': '0',\n",
       "   'PSU__PCIE__BAR3_TYPE': '<Select>',\n",
       "   'PSU__PCIE__BAR3_SCALE': '<Select>',\n",
       "   'PSU__PCIE__BAR3_64BIT': '0',\n",
       "   'PSU__PCIE__BAR3_SIZE': '<Select>',\n",
       "   'PSU__PCIE__BAR3_VAL': None,\n",
       "   'PSU__PCIE__BAR3_PREFETCHABLE': '0',\n",
       "   'PSU__PCIE__BAR4_ENABLE': '0',\n",
       "   'PSU__PCIE__BAR4_TYPE': '<Select>',\n",
       "   'PSU__PCIE__BAR4_SCALE': '<Select>',\n",
       "   'PSU__PCIE__BAR4_64BIT': '0',\n",
       "   'PSU__PCIE__BAR4_SIZE': '<Select>',\n",
       "   'PSU__PCIE__BAR4_VAL': None,\n",
       "   'PSU__PCIE__BAR4_PREFETCHABLE': '0',\n",
       "   'PSU__PCIE__BAR5_ENABLE': '0',\n",
       "   'PSU__PCIE__BAR5_TYPE': '<Select>',\n",
       "   'PSU__PCIE__BAR5_SCALE': '<Select>',\n",
       "   'PSU__PCIE__BAR5_64BIT': '0',\n",
       "   'PSU__PCIE__BAR5_SIZE': '<Select>',\n",
       "   'PSU__PCIE__BAR5_VAL': None,\n",
       "   'PSU__PCIE__BAR5_PREFETCHABLE': '0',\n",
       "   'PSU__PCIE__EROM_ENABLE': '0',\n",
       "   'PSU__PCIE__EROM_SCALE': '<Select>',\n",
       "   'PSU__PCIE__EROM_SIZE': '<Select>',\n",
       "   'PSU__PCIE__EROM_VAL': None,\n",
       "   'PSU__PCIE__CAP_SLOT_IMPLEMENTED': '<Select>',\n",
       "   'PSU__PCIE__MAX_PAYLOAD_SIZE': '<Select>',\n",
       "   'PSU__PCIE__LEGACY_INTERRUPT': '<Select>',\n",
       "   'PSU__PCIE__VENDOR_ID': None,\n",
       "   'PSU__PCIE__DEVICE_ID': None,\n",
       "   'PSU__PCIE__REVISION_ID': None,\n",
       "   'PSU__PCIE__SUBSYSTEM_VENDOR_ID': None,\n",
       "   'PSU__PCIE__SUBSYSTEM_ID': None,\n",
       "   'PSU__PCIE__BASE_CLASS_MENU': '<Select>',\n",
       "   'PSU__PCIE__USE_CLASS_CODE_LOOKUP_ASSISTANT': '<Select>',\n",
       "   'PSU__PCIE__SUB_CLASS_INTERFACE_MENU': '<Select>',\n",
       "   'PSU__PCIE__CLASS_CODE_BASE': None,\n",
       "   'PSU__PCIE__CLASS_CODE_SUB': None,\n",
       "   'PSU__PCIE__CLASS_CODE_INTERFACE': None,\n",
       "   'PSU__PCIE__CLASS_CODE_VALUE': None,\n",
       "   'PSU__PCIE__AER_CAPABILITY': '0',\n",
       "   'PSU__PCIE__CORRECTABLE_INT_ERR': '0',\n",
       "   'PSU__PCIE__HEADER_LOG_OVERFLOW': '0',\n",
       "   'PSU__PCIE__RECEIVER_ERR': '0',\n",
       "   'PSU__PCIE__SURPRISE_DOWN': '0',\n",
       "   'PSU__PCIE__FLOW_CONTROL_ERR': '0',\n",
       "   'PSU__PCIE__COMPLTION_TIMEOUT': '0',\n",
       "   'PSU__PCIE__COMPLETER_ABORT': '0',\n",
       "   'PSU__PCIE__RECEIVER_OVERFLOW': '0',\n",
       "   'PSU__PCIE__ECRC_ERR': '0',\n",
       "   'PSU__PCIE__ACS_VIOLAION': '0',\n",
       "   'PSU__PCIE__UNCORRECTABL_INT_ERR': '0',\n",
       "   'PSU__PCIE__MC_BLOCKED_TLP': '0',\n",
       "   'PSU__PCIE__ATOMICOP_EGRESS_BLOCKED': '0',\n",
       "   'PSU__PCIE__TLP_PREFIX_BLOCKED': '0',\n",
       "   'PSU__PCIE__FLOW_CONTROL_PROTOCOL_ERR': '0',\n",
       "   'PSU__PCIE__ACS_VIOLATION': '0',\n",
       "   'PSU__PCIE__MULTIHEADER': '0',\n",
       "   'PSU__PCIE__ECRC_CHECK': '0',\n",
       "   'PSU__PCIE__ECRC_GEN': '0',\n",
       "   'PSU__PCIE__PERM_ROOT_ERR_UPDATE': '0',\n",
       "   'PSU__PCIE__CRS_SW_VISIBILITY': '0',\n",
       "   'PSU__PCIE__INTX_GENERATION': '0',\n",
       "   'PSU__PCIE__INTX_PIN': '<Select>',\n",
       "   'PSU__PCIE__MSI_CAPABILITY': '0',\n",
       "   'PSU__PCIE__MSI_64BIT_ADDR_CAPABLE': '0',\n",
       "   'PSU__PCIE__MSI_MULTIPLE_MSG_CAPABLE': '<Select>',\n",
       "   'PSU__PCIE__MSIX_CAPABILITY': '0',\n",
       "   'PSU__PCIE__MSIX_TABLE_SIZE': '0',\n",
       "   'PSU__PCIE__MSIX_TABLE_OFFSET': '0',\n",
       "   'PSU__PCIE__MSIX_BAR_INDICATOR': None,\n",
       "   'PSU__PCIE__MSIX_PBA_OFFSET': '0',\n",
       "   'PSU__PCIE__MSIX_PBA_BAR_INDICATOR': None,\n",
       "   'PSU__PCIE__BRIDGE_BAR_INDICATOR': '<Select>',\n",
       "   'PSU_IMPORT_BOARD_PRESET': None,\n",
       "   'PSU__PROTECTION__SUBSYSTEMS': 'PMU Firmware:PMU',\n",
       "   'PSU__PROTECTION__MASTERS_TZ': 'GEM0:NonSecure|SD1:NonSecure|GEM2:NonSecure|GEM1:NonSecure|GEM3:NonSecure|PCIe:NonSecure|DP:NonSecure|NAND:NonSecure|GPU:NonSecure|USB1:NonSecure|USB0:NonSecure|LDMA:NonSecure|FDMA:NonSecure|QSPI:NonSecure|SD0:NonSecure',\n",
       "   'PSU__PROTECTION__MASTERS': 'USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;1|SATA0:NonSecure;1|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1',\n",
       "   'PSU__PROTECTION__DDR_SEGMENTS': 'NONE',\n",
       "   'PSU__PROTECTION__OCM_SEGMENTS': 'NONE',\n",
       "   'PSU__PROTECTION__LPD_SEGMENTS': 'SA:0xFF980000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF5E0000 ;SIZE:2560;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFFCC0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF180000 ;SIZE:768;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF410000 ;SIZE:640;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFFA70000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware|SA:0xFF9A0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware',\n",
       "   'PSU__PROTECTION__FPD_SEGMENTS': 'SA:0xFD1A0000 ;SIZE:1280;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware        |        SA:0xFD000000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware        |        SA:0xFD010000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware        |        SA:0xFD020000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware        |        SA:0xFD030000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware        |        SA:0xFD040000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware        |        SA:0xFD050000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware        |        SA:0xFD610000 ;SIZE:512;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware        |        SA:0xFD5D0000 ;SIZE:64;UNIT:KB ;RegionTZ:Secure ;WrAllowed:Read/Write;subsystemId:PMU Firmware',\n",
       "   'PSU__PROTECTION__DEBUG': '0',\n",
       "   'PSU__PROTECTION__SLAVES': 'LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;0|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;1|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;0|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1',\n",
       "   'PSU__PROTECTION__PRESUBSYSTEMS': 'NONE',\n",
       "   'PSU__PROTECTION__ENABLE': '0',\n",
       "   'PSU__DDR_SW_REFRESH_ENABLED': '1',\n",
       "   'PSU__PROTECTION__LOCK_UNUSED_SEGMENTS': '0',\n",
       "   'PSU__EP__IP': '0',\n",
       "   'PSU__ACTUAL__IP': '1',\n",
       "   'SUBPRESET1': 'Custom',\n",
       "   'SUBPRESET2': 'Custom',\n",
       "   'PSU_UIPARAM_GENERATE_SUMMARY': '<Select>',\n",
       "   'PSU_MIO_TREE_PERIPHERALS': 'Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO0 MIO#I2C 0#I2C 0#I2C 1#I2C 1#UART 0#UART 0#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO1 MIO#DPAUX#DPAUX#DPAUX#DPAUX#GPIO1 MIO#PMU GPO 0#PMU GPO 1#PMU GPO 2#PMU GPO 3#PMU GPO 4#PMU GPO 5#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#GPIO1 MIO#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3',\n",
       "   'PSU_MIO_TREE_SIGNALS': 'sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk#n_ss_out_upper#mo_upper[0]#mo_upper[1]#mo_upper[2]#mo_upper[3]#sclk_out_upper#gpio0[13]#scl_out#sda_out#scl_out#sda_out#rxd#txd#gpio0[20]#gpio0[21]#gpio0[22]#gpio0[23]#gpio0[24]#gpio0[25]#gpio1[26]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#gpio1[31]#gpo[0]#gpo[1]#gpo[2]#gpo[3]#gpo[4]#gpo[5]#gpio1[38]#sdio1_data_out[4]#sdio1_data_out[5]#sdio1_data_out[6]#sdio1_data_out[7]#gpio1[43]#gpio1[44]#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out',\n",
       "   'PSU_PERIPHERAL_BOARD_PRESET': None,\n",
       "   'PSU__NAND__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__NAND__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__NAND__READY_BUSY__ENABLE': '0',\n",
       "   'PSU__NAND__READY0_BUSY__ENABLE': '0',\n",
       "   'PSU__NAND__READY1_BUSY__ENABLE': '0',\n",
       "   'PSU__NAND__READY_BUSY__IO': '<Select>',\n",
       "   'PSU__NAND__READY0_BUSY__IO': '<Select>',\n",
       "   'PSU__NAND__READY1_BUSY__IO': '<Select>',\n",
       "   'PSU__NAND__CHIP_ENABLE__ENABLE': '0',\n",
       "   'PSU__NAND__CHIP_ENABLE__IO': '<Select>',\n",
       "   'PSU__NAND__DATA_STROBE__ENABLE': '0',\n",
       "   'PSU__NAND__DATA_STROBE__IO': '<Select>',\n",
       "   'PSU__PJTAG__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__PJTAG__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__PMU__AIBACK__ENABLE': '0',\n",
       "   'PSU__PMU__PLERROR__ENABLE': '0',\n",
       "   'PSU__PMU__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__PMU__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__PMU__EMIO_GPI__ENABLE': '0',\n",
       "   'PSU__PMU__EMIO_GPO__ENABLE': '0',\n",
       "   'PSU__PMU__GPI0__ENABLE': '0',\n",
       "   'PSU__PMU__GPI1__ENABLE': '0',\n",
       "   'PSU__PMU__GPI2__ENABLE': '0',\n",
       "   'PSU__PMU__GPI3__ENABLE': '0',\n",
       "   'PSU__PMU__GPI4__ENABLE': '0',\n",
       "   'PSU__PMU__GPI5__ENABLE': '0',\n",
       "   'PSU__PMU__GPO0__ENABLE': '1',\n",
       "   'PSU__PMU__GPO1__ENABLE': '1',\n",
       "   'PSU__PMU__GPO2__ENABLE': '1',\n",
       "   'PSU__PMU__GPO3__ENABLE': '1',\n",
       "   'PSU__PMU__GPO4__ENABLE': '1',\n",
       "   'PSU__PMU__GPO5__ENABLE': '1',\n",
       "   'PSU__PMU__GPI0__IO': '<Select>',\n",
       "   'PSU__PMU__GPI1__IO': '<Select>',\n",
       "   'PSU__PMU__GPI2__IO': '<Select>',\n",
       "   'PSU__PMU__GPI3__IO': '<Select>',\n",
       "   'PSU__PMU__GPI4__IO': '<Select>',\n",
       "   'PSU__PMU__GPI5__IO': '<Select>',\n",
       "   'PSU__PMU__GPO0__IO': 'MIO 32',\n",
       "   'PSU__PMU__GPO1__IO': 'MIO 33',\n",
       "   'PSU__PMU__GPO2__IO': 'MIO 34',\n",
       "   'PSU__PMU__GPO3__IO': 'MIO 35',\n",
       "   'PSU__PMU__GPO4__IO': 'MIO 36',\n",
       "   'PSU__PMU__GPO5__IO': 'MIO 37',\n",
       "   'PSU__PMU__GPO2__POLARITY': 'low',\n",
       "   'PSU__PMU__GPO3__POLARITY': 'low',\n",
       "   'PSU__PMU__GPO4__POLARITY': 'low',\n",
       "   'PSU__PMU__GPO5__POLARITY': 'low',\n",
       "   'PSU__CSU__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__CSU__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__QSPI__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__QSPI__PERIPHERAL__IO': 'MIO 0 .. 12',\n",
       "   'PSU__QSPI__PERIPHERAL__MODE': 'Dual Parallel',\n",
       "   'PSU__QSPI__PERIPHERAL__DATA_MODE': 'x4',\n",
       "   'PSU__QSPI__GRP_FBCLK__ENABLE': '1',\n",
       "   'PSU__QSPI__GRP_FBCLK__IO': 'MIO 6',\n",
       "   'PSU__SD0__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__SD0__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__SD0__GRP_CD__ENABLE': '0',\n",
       "   'PSU__SD0__GRP_CD__IO': '<Select>',\n",
       "   'PSU__SD0__GRP_POW__ENABLE': '0',\n",
       "   'PSU__SD0__GRP_POW__IO': '<Select>',\n",
       "   'PSU__SD0__GRP_WP__ENABLE': '0',\n",
       "   'PSU__SD0__GRP_WP__IO': '<Select>',\n",
       "   'PSU__SD0__SLOT_TYPE': '<Select>',\n",
       "   'PSU__SD0__RESET__ENABLE': '0',\n",
       "   'PSU__SD0__DATA_TRANSFER_MODE': '<Select>',\n",
       "   'PSU__SD0__CLK_50_SDR_ITAP_DLY': '0x15',\n",
       "   'PSU__SD0__CLK_50_SDR_OTAP_DLY': '0x5',\n",
       "   'PSU__SD0__CLK_50_DDR_ITAP_DLY': '0x3D',\n",
       "   'PSU__SD0__CLK_50_DDR_OTAP_DLY': '0x4',\n",
       "   'PSU__SD0__CLK_100_SDR_OTAP_DLY': '0x3',\n",
       "   'PSU__SD0__CLK_200_SDR_OTAP_DLY': '0x3',\n",
       "   'PSU__SD1__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__SD1__PERIPHERAL__IO': 'MIO 39 .. 51',\n",
       "   'PSU__SD1__GRP_CD__ENABLE': '1',\n",
       "   'PSU__SD1__GRP_CD__IO': 'MIO 45',\n",
       "   'PSU__SD1__GRP_POW__ENABLE': '0',\n",
       "   'PSU__SD1__GRP_POW__IO': '<Select>',\n",
       "   'PSU__SD1__GRP_WP__ENABLE': '0',\n",
       "   'PSU__SD1__GRP_WP__IO': '<Select>',\n",
       "   'PSU__SD1__SLOT_TYPE': 'SD 3.0',\n",
       "   'PSU__SD1__RESET__ENABLE': '0',\n",
       "   'PSU__SD1__DATA_TRANSFER_MODE': '8Bit',\n",
       "   'PSU__SD1__CLK_50_SDR_ITAP_DLY': '0x15',\n",
       "   'PSU__SD1__CLK_50_SDR_OTAP_DLY': '0x5',\n",
       "   'PSU__SD1__CLK_50_DDR_ITAP_DLY': '0x3D',\n",
       "   'PSU__SD1__CLK_50_DDR_OTAP_DLY': '0x4',\n",
       "   'PSU__SD1__CLK_100_SDR_OTAP_DLY': '0x3',\n",
       "   'PSU__SD1__CLK_200_SDR_OTAP_DLY': '0x3',\n",
       "   'PSU__DEVICE_TYPE': 'RFSOC',\n",
       "   'PSU_SMC_CYCLE_T0': 'NA',\n",
       "   'PSU_SMC_CYCLE_T1': 'NA',\n",
       "   'PSU_SMC_CYCLE_T2': 'NA',\n",
       "   'PSU_SMC_CYCLE_T3': 'NA',\n",
       "   'PSU_SMC_CYCLE_T4': 'NA',\n",
       "   'PSU_SMC_CYCLE_T5': 'NA',\n",
       "   'PSU_SMC_CYCLE_T6': 'NA',\n",
       "   'PSU__SPI0__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__SPI0__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__SPI0__GRP_SS0__ENABLE': '0',\n",
       "   'PSU__SPI0__GRP_SS0__IO': '<Select>',\n",
       "   'PSU__SPI0__GRP_SS1__ENABLE': '0',\n",
       "   'PSU__SPI0__GRP_SS1__IO': '<Select>',\n",
       "   'PSU__SPI0__GRP_SS2__ENABLE': '0',\n",
       "   'PSU__SPI0__GRP_SS2__IO': '<Select>',\n",
       "   'PSU__SPI1__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__SPI1__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__SPI1__GRP_SS0__ENABLE': '0',\n",
       "   'PSU__SPI1__GRP_SS0__IO': '<Select>',\n",
       "   'PSU__SPI1__GRP_SS1__ENABLE': '0',\n",
       "   'PSU__SPI1__GRP_SS1__IO': '<Select>',\n",
       "   'PSU__SPI1__GRP_SS2__ENABLE': '0',\n",
       "   'PSU__SPI1__GRP_SS2__IO': '<Select>',\n",
       "   'PSU__SPI0_LOOP_SPI1__ENABLE': '0',\n",
       "   'PSU__LPD_SLCR__CSUPMU_WDT_CLK_SEL__SELECT': 'APB',\n",
       "   'PSU__SWDT0__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__SWDT0__CLOCK__ENABLE': '0',\n",
       "   'PSU__SWDT0__RESET__ENABLE': '0',\n",
       "   'PSU__SWDT0__PERIPHERAL__IO': 'NA',\n",
       "   'PSU__SWDT0__CLOCK__IO': '<Select>',\n",
       "   'PSU__SWDT0__RESET__IO': '<Select>',\n",
       "   'PSU__SWDT1__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__SWDT1__CLOCK__ENABLE': '0',\n",
       "   'PSU__SWDT1__RESET__ENABLE': '0',\n",
       "   'PSU__SWDT1__PERIPHERAL__IO': 'NA',\n",
       "   'PSU__SWDT1__CLOCK__IO': '<Select>',\n",
       "   'PSU__SWDT1__RESET__IO': '<Select>',\n",
       "   'PSU__UART0__BAUD_RATE': '115200',\n",
       "   'PSU__TRACE__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__TRACE__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__TRACE__WIDTH': '<Select>',\n",
       "   'PSU__TRACE__INTERNAL_WIDTH': '32',\n",
       "   'PSU_SD0_INTERNAL_BUS_WIDTH': '8',\n",
       "   'PSU__TTC0__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__TTC0__CLOCK__ENABLE': '0',\n",
       "   'PSU__TTC0__WAVEOUT__ENABLE': '0',\n",
       "   'PSU__TTC0__CLOCK__IO': '<Select>',\n",
       "   'PSU__TTC0__WAVEOUT__IO': '<Select>',\n",
       "   'PSU__TTC0__PERIPHERAL__IO': 'NA',\n",
       "   'PSU__TTC1__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__TTC1__PERIPHERAL__IO': 'NA',\n",
       "   'PSU__UART1__BAUD_RATE': '<Select>',\n",
       "   'PSU__TTC1__CLOCK__ENABLE': '0',\n",
       "   'PSU__TTC1__WAVEOUT__ENABLE': '0',\n",
       "   'PSU__TTC1__CLOCK__IO': '<Select>',\n",
       "   'PSU__TTC1__WAVEOUT__IO': '<Select>',\n",
       "   'PSU__TTC2__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__TTC2__PERIPHERAL__IO': 'NA',\n",
       "   'PSU__TTC2__CLOCK__ENABLE': '0',\n",
       "   'PSU__TTC2__WAVEOUT__ENABLE': '0',\n",
       "   'PSU__TTC2__CLOCK__IO': '<Select>',\n",
       "   'PSU__TTC2__WAVEOUT__IO': '<Select>',\n",
       "   'PSU__TTC3__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__TTC3__PERIPHERAL__IO': 'NA',\n",
       "   'PSU__TTC3__CLOCK__ENABLE': '0',\n",
       "   'PSU__TTC3__WAVEOUT__ENABLE': '0',\n",
       "   'PSU__TTC3__CLOCK__IO': '<Select>',\n",
       "   'PSU__TTC3__WAVEOUT__IO': '<Select>',\n",
       "   'PSU__CSUPMU__PERIPHERAL__VALID': '1',\n",
       "   'PSU__DDRC__AL': '0',\n",
       "   'PSU__DDRC__BANK_ADDR_COUNT': '2',\n",
       "   'PSU__DDRC__BUS_WIDTH': '64 Bit',\n",
       "   'PSU__DDRC__CL': '15',\n",
       "   'PSU__DDRC__CLOCK_STOP_EN': '0',\n",
       "   'PSU_DYNAMIC_DDR_CONFIG_EN': '0',\n",
       "   'PSU__DDRC__COL_ADDR_COUNT': '10',\n",
       "   'PSU__DDRC__RANK_ADDR_COUNT': '0',\n",
       "   'PSU__DDRC__CWL': '14',\n",
       "   'PSU__DDRC__BG_ADDR_COUNT': '1',\n",
       "   'PSU__DDRC__DEVICE_CAPACITY': '8192 MBits',\n",
       "   'PSU__DDRC__DRAM_WIDTH': '16 Bits',\n",
       "   'PSU__DDRC__ECC': 'Disabled',\n",
       "   'PSU__DDRC__ECC_SCRUB': '0',\n",
       "   'PSU__DDRC__ENABLE': '1',\n",
       "   'PSU__DDRC__FREQ_MHZ': '1',\n",
       "   'PSU__DDRC__HIGH_TEMP': '<Select>',\n",
       "   'PSU__DDRC__MEMORY_TYPE': 'DDR 4',\n",
       "   'PSU__DDRC__PARTNO': '<Select>',\n",
       "   'PSU__DDRC__ROW_ADDR_COUNT': '16',\n",
       "   'PSU__DDRC__SPEED_BIN': 'DDR4_2133P',\n",
       "   'PSU__DDRC__T_FAW': '30.0',\n",
       "   'PSU__DDRC__T_RAS_MIN': '33',\n",
       "   'PSU__DDRC__T_RC': '47.06',\n",
       "   'PSU__DDRC__T_RCD': '15',\n",
       "   'PSU__DDRC__T_RP': '15',\n",
       "   'PSU__DDRC__TRAIN_DATA_EYE': '1',\n",
       "   'PSU__DDRC__TRAIN_READ_GATE': '1',\n",
       "   'PSU__DDRC__TRAIN_WRITE_LEVEL': '1',\n",
       "   'PSU__DDRC__VREF': '1',\n",
       "   'PSU__DDRC__VIDEO_BUFFER_SIZE': '0',\n",
       "   'PSU__DDRC__BRC_MAPPING': 'ROW_BANK_COL',\n",
       "   'PSU__DDRC__DIMM_ADDR_MIRROR': '0',\n",
       "   'PSU__DDRC__STATIC_RD_MODE': '0',\n",
       "   'PSU__DDRC__DDR4_MAXPWR_SAVING_EN': '0',\n",
       "   'PSU__DDRC__PWR_DOWN_EN': '0',\n",
       "   'PSU__DDRC__DEEP_PWR_DOWN_EN': '0',\n",
       "   'PSU__DDRC__PLL_BYPASS': '0',\n",
       "   'PSU__DDRC__DDR4_T_REF_MODE': '0',\n",
       "   'PSU__DDRC__DDR4_T_REF_RANGE': 'Normal (0-85)',\n",
       "   'PSU__DDRC__DDR3_T_REF_RANGE': 'NA',\n",
       "   'PSU__DDRC__DDR3L_T_REF_RANGE': 'NA',\n",
       "   'PSU__DDRC__LPDDR3_T_REF_RANGE': 'NA',\n",
       "   'PSU__DDRC__LPDDR4_T_REF_RANGE': 'NA',\n",
       "   'PSU__DDRC__PHY_DBI_MODE': '0',\n",
       "   'PSU__DDRC__DM_DBI': 'DM_NO_DBI',\n",
       "   'PSU__DDRC__COMPONENTS': 'UDIMM',\n",
       "   'PSU__DDRC__PARITY_ENABLE': '0',\n",
       "   'PSU__DDRC__DDR4_CAL_MODE_ENABLE': '0',\n",
       "   'PSU__DDRC__DDR4_CRC_CONTROL': '0',\n",
       "   'PSU__DDRC__FGRM': '1X',\n",
       "   'PSU__DDRC__VENDOR_PART': 'OTHERS',\n",
       "   'PSU__DDRC__SB_TARGET': '15-15-15',\n",
       "   'PSU__DDRC__LP_ASR': 'manual normal',\n",
       "   'PSU__DDRC__DDR4_ADDR_MAPPING': '0',\n",
       "   'PSU__DDRC__SELF_REF_ABORT': '0',\n",
       "   'PSU__DDRC__DERATE_INT_D': '<Select>',\n",
       "   'PSU__DDRC__ADDR_MIRROR': '0',\n",
       "   'PSU__DDRC__EN_2ND_CLK': '0',\n",
       "   'PSU__DDRC__LPDDR3_DUALRANK_SDP': '0',\n",
       "   'PSU__DDRC__PER_BANK_REFRESH': '0',\n",
       "   'PSU__DDRC__ENABLE_DP_SWITCH': '0',\n",
       "   'PSU__DDRC__ENABLE_LP4_SLOWBOOT': '0',\n",
       "   'PSU__DDRC__ENABLE_LP4_HAS_ECC_COMP': '0',\n",
       "   'PSU__DDRC__ENABLE_2T_TIMING': '0',\n",
       "   'PSU__DDRC__RD_DQS_CENTER': '0',\n",
       "   'PSU__DDRC__DQMAP_0_3': '0',\n",
       "   'PSU__DDRC__DQMAP_4_7': '0',\n",
       "   'PSU__DDRC__DQMAP_8_11': '0',\n",
       "   'PSU__DDRC__DQMAP_12_15': '0',\n",
       "   'PSU__DDRC__DQMAP_16_19': '0',\n",
       "   'PSU__DDRC__DQMAP_20_23': '0',\n",
       "   'PSU__DDRC__DQMAP_24_27': '0',\n",
       "   'PSU__DDRC__DQMAP_28_31': '0',\n",
       "   'PSU__DDRC__DQMAP_32_35': '0',\n",
       "   'PSU__DDRC__DQMAP_36_39': '0',\n",
       "   'PSU__DDRC__DQMAP_40_43': '0',\n",
       "   'PSU__DDRC__DQMAP_44_47': '0',\n",
       "   'PSU__DDRC__DQMAP_48_51': '0',\n",
       "   'PSU__DDRC__DQMAP_52_55': '0',\n",
       "   'PSU__DDRC__DQMAP_56_59': '0',\n",
       "   'PSU__DDRC__DQMAP_60_63': '0',\n",
       "   'PSU__DDRC__DQMAP_64_67': '0',\n",
       "   'PSU__DDRC__DQMAP_68_71': '0',\n",
       "   'PSU_DDR_RAM_HIGHADDR': '0xFFFFFFFF',\n",
       "   'PSU_DDR_RAM_HIGHADDR_OFFSET': '0x800000000',\n",
       "   'PSU_DDR_RAM_LOWADDR_OFFSET': '0x80000000',\n",
       "   'PSU__DDR_QOS_ENABLE': '0',\n",
       "   'PSU__DDR_QOS_PORT0_TYPE': '<Select>',\n",
       "   'PSU__DDR_QOS_PORT1_VN1_TYPE': '<Select>',\n",
       "   'PSU__DDR_QOS_PORT1_VN2_TYPE': '<Select>',\n",
       "   'PSU__DDR_QOS_PORT2_VN1_TYPE': '<Select>',\n",
       "   'PSU__DDR_QOS_PORT2_VN2_TYPE': '<Select>',\n",
       "   'PSU__DDR_QOS_PORT3_TYPE': '<Select>',\n",
       "   'PSU__DDR_QOS_PORT4_TYPE': '<Select>',\n",
       "   'PSU__DDR_QOS_PORT5_TYPE': '<Select>',\n",
       "   'PSU__DDR_QOS_RD_LPR_THRSHLD': None,\n",
       "   'PSU__DDR_QOS_RD_HPR_THRSHLD': None,\n",
       "   'PSU__DDR_QOS_WR_THRSHLD': None,\n",
       "   'PSU__DDR_QOS_HP0_RDQOS': None,\n",
       "   'PSU__DDR_QOS_HP0_WRQOS': None,\n",
       "   'PSU__DDR_QOS_HP1_RDQOS': None,\n",
       "   'PSU__DDR_QOS_HP1_WRQOS': None,\n",
       "   'PSU__DDR_QOS_HP2_RDQOS': None,\n",
       "   'PSU__DDR_QOS_HP2_WRQOS': None,\n",
       "   'PSU__DDR_QOS_HP3_RDQOS': None,\n",
       "   'PSU__DDR_QOS_HP3_WRQOS': None,\n",
       "   'PSU__DDR_QOS_FIX_HP0_RDQOS': None,\n",
       "   'PSU__DDR_QOS_FIX_HP0_WRQOS': None,\n",
       "   'PSU__DDR_QOS_FIX_HP1_RDQOS': None,\n",
       "   'PSU__DDR_QOS_FIX_HP1_WRQOS': None,\n",
       "   'PSU__DDR_QOS_FIX_HP2_RDQOS': None,\n",
       "   'PSU__DDR_QOS_FIX_HP2_WRQOS': None,\n",
       "   'PSU__DDR_QOS_FIX_HP3_RDQOS': None,\n",
       "   'PSU__DDR_QOS_FIX_HP3_WRQOS': None,\n",
       "   'PSU__OVERRIDE_HPX_QOS': '0',\n",
       "   'PSU__FP__POWER__ON': '1',\n",
       "   'PSU__PL__POWER__ON': '1',\n",
       "   'PSU__OCM_BANK0__POWER__ON': '1',\n",
       "   'PSU__OCM_BANK1__POWER__ON': '1',\n",
       "   'PSU__OCM_BANK2__POWER__ON': '1',\n",
       "   'PSU__OCM_BANK3__POWER__ON': '1',\n",
       "   'PSU__TCM0A__POWER__ON': '1',\n",
       "   'PSU__TCM0B__POWER__ON': '1',\n",
       "   'PSU__TCM1A__POWER__ON': '1',\n",
       "   'PSU__TCM1B__POWER__ON': '1',\n",
       "   'PSU__RPU__POWER__ON': '1',\n",
       "   'PSU__L2_BANK0__POWER__ON': '1',\n",
       "   'PSU__GPU_PP0__POWER__ON': '0',\n",
       "   'PSU__GPU_PP1__POWER__ON': '0',\n",
       "   'PSU__ACPU0__POWER__ON': '1',\n",
       "   'PSU__ACPU1__POWER__ON': '1',\n",
       "   'PSU__ACPU2__POWER__ON': '1',\n",
       "   'PSU__ACPU3__POWER__ON': '1',\n",
       "   'PSU__UART0__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__UART0__PERIPHERAL__IO': 'MIO 18 .. 19',\n",
       "   'PSU__UART0__MODEM__ENABLE': '0',\n",
       "   'PSU__UART1__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__UART1__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__UART1__MODEM__ENABLE': '0',\n",
       "   'PSU__UART0_LOOP_UART1__ENABLE': '0',\n",
       "   'PSU__USB0__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__USB0__PERIPHERAL__IO': 'MIO 52 .. 63',\n",
       "   'PSU__USB0__RESET__ENABLE': '0',\n",
       "   'PSU__USB0__RESET__IO': '<Select>',\n",
       "   'PSU__USB__RESET__MODE': 'Boot Pin',\n",
       "   'PSU__USB__RESET__POLARITY': 'Active Low',\n",
       "   'PSU__USB1__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__USB1__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__USB1__RESET__ENABLE': '0',\n",
       "   'PSU__USB1__RESET__IO': '<Select>',\n",
       "   'PSU__USB3_0__PERIPHERAL__ENABLE': '1',\n",
       "   'PSU__USB3_0__PERIPHERAL__IO': 'GT Lane2',\n",
       "   'PSU__USB3_1__PERIPHERAL__ENABLE': '0',\n",
       "   'PSU__USB3_1__PERIPHERAL__IO': '<Select>',\n",
       "   'PSU__USB3_0__EMIO__ENABLE': '0',\n",
       "   'PSU__USB2_0__EMIO__ENABLE': '0',\n",
       "   'PSU__USB3_1__EMIO__ENABLE': '0',\n",
       "   'PSU__USB2_1__EMIO__ENABLE': '0',\n",
       "   'PSU__USE__USB3_0_HUB': '0',\n",
       "   'PSU__USE__USB3_1_HUB': '0',\n",
       "   'PSU__USE__ADMA': '0',\n",
       "   'PSU__USE__M_AXI_GP0': '1',\n",
       "   'PSU__M_AXI_GP0_SUPPORTS_NARROW_BURST': '1',\n",
       "   'PSU__MAXIGP0__DATA_WIDTH': '128',\n",
       "   'PSU__USE__M_AXI_GP1': '0',\n",
       "   'PSU__M_AXI_GP1_SUPPORTS_NARROW_BURST': '1',\n",
       "   'PSU__MAXIGP1__DATA_WIDTH': '128',\n",
       "   'PSU__USE__M_AXI_GP2': '1',\n",
       "   'PSU__M_AXI_GP2_SUPPORTS_NARROW_BURST': '1',\n",
       "   'PSU__MAXIGP2__DATA_WIDTH': '32',\n",
       "   'PSU__USE__S_AXI_ACP': '0',\n",
       "   'PSU__USE__S_AXI_GP0': '0',\n",
       "   'PSU__USE_DIFF_RW_CLK_GP0': '0',\n",
       "   'PSU__SAXIGP0__DATA_WIDTH': '128',\n",
       "   'PSU__USE__S_AXI_GP1': '0',\n",
       "   'PSU__USE_DIFF_RW_CLK_GP1': '0',\n",
       "   'PSU__SAXIGP1__DATA_WIDTH': '128',\n",
       "   'PSU__USE__S_AXI_GP2': '0',\n",
       "   'PSU__USE_DIFF_RW_CLK_GP2': '0',\n",
       "   'PSU__SAXIGP2__DATA_WIDTH': '32',\n",
       "   'PSU__USE__S_AXI_GP3': '0',\n",
       "   'PSU__USE_DIFF_RW_CLK_GP3': '0',\n",
       "   'PSU__SAXIGP3__DATA_WIDTH': '32',\n",
       "   'PSU__USE__S_AXI_GP4': '0',\n",
       "   'PSU__USE_DIFF_RW_CLK_GP4': '0',\n",
       "   'PSU__SAXIGP4__DATA_WIDTH': '32',\n",
       "   'PSU__USE__S_AXI_GP5': '0',\n",
       "   'PSU__USE_DIFF_RW_CLK_GP5': '0',\n",
       "   'PSU__SAXIGP5__DATA_WIDTH': '128',\n",
       "   'PSU__USE__S_AXI_GP6': '0',\n",
       "   'PSU__USE_DIFF_RW_CLK_GP6': '0',\n",
       "   'PSU__SAXIGP6__DATA_WIDTH': '128',\n",
       "   'PSU__USE__S_AXI_ACE': '0',\n",
       "   'PSU__TRACE_PIPELINE_WIDTH': '8',\n",
       "   'PSU__EN_EMIO_TRACE': '0',\n",
       "   'PSU__USE__AUDIO': '0',\n",
       "   'PSU__USE__VIDEO': '0',\n",
       "   'PSU__USE__PROC_EVENT_BUS': '0',\n",
       "   'PSU__USE__FTM': '0',\n",
       "   'PSU__USE__CROSS_TRIGGER': '0',\n",
       "   'PSU__FTM__CTI_IN_0': '0',\n",
       "   'PSU__FTM__CTI_IN_1': '0',\n",
       "   'PSU__FTM__CTI_IN_2': '0',\n",
       "   'PSU__FTM__CTI_IN_3': '0',\n",
       "   'PSU__FTM__CTI_OUT_0': '0',\n",
       "   'PSU__FTM__CTI_OUT_1': '0',\n",
       "   'PSU__FTM__CTI_OUT_2': '0',\n",
       "   'PSU__FTM__CTI_OUT_3': '0',\n",
       "   'PSU__FTM__GPO': '0',\n",
       "   'PSU__FTM__GPI': '0',\n",
       "   'PSU__USE__GDMA': '0',\n",
       "   'PSU__USE__IRQ': '0',\n",
       "   'PSU__USE__IRQ0': '1',\n",
       "   'PSU__USE__IRQ1': '0',\n",
       "   'PSU__USE__CLK0': '0',\n",
       "   'PSU__USE__CLK1': '0',\n",
       "   'PSU__USE__CLK2': '0',\n",
       "   'PSU__USE__CLK3': '0',\n",
       "   'PSU__USE__RST0': '0',\n",
       "   'PSU__USE__RST1': '0',\n",
       "   'PSU__USE__RST2': '0',\n",
       "   'PSU__USE__RST3': '0',\n",
       "   'PSU__USE__FABRIC__RST': '1',\n",
       "   'PSU__USE__RTC': '0',\n",
       "   'PSU__PRESET_APPLIED': '1',\n",
       "   'PSU__USE__EVENT_RPU': '0',\n",
       "   'PSU__USE__APU_LEGACY_INTERRUPT': '0',\n",
       "   'PSU__USE__RPU_LEGACY_INTERRUPT': '0',\n",
       "   'PSU__USE__STM': '0',\n",
       "   'PSU__USE__DEBUG__TEST': '0',\n",
       "   'PSU__HIGH_ADDRESS__ENABLE': '1',\n",
       "   'PSU__DDR_HIGH_ADDRESS_GUI_ENABLE': '1',\n",
       "   'PSU__EXPAND__LOWER_LPS_SLAVES': '0',\n",
       "   'PSU__EXPAND__CORESIGHT': '0',\n",
       "   'PSU__EXPAND__GIC': '0',\n",
       "   'PSU__EXPAND__FPD_SLAVES': '0',\n",
       "   'PSU__EXPAND__UPPER_LPS_SLAVES': '0',\n",
       "   'PSU_MIO_0_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_0_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_0_POLARITY': 'Default',\n",
       "   'PSU_MIO_0_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_0_SLEW': 'slow',\n",
       "   'PSU_MIO_0_DIRECTION': 'out',\n",
       "   'PSU_MIO_1_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_1_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_1_POLARITY': 'Default',\n",
       "   'PSU_MIO_1_INPUT_TYPE': 'schmitt',\n",
       "   'PSU_MIO_1_SLEW': 'slow',\n",
       "   'PSU_MIO_1_DIRECTION': 'inout',\n",
       "   'PSU_MIO_2_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_2_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_2_POLARITY': 'Default',\n",
       "   'PSU_MIO_2_INPUT_TYPE': 'schmitt',\n",
       "   'PSU_MIO_2_SLEW': 'slow',\n",
       "   'PSU_MIO_2_DIRECTION': 'inout',\n",
       "   'PSU_MIO_3_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_3_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_3_POLARITY': 'Default',\n",
       "   'PSU_MIO_3_INPUT_TYPE': 'schmitt',\n",
       "   'PSU_MIO_3_SLEW': 'slow',\n",
       "   'PSU_MIO_3_DIRECTION': 'inout',\n",
       "   'PSU_MIO_4_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_4_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_4_POLARITY': 'Default',\n",
       "   'PSU_MIO_4_INPUT_TYPE': 'schmitt',\n",
       "   'PSU_MIO_4_SLEW': 'slow',\n",
       "   'PSU_MIO_4_DIRECTION': 'inout',\n",
       "   'PSU_MIO_5_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_5_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_5_POLARITY': 'Default',\n",
       "   'PSU_MIO_5_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_5_SLEW': 'slow',\n",
       "   'PSU_MIO_5_DIRECTION': 'out',\n",
       "   'PSU_MIO_6_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_6_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_6_POLARITY': 'Default',\n",
       "   'PSU_MIO_6_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_6_SLEW': 'slow',\n",
       "   'PSU_MIO_6_DIRECTION': 'out',\n",
       "   'PSU_MIO_7_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_7_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_7_POLARITY': 'Default',\n",
       "   'PSU_MIO_7_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_7_SLEW': 'slow',\n",
       "   'PSU_MIO_7_DIRECTION': 'out',\n",
       "   'PSU_MIO_8_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_8_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_8_POLARITY': 'Default',\n",
       "   'PSU_MIO_8_INPUT_TYPE': 'schmitt',\n",
       "   'PSU_MIO_8_SLEW': 'slow',\n",
       "   'PSU_MIO_8_DIRECTION': 'inout',\n",
       "   'PSU_MIO_9_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_9_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_9_POLARITY': 'Default',\n",
       "   'PSU_MIO_9_INPUT_TYPE': 'schmitt',\n",
       "   'PSU_MIO_9_SLEW': 'slow',\n",
       "   'PSU_MIO_9_DIRECTION': 'inout',\n",
       "   'PSU_MIO_10_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_10_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_10_POLARITY': 'Default',\n",
       "   'PSU_MIO_10_INPUT_TYPE': 'schmitt',\n",
       "   'PSU_MIO_10_SLEW': 'slow',\n",
       "   'PSU_MIO_10_DIRECTION': 'inout',\n",
       "   'PSU_MIO_11_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_11_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_11_POLARITY': 'Default',\n",
       "   'PSU_MIO_11_INPUT_TYPE': 'schmitt',\n",
       "   'PSU_MIO_11_SLEW': 'slow',\n",
       "   'PSU_MIO_11_DIRECTION': 'inout',\n",
       "   'PSU_MIO_12_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_12_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_12_POLARITY': 'Default',\n",
       "   'PSU_MIO_12_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_12_SLEW': 'slow',\n",
       "   'PSU_MIO_12_DIRECTION': 'out',\n",
       "   'PSU_MIO_13_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_13_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_13_POLARITY': 'Default',\n",
       "   'PSU_MIO_13_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_13_SLEW': 'fast',\n",
       "   'PSU_MIO_13_DIRECTION': 'inout',\n",
       "   'PSU_MIO_14_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_14_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_14_POLARITY': 'Default',\n",
       "   'PSU_MIO_14_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_14_SLEW': 'fast',\n",
       "   'PSU_MIO_14_DIRECTION': 'inout',\n",
       "   'PSU_MIO_15_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_15_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_15_POLARITY': 'Default',\n",
       "   'PSU_MIO_15_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_15_SLEW': 'fast',\n",
       "   'PSU_MIO_15_DIRECTION': 'inout',\n",
       "   'PSU_MIO_16_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_16_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_16_POLARITY': 'Default',\n",
       "   'PSU_MIO_16_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_16_SLEW': 'fast',\n",
       "   'PSU_MIO_16_DIRECTION': 'inout',\n",
       "   'PSU_MIO_17_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_17_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_17_POLARITY': 'Default',\n",
       "   'PSU_MIO_17_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_17_SLEW': 'fast',\n",
       "   'PSU_MIO_17_DIRECTION': 'inout',\n",
       "   'PSU_MIO_18_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_18_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_18_POLARITY': 'Default',\n",
       "   'PSU_MIO_18_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_18_SLEW': 'fast',\n",
       "   'PSU_MIO_18_DIRECTION': 'in',\n",
       "   'PSU_MIO_19_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_19_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_19_POLARITY': 'Default',\n",
       "   'PSU_MIO_19_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_19_SLEW': 'fast',\n",
       "   'PSU_MIO_19_DIRECTION': 'out',\n",
       "   'PSU_MIO_20_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_20_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_20_POLARITY': 'Default',\n",
       "   'PSU_MIO_20_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_20_SLEW': 'fast',\n",
       "   'PSU_MIO_20_DIRECTION': 'inout',\n",
       "   'PSU_MIO_21_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_21_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_21_POLARITY': 'Default',\n",
       "   'PSU_MIO_21_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_21_SLEW': 'fast',\n",
       "   'PSU_MIO_21_DIRECTION': 'inout',\n",
       "   'PSU_MIO_22_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_22_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_22_POLARITY': 'Default',\n",
       "   'PSU_MIO_22_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_22_SLEW': 'fast',\n",
       "   'PSU_MIO_22_DIRECTION': 'inout',\n",
       "   'PSU_MIO_23_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_23_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_23_POLARITY': 'Default',\n",
       "   'PSU_MIO_23_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_23_SLEW': 'fast',\n",
       "   'PSU_MIO_23_DIRECTION': 'inout',\n",
       "   'PSU_MIO_24_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_24_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_24_POLARITY': 'Default',\n",
       "   'PSU_MIO_24_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_24_SLEW': 'fast',\n",
       "   'PSU_MIO_24_DIRECTION': 'inout',\n",
       "   'PSU_MIO_25_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_25_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_25_POLARITY': 'Default',\n",
       "   'PSU_MIO_25_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_25_SLEW': 'fast',\n",
       "   'PSU_MIO_25_DIRECTION': 'inout',\n",
       "   'PSU_MIO_26_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_26_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_26_POLARITY': 'Default',\n",
       "   'PSU_MIO_26_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_26_SLEW': 'fast',\n",
       "   'PSU_MIO_26_DIRECTION': 'inout',\n",
       "   'PSU_MIO_27_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_27_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_27_POLARITY': 'Default',\n",
       "   'PSU_MIO_27_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_27_SLEW': 'slow',\n",
       "   'PSU_MIO_27_DIRECTION': 'out',\n",
       "   'PSU_MIO_28_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_28_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_28_POLARITY': 'Default',\n",
       "   'PSU_MIO_28_INPUT_TYPE': 'schmitt',\n",
       "   'PSU_MIO_28_SLEW': 'fast',\n",
       "   'PSU_MIO_28_DIRECTION': 'in',\n",
       "   'PSU_MIO_29_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_29_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_29_POLARITY': 'Default',\n",
       "   'PSU_MIO_29_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_29_SLEW': 'slow',\n",
       "   'PSU_MIO_29_DIRECTION': 'out',\n",
       "   'PSU_MIO_30_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_30_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_30_POLARITY': 'Default',\n",
       "   'PSU_MIO_30_INPUT_TYPE': 'schmitt',\n",
       "   'PSU_MIO_30_SLEW': 'fast',\n",
       "   'PSU_MIO_30_DIRECTION': 'in',\n",
       "   'PSU_MIO_31_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_31_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_31_POLARITY': 'Default',\n",
       "   'PSU_MIO_31_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_31_SLEW': 'fast',\n",
       "   'PSU_MIO_31_DIRECTION': 'inout',\n",
       "   'PSU_MIO_32_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_32_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_32_POLARITY': 'Default',\n",
       "   'PSU_MIO_32_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_32_SLEW': 'fast',\n",
       "   'PSU_MIO_32_DIRECTION': 'out',\n",
       "   'PSU_MIO_33_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_33_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_33_POLARITY': 'Default',\n",
       "   'PSU_MIO_33_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_33_SLEW': 'fast',\n",
       "   'PSU_MIO_33_DIRECTION': 'out',\n",
       "   'PSU_MIO_34_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_34_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_34_POLARITY': 'Default',\n",
       "   'PSU_MIO_34_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_34_SLEW': 'fast',\n",
       "   'PSU_MIO_34_DIRECTION': 'out',\n",
       "   'PSU_MIO_35_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_35_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_35_POLARITY': 'Default',\n",
       "   'PSU_MIO_35_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_35_SLEW': 'fast',\n",
       "   'PSU_MIO_35_DIRECTION': 'out',\n",
       "   'PSU_MIO_36_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_36_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_36_POLARITY': 'Default',\n",
       "   'PSU_MIO_36_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_36_SLEW': 'fast',\n",
       "   'PSU_MIO_36_DIRECTION': 'out',\n",
       "   'PSU_MIO_37_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_37_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_37_POLARITY': 'Default',\n",
       "   'PSU_MIO_37_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_37_SLEW': 'fast',\n",
       "   'PSU_MIO_37_DIRECTION': 'out',\n",
       "   'PSU_MIO_38_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_38_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_38_POLARITY': 'Default',\n",
       "   'PSU_MIO_38_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_38_SLEW': 'fast',\n",
       "   'PSU_MIO_38_DIRECTION': 'inout',\n",
       "   'PSU_MIO_39_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_39_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_39_POLARITY': 'Default',\n",
       "   'PSU_MIO_39_INPUT_TYPE': 'schmitt',\n",
       "   'PSU_MIO_39_SLEW': 'slow',\n",
       "   'PSU_MIO_39_DIRECTION': 'inout',\n",
       "   'PSU_MIO_40_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_40_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_40_POLARITY': 'Default',\n",
       "   'PSU_MIO_40_INPUT_TYPE': 'schmitt',\n",
       "   'PSU_MIO_40_SLEW': 'slow',\n",
       "   'PSU_MIO_40_DIRECTION': 'inout',\n",
       "   'PSU_MIO_41_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_41_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_41_POLARITY': 'Default',\n",
       "   'PSU_MIO_41_INPUT_TYPE': 'schmitt',\n",
       "   'PSU_MIO_41_SLEW': 'slow',\n",
       "   'PSU_MIO_41_DIRECTION': 'inout',\n",
       "   'PSU_MIO_42_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_42_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_42_POLARITY': 'Default',\n",
       "   'PSU_MIO_42_INPUT_TYPE': 'schmitt',\n",
       "   'PSU_MIO_42_SLEW': 'slow',\n",
       "   'PSU_MIO_42_DIRECTION': 'inout',\n",
       "   'PSU_MIO_43_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_43_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_43_POLARITY': 'Default',\n",
       "   'PSU_MIO_43_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_43_SLEW': 'fast',\n",
       "   'PSU_MIO_43_DIRECTION': 'inout',\n",
       "   'PSU_MIO_44_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_44_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_44_POLARITY': 'Default',\n",
       "   'PSU_MIO_44_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_44_SLEW': 'fast',\n",
       "   'PSU_MIO_44_DIRECTION': 'inout',\n",
       "   'PSU_MIO_45_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_45_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_45_POLARITY': 'Default',\n",
       "   'PSU_MIO_45_INPUT_TYPE': 'schmitt',\n",
       "   'PSU_MIO_45_SLEW': 'fast',\n",
       "   'PSU_MIO_45_DIRECTION': 'in',\n",
       "   'PSU_MIO_46_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_46_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_46_POLARITY': 'Default',\n",
       "   'PSU_MIO_46_INPUT_TYPE': 'schmitt',\n",
       "   'PSU_MIO_46_SLEW': 'slow',\n",
       "   'PSU_MIO_46_DIRECTION': 'inout',\n",
       "   'PSU_MIO_47_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_47_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_47_POLARITY': 'Default',\n",
       "   'PSU_MIO_47_INPUT_TYPE': 'schmitt',\n",
       "   'PSU_MIO_47_SLEW': 'slow',\n",
       "   'PSU_MIO_47_DIRECTION': 'inout',\n",
       "   'PSU_MIO_48_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_48_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_48_POLARITY': 'Default',\n",
       "   'PSU_MIO_48_INPUT_TYPE': 'schmitt',\n",
       "   'PSU_MIO_48_SLEW': 'slow',\n",
       "   'PSU_MIO_48_DIRECTION': 'inout',\n",
       "   'PSU_MIO_49_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_49_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_49_POLARITY': 'Default',\n",
       "   'PSU_MIO_49_INPUT_TYPE': 'schmitt',\n",
       "   'PSU_MIO_49_SLEW': 'slow',\n",
       "   'PSU_MIO_49_DIRECTION': 'inout',\n",
       "   'PSU_MIO_50_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_50_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_50_POLARITY': 'Default',\n",
       "   'PSU_MIO_50_INPUT_TYPE': 'schmitt',\n",
       "   'PSU_MIO_50_SLEW': 'slow',\n",
       "   'PSU_MIO_50_DIRECTION': 'inout',\n",
       "   'PSU_MIO_51_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_51_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_51_POLARITY': 'Default',\n",
       "   'PSU_MIO_51_INPUT_TYPE': 'cmos',\n",
       "   'PSU_MIO_51_SLEW': 'slow',\n",
       "   'PSU_MIO_51_DIRECTION': 'out',\n",
       "   'PSU_MIO_52_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_52_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_52_POLARITY': 'Default',\n",
       "   'PSU_MIO_52_INPUT_TYPE': 'schmitt',\n",
       "   'PSU_MIO_52_SLEW': 'fast',\n",
       "   'PSU_MIO_52_DIRECTION': 'in',\n",
       "   'PSU_MIO_53_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_53_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_53_POLARITY': 'Default',\n",
       "   'PSU_MIO_53_INPUT_TYPE': 'schmitt',\n",
       "   'PSU_MIO_53_SLEW': 'fast',\n",
       "   'PSU_MIO_53_DIRECTION': 'in',\n",
       "   'PSU_MIO_54_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_54_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_54_POLARITY': 'Default',\n",
       "   'PSU_MIO_54_INPUT_TYPE': 'schmitt',\n",
       "   'PSU_MIO_54_SLEW': 'slow',\n",
       "   'PSU_MIO_54_DIRECTION': 'inout',\n",
       "   'PSU_MIO_55_PULLUPDOWN': 'pullup',\n",
       "   'PSU_MIO_55_DRIVE_STRENGTH': '12',\n",
       "   'PSU_MIO_55_POLARITY': 'Default',\n",
       "   'PSU_MIO_55_INPUT_TYPE': 'schmitt',\n",
       "   'PSU_MIO_55_SLEW': 'fast',\n",
       "   'PSU_MIO_55_DIRECTION': 'in',\n",
       "   ...},\n",
       "  'driver': pynq.overlay.DefaultIP,\n",
       "  'device': <pynq.pl_server.embedded_device.EmbeddedDevice at 0xffff6fc07ca0>}}"
      ]
     },
     "execution_count": 6,
     "metadata": {
      "application/json": {
       "expanded": false,
       "root": "ip_dict"
      }
     },
     "output_type": "execute_result"
    }
   ],
   "source": [
    "o1.ip_dict"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "9d631642-aaef-4477-a95e-d3a71e409711",
   "metadata": {},
   "outputs": [],
   "source": [
    "o1?"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "id": "fdd2bc15-8884-4299-a374-430b6f6414bb",
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "\u001b[0;31mInit signature:\u001b[0m\n",
       "\u001b[0mOverlay\u001b[0m\u001b[0;34m(\u001b[0m\u001b[0;34m\u001b[0m\n",
       "\u001b[0;34m\u001b[0m    \u001b[0mbitfile_name\u001b[0m\u001b[0;34m,\u001b[0m\u001b[0;34m\u001b[0m\n",
       "\u001b[0;34m\u001b[0m    \u001b[0mdtbo\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0;32mNone\u001b[0m\u001b[0;34m,\u001b[0m\u001b[0;34m\u001b[0m\n",
       "\u001b[0;34m\u001b[0m    \u001b[0mdownload\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0;32mTrue\u001b[0m\u001b[0;34m,\u001b[0m\u001b[0;34m\u001b[0m\n",
       "\u001b[0;34m\u001b[0m    \u001b[0mignore_version\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0;32mFalse\u001b[0m\u001b[0;34m,\u001b[0m\u001b[0;34m\u001b[0m\n",
       "\u001b[0;34m\u001b[0m    \u001b[0mdevice\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0;32mNone\u001b[0m\u001b[0;34m,\u001b[0m\u001b[0;34m\u001b[0m\n",
       "\u001b[0;34m\u001b[0m    \u001b[0mgen_cache\u001b[0m\u001b[0;34m=\u001b[0m\u001b[0;32mFalse\u001b[0m\u001b[0;34m,\u001b[0m\u001b[0;34m\u001b[0m\n",
       "\u001b[0;34m\u001b[0m\u001b[0;34m)\u001b[0m\u001b[0;34m\u001b[0m\u001b[0;34m\u001b[0m\u001b[0m\n",
       "\u001b[0;31mDocstring:\u001b[0m     \n",
       "This class keeps track of a single bitstream's state and contents.\n",
       "\n",
       "The overlay class holds the state of the bitstream and enables run-time\n",
       "protection of bindings.\n",
       "\n",
       "Our definition of overlay is: \"post-bitstream configurable design\".\n",
       "Hence, this class must expose configurability through content discovery\n",
       "and runtime protection.\n",
       "\n",
       "The overlay class exposes the IP and hierarchies as attributes in the\n",
       "overlay. If no other drivers are available the `DefaultIP` is constructed\n",
       "for IP cores at top level and `DefaultHierarchy` for any hierarchies that\n",
       "contain addressable IP. Custom drivers can be bound to IP and hierarchies\n",
       "by subclassing `DefaultIP` and `DefaultHierarchy`. See the help entries\n",
       "for those class for more details.\n",
       "\n",
       "This class stores four dictionaries: IP, GPIO, interrupt controller\n",
       "and interrupt pin dictionaries.\n",
       "\n",
       "Each entry of the IP dictionary is a mapping:\n",
       "'name' -> {phys_addr, addr_range, type, config, state}, where\n",
       "name (str) is the key of the entry.\n",
       "phys_addr (int) is the physical address of the IP.\n",
       "addr_range (int) is the address range of the IP.\n",
       "type (str) is the type of the IP.\n",
       "config (dict) is a dictionary of the configuration parameters.\n",
       "state (str) is the state information about the IP.\n",
       "\n",
       "Each entry of the GPIO dictionary is a mapping:\n",
       "'name' -> {pin, state}, where\n",
       "name (str) is the key of the entry.\n",
       "pin (int) is the user index of the GPIO, starting from 0.\n",
       "state (str) is the state information about the GPIO.\n",
       "\n",
       "Each entry in the interrupt controller dictionary is a mapping:\n",
       "'name' -> {parent, index}, where\n",
       "name (str) is the name of the interrupt controller.\n",
       "parent (str) is the name of the parent controller or '' if attached\n",
       "directly to the PS.\n",
       "index (int) is the index of the interrupt attached to.\n",
       "\n",
       "Each entry in the interrupt pin dictionary is a mapping:\n",
       "'name' -> {controller, index}, where\n",
       "name (str) is the name of the pin.\n",
       "controller (str) is the name of the interrupt controller.\n",
       "index (int) is the line index.\n",
       "\n",
       "Attributes\n",
       "----------\n",
       "bitfile_name : str\n",
       "    The absolute path of the bitstream.\n",
       "dtbo : str\n",
       "    The absolute path of the dtbo file for the full bitstream.\n",
       "ip_dict : dict\n",
       "    All the addressable IPs from PS. Key is the name of the IP; value is\n",
       "    a dictionary mapping the physical address, address range, IP type,\n",
       "    parameters, registers, and the state associated with that IP:\n",
       "    {str: {'phys_addr' : int, 'addr_range' : int,                'type' : str, 'parameters' : dict, 'registers': dict,                'state' : str}}.\n",
       "gpio_dict : dict\n",
       "    All the GPIO pins controlled by PS. Key is the name of the GPIO pin;\n",
       "    value is a dictionary mapping user index (starting from 0),\n",
       "    and the state associated with that GPIO pin:\n",
       "    {str: {'index' : int, 'state' : str}}.\n",
       "interrupt_controllers : dict\n",
       "    All AXI interrupt controllers in the system attached to\n",
       "    a PS interrupt line. Key is the name of the controller;\n",
       "    value is a dictionary mapping parent interrupt controller and the\n",
       "    line index of this interrupt:\n",
       "    {str: {'parent': str, 'index' : int}}.\n",
       "    The PS is the root of the hierarchy and is unnamed.\n",
       "interrupt_pins : dict\n",
       "    All pins in the design attached to an interrupt controller.\n",
       "    Key is the name of the pin; value is a dictionary\n",
       "    mapping the interrupt controller and the line index used:\n",
       "    {str: {'controller' : str, 'index' : int}}.\n",
       "pr_dict : dict\n",
       "    Dictionary mapping from the name of the partial-reconfigurable\n",
       "    hierarchical blocks to the loaded partial bitstreams:\n",
       "    {str: {'loaded': str, 'dtbo': str}}.\n",
       "device : pynq.Device\n",
       "    The device that the overlay is loaded on\n",
       "\u001b[0;31mInit docstring:\u001b[0m\n",
       "Return a new Overlay object.\n",
       "\n",
       "An overlay instantiates a bitstream object as a member initially.\n",
       "\n",
       "Parameters\n",
       "----------\n",
       "bitfile_name : str\n",
       "    The bitstream name or absolute path as a string.\n",
       "dtbo : str\n",
       "    The dtbo file name or absolute path as a string.\n",
       "download : bool\n",
       "    Whether the overlay should be downloaded.\n",
       "ignore_version : bool\n",
       "    Indicate whether or not to ignore the driver versions.\n",
       "device : pynq.Device\n",
       "    Device on which to load the Overlay. Defaults to\n",
       "    pynq.Device.active_device\n",
       "gen_cache: bool\n",
       "    if true generates a pickeled cache of the metadata\n",
       "\n",
       "Note\n",
       "----\n",
       "This class requires a HWH file to be next to bitstream file\n",
       "with same name (e.g. `base.bit` and `base.hwh`).\n",
       "\u001b[0;31mFile:\u001b[0m           /usr/local/share/pynq-venv/lib/python3.10/site-packages/pynq/overlay.py\n",
       "\u001b[0;31mType:\u001b[0m           type\n",
       "\u001b[0;31mSubclasses:\u001b[0m     doaMtsOverlay\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "Overlay?"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "09961e5d-c38e-4f2f-a335-c49c9340480e",
   "metadata": {},
   "outputs": [],
   "source": [
    "from doa_mts import doaMtsOverlay\n",
    "o1 = doaMtsOverlay(Overlay)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "55d15cb7-2d17-4aae-aa95-6579fad61677",
   "metadata": {},
   "outputs": [],
   "source": [
    "import os\n",
    "os.getenv('BOARD') "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "8d57e950-404d-4f40-943d-d4a0faa12f2d",
   "metadata": {},
   "outputs": [],
   "source": [
    "import subprocess\n",
    "\n",
    "subprocess.check_output(['lsmod'])\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "0b048cff-5663-46a7-92fc-40324ef412e9",
   "metadata": {},
   "outputs": [],
   "source": [
    "from doa_mts import resolve_binary_path\n",
    "\n",
    "resolve_binary_path('doa_mts.bit')"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "a04e05a4-fa4c-4617-834e-3a0fa46eea9c",
   "metadata": {},
   "outputs": [],
   "source": [
    "bitfile_name = 'doa_mts.bit'\n",
    "super().__init__(resolve_binary_path(bitfile_name), **kwargs)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "ad776817-7e92-402f-95bb-854e543bc2f9",
   "metadata": {},
   "outputs": [],
   "source": [
    "MODULE_PATH = os.path.dirname(os.path.realpath(__file__))\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "0accc87b-50c9-4034-8fcf-f1eba1374401",
   "metadata": {},
   "outputs": [],
   "source": [
    "os.path.dirname(os.path.realpath('doa_mts.bit'))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "id": "a4f26629-d352-4eae-9646-c2a1bb980b7c",
   "metadata": {},
   "outputs": [],
   "source": [
    "import pynq\n",
    "from pynq import Overlay, MMIO\n",
    "import xrfclk\n",
    "import xrfdc\n",
    "import numpy as np\n",
    "import time\n",
    "import os\n",
    "import subprocess\n",
    "\n",
    "# MODULE_PATH = os.path.dirname(os.path.realpath('doa_mts.bit'))\n",
    "# MODULE_PATH = os.path.dirname(os.path.realpath(__file__))\n",
    "CLOCKWIZARD_LOCK_ADDRESS = 0x0004\n",
    "CLOCKWIZARD_RESET_ADDRESS = 0x0000\n",
    "CLOCKWIZARD_RESET_TOKEN = 0x000A\n",
    "MTS_START_TILE = 0x01\n",
    "MAX_DAC_TILES = 4\n",
    "MAX_ADC_TILES = 4\n",
    "DAC_REF_TILE = 2\n",
    "ADC_REF_TILE = 2\n",
    "# DEVICETREE_OVERLAY_FOR_PLDRAM = 'ddr4.dtbo'\n",
    "\n",
    "RFSOC4X2_LMK_FREQ = 500.0\n",
    "RFSOC4X2_LMX_FREQ = 500.0\n",
    "RFSOC4X2_DAC_TILES = 0b0101\n",
    "RFSOC4X2_ADC_TILES = 0b0101\n",
    "\n",
    "# ZCU208_LMK_FREQ = 500.0\n",
    "# ZCU208_LMX_FREQ = 4000.0\n",
    "# ZCU208_DAC_TILES = 0b0011\n",
    "# ZCU208_ADC_TILES = 0b0011\n",
    "\n",
    "class doaMtsOverlay(Overlay):\n",
    "    \"\"\"\n",
    "    The MTS overlay demonstrates the RFSoC multi-tile synchronization capability that enables\n",
    "    multiple RF DAC and ADC tiles to achieve latency alignment. This capability is key to enabling\n",
    "    Massive MIMO, phased array RADAR applications and beamforming.\n",
    "    \"\"\"\n",
    "    def __init__(self, bitfile_name='/home/xilinx/jupyter_notebooks/DOA/doa_mts.bit', **kwargs):\n",
    "        \"\"\"\n",
    "         This overlay class supports the MTS overlay.  It configures the PL gpio, internal memories,\n",
    "         PL-DRAM and DMA interfaces.  Additional helper methods are provided to: configure and verify\n",
    "         MTS, verify the DACRAM and read captured samples from the internal ADC\n",
    "         memories and the PL-DDR4 memory.  In addition to the bitfile_name, the active ADC and DAC\n",
    "         tiles must be provided to use in the MTS initialization.\n",
    "        \"\"\"\n",
    "        board = os.getenv('BOARD') \n",
    "        # Run lsmod command to get the loaded modules list\n",
    "        output = subprocess.check_output(['lsmod'])\n",
    "        # Check if \"zocl\" is present in the output\n",
    "        if b'zocl' in output:\n",
    "            # If present, remove the module using rmmod command\n",
    "            rmmod_output = subprocess.run(['rmmod', 'zocl'])\n",
    "            # Check return code\n",
    "            assert rmmod_output.returncode == 0, \"Could not restart zocl. Please Shutdown All Kernels and then restart\"\n",
    "            # If successful, load the module using modprobe command\n",
    "            modprobe_output = subprocess.run(['modprobe', 'zocl'])\n",
    "            assert modprobe_output.returncode == 0, \"Could not restart zocl. It did not restart as expected\"\n",
    "        else:\n",
    "            modprobe_output = subprocess.run(['modprobe', 'zocl'])\n",
    "            # Check return code\n",
    "            assert modprobe_output.returncode == 0, \"Could not restart ZOCL!\"\n",
    "\n",
    "        # dts = pynq.DeviceTreeSegment(resolve_binary_path(DEVICETREE_OVERLAY_FOR_PLDRAM))\n",
    "        # if not dts.is_dtbo_applied():\n",
    "        #     dts.insert()\n",
    "        # must configure clock synthesizers \n",
    "        # the LMK04828 PL_CLK and PL_SYSREF clocks\n",
    "        # if board == 'RFSoC4x2':\n",
    "        xrfclk.set_ref_clks(lmk_freq = RFSOC4X2_LMK_FREQ, lmx_freq = RFSOC4X2_LMX_FREQ)\n",
    "        self.ACTIVE_DAC_TILES = RFSOC4X2_DAC_TILES\n",
    "        self.ACTIVE_ADC_TILES = RFSOC4X2_ADC_TILES\n",
    "        # elif board == 'ZCU208':\n",
    "        #     xrfclk.set_ref_clks(lmk_freq = ZCU208_LMK_FREQ, lmx_freq = ZCU208_LMX_FREQ)\n",
    "        #     self.ACTIVE_DAC_TILES = ZCU208_DAC_TILES\n",
    "        #     self.ACTIVE_ADC_TILES = ZCU208_ADC_TILES\n",
    "        # else:\n",
    "        #     assert false, \"Board Not Supported\"\n",
    "        time.sleep(0.5)        \n",
    "        # super().__init__(resolve_binary_path(bitfile_name), **kwargs)\n",
    "        self.xrfdc = self.usp_rf_data_converter_1       \n",
    "        self.xrfdc.mts_dac_config.RefTile = DAC_REF_TILE  # DAC tile distributing reference clock\n",
    "        self.xrfdc.mts_adc_config.RefTile = ADC_REF_TILE  # ADC                \n",
    "\n",
    "        # map PL GPIO registers\n",
    "        self.dac_enable =  self.control.gpio_control.axi_gpio_dac.channel1[0]       \n",
    "        self.trig_cap = self.control.gpio_control.axi_gpio_bram_adc.channel1[0]\n",
    "        # self.fifo_flush = self.control.gpio_control.axi_gpio_fifoflush.channel1[0]\n",
    "        \n",
    "        # DAC Player Memory - DACs will play this waveform\n",
    "        # self.dac_player = self.memdict_to_view(\"hier_dac_play/axi_bram_ctrl_0\")\n",
    "   \n",
    "        # DAC Capture Memory - to verify DAC AWG for diagnostics\n",
    "        # self.dac_capture = self.memdict_to_view(\"hier_dac_cap/axi_bram_ctrl_0\")\n",
    "        \n",
    "        # ADC Capture Memories\n",
    "        self.adc_capture = self.memdict_to_view(\"/URAM_capture/axi_bram_ctrl_0\")\n",
    "        # self.adc_capture_chA = self.memdict_to_view(\"hier_adc0_cap/axi_bram_ctrl_0\")\n",
    "        # self.adc_capture_chB = self.memdict_to_view(\"hier_adc1_cap/axi_bram_ctrl_0\")        \n",
    "        # self.adc_capture_chC = self.memdict_to_view(\"hier_adc2_cap/axi_bram_ctrl_0\")\n",
    "        \n",
    "        # Reset GPIOs and bring to known state\n",
    "        self.dac_enable.off()\n",
    "        self.trig_cap.off() \n",
    "        # self.fifo_flush.off() # active low flush of the DMA fifo\n",
    "\n",
    "        # self.adc_dma = self.deepCapture.axi_dma_adc # PL DMA to DDR4 memory\n",
    "        # self.ADCdeepcapture = self.memdict_to_view(\"ddr4_0\")\n",
    "\n",
    "    def memdict_to_view(self, ip, dtype='int16'):\n",
    "        \"\"\" Configures access to internal memory via MMIO\"\"\"\n",
    "        baseAddress = self.mem_dict[ip][\"phys_addr\"]\n",
    "        mem_range = self.mem_dict[ip][\"addr_range\"]\n",
    "        ipmmio = MMIO(baseAddress, mem_range)\n",
    "        return ipmmio.array[0:ipmmio.length].view(dtype)\n",
    "\n",
    "    def sync_tiles(self, dacTarget=-1, adcTarget=-1):\n",
    "        \"\"\" Configures RFSoC MTS alignment\"\"\"\n",
    "        # Set which RF tiles use MTS and turn MTS off\n",
    "        if self.ACTIVE_DAC_TILES > 0:\n",
    "            self.xrfdc.mts_dac_config.Tiles = self.ACTIVE_DAC_TILES # group defined in binary 0b1111\n",
    "            self.xrfdc.mts_dac_config.SysRef_Enable = 1\n",
    "            self.xrfdc.mts_dac_config.Target_Latency = dacTarget \n",
    "            self.xrfdc.mts_dac()\n",
    "        else:\n",
    "            self.xrfdc.mts_dac_config.Tiles = 0x0\n",
    "            self.xrfdc.mts_dac_config.SysRef_Enable = 0\n",
    "        if self.ACTIVE_ADC_TILES > 0:\n",
    "            self.xrfdc.mts_adc_config.Tiles = self.ACTIVE_ADC_TILES\n",
    "            self.xrfdc.mts_adc_config.SysRef_Enable = 1\n",
    "            self.xrfdc.mts_adc_config.Target_Latency = adcTarget\n",
    "            self.xrfdc.mts_adc()\n",
    "        else:\n",
    "            self.xrfdc.mts_adc_config.Tiles = 0x0\n",
    "            self.xrfdc.mts_adc_config.SysRef_Enable = 0\n",
    "\n",
    "    def init_tile_sync(self):\n",
    "        \"\"\" Resets the MTS alignment engine\"\"\"\n",
    "        self.xrfdc.mts_dac_config.Tiles = 0b0001 # turn only one tile on first\n",
    "        self.xrfdc.mts_adc_config.Tiles = 0b0001\n",
    "        self.xrfdc.mts_dac_config.SysRef_Enable = 1\n",
    "        self.xrfdc.mts_adc_config.SysRef_Enable = 1\n",
    "        self.xrfdc.mts_dac_config.Target_Latency = -1\n",
    "        self.xrfdc.mts_adc_config.Target_Latency = -1\n",
    "        self.xrfdc.mts_dac()\n",
    "        self.xrfdc.mts_adc()\n",
    "        # Reset MTS ClockWizard MMCM - refer to PG065\n",
    "        self.clocktreeMTS.MTSclkwiz.mmio.write_reg(CLOCKWIZARD_RESET_ADDRESS, CLOCKWIZARD_RESET_TOKEN)\n",
    "        time.sleep(0.1)\n",
    "        # Reset only user selected DAC tiles\n",
    "        bitvector = self.ACTIVE_DAC_TILES\n",
    "        for n in range(MAX_DAC_TILES):\n",
    "            if (bitvector & 0x1):\n",
    "                self.xrfdc.dac_tiles[n].Reset()\n",
    "            bitvector = bitvector >> 1\n",
    "        # Reset ADC FIFO of only user selected tiles - restarts MTS engine\n",
    "        for toggleValue in range(0,1):\n",
    "            bitvector = self.ACTIVE_ADC_TILES\n",
    "            for n in range(MAX_ADC_TILES):\n",
    "                if (bitvector & 0x1):\n",
    "                    self.xrfdc.adc_tiles[n].SetupFIFOBoth(toggleValue)\n",
    "                bitvector = bitvector >> 1\n",
    " \n",
    "    def verify_clock_tree(self):\n",
    "        \"\"\" Verify the PL and PL_SYSREF clocks are active by verifying an MMCM is in the LOCKED state\"\"\"\n",
    "        Xstatus = self.clocktreeMTS.MTSclkwiz.read(CLOCKWIZARD_LOCK_ADDRESS) # reads the LOCK register\n",
    "        # the ClockWizard AXILite registers are NOT fully mapped: refer to PG065\n",
    "        if (Xstatus != 1):\n",
    "            raise Exception(\"The MTS ClockTree has failed to LOCK. Please verify board clocking configuration\")\n",
    "\n",
    "    def trigger_capture(self):\n",
    "        \"\"\" Internal loopback of DAC waveform to internal capture mirror\"\"\"        \n",
    "        self.trig_cap.off()\n",
    "        self.dac_enable.off()\n",
    "        self.dac_enable.on()\n",
    "        self.trig_cap.on() # actually triggers adc[A..C] to capture too\n",
    "        time.sleep(0.5)\n",
    "        self.trig_cap.off()\n",
    "\n",
    "    def internal_capture(self, triplebuffer):\n",
    "        \"\"\" Captures ADC samples from three channels and stores to internal memories \"\"\"\n",
    "        if not np.issubdtype(triplebuffer.dtype, np.int16):\n",
    "            raise Exception(\"buffer not defined or np.int16!\")\n",
    "        if not triplebuffer.shape[0] == 3:\n",
    "            raise Exception(\"buffer must be of shape(3, N)!\")\n",
    "        self.trigger_capture()\n",
    "        triplebuffer[0] = np.copy(self.adc_capture[0:len(triplebuffer[0])])\n",
    "        # triplebuffer[0] = np.copy(self.adc_capture_chA[0:len(triplebuffer[0])])\n",
    "        # triplebuffer[1] = np.copy(self.adc_capture_chB[0:len(triplebuffer[1])])\n",
    "        # triplebuffer[2] = np.copy(self.adc_capture_chC[0:len(triplebuffer[2])])\n",
    "\n",
    "    # def dram_capture(self, buffer):\n",
    "    #     \"\"\" Captures ADC samples to the PL-DRAM memory notebook provided buffer \"\"\"\n",
    "    #     if type(buffer) != pynq.buffer.PynqBuffer:\n",
    "    #         raise Exception(\"A PYNQ allocated buffer is required!\")\n",
    "\n",
    "    #     if not np.issubdtype(buffer.dtype, np.int16):\n",
    "    #         raise Exception(\"buffer not defined or np.int16\")\n",
    "        \n",
    "    #     self.dac_enable.on()\n",
    "    #     self.adc_dma.register_map.S2MM_DMACR.Reset = 1\n",
    "    #     self.adc_dma.recvchannel.stop()\n",
    "    #     self.fifo_flush.off() # clear FIFO\n",
    "    #     # because TLAST is not used, we must soft-reset the S2MM/recvchannel\n",
    "    #     self.adc_dma.register_map.S2MM_DMACR.Reset = 0\n",
    "    #     self.adc_dma.recvchannel.start()\n",
    "    #     self.adc_dma.recvchannel.transfer(buffer)\n",
    "    #     self.fifo_flush.on() # enable FIFO and samples will start flowing\n",
    "\n",
    "# def resolve_binary_path(bitfile_name):\n",
    "#     \"\"\" this helper function is necessary to locate the bit file during overlay loading\"\"\"\n",
    "#     if os.path.isfile(bitfile_name):\n",
    "#         return bitfile_name\n",
    "#     elif os.path.isfile(os.path.join(MODULE_PATH, bitfile_name)):\n",
    "#         return os.path.join(MODULE_PATH, bitfile_name)\n",
    "#     else:\n",
    "#         raise FileNotFoundError(f'Cannot find {bitfile_name}.')\n",
    "# -------------------------------------------------------------------------------------------------\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "id": "40ee0734-bcc9-4b7e-b956-d5e5c365d320",
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "rmmod: ERROR: Module zocl is in use\n"
     ]
    },
    {
     "ename": "AssertionError",
     "evalue": "Could not restart zocl. Please Shutdown All Kernels and then restart",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mAssertionError\u001b[0m                            Traceback (most recent call last)",
      "Input \u001b[0;32mIn [10]\u001b[0m, in \u001b[0;36m<cell line: 1>\u001b[0;34m()\u001b[0m\n\u001b[0;32m----> 1\u001b[0m o1 \u001b[38;5;241m=\u001b[39m \u001b[43mdoaMtsOverlay\u001b[49m\u001b[43m(\u001b[49m\u001b[43m)\u001b[49m\n",
      "Input \u001b[0;32mIn [6]\u001b[0m, in \u001b[0;36mdoaMtsOverlay.__init__\u001b[0;34m(self, bitfile_name, **kwargs)\u001b[0m\n\u001b[1;32m     52\u001b[0m rmmod_output \u001b[38;5;241m=\u001b[39m subprocess\u001b[38;5;241m.\u001b[39mrun([\u001b[38;5;124m'\u001b[39m\u001b[38;5;124mrmmod\u001b[39m\u001b[38;5;124m'\u001b[39m, \u001b[38;5;124m'\u001b[39m\u001b[38;5;124mzocl\u001b[39m\u001b[38;5;124m'\u001b[39m])\n\u001b[1;32m     53\u001b[0m \u001b[38;5;66;03m# Check return code\u001b[39;00m\n\u001b[0;32m---> 54\u001b[0m \u001b[38;5;28;01massert\u001b[39;00m rmmod_output\u001b[38;5;241m.\u001b[39mreturncode \u001b[38;5;241m==\u001b[39m \u001b[38;5;241m0\u001b[39m, \u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mCould not restart zocl. Please Shutdown All Kernels and then restart\u001b[39m\u001b[38;5;124m\"\u001b[39m\n\u001b[1;32m     55\u001b[0m \u001b[38;5;66;03m# If successful, load the module using modprobe command\u001b[39;00m\n\u001b[1;32m     56\u001b[0m modprobe_output \u001b[38;5;241m=\u001b[39m subprocess\u001b[38;5;241m.\u001b[39mrun([\u001b[38;5;124m'\u001b[39m\u001b[38;5;124mmodprobe\u001b[39m\u001b[38;5;124m'\u001b[39m, \u001b[38;5;124m'\u001b[39m\u001b[38;5;124mzocl\u001b[39m\u001b[38;5;124m'\u001b[39m])\n",
      "\u001b[0;31mAssertionError\u001b[0m: Could not restart zocl. Please Shutdown All Kernels and then restart"
     ]
    }
   ],
   "source": [
    "o1 = doaMtsOverlay()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "id": "0b309c6b-59ae-491b-a0d0-6b416fa8f2fe",
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.4"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
