// Seed: 1405243407
module module_0 (
    output wor   id_0,
    input  uwire id_1,
    input  wor   id_2,
    input  tri1  id_3
);
  assign id_0 = 1;
  assign id_0 = id_1;
  wire id_5;
  assign id_0 = id_1;
  wire id_6 = id_5;
endmodule
module module_1 (
    output tri id_0,
    output uwire id_1,
    output uwire id_2,
    output wire id_3,
    input supply1 id_4,
    input tri id_5,
    output tri0 id_6,
    input tri1 id_7,
    output tri0 id_8,
    input tri0 id_9,
    input supply1 id_10,
    input supply0 id_11,
    output logic id_12,
    output supply1 id_13,
    input tri0 id_14,
    input supply1 id_15,
    input supply0 id_16,
    input logic id_17,
    id_34,
    output supply0 id_18,
    input wor id_19,
    input wire id_20,
    input supply1 id_21,
    output wor id_22,
    output tri0 id_23,
    input uwire id_24,
    input wand id_25,
    input tri1 id_26,
    output supply0 id_27,
    output tri0 id_28,
    output wire id_29,
    input wire id_30,
    input wire id_31,
    output logic id_32
);
  always begin : LABEL_0
    id_12#(
        .id_17(1 & -1 | id_25),
        .id_16(-1)
    ) <= -1;
    id_29 = id_30;
    id_0  = -1;
    begin : LABEL_0
      id_32 <= id_17;
    end
    id_12 <= -1;
  end
  wire id_35;
  wire id_36;
  assign id_2 = -1'h0;
  wire id_37, id_38, id_39;
  wire id_40;
  module_0 modCall_1 (
      id_8,
      id_14,
      id_4,
      id_9
  );
  assign modCall_1.id_2 = 0;
endmodule
