
<html><head><title>Wafer-Level Packaging</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="deeptig" />
<meta name="CreateDate" content="2023-06-13" />
<meta name="CreateTime" content="1686648437" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes Virtuoso RF Solution that enables to create package layouts in Virtuoso Studio" />
<meta name="DocTitle" content="Virtuoso RF Solution Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Wafer-Level Packaging" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-4.0.0" />
<meta name="Keyword" content="vrf" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-06-13" />
<meta name="ModifiedTime" content="1686648437" />
<meta name="NextFile" content="chap1_ct_vrf_pkg_phases_creat.html" />
<meta name="Group" content="" />
<meta name="Platform" content="Custom IC Design" />
<meta name="PrevFile" content="chap1_ct_vrf_pkg_stack_subs.html" />
<meta name="c_product" content="Cross-Platform Solutions" />
<meta name="Product" content="Virtuoso System Design Environment" />
<meta name="ProductFamily" content="Cross-Platform Solutions" />
<meta name="ProductVersion" content="IC23.1" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Virtuoso RF Solution Guide -- Wafer-Level Packaging" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="concept" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Virtuoso RF Solution" />
<meta name="prod_subfeature" content="Package Phase/Components" />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="Version" content="IC23.1" />
<meta name="SpaceKey" content="vrfIC231" />
<meta name="webflare-version" content="2.5" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" />


  <script>/*<![CDATA[*/
 document.addEventListener("DOMContentLoaded", function(event) {  document.querySelectorAll("img").forEach((img, index) => {
if (img.hasAttribute("usemap")){return;}else{img.classList.add("cursorclass");} img.addEventListener("click", (e) => {if(img.hasAttribute("usemap")){            img.setAttribute("style","cursor:none;");return;};document.querySelector("#cad_image_modal").classList.add("opac");document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0;margin: auto;max-height:95%;"  src="${e.target.src}">`;});});});
/*]]>*/</script> 




 <style>/*<![CDATA[*/
.cursorclass{cursor:pointer;}#cad_image_modal{position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;}#cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;}#cad_image_modal span{position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;}
/*]]>*/</style> 
</head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="vrfTOC.html">Contents</a></li><li><a class="prev" href="chap1_ct_vrf_pkg_stack_subs.html" title="Stackup Information in Substrate">Stackup Information in Substra ...</a></li><li style="float: right;"><a class="viewPrint" href="vrf.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="chap1_ct_vrf_pkg_phases_creat.html" title="Phases of Package Creation">Phases of Package Creation</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Virtuoso RF Solution Guide<br />Product Version IC23.1, June 2023</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;"><a name="#firstpage"></a>

<a id="Filename:ct_vrf_pkg_wafer" title="Wafer-Level Packaging"></a><h3>
<a id="pgfId-924610"></a><a id="29089"></a>Wafer-Level Packaging</h3>

<p>
<a id="pgfId-924611"></a>During manufacturing, dies are generally created in batches where many dies are created on one wafer board. When the dies are laid out on the wafer, a space is left between each die boundary so that the scriber can cut the individual dies. This space (scribe area) is wide enough for the saw blade to pass through without affecting the components on the die. When a saw cuts, it removes a channel on the material it is cutting. The figure below shows the scribe area between dies on a wafer board.</p>

<p>
<a id="pgfId-924620"></a></p>
<div class="webflare-div-image">
<img width="668" height="509" src="images/chap1-8.gif" /></div>

<p>
<a id="pgfId-924621"></a>Previously, when you created an Edit-in-Concert die in an IC tool (or imported the die), its physical extents were based on the design extents from the IC design tool, not the actual physical qualities of the die. Yet, you need to consider these actual physical extents when placing dies in a component substrate layout. You must use them for any measurement, clearance, assembly, or placement rule checks that you perform in the component substrate design. This is particularly important in situations, such as measuring the clearance between the 3D path of a bond wire and the edge of the die, or the distance between closely-spaced components. If you do not use the actual die size (including the scribe area), you may place components too closely together in the layout design and, at the time of manufacturing, that will conflict with the placement of other components. </p>

<h4><em>
<a id="pgfId-934453"></a>Related Topics</em></h4>

<p>
<a id="pgfId-934457"></a><a href="chap1_ct_vrf_bumps.html#85907">Bumps (IO pads)</a></p>
<p>
<a id="pgfId-934461"></a><a href="chap1_ct_vrf_TSV.html#97152">Through Silicon Vias (TSVs)</a></p>
<p>
<a id="pgfId-934465"></a><a href="chap1_ct_vrf_pkg_sil_inter.html#57460">Silicon Interposers</a></p>
<p>
<a id="pgfId-934469"></a><a href="chap1_ct_vrf_pkg_padstack.html#58298">Padstacks</a></p>
<p>
<a id="pgfId-934473"></a><a href="chap1_ct_vrf_pkg_stack_subs.html#18902">Stackup Information in Substrate</a></p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="chap1_ct_vrf_pkg_stack_subs.html" id="prev" title="Stackup Information in Substrate">Stackup Information in Substra ...</a></em></b><b><em><a href="chap1_ct_vrf_pkg_phases_creat.html" id="nex" title="Phases of Package Creation">Phases of Package Creation</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
 

 <div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;â € </center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div> 

</body></html>