/***************************************************************************
 *     Copyright (c) 1999-2013, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Mon Dec 23 13:19:24 2013
 *                 Full Compile MD5 Checksum e5d1378cc1475b750905e70cb70c73d9
 *                   (minus title and desc)  
 *                 MD5 Checksum              aa943f3142a624837db5321711723fcf
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_WEBHIF_L1_MASK_H__
#define BCHP_WEBHIF_L1_MASK_H__

/***************************************************************************
 *WEBHIF_L1_MASK - WEBHIF L1 INTR Mask Registers
 ***************************************************************************/
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK         0x00442100 /* WebHIF Interrupt Mask Register 0 */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK         0x00442104 /* WebHIF Interrupt Mask Register 0 */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK         0x00442108 /* WebHIF Interrupt Mask Register 0 */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK         0x0044210c /* WebHIF Interrupt Mask Register 0 */

/***************************************************************************
 *INTR_W0_MASK - WebHIF Interrupt Mask Register 0
 ***************************************************************************/
/* WEBHIF_L1_MASK :: INTR_W0_MASK :: GENET_0_B_CPU_INTR [31:31] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_GENET_0_B_CPU_INTR_MASK   0x80000000
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_GENET_0_B_CPU_INTR_SHIFT  31
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_GENET_0_B_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: GENET_0_A_CPU_INTR [30:30] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_GENET_0_A_CPU_INTR_MASK   0x40000000
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_GENET_0_A_CPU_INTR_SHIFT  30
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_GENET_0_A_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: HDMI_RX_0_CPU_INTR [29:29] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_HDMI_RX_0_CPU_INTR_MASK   0x20000000
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_HDMI_RX_0_CPU_INTR_SHIFT  29
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_HDMI_RX_0_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: DVP_HT_1_CPU_INTR [28:28] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_DVP_HT_1_CPU_INTR_MASK    0x10000000
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_DVP_HT_1_CPU_INTR_SHIFT   28
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_DVP_HT_1_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: DVP_HT_CPU_INTR [27:27] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_DVP_HT_CPU_INTR_MASK      0x08000000
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_DVP_HT_CPU_INTR_SHIFT     27
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_DVP_HT_CPU_INTR_DEFAULT   0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: DVP_HR_CPU_INTR [26:26] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_DVP_HR_CPU_INTR_MASK      0x04000000
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_DVP_HR_CPU_INTR_SHIFT     26
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_DVP_HR_CPU_INTR_DEFAULT   0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: AVS_CPU_INTR [25:25] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_AVS_CPU_INTR_MASK         0x02000000
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_AVS_CPU_INTR_SHIFT        25
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_AVS_CPU_INTR_DEFAULT      0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: CLKGEN_CPU_INTR [24:24] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CLKGEN_CPU_INTR_MASK      0x01000000
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CLKGEN_CPU_INTR_SHIFT     24
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CLKGEN_CPU_INTR_DEFAULT   0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: BVNM_1_CPU_INTR [23:23] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_BVNM_1_CPU_INTR_MASK      0x00800000
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_BVNM_1_CPU_INTR_SHIFT     23
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_BVNM_1_CPU_INTR_DEFAULT   0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: BVNM_0_CPU_INTR [22:22] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_BVNM_0_CPU_INTR_MASK      0x00400000
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_BVNM_0_CPU_INTR_SHIFT     22
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_BVNM_0_CPU_INTR_DEFAULT   0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: BVNF_16_CPU_INTR [21:21] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_BVNF_16_CPU_INTR_MASK     0x00200000
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_BVNF_16_CPU_INTR_SHIFT    21
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_BVNF_16_CPU_INTR_DEFAULT  0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: BVNF_9_CPU_INTR [20:20] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_BVNF_9_CPU_INTR_MASK      0x00100000
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_BVNF_9_CPU_INTR_SHIFT     20
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_BVNF_9_CPU_INTR_DEFAULT   0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: BVNF_5_CPU_INTR [19:19] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_BVNF_5_CPU_INTR_MASK      0x00080000
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_BVNF_5_CPU_INTR_SHIFT     19
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_BVNF_5_CPU_INTR_DEFAULT   0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: BVNF_1_CPU_INTR [18:18] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_BVNF_1_CPU_INTR_MASK      0x00040000
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_BVNF_1_CPU_INTR_SHIFT     18
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_BVNF_1_CPU_INTR_DEFAULT   0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: BVNF_0_CPU_INTR [17:17] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_BVNF_0_CPU_INTR_MASK      0x00020000
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_BVNF_0_CPU_INTR_SHIFT     17
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_BVNF_0_CPU_INTR_DEFAULT   0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: BVNB_0_CPU_INTR [16:16] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_BVNB_0_CPU_INTR_MASK      0x00010000
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_BVNB_0_CPU_INTR_SHIFT     16
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_BVNB_0_CPU_INTR_DEFAULT   0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: AIO_CPU_INTR [15:15] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_AIO_CPU_INTR_MASK         0x00008000
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_AIO_CPU_INTR_SHIFT        15
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_AIO_CPU_INTR_DEFAULT      0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: NMI_PIN_CPU_INTR [14:14] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_NMI_PIN_CPU_INTR_MASK     0x00004000
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_NMI_PIN_CPU_INTR_SHIFT    14
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_NMI_PIN_CPU_INTR_DEFAULT  0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: CPU_PMU_IRQ_3_CPU_INTR [13:13] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CPU_PMU_IRQ_3_CPU_INTR_MASK 0x00002000
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CPU_PMU_IRQ_3_CPU_INTR_SHIFT 13
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CPU_PMU_IRQ_3_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: CPU_PMU_IRQ_2_CPU_INTR [12:12] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CPU_PMU_IRQ_2_CPU_INTR_MASK 0x00001000
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CPU_PMU_IRQ_2_CPU_INTR_SHIFT 12
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CPU_PMU_IRQ_2_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: CPU_PMU_IRQ_1_CPU_INTR [11:11] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CPU_PMU_IRQ_1_CPU_INTR_MASK 0x00000800
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CPU_PMU_IRQ_1_CPU_INTR_SHIFT 11
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CPU_PMU_IRQ_1_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: CPU_PMU_IRQ_0_CPU_INTR [10:10] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CPU_PMU_IRQ_0_CPU_INTR_MASK 0x00000400
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CPU_PMU_IRQ_0_CPU_INTR_SHIFT 10
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CPU_PMU_IRQ_0_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: CPU_AXIERR_IRQ_CPU_INTR [09:09] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CPU_AXIERR_IRQ_CPU_INTR_MASK 0x00000200
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CPU_AXIERR_IRQ_CPU_INTR_SHIFT 9
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CPU_AXIERR_IRQ_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: CPU_INTERR_IRQ_CPU_INTR [08:08] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CPU_INTERR_IRQ_CPU_INTR_MASK 0x00000100
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CPU_INTERR_IRQ_CPU_INTR_SHIFT 8
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CPU_INTERR_IRQ_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: CPU_THERM_LOW_IRQ_CPU_INTR [07:07] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CPU_THERM_LOW_IRQ_CPU_INTR_MASK 0x00000080
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CPU_THERM_LOW_IRQ_CPU_INTR_SHIFT 7
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CPU_THERM_LOW_IRQ_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: CPU_THERM_HIGH_IRQ_CPU_INTR [06:06] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CPU_THERM_HIGH_IRQ_CPU_INTR_MASK 0x00000040
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CPU_THERM_HIGH_IRQ_CPU_INTR_SHIFT 6
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CPU_THERM_HIGH_IRQ_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: CPU_ACCESS_VIOL1_CPU_INTR [05:05] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CPU_ACCESS_VIOL1_CPU_INTR_MASK 0x00000020
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CPU_ACCESS_VIOL1_CPU_INTR_SHIFT 5
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CPU_ACCESS_VIOL1_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: CPU_ACCESS_VIOL0_CPU_INTR [04:04] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CPU_ACCESS_VIOL0_CPU_INTR_MASK 0x00000010
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CPU_ACCESS_VIOL0_CPU_INTR_SHIFT 4
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_CPU_ACCESS_VIOL0_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: XPTSEC_1_CPU_INTR [03:03] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_XPTSEC_1_CPU_INTR_MASK    0x00000008
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_XPTSEC_1_CPU_INTR_SHIFT   3
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_XPTSEC_1_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: XPTSEC_0_CPU_INTR [02:02] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_XPTSEC_0_CPU_INTR_MASK    0x00000004
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_XPTSEC_0_CPU_INTR_SHIFT   2
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_XPTSEC_0_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: SCPU_CPU_INTR [01:01] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SCPU_CPU_INTR_MASK        0x00000002
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SCPU_CPU_INTR_SHIFT       1
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_SCPU_CPU_INTR_DEFAULT     0x00000001

/* WEBHIF_L1_MASK :: INTR_W0_MASK :: BSP_CPU_INTR [00:00] */
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_BSP_CPU_INTR_MASK         0x00000001
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_BSP_CPU_INTR_SHIFT        0
#define BCHP_WEBHIF_L1_MASK_INTR_W0_MASK_BSP_CPU_INTR_DEFAULT      0x00000001

/***************************************************************************
 *INTR_W1_MASK - WebHIF Interrupt Mask Register 0
 ***************************************************************************/
/* WEBHIF_L1_MASK :: INTR_W1_MASK :: SYS_CPU_INTR [31:31] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_SYS_CPU_INTR_MASK         0x80000000
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_SYS_CPU_INTR_SHIFT        31
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_SYS_CPU_INTR_DEFAULT      0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: HVD0_CPU_INTR [30:30] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_HVD0_CPU_INTR_MASK        0x40000000
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_HVD0_CPU_INTR_SHIFT       30
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_HVD0_CPU_INTR_DEFAULT     0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: SID_CPU_INTR [29:29] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_SID_CPU_INTR_MASK         0x20000000
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_SID_CPU_INTR_SHIFT        29
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_SID_CPU_INTR_DEFAULT      0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: RAAGA_FW_CPU_INTR [28:28] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_RAAGA_FW_CPU_INTR_MASK    0x10000000
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_RAAGA_FW_CPU_INTR_SHIFT   28
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_RAAGA_FW_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: RAAGA_CPU_INTR [27:27] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_RAAGA_CPU_INTR_MASK       0x08000000
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_RAAGA_CPU_INTR_SHIFT      27
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_RAAGA_CPU_INTR_DEFAULT    0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: PCIE_0_NMI_CPU_INTR [26:26] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE_0_NMI_CPU_INTR_MASK  0x04000000
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE_0_NMI_CPU_INTR_SHIFT 26
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE_0_NMI_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: PCIE_0_INTR_CPU_INTR [25:25] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE_0_INTR_CPU_INTR_MASK 0x02000000
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE_0_INTR_CPU_INTR_SHIFT 25
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE_0_INTR_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: PCIE_0_INTD_CPU_INTR [24:24] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE_0_INTD_CPU_INTR_MASK 0x01000000
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE_0_INTD_CPU_INTR_SHIFT 24
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE_0_INTD_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: PCIE_0_INTC_CPU_INTR [23:23] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE_0_INTC_CPU_INTR_MASK 0x00800000
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE_0_INTC_CPU_INTR_SHIFT 23
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE_0_INTC_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: PCIE_0_INTB_CPU_INTR [22:22] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE_0_INTB_CPU_INTR_MASK 0x00400000
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE_0_INTB_CPU_INTR_SHIFT 22
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE_0_INTB_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: PCIE_0_INTA_CPU_INTR [21:21] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE_0_INTA_CPU_INTR_MASK 0x00200000
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE_0_INTA_CPU_INTR_SHIFT 21
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE_0_INTA_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: PCIE_0_ERR_ATTN_CPU_INTR [20:20] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE_0_ERR_ATTN_CPU_INTR_MASK 0x00100000
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE_0_ERR_ATTN_CPU_INTR_SHIFT 20
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_PCIE_0_ERR_ATTN_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: WEBHIF_TIMER_CPU_INTR [19:19] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_WEBHIF_TIMER_CPU_INTR_MASK 0x00080000
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_WEBHIF_TIMER_CPU_INTR_SHIFT 19
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_WEBHIF_TIMER_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: WEBHIF_STB_IPI0_CPU_INTR [18:18] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_WEBHIF_STB_IPI0_CPU_INTR_MASK 0x00040000
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_WEBHIF_STB_IPI0_CPU_INTR_SHIFT 18
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_WEBHIF_STB_IPI0_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: WEBHIF_IPI0_CPU_INTR [17:17] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_WEBHIF_IPI0_CPU_INTR_MASK 0x00020000
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_WEBHIF_IPI0_CPU_INTR_SHIFT 17
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_WEBHIF_IPI0_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: WEBHIF_CPU_INTR [16:16] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_WEBHIF_CPU_INTR_MASK      0x00010000
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_WEBHIF_CPU_INTR_SHIFT     16
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_WEBHIF_CPU_INTR_DEFAULT   0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: SDIO1_0_CPU_INTR [15:15] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_SDIO1_0_CPU_INTR_MASK     0x00008000
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_SDIO1_0_CPU_INTR_SHIFT    15
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_SDIO1_0_CPU_INTR_DEFAULT  0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: SDIO0_0_CPU_INTR [14:14] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_SDIO0_0_CPU_INTR_MASK     0x00004000
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_SDIO0_0_CPU_INTR_SHIFT    14
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_SDIO0_0_CPU_INTR_DEFAULT  0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: IPI1_CPU_INTR [13:13] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_IPI1_CPU_INTR_MASK        0x00002000
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_IPI1_CPU_INTR_SHIFT       13
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_IPI1_CPU_INTR_DEFAULT     0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: IPI0_CPU_INTR [12:12] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_IPI0_CPU_INTR_MASK        0x00001000
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_IPI0_CPU_INTR_SHIFT       12
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_IPI0_CPU_INTR_DEFAULT     0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: HIF_SPI_CPU_INTR [11:11] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_HIF_SPI_CPU_INTR_MASK     0x00000800
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_HIF_SPI_CPU_INTR_SHIFT    11
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_HIF_SPI_CPU_INTR_DEFAULT  0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: HIF_CPU_INTR [10:10] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_HIF_CPU_INTR_MASK         0x00000400
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_HIF_CPU_INTR_SHIFT        10
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_HIF_CPU_INTR_DEFAULT      0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: SATA_GRB_CPU_INTR [09:09] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_SATA_GRB_CPU_INTR_MASK    0x00000200
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_SATA_GRB_CPU_INTR_SHIFT   9
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_SATA_GRB_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: SATA_AHCI_CPU_INTR [08:08] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_SATA_AHCI_CPU_INTR_MASK   0x00000100
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_SATA_AHCI_CPU_INTR_SHIFT  8
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_SATA_AHCI_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: MOCA_CPU_INTR [07:07] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_MOCA_CPU_INTR_MASK        0x00000080
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_MOCA_CPU_INTR_SHIFT       7
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_MOCA_CPU_INTR_DEFAULT     0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: MEMC1_CPU_INTR [06:06] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_MEMC1_CPU_INTR_MASK       0x00000040
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_MEMC1_CPU_INTR_SHIFT      6
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_MEMC1_CPU_INTR_DEFAULT    0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: MEMC0_CPU_INTR [05:05] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_MEMC0_CPU_INTR_MASK       0x00000020
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_MEMC0_CPU_INTR_SHIFT      5
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_MEMC0_CPU_INTR_DEFAULT    0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: GFX_CPU_INTR [04:04] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_GFX_CPU_INTR_MASK         0x00000010
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_GFX_CPU_INTR_SHIFT        4
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_GFX_CPU_INTR_DEFAULT      0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: GENET_2_B_CPU_INTR [03:03] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_GENET_2_B_CPU_INTR_MASK   0x00000008
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_GENET_2_B_CPU_INTR_SHIFT  3
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_GENET_2_B_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: GENET_2_A_CPU_INTR [02:02] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_GENET_2_A_CPU_INTR_MASK   0x00000004
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_GENET_2_A_CPU_INTR_SHIFT  2
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_GENET_2_A_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: GENET_1_B_CPU_INTR [01:01] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_GENET_1_B_CPU_INTR_MASK   0x00000002
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_GENET_1_B_CPU_INTR_SHIFT  1
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_GENET_1_B_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W1_MASK :: GENET_1_A_CPU_INTR [00:00] */
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_GENET_1_A_CPU_INTR_MASK   0x00000001
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_GENET_1_A_CPU_INTR_SHIFT  0
#define BCHP_WEBHIF_L1_MASK_INTR_W1_MASK_GENET_1_A_CPU_INTR_DEFAULT 0x00000001

/***************************************************************************
 *INTR_W2_MASK - WebHIF Interrupt Mask Register 0
 ***************************************************************************/
/* WEBHIF_L1_MASK :: INTR_W2_MASK :: XPT_MSG_STAT_CPU_INTR [31:31] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_XPT_MSG_STAT_CPU_INTR_MASK 0x80000000
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_XPT_MSG_STAT_CPU_INTR_SHIFT 31
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_XPT_MSG_STAT_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: XPT_OVFL_CPU_INTR [30:30] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_XPT_OVFL_CPU_INTR_MASK    0x40000000
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_XPT_OVFL_CPU_INTR_SHIFT   30
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_XPT_OVFL_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: XPT_FE_CPU_INTR [29:29] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_XPT_FE_CPU_INTR_MASK      0x20000000
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_XPT_FE_CPU_INTR_SHIFT     29
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_XPT_FE_CPU_INTR_DEFAULT   0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: VICE2_0_CPU_INTR [28:28] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_VICE2_0_CPU_INTR_MASK     0x10000000
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_VICE2_0_CPU_INTR_SHIFT    28
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_VICE2_0_CPU_INTR_DEFAULT  0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: VEC_CPU_INTR [27:27] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_VEC_CPU_INTR_MASK         0x08000000
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_VEC_CPU_INTR_SHIFT        27
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_VEC_CPU_INTR_DEFAULT      0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: V3D_CPU_INTR [26:26] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_V3D_CPU_INTR_MASK         0x04000000
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_V3D_CPU_INTR_SHIFT        26
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_V3D_CPU_INTR_DEFAULT      0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: USB1_OHCI_1_CPU_INTR [25:25] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB1_OHCI_1_CPU_INTR_MASK 0x02000000
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB1_OHCI_1_CPU_INTR_SHIFT 25
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB1_OHCI_1_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: USB1_OHCI_0_CPU_INTR [24:24] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB1_OHCI_0_CPU_INTR_MASK 0x01000000
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB1_OHCI_0_CPU_INTR_SHIFT 24
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB1_OHCI_0_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: USB1_EHCI_1_CPU_INTR [23:23] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB1_EHCI_1_CPU_INTR_MASK 0x00800000
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB1_EHCI_1_CPU_INTR_SHIFT 23
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB1_EHCI_1_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: USB1_EHCI_0_CPU_INTR [22:22] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB1_EHCI_0_CPU_INTR_MASK 0x00400000
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB1_EHCI_0_CPU_INTR_SHIFT 22
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB1_EHCI_0_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: USB1_BRIDGE_CPU_INTR [21:21] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB1_BRIDGE_CPU_INTR_MASK 0x00200000
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB1_BRIDGE_CPU_INTR_SHIFT 21
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB1_BRIDGE_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: USB0_XHCI_0_CPU_INTR [20:20] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB0_XHCI_0_CPU_INTR_MASK 0x00100000
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB0_XHCI_0_CPU_INTR_SHIFT 20
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB0_XHCI_0_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: USB0_OHCI_1_CPU_INTR [19:19] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB0_OHCI_1_CPU_INTR_MASK 0x00080000
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB0_OHCI_1_CPU_INTR_SHIFT 19
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB0_OHCI_1_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: USB0_OHCI_0_CPU_INTR [18:18] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB0_OHCI_0_CPU_INTR_MASK 0x00040000
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB0_OHCI_0_CPU_INTR_SHIFT 18
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB0_OHCI_0_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: USB0_EHCI_1_CPU_INTR [17:17] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB0_EHCI_1_CPU_INTR_MASK 0x00020000
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB0_EHCI_1_CPU_INTR_SHIFT 17
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB0_EHCI_1_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: USB0_EHCI_0_CPU_INTR [16:16] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB0_EHCI_0_CPU_INTR_MASK 0x00010000
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB0_EHCI_0_CPU_INTR_SHIFT 16
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB0_EHCI_0_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: USB0_BRIDGE_CPU_INTR [15:15] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB0_BRIDGE_CPU_INTR_MASK 0x00008000
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB0_BRIDGE_CPU_INTR_SHIFT 15
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_USB0_BRIDGE_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: UPG_UART2_CPU_INTR [14:14] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_UART2_CPU_INTR_MASK   0x00004000
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_UART2_CPU_INTR_SHIFT  14
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_UART2_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: UPG_UART1_CPU_INTR [13:13] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_UART1_CPU_INTR_MASK   0x00002000
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_UART1_CPU_INTR_SHIFT  13
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_UART1_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: UPG_UART0_CPU_INTR [12:12] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_UART0_CPU_INTR_MASK   0x00001000
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_UART0_CPU_INTR_SHIFT  12
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_UART0_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: UPG_TMR_CPU_INTR [11:11] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_TMR_CPU_INTR_MASK     0x00000800
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_TMR_CPU_INTR_SHIFT    11
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_TMR_CPU_INTR_DEFAULT  0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: UPG_SPI_CPU_INTR [10:10] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_SPI_CPU_INTR_MASK     0x00000400
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_SPI_CPU_INTR_SHIFT    10
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_SPI_CPU_INTR_DEFAULT  0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: UPG_SC_CPU_INTR [09:09] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_SC_CPU_INTR_MASK      0x00000200
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_SC_CPU_INTR_SHIFT     9
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_SC_CPU_INTR_DEFAULT   0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: UPG_MC_CPU_INTR [08:08] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_MC_CPU_INTR_MASK      0x00000100
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_MC_CPU_INTR_SHIFT     8
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_MC_CPU_INTR_DEFAULT   0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: UPG_MAIN_AON_CPU_INTR [07:07] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_MAIN_AON_CPU_INTR_MASK 0x00000080
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_MAIN_AON_CPU_INTR_SHIFT 7
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_MAIN_AON_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: UPG_MAIN_CPU_INTR [06:06] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_MAIN_CPU_INTR_MASK    0x00000040
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_MAIN_CPU_INTR_SHIFT   6
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_MAIN_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: UPG_BSC_AON_CPU_INTR [05:05] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_BSC_AON_CPU_INTR_MASK 0x00000020
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_BSC_AON_CPU_INTR_SHIFT 5
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_BSC_AON_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: UPG_BSC_CPU_INTR [04:04] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_BSC_CPU_INTR_MASK     0x00000010
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_BSC_CPU_INTR_SHIFT    4
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_BSC_CPU_INTR_DEFAULT  0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: UPG_AUX_AON_CPU_INTR [03:03] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_AUX_AON_CPU_INTR_MASK 0x00000008
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_AUX_AON_CPU_INTR_SHIFT 3
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_AUX_AON_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: UPG_AUX_CPU_INTR [02:02] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_AUX_CPU_INTR_MASK     0x00000004
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_AUX_CPU_INTR_SHIFT    2
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_UPG_AUX_CPU_INTR_DEFAULT  0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: SYS_PM_CPU_INTR [01:01] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_SYS_PM_CPU_INTR_MASK      0x00000002
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_SYS_PM_CPU_INTR_SHIFT     1
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_SYS_PM_CPU_INTR_DEFAULT   0x00000001

/* WEBHIF_L1_MASK :: INTR_W2_MASK :: SYS_AON_CPU_INTR [00:00] */
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_SYS_AON_CPU_INTR_MASK     0x00000001
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_SYS_AON_CPU_INTR_SHIFT    0
#define BCHP_WEBHIF_L1_MASK_INTR_W2_MASK_SYS_AON_CPU_INTR_DEFAULT  0x00000001

/***************************************************************************
 *INTR_W3_MASK - WebHIF Interrupt Mask Register 0
 ***************************************************************************/
/* WEBHIF_L1_MASK :: INTR_W3_MASK :: reserved0 [31:30] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_reserved0_MASK            0xc0000000
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_reserved0_SHIFT           30

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: EXT_IRQ_07_CPU_INTR [29:29] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_07_CPU_INTR_MASK  0x20000000
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_07_CPU_INTR_SHIFT 29
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_07_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: EXT_IRQ_06_CPU_INTR [28:28] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_06_CPU_INTR_MASK  0x10000000
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_06_CPU_INTR_SHIFT 28
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_06_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: EXT_IRQ_05_CPU_INTR [27:27] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_05_CPU_INTR_MASK  0x08000000
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_05_CPU_INTR_SHIFT 27
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_05_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: EXT_IRQ_04_CPU_INTR [26:26] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_04_CPU_INTR_MASK  0x04000000
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_04_CPU_INTR_SHIFT 26
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_04_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: EXT_IRQ_03_CPU_INTR [25:25] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_03_CPU_INTR_MASK  0x02000000
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_03_CPU_INTR_SHIFT 25
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_03_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: EXT_IRQ_02_CPU_INTR [24:24] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_02_CPU_INTR_MASK  0x01000000
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_02_CPU_INTR_SHIFT 24
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_02_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: EXT_IRQ_01_CPU_INTR [23:23] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_01_CPU_INTR_MASK  0x00800000
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_01_CPU_INTR_SHIFT 23
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_01_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: EXT_IRQ_00_CPU_INTR [22:22] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_00_CPU_INTR_MASK  0x00400000
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_00_CPU_INTR_SHIFT 22
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_EXT_IRQ_00_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: PCIE_1_NMI_CPU_INTR [21:21] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_PCIE_1_NMI_CPU_INTR_MASK  0x00200000
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_PCIE_1_NMI_CPU_INTR_SHIFT 21
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_PCIE_1_NMI_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: PCIE_1_INTR_CPU_INTR [20:20] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_PCIE_1_INTR_CPU_INTR_MASK 0x00100000
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_PCIE_1_INTR_CPU_INTR_SHIFT 20
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_PCIE_1_INTR_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: PCIE_1_INTD_CPU_INTR [19:19] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_PCIE_1_INTD_CPU_INTR_MASK 0x00080000
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_PCIE_1_INTD_CPU_INTR_SHIFT 19
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_PCIE_1_INTD_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: PCIE_1_INTC_CPU_INTR [18:18] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_PCIE_1_INTC_CPU_INTR_MASK 0x00040000
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_PCIE_1_INTC_CPU_INTR_SHIFT 18
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_PCIE_1_INTC_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: PCIE_1_INTB_CPU_INTR [17:17] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_PCIE_1_INTB_CPU_INTR_MASK 0x00020000
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_PCIE_1_INTB_CPU_INTR_SHIFT 17
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_PCIE_1_INTB_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: PCIE_1_INTA_CPU_INTR [16:16] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_PCIE_1_INTA_CPU_INTR_MASK 0x00010000
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_PCIE_1_INTA_CPU_INTR_SHIFT 16
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_PCIE_1_INTA_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: PCIE_1_ERR_ATTN_CPU_INTR [15:15] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_PCIE_1_ERR_ATTN_CPU_INTR_MASK 0x00008000
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_PCIE_1_ERR_ATTN_CPU_INTR_SHIFT 15
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_PCIE_1_ERR_ATTN_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: LEAP_CPU_INTR [14:14] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_LEAP_CPU_INTR_MASK        0x00004000
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_LEAP_CPU_INTR_SHIFT       14
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_LEAP_CPU_INTR_DEFAULT     0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: RF4CE_RG_CPU_INTR [13:13] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_RF4CE_RG_CPU_INTR_MASK    0x00002000
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_RF4CE_RG_CPU_INTR_SHIFT   13
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_RF4CE_RG_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: RF4CE_STB_CPU_INTR [12:12] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_RF4CE_STB_CPU_INTR_MASK   0x00001000
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_RF4CE_STB_CPU_INTR_SHIFT  12
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_RF4CE_STB_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: DEMOD_XPT_WAKEUP_CPU_INTR [11:11] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_DEMOD_XPT_WAKEUP_CPU_INTR_MASK 0x00000800
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_DEMOD_XPT_WAKEUP_CPU_INTR_SHIFT 11
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_DEMOD_XPT_WAKEUP_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: DEMOD_XPT_FE_CPU_INTR [10:10] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_DEMOD_XPT_FE_CPU_INTR_MASK 0x00000400
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_DEMOD_XPT_FE_CPU_INTR_SHIFT 10
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_DEMOD_XPT_FE_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: RFM_CPU_INTR [09:09] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_RFM_CPU_INTR_MASK         0x00000200
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_RFM_CPU_INTR_SHIFT        9
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_RFM_CPU_INTR_DEFAULT      0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: M2MC1_CPU_INTR [08:08] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_M2MC1_CPU_INTR_MASK       0x00000100
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_M2MC1_CPU_INTR_SHIFT      8
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_M2MC1_CPU_INTR_DEFAULT    0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: XPT_EXTCARD_CPU_INTR [07:07] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_XPT_EXTCARD_CPU_INTR_MASK 0x00000080
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_XPT_EXTCARD_CPU_INTR_SHIFT 7
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_XPT_EXTCARD_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: XPT_WMDMA_CPU_INTR [06:06] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_XPT_WMDMA_CPU_INTR_MASK   0x00000040
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_XPT_WMDMA_CPU_INTR_SHIFT  6
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_XPT_WMDMA_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: XPT_MDMA_MCPB_CPU_INTR [05:05] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_XPT_MDMA_MCPB_CPU_INTR_MASK 0x00000020
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_XPT_MDMA_MCPB_CPU_INTR_SHIFT 5
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_XPT_MDMA_MCPB_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: XPT_MCPB_CPU_INTR [04:04] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_XPT_MCPB_CPU_INTR_MASK    0x00000010
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_XPT_MCPB_CPU_INTR_SHIFT   4
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_XPT_MCPB_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: XPT_STATUS_CPU_INTR [03:03] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_XPT_STATUS_CPU_INTR_MASK  0x00000008
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_XPT_STATUS_CPU_INTR_SHIFT 3
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_XPT_STATUS_CPU_INTR_DEFAULT 0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: XPT_RAV_CPU_INTR [02:02] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_XPT_RAV_CPU_INTR_MASK     0x00000004
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_XPT_RAV_CPU_INTR_SHIFT    2
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_XPT_RAV_CPU_INTR_DEFAULT  0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: XPT_PCR_CPU_INTR [01:01] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_XPT_PCR_CPU_INTR_MASK     0x00000002
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_XPT_PCR_CPU_INTR_SHIFT    1
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_XPT_PCR_CPU_INTR_DEFAULT  0x00000001

/* WEBHIF_L1_MASK :: INTR_W3_MASK :: XPT_MSG_CPU_INTR [00:00] */
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_XPT_MSG_CPU_INTR_MASK     0x00000001
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_XPT_MSG_CPU_INTR_SHIFT    0
#define BCHP_WEBHIF_L1_MASK_INTR_W3_MASK_XPT_MSG_CPU_INTR_DEFAULT  0x00000001

#endif /* #ifndef BCHP_WEBHIF_L1_MASK_H__ */

/* End of File */
