#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
S_0x111fac0 .scope module, "top" "top" 2 14;
 .timescale -9 -11;
P_0x11159d0 .param/l "REGBITS" 0 2 14, +C4<00000000000000000000000000000011>;
P_0x1115a10 .param/real "STEP" 1 2 21, Cr<m5000000000000000gfc5>; value=10.0000
P_0x1115a50 .param/l "WIDTH" 0 2 14, +C4<00000000000000000000000000100000>;
v0x1153030_0 .net "adr", 31 0, v0x1146710_0;  1 drivers
v0x11530f0_0 .var "clk", 0 0;
v0x11531b0_0 .var/i "cycles", 31 0;
v0x1153250_0 .net "instr", 31 0, L_0x116a890;  1 drivers
v0x1153310_0 .net "memdata", 31 0, L_0x116ba90;  1 drivers
v0x11533d0_0 .net "memwrite", 0 0, L_0x1154bf0;  1 drivers
v0x1153470_0 .net "pc", 31 0, v0x11430b0_0;  1 drivers
v0x11535c0_0 .var "reset", 0 0;
v0x1153660_0 .net "writedata", 31 0, v0x11446d0_0;  1 drivers
L_0x116b810 .part v0x11430b0_0, 2, 6;
S_0x1123020 .scope module, "dmem" "dmem" 2 27, 2 81 0, S_0x111fac0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_0x116ba90 .functor BUFZ 32, L_0x116b900, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1108960 .array "RAM", 0 63, 31 0;
v0x1108a30_0 .net *"_ivl_0", 31 0, L_0x116b900;  1 drivers
v0x10f6b80_0 .net *"_ivl_3", 29 0, L_0x116b9a0;  1 drivers
v0x10f6c80_0 .net "a", 31 0, v0x1146710_0;  alias, 1 drivers
v0x10f5a00_0 .net "clk", 0 0, v0x11530f0_0;  1 drivers
v0x10f5b00_0 .net "rd", 31 0, L_0x116ba90;  alias, 1 drivers
v0x108c550_0 .net "wd", 31 0, v0x11446d0_0;  alias, 1 drivers
v0x1135aa0_0 .net "we", 0 0, L_0x1154bf0;  alias, 1 drivers
E_0x10bd070 .event posedge, v0x10f5a00_0;
L_0x116b900 .array/port v0x1108960, L_0x116b9a0;
L_0x116b9a0 .part v0x1146710_0, 2, 30;
S_0x1135c00 .scope module, "dut" "mips32" 2 24, 3 4 0, S_0x111fac0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "pcF";
    .port_info 3 /INPUT 32 "instrF";
    .port_info 4 /OUTPUT 1 "memwriteM";
    .port_info 5 /OUTPUT 32 "aluoutM";
    .port_info 6 /OUTPUT 32 "writedataM";
    .port_info 7 /INPUT 32 "readdataM";
o0x7f000bf81b58 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x1151510_0 .net "alucontrolE", 2 0, o0x7f000bf81b58;  0 drivers
v0x11515f0_0 .net "aluoutM", 31 0, v0x1146710_0;  alias, 1 drivers
v0x11516b0_0 .net "alusrcE", 0 0, L_0x11543d0;  1 drivers
v0x1151750_0 .net "branchD", 0 0, L_0x1153a20;  1 drivers
v0x11517f0_0 .net "clk", 0 0, v0x11530f0_0;  alias, 1 drivers
v0x1151890_0 .net "equalD", 0 0, L_0x1169370;  1 drivers
v0x1151930_0 .net "flushE", 0 0, L_0x1166ac0;  1 drivers
v0x11519d0_0 .net "functD", 5 0, L_0x1169740;  1 drivers
v0x1151a70_0 .net "instrF", 31 0, L_0x116a890;  alias, 1 drivers
o0x7f000bf83a78 .functor BUFZ 1, C4<z>; HiZ drive
v0x1151b30_0 .net "jumpD", 0 0, o0x7f000bf83a78;  0 drivers
v0x1151c20_0 .net "jumpE", 0 0, L_0x1153d20;  1 drivers
v0x1151d10_0 .net "memtoregE", 0 0, L_0x1154200;  1 drivers
v0x1151db0_0 .net "memtoregM", 0 0, L_0x1154a60;  1 drivers
v0x1151e50_0 .net "memtoregW", 0 0, L_0x1154f60;  1 drivers
v0x1151ef0_0 .net "memwriteM", 0 0, L_0x1154bf0;  alias, 1 drivers
v0x1151fe0_0 .net "opD", 5 0, L_0x1169580;  1 drivers
v0x11520a0_0 .net "pcF", 31 0, v0x11430b0_0;  alias, 1 drivers
v0x1152270_0 .net "pcsrcD", 0 0, L_0x1154060;  1 drivers
v0x1152310_0 .net "readdataM", 31 0, L_0x116ba90;  alias, 1 drivers
v0x11523d0_0 .net "regdstE", 0 0, L_0x1154500;  1 drivers
v0x1152470_0 .net "regwriteE", 0 0, L_0x11546c0;  1 drivers
v0x1152510_0 .net "regwriteM", 0 0, L_0x1154d20;  1 drivers
v0x11525b0_0 .net "regwriteW", 0 0, L_0x1155110;  1 drivers
v0x1152650_0 .net "reset", 0 0, v0x11535c0_0;  1 drivers
v0x11526f0_0 .net "writedataM", 31 0, v0x11446d0_0;  alias, 1 drivers
S_0x1135e00 .scope module, "c" "controller" 3 18, 3 36 0, S_0x1135c00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 6 "opD";
    .port_info 3 /INPUT 6 "functD";
    .port_info 4 /INPUT 1 "flushE";
    .port_info 5 /INPUT 1 "equalD";
    .port_info 6 /OUTPUT 1 "memtoregE";
    .port_info 7 /OUTPUT 1 "memtoregM";
    .port_info 8 /OUTPUT 1 "memtoregW";
    .port_info 9 /OUTPUT 1 "memwriteM";
    .port_info 10 /OUTPUT 1 "pcsrcD";
    .port_info 11 /OUTPUT 1 "branchD";
    .port_info 12 /OUTPUT 1 "alusrcE";
    .port_info 13 /OUTPUT 1 "regdstE";
    .port_info 14 /OUTPUT 1 "regwriteE";
    .port_info 15 /OUTPUT 1 "regwriteM";
    .port_info 16 /OUTPUT 1 "regwriteW";
    .port_info 17 /OUTPUT 1 "jumpD";
    .port_info 18 /OUTPUT 3 "alucontrolEoutput";
L_0x1154060 .functor AND 1, L_0x1153a20, L_0x1169370, C4<1>, C4<1>;
v0x1138af0_0 .net *"_ivl_4", 5 0, L_0x11548d0;  1 drivers
v0x1138bf0_0 .net "alucontrolD", 2 0, v0x1136500_0;  1 drivers
v0x1138cb0_0 .net "alucontrolE", 0 0, L_0x1154830;  1 drivers
v0x1138d80_0 .net "alucontrolEoutput", 2 0, o0x7f000bf81b58;  alias, 0 drivers
v0x1138e40_0 .net "aluopD", 1 0, L_0x1153dc0;  1 drivers
v0x1138fa0_0 .net "alusrcD", 0 0, L_0x1153980;  1 drivers
v0x1139040_0 .net "alusrcE", 0 0, L_0x11543d0;  alias, 1 drivers
v0x11390e0_0 .net "branchD", 0 0, L_0x1153a20;  alias, 1 drivers
v0x1139180_0 .net "clk", 0 0, v0x11530f0_0;  alias, 1 drivers
v0x11392b0_0 .net "equalD", 0 0, L_0x1169370;  alias, 1 drivers
v0x1139350_0 .net "flushE", 0 0, L_0x1166ac0;  alias, 1 drivers
v0x1139420_0 .net "functD", 5 0, L_0x1169740;  alias, 1 drivers
v0x11394f0_0 .net "jumpD", 0 0, L_0x1153d20;  alias, 1 drivers
v0x11395c0_0 .net "memtoregD", 0 0, L_0x1153bf0;  1 drivers
v0x1139690_0 .net "memtoregE", 0 0, L_0x1154200;  alias, 1 drivers
v0x1139730_0 .net "memtoregM", 0 0, L_0x1154a60;  alias, 1 drivers
v0x11397d0_0 .net "memtoregW", 0 0, L_0x1154f60;  alias, 1 drivers
v0x1139870_0 .net "memwriteD", 0 0, L_0x1153b50;  1 drivers
v0x1139940_0 .net "memwriteE", 0 0, L_0x1154330;  1 drivers
v0x11399e0_0 .net "memwriteM", 0 0, L_0x1154bf0;  alias, 1 drivers
v0x1139ab0_0 .net "opD", 5 0, L_0x1169580;  alias, 1 drivers
v0x1139b80_0 .net "pcsrcD", 0 0, L_0x1154060;  alias, 1 drivers
v0x1139c20_0 .net "regdstD", 0 0, L_0x11538e0;  1 drivers
v0x1139cf0_0 .net "regdstE", 0 0, L_0x1154500;  alias, 1 drivers
v0x1139d90_0 .net "regwriteD", 0 0, L_0x1153840;  1 drivers
v0x1139e60_0 .net "regwriteE", 0 0, L_0x11546c0;  alias, 1 drivers
v0x1139f00_0 .net "regwriteM", 0 0, L_0x1154d20;  alias, 1 drivers
v0x1139fc0_0 .net "regwriteW", 0 0, L_0x1155110;  alias, 1 drivers
v0x113a080_0 .net "reset", 0 0, v0x11535c0_0;  alias, 1 drivers
LS_0x1154160_0_0 .concat [ 3 1 1 1], v0x1136500_0, L_0x1153840, L_0x11538e0, L_0x1153980;
LS_0x1154160_0_4 .concat [ 1 1 0 0], L_0x1153b50, L_0x1153bf0;
L_0x1154160 .concat [ 6 2 0 0], LS_0x1154160_0_0, LS_0x1154160_0_4;
L_0x1154200 .part L_0x11548d0, 5, 1;
L_0x1154330 .part L_0x11548d0, 4, 1;
L_0x11543d0 .part L_0x11548d0, 3, 1;
L_0x1154500 .part L_0x11548d0, 2, 1;
L_0x11546c0 .part L_0x11548d0, 1, 1;
L_0x1154830 .part L_0x11548d0, 0, 1;
L_0x11548d0 .part v0x1137af0_0, 0, 6;
L_0x11549c0 .concat [ 1 1 1 0], L_0x11546c0, L_0x1154330, L_0x1154200;
L_0x1154a60 .part v0x1138200_0, 2, 1;
L_0x1154bf0 .part v0x1138200_0, 1, 1;
L_0x1154d20 .part v0x1138200_0, 0, 1;
L_0x1154ec0 .concat [ 1 1 0 0], L_0x1154d20, L_0x1154a60;
L_0x1154f60 .part v0x1138890_0, 1, 1;
L_0x1155110 .part v0x1138890_0, 0, 1;
S_0x1136250 .scope module, "ad" "aludec" 3 59, 3 112 0, S_0x1135e00;
 .timescale -9 -11;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 2 "aluop";
    .port_info 2 /OUTPUT 3 "alucontrol";
v0x1136500_0 .var "alucontrol", 2 0;
v0x1136600_0 .net "aluop", 1 0, L_0x1153dc0;  alias, 1 drivers
v0x11366e0_0 .net "funct", 5 0, L_0x1169740;  alias, 1 drivers
E_0x10bd380 .event anyedge, v0x1136600_0, v0x11366e0_0;
S_0x1136820 .scope module, "md" "maindec" 3 53, 3 81 0, S_0x1135e00;
 .timescale -9 -11;
    .port_info 0 /INPUT 6 "op";
    .port_info 1 /OUTPUT 1 "memtoreg";
    .port_info 2 /OUTPUT 1 "memwrite";
    .port_info 3 /OUTPUT 1 "branch";
    .port_info 4 /OUTPUT 1 "alusrc";
    .port_info 5 /OUTPUT 1 "regdst";
    .port_info 6 /OUTPUT 1 "regwrite";
    .port_info 7 /OUTPUT 1 "jump";
    .port_info 8 /OUTPUT 2 "aluop";
v0x1136b50_0 .net *"_ivl_10", 8 0, L_0x1153fc0;  1 drivers
v0x1136c50_0 .net "aluop", 1 0, L_0x1153dc0;  alias, 1 drivers
v0x1136d10_0 .net "alusrc", 0 0, L_0x1153980;  alias, 1 drivers
v0x1136db0_0 .net "branch", 0 0, L_0x1153a20;  alias, 1 drivers
v0x1136e50_0 .var "controls", 9 0;
v0x1136f80_0 .net "jump", 0 0, L_0x1153d20;  alias, 1 drivers
v0x1137040_0 .net "memtoreg", 0 0, L_0x1153bf0;  alias, 1 drivers
v0x1137100_0 .net "memwrite", 0 0, L_0x1153b50;  alias, 1 drivers
v0x11371c0_0 .net "op", 5 0, L_0x1169580;  alias, 1 drivers
v0x11372a0_0 .net "regdst", 0 0, L_0x11538e0;  alias, 1 drivers
v0x1137360_0 .net "regwrite", 0 0, L_0x1153840;  alias, 1 drivers
E_0x10bd7d0 .event anyedge, v0x11371c0_0;
L_0x1153840 .part L_0x1153fc0, 8, 1;
L_0x11538e0 .part L_0x1153fc0, 7, 1;
L_0x1153980 .part L_0x1153fc0, 6, 1;
L_0x1153a20 .part L_0x1153fc0, 5, 1;
L_0x1153b50 .part L_0x1153fc0, 4, 1;
L_0x1153bf0 .part L_0x1153fc0, 3, 1;
L_0x1153d20 .part L_0x1153fc0, 2, 1;
L_0x1153dc0 .part L_0x1153fc0, 0, 2;
L_0x1153fc0 .part v0x1136e50_0, 0, 9;
S_0x1137540 .scope module, "regE" "floprc" 3 64, 3 376 0, S_0x1135e00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 8 "d";
    .port_info 4 /OUTPUT 8 "q";
P_0x11376d0 .param/l "WIDTH" 0 3 376, +C4<00000000000000000000000000001000>;
v0x1137850_0 .net "clear", 0 0, L_0x1166ac0;  alias, 1 drivers
v0x1137930_0 .net "clk", 0 0, v0x11530f0_0;  alias, 1 drivers
v0x1137a20_0 .net "d", 7 0, L_0x1154160;  1 drivers
v0x1137af0_0 .var "q", 7 0;
v0x1137bb0_0 .net "reset", 0 0, v0x11535c0_0;  alias, 1 drivers
E_0x10651e0 .event posedge, v0x1137bb0_0, v0x10f5a00_0;
S_0x1137d60 .scope module, "regM" "flopr" 3 69, 3 365 0, S_0x1135e00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 3 "d";
    .port_info 3 /OUTPUT 3 "q";
P_0x1137f40 .param/l "WIDTH" 0 3 365, +C4<00000000000000000000000000000011>;
v0x1138010_0 .net "clk", 0 0, v0x11530f0_0;  alias, 1 drivers
v0x1138120_0 .net "d", 2 0, L_0x11549c0;  1 drivers
v0x1138200_0 .var "q", 2 0;
v0x11382c0_0 .net "reset", 0 0, v0x11535c0_0;  alias, 1 drivers
S_0x1138420 .scope module, "regW" "flopr" 3 74, 3 365 0, S_0x1135e00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "d";
    .port_info 3 /OUTPUT 2 "q";
P_0x1138650 .param/l "WIDTH" 0 3 365, +C4<00000000000000000000000000000010>;
v0x11386f0_0 .net "clk", 0 0, v0x11530f0_0;  alias, 1 drivers
v0x11387b0_0 .net "d", 1 0, L_0x1154ec0;  1 drivers
v0x1138890_0 .var "q", 1 0;
v0x1138980_0 .net "reset", 0 0, v0x11535c0_0;  alias, 1 drivers
S_0x113a420 .scope module, "dp" "datapath" 3 25, 3 135 0, S_0x1135c00;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "memtoregE";
    .port_info 3 /INPUT 1 "memtoregM";
    .port_info 4 /INPUT 1 "memtoregW";
    .port_info 5 /INPUT 1 "pcsrcD";
    .port_info 6 /INPUT 1 "branchD";
    .port_info 7 /INPUT 1 "alusrcE";
    .port_info 8 /INPUT 1 "regdstE";
    .port_info 9 /INPUT 1 "regwriteE";
    .port_info 10 /INPUT 1 "regwriteM";
    .port_info 11 /INPUT 1 "regwriteW";
    .port_info 12 /INPUT 1 "jumpD";
    .port_info 13 /INPUT 3 "alucontrolE";
    .port_info 14 /OUTPUT 1 "equalD";
    .port_info 15 /OUTPUT 32 "pcF";
    .port_info 16 /INPUT 32 "instrF";
    .port_info 17 /OUTPUT 32 "aluoutM";
    .port_info 18 /OUTPUT 32 "writedataM";
    .port_info 19 /INPUT 32 "readdataM";
    .port_info 20 /OUTPUT 6 "opD";
    .port_info 21 /OUTPUT 6 "functD";
    .port_info 22 /OUTPUT 1 "flushE";
L_0x1168370 .functor NOT 1, L_0x1166d30, C4<0>, C4<0>, C4<0>;
L_0x1168480 .functor NOT 1, L_0x1166b30, C4<0>, C4<0>, C4<0>;
L_0x11685e0 .functor NOT 1, L_0x1166b30, C4<0>, C4<0>, C4<0>;
L_0x1168e00 .functor OR 1, L_0x1154060, o0x7f000bf83a78, C4<0>, C4<0>;
v0x114d5a0_0 .net *"_ivl_1", 3 0, L_0x1167220;  1 drivers
v0x114d6a0_0 .net *"_ivl_3", 25 0, L_0x11672c0;  1 drivers
L_0x7f000bf384e0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x114d780_0 .net *"_ivl_33", 26 0, L_0x7f000bf384e0;  1 drivers
L_0x7f000bf38138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x114d840_0 .net/2u *"_ivl_4", 1 0, L_0x7f000bf38138;  1 drivers
v0x114d920_0 .net "alucontrolE", 2 0, o0x7f000bf81b58;  alias, 0 drivers
v0x114da80_0 .net "aluoutE", 31 0, v0x113b200_0;  1 drivers
v0x114db90_0 .net "aluoutM", 31 0, v0x1146710_0;  alias, 1 drivers
v0x114dc50_0 .net "aluoutW", 31 0, v0x1144e90_0;  1 drivers
v0x114dd60_0 .net "alusrcE", 0 0, L_0x11543d0;  alias, 1 drivers
v0x114de00_0 .net "branchD", 0 0, L_0x1153a20;  alias, 1 drivers
v0x114dea0_0 .net "clk", 0 0, v0x11530f0_0;  alias, 1 drivers
v0x114df40_0 .net "equalD", 0 0, L_0x1169370;  alias, 1 drivers
v0x114e030_0 .net "flushD", 0 0, L_0x1168e00;  1 drivers
v0x114e0d0_0 .net "flushE", 0 0, L_0x1166ac0;  alias, 1 drivers
v0x114e170_0 .net "forwardaD", 0 0, L_0x1165430;  1 drivers
v0x114e260_0 .net "forwardaE", 1 0, v0x113f970_0;  1 drivers
v0x114e350_0 .net "forwardbD", 0 0, L_0x11658a0;  1 drivers
v0x114e550_0 .net "forwardbE", 1 0, v0x113fab0_0;  1 drivers
v0x114e660_0 .net "functD", 5 0, L_0x1169740;  alias, 1 drivers
v0x114e770_0 .net "instrD", 31 0, v0x1145870_0;  1 drivers
v0x114e830_0 .net "instrF", 31 0, L_0x116a890;  alias, 1 drivers
v0x114e8d0_0 .net "jumpD", 0 0, o0x7f000bf83a78;  alias, 0 drivers
v0x114e970_0 .net "memtoregE", 0 0, L_0x1154200;  alias, 1 drivers
v0x114ea60_0 .net "memtoregM", 0 0, L_0x1154a60;  alias, 1 drivers
v0x114eb50_0 .net "memtoregW", 0 0, L_0x1154f60;  alias, 1 drivers
v0x114ec40_0 .net "opD", 5 0, L_0x1169580;  alias, 1 drivers
v0x114ed30_0 .net "pcF", 31 0, v0x11430b0_0;  alias, 1 drivers
v0x114ee20_0 .net "pcbranchD", 31 0, L_0x1168d60;  1 drivers
v0x114ef30_0 .net "pcnextFD", 31 0, L_0x11670a0;  1 drivers
v0x114f040_0 .net "pcnextbrFD", 31 0, L_0x1166f60;  1 drivers
v0x114f150_0 .net "pcplus4D", 31 0, v0x1143850_0;  1 drivers
v0x114f260_0 .net "pcplus4F", 31 0, L_0x11683e0;  1 drivers
v0x114f320_0 .net "pcsrcD", 0 0, L_0x1154060;  alias, 1 drivers
v0x114f620_0 .net "rdD", 4 0, L_0x1169a40;  1 drivers
v0x114f6e0_0 .net "rdE", 4 0, v0x1149f00_0;  1 drivers
v0x114f7d0_0 .net "readdataM", 31 0, L_0x116ba90;  alias, 1 drivers
v0x114f8e0_0 .net "readdataW", 31 0, v0x1146de0_0;  1 drivers
v0x114f9f0_0 .net "regdstE", 0 0, L_0x1154500;  alias, 1 drivers
v0x114fae0_0 .net "regwriteE", 0 0, L_0x11546c0;  alias, 1 drivers
v0x114fbd0_0 .net "regwriteM", 0 0, L_0x1154d20;  alias, 1 drivers
v0x114fcc0_0 .net "regwriteW", 0 0, L_0x1155110;  alias, 1 drivers
v0x114fd60_0 .net "reset", 0 0, v0x11535c0_0;  alias, 1 drivers
v0x114fe00_0 .net "resultW", 31 0, L_0x116b4a0;  1 drivers
v0x114fec0_0 .net "rsD", 4 0, L_0x11698b0;  1 drivers
v0x114ff80_0 .net "rsE", 4 0, v0x1148d80_0;  1 drivers
v0x1150040_0 .net "rtD", 4 0, L_0x1169950;  1 drivers
v0x1150100_0 .net "rtE", 4 0, v0x1149760_0;  1 drivers
v0x11501c0_0 .net "signimmD", 31 0, L_0x1168900;  1 drivers
v0x1150280_0 .net "signimmE", 31 0, v0x11475b0_0;  1 drivers
v0x1150390_0 .net "signimmshD", 31 0, L_0x1168b80;  1 drivers
v0x11504a0_0 .net "srca2D", 31 0, L_0x1169070;  1 drivers
v0x11505b0_0 .net "srca2E", 31 0, L_0x1169d50;  1 drivers
v0x11506c0_0 .net "srcaD", 31 0, L_0x1167a30;  1 drivers
v0x1150780_0 .net "srcaE", 31 0, v0x1143fe0_0;  1 drivers
v0x1150890_0 .net "srcb2D", 31 0, L_0x11691f0;  1 drivers
v0x11509a0_0 .net "srcb2E", 31 0, L_0x116a1c0;  1 drivers
v0x1150a60_0 .net "srcb3E", 31 0, L_0x116a340;  1 drivers
v0x1150b70_0 .net "srcbD", 31 0, L_0x11680f0;  1 drivers
v0x1150c30_0 .net "srcbE", 31 0, v0x1146070_0;  1 drivers
v0x1150d40_0 .net "stallD", 0 0, L_0x1166b30;  1 drivers
v0x1150de0_0 .net "stallF", 0 0, L_0x1166d30;  1 drivers
v0x1150e80_0 .net "writedataM", 31 0, v0x11446d0_0;  alias, 1 drivers
v0x1150f70_0 .net "writeregE", 4 0, L_0x116b0b0;  1 drivers
v0x1151060_0 .net "writeregM", 4 0, L_0x116b400;  1 drivers
v0x1151170_0 .net "writeregW", 4 0, v0x11485c0_0;  1 drivers
L_0x1167220 .part v0x1143850_0, 28, 4;
L_0x11672c0 .part v0x1145870_0, 0, 26;
L_0x11673b0 .concat [ 2 26 4 0], L_0x7f000bf38138, L_0x11672c0, L_0x1167220;
L_0x1168a40 .part v0x1145870_0, 0, 16;
L_0x1169580 .part v0x1145870_0, 26, 6;
L_0x1169740 .part v0x1145870_0, 0, 6;
L_0x11698b0 .part v0x1145870_0, 21, 5;
L_0x1169950 .part v0x1145870_0, 16, 5;
L_0x1169a40 .part v0x1145870_0, 11, 5;
L_0x116b300 .concat [ 5 27 0 0], L_0x116b0b0, L_0x7f000bf384e0;
L_0x116b400 .part v0x1147ca0_0, 0, 5;
S_0x113a5d0 .scope module, "alu" "alu" 3 225, 3 283 0, S_0x113a420;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "alucont";
    .port_info 3 /OUTPUT 32 "result";
L_0x116a5b0 .functor NOT 32, L_0x116a340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1135fe0_0 .net *"_ivl_1", 0 0, L_0x116a480;  1 drivers
v0x113a840_0 .net *"_ivl_10", 31 0, L_0x116aa30;  1 drivers
L_0x7f000bf38450 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x113a920_0 .net *"_ivl_13", 30 0, L_0x7f000bf38450;  1 drivers
v0x113aa10_0 .net *"_ivl_17", 0 0, L_0x116ad90;  1 drivers
v0x113aaf0_0 .net *"_ivl_2", 31 0, L_0x116a5b0;  1 drivers
L_0x7f000bf38498 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x113ac20_0 .net *"_ivl_21", 30 0, L_0x7f000bf38498;  1 drivers
v0x113ad00_0 .net *"_ivl_6", 31 0, L_0x116a7f0;  1 drivers
v0x113ade0_0 .net *"_ivl_9", 0 0, L_0x116a990;  1 drivers
v0x113aec0_0 .net "a", 31 0, L_0x1169d50;  alias, 1 drivers
v0x113afa0_0 .net "alucont", 2 0, o0x7f000bf81b58;  alias, 0 drivers
v0x113b060_0 .net "b", 31 0, L_0x116a340;  alias, 1 drivers
v0x113b120_0 .net "b2", 31 0, L_0x116a6b0;  1 drivers
v0x113b200_0 .var "result", 31 0;
v0x113b2e0_0 .net "slt", 31 0, L_0x116ae80;  1 drivers
v0x113b3c0_0 .net "sum", 31 0, L_0x116ab70;  1 drivers
E_0x11294e0/0 .event anyedge, v0x1138d80_0, v0x113aec0_0, v0x113b060_0, v0x113b3c0_0;
E_0x11294e0/1 .event anyedge, v0x113b2e0_0;
E_0x11294e0 .event/or E_0x11294e0/0, E_0x11294e0/1;
L_0x116a480 .part o0x7f000bf81b58, 2, 1;
L_0x116a6b0 .delay 32 (100,100,100) L_0x116a6b0/d;
L_0x116a6b0/d .functor MUXZ 32, L_0x116a340, L_0x116a5b0, L_0x116a480, C4<>;
L_0x116a7f0 .arith/sum 32, L_0x1169d50, L_0x116a6b0;
L_0x116a990 .part o0x7f000bf81b58, 2, 1;
L_0x116aa30 .concat [ 1 31 0 0], L_0x116a990, L_0x7f000bf38450;
L_0x116ab70 .delay 32 (100,100,100) L_0x116ab70/d;
L_0x116ab70/d .arith/sum 32, L_0x116a7f0, L_0x116aa30;
L_0x116ad90 .part L_0x116ab70, 31, 1;
L_0x116ae80 .delay 32 (100,100,100) L_0x116ae80/d;
L_0x116ae80/d .concat [ 1 31 0 0], L_0x116ad90, L_0x7f000bf38498;
S_0x113b550 .scope module, "comp" "eqcmp" 3 202, 3 338 0, S_0x113a420;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 1 "eq";
v0x113b750_0 .net "a", 31 0, L_0x1169070;  alias, 1 drivers
v0x113b850_0 .net "b", 31 0, L_0x11691f0;  alias, 1 drivers
v0x113b930_0 .net "eq", 0 0, L_0x1169370;  alias, 1 drivers
L_0x1169370 .delay 1 (100,100,100) L_0x1169370/d;
L_0x1169370/d .cmp/eq 32, L_0x1169070, L_0x11691f0;
S_0x113ba40 .scope module, "forwardadmux" "mux2" 3 200, 3 418 0, S_0x113a420;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x113bc50 .param/l "WIDTH" 0 3 418, +C4<00000000000000000000000000100000>;
v0x113bde0_0 .net "d0", 31 0, L_0x1167a30;  alias, 1 drivers
v0x113bea0_0 .net "d1", 31 0, v0x1146710_0;  alias, 1 drivers
v0x113bf90_0 .net "s", 0 0, L_0x1165430;  alias, 1 drivers
v0x113c060_0 .net "y", 31 0, L_0x1169070;  alias, 1 drivers
L_0x1169070 .delay 32 (100,100,100) L_0x1169070/d;
L_0x1169070/d .functor MUXZ 32, L_0x1167a30, v0x1146710_0, L_0x1165430, C4<>;
S_0x113c1c0 .scope module, "forwardaemux" "mux3" 3 220, 3 427 0, S_0x113a420;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x113c3a0 .param/l "WIDTH" 0 3 427, +C4<00000000000000000000000000100000>;
v0x113c470_0 .net *"_ivl_1", 0 0, L_0x1169ae0;  1 drivers
v0x113c570_0 .net *"_ivl_3", 0 0, L_0x1169b80;  1 drivers
v0x113c650_0 .net *"_ivl_4", 31 0, L_0x1169cb0;  1 drivers
v0x113c740_0 .net "d0", 31 0, v0x1143fe0_0;  alias, 1 drivers
v0x113c820_0 .net "d1", 31 0, L_0x116b4a0;  alias, 1 drivers
v0x113c950_0 .net "d2", 31 0, v0x1146710_0;  alias, 1 drivers
v0x113ca60_0 .net "s", 1 0, v0x113f970_0;  alias, 1 drivers
v0x113cb40_0 .net "y", 31 0, L_0x1169d50;  alias, 1 drivers
L_0x1169ae0 .part v0x113f970_0, 1, 1;
L_0x1169b80 .part v0x113f970_0, 0, 1;
L_0x1169cb0 .functor MUXZ 32, v0x1143fe0_0, L_0x116b4a0, L_0x1169b80, C4<>;
L_0x1169d50 .delay 32 (100,100,100) L_0x1169d50/d;
L_0x1169d50/d .functor MUXZ 32, L_0x1169cb0, v0x1146710_0, L_0x1169ae0, C4<>;
S_0x113cc80 .scope module, "forwardbdmux" "mux2" 3 201, 3 418 0, S_0x113a420;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x113ceb0 .param/l "WIDTH" 0 3 418, +C4<00000000000000000000000000100000>;
v0x113cf50_0 .net "d0", 31 0, L_0x11680f0;  alias, 1 drivers
v0x113d050_0 .net "d1", 31 0, v0x1146710_0;  alias, 1 drivers
v0x113d110_0 .net "s", 0 0, L_0x11658a0;  alias, 1 drivers
v0x113d1e0_0 .net "y", 31 0, L_0x11691f0;  alias, 1 drivers
L_0x11691f0 .delay 32 (100,100,100) L_0x11691f0/d;
L_0x11691f0/d .functor MUXZ 32, L_0x11680f0, v0x1146710_0, L_0x11658a0, C4<>;
S_0x113d360 .scope module, "forwardbemux" "mux3" 3 221, 3 427 0, S_0x113a420;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x113d540 .param/l "WIDTH" 0 3 427, +C4<00000000000000000000000000100000>;
v0x113d610_0 .net *"_ivl_1", 0 0, L_0x1169f50;  1 drivers
v0x113d710_0 .net *"_ivl_3", 0 0, L_0x1169ff0;  1 drivers
v0x113d7f0_0 .net *"_ivl_4", 31 0, L_0x116a120;  1 drivers
v0x113d8e0_0 .net "d0", 31 0, v0x1146070_0;  alias, 1 drivers
v0x113d9c0_0 .net "d1", 31 0, L_0x116b4a0;  alias, 1 drivers
v0x113dad0_0 .net "d2", 31 0, v0x1146710_0;  alias, 1 drivers
v0x113db70_0 .net "s", 1 0, v0x113fab0_0;  alias, 1 drivers
v0x113dc50_0 .net "y", 31 0, L_0x116a1c0;  alias, 1 drivers
L_0x1169f50 .part v0x113fab0_0, 1, 1;
L_0x1169ff0 .part v0x113fab0_0, 0, 1;
L_0x116a120 .functor MUXZ 32, v0x1146070_0, L_0x116b4a0, L_0x1169ff0, C4<>;
L_0x116a1c0 .delay 32 (100,100,100) L_0x116a1c0/d;
L_0x116a1c0/d .functor MUXZ 32, L_0x116a120, v0x1146710_0, L_0x1169f50, C4<>;
S_0x113de00 .scope module, "h" "hazard" 3 168, 3 242 0, S_0x113a420;
 .timescale -9 -11;
    .port_info 0 /INPUT 5 "rsD";
    .port_info 1 /INPUT 5 "rtD";
    .port_info 2 /INPUT 5 "rsE";
    .port_info 3 /INPUT 5 "rtE";
    .port_info 4 /INPUT 5 "writeregE";
    .port_info 5 /INPUT 5 "writeregM";
    .port_info 6 /INPUT 5 "writeregW";
    .port_info 7 /INPUT 1 "regwriteE";
    .port_info 8 /INPUT 1 "regwriteM";
    .port_info 9 /INPUT 1 "regwriteW";
    .port_info 10 /INPUT 1 "memtoregE";
    .port_info 11 /INPUT 1 "memtoregM";
    .port_info 12 /INPUT 1 "branchD";
    .port_info 13 /OUTPUT 1 "forwardaD";
    .port_info 14 /OUTPUT 1 "forwardbD";
    .port_info 15 /OUTPUT 2 "forwardaE";
    .port_info 16 /OUTPUT 2 "forwardbE";
    .port_info 17 /OUTPUT 1 "stallF";
    .port_info 18 /OUTPUT 1 "stallD";
    .port_info 19 /OUTPUT 1 "flushE";
L_0x1154e50 .functor AND 1, L_0x11652f0, L_0x1165390, C4<1>, C4<1>;
L_0x1165430 .functor AND 1, L_0x1154e50, L_0x1154d20, C4<1>, C4<1>;
L_0x11657e0 .functor AND 1, L_0x11655d0, L_0x1165670, C4<1>, C4<1>;
L_0x11658a0 .functor AND 1, L_0x11657e0, L_0x1154d20, C4<1>, C4<1>;
L_0x1165b80 .functor OR 1, L_0x1165960, L_0x1165a90, C4<0>, C4<0>;
L_0x1165c40/d .functor AND 1, L_0x1154200, L_0x1165b80, C4<1>, C4<1>;
L_0x1165c40 .delay 1 (100,100,100) L_0x1165c40/d;
L_0x1166120 .functor OR 1, L_0x1165ef0, L_0x1165f90, C4<0>, C4<0>;
L_0x1166190 .functor AND 1, L_0x11546c0, L_0x1166120, C4<1>, C4<1>;
L_0x1166560 .functor OR 1, L_0x11662a0, L_0x1166340, C4<0>, C4<0>;
L_0x1166670 .functor AND 1, L_0x1154a60, L_0x1166560, C4<1>, C4<1>;
L_0x1166790 .functor OR 1, L_0x1166190, L_0x1166670, C4<0>, C4<0>;
L_0x1166850/d .functor AND 1, L_0x1153a20, L_0x1166790, C4<1>, C4<1>;
L_0x1166850 .delay 1 (100,100,100) L_0x1166850/d;
L_0x1166b30/d .functor OR 1, L_0x1165c40, L_0x1166850, C4<0>, C4<0>;
L_0x1166b30 .delay 1 (100,100,100) L_0x1166b30/d;
L_0x1166d30/d .functor BUFZ 1, L_0x1166b30, C4<0>, C4<0>, C4<0>;
L_0x1166d30 .delay 1 (100,100,100) L_0x1166d30/d;
L_0x1166ac0/d .functor BUFZ 1, L_0x1166b30, C4<0>, C4<0>, C4<0>;
L_0x1166ac0 .delay 1 (100,100,100) L_0x1166ac0/d;
v0x113e1e0_0 .net *"_ivl_0", 31 0, L_0x11551b0;  1 drivers
v0x113e2e0_0 .net *"_ivl_10", 0 0, L_0x1154e50;  1 drivers
v0x113e3c0_0 .net *"_ivl_14", 31 0, L_0x11654a0;  1 drivers
L_0x7f000bf380a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x113e480_0 .net *"_ivl_17", 26 0, L_0x7f000bf380a8;  1 drivers
L_0x7f000bf380f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x113e560_0 .net/2u *"_ivl_18", 31 0, L_0x7f000bf380f0;  1 drivers
v0x113e690_0 .net *"_ivl_20", 0 0, L_0x11655d0;  1 drivers
v0x113e750_0 .net *"_ivl_22", 0 0, L_0x1165670;  1 drivers
v0x113e810_0 .net *"_ivl_24", 0 0, L_0x11657e0;  1 drivers
v0x113e8f0_0 .net *"_ivl_28", 0 0, L_0x1165960;  1 drivers
L_0x7f000bf38018 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x113ea40_0 .net *"_ivl_3", 26 0, L_0x7f000bf38018;  1 drivers
v0x113eb20_0 .net *"_ivl_30", 0 0, L_0x1165a90;  1 drivers
v0x113ebe0_0 .net *"_ivl_32", 0 0, L_0x1165b80;  1 drivers
v0x113ecc0_0 .net *"_ivl_36", 0 0, L_0x1165ef0;  1 drivers
v0x113ed80_0 .net *"_ivl_38", 0 0, L_0x1165f90;  1 drivers
L_0x7f000bf38060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x113ee40_0 .net/2u *"_ivl_4", 31 0, L_0x7f000bf38060;  1 drivers
v0x113ef20_0 .net *"_ivl_40", 0 0, L_0x1166120;  1 drivers
v0x113f000_0 .net *"_ivl_42", 0 0, L_0x1166190;  1 drivers
v0x113f0e0_0 .net *"_ivl_44", 0 0, L_0x11662a0;  1 drivers
v0x113f1a0_0 .net *"_ivl_46", 0 0, L_0x1166340;  1 drivers
v0x113f260_0 .net *"_ivl_48", 0 0, L_0x1166560;  1 drivers
v0x113f340_0 .net *"_ivl_50", 0 0, L_0x1166670;  1 drivers
v0x113f420_0 .net *"_ivl_52", 0 0, L_0x1166790;  1 drivers
v0x113f500_0 .net *"_ivl_6", 0 0, L_0x11652f0;  1 drivers
v0x113f5c0_0 .net *"_ivl_8", 0 0, L_0x1165390;  1 drivers
v0x113f680_0 .net "branchD", 0 0, L_0x1153a20;  alias, 1 drivers
v0x113f720_0 .net "branchstallD", 0 0, L_0x1166850;  1 drivers
v0x113f7e0_0 .net "flushE", 0 0, L_0x1166ac0;  alias, 1 drivers
v0x113f8d0_0 .net "forwardaD", 0 0, L_0x1165430;  alias, 1 drivers
v0x113f970_0 .var "forwardaE", 1 0;
v0x113fa10_0 .net "forwardbD", 0 0, L_0x11658a0;  alias, 1 drivers
v0x113fab0_0 .var "forwardbE", 1 0;
v0x113fb80_0 .net "lwstallD", 0 0, L_0x1165c40;  1 drivers
v0x113fc20_0 .net "memtoregE", 0 0, L_0x1154200;  alias, 1 drivers
v0x113ff00_0 .net "memtoregM", 0 0, L_0x1154a60;  alias, 1 drivers
v0x113ffd0_0 .net "regwriteE", 0 0, L_0x11546c0;  alias, 1 drivers
v0x11400a0_0 .net "regwriteM", 0 0, L_0x1154d20;  alias, 1 drivers
v0x1140170_0 .net "regwriteW", 0 0, L_0x1155110;  alias, 1 drivers
v0x1140240_0 .net "rsD", 4 0, L_0x11698b0;  alias, 1 drivers
v0x11402e0_0 .net "rsE", 4 0, v0x1148d80_0;  alias, 1 drivers
v0x1140380_0 .net "rtD", 4 0, L_0x1169950;  alias, 1 drivers
v0x1140420_0 .net "rtE", 4 0, v0x1149760_0;  alias, 1 drivers
v0x1140500_0 .net "stallD", 0 0, L_0x1166b30;  alias, 1 drivers
v0x11405c0_0 .net "stallF", 0 0, L_0x1166d30;  alias, 1 drivers
v0x1140680_0 .net "writeregE", 4 0, L_0x116b0b0;  alias, 1 drivers
v0x1140760_0 .net "writeregM", 4 0, L_0x116b400;  alias, 1 drivers
v0x1140840_0 .net "writeregW", 4 0, v0x11485c0_0;  alias, 1 drivers
E_0x1128f60/0 .event anyedge, v0x11402e0_0, v0x1140760_0, v0x1139f00_0, v0x1140840_0;
E_0x1128f60/1 .event anyedge, v0x1139fc0_0, v0x1140420_0;
E_0x1128f60 .event/or E_0x1128f60/0, E_0x1128f60/1;
L_0x11551b0 .concat [ 5 27 0 0], L_0x11698b0, L_0x7f000bf38018;
L_0x11652f0 .cmp/ne 32, L_0x11551b0, L_0x7f000bf38060;
L_0x1165390 .cmp/eq 5, L_0x11698b0, L_0x116b400;
L_0x11654a0 .concat [ 5 27 0 0], L_0x1169950, L_0x7f000bf380a8;
L_0x11655d0 .cmp/ne 32, L_0x11654a0, L_0x7f000bf380f0;
L_0x1165670 .cmp/eq 5, L_0x1169950, L_0x116b400;
L_0x1165960 .cmp/eq 5, v0x1149760_0, L_0x11698b0;
L_0x1165a90 .cmp/eq 5, v0x1149760_0, L_0x1169950;
L_0x1165ef0 .cmp/eq 5, L_0x116b0b0, L_0x11698b0;
L_0x1165f90 .cmp/eq 5, L_0x116b0b0, L_0x1169950;
L_0x11662a0 .cmp/eq 5, L_0x116b400, L_0x11698b0;
L_0x1166340 .cmp/eq 5, L_0x116b400, L_0x1169950;
S_0x1140c50 .scope module, "immsh" "sl2" 3 198, 3 345 0, S_0x113a420;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "y";
v0x1140e90_0 .net *"_ivl_1", 29 0, L_0x1168ae0;  1 drivers
L_0x7f000bf38408 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1140f90_0 .net/2u *"_ivl_2", 1 0, L_0x7f000bf38408;  1 drivers
v0x1141070_0 .net "a", 31 0, L_0x1168900;  alias, 1 drivers
v0x1141160_0 .net "y", 31 0, L_0x1168b80;  alias, 1 drivers
L_0x1168ae0 .part L_0x1168900, 0, 30;
L_0x1168b80 .delay 32 (100,100,100) L_0x1168b80/d;
L_0x1168b80/d .concat [ 2 30 0 0], L_0x7f000bf38408, L_0x1168ae0;
S_0x11412a0 .scope module, "pcadd1" "adder" 3 192, 3 331 0, S_0x113a420;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0x1141480_0 .net "a", 31 0, v0x11430b0_0;  alias, 1 drivers
L_0x7f000bf383c0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1141580_0 .net "b", 31 0, L_0x7f000bf383c0;  1 drivers
v0x1141660_0 .net "y", 31 0, L_0x11683e0;  alias, 1 drivers
L_0x11683e0 .delay 32 (100,100,100) L_0x11683e0/d;
L_0x11683e0/d .arith/sum 32, v0x11430b0_0, L_0x7f000bf383c0;
S_0x11417d0 .scope module, "pcadd2" "adder" 3 199, 3 331 0, S_0x113a420;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0x1141a00_0 .net "a", 31 0, v0x1143850_0;  alias, 1 drivers
v0x1141b00_0 .net "b", 31 0, L_0x1168b80;  alias, 1 drivers
v0x1141bf0_0 .net "y", 31 0, L_0x1168d60;  alias, 1 drivers
L_0x1168d60 .delay 32 (100,100,100) L_0x1168d60/d;
L_0x1168d60/d .arith/sum 32, v0x1143850_0, L_0x1168b80;
S_0x1141d40 .scope module, "pcbrmux" "mux2" 3 177, 3 418 0, S_0x113a420;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x1141f20 .param/l "WIDTH" 0 3 418, +C4<00000000000000000000000000100000>;
v0x11420b0_0 .net "d0", 31 0, L_0x11683e0;  alias, 1 drivers
v0x11421a0_0 .net "d1", 31 0, L_0x1168d60;  alias, 1 drivers
v0x1142270_0 .net "s", 0 0, L_0x1154060;  alias, 1 drivers
v0x1142370_0 .net "y", 31 0, L_0x1166f60;  alias, 1 drivers
L_0x1166f60 .delay 32 (100,100,100) L_0x1166f60/d;
L_0x1166f60/d .functor MUXZ 32, L_0x11683e0, L_0x1168d60, L_0x1154060, C4<>;
S_0x11424a0 .scope module, "pcmux" "mux2" 3 179, 3 418 0, S_0x113a420;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x1142680 .param/l "WIDTH" 0 3 418, +C4<00000000000000000000000000100000>;
v0x1142750_0 .net "d0", 31 0, L_0x1166f60;  alias, 1 drivers
v0x1142860_0 .net "d1", 31 0, L_0x11673b0;  1 drivers
v0x1142920_0 .net "s", 0 0, o0x7f000bf83a78;  alias, 0 drivers
v0x11429f0_0 .net "y", 31 0, L_0x11670a0;  alias, 1 drivers
L_0x11670a0 .delay 32 (100,100,100) L_0x11670a0/d;
L_0x11670a0/d .functor MUXZ 32, L_0x1166f60, L_0x11673b0, o0x7f000bf83a78, C4<>;
S_0x1142b80 .scope module, "pcreg" "flopenr" 3 191, 3 388 0, S_0x113a420;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x1142d60 .param/l "WIDTH" 0 3 388, +C4<00000000000000000000000000100000>;
v0x1142e30_0 .net "clk", 0 0, v0x11530f0_0;  alias, 1 drivers
v0x1142ef0_0 .net "d", 31 0, L_0x11670a0;  alias, 1 drivers
v0x1142fe0_0 .net "en", 0 0, L_0x1168370;  1 drivers
v0x11430b0_0 .var "q", 31 0;
v0x1143180_0 .net "reset", 0 0, v0x11535c0_0;  alias, 1 drivers
S_0x11432f0 .scope module, "r1D" "flopenr" 3 195, 3 388 0, S_0x113a420;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x1143480 .param/l "WIDTH" 0 3 388, +C4<00000000000000000000000000100000>;
v0x11435e0_0 .net "clk", 0 0, v0x11530f0_0;  alias, 1 drivers
v0x11436a0_0 .net "d", 31 0, L_0x11683e0;  alias, 1 drivers
v0x11437b0_0 .net "en", 0 0, L_0x1168480;  1 drivers
v0x1143850_0 .var "q", 31 0;
v0x1143940_0 .net "reset", 0 0, v0x11535c0_0;  alias, 1 drivers
S_0x1143ab0 .scope module, "r1E" "floprc" 3 214, 3 376 0, S_0x113a420;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x1143c90 .param/l "WIDTH" 0 3 376, +C4<00000000000000000000000000100000>;
v0x1143d60_0 .net "clear", 0 0, L_0x1166ac0;  alias, 1 drivers
v0x1143e20_0 .net "clk", 0 0, v0x11530f0_0;  alias, 1 drivers
v0x1143ee0_0 .net "d", 31 0, L_0x1167a30;  alias, 1 drivers
v0x1143fe0_0 .var "q", 31 0;
v0x11440b0_0 .net "reset", 0 0, v0x11535c0_0;  alias, 1 drivers
S_0x1144200 .scope module, "r1M" "flopr" 3 230, 3 365 0, S_0x113a420;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x11443e0 .param/l "WIDTH" 0 3 365, +C4<00000000000000000000000000100000>;
v0x1144520_0 .net "clk", 0 0, v0x11530f0_0;  alias, 1 drivers
v0x11445e0_0 .net "d", 31 0, L_0x116a1c0;  alias, 1 drivers
v0x11446d0_0 .var "q", 31 0;
v0x11447d0_0 .net "reset", 0 0, v0x11535c0_0;  alias, 1 drivers
S_0x11448e0 .scope module, "r1W" "flopr" 3 235, 3 365 0, S_0x113a420;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x1144bd0 .param/l "WIDTH" 0 3 365, +C4<00000000000000000000000000100000>;
v0x1144d10_0 .net "clk", 0 0, v0x11530f0_0;  alias, 1 drivers
v0x1144dd0_0 .net "d", 31 0, v0x1146710_0;  alias, 1 drivers
v0x1144e90_0 .var "q", 31 0;
v0x1144f80_0 .net "reset", 0 0, v0x11535c0_0;  alias, 1 drivers
S_0x11451e0 .scope module, "r2D" "flopenrc" 3 196, 3 401 0, S_0x113a420;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "clear";
    .port_info 4 /INPUT 32 "d";
    .port_info 5 /OUTPUT 32 "q";
P_0x11453c0 .param/l "WIDTH" 0 3 401, +C4<00000000000000000000000000100000>;
v0x1145540_0 .net "clear", 0 0, L_0x1168e00;  alias, 1 drivers
v0x1145620_0 .net "clk", 0 0, v0x11530f0_0;  alias, 1 drivers
v0x11456e0_0 .net "d", 31 0, L_0x116a890;  alias, 1 drivers
v0x11457b0_0 .net "en", 0 0, L_0x11685e0;  1 drivers
v0x1145870_0 .var "q", 31 0;
v0x11459a0_0 .net "reset", 0 0, v0x11535c0_0;  alias, 1 drivers
S_0x1145b40 .scope module, "r2E" "floprc" 3 215, 3 376 0, S_0x113a420;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x1145d20 .param/l "WIDTH" 0 3 376, +C4<00000000000000000000000000100000>;
v0x1145df0_0 .net "clear", 0 0, L_0x1166ac0;  alias, 1 drivers
v0x1145eb0_0 .net "clk", 0 0, v0x11530f0_0;  alias, 1 drivers
v0x1145f70_0 .net "d", 31 0, L_0x11680f0;  alias, 1 drivers
v0x1146070_0 .var "q", 31 0;
v0x1146140_0 .net "reset", 0 0, v0x11535c0_0;  alias, 1 drivers
S_0x1146240 .scope module, "r2M" "flopr" 3 231, 3 365 0, S_0x113a420;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x1146420 .param/l "WIDTH" 0 3 365, +C4<00000000000000000000000000100000>;
v0x1146560_0 .net "clk", 0 0, v0x11530f0_0;  alias, 1 drivers
v0x1146620_0 .net "d", 31 0, v0x113b200_0;  alias, 1 drivers
v0x1146710_0 .var "q", 31 0;
v0x11467e0_0 .net "reset", 0 0, v0x11535c0_0;  alias, 1 drivers
S_0x1146910 .scope module, "r2W" "flopr" 3 236, 3 365 0, S_0x113a420;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x1146af0 .param/l "WIDTH" 0 3 365, +C4<00000000000000000000000000100000>;
v0x1146c30_0 .net "clk", 0 0, v0x11530f0_0;  alias, 1 drivers
v0x1146cf0_0 .net "d", 31 0, L_0x116ba90;  alias, 1 drivers
v0x1146de0_0 .var "q", 31 0;
v0x1146eb0_0 .net "reset", 0 0, v0x11535c0_0;  alias, 1 drivers
S_0x1147000 .scope module, "r3E" "floprc" 3 216, 3 376 0, S_0x113a420;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /OUTPUT 32 "q";
P_0x11471e0 .param/l "WIDTH" 0 3 376, +C4<00000000000000000000000000100000>;
v0x1147330_0 .net "clear", 0 0, L_0x1166ac0;  alias, 1 drivers
v0x11473f0_0 .net "clk", 0 0, v0x11530f0_0;  alias, 1 drivers
v0x11474b0_0 .net "d", 31 0, L_0x1168900;  alias, 1 drivers
v0x11475b0_0 .var "q", 31 0;
v0x1147650_0 .net "reset", 0 0, v0x11535c0_0;  alias, 1 drivers
S_0x11477e0 .scope module, "r3M" "flopr" 3 232, 3 365 0, S_0x113a420;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_0x11479c0 .param/l "WIDTH" 0 3 365, +C4<00000000000000000000000000100000>;
v0x1147b00_0 .net "clk", 0 0, v0x11530f0_0;  alias, 1 drivers
v0x1147bc0_0 .net "d", 31 0, L_0x116b300;  1 drivers
v0x1147ca0_0 .var "q", 31 0;
v0x1147d90_0 .net "reset", 0 0, v0x11535c0_0;  alias, 1 drivers
S_0x1147ee0 .scope module, "r3W" "flopr" 3 237, 3 365 0, S_0x113a420;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 5 "d";
    .port_info 3 /OUTPUT 5 "q";
P_0x11480c0 .param/l "WIDTH" 0 3 365, +C4<00000000000000000000000000000101>;
v0x1148200_0 .net "clk", 0 0, v0x11530f0_0;  alias, 1 drivers
v0x11484d0_0 .net "d", 4 0, L_0x116b400;  alias, 1 drivers
v0x11485c0_0 .var "q", 4 0;
v0x11486c0_0 .net "reset", 0 0, v0x11535c0_0;  alias, 1 drivers
S_0x11487d0 .scope module, "r4E" "floprc" 3 217, 3 376 0, S_0x113a420;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 5 "d";
    .port_info 4 /OUTPUT 5 "q";
P_0x11489b0 .param/l "WIDTH" 0 3 376, +C4<00000000000000000000000000000101>;
v0x1148b00_0 .net "clear", 0 0, L_0x1166ac0;  alias, 1 drivers
v0x1148bc0_0 .net "clk", 0 0, v0x11530f0_0;  alias, 1 drivers
v0x1148c80_0 .net "d", 4 0, L_0x11698b0;  alias, 1 drivers
v0x1148d80_0 .var "q", 4 0;
v0x1148e50_0 .net "reset", 0 0, v0x11535c0_0;  alias, 1 drivers
S_0x11491b0 .scope module, "r5E" "floprc" 3 218, 3 376 0, S_0x113a420;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 5 "d";
    .port_info 4 /OUTPUT 5 "q";
P_0x1149390 .param/l "WIDTH" 0 3 376, +C4<00000000000000000000000000000101>;
v0x11494e0_0 .net "clear", 0 0, L_0x1166ac0;  alias, 1 drivers
v0x11495a0_0 .net "clk", 0 0, v0x11530f0_0;  alias, 1 drivers
v0x1149660_0 .net "d", 4 0, L_0x1169950;  alias, 1 drivers
v0x1149760_0 .var "q", 4 0;
v0x1149830_0 .net "reset", 0 0, v0x11535c0_0;  alias, 1 drivers
S_0x1149980 .scope module, "r6E" "floprc" 3 219, 3 376 0, S_0x113a420;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "clear";
    .port_info 3 /INPUT 5 "d";
    .port_info 4 /OUTPUT 5 "q";
P_0x1149b60 .param/l "WIDTH" 0 3 376, +C4<00000000000000000000000000000101>;
v0x1149cb0_0 .net "clear", 0 0, L_0x1166ac0;  alias, 1 drivers
v0x1149d70_0 .net "clk", 0 0, v0x11530f0_0;  alias, 1 drivers
v0x1149e30_0 .net "d", 4 0, L_0x1169a40;  alias, 1 drivers
v0x1149f00_0 .var "q", 4 0;
v0x1149fe0_0 .net "reset", 0 0, v0x11535c0_0;  alias, 1 drivers
S_0x114a170 .scope module, "resmux" "mux2" 3 239, 3 418 0, S_0x113a420;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x114a350 .param/l "WIDTH" 0 3 418, +C4<00000000000000000000000000100000>;
v0x114a490_0 .net "d0", 31 0, v0x1144e90_0;  alias, 1 drivers
v0x114a5a0_0 .net "d1", 31 0, v0x1146de0_0;  alias, 1 drivers
v0x114a670_0 .net "s", 0 0, L_0x1154f60;  alias, 1 drivers
v0x114a770_0 .net "y", 31 0, L_0x116b4a0;  alias, 1 drivers
L_0x116b4a0 .delay 32 (100,100,100) L_0x116b4a0/d;
L_0x116b4a0/d .functor MUXZ 32, v0x1144e90_0, v0x1146de0_0, L_0x1154f60, C4<>;
S_0x114a8a0 .scope module, "rf" "regfile" 3 185, 3 308 0, S_0x113a420;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "ra1";
    .port_info 3 /INPUT 5 "ra2";
    .port_info 4 /INPUT 5 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v0x114ab10_0 .net *"_ivl_0", 31 0, L_0x1167590;  1 drivers
v0x114ac10_0 .net *"_ivl_10", 6 0, L_0x1167860;  1 drivers
L_0x7f000bf38210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x114acf0_0 .net *"_ivl_13", 1 0, L_0x7f000bf38210;  1 drivers
L_0x7f000bf38258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x114adb0_0 .net/2u *"_ivl_14", 31 0, L_0x7f000bf38258;  1 drivers
v0x114ae90_0 .net *"_ivl_18", 31 0, L_0x1167c50;  1 drivers
L_0x7f000bf382a0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x114afc0_0 .net *"_ivl_21", 26 0, L_0x7f000bf382a0;  1 drivers
L_0x7f000bf382e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x114b0a0_0 .net/2u *"_ivl_22", 31 0, L_0x7f000bf382e8;  1 drivers
v0x114b180_0 .net *"_ivl_24", 0 0, L_0x1167d80;  1 drivers
v0x114b240_0 .net *"_ivl_26", 31 0, L_0x1167ec0;  1 drivers
v0x114b320_0 .net *"_ivl_28", 6 0, L_0x1167fb0;  1 drivers
L_0x7f000bf38180 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x114b400_0 .net *"_ivl_3", 26 0, L_0x7f000bf38180;  1 drivers
L_0x7f000bf38330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x114b4e0_0 .net *"_ivl_31", 1 0, L_0x7f000bf38330;  1 drivers
L_0x7f000bf38378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x114b5c0_0 .net/2u *"_ivl_32", 31 0, L_0x7f000bf38378;  1 drivers
L_0x7f000bf381c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x114b6a0_0 .net/2u *"_ivl_4", 31 0, L_0x7f000bf381c8;  1 drivers
v0x114b780_0 .net *"_ivl_6", 0 0, L_0x1167680;  1 drivers
v0x114b840_0 .net *"_ivl_8", 31 0, L_0x11677c0;  1 drivers
v0x114b920_0 .net "clk", 0 0, v0x11530f0_0;  alias, 1 drivers
v0x114b9c0_0 .net "ra1", 4 0, L_0x11698b0;  alias, 1 drivers
v0x114ba80_0 .net "ra2", 4 0, L_0x1169950;  alias, 1 drivers
v0x114bb90_0 .net "rd1", 31 0, L_0x1167a30;  alias, 1 drivers
v0x114bca0_0 .net "rd2", 31 0, L_0x11680f0;  alias, 1 drivers
v0x114bdb0 .array "rf", 0 31, 31 0;
v0x114be70_0 .net "wa3", 4 0, v0x11485c0_0;  alias, 1 drivers
v0x114bf80_0 .net "wd3", 31 0, L_0x116b4a0;  alias, 1 drivers
v0x114c040_0 .net "we3", 0 0, L_0x1155110;  alias, 1 drivers
E_0x1145460 .event negedge, v0x10f5a00_0;
L_0x1167590 .concat [ 5 27 0 0], L_0x11698b0, L_0x7f000bf38180;
L_0x1167680 .cmp/ne 32, L_0x1167590, L_0x7f000bf381c8;
L_0x11677c0 .array/port v0x114bdb0, L_0x1167860;
L_0x1167860 .concat [ 5 2 0 0], L_0x11698b0, L_0x7f000bf38210;
L_0x1167a30 .delay 32 (100,100,100) L_0x1167a30/d;
L_0x1167a30/d .functor MUXZ 32, L_0x7f000bf38258, L_0x11677c0, L_0x1167680, C4<>;
L_0x1167c50 .concat [ 5 27 0 0], L_0x1169950, L_0x7f000bf382a0;
L_0x1167d80 .cmp/ne 32, L_0x1167c50, L_0x7f000bf382e8;
L_0x1167ec0 .array/port v0x114bdb0, L_0x1167fb0;
L_0x1167fb0 .concat [ 5 2 0 0], L_0x1169950, L_0x7f000bf38330;
L_0x11680f0 .delay 32 (100,100,100) L_0x11680f0/d;
L_0x11680f0/d .functor MUXZ 32, L_0x7f000bf38378, L_0x1167ec0, L_0x1167d80, C4<>;
S_0x114c280 .scope module, "se" "signext" 3 197, 3 353 0, S_0x113a420;
 .timescale -9 -11;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /OUTPUT 32 "y";
v0x114c470_0 .net *"_ivl_1", 0 0, L_0x1168650;  1 drivers
v0x114c570_0 .net *"_ivl_2", 15 0, L_0x11686f0;  1 drivers
v0x114c650_0 .net "a", 15 0, L_0x1168a40;  1 drivers
v0x114c710_0 .net "y", 31 0, L_0x1168900;  alias, 1 drivers
L_0x1168650 .part L_0x1168a40, 15, 1;
LS_0x11686f0_0_0 .concat [ 1 1 1 1], L_0x1168650, L_0x1168650, L_0x1168650, L_0x1168650;
LS_0x11686f0_0_4 .concat [ 1 1 1 1], L_0x1168650, L_0x1168650, L_0x1168650, L_0x1168650;
LS_0x11686f0_0_8 .concat [ 1 1 1 1], L_0x1168650, L_0x1168650, L_0x1168650, L_0x1168650;
LS_0x11686f0_0_12 .concat [ 1 1 1 1], L_0x1168650, L_0x1168650, L_0x1168650, L_0x1168650;
L_0x11686f0 .concat [ 4 4 4 4], LS_0x11686f0_0_0, LS_0x11686f0_0_4, LS_0x11686f0_0_8, LS_0x11686f0_0_12;
L_0x1168900 .delay 32 (100,100,100) L_0x1168900/d;
L_0x1168900/d .concat [ 16 16 0 0], L_0x1168a40, L_0x11686f0;
S_0x114c880 .scope module, "srcbmux" "mux2" 3 223, 3 418 0, S_0x113a420;
 .timescale -9 -11;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x114ca60 .param/l "WIDTH" 0 3 418, +C4<00000000000000000000000000100000>;
v0x114cb70_0 .net "d0", 31 0, L_0x116a1c0;  alias, 1 drivers
v0x114cc80_0 .net "d1", 31 0, v0x11475b0_0;  alias, 1 drivers
v0x114cd40_0 .net "s", 0 0, L_0x11543d0;  alias, 1 drivers
v0x114cde0_0 .net "y", 31 0, L_0x116a340;  alias, 1 drivers
L_0x116a340 .delay 32 (100,100,100) L_0x116a340/d;
L_0x116a340/d .functor MUXZ 32, L_0x116a1c0, v0x11475b0_0, L_0x11543d0, C4<>;
S_0x114cea0 .scope module, "wrmux" "mux2" 3 227, 3 418 0, S_0x113a420;
 .timescale -9 -11;
    .port_info 0 /INPUT 5 "d0";
    .port_info 1 /INPUT 5 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "y";
P_0x114d080 .param/l "WIDTH" 0 3 418, +C4<00000000000000000000000000000101>;
v0x114d190_0 .net "d0", 4 0, v0x1149760_0;  alias, 1 drivers
v0x114d2c0_0 .net "d1", 4 0, v0x1149f00_0;  alias, 1 drivers
v0x114d380_0 .net "s", 0 0, L_0x1154500;  alias, 1 drivers
v0x114d480_0 .net "y", 4 0, L_0x116b0b0;  alias, 1 drivers
L_0x116b0b0 .delay 5 (100,100,100) L_0x116b0b0/d;
L_0x116b0b0/d .functor MUXZ 5, v0x1149760_0, v0x1149f00_0, L_0x1154500, C4<>;
S_0x11528b0 .scope module, "imem" "imem" 2 26, 2 67 0, S_0x111fac0;
 .timescale -9 -11;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_0x116a890 .functor BUFZ 32, L_0x116b5e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1152a80 .array "RAM", 0 63, 31 0;
v0x1152b60_0 .net *"_ivl_0", 31 0, L_0x116b5e0;  1 drivers
v0x1152c40_0 .net *"_ivl_2", 7 0, L_0x116b680;  1 drivers
L_0x7f000bf38528 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1152d00_0 .net *"_ivl_5", 1 0, L_0x7f000bf38528;  1 drivers
v0x1152de0_0 .net "a", 5 0, L_0x116b810;  1 drivers
v0x1152f10_0 .net "rd", 31 0, L_0x116a890;  alias, 1 drivers
L_0x116b5e0 .array/port v0x1152a80, L_0x116b680;
L_0x116b680 .concat [ 6 2 0 0], L_0x116b810, L_0x7f000bf38528;
    .scope S_0x1136820;
T_0 ;
    %wait E_0x10bd7d0;
    %load/vec4 v0x11371c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 511, 511, 10;
    %assign/vec4 v0x1136e50_0, 0;
    %jmp T_0.7;
T_0.0 ;
    %pushi/vec4 386, 0, 10;
    %assign/vec4 v0x1136e50_0, 0;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 328, 0, 10;
    %assign/vec4 v0x1136e50_0, 0;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 80, 0, 10;
    %assign/vec4 v0x1136e50_0, 0;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 33, 0, 10;
    %assign/vec4 v0x1136e50_0, 0;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 320, 0, 10;
    %assign/vec4 v0x1136e50_0, 0;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 4, 0, 10;
    %assign/vec4 v0x1136e50_0, 0;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x1136250;
T_1 ;
    %wait E_0x10bd380;
    %load/vec4 v0x1136600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %load/vec4 v0x11366e0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x1136500_0, 0;
    %jmp T_1.10;
T_1.4 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1136500_0, 0;
    %jmp T_1.10;
T_1.5 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1136500_0, 0;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1136500_0, 0;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x1136500_0, 0;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x1136500_0, 0;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x1136500_0, 0;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x1136500_0, 0;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x1137540;
T_2 ;
    %wait E_0x10651e0;
    %load/vec4 v0x1137bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1137af0_0, 100;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1137850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x1137af0_0, 100;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x1137a20_0;
    %assign/vec4 v0x1137af0_0, 100;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1137d60;
T_3 ;
    %wait E_0x10651e0;
    %load/vec4 v0x11382c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1138200_0, 100;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1138120_0;
    %assign/vec4 v0x1138200_0, 100;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1138420;
T_4 ;
    %wait E_0x10651e0;
    %load/vec4 v0x1138980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x1138890_0, 100;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x11387b0_0;
    %assign/vec4 v0x1138890_0, 100;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x113de00;
T_5 ;
    %wait E_0x1128f60;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x113f970_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x113fab0_0, 0, 2;
    %load/vec4 v0x11402e0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x11402e0_0;
    %load/vec4 v0x1140760_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x11400a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x113f970_0, 0, 2;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x11402e0_0;
    %load/vec4 v0x1140840_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1140170_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x113f970_0, 0, 2;
T_5.4 ;
T_5.3 ;
T_5.0 ;
    %load/vec4 v0x1140420_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.6, 4;
    %load/vec4 v0x1140420_0;
    %load/vec4 v0x1140760_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x11400a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.8, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x113fab0_0, 0, 2;
    %jmp T_5.9;
T_5.8 ;
    %load/vec4 v0x1140420_0;
    %load/vec4 v0x1140840_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1140170_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x113fab0_0, 0, 2;
T_5.10 ;
T_5.9 ;
T_5.6 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x114a8a0;
T_6 ;
    %wait E_0x1145460;
    %load/vec4 v0x114c040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x114bf80_0;
    %load/vec4 v0x114be70_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x114bdb0, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1142b80;
T_7 ;
    %wait E_0x10651e0;
    %load/vec4 v0x1143180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11430b0_0, 100;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1142fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x1142ef0_0;
    %assign/vec4 v0x11430b0_0, 100;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x11432f0;
T_8 ;
    %wait E_0x10651e0;
    %load/vec4 v0x1143940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1143850_0, 100;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x11437b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x11436a0_0;
    %assign/vec4 v0x1143850_0, 100;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x11451e0;
T_9 ;
    %wait E_0x10651e0;
    %load/vec4 v0x11459a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1145870_0, 100;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x1145540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1145870_0, 100;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x11457b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x11456e0_0;
    %assign/vec4 v0x1145870_0, 100;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1143ab0;
T_10 ;
    %wait E_0x10651e0;
    %load/vec4 v0x11440b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1143fe0_0, 100;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x1143d60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1143fe0_0, 100;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x1143ee0_0;
    %assign/vec4 v0x1143fe0_0, 100;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x1145b40;
T_11 ;
    %wait E_0x10651e0;
    %load/vec4 v0x1146140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1146070_0, 100;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x1145df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1146070_0, 100;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x1145f70_0;
    %assign/vec4 v0x1146070_0, 100;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x1147000;
T_12 ;
    %wait E_0x10651e0;
    %load/vec4 v0x1147650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11475b0_0, 100;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x1147330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11475b0_0, 100;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x11474b0_0;
    %assign/vec4 v0x11475b0_0, 100;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x11487d0;
T_13 ;
    %wait E_0x10651e0;
    %load/vec4 v0x1148e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1148d80_0, 100;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x1148b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1148d80_0, 100;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x1148c80_0;
    %assign/vec4 v0x1148d80_0, 100;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x11491b0;
T_14 ;
    %wait E_0x10651e0;
    %load/vec4 v0x1149830_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1149760_0, 100;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x11494e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1149760_0, 100;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x1149660_0;
    %assign/vec4 v0x1149760_0, 100;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x1149980;
T_15 ;
    %wait E_0x10651e0;
    %load/vec4 v0x1149fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1149f00_0, 100;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x1149cb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1149f00_0, 100;
    %jmp T_15.3;
T_15.2 ;
    %load/vec4 v0x1149e30_0;
    %assign/vec4 v0x1149f00_0, 100;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x113a5d0;
T_16 ;
    %wait E_0x11294e0;
    %load/vec4 v0x113afa0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %jmp T_16.4;
T_16.0 ;
    %load/vec4 v0x113aec0_0;
    %load/vec4 v0x113b060_0;
    %and;
    %assign/vec4 v0x113b200_0, 100;
    %jmp T_16.4;
T_16.1 ;
    %load/vec4 v0x113aec0_0;
    %load/vec4 v0x113b060_0;
    %or;
    %assign/vec4 v0x113b200_0, 100;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v0x113b3c0_0;
    %assign/vec4 v0x113b200_0, 100;
    %jmp T_16.4;
T_16.3 ;
    %load/vec4 v0x113b2e0_0;
    %assign/vec4 v0x113b200_0, 100;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x1144200;
T_17 ;
    %wait E_0x10651e0;
    %load/vec4 v0x11447d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x11446d0_0, 100;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x11445e0_0;
    %assign/vec4 v0x11446d0_0, 100;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x1146240;
T_18 ;
    %wait E_0x10651e0;
    %load/vec4 v0x11467e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1146710_0, 100;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x1146620_0;
    %assign/vec4 v0x1146710_0, 100;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x11477e0;
T_19 ;
    %wait E_0x10651e0;
    %load/vec4 v0x1147d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1147ca0_0, 100;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x1147bc0_0;
    %assign/vec4 v0x1147ca0_0, 100;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x11448e0;
T_20 ;
    %wait E_0x10651e0;
    %load/vec4 v0x1144f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1144e90_0, 100;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x1144dd0_0;
    %assign/vec4 v0x1144e90_0, 100;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x1146910;
T_21 ;
    %wait E_0x10651e0;
    %load/vec4 v0x1146eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1146de0_0, 100;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x1146cf0_0;
    %assign/vec4 v0x1146de0_0, 100;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x1147ee0;
T_22 ;
    %wait E_0x10651e0;
    %load/vec4 v0x11486c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x11485c0_0, 100;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x11484d0_0;
    %assign/vec4 v0x11485c0_0, 100;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x11528b0;
T_23 ;
    %vpi_call 2 75 "$readmemh", "sum32.dat", v0x1152a80 {0 0 0};
    %end;
    .thread T_23;
    .scope S_0x1123020;
T_24 ;
    %wait E_0x10bd070;
    %load/vec4 v0x1135aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x108c550_0;
    %load/vec4 v0x10f6c80_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1108960, 0, 4;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x111fac0;
T_25 ;
    %vpi_call 2 34 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1135c00 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11530f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x11535c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x11531b0_0, 0, 32;
    %delay 2200, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x11535c0_0, 0;
    %delay 1000000, 0;
    %vpi_call 2 40 "$display", "Simulation failed (timeout)" {0 0 0};
    %vpi_call 2 41 "$display", "Executed cycles: %d", v0x11531b0_0 {0 0 0};
    %vpi_call 2 42 "$display", "Simulation time: %t", $time {0 0 0};
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_25;
    .scope S_0x111fac0;
T_26 ;
    %delay 500, 0;
    %load/vec4 v0x11530f0_0;
    %inv;
    %assign/vec4 v0x11530f0_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0x111fac0;
T_27 ;
    %wait E_0x1145460;
    %load/vec4 v0x11531b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x11531b0_0, 0, 32;
    %load/vec4 v0x11533d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %vpi_call 2 51 "$display", "Data [%d] is stored in Address [%d]", v0x1153660_0, v0x1153030_0 {0 0 0};
    %load/vec4 v0x1153030_0;
    %pushi/vec4 252, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1153660_0;
    %pushi/vec4 210, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %vpi_call 2 56 "$display", "Simulation completely successful" {0 0 0};
    %jmp T_27.3;
T_27.2 ;
    %vpi_call 2 58 "$display", "Simulation failed" {0 0 0};
T_27.3 ;
    %vpi_call 2 59 "$display", "Executed cycles: %d", v0x11531b0_0 {0 0 0};
    %vpi_call 2 60 "$display", "Simulation time: %t", $time {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
T_27.0 ;
    %jmp T_27;
    .thread T_27;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "sum32.v";
    "mips32.v";
