/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rx_1__0__MASK 0x40u
#define Rx_1__0__PC CYREG_PRT12_PC6
#define Rx_1__0__PORT 12u
#define Rx_1__0__SHIFT 6u
#define Rx_1__AG CYREG_PRT12_AG
#define Rx_1__BIE CYREG_PRT12_BIE
#define Rx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_1__BYP CYREG_PRT12_BYP
#define Rx_1__DM0 CYREG_PRT12_DM0
#define Rx_1__DM1 CYREG_PRT12_DM1
#define Rx_1__DM2 CYREG_PRT12_DM2
#define Rx_1__DR CYREG_PRT12_DR
#define Rx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_1__MASK 0x40u
#define Rx_1__PORT 12u
#define Rx_1__PRT CYREG_PRT12_PRT
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_1__PS CYREG_PRT12_PS
#define Rx_1__SHIFT 6u
#define Rx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_1__SLW CYREG_PRT12_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx_1__0__MASK 0x80u
#define Tx_1__0__PC CYREG_PRT12_PC7
#define Tx_1__0__PORT 12u
#define Tx_1__0__SHIFT 7u
#define Tx_1__AG CYREG_PRT12_AG
#define Tx_1__BIE CYREG_PRT12_BIE
#define Tx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_1__BYP CYREG_PRT12_BYP
#define Tx_1__DM0 CYREG_PRT12_DM0
#define Tx_1__DM1 CYREG_PRT12_DM1
#define Tx_1__DM2 CYREG_PRT12_DM2
#define Tx_1__DR CYREG_PRT12_DR
#define Tx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_1__MASK 0x80u
#define Tx_1__PORT 12u
#define Tx_1__PRT CYREG_PRT12_PRT
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_1__PS CYREG_PRT12_PS
#define Tx_1__SHIFT 7u
#define Tx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_1__SLW CYREG_PRT12_SLW

/* UART */
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB11_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB11_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB11_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB11_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB11_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB11_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB11_ST
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB11_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB11_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB11_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB11_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB11_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB11_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB11_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB11_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB11_F1
#define UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define UART_BUART_sRX_RxSts__2__MASK 0x04u
#define UART_BUART_sRX_RxSts__2__POS 2
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x3Cu
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB08_MSK
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB08_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B1_UDB08_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B1_UDB08_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B1_UDB08_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B1_UDB08_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B1_UDB08_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B1_UDB08_F1
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB08_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB08_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB08_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB08_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB08_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB08_F1
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB08_09_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB08_MSK
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB08_ST
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x01u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x02u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x02u
#define UART_RXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_RXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_RXInternalInterrupt__INTC_MASK 0x20u
#define UART_RXInternalInterrupt__INTC_NUMBER 5u
#define UART_RXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_RXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_5
#define UART_RXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_RXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define UART_TXInternalInterrupt__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define UART_TXInternalInterrupt__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define UART_TXInternalInterrupt__INTC_MASK 0x80u
#define UART_TXInternalInterrupt__INTC_NUMBER 7u
#define UART_TXInternalInterrupt__INTC_PRIOR_NUM 7u
#define UART_TXInternalInterrupt__INTC_PRIOR_REG CYREG_NVIC_PRI_7
#define UART_TXInternalInterrupt__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define UART_TXInternalInterrupt__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* DIP_0 */
#define DIP_0__0__INTTYPE CYREG_PICU3_INTTYPE0
#define DIP_0__0__MASK 0x01u
#define DIP_0__0__PC CYREG_PRT3_PC0
#define DIP_0__0__PORT 3u
#define DIP_0__0__SHIFT 0u
#define DIP_0__AG CYREG_PRT3_AG
#define DIP_0__AMUX CYREG_PRT3_AMUX
#define DIP_0__BIE CYREG_PRT3_BIE
#define DIP_0__BIT_MASK CYREG_PRT3_BIT_MASK
#define DIP_0__BYP CYREG_PRT3_BYP
#define DIP_0__CTL CYREG_PRT3_CTL
#define DIP_0__DM0 CYREG_PRT3_DM0
#define DIP_0__DM1 CYREG_PRT3_DM1
#define DIP_0__DM2 CYREG_PRT3_DM2
#define DIP_0__DR CYREG_PRT3_DR
#define DIP_0__INP_DIS CYREG_PRT3_INP_DIS
#define DIP_0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define DIP_0__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define DIP_0__LCD_EN CYREG_PRT3_LCD_EN
#define DIP_0__MASK 0x01u
#define DIP_0__PORT 3u
#define DIP_0__PRT CYREG_PRT3_PRT
#define DIP_0__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define DIP_0__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define DIP_0__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define DIP_0__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define DIP_0__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define DIP_0__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define DIP_0__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define DIP_0__PS CYREG_PRT3_PS
#define DIP_0__SHIFT 0u
#define DIP_0__SLW CYREG_PRT3_SLW

/* DIP_1 */
#define DIP_1__0__INTTYPE CYREG_PICU3_INTTYPE1
#define DIP_1__0__MASK 0x02u
#define DIP_1__0__PC CYREG_PRT3_PC1
#define DIP_1__0__PORT 3u
#define DIP_1__0__SHIFT 1u
#define DIP_1__AG CYREG_PRT3_AG
#define DIP_1__AMUX CYREG_PRT3_AMUX
#define DIP_1__BIE CYREG_PRT3_BIE
#define DIP_1__BIT_MASK CYREG_PRT3_BIT_MASK
#define DIP_1__BYP CYREG_PRT3_BYP
#define DIP_1__CTL CYREG_PRT3_CTL
#define DIP_1__DM0 CYREG_PRT3_DM0
#define DIP_1__DM1 CYREG_PRT3_DM1
#define DIP_1__DM2 CYREG_PRT3_DM2
#define DIP_1__DR CYREG_PRT3_DR
#define DIP_1__INP_DIS CYREG_PRT3_INP_DIS
#define DIP_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define DIP_1__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define DIP_1__LCD_EN CYREG_PRT3_LCD_EN
#define DIP_1__MASK 0x02u
#define DIP_1__PORT 3u
#define DIP_1__PRT CYREG_PRT3_PRT
#define DIP_1__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define DIP_1__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define DIP_1__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define DIP_1__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define DIP_1__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define DIP_1__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define DIP_1__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define DIP_1__PS CYREG_PRT3_PS
#define DIP_1__SHIFT 1u
#define DIP_1__SLW CYREG_PRT3_SLW

/* DIP_2 */
#define DIP_2__0__INTTYPE CYREG_PICU3_INTTYPE2
#define DIP_2__0__MASK 0x04u
#define DIP_2__0__PC CYREG_PRT3_PC2
#define DIP_2__0__PORT 3u
#define DIP_2__0__SHIFT 2u
#define DIP_2__AG CYREG_PRT3_AG
#define DIP_2__AMUX CYREG_PRT3_AMUX
#define DIP_2__BIE CYREG_PRT3_BIE
#define DIP_2__BIT_MASK CYREG_PRT3_BIT_MASK
#define DIP_2__BYP CYREG_PRT3_BYP
#define DIP_2__CTL CYREG_PRT3_CTL
#define DIP_2__DM0 CYREG_PRT3_DM0
#define DIP_2__DM1 CYREG_PRT3_DM1
#define DIP_2__DM2 CYREG_PRT3_DM2
#define DIP_2__DR CYREG_PRT3_DR
#define DIP_2__INP_DIS CYREG_PRT3_INP_DIS
#define DIP_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define DIP_2__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define DIP_2__LCD_EN CYREG_PRT3_LCD_EN
#define DIP_2__MASK 0x04u
#define DIP_2__PORT 3u
#define DIP_2__PRT CYREG_PRT3_PRT
#define DIP_2__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define DIP_2__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define DIP_2__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define DIP_2__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define DIP_2__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define DIP_2__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define DIP_2__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define DIP_2__PS CYREG_PRT3_PS
#define DIP_2__SHIFT 2u
#define DIP_2__SLW CYREG_PRT3_SLW

/* DIP_3 */
#define DIP_3__0__INTTYPE CYREG_PICU3_INTTYPE3
#define DIP_3__0__MASK 0x08u
#define DIP_3__0__PC CYREG_PRT3_PC3
#define DIP_3__0__PORT 3u
#define DIP_3__0__SHIFT 3u
#define DIP_3__AG CYREG_PRT3_AG
#define DIP_3__AMUX CYREG_PRT3_AMUX
#define DIP_3__BIE CYREG_PRT3_BIE
#define DIP_3__BIT_MASK CYREG_PRT3_BIT_MASK
#define DIP_3__BYP CYREG_PRT3_BYP
#define DIP_3__CTL CYREG_PRT3_CTL
#define DIP_3__DM0 CYREG_PRT3_DM0
#define DIP_3__DM1 CYREG_PRT3_DM1
#define DIP_3__DM2 CYREG_PRT3_DM2
#define DIP_3__DR CYREG_PRT3_DR
#define DIP_3__INP_DIS CYREG_PRT3_INP_DIS
#define DIP_3__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define DIP_3__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define DIP_3__LCD_EN CYREG_PRT3_LCD_EN
#define DIP_3__MASK 0x08u
#define DIP_3__PORT 3u
#define DIP_3__PRT CYREG_PRT3_PRT
#define DIP_3__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define DIP_3__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define DIP_3__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define DIP_3__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define DIP_3__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define DIP_3__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define DIP_3__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define DIP_3__PS CYREG_PRT3_PS
#define DIP_3__SHIFT 3u
#define DIP_3__SLW CYREG_PRT3_SLW

/* PWM_L */
#define PWM_L_CCW__0__INTTYPE CYREG_PICU2_INTTYPE0
#define PWM_L_CCW__0__MASK 0x01u
#define PWM_L_CCW__0__PC CYREG_PRT2_PC0
#define PWM_L_CCW__0__PORT 2u
#define PWM_L_CCW__0__SHIFT 0u
#define PWM_L_CCW__AG CYREG_PRT2_AG
#define PWM_L_CCW__AMUX CYREG_PRT2_AMUX
#define PWM_L_CCW__BIE CYREG_PRT2_BIE
#define PWM_L_CCW__BIT_MASK CYREG_PRT2_BIT_MASK
#define PWM_L_CCW__BYP CYREG_PRT2_BYP
#define PWM_L_CCW__CTL CYREG_PRT2_CTL
#define PWM_L_CCW__DM0 CYREG_PRT2_DM0
#define PWM_L_CCW__DM1 CYREG_PRT2_DM1
#define PWM_L_CCW__DM2 CYREG_PRT2_DM2
#define PWM_L_CCW__DR CYREG_PRT2_DR
#define PWM_L_CCW__INP_DIS CYREG_PRT2_INP_DIS
#define PWM_L_CCW__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define PWM_L_CCW__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define PWM_L_CCW__LCD_EN CYREG_PRT2_LCD_EN
#define PWM_L_CCW__MASK 0x01u
#define PWM_L_CCW__PORT 2u
#define PWM_L_CCW__PRT CYREG_PRT2_PRT
#define PWM_L_CCW__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define PWM_L_CCW__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define PWM_L_CCW__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define PWM_L_CCW__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define PWM_L_CCW__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define PWM_L_CCW__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define PWM_L_CCW__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define PWM_L_CCW__PS CYREG_PRT2_PS
#define PWM_L_CCW__SHIFT 0u
#define PWM_L_CCW__SLW CYREG_PRT2_SLW
#define PWM_L_CW__0__INTTYPE CYREG_PICU2_INTTYPE1
#define PWM_L_CW__0__MASK 0x02u
#define PWM_L_CW__0__PC CYREG_PRT2_PC1
#define PWM_L_CW__0__PORT 2u
#define PWM_L_CW__0__SHIFT 1u
#define PWM_L_CW__AG CYREG_PRT2_AG
#define PWM_L_CW__AMUX CYREG_PRT2_AMUX
#define PWM_L_CW__BIE CYREG_PRT2_BIE
#define PWM_L_CW__BIT_MASK CYREG_PRT2_BIT_MASK
#define PWM_L_CW__BYP CYREG_PRT2_BYP
#define PWM_L_CW__CTL CYREG_PRT2_CTL
#define PWM_L_CW__DM0 CYREG_PRT2_DM0
#define PWM_L_CW__DM1 CYREG_PRT2_DM1
#define PWM_L_CW__DM2 CYREG_PRT2_DM2
#define PWM_L_CW__DR CYREG_PRT2_DR
#define PWM_L_CW__INP_DIS CYREG_PRT2_INP_DIS
#define PWM_L_CW__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define PWM_L_CW__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define PWM_L_CW__LCD_EN CYREG_PRT2_LCD_EN
#define PWM_L_CW__MASK 0x02u
#define PWM_L_CW__PORT 2u
#define PWM_L_CW__PRT CYREG_PRT2_PRT
#define PWM_L_CW__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define PWM_L_CW__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define PWM_L_CW__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define PWM_L_CW__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define PWM_L_CW__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define PWM_L_CW__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define PWM_L_CW__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define PWM_L_CW__PS CYREG_PRT2_PS
#define PWM_L_CW__SHIFT 1u
#define PWM_L_CW__SLW CYREG_PRT2_SLW
#define PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define PWM_L_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define PWM_L_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_L_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_L_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define PWM_L_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB09_CTL
#define PWM_L_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define PWM_L_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB09_CTL
#define PWM_L_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define PWM_L_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_L_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define PWM_L_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define PWM_L_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB09_MSK
#define PWM_L_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define PWM_L_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define PWM_L_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define PWM_L_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define PWM_L_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define PWM_L_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define PWM_L_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define PWM_L_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define PWM_L_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB09_A0
#define PWM_L_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB09_A1
#define PWM_L_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define PWM_L_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB09_D0
#define PWM_L_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB09_D1
#define PWM_L_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define PWM_L_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define PWM_L_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB09_F0
#define PWM_L_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB09_F1
#define PWM_L_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define PWM_L_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL

/* PWM_R */
#define PWM_R_CCW__0__INTTYPE CYREG_PICU15_INTTYPE4
#define PWM_R_CCW__0__MASK 0x10u
#define PWM_R_CCW__0__PC CYREG_IO_PC_PRT15_PC4
#define PWM_R_CCW__0__PORT 15u
#define PWM_R_CCW__0__SHIFT 4u
#define PWM_R_CCW__AG CYREG_PRT15_AG
#define PWM_R_CCW__AMUX CYREG_PRT15_AMUX
#define PWM_R_CCW__BIE CYREG_PRT15_BIE
#define PWM_R_CCW__BIT_MASK CYREG_PRT15_BIT_MASK
#define PWM_R_CCW__BYP CYREG_PRT15_BYP
#define PWM_R_CCW__CTL CYREG_PRT15_CTL
#define PWM_R_CCW__DM0 CYREG_PRT15_DM0
#define PWM_R_CCW__DM1 CYREG_PRT15_DM1
#define PWM_R_CCW__DM2 CYREG_PRT15_DM2
#define PWM_R_CCW__DR CYREG_PRT15_DR
#define PWM_R_CCW__INP_DIS CYREG_PRT15_INP_DIS
#define PWM_R_CCW__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define PWM_R_CCW__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define PWM_R_CCW__LCD_EN CYREG_PRT15_LCD_EN
#define PWM_R_CCW__MASK 0x10u
#define PWM_R_CCW__PORT 15u
#define PWM_R_CCW__PRT CYREG_PRT15_PRT
#define PWM_R_CCW__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define PWM_R_CCW__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define PWM_R_CCW__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define PWM_R_CCW__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define PWM_R_CCW__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define PWM_R_CCW__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define PWM_R_CCW__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define PWM_R_CCW__PS CYREG_PRT15_PS
#define PWM_R_CCW__SHIFT 4u
#define PWM_R_CCW__SLW CYREG_PRT15_SLW
#define PWM_R_CW__0__INTTYPE CYREG_PICU15_INTTYPE5
#define PWM_R_CW__0__MASK 0x20u
#define PWM_R_CW__0__PC CYREG_IO_PC_PRT15_PC5
#define PWM_R_CW__0__PORT 15u
#define PWM_R_CW__0__SHIFT 5u
#define PWM_R_CW__AG CYREG_PRT15_AG
#define PWM_R_CW__AMUX CYREG_PRT15_AMUX
#define PWM_R_CW__BIE CYREG_PRT15_BIE
#define PWM_R_CW__BIT_MASK CYREG_PRT15_BIT_MASK
#define PWM_R_CW__BYP CYREG_PRT15_BYP
#define PWM_R_CW__CTL CYREG_PRT15_CTL
#define PWM_R_CW__DM0 CYREG_PRT15_DM0
#define PWM_R_CW__DM1 CYREG_PRT15_DM1
#define PWM_R_CW__DM2 CYREG_PRT15_DM2
#define PWM_R_CW__DR CYREG_PRT15_DR
#define PWM_R_CW__INP_DIS CYREG_PRT15_INP_DIS
#define PWM_R_CW__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define PWM_R_CW__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define PWM_R_CW__LCD_EN CYREG_PRT15_LCD_EN
#define PWM_R_CW__MASK 0x20u
#define PWM_R_CW__PORT 15u
#define PWM_R_CW__PRT CYREG_PRT15_PRT
#define PWM_R_CW__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define PWM_R_CW__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define PWM_R_CW__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define PWM_R_CW__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define PWM_R_CW__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define PWM_R_CW__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define PWM_R_CW__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define PWM_R_CW__PS CYREG_PRT15_PS
#define PWM_R_CW__SHIFT 5u
#define PWM_R_CW__SLW CYREG_PRT15_SLW
#define PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define PWM_R_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define PWM_R_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_R_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_R_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define PWM_R_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB10_CTL
#define PWM_R_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define PWM_R_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB10_CTL
#define PWM_R_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define PWM_R_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_R_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define PWM_R_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define PWM_R_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB10_MSK
#define PWM_R_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define PWM_R_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define PWM_R_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define PWM_R_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define PWM_R_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define PWM_R_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define PWM_R_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define PWM_R_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define PWM_R_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B1_UDB09_A0
#define PWM_R_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B1_UDB09_A1
#define PWM_R_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define PWM_R_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B1_UDB09_D0
#define PWM_R_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B1_UDB09_D1
#define PWM_R_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define PWM_R_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define PWM_R_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B1_UDB09_F0
#define PWM_R_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B1_UDB09_F1
#define PWM_R_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define PWM_R_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL

/* rx_isr */
#define rx_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define rx_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define rx_isr__INTC_MASK 0x800u
#define rx_isr__INTC_NUMBER 11u
#define rx_isr__INTC_PRIOR_NUM 7u
#define rx_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_11
#define rx_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define rx_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* tx_isr */
#define tx_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define tx_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define tx_isr__INTC_MASK 0x2000u
#define tx_isr__INTC_NUMBER 13u
#define tx_isr__INTC_PRIOR_NUM 7u
#define tx_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_13
#define tx_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define tx_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG3_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG3_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG3_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x03u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x08u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x08u

/* Clock_2 */
#define Clock_2__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_2__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_2__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_2__CFG2_SRC_SEL_MASK 0x07u
#define Clock_2__INDEX 0x00u
#define Clock_2__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_2__PM_ACT_MSK 0x01u
#define Clock_2__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_2__PM_STBY_MSK 0x01u

/* Clock_3 */
#define Clock_3__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define Clock_3__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define Clock_3__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define Clock_3__CFG2_SRC_SEL_MASK 0x07u
#define Clock_3__INDEX 0x02u
#define Clock_3__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_3__PM_ACT_MSK 0x04u
#define Clock_3__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_3__PM_STBY_MSK 0x04u

/* USBUART */
#define USBUART_arb_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_arb_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_arb_int__INTC_MASK 0x400000u
#define USBUART_arb_int__INTC_NUMBER 22u
#define USBUART_arb_int__INTC_PRIOR_NUM 7u
#define USBUART_arb_int__INTC_PRIOR_REG CYREG_NVIC_PRI_22
#define USBUART_arb_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_arb_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_bus_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_bus_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_bus_reset__INTC_MASK 0x800000u
#define USBUART_bus_reset__INTC_NUMBER 23u
#define USBUART_bus_reset__INTC_PRIOR_NUM 7u
#define USBUART_bus_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_23
#define USBUART_bus_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_bus_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_Dm__0__INTTYPE CYREG_PICU15_INTTYPE7
#define USBUART_Dm__0__MASK 0x80u
#define USBUART_Dm__0__PC CYREG_IO_PC_PRT15_7_6_PC1
#define USBUART_Dm__0__PORT 15u
#define USBUART_Dm__0__SHIFT 7u
#define USBUART_Dm__AG CYREG_PRT15_AG
#define USBUART_Dm__AMUX CYREG_PRT15_AMUX
#define USBUART_Dm__BIE CYREG_PRT15_BIE
#define USBUART_Dm__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dm__BYP CYREG_PRT15_BYP
#define USBUART_Dm__CTL CYREG_PRT15_CTL
#define USBUART_Dm__DM0 CYREG_PRT15_DM0
#define USBUART_Dm__DM1 CYREG_PRT15_DM1
#define USBUART_Dm__DM2 CYREG_PRT15_DM2
#define USBUART_Dm__DR CYREG_PRT15_DR
#define USBUART_Dm__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dm__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_Dm__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dm__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dm__MASK 0x80u
#define USBUART_Dm__PORT 15u
#define USBUART_Dm__PRT CYREG_PRT15_PRT
#define USBUART_Dm__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dm__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dm__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dm__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dm__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dm__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dm__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dm__PS CYREG_PRT15_PS
#define USBUART_Dm__SHIFT 7u
#define USBUART_Dm__SLW CYREG_PRT15_SLW
#define USBUART_Dp__0__INTTYPE CYREG_PICU15_INTTYPE6
#define USBUART_Dp__0__MASK 0x40u
#define USBUART_Dp__0__PC CYREG_IO_PC_PRT15_7_6_PC0
#define USBUART_Dp__0__PORT 15u
#define USBUART_Dp__0__SHIFT 6u
#define USBUART_Dp__AG CYREG_PRT15_AG
#define USBUART_Dp__AMUX CYREG_PRT15_AMUX
#define USBUART_Dp__BIE CYREG_PRT15_BIE
#define USBUART_Dp__BIT_MASK CYREG_PRT15_BIT_MASK
#define USBUART_Dp__BYP CYREG_PRT15_BYP
#define USBUART_Dp__CTL CYREG_PRT15_CTL
#define USBUART_Dp__DM0 CYREG_PRT15_DM0
#define USBUART_Dp__DM1 CYREG_PRT15_DM1
#define USBUART_Dp__DM2 CYREG_PRT15_DM2
#define USBUART_Dp__DR CYREG_PRT15_DR
#define USBUART_Dp__INP_DIS CYREG_PRT15_INP_DIS
#define USBUART_Dp__INTSTAT CYREG_PICU15_INTSTAT
#define USBUART_Dp__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define USBUART_Dp__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define USBUART_Dp__LCD_EN CYREG_PRT15_LCD_EN
#define USBUART_Dp__MASK 0x40u
#define USBUART_Dp__PORT 15u
#define USBUART_Dp__PRT CYREG_PRT15_PRT
#define USBUART_Dp__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define USBUART_Dp__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define USBUART_Dp__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define USBUART_Dp__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define USBUART_Dp__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define USBUART_Dp__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define USBUART_Dp__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define USBUART_Dp__PS CYREG_PRT15_PS
#define USBUART_Dp__SHIFT 6u
#define USBUART_Dp__SLW CYREG_PRT15_SLW
#define USBUART_Dp__SNAP CYREG_PICU_15_SNAP_15
#define USBUART_dp_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_dp_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_dp_int__INTC_MASK 0x1000u
#define USBUART_dp_int__INTC_NUMBER 12u
#define USBUART_dp_int__INTC_PRIOR_NUM 7u
#define USBUART_dp_int__INTC_PRIOR_REG CYREG_NVIC_PRI_12
#define USBUART_dp_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_dp_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_0__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_0__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_0__INTC_MASK 0x1000000u
#define USBUART_ep_0__INTC_NUMBER 24u
#define USBUART_ep_0__INTC_PRIOR_NUM 7u
#define USBUART_ep_0__INTC_PRIOR_REG CYREG_NVIC_PRI_24
#define USBUART_ep_0__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_0__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_1__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_1__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_1__INTC_MASK 0x100u
#define USBUART_ep_1__INTC_NUMBER 8u
#define USBUART_ep_1__INTC_PRIOR_NUM 7u
#define USBUART_ep_1__INTC_PRIOR_REG CYREG_NVIC_PRI_8
#define USBUART_ep_1__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_1__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_2__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_2__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_2__INTC_MASK 0x200u
#define USBUART_ep_2__INTC_NUMBER 9u
#define USBUART_ep_2__INTC_PRIOR_NUM 7u
#define USBUART_ep_2__INTC_PRIOR_REG CYREG_NVIC_PRI_9
#define USBUART_ep_2__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_2__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_ep_3__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_ep_3__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_ep_3__INTC_MASK 0x400u
#define USBUART_ep_3__INTC_NUMBER 10u
#define USBUART_ep_3__INTC_PRIOR_NUM 7u
#define USBUART_ep_3__INTC_PRIOR_REG CYREG_NVIC_PRI_10
#define USBUART_ep_3__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_ep_3__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_sof_int__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define USBUART_sof_int__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define USBUART_sof_int__INTC_MASK 0x200000u
#define USBUART_sof_int__INTC_NUMBER 21u
#define USBUART_sof_int__INTC_PRIOR_NUM 7u
#define USBUART_sof_int__INTC_PRIOR_REG CYREG_NVIC_PRI_21
#define USBUART_sof_int__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define USBUART_sof_int__INTC_SET_PD_REG CYREG_NVIC_SETPEND0
#define USBUART_USB__ARB_CFG CYREG_USB_ARB_CFG
#define USBUART_USB__ARB_EP1_CFG CYREG_USB_ARB_EP1_CFG
#define USBUART_USB__ARB_EP1_INT_EN CYREG_USB_ARB_EP1_INT_EN
#define USBUART_USB__ARB_EP1_SR CYREG_USB_ARB_EP1_SR
#define USBUART_USB__ARB_EP2_CFG CYREG_USB_ARB_EP2_CFG
#define USBUART_USB__ARB_EP2_INT_EN CYREG_USB_ARB_EP2_INT_EN
#define USBUART_USB__ARB_EP2_SR CYREG_USB_ARB_EP2_SR
#define USBUART_USB__ARB_EP3_CFG CYREG_USB_ARB_EP3_CFG
#define USBUART_USB__ARB_EP3_INT_EN CYREG_USB_ARB_EP3_INT_EN
#define USBUART_USB__ARB_EP3_SR CYREG_USB_ARB_EP3_SR
#define USBUART_USB__ARB_EP4_CFG CYREG_USB_ARB_EP4_CFG
#define USBUART_USB__ARB_EP4_INT_EN CYREG_USB_ARB_EP4_INT_EN
#define USBUART_USB__ARB_EP4_SR CYREG_USB_ARB_EP4_SR
#define USBUART_USB__ARB_EP5_CFG CYREG_USB_ARB_EP5_CFG
#define USBUART_USB__ARB_EP5_INT_EN CYREG_USB_ARB_EP5_INT_EN
#define USBUART_USB__ARB_EP5_SR CYREG_USB_ARB_EP5_SR
#define USBUART_USB__ARB_EP6_CFG CYREG_USB_ARB_EP6_CFG
#define USBUART_USB__ARB_EP6_INT_EN CYREG_USB_ARB_EP6_INT_EN
#define USBUART_USB__ARB_EP6_SR CYREG_USB_ARB_EP6_SR
#define USBUART_USB__ARB_EP7_CFG CYREG_USB_ARB_EP7_CFG
#define USBUART_USB__ARB_EP7_INT_EN CYREG_USB_ARB_EP7_INT_EN
#define USBUART_USB__ARB_EP7_SR CYREG_USB_ARB_EP7_SR
#define USBUART_USB__ARB_EP8_CFG CYREG_USB_ARB_EP8_CFG
#define USBUART_USB__ARB_EP8_INT_EN CYREG_USB_ARB_EP8_INT_EN
#define USBUART_USB__ARB_EP8_SR CYREG_USB_ARB_EP8_SR
#define USBUART_USB__ARB_INT_EN CYREG_USB_ARB_INT_EN
#define USBUART_USB__ARB_INT_SR CYREG_USB_ARB_INT_SR
#define USBUART_USB__ARB_RW1_DR CYREG_USB_ARB_RW1_DR
#define USBUART_USB__ARB_RW1_RA CYREG_USB_ARB_RW1_RA
#define USBUART_USB__ARB_RW1_RA_MSB CYREG_USB_ARB_RW1_RA_MSB
#define USBUART_USB__ARB_RW1_WA CYREG_USB_ARB_RW1_WA
#define USBUART_USB__ARB_RW1_WA_MSB CYREG_USB_ARB_RW1_WA_MSB
#define USBUART_USB__ARB_RW2_DR CYREG_USB_ARB_RW2_DR
#define USBUART_USB__ARB_RW2_RA CYREG_USB_ARB_RW2_RA
#define USBUART_USB__ARB_RW2_RA_MSB CYREG_USB_ARB_RW2_RA_MSB
#define USBUART_USB__ARB_RW2_WA CYREG_USB_ARB_RW2_WA
#define USBUART_USB__ARB_RW2_WA_MSB CYREG_USB_ARB_RW2_WA_MSB
#define USBUART_USB__ARB_RW3_DR CYREG_USB_ARB_RW3_DR
#define USBUART_USB__ARB_RW3_RA CYREG_USB_ARB_RW3_RA
#define USBUART_USB__ARB_RW3_RA_MSB CYREG_USB_ARB_RW3_RA_MSB
#define USBUART_USB__ARB_RW3_WA CYREG_USB_ARB_RW3_WA
#define USBUART_USB__ARB_RW3_WA_MSB CYREG_USB_ARB_RW3_WA_MSB
#define USBUART_USB__ARB_RW4_DR CYREG_USB_ARB_RW4_DR
#define USBUART_USB__ARB_RW4_RA CYREG_USB_ARB_RW4_RA
#define USBUART_USB__ARB_RW4_RA_MSB CYREG_USB_ARB_RW4_RA_MSB
#define USBUART_USB__ARB_RW4_WA CYREG_USB_ARB_RW4_WA
#define USBUART_USB__ARB_RW4_WA_MSB CYREG_USB_ARB_RW4_WA_MSB
#define USBUART_USB__ARB_RW5_DR CYREG_USB_ARB_RW5_DR
#define USBUART_USB__ARB_RW5_RA CYREG_USB_ARB_RW5_RA
#define USBUART_USB__ARB_RW5_RA_MSB CYREG_USB_ARB_RW5_RA_MSB
#define USBUART_USB__ARB_RW5_WA CYREG_USB_ARB_RW5_WA
#define USBUART_USB__ARB_RW5_WA_MSB CYREG_USB_ARB_RW5_WA_MSB
#define USBUART_USB__ARB_RW6_DR CYREG_USB_ARB_RW6_DR
#define USBUART_USB__ARB_RW6_RA CYREG_USB_ARB_RW6_RA
#define USBUART_USB__ARB_RW6_RA_MSB CYREG_USB_ARB_RW6_RA_MSB
#define USBUART_USB__ARB_RW6_WA CYREG_USB_ARB_RW6_WA
#define USBUART_USB__ARB_RW6_WA_MSB CYREG_USB_ARB_RW6_WA_MSB
#define USBUART_USB__ARB_RW7_DR CYREG_USB_ARB_RW7_DR
#define USBUART_USB__ARB_RW7_RA CYREG_USB_ARB_RW7_RA
#define USBUART_USB__ARB_RW7_RA_MSB CYREG_USB_ARB_RW7_RA_MSB
#define USBUART_USB__ARB_RW7_WA CYREG_USB_ARB_RW7_WA
#define USBUART_USB__ARB_RW7_WA_MSB CYREG_USB_ARB_RW7_WA_MSB
#define USBUART_USB__ARB_RW8_DR CYREG_USB_ARB_RW8_DR
#define USBUART_USB__ARB_RW8_RA CYREG_USB_ARB_RW8_RA
#define USBUART_USB__ARB_RW8_RA_MSB CYREG_USB_ARB_RW8_RA_MSB
#define USBUART_USB__ARB_RW8_WA CYREG_USB_ARB_RW8_WA
#define USBUART_USB__ARB_RW8_WA_MSB CYREG_USB_ARB_RW8_WA_MSB
#define USBUART_USB__BUF_SIZE CYREG_USB_BUF_SIZE
#define USBUART_USB__BUS_RST_CNT CYREG_USB_BUS_RST_CNT
#define USBUART_USB__CR0 CYREG_USB_CR0
#define USBUART_USB__CR1 CYREG_USB_CR1
#define USBUART_USB__CWA CYREG_USB_CWA
#define USBUART_USB__CWA_MSB CYREG_USB_CWA_MSB
#define USBUART_USB__DMA_THRES CYREG_USB_DMA_THRES
#define USBUART_USB__DMA_THRES_MSB CYREG_USB_DMA_THRES_MSB
#define USBUART_USB__DYN_RECONFIG CYREG_USB_DYN_RECONFIG
#define USBUART_USB__EP_ACTIVE CYREG_USB_EP_ACTIVE
#define USBUART_USB__EP_TYPE CYREG_USB_EP_TYPE
#define USBUART_USB__EP0_CNT CYREG_USB_EP0_CNT
#define USBUART_USB__EP0_CR CYREG_USB_EP0_CR
#define USBUART_USB__EP0_DR0 CYREG_USB_EP0_DR0
#define USBUART_USB__EP0_DR1 CYREG_USB_EP0_DR1
#define USBUART_USB__EP0_DR2 CYREG_USB_EP0_DR2
#define USBUART_USB__EP0_DR3 CYREG_USB_EP0_DR3
#define USBUART_USB__EP0_DR4 CYREG_USB_EP0_DR4
#define USBUART_USB__EP0_DR5 CYREG_USB_EP0_DR5
#define USBUART_USB__EP0_DR6 CYREG_USB_EP0_DR6
#define USBUART_USB__EP0_DR7 CYREG_USB_EP0_DR7
#define USBUART_USB__MEM_DATA CYREG_USB_MEM_DATA_MBASE
#define USBUART_USB__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define USBUART_USB__PM_ACT_MSK 0x01u
#define USBUART_USB__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define USBUART_USB__PM_STBY_MSK 0x01u
#define USBUART_USB__SIE_EP_INT_EN CYREG_USB_SIE_EP_INT_EN
#define USBUART_USB__SIE_EP_INT_SR CYREG_USB_SIE_EP_INT_SR
#define USBUART_USB__SIE_EP1_CNT0 CYREG_USB_SIE_EP1_CNT0
#define USBUART_USB__SIE_EP1_CNT1 CYREG_USB_SIE_EP1_CNT1
#define USBUART_USB__SIE_EP1_CR0 CYREG_USB_SIE_EP1_CR0
#define USBUART_USB__SIE_EP2_CNT0 CYREG_USB_SIE_EP2_CNT0
#define USBUART_USB__SIE_EP2_CNT1 CYREG_USB_SIE_EP2_CNT1
#define USBUART_USB__SIE_EP2_CR0 CYREG_USB_SIE_EP2_CR0
#define USBUART_USB__SIE_EP3_CNT0 CYREG_USB_SIE_EP3_CNT0
#define USBUART_USB__SIE_EP3_CNT1 CYREG_USB_SIE_EP3_CNT1
#define USBUART_USB__SIE_EP3_CR0 CYREG_USB_SIE_EP3_CR0
#define USBUART_USB__SIE_EP4_CNT0 CYREG_USB_SIE_EP4_CNT0
#define USBUART_USB__SIE_EP4_CNT1 CYREG_USB_SIE_EP4_CNT1
#define USBUART_USB__SIE_EP4_CR0 CYREG_USB_SIE_EP4_CR0
#define USBUART_USB__SIE_EP5_CNT0 CYREG_USB_SIE_EP5_CNT0
#define USBUART_USB__SIE_EP5_CNT1 CYREG_USB_SIE_EP5_CNT1
#define USBUART_USB__SIE_EP5_CR0 CYREG_USB_SIE_EP5_CR0
#define USBUART_USB__SIE_EP6_CNT0 CYREG_USB_SIE_EP6_CNT0
#define USBUART_USB__SIE_EP6_CNT1 CYREG_USB_SIE_EP6_CNT1
#define USBUART_USB__SIE_EP6_CR0 CYREG_USB_SIE_EP6_CR0
#define USBUART_USB__SIE_EP7_CNT0 CYREG_USB_SIE_EP7_CNT0
#define USBUART_USB__SIE_EP7_CNT1 CYREG_USB_SIE_EP7_CNT1
#define USBUART_USB__SIE_EP7_CR0 CYREG_USB_SIE_EP7_CR0
#define USBUART_USB__SIE_EP8_CNT0 CYREG_USB_SIE_EP8_CNT0
#define USBUART_USB__SIE_EP8_CNT1 CYREG_USB_SIE_EP8_CNT1
#define USBUART_USB__SIE_EP8_CR0 CYREG_USB_SIE_EP8_CR0
#define USBUART_USB__SOF0 CYREG_USB_SOF0
#define USBUART_USB__SOF1 CYREG_USB_SOF1
#define USBUART_USB__USB_CLK_EN CYREG_USB_USB_CLK_EN
#define USBUART_USB__USBIO_CR0 CYREG_USB_USBIO_CR0
#define USBUART_USB__USBIO_CR1 CYREG_USB_USBIO_CR1

/* PWM_RESET */
#define PWM_RESET_Sync_ctrl_reg__0__MASK 0x01u
#define PWM_RESET_Sync_ctrl_reg__0__POS 0
#define PWM_RESET_Sync_ctrl_reg__1__MASK 0x02u
#define PWM_RESET_Sync_ctrl_reg__1__POS 1
#define PWM_RESET_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define PWM_RESET_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define PWM_RESET_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define PWM_RESET_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define PWM_RESET_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define PWM_RESET_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define PWM_RESET_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define PWM_RESET_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define PWM_RESET_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define PWM_RESET_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define PWM_RESET_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB09_CTL
#define PWM_RESET_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define PWM_RESET_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB09_CTL
#define PWM_RESET_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define PWM_RESET_Sync_ctrl_reg__MASK 0x03u
#define PWM_RESET_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define PWM_RESET_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define PWM_RESET_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB09_MSK

/* ENC_L0_ISR */
#define ENC_L0_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ENC_L0_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ENC_L0_ISR__INTC_MASK 0x04u
#define ENC_L0_ISR__INTC_NUMBER 2u
#define ENC_L0_ISR__INTC_PRIOR_NUM 7u
#define ENC_L0_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_2
#define ENC_L0_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ENC_L0_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ENC_L1_ISR */
#define ENC_L1_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ENC_L1_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ENC_L1_ISR__INTC_MASK 0x10u
#define ENC_L1_ISR__INTC_NUMBER 4u
#define ENC_L1_ISR__INTC_PRIOR_NUM 7u
#define ENC_L1_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_4
#define ENC_L1_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ENC_L1_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ENC_R0_ISR */
#define ENC_R0_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ENC_R0_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ENC_R0_ISR__INTC_MASK 0x08u
#define ENC_R0_ISR__INTC_NUMBER 3u
#define ENC_R0_ISR__INTC_PRIOR_NUM 7u
#define ENC_R0_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_3
#define ENC_R0_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ENC_R0_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ENC_R1_ISR */
#define ENC_R1_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ENC_R1_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ENC_R1_ISR__INTC_MASK 0x40u
#define ENC_R1_ISR__INTC_NUMBER 6u
#define ENC_R1_ISR__INTC_PRIOR_NUM 7u
#define ENC_R1_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define ENC_R1_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ENC_R1_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Encoder_L0 */
#define Encoder_L0__0__INTTYPE CYREG_PICU3_INTTYPE7
#define Encoder_L0__0__MASK 0x80u
#define Encoder_L0__0__PC CYREG_PRT3_PC7
#define Encoder_L0__0__PORT 3u
#define Encoder_L0__0__SHIFT 7u
#define Encoder_L0__AG CYREG_PRT3_AG
#define Encoder_L0__AMUX CYREG_PRT3_AMUX
#define Encoder_L0__BIE CYREG_PRT3_BIE
#define Encoder_L0__BIT_MASK CYREG_PRT3_BIT_MASK
#define Encoder_L0__BYP CYREG_PRT3_BYP
#define Encoder_L0__CTL CYREG_PRT3_CTL
#define Encoder_L0__DM0 CYREG_PRT3_DM0
#define Encoder_L0__DM1 CYREG_PRT3_DM1
#define Encoder_L0__DM2 CYREG_PRT3_DM2
#define Encoder_L0__DR CYREG_PRT3_DR
#define Encoder_L0__INP_DIS CYREG_PRT3_INP_DIS
#define Encoder_L0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Encoder_L0__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Encoder_L0__LCD_EN CYREG_PRT3_LCD_EN
#define Encoder_L0__MASK 0x80u
#define Encoder_L0__PORT 3u
#define Encoder_L0__PRT CYREG_PRT3_PRT
#define Encoder_L0__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Encoder_L0__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Encoder_L0__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Encoder_L0__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Encoder_L0__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Encoder_L0__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Encoder_L0__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Encoder_L0__PS CYREG_PRT3_PS
#define Encoder_L0__SHIFT 7u
#define Encoder_L0__SLW CYREG_PRT3_SLW

/* Encoder_L1 */
#define Encoder_L1__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Encoder_L1__0__MASK 0x01u
#define Encoder_L1__0__PC CYREG_PRT0_PC0
#define Encoder_L1__0__PORT 0u
#define Encoder_L1__0__SHIFT 0u
#define Encoder_L1__AG CYREG_PRT0_AG
#define Encoder_L1__AMUX CYREG_PRT0_AMUX
#define Encoder_L1__BIE CYREG_PRT0_BIE
#define Encoder_L1__BIT_MASK CYREG_PRT0_BIT_MASK
#define Encoder_L1__BYP CYREG_PRT0_BYP
#define Encoder_L1__CTL CYREG_PRT0_CTL
#define Encoder_L1__DM0 CYREG_PRT0_DM0
#define Encoder_L1__DM1 CYREG_PRT0_DM1
#define Encoder_L1__DM2 CYREG_PRT0_DM2
#define Encoder_L1__DR CYREG_PRT0_DR
#define Encoder_L1__INP_DIS CYREG_PRT0_INP_DIS
#define Encoder_L1__INTSTAT CYREG_PICU0_INTSTAT
#define Encoder_L1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Encoder_L1__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Encoder_L1__LCD_EN CYREG_PRT0_LCD_EN
#define Encoder_L1__MASK 0x01u
#define Encoder_L1__PORT 0u
#define Encoder_L1__PRT CYREG_PRT0_PRT
#define Encoder_L1__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Encoder_L1__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Encoder_L1__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Encoder_L1__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Encoder_L1__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Encoder_L1__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Encoder_L1__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Encoder_L1__PS CYREG_PRT0_PS
#define Encoder_L1__SHIFT 0u
#define Encoder_L1__SLW CYREG_PRT0_SLW
#define Encoder_L1__SNAP CYREG_PICU0_SNAP

/* Encoder_R0 */
#define Encoder_R0__0__INTTYPE CYREG_PICU12_INTTYPE1
#define Encoder_R0__0__MASK 0x02u
#define Encoder_R0__0__PC CYREG_PRT12_PC1
#define Encoder_R0__0__PORT 12u
#define Encoder_R0__0__SHIFT 1u
#define Encoder_R0__AG CYREG_PRT12_AG
#define Encoder_R0__BIE CYREG_PRT12_BIE
#define Encoder_R0__BIT_MASK CYREG_PRT12_BIT_MASK
#define Encoder_R0__BYP CYREG_PRT12_BYP
#define Encoder_R0__DM0 CYREG_PRT12_DM0
#define Encoder_R0__DM1 CYREG_PRT12_DM1
#define Encoder_R0__DM2 CYREG_PRT12_DM2
#define Encoder_R0__DR CYREG_PRT12_DR
#define Encoder_R0__INP_DIS CYREG_PRT12_INP_DIS
#define Encoder_R0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Encoder_R0__MASK 0x02u
#define Encoder_R0__PORT 12u
#define Encoder_R0__PRT CYREG_PRT12_PRT
#define Encoder_R0__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Encoder_R0__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Encoder_R0__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Encoder_R0__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Encoder_R0__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Encoder_R0__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Encoder_R0__PS CYREG_PRT12_PS
#define Encoder_R0__SHIFT 1u
#define Encoder_R0__SIO_CFG CYREG_PRT12_SIO_CFG
#define Encoder_R0__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Encoder_R0__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Encoder_R0__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Encoder_R0__SLW CYREG_PRT12_SLW

/* Encoder_R1 */
#define Encoder_R1__0__INTTYPE CYREG_PICU2_INTTYPE6
#define Encoder_R1__0__MASK 0x40u
#define Encoder_R1__0__PC CYREG_PRT2_PC6
#define Encoder_R1__0__PORT 2u
#define Encoder_R1__0__SHIFT 6u
#define Encoder_R1__AG CYREG_PRT2_AG
#define Encoder_R1__AMUX CYREG_PRT2_AMUX
#define Encoder_R1__BIE CYREG_PRT2_BIE
#define Encoder_R1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Encoder_R1__BYP CYREG_PRT2_BYP
#define Encoder_R1__CTL CYREG_PRT2_CTL
#define Encoder_R1__DM0 CYREG_PRT2_DM0
#define Encoder_R1__DM1 CYREG_PRT2_DM1
#define Encoder_R1__DM2 CYREG_PRT2_DM2
#define Encoder_R1__DR CYREG_PRT2_DR
#define Encoder_R1__INP_DIS CYREG_PRT2_INP_DIS
#define Encoder_R1__INTSTAT CYREG_PICU2_INTSTAT
#define Encoder_R1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Encoder_R1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Encoder_R1__LCD_EN CYREG_PRT2_LCD_EN
#define Encoder_R1__MASK 0x40u
#define Encoder_R1__PORT 2u
#define Encoder_R1__PRT CYREG_PRT2_PRT
#define Encoder_R1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Encoder_R1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Encoder_R1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Encoder_R1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Encoder_R1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Encoder_R1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Encoder_R1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Encoder_R1__PS CYREG_PRT2_PS
#define Encoder_R1__SHIFT 6u
#define Encoder_R1__SLW CYREG_PRT2_SLW
#define Encoder_R1__SNAP CYREG_PICU2_SNAP

/* ROBOT_ID_REG */
#define ROBOT_ID_REG_sts_sts_reg__0__MASK 0x01u
#define ROBOT_ID_REG_sts_sts_reg__0__POS 0
#define ROBOT_ID_REG_sts_sts_reg__1__MASK 0x02u
#define ROBOT_ID_REG_sts_sts_reg__1__POS 1
#define ROBOT_ID_REG_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define ROBOT_ID_REG_sts_sts_reg__16BIT_STATUS_REG CYREG_B1_UDB05_06_ST
#define ROBOT_ID_REG_sts_sts_reg__2__MASK 0x04u
#define ROBOT_ID_REG_sts_sts_reg__2__POS 2
#define ROBOT_ID_REG_sts_sts_reg__3__MASK 0x08u
#define ROBOT_ID_REG_sts_sts_reg__3__POS 3
#define ROBOT_ID_REG_sts_sts_reg__MASK 0x0Fu
#define ROBOT_ID_REG_sts_sts_reg__MASK_REG CYREG_B1_UDB05_MSK
#define ROBOT_ID_REG_sts_sts_reg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define ROBOT_ID_REG_sts_sts_reg__PER_ST_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define ROBOT_ID_REG_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define ROBOT_ID_REG_sts_sts_reg__STATUS_CNT_REG CYREG_B1_UDB05_ST_CTL
#define ROBOT_ID_REG_sts_sts_reg__STATUS_CONTROL_REG CYREG_B1_UDB05_ST_CTL
#define ROBOT_ID_REG_sts_sts_reg__STATUS_REG CYREG_B1_UDB05_ST

/* Encoder_L0_Timer */
#define Encoder_L0_Timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Encoder_L0_Timer_TimerUDB_rstSts_stsreg__0__POS 0
#define Encoder_L0_Timer_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define Encoder_L0_Timer_TimerUDB_rstSts_stsreg__1__POS 1
#define Encoder_L0_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Encoder_L0_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB07_08_ST
#define Encoder_L0_Timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Encoder_L0_Timer_TimerUDB_rstSts_stsreg__2__POS 2
#define Encoder_L0_Timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Encoder_L0_Timer_TimerUDB_rstSts_stsreg__3__POS 3
#define Encoder_L0_Timer_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define Encoder_L0_Timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB07_MSK
#define Encoder_L0_Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Encoder_L0_Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Encoder_L0_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Encoder_L0_Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B1_UDB07_ST_CTL
#define Encoder_L0_Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB07_ST_CTL
#define Encoder_L0_Timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB07_ST
#define Encoder_L0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Encoder_L0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define Encoder_L0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB07_08_CTL
#define Encoder_L0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB07_08_CTL
#define Encoder_L0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB07_08_CTL
#define Encoder_L0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB07_08_MSK
#define Encoder_L0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define Encoder_L0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB07_08_MSK
#define Encoder_L0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB07_08_MSK
#define Encoder_L0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Encoder_L0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Encoder_L0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Encoder_L0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB07_CTL
#define Encoder_L0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB07_ST_CTL
#define Encoder_L0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB07_CTL
#define Encoder_L0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB07_ST_CTL
#define Encoder_L0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Encoder_L0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Encoder_L0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Encoder_L0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB07_MSK
#define Encoder_L0_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB06_07_A0
#define Encoder_L0_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB06_07_A1
#define Encoder_L0_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB06_07_D0
#define Encoder_L0_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB06_07_D1
#define Encoder_L0_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB06_07_ACTL
#define Encoder_L0_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB06_07_F0
#define Encoder_L0_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB06_07_F1
#define Encoder_L0_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B1_UDB06_A0_A1
#define Encoder_L0_Timer_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B1_UDB06_A0
#define Encoder_L0_Timer_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B1_UDB06_A1
#define Encoder_L0_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B1_UDB06_D0_D1
#define Encoder_L0_Timer_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B1_UDB06_D0
#define Encoder_L0_Timer_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B1_UDB06_D1
#define Encoder_L0_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB06_ACTL
#define Encoder_L0_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B1_UDB06_F0_F1
#define Encoder_L0_Timer_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B1_UDB06_F0
#define Encoder_L0_Timer_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B1_UDB06_F1
#define Encoder_L0_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB07_08_A0
#define Encoder_L0_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB07_08_A1
#define Encoder_L0_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB07_08_D0
#define Encoder_L0_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB07_08_D1
#define Encoder_L0_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB07_08_ACTL
#define Encoder_L0_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB07_08_F0
#define Encoder_L0_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB07_08_F1
#define Encoder_L0_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B1_UDB07_A0_A1
#define Encoder_L0_Timer_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B1_UDB07_A0
#define Encoder_L0_Timer_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B1_UDB07_A1
#define Encoder_L0_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B1_UDB07_D0_D1
#define Encoder_L0_Timer_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B1_UDB07_D0
#define Encoder_L0_Timer_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B1_UDB07_D1
#define Encoder_L0_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB07_ACTL
#define Encoder_L0_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B1_UDB07_F0_F1
#define Encoder_L0_Timer_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B1_UDB07_F0
#define Encoder_L0_Timer_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B1_UDB07_F1
#define Encoder_L0_Timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL
#define Encoder_L0_Timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB07_MSK_ACTL

/* Encoder_R0_Timer */
#define Encoder_R0_Timer_TimerUDB_rstSts_stsreg__0__MASK 0x01u
#define Encoder_R0_Timer_TimerUDB_rstSts_stsreg__0__POS 0
#define Encoder_R0_Timer_TimerUDB_rstSts_stsreg__1__MASK 0x02u
#define Encoder_R0_Timer_TimerUDB_rstSts_stsreg__1__POS 1
#define Encoder_R0_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Encoder_R0_Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG CYREG_B1_UDB04_05_ST
#define Encoder_R0_Timer_TimerUDB_rstSts_stsreg__2__MASK 0x04u
#define Encoder_R0_Timer_TimerUDB_rstSts_stsreg__2__POS 2
#define Encoder_R0_Timer_TimerUDB_rstSts_stsreg__3__MASK 0x08u
#define Encoder_R0_Timer_TimerUDB_rstSts_stsreg__3__POS 3
#define Encoder_R0_Timer_TimerUDB_rstSts_stsreg__MASK 0x0Fu
#define Encoder_R0_Timer_TimerUDB_rstSts_stsreg__MASK_REG CYREG_B1_UDB04_MSK
#define Encoder_R0_Timer_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Encoder_R0_Timer_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Encoder_R0_Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Encoder_R0_Timer_TimerUDB_rstSts_stsreg__STATUS_CNT_REG CYREG_B1_UDB04_ST_CTL
#define Encoder_R0_Timer_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG CYREG_B1_UDB04_ST_CTL
#define Encoder_R0_Timer_TimerUDB_rstSts_stsreg__STATUS_REG CYREG_B1_UDB04_ST
#define Encoder_R0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Encoder_R0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define Encoder_R0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB04_05_CTL
#define Encoder_R0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB04_05_CTL
#define Encoder_R0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB04_05_CTL
#define Encoder_R0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB04_05_MSK
#define Encoder_R0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define Encoder_R0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB04_05_MSK
#define Encoder_R0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB04_05_MSK
#define Encoder_R0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK 0x80u
#define Encoder_R0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS 7
#define Encoder_R0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Encoder_R0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG CYREG_B1_UDB04_CTL
#define Encoder_R0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB04_ST_CTL
#define Encoder_R0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG CYREG_B1_UDB04_CTL
#define Encoder_R0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG CYREG_B1_UDB04_ST_CTL
#define Encoder_R0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK 0x80u
#define Encoder_R0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Encoder_R0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Encoder_R0_Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG CYREG_B1_UDB04_MSK
#define Encoder_R0_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG CYREG_B1_UDB04_05_A0
#define Encoder_R0_Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG CYREG_B1_UDB04_05_A1
#define Encoder_R0_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG CYREG_B1_UDB04_05_D0
#define Encoder_R0_Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG CYREG_B1_UDB04_05_D1
#define Encoder_R0_Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB04_05_ACTL
#define Encoder_R0_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG CYREG_B1_UDB04_05_F0
#define Encoder_R0_Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG CYREG_B1_UDB04_05_F1
#define Encoder_R0_Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG CYREG_B1_UDB04_A0_A1
#define Encoder_R0_Timer_TimerUDB_sT16_timerdp_u0__A0_REG CYREG_B1_UDB04_A0
#define Encoder_R0_Timer_TimerUDB_sT16_timerdp_u0__A1_REG CYREG_B1_UDB04_A1
#define Encoder_R0_Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG CYREG_B1_UDB04_D0_D1
#define Encoder_R0_Timer_TimerUDB_sT16_timerdp_u0__D0_REG CYREG_B1_UDB04_D0
#define Encoder_R0_Timer_TimerUDB_sT16_timerdp_u0__D1_REG CYREG_B1_UDB04_D1
#define Encoder_R0_Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB04_ACTL
#define Encoder_R0_Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG CYREG_B1_UDB04_F0_F1
#define Encoder_R0_Timer_TimerUDB_sT16_timerdp_u0__F0_REG CYREG_B1_UDB04_F0
#define Encoder_R0_Timer_TimerUDB_sT16_timerdp_u0__F1_REG CYREG_B1_UDB04_F1
#define Encoder_R0_Timer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Encoder_R0_Timer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB04_MSK_ACTL
#define Encoder_R0_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG CYREG_B1_UDB05_06_A0
#define Encoder_R0_Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG CYREG_B1_UDB05_06_A1
#define Encoder_R0_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG CYREG_B1_UDB05_06_D0
#define Encoder_R0_Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG CYREG_B1_UDB05_06_D1
#define Encoder_R0_Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define Encoder_R0_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG CYREG_B1_UDB05_06_F0
#define Encoder_R0_Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG CYREG_B1_UDB05_06_F1
#define Encoder_R0_Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG CYREG_B1_UDB05_A0_A1
#define Encoder_R0_Timer_TimerUDB_sT16_timerdp_u1__A0_REG CYREG_B1_UDB05_A0
#define Encoder_R0_Timer_TimerUDB_sT16_timerdp_u1__A1_REG CYREG_B1_UDB05_A1
#define Encoder_R0_Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG CYREG_B1_UDB05_D0_D1
#define Encoder_R0_Timer_TimerUDB_sT16_timerdp_u1__D0_REG CYREG_B1_UDB05_D0
#define Encoder_R0_Timer_TimerUDB_sT16_timerdp_u1__D1_REG CYREG_B1_UDB05_D1
#define Encoder_R0_Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define Encoder_R0_Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG CYREG_B1_UDB05_F0_F1
#define Encoder_R0_Timer_TimerUDB_sT16_timerdp_u1__F0_REG CYREG_B1_UDB05_F0
#define Encoder_R0_Timer_TimerUDB_sT16_timerdp_u1__F1_REG CYREG_B1_UDB05_F1
#define Encoder_R0_Timer_TimerUDB_sT16_timerdp_u1__MSK_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define Encoder_R0_Timer_TimerUDB_sT16_timerdp_u1__PER_DP_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL

/* ENCODER_TMR_RESET */
#define ENCODER_TMR_RESET_Sync_ctrl_reg__0__MASK 0x01u
#define ENCODER_TMR_RESET_Sync_ctrl_reg__0__POS 0
#define ENCODER_TMR_RESET_Sync_ctrl_reg__1__MASK 0x02u
#define ENCODER_TMR_RESET_Sync_ctrl_reg__1__POS 1
#define ENCODER_TMR_RESET_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB05_06_ACTL
#define ENCODER_TMR_RESET_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define ENCODER_TMR_RESET_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB05_06_CTL
#define ENCODER_TMR_RESET_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB05_06_CTL
#define ENCODER_TMR_RESET_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB05_06_CTL
#define ENCODER_TMR_RESET_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB05_06_MSK
#define ENCODER_TMR_RESET_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define ENCODER_TMR_RESET_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB05_06_MSK
#define ENCODER_TMR_RESET_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB05_06_MSK
#define ENCODER_TMR_RESET_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB05_ACTL
#define ENCODER_TMR_RESET_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB05_CTL
#define ENCODER_TMR_RESET_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB05_ST_CTL
#define ENCODER_TMR_RESET_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB05_CTL
#define ENCODER_TMR_RESET_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB05_ST_CTL
#define ENCODER_TMR_RESET_Sync_ctrl_reg__MASK 0x03u
#define ENCODER_TMR_RESET_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define ENCODER_TMR_RESET_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB05_MSK_ACTL
#define ENCODER_TMR_RESET_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB05_MSK

/* ENCODER_L0_OVF_ISR */
#define ENCODER_L0_OVF_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ENCODER_L0_OVF_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ENCODER_L0_OVF_ISR__INTC_MASK 0x01u
#define ENCODER_L0_OVF_ISR__INTC_NUMBER 0u
#define ENCODER_L0_OVF_ISR__INTC_PRIOR_NUM 7u
#define ENCODER_L0_OVF_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ENCODER_L0_OVF_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ENCODER_L0_OVF_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ENCODER_R0_OVF_ISR */
#define ENCODER_R0_OVF_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ENCODER_R0_OVF_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ENCODER_R0_OVF_ISR__INTC_MASK 0x02u
#define ENCODER_R0_OVF_ISR__INTC_NUMBER 1u
#define ENCODER_R0_OVF_ISR__INTC_PRIOR_NUM 7u
#define ENCODER_R0_OVF_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define ENCODER_R0_OVF_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ENCODER_R0_OVF_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "Robot_PSoC_test"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x200
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x000028AFu
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP 
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
