// RUN: rm -rf %t && mkdir -p %t
// RUN: printf 'module top;\nendmodule\n' > %t/retry_case.sv
// RUN: printf '#!/usr/bin/env bash\nset -euo pipefail\nSTATE="%t/verilog.state"\nif [[ ! -f "$STATE" ]]; then\n  touch "$STATE"\n  echo "timeout: failed to run command '\''/home/thomas-ahle/circt/build-test/bin/circt-verilog'\'': Text file busy" >&2\n  exit 1\nfi\ncat <<'\''MLIR'\''\nmodule {\n  hw.module @top() {\n    hw.output\n  }\n}\nMLIR\n' > %t/fake-verilog.sh
// RUN: printf '#!/usr/bin/env bash\nset -euo pipefail\ncat "${@: -1}"\n' > %t/fake-opt.sh
// RUN: printf '#!/usr/bin/env bash\nset -euo pipefail\necho "LEC_RESULT=EQ"\n' > %t/fake-lec.sh
// RUN: chmod +x %t/fake-verilog.sh %t/fake-opt.sh %t/fake-lec.sh
// RUN: env CIRCT_VERILOG=%t/fake-verilog.sh CIRCT_OPT=%t/fake-opt.sh CIRCT_LEC=%t/fake-lec.sh \
// RUN:   DISABLE_UVM_AUTO_INCLUDE=1 SKIP_VHDL=0 LEC_LAUNCH_EVENTS_OUT=%t/launch.tsv OUT=%t/results.tsv TEST_FILTER='retry_case' \
// RUN:   %S/../../utils/run_yosys_sva_circt_lec.sh %t > %t/out.log
// RUN: FileCheck %s --check-prefix=SUMMARY < %t/out.log
// RUN: FileCheck %s --check-prefix=RESULTS < %t/results.tsv
// RUN: FileCheck %s --check-prefix=LAUNCH < %t/launch.tsv
//
// SUMMARY: yosys LEC summary: total=1 pass=1 fail=0 error=0 skip=0
// RESULTS: PASS{{[[:space:]]+}}retry_case{{[[:space:]]+}}{{.*}}retry_case.sv{{[[:space:]]+}}yosys/tests/sva{{[[:space:]]+}}LEC{{[[:space:]]+}}EQ
// LAUNCH: RETRY{{[[:space:]]+}}retry_case{{[[:space:]]+}}{{.*}}retry_case.sv{{[[:space:]]+}}frontend{{[[:space:]]+}}{{.*}}fake-verilog.sh{{[[:space:]]+}}etxtbsy{{[[:space:]]+}}1{{[[:space:]]+}}1{{[[:space:]]+}}1
// LAUNCH: FALLBACK{{[[:space:]]+}}retry_case{{[[:space:]]+}}{{.*}}retry_case.sv{{[[:space:]]+}}frontend{{[[:space:]]+}}{{.*}}fake-verilog.sh{{[[:space:]]+}}etxtbsy_retry_exhausted{{[[:space:]]+}}1{{[[:space:]]+}}{{.*}}circt-verilog.retry.bin
