// Seed: 481598481
module module_0 (
    output tri0 id_0,
    output tri1 id_1,
    output wire id_2,
    input tri1 id_3,
    output tri0 id_4,
    input tri id_5,
    input tri0 id_6,
    input wand id_7,
    input supply0 id_8,
    input tri1 id_9,
    input tri0 id_10,
    input wand id_11,
    input supply1 id_12,
    output supply1 id_13,
    input supply1 id_14,
    input wand id_15
);
  integer id_17, id_18, id_19;
endmodule
module module_1 (
    input tri1 id_0,
    input tri0 id_1,
    input uwire id_2,
    output tri id_3,
    input wor id_4,
    output tri1 id_5,
    input tri0 id_6,
    input wor id_7,
    output tri1 id_8
    , id_12,
    output wand id_9,
    output supply1 id_10
    , id_13
);
  assign id_3 = id_1;
  wire id_14;
  assign id_8 = 1'd0 == id_0;
  module_0(
      id_8,
      id_10,
      id_5,
      id_7,
      id_5,
      id_2,
      id_6,
      id_1,
      id_4,
      id_2,
      id_0,
      id_2,
      id_4,
      id_3,
      id_0,
      id_4
  );
  wire id_15;
endmodule
