Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto d88ac13b83a84beaa823a0d996592c00 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab5_6testFile_behav xil_defaultlib.lab5_6testFile xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 3 for port 'b' [/home/student/lab5_6/lab5_6.srcs/sources_1/new/multiplier.v:26]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/student/lab5_6/lab5_6.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.lab5_6testFile
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab5_6testFile_behav
