/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [17:0] _02_;
  wire [4:0] _03_;
  reg [16:0] _04_;
  wire [12:0] _05_;
  wire [5:0] _06_;
  wire [14:0] _07_;
  wire celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [6:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [5:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [19:0] celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire [9:0] celloutsig_0_36z;
  wire [2:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire [14:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_75z;
  wire celloutsig_0_76z;
  wire celloutsig_0_7z;
  wire [24:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_12z;
  wire [35:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [3:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = in_data[99] ? in_data[106] : in_data[131];
  assign celloutsig_0_75z = ~(celloutsig_0_46z & celloutsig_0_8z[11]);
  assign celloutsig_0_23z = ~(celloutsig_0_1z[1] & _00_);
  assign celloutsig_0_35z = ~(celloutsig_0_30z[12] | celloutsig_0_30z[4]);
  assign celloutsig_0_6z = ~(celloutsig_0_1z[5] | in_data[33]);
  assign celloutsig_1_4z = ~celloutsig_1_0z;
  assign celloutsig_0_12z = ~celloutsig_0_7z;
  assign celloutsig_0_20z = ~celloutsig_0_5z[0];
  assign celloutsig_0_46z = ~((celloutsig_0_40z | celloutsig_0_36z[8]) & celloutsig_0_25z);
  assign celloutsig_0_7z = ~((celloutsig_0_5z[8] | celloutsig_0_4z) & celloutsig_0_1z[6]);
  assign celloutsig_1_6z = ~((celloutsig_1_5z | in_data[151]) & celloutsig_1_2z);
  assign celloutsig_1_15z = ~((celloutsig_1_3z | celloutsig_1_1z) & celloutsig_1_10z[2]);
  assign celloutsig_0_25z = ~((in_data[52] | celloutsig_0_13z) & celloutsig_0_17z);
  assign celloutsig_0_38z = celloutsig_0_29z | ~(celloutsig_0_23z);
  assign celloutsig_0_34z = ~(in_data[52] ^ celloutsig_0_20z);
  assign celloutsig_0_76z = ~(celloutsig_0_29z ^ celloutsig_0_31z);
  assign celloutsig_0_15z = ~(celloutsig_0_12z ^ celloutsig_0_7z);
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _04_ <= 17'h00000;
    else _04_ <= in_data[56:40];
  reg [12:0] _26_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _26_ <= 13'h0000;
    else _26_ <= { celloutsig_0_5z[11:1], celloutsig_0_18z, celloutsig_0_12z };
  assign { _05_[12], _00_, _05_[10:0] } = _26_;
  reg [5:0] _27_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _27_ <= 6'h00;
    else _27_ <= { celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_15z };
  assign { _06_[5], _02_[17:13] } = _27_;
  reg [14:0] _28_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _28_ <= 15'h0000;
    else _28_ <= { celloutsig_0_11z[6:0], celloutsig_0_12z, celloutsig_0_18z, _06_[5], _02_[17:13] };
  assign { _07_[14:12], _03_[4:3], _07_[9:1], _01_ } = _28_;
  assign celloutsig_0_31z = { celloutsig_0_7z, celloutsig_0_18z, celloutsig_0_17z } == in_data[59:57];
  assign celloutsig_0_10z = { _04_[13:9], celloutsig_0_5z } == { celloutsig_0_8z[19:13], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_1_3z = { in_data[147], celloutsig_1_0z, celloutsig_1_2z } >= { in_data[119], celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_4z } >= { celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_3z };
  assign celloutsig_0_14z = celloutsig_0_9z >= in_data[44:41];
  assign celloutsig_0_18z = in_data[51:47] >= { celloutsig_0_5z[3:1], celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_3z = celloutsig_0_1z[6:1] <= celloutsig_0_1z[5:0];
  assign celloutsig_0_29z = { _04_[1], celloutsig_0_11z } <= { celloutsig_0_6z, celloutsig_0_20z, celloutsig_0_25z, _06_[5], _02_[17:13] };
  assign celloutsig_1_0z = in_data[138:136] < in_data[182:180];
  assign celloutsig_1_19z = { celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_0z } < celloutsig_1_16z[3:1];
  assign celloutsig_1_18z = celloutsig_1_7z[4] & ~(celloutsig_1_13z[24]);
  assign celloutsig_0_13z = in_data[18] & ~(_04_[13]);
  assign celloutsig_0_2z = in_data[6] & ~(_04_[3]);
  assign celloutsig_1_12z = { celloutsig_1_8z, celloutsig_1_3z } % { 1'h1, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_0_28z = celloutsig_0_22z[5:0] % { 1'h1, celloutsig_0_1z[5:1] };
  assign celloutsig_0_30z = { _07_[6:3], _07_[14:12], _03_[4:3], _07_[9:1], _01_, celloutsig_0_2z } % { 1'h1, _04_[3:1], celloutsig_0_5z, celloutsig_0_17z };
  assign celloutsig_0_40z = | { celloutsig_0_5z[13:10], celloutsig_0_23z, celloutsig_0_7z, celloutsig_0_31z, celloutsig_0_31z, celloutsig_0_38z, celloutsig_0_37z };
  assign celloutsig_0_4z = | celloutsig_0_1z;
  assign celloutsig_1_1z = | in_data[190:185];
  assign celloutsig_0_17z = | { _04_[13:10], celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_7z };
  assign celloutsig_1_5z = ~^ { in_data[123:113], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_14z = ~^ { celloutsig_1_13z[5:4], celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_8z };
  assign celloutsig_1_8z = { in_data[160], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_2z } >> { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_6z };
  assign celloutsig_0_8z = { celloutsig_0_5z[9:2], _04_ } >> { in_data[46:31], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_1z = in_data[20:14] >> _04_[12:6];
  assign celloutsig_0_11z = { in_data[3:0], celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_4z } <<< { celloutsig_0_9z[3], celloutsig_0_1z };
  assign celloutsig_0_5z = { _04_[14:8], celloutsig_0_2z, celloutsig_0_1z } - in_data[66:52];
  assign celloutsig_1_7z = { in_data[130:123], celloutsig_1_4z, celloutsig_1_5z } - { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_10z = celloutsig_1_8z[3:1] - celloutsig_1_8z[2:0];
  assign celloutsig_0_22z = _04_[6:0] - { _04_[13:10], celloutsig_0_20z, celloutsig_0_7z, celloutsig_0_15z };
  assign celloutsig_0_36z = { celloutsig_0_34z, celloutsig_0_29z, celloutsig_0_35z, celloutsig_0_22z } ~^ { celloutsig_0_28z[5:2], celloutsig_0_16z, celloutsig_0_23z, celloutsig_0_10z };
  assign celloutsig_0_9z = { celloutsig_0_5z[2:0], celloutsig_0_3z } ~^ { celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_16z = { celloutsig_0_8z[17], celloutsig_0_6z, celloutsig_0_15z, celloutsig_0_14z } ~^ _04_[9:6];
  assign celloutsig_0_37z = { celloutsig_0_28z[1:0], celloutsig_0_7z } ^ _07_[4:2];
  assign celloutsig_1_13z = { in_data[191:179], celloutsig_1_7z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_8z } ^ { in_data[160:133], celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_1_16z = { celloutsig_1_8z[2:0], celloutsig_1_15z } ^ celloutsig_1_7z[8:5];
  assign { _02_[11:10], _02_[8:1] } = { celloutsig_0_7z, celloutsig_0_29z, celloutsig_0_22z, celloutsig_0_12z };
  assign { _03_[2], _03_[0] } = { celloutsig_0_18z, celloutsig_0_46z };
  assign _05_[11] = _00_;
  assign _06_[4:0] = _02_[17:13];
  assign { _07_[11:10], _07_[0] } = { _03_[4:3], _01_ };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_75z, celloutsig_0_76z };
endmodule
