Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Jul 14 12:41:58 2020
| Host         : black-computer running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file test_synth_timing_summary_routed.rpt -pb test_synth_timing_summary_routed.pb -rpx test_synth_timing_summary_routed.rpx -warn_on_violation
| Design       : test_synth
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (15)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.316        0.000                      0                  145        0.164        0.000                      0                  145        3.000        0.000                       0                   106  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  CLKFBIN    {0.000 5.000}      10.000          100.000         
  mmcm_clk   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  CLKFBIN                                                                                                                                                       8.751        0.000                       0                     2  
  mmcm_clk          6.316        0.000                      0                  145        0.164        0.000                      0                  145        4.500        0.000                       0                   103  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk
  To Clock:  mmcm_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.316ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 clk_div/count_sig_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/count_sig_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clk rise@10.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 0.704ns (22.129%)  route 2.477ns (77.871%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.748ns = ( 15.748 - 10.000 ) 
    Source Clock Delay      (SCD):    6.100ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mmcm_clk_BUFG_inst/O
                         net (fo=101, routed)         1.563     6.100    clk_div/mmcm_clk_BUFG
    SLICE_X33Y40         FDRE                                         r  clk_div/count_sig_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456     6.556 r  clk_div/count_sig_reg[23]/Q
                         net (fo=2, routed)           1.032     7.589    clk_div/count_sig_reg[23]
    SLICE_X32Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.713 r  clk_div/count_sig[0]_i_5/O
                         net (fo=1, routed)           0.785     8.498    clk_div/count_sig[0]_i_5_n_0
    SLICE_X32Y37         LUT4 (Prop_lut4_I2_O)        0.124     8.622 r  clk_div/count_sig[0]_i_1/O
                         net (fo=25, routed)          0.660     9.282    clk_div/count_sig[0]_i_1_n_0
    SLICE_X33Y40         FDRE                                         r  clk_div/count_sig_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.550    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.633 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    14.214    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.305 r  mmcm_clk_BUFG_inst/O
                         net (fo=101, routed)         1.443    15.748    clk_div/mmcm_clk_BUFG
    SLICE_X33Y40         FDRE                                         r  clk_div/count_sig_reg[20]/C
                         clock pessimism              0.352    16.100    
                         clock uncertainty           -0.074    16.027    
    SLICE_X33Y40         FDRE (Setup_fdre_C_R)       -0.429    15.598    clk_div/count_sig_reg[20]
  -------------------------------------------------------------------
                         required time                         15.598    
                         arrival time                          -9.282    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 clk_div/count_sig_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/count_sig_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clk rise@10.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 0.704ns (22.129%)  route 2.477ns (77.871%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.748ns = ( 15.748 - 10.000 ) 
    Source Clock Delay      (SCD):    6.100ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mmcm_clk_BUFG_inst/O
                         net (fo=101, routed)         1.563     6.100    clk_div/mmcm_clk_BUFG
    SLICE_X33Y40         FDRE                                         r  clk_div/count_sig_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456     6.556 r  clk_div/count_sig_reg[23]/Q
                         net (fo=2, routed)           1.032     7.589    clk_div/count_sig_reg[23]
    SLICE_X32Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.713 r  clk_div/count_sig[0]_i_5/O
                         net (fo=1, routed)           0.785     8.498    clk_div/count_sig[0]_i_5_n_0
    SLICE_X32Y37         LUT4 (Prop_lut4_I2_O)        0.124     8.622 r  clk_div/count_sig[0]_i_1/O
                         net (fo=25, routed)          0.660     9.282    clk_div/count_sig[0]_i_1_n_0
    SLICE_X33Y40         FDRE                                         r  clk_div/count_sig_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.550    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.633 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    14.214    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.305 r  mmcm_clk_BUFG_inst/O
                         net (fo=101, routed)         1.443    15.748    clk_div/mmcm_clk_BUFG
    SLICE_X33Y40         FDRE                                         r  clk_div/count_sig_reg[21]/C
                         clock pessimism              0.352    16.100    
                         clock uncertainty           -0.074    16.027    
    SLICE_X33Y40         FDRE (Setup_fdre_C_R)       -0.429    15.598    clk_div/count_sig_reg[21]
  -------------------------------------------------------------------
                         required time                         15.598    
                         arrival time                          -9.282    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 clk_div/count_sig_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/count_sig_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clk rise@10.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 0.704ns (22.129%)  route 2.477ns (77.871%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.748ns = ( 15.748 - 10.000 ) 
    Source Clock Delay      (SCD):    6.100ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mmcm_clk_BUFG_inst/O
                         net (fo=101, routed)         1.563     6.100    clk_div/mmcm_clk_BUFG
    SLICE_X33Y40         FDRE                                         r  clk_div/count_sig_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456     6.556 r  clk_div/count_sig_reg[23]/Q
                         net (fo=2, routed)           1.032     7.589    clk_div/count_sig_reg[23]
    SLICE_X32Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.713 r  clk_div/count_sig[0]_i_5/O
                         net (fo=1, routed)           0.785     8.498    clk_div/count_sig[0]_i_5_n_0
    SLICE_X32Y37         LUT4 (Prop_lut4_I2_O)        0.124     8.622 r  clk_div/count_sig[0]_i_1/O
                         net (fo=25, routed)          0.660     9.282    clk_div/count_sig[0]_i_1_n_0
    SLICE_X33Y40         FDRE                                         r  clk_div/count_sig_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.550    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.633 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    14.214    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.305 r  mmcm_clk_BUFG_inst/O
                         net (fo=101, routed)         1.443    15.748    clk_div/mmcm_clk_BUFG
    SLICE_X33Y40         FDRE                                         r  clk_div/count_sig_reg[22]/C
                         clock pessimism              0.352    16.100    
                         clock uncertainty           -0.074    16.027    
    SLICE_X33Y40         FDRE (Setup_fdre_C_R)       -0.429    15.598    clk_div/count_sig_reg[22]
  -------------------------------------------------------------------
                         required time                         15.598    
                         arrival time                          -9.282    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 clk_div/count_sig_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/count_sig_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clk rise@10.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        3.181ns  (logic 0.704ns (22.129%)  route 2.477ns (77.871%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.748ns = ( 15.748 - 10.000 ) 
    Source Clock Delay      (SCD):    6.100ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mmcm_clk_BUFG_inst/O
                         net (fo=101, routed)         1.563     6.100    clk_div/mmcm_clk_BUFG
    SLICE_X33Y40         FDRE                                         r  clk_div/count_sig_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456     6.556 r  clk_div/count_sig_reg[23]/Q
                         net (fo=2, routed)           1.032     7.589    clk_div/count_sig_reg[23]
    SLICE_X32Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.713 r  clk_div/count_sig[0]_i_5/O
                         net (fo=1, routed)           0.785     8.498    clk_div/count_sig[0]_i_5_n_0
    SLICE_X32Y37         LUT4 (Prop_lut4_I2_O)        0.124     8.622 r  clk_div/count_sig[0]_i_1/O
                         net (fo=25, routed)          0.660     9.282    clk_div/count_sig[0]_i_1_n_0
    SLICE_X33Y40         FDRE                                         r  clk_div/count_sig_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.550    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.633 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    14.214    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.305 r  mmcm_clk_BUFG_inst/O
                         net (fo=101, routed)         1.443    15.748    clk_div/mmcm_clk_BUFG
    SLICE_X33Y40         FDRE                                         r  clk_div/count_sig_reg[23]/C
                         clock pessimism              0.352    16.100    
                         clock uncertainty           -0.074    16.027    
    SLICE_X33Y40         FDRE (Setup_fdre_C_R)       -0.429    15.598    clk_div/count_sig_reg[23]
  -------------------------------------------------------------------
                         required time                         15.598    
                         arrival time                          -9.282    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.347ns  (required time - arrival time)
  Source:                 clk_div/count_sig_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/count_sig_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clk rise@10.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.704ns (22.542%)  route 2.419ns (77.458%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 15.746 - 10.000 ) 
    Source Clock Delay      (SCD):    6.100ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mmcm_clk_BUFG_inst/O
                         net (fo=101, routed)         1.563     6.100    clk_div/mmcm_clk_BUFG
    SLICE_X33Y40         FDRE                                         r  clk_div/count_sig_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456     6.556 r  clk_div/count_sig_reg[23]/Q
                         net (fo=2, routed)           1.032     7.589    clk_div/count_sig_reg[23]
    SLICE_X32Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.713 r  clk_div/count_sig[0]_i_5/O
                         net (fo=1, routed)           0.785     8.498    clk_div/count_sig[0]_i_5_n_0
    SLICE_X32Y37         LUT4 (Prop_lut4_I2_O)        0.124     8.622 r  clk_div/count_sig[0]_i_1/O
                         net (fo=25, routed)          0.602     9.223    clk_div/count_sig[0]_i_1_n_0
    SLICE_X33Y37         FDRE                                         r  clk_div/count_sig_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.550    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.633 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    14.214    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.305 r  mmcm_clk_BUFG_inst/O
                         net (fo=101, routed)         1.441    15.746    clk_div/mmcm_clk_BUFG
    SLICE_X33Y37         FDRE                                         r  clk_div/count_sig_reg[10]/C
                         clock pessimism              0.327    16.073    
                         clock uncertainty           -0.074    16.000    
    SLICE_X33Y37         FDRE (Setup_fdre_C_R)       -0.429    15.571    clk_div/count_sig_reg[10]
  -------------------------------------------------------------------
                         required time                         15.571    
                         arrival time                          -9.223    
  -------------------------------------------------------------------
                         slack                                  6.347    

Slack (MET) :             6.347ns  (required time - arrival time)
  Source:                 clk_div/count_sig_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/count_sig_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clk rise@10.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.704ns (22.542%)  route 2.419ns (77.458%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 15.746 - 10.000 ) 
    Source Clock Delay      (SCD):    6.100ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mmcm_clk_BUFG_inst/O
                         net (fo=101, routed)         1.563     6.100    clk_div/mmcm_clk_BUFG
    SLICE_X33Y40         FDRE                                         r  clk_div/count_sig_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456     6.556 r  clk_div/count_sig_reg[23]/Q
                         net (fo=2, routed)           1.032     7.589    clk_div/count_sig_reg[23]
    SLICE_X32Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.713 r  clk_div/count_sig[0]_i_5/O
                         net (fo=1, routed)           0.785     8.498    clk_div/count_sig[0]_i_5_n_0
    SLICE_X32Y37         LUT4 (Prop_lut4_I2_O)        0.124     8.622 r  clk_div/count_sig[0]_i_1/O
                         net (fo=25, routed)          0.602     9.223    clk_div/count_sig[0]_i_1_n_0
    SLICE_X33Y37         FDRE                                         r  clk_div/count_sig_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.550    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.633 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    14.214    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.305 r  mmcm_clk_BUFG_inst/O
                         net (fo=101, routed)         1.441    15.746    clk_div/mmcm_clk_BUFG
    SLICE_X33Y37         FDRE                                         r  clk_div/count_sig_reg[11]/C
                         clock pessimism              0.327    16.073    
                         clock uncertainty           -0.074    16.000    
    SLICE_X33Y37         FDRE (Setup_fdre_C_R)       -0.429    15.571    clk_div/count_sig_reg[11]
  -------------------------------------------------------------------
                         required time                         15.571    
                         arrival time                          -9.223    
  -------------------------------------------------------------------
                         slack                                  6.347    

Slack (MET) :             6.347ns  (required time - arrival time)
  Source:                 clk_div/count_sig_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/count_sig_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clk rise@10.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.704ns (22.542%)  route 2.419ns (77.458%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 15.746 - 10.000 ) 
    Source Clock Delay      (SCD):    6.100ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mmcm_clk_BUFG_inst/O
                         net (fo=101, routed)         1.563     6.100    clk_div/mmcm_clk_BUFG
    SLICE_X33Y40         FDRE                                         r  clk_div/count_sig_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456     6.556 r  clk_div/count_sig_reg[23]/Q
                         net (fo=2, routed)           1.032     7.589    clk_div/count_sig_reg[23]
    SLICE_X32Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.713 r  clk_div/count_sig[0]_i_5/O
                         net (fo=1, routed)           0.785     8.498    clk_div/count_sig[0]_i_5_n_0
    SLICE_X32Y37         LUT4 (Prop_lut4_I2_O)        0.124     8.622 r  clk_div/count_sig[0]_i_1/O
                         net (fo=25, routed)          0.602     9.223    clk_div/count_sig[0]_i_1_n_0
    SLICE_X33Y37         FDRE                                         r  clk_div/count_sig_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.550    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.633 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    14.214    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.305 r  mmcm_clk_BUFG_inst/O
                         net (fo=101, routed)         1.441    15.746    clk_div/mmcm_clk_BUFG
    SLICE_X33Y37         FDRE                                         r  clk_div/count_sig_reg[8]/C
                         clock pessimism              0.327    16.073    
                         clock uncertainty           -0.074    16.000    
    SLICE_X33Y37         FDRE (Setup_fdre_C_R)       -0.429    15.571    clk_div/count_sig_reg[8]
  -------------------------------------------------------------------
                         required time                         15.571    
                         arrival time                          -9.223    
  -------------------------------------------------------------------
                         slack                                  6.347    

Slack (MET) :             6.347ns  (required time - arrival time)
  Source:                 clk_div/count_sig_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/count_sig_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clk rise@10.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 0.704ns (22.542%)  route 2.419ns (77.458%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.746ns = ( 15.746 - 10.000 ) 
    Source Clock Delay      (SCD):    6.100ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mmcm_clk_BUFG_inst/O
                         net (fo=101, routed)         1.563     6.100    clk_div/mmcm_clk_BUFG
    SLICE_X33Y40         FDRE                                         r  clk_div/count_sig_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456     6.556 r  clk_div/count_sig_reg[23]/Q
                         net (fo=2, routed)           1.032     7.589    clk_div/count_sig_reg[23]
    SLICE_X32Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.713 r  clk_div/count_sig[0]_i_5/O
                         net (fo=1, routed)           0.785     8.498    clk_div/count_sig[0]_i_5_n_0
    SLICE_X32Y37         LUT4 (Prop_lut4_I2_O)        0.124     8.622 r  clk_div/count_sig[0]_i_1/O
                         net (fo=25, routed)          0.602     9.223    clk_div/count_sig[0]_i_1_n_0
    SLICE_X33Y37         FDRE                                         r  clk_div/count_sig_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.550    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.633 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    14.214    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.305 r  mmcm_clk_BUFG_inst/O
                         net (fo=101, routed)         1.441    15.746    clk_div/mmcm_clk_BUFG
    SLICE_X33Y37         FDRE                                         r  clk_div/count_sig_reg[9]/C
                         clock pessimism              0.327    16.073    
                         clock uncertainty           -0.074    16.000    
    SLICE_X33Y37         FDRE (Setup_fdre_C_R)       -0.429    15.571    clk_div/count_sig_reg[9]
  -------------------------------------------------------------------
                         required time                         15.571    
                         arrival time                          -9.223    
  -------------------------------------------------------------------
                         slack                                  6.347    

Slack (MET) :             6.375ns  (required time - arrival time)
  Source:                 clk_div/count_sig_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/count_sig_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clk rise@10.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        3.094ns  (logic 0.704ns (22.754%)  route 2.390ns (77.246%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.745ns = ( 15.745 - 10.000 ) 
    Source Clock Delay      (SCD):    6.100ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mmcm_clk_BUFG_inst/O
                         net (fo=101, routed)         1.563     6.100    clk_div/mmcm_clk_BUFG
    SLICE_X33Y40         FDRE                                         r  clk_div/count_sig_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456     6.556 r  clk_div/count_sig_reg[23]/Q
                         net (fo=2, routed)           1.032     7.589    clk_div/count_sig_reg[23]
    SLICE_X32Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.713 r  clk_div/count_sig[0]_i_5/O
                         net (fo=1, routed)           0.785     8.498    clk_div/count_sig[0]_i_5_n_0
    SLICE_X32Y37         LUT4 (Prop_lut4_I2_O)        0.124     8.622 r  clk_div/count_sig[0]_i_1/O
                         net (fo=25, routed)          0.573     9.194    clk_div/count_sig[0]_i_1_n_0
    SLICE_X33Y35         FDRE                                         r  clk_div/count_sig_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.550    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.633 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    14.214    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.305 r  mmcm_clk_BUFG_inst/O
                         net (fo=101, routed)         1.440    15.745    clk_div/mmcm_clk_BUFG
    SLICE_X33Y35         FDRE                                         r  clk_div/count_sig_reg[0]/C
                         clock pessimism              0.327    16.072    
                         clock uncertainty           -0.074    15.999    
    SLICE_X33Y35         FDRE (Setup_fdre_C_R)       -0.429    15.570    clk_div/count_sig_reg[0]
  -------------------------------------------------------------------
                         required time                         15.570    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                  6.375    

Slack (MET) :             6.375ns  (required time - arrival time)
  Source:                 clk_div/count_sig_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_div/count_sig_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (mmcm_clk rise@10.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        3.094ns  (logic 0.704ns (22.754%)  route 2.390ns (77.246%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.745ns = ( 15.745 - 10.000 ) 
    Source Clock Delay      (SCD):    6.100ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.691    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.779 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661     4.441    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.537 r  mmcm_clk_BUFG_inst/O
                         net (fo=101, routed)         1.563     6.100    clk_div/mmcm_clk_BUFG
    SLICE_X33Y40         FDRE                                         r  clk_div/count_sig_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y40         FDRE (Prop_fdre_C_Q)         0.456     6.556 r  clk_div/count_sig_reg[23]/Q
                         net (fo=2, routed)           1.032     7.589    clk_div/count_sig_reg[23]
    SLICE_X32Y35         LUT6 (Prop_lut6_I5_O)        0.124     7.713 r  clk_div/count_sig[0]_i_5/O
                         net (fo=1, routed)           0.785     8.498    clk_div/count_sig[0]_i_5_n_0
    SLICE_X32Y37         LUT4 (Prop_lut4_I2_O)        0.124     8.622 r  clk_div/count_sig[0]_i_1/O
                         net (fo=25, routed)          0.573     9.194    clk_div/count_sig[0]_i_1_n_0
    SLICE_X33Y35         FDRE                                         r  clk_div/count_sig_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.550    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.633 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    14.214    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.305 r  mmcm_clk_BUFG_inst/O
                         net (fo=101, routed)         1.440    15.745    clk_div/mmcm_clk_BUFG
    SLICE_X33Y35         FDRE                                         r  clk_div/count_sig_reg[1]/C
                         clock pessimism              0.327    16.072    
                         clock uncertainty           -0.074    15.999    
    SLICE_X33Y35         FDRE (Setup_fdre_C_R)       -0.429    15.570    clk_div/count_sig_reg[1]
  -------------------------------------------------------------------
                         required time                         15.570    
                         arrival time                          -9.194    
  -------------------------------------------------------------------
                         slack                                  6.375    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 filter/gen_middle[2].middle_reg/reg0/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter/gen_middle[3].middle_reg/reg0/reg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk rise@0.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.464%)  route 0.113ns (44.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mmcm_clk_BUFG_inst/O
                         net (fo=101, routed)         0.557     1.785    filter/gen_middle[2].middle_reg/reg0/mmcm_clk_BUFG
    SLICE_X32Y32         FDRE                                         r  filter/gen_middle[2].middle_reg/reg0/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.141     1.926 r  filter/gen_middle[2].middle_reg/reg0/reg_out_reg[0]/Q
                         net (fo=3, routed)           0.113     2.039    filter/gen_middle[3].middle_reg/reg0/reg_out0_in[0]
    SLICE_X30Y32         FDRE                                         r  filter/gen_middle[3].middle_reg/reg0/reg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mmcm_clk_BUFG_inst/O
                         net (fo=101, routed)         0.824     2.329    filter/gen_middle[3].middle_reg/reg0/mmcm_clk_BUFG
    SLICE_X30Y32         FDRE                                         r  filter/gen_middle[3].middle_reg/reg0/reg_out_reg[0]/C
                         clock pessimism             -0.530     1.799    
    SLICE_X30Y32         FDRE (Hold_fdre_C_D)         0.076     1.875    filter/gen_middle[3].middle_reg/reg0/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.875    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 filter/gen_middle[1].middle_reg/reg0/reg_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter/gen_middle[2].middle_reg/reg0/reg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk rise@0.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.539%)  route 0.113ns (44.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mmcm_clk_BUFG_inst/O
                         net (fo=101, routed)         0.557     1.785    filter/gen_middle[1].middle_reg/reg0/mmcm_clk_BUFG
    SLICE_X32Y32         FDRE                                         r  filter/gen_middle[1].middle_reg/reg0/reg_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y32         FDRE (Prop_fdre_C_Q)         0.141     1.926 r  filter/gen_middle[1].middle_reg/reg0/reg_out_reg[2]/Q
                         net (fo=3, routed)           0.113     2.039    filter/gen_middle[2].middle_reg/reg0/reg_out0_in[2]
    SLICE_X30Y32         FDRE                                         r  filter/gen_middle[2].middle_reg/reg0/reg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mmcm_clk_BUFG_inst/O
                         net (fo=101, routed)         0.824     2.329    filter/gen_middle[2].middle_reg/reg0/mmcm_clk_BUFG
    SLICE_X30Y32         FDRE                                         r  filter/gen_middle[2].middle_reg/reg0/reg_out_reg[2]/C
                         clock pessimism             -0.530     1.799    
    SLICE_X30Y32         FDRE (Hold_fdre_C_D)         0.075     1.874    filter/gen_middle[2].middle_reg/reg0/reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.874    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 filter/gen_middle[3].middle_reg/reg0/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter/gen_middle[4].middle_reg/reg0/reg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk rise@0.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mmcm_clk_BUFG_inst/O
                         net (fo=101, routed)         0.557     1.785    filter/gen_middle[3].middle_reg/reg0/mmcm_clk_BUFG
    SLICE_X30Y32         FDRE                                         r  filter/gen_middle[3].middle_reg/reg0/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.164     1.949 r  filter/gen_middle[3].middle_reg/reg0/reg_out_reg[0]/Q
                         net (fo=3, routed)           0.068     2.017    filter/gen_middle[4].middle_reg/reg0/reg_out0_in[0]
    SLICE_X30Y32         FDRE                                         r  filter/gen_middle[4].middle_reg/reg0/reg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mmcm_clk_BUFG_inst/O
                         net (fo=101, routed)         0.824     2.329    filter/gen_middle[4].middle_reg/reg0/mmcm_clk_BUFG
    SLICE_X30Y32         FDRE                                         r  filter/gen_middle[4].middle_reg/reg0/reg_out_reg[0]/C
                         clock pessimism             -0.544     1.785    
    SLICE_X30Y32         FDRE (Hold_fdre_C_D)         0.064     1.849    filter/gen_middle[4].middle_reg/reg0/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 filter/gen_middle[3].middle_reg/reg2/reg_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter/gen_middle[4].middle_reg/reg2/reg_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk rise@0.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.251ns (79.120%)  route 0.066ns (20.880%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mmcm_clk_BUFG_inst/O
                         net (fo=101, routed)         0.559     1.787    filter/gen_middle[3].middle_reg/reg2/mmcm_clk_BUFG
    SLICE_X31Y34         FDRE                                         r  filter/gen_middle[3].middle_reg/reg2/reg_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.141     1.928 r  filter/gen_middle[3].middle_reg/reg2/reg_out_reg[5]/Q
                         net (fo=2, routed)           0.066     1.994    filter/gen_middle[3].middle_reg/reg2/reg_out_reg_n_0_[5]
    SLICE_X30Y34         LUT2 (Prop_lut2_I0_O)        0.045     2.039 r  filter/gen_middle[3].middle_reg/reg2/reg_out[6]_i_2__2/O
                         net (fo=1, routed)           0.000     2.039    filter/gen_middle[4].middle_reg/reg_out_reg[6]_0[2]
    SLICE_X30Y34         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     2.104 r  filter/gen_middle[4].middle_reg/reg_out_reg[6]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.104    filter/gen_middle[4].middle_reg/reg2/reg_in[6]
    SLICE_X30Y34         FDRE                                         r  filter/gen_middle[4].middle_reg/reg2/reg_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mmcm_clk_BUFG_inst/O
                         net (fo=101, routed)         0.826     2.331    filter/gen_middle[4].middle_reg/reg2/mmcm_clk_BUFG
    SLICE_X30Y34         FDRE                                         r  filter/gen_middle[4].middle_reg/reg2/reg_out_reg[6]/C
                         clock pessimism             -0.531     1.800    
    SLICE_X30Y34         FDRE (Hold_fdre_C_D)         0.134     1.934    filter/gen_middle[4].middle_reg/reg2/reg_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.104    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 filter/gen_middle[2].middle_reg/reg0/reg_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter/gen_middle[3].middle_reg/reg0/reg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk rise@0.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.164ns (70.680%)  route 0.068ns (29.320%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mmcm_clk_BUFG_inst/O
                         net (fo=101, routed)         0.557     1.785    filter/gen_middle[2].middle_reg/reg0/mmcm_clk_BUFG
    SLICE_X30Y32         FDRE                                         r  filter/gen_middle[2].middle_reg/reg0/reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.164     1.949 r  filter/gen_middle[2].middle_reg/reg0/reg_out_reg[3]/Q
                         net (fo=2, routed)           0.068     2.017    filter/gen_middle[3].middle_reg/reg0/reg_out_reg[3]_1
    SLICE_X30Y32         FDRE                                         r  filter/gen_middle[3].middle_reg/reg0/reg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mmcm_clk_BUFG_inst/O
                         net (fo=101, routed)         0.824     2.329    filter/gen_middle[3].middle_reg/reg0/mmcm_clk_BUFG
    SLICE_X30Y32         FDRE                                         r  filter/gen_middle[3].middle_reg/reg0/reg_out_reg[3]/C
                         clock pessimism             -0.544     1.785    
    SLICE_X30Y32         FDRE (Hold_fdre_C_D)         0.053     1.838    filter/gen_middle[3].middle_reg/reg0/reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           2.017    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 filter/gen_middle[2].middle_reg/reg0/reg_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter/gen_middle[3].middle_reg/reg0/reg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk rise@0.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.164ns (67.167%)  route 0.080ns (32.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.544ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mmcm_clk_BUFG_inst/O
                         net (fo=101, routed)         0.557     1.785    filter/gen_middle[2].middle_reg/reg0/mmcm_clk_BUFG
    SLICE_X30Y32         FDRE                                         r  filter/gen_middle[2].middle_reg/reg0/reg_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.164     1.949 r  filter/gen_middle[2].middle_reg/reg0/reg_out_reg[2]/Q
                         net (fo=3, routed)           0.080     2.029    filter/gen_middle[3].middle_reg/reg0/reg_out0_in[2]
    SLICE_X30Y32         FDRE                                         r  filter/gen_middle[3].middle_reg/reg0/reg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mmcm_clk_BUFG_inst/O
                         net (fo=101, routed)         0.824     2.329    filter/gen_middle[3].middle_reg/reg0/mmcm_clk_BUFG
    SLICE_X30Y32         FDRE                                         r  filter/gen_middle[3].middle_reg/reg0/reg_out_reg[2]/C
                         clock pessimism             -0.544     1.785    
    SLICE_X30Y32         FDRE (Hold_fdre_C_D)         0.060     1.845    filter/gen_middle[3].middle_reg/reg0/reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 filter/gen_middle[0].middle_reg/reg0/reg_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter/gen_middle[1].middle_reg/reg0/reg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk rise@0.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.164ns (56.305%)  route 0.127ns (43.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mmcm_clk_BUFG_inst/O
                         net (fo=101, routed)         0.557     1.785    filter/gen_middle[0].middle_reg/reg0/mmcm_clk_BUFG
    SLICE_X34Y33         FDRE                                         r  filter/gen_middle[0].middle_reg/reg0/reg_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.164     1.949 r  filter/gen_middle[0].middle_reg/reg0/reg_out_reg[2]/Q
                         net (fo=3, routed)           0.127     2.076    filter/gen_middle[1].middle_reg/reg0/reg_out0_in[2]
    SLICE_X32Y32         FDRE                                         r  filter/gen_middle[1].middle_reg/reg0/reg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mmcm_clk_BUFG_inst/O
                         net (fo=101, routed)         0.824     2.329    filter/gen_middle[1].middle_reg/reg0/mmcm_clk_BUFG
    SLICE_X32Y32         FDRE                                         r  filter/gen_middle[1].middle_reg/reg0/reg_out_reg[2]/C
                         clock pessimism             -0.511     1.818    
    SLICE_X32Y32         FDRE (Hold_fdre_C_D)         0.066     1.884    filter/gen_middle[1].middle_reg/reg0/reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.884    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 filter/first_reg/reg0/reg_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter/gen_middle[0].middle_reg/reg0/reg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk rise@0.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.785ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mmcm_clk_BUFG_inst/O
                         net (fo=101, routed)         0.557     1.785    filter/first_reg/reg0/mmcm_clk_BUFG
    SLICE_X35Y33         FDRE                                         r  filter/first_reg/reg0/reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y33         FDRE (Prop_fdre_C_Q)         0.141     1.926 r  filter/first_reg/reg0/reg_out_reg[3]/Q
                         net (fo=2, routed)           0.128     2.054    filter/gen_middle[0].middle_reg/reg0/reg_out[3]
    SLICE_X34Y33         FDRE                                         r  filter/gen_middle[0].middle_reg/reg0/reg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mmcm_clk_BUFG_inst/O
                         net (fo=101, routed)         0.824     2.329    filter/gen_middle[0].middle_reg/reg0/mmcm_clk_BUFG
    SLICE_X34Y33         FDRE                                         r  filter/gen_middle[0].middle_reg/reg0/reg_out_reg[3]/C
                         clock pessimism             -0.531     1.798    
    SLICE_X34Y33         FDRE (Hold_fdre_C_D)         0.063     1.861    filter/gen_middle[0].middle_reg/reg0/reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           2.054    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 filter/gen_middle[3].middle_reg/reg2/reg_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter/gen_middle[4].middle_reg/reg2/reg_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk rise@0.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.250ns (73.048%)  route 0.092ns (26.952%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mmcm_clk_BUFG_inst/O
                         net (fo=101, routed)         0.558     1.786    filter/gen_middle[3].middle_reg/reg2/mmcm_clk_BUFG
    SLICE_X31Y33         FDRE                                         r  filter/gen_middle[3].middle_reg/reg2/reg_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.141     1.927 r  filter/gen_middle[3].middle_reg/reg2/reg_out_reg[3]/Q
                         net (fo=4, routed)           0.092     2.019    filter/gen_middle[3].middle_reg/reg2/reg_out_reg[3]_0
    SLICE_X30Y33         LUT2 (Prop_lut2_I0_O)        0.045     2.064 r  filter/gen_middle[3].middle_reg/reg2/reg_out[3]_i_3__3/O
                         net (fo=1, routed)           0.000     2.064    filter/gen_middle[4].middle_reg/reg_out_reg[3]_2[0]
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     2.128 r  filter/gen_middle[4].middle_reg/reg_out_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.128    filter/gen_middle[4].middle_reg/reg2/reg_in[3]
    SLICE_X30Y33         FDRE                                         r  filter/gen_middle[4].middle_reg/reg2/reg_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mmcm_clk_BUFG_inst/O
                         net (fo=101, routed)         0.825     2.330    filter/gen_middle[4].middle_reg/reg2/mmcm_clk_BUFG
    SLICE_X30Y33         FDRE                                         r  filter/gen_middle[4].middle_reg/reg2/reg_out_reg[3]/C
                         clock pessimism             -0.531     1.799    
    SLICE_X30Y33         FDRE (Hold_fdre_C_D)         0.134     1.933    filter/gen_middle[4].middle_reg/reg2/reg_out_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 filter/gen_middle[3].middle_reg/reg2/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter/gen_middle[4].middle_reg/reg2/reg_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             mmcm_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk rise@0.000ns - mmcm_clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.256ns (74.613%)  route 0.087ns (25.387%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.330ns
    Source Clock Delay      (SCD):    1.786ns
    Clock Pessimism Removal (CPR):    0.531ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.667    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.717 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     1.203    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.229 r  mmcm_clk_BUFG_inst/O
                         net (fo=101, routed)         0.558     1.786    filter/gen_middle[3].middle_reg/reg2/mmcm_clk_BUFG
    SLICE_X31Y33         FDRE                                         r  filter/gen_middle[3].middle_reg/reg2/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.141     1.927 r  filter/gen_middle[3].middle_reg/reg2/reg_out_reg[0]/Q
                         net (fo=1, routed)           0.087     2.014    filter/gen_middle[4].middle_reg/reg_out_reg[3]_3
    SLICE_X30Y33         LUT2 (Prop_lut2_I1_O)        0.045     2.059 r  filter/gen_middle[4].middle_reg/reg_out[3]_i_6/O
                         net (fo=1, routed)           0.000     2.059    filter/gen_middle[4].middle_reg/reg_out[3]_i_6_n_0
    SLICE_X30Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.129 r  filter/gen_middle[4].middle_reg/reg_out_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.129    filter/gen_middle[4].middle_reg/reg2/reg_in[0]
    SLICE_X30Y33         FDRE                                         r  filter/gen_middle[4].middle_reg/reg2/reg_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.894    clk_IBUF
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.947 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     1.477    mmcm_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.506 r  mmcm_clk_BUFG_inst/O
                         net (fo=101, routed)         0.825     2.330    filter/gen_middle[4].middle_reg/reg2/mmcm_clk_BUFG
    SLICE_X30Y33         FDRE                                         r  filter/gen_middle[4].middle_reg/reg2/reg_out_reg[0]/C
                         clock pessimism             -0.531     1.799    
    SLICE_X30Y33         FDRE (Hold_fdre_C_D)         0.134     1.933    filter/gen_middle[4].middle_reg/reg2/reg_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.196    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    mmcm_clk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y35     clk_div/count_sig_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y37     clk_div/count_sig_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y37     clk_div/count_sig_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y38     clk_div/count_sig_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y38     clk_div/count_sig_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y38     clk_div/count_sig_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y38     clk_div/count_sig_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X33Y39     clk_div/count_sig_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y32     filter/gen_middle[0].middle_reg/reg0/reg_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y32     filter/gen_middle[1].middle_reg/reg0/reg_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y32     filter/gen_middle[1].middle_reg/reg0/reg_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y32     filter/gen_middle[1].middle_reg/reg0/reg_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y32     filter/gen_middle[2].middle_reg/reg0/reg_out_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y32     filter/gen_middle[2].middle_reg/reg0/reg_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y32     filter/gen_middle[2].middle_reg/reg0/reg_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X30Y32     filter/gen_middle[2].middle_reg/reg0/reg_out_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y32     filter/gen_middle[2].middle_reg/reg2/reg_out_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y32     filter/gen_middle[2].middle_reg/reg2/reg_out_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y35     clk_div/count_sig_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y38     clk_div/count_sig_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y38     clk_div/count_sig_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y38     clk_div/count_sig_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y38     clk_div/count_sig_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y39     clk_div/count_sig_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y39     clk_div/count_sig_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y39     clk_div/count_sig_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y39     clk_div/count_sig_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y35     clk_div/count_sig_reg[1]/C



