;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <402
	SLT 121, 0
	SLT 121, 0
	SLT 121, 0
	SUB <0, @2
	SUB #72, @200
	SUB 121, -0
	DJN -1, @-20
	SUB <640, @2
	SUB 12, @10
	SUB #12, @10
	ADD 210, 30
	ADD 210, 30
	SLT 121, -0
	ADD -1, <-20
	SLT 121, 0
	SUB #12, @-17
	SLT 210, 30
	SLT #12, @0
	SUB <0, @2
	SLT 121, 0
	SUB 501, <-1
	SUB 1, <-1
	SUB #0, -40
	SLT #12, @0
	CMP #0, -40
	SUB 210, 30
	SUB #72, @200
	SPL 0, <402
	CMP 121, -0
	SUB #12, @0
	SUB 12, @11
	ADD 210, 30
	ADD 210, 30
	SUB @121, 103
	SPL 100, 301
	SUB 1, <-1
	CMP <0, @2
	SUB 1, <-1
	SPL 100, 301
	CMP 210, 0
	SPL 0, <402
	DJN 1, @22
	CMP <0, @2
	DJN -1, @-20
	MOV -7, <-20
	DJN -1, @-20
