#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri Jan 12 18:57:16 2024
# Process ID: 6160
# Current directory: D:/GitHub/S4_APP1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6140 D:\GitHub\S4_APP1\pb_APP_log_comb.xpr
# Log file: D:/GitHub/S4_APP1/vivado.log
# Journal file: D:/GitHub/S4_APP1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GitHub/S4_APP1/pb_APP_log_comb.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'D:/GitHub/S4_APP1/pb_APP_log_comb.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xilinx/Vivado/2020.2/data/ip'.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AppCombi_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AppCombi_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_encodeur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'septSegments_encodeur'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_refreshPmod.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'septSegments_refreshPmod'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/septSegments_Top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'septSegments_Top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/synchro_module_v2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'synchro_module_v2'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AppCombi_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_deco.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'decodeur3_8'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_parite.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Parite'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_MUX.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MUX'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_bin_ns.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Bin2DualBCD_NS'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_bin_s.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Bin2DualBCD_S'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Add1bit'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add_4bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Add4bits'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_moins5.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Moins_5'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_Bin2DualBCD.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Bin2DualBCD'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_add8bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Add12bit'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_2_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Fct2_3'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_lecture2bin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Thermo2'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_thermo2bin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Thermo2bin'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sim_1/imports/verif/AppCombi_top_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AppCombi_top_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AppCombi_top_tb_behav xil_defaultlib.AppCombi_top_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AppCombi_top_tb_behav xil_defaultlib.AppCombi_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 4 elements ; formal 'sortie' expects 5 [D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_thermo2bin.vhd:65]
ERROR: [VRFC 10-3353] formal port 'i_adc_th' has no actual or default value [D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:30]
ERROR: [VRFC 10-3353] formal port 'i_s1' has no actual or default value [D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:31]
ERROR: [VRFC 10-3353] formal port 'i_s2' has no actual or default value [D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:32]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit appcombi_top_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AppCombi_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AppCombi_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_thermo2bin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Thermo2bin'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AppCombi_top_tb_behav xil_defaultlib.AppCombi_top_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AppCombi_top_tb_behav xil_defaultlib.AppCombi_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-8350] formal port 'sortie' of mode 'out' cannot be associated with actual port 'sortie' of mode 'in' [D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_thermo2bin.vhd:44]
ERROR: [VRFC 10-664] expression has 4 elements ; expected 5 [D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_thermo2bin.vhd:44]
ERROR: [VRFC 10-3353] formal port 'i_adc_th' has no actual or default value [D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:30]
ERROR: [VRFC 10-3353] formal port 'i_s1' has no actual or default value [D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:31]
ERROR: [VRFC 10-3353] formal port 'i_s2' has no actual or default value [D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:32]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit appcombi_top_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AppCombi_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AppCombi_top_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AppCombi_top_tb_behav xil_defaultlib.AppCombi_top_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AppCombi_top_tb_behav xil_defaultlib.AppCombi_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-8350] formal port 'sortie' of mode 'out' cannot be associated with actual port 'sortie' of mode 'in' [D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_thermo2bin.vhd:44]
ERROR: [VRFC 10-664] expression has 4 elements ; expected 5 [D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_thermo2bin.vhd:44]
ERROR: [VRFC 10-3353] formal port 'i_adc_th' has no actual or default value [D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:30]
ERROR: [VRFC 10-3353] formal port 'i_s1' has no actual or default value [D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:31]
ERROR: [VRFC 10-3353] formal port 'i_s2' has no actual or default value [D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:32]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit appcombi_top_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AppCombi_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AppCombi_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_thermo2bin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Thermo2bin'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AppCombi_top_tb_behav xil_defaultlib.AppCombi_top_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AppCombi_top_tb_behav xil_defaultlib.AppCombi_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 4 elements ; expected 5 [D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_thermo2bin.vhd:44]
ERROR: [VRFC 10-3353] formal port 'i_adc_th' has no actual or default value [D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:30]
ERROR: [VRFC 10-3353] formal port 'i_s1' has no actual or default value [D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:31]
ERROR: [VRFC 10-3353] formal port 'i_s2' has no actual or default value [D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:32]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit appcombi_top_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AppCombi_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AppCombi_top_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AppCombi_top_tb_behav xil_defaultlib.AppCombi_top_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AppCombi_top_tb_behav xil_defaultlib.AppCombi_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 4 elements ; expected 5 [D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_thermo2bin.vhd:44]
ERROR: [VRFC 10-3353] formal port 'i_adc_th' has no actual or default value [D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:30]
ERROR: [VRFC 10-3353] formal port 'i_s1' has no actual or default value [D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:31]
ERROR: [VRFC 10-3353] formal port 'i_s2' has no actual or default value [D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd:32]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit appcombi_top_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AppCombi_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AppCombi_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AppCombi_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_lecture2bin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Thermo2'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AppCombi_top_tb_behav xil_defaultlib.AppCombi_top_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AppCombi_top_tb_behav xil_defaultlib.AppCombi_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-923] index value <3> is out of range [2:0] of array <a> [D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_lecture2bin.vhd:50]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit appcombi_top_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'AppCombi_top_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj AppCombi_top_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_lecture2bin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Thermo2'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AppCombi_top_tb_behav xil_defaultlib.AppCombi_top_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot AppCombi_top_tb_behav xil_defaultlib.AppCombi_top_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling architecture behavioral of entity xil_defaultlib.Thermo2 [thermo2_default]
Compiling architecture behavioral of entity xil_defaultlib.Add1bit [add1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add4bits [add4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.Thermo2bin [thermo2bin_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture behavioral of entity xil_defaultlib.synchro_module_v2 [\synchro_module_v2(const_clk_sys...]
Compiling architecture behavioral of entity xil_defaultlib.septSegments_encodeur [septsegments_encodeur_default]
Compiling architecture behavioral of entity xil_defaultlib.septSegments_refreshPmod [septsegments_refreshpmod_default]
Compiling architecture behavioral of entity xil_defaultlib.septSegments_Top [septsegments_top_default]
Compiling architecture behavioral of entity xil_defaultlib.Bin2DualBCD_NS [bin2dualbcd_ns_default]
Compiling architecture behavioral of entity xil_defaultlib.Bin2DualBCD_S [bin2dualbcd_s_default]
Compiling architecture behavioral of entity xil_defaultlib.Moins_5 [moins_5_default]
Compiling architecture behavioral of entity xil_defaultlib.Bin2DualBCD [bin2dualbcd_default]
Compiling architecture behavioral of entity xil_defaultlib.decodeur3_8 [decodeur3_8_default]
Compiling architecture behavioral of entity xil_defaultlib.Add12bit [add12bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Fct2_3 [fct2_3_default]
Compiling architecture behavioral of entity xil_defaultlib.Parite [parite_default]
Compiling architecture behavioral of entity xil_defaultlib.MUX [mux_default]
Compiling architecture behavioral of entity xil_defaultlib.AppCombi_top [appcombi_top_default]
Compiling architecture behavioral of entity xil_defaultlib.appcombi_top_tb
Built simulation snapshot AppCombi_top_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/xsim.dir/AppCombi_top_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jan 12 19:04:07 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1143.395 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "AppCombi_top_tb_behav -key {Behavioral:sim_1:Functional:AppCombi_top_tb} -tclbatch {AppCombi_top_tb.tcl} -view {D:/GitHub/S4_APP1/AppCombi_top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/GitHub/S4_APP1/AppCombi_top_tb_behav.wcfg
source AppCombi_top_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'AppCombi_top_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1156.387 ; gain = 12.992
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top Thermo2bin [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Thermo2bin' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Thermo2bin_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Thermo2 [thermo2_default]
Compiling architecture behavioral of entity xil_defaultlib.Add1bit [add1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add4bits [add4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.thermo2bin
Built simulation snapshot Thermo2bin_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim/xsim.dir/Thermo2bin_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Jan 12 19:05:00 2024...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Thermo2bin_behav -key {Behavioral:sim_1:Functional:Thermo2bin} -tclbatch {Thermo2bin.tcl} -view {D:/GitHub/S4_APP1/AppCombi_top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/GitHub/S4_APP1/AppCombi_top_tb_behav.wcfg
WARNING: Simulation object /AppCombi_top_tb/clk_sim was not found in the design.
WARNING: Simulation object /AppCombi_top_tb/pmodled_sim was not found in the design.
WARNING: Simulation object /AppCombi_top_tb/led_sim was not found in the design.
WARNING: Simulation object /AppCombi_top_tb/led6_r_sim was not found in the design.
WARNING: Simulation object /AppCombi_top_tb/SSD_sim was not found in the design.
WARNING: Simulation object /AppCombi_top_tb/sw_sim was not found in the design.
WARNING: Simulation object /AppCombi_top_tb/btn_sim was not found in the design.
WARNING: Simulation object /AppCombi_top_tb/cin_sim was not found in the design.
WARNING: Simulation object /AppCombi_top_tb/vecteur_test_sim was not found in the design.
WARNING: Simulation object /AppCombi_top_tb/resultat_attendu was not found in the design.
WARNING: Simulation object /AppCombi_top_tb/sysclk_Period was not found in the design.
WARNING: Simulation object /AppCombi_top_tb/mem_valeurs_tests was not found in the design.
source Thermo2bin.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Thermo2bin_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1156.387 ; gain = 0.000
current_wave_config {AppCombi_top_tb_behav.wcfg}
AppCombi_top_tb_behav.wcfg
add_wave {{/Thermo2bin/ADCth}} 
current_wave_config {AppCombi_top_tb_behav.wcfg}
AppCombi_top_tb_behav.wcfg
add_wave {{/Thermo2bin/Erreur_temp}} 
current_wave_config {AppCombi_top_tb_behav.wcfg}
AppCombi_top_tb_behav.wcfg
add_wave {{/Thermo2bin/ADCbin}} 
add_force {/Thermo2bin/ADCth[0]} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
run 10 us
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Thermo2bin' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Thermo2bin_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1156.387 ; gain = 0.000
add_force {/Thermo2bin/ADCth[0]} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
run 100 ns
add_force {/Thermo2bin/ADCth} -radix hex {1 0ns}
run 100 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Thermo2bin' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Thermo2bin_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1168.254 ; gain = 0.809
add_force {/Thermo2bin/ADCth} -radix hex {1 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth} -radix hex {2 0ns}
run 100 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Thermo2bin' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Thermo2bin_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1173.066 ; gain = 0.273
add_force {/Thermo2bin/ADCth} -radix hex {2 0ns}
run 100 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Thermo2bin' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Thermo2bin_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/imports/src/AppCombi_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AppCombi_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_thermo2bin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Thermo2bin'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Thermo2 [thermo2_default]
Compiling architecture behavioral of entity xil_defaultlib.Add1bit [add1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add4bits [add4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.thermo2bin
Built simulation snapshot Thermo2bin_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1179.156 ; gain = 5.363
add_force {/Thermo2bin/ADCth} -radix hex {1 0ns}
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Thermo2bin' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Thermo2bin_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_thermo2bin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Thermo2bin'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Thermo2 [thermo2_default]
Compiling architecture behavioral of entity xil_defaultlib.Add1bit [add1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add4bits [add4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.thermo2bin
Built simulation snapshot Thermo2bin_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Thermo2bin_behav -key {Behavioral:sim_1:Functional:Thermo2bin} -tclbatch {Thermo2bin.tcl} -view {D:/GitHub/S4_APP1/AppCombi_top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/GitHub/S4_APP1/AppCombi_top_tb_behav.wcfg
WARNING: Simulation object /AppCombi_top_tb/clk_sim was not found in the design.
WARNING: Simulation object /AppCombi_top_tb/pmodled_sim was not found in the design.
WARNING: Simulation object /AppCombi_top_tb/led_sim was not found in the design.
WARNING: Simulation object /AppCombi_top_tb/led6_r_sim was not found in the design.
WARNING: Simulation object /AppCombi_top_tb/SSD_sim was not found in the design.
WARNING: Simulation object /AppCombi_top_tb/sw_sim was not found in the design.
WARNING: Simulation object /AppCombi_top_tb/btn_sim was not found in the design.
WARNING: Simulation object /AppCombi_top_tb/cin_sim was not found in the design.
WARNING: Simulation object /AppCombi_top_tb/vecteur_test_sim was not found in the design.
WARNING: Simulation object /AppCombi_top_tb/resultat_attendu was not found in the design.
WARNING: Simulation object /AppCombi_top_tb/sysclk_Period was not found in the design.
WARNING: Simulation object /AppCombi_top_tb/mem_valeurs_tests was not found in the design.
source Thermo2bin.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Thermo2bin_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1181.266 ; gain = 1.676
current_wave_config {AppCombi_top_tb_behav.wcfg}
AppCombi_top_tb_behav.wcfg
add_wave {{/Thermo2bin/ADCth}} 
current_wave_config {AppCombi_top_tb_behav.wcfg}
AppCombi_top_tb_behav.wcfg
add_wave {{/Thermo2bin/ADCbin}} 
current_wave_config {AppCombi_top_tb_behav.wcfg}
AppCombi_top_tb_behav.wcfg
add_wave {{/Thermo2bin/Erreur_thermo}} 
current_wave_config {AppCombi_top_tb_behav.wcfg}
AppCombi_top_tb_behav.wcfg
add_wave {{/Thermo2bin/Erreur_temp}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Thermo2bin' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Thermo2bin_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1181.266 ; gain = 0.000
add_force {/Thermo2bin/ADCth} -radix hex {1 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth} -radix hex {2 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth} -radix hex {5 0ns}
run 100 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Thermo2bin' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Thermo2bin_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_thermo2bin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Thermo2bin'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Thermo2 [thermo2_default]
Compiling architecture behavioral of entity xil_defaultlib.Add1bit [add1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add4bits [add4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.thermo2bin
Built simulation snapshot Thermo2bin_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1181.492 ; gain = 0.000
current_wave_config {AppCombi_top_tb_behav.wcfg}
AppCombi_top_tb_behav.wcfg
add_wave {{/Thermo2bin/Erreur_temp1}} 
current_wave_config {AppCombi_top_tb_behav.wcfg}
AppCombi_top_tb_behav.wcfg
add_wave {{/Thermo2bin/Erreur_temp2}} 
current_wave_config {AppCombi_top_tb_behav.wcfg}
AppCombi_top_tb_behav.wcfg
add_wave {{/Thermo2bin/Erreur_temp3}} 
current_wave_config {AppCombi_top_tb_behav.wcfg}
AppCombi_top_tb_behav.wcfg
add_wave {{/Thermo2bin/Erreur_temp4}} 
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Thermo2bin' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Thermo2bin_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1181.672 ; gain = 0.180
add_force {/Thermo2bin/ADCth} -radix hex {1 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth} -radix hex {2 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth} -radix hex {3 0ns}
run 100 ns
save_wave_config {D:/GitHub/S4_APP1/AppCombi_top_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Thermo2bin' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Thermo2bin_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_thermo2bin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Thermo2bin'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Thermo2 [thermo2_default]
Compiling architecture behavioral of entity xil_defaultlib.Add1bit [add1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add4bits [add4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.thermo2bin
Built simulation snapshot Thermo2bin_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Thermo2bin_behav -key {Behavioral:sim_1:Functional:Thermo2bin} -tclbatch {Thermo2bin.tcl} -view {D:/GitHub/S4_APP1/AppCombi_top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/GitHub/S4_APP1/AppCombi_top_tb_behav.wcfg
source Thermo2bin.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Thermo2bin_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1182.574 ; gain = 0.902
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Thermo2bin' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Thermo2bin_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1182.574 ; gain = 0.000
add_force {/Thermo2bin/ADCth} -radix hex {1 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth} -radix hex {2 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth} -radix hex {10 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth} -radix hex {11 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth} -radix bin {12 0ns}
ERROR: [Simtcl 6-179] Couldn't add force for the following reason: Illegal value '12': Character '2' is not a legal binary literal.
add_force {/Thermo2bin/ADCth} -radix hex {12 0ns}
add_force {/Thermo2bin/ADCth} -radix hex {12 0ns}
run 100 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Thermo2bin' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Thermo2bin_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1186.055 ; gain = 0.000
add_force {/Thermo2bin/ADCth} -radix hex {23 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth} -radix hex {145 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth} -radix unsigned {12 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth} -radix unsigned {24 0ns}
run 100 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Thermo2bin' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Thermo2bin_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1186.395 ; gain = 0.012
add_force {/Thermo2bin/ADCth} -radix unsigned {1 0ns}
run 100 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Thermo2bin' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Thermo2bin_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_thermo2bin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Thermo2bin'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Thermo2 [thermo2_default]
Compiling architecture behavioral of entity xil_defaultlib.Add1bit [add1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add4bits [add4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.thermo2bin
Built simulation snapshot Thermo2bin_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1186.395 ; gain = 0.000
add_force {/Thermo2bin/ADCth} -radix unsigned {1 0ns}
run 100 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Thermo2bin' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Thermo2bin_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_lecture2bin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Thermo2'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Thermo2 [thermo2_default]
Compiling architecture behavioral of entity xil_defaultlib.Add1bit [add1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add4bits [add4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.thermo2bin
Built simulation snapshot Thermo2bin_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1188.816 ; gain = 0.000
add_force {/Thermo2bin/ADCth} -radix unsigned {1 0ns}
run 100 ns
step
step
step
step
step
step
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Thermo2bin' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Thermo2bin_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_lecture2bin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Thermo2'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Thermo2 [thermo2_default]
Compiling architecture behavioral of entity xil_defaultlib.Add1bit [add1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add4bits [add4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.thermo2bin
Built simulation snapshot Thermo2bin_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Thermo2bin_behav -key {Behavioral:sim_1:Functional:Thermo2bin} -tclbatch {Thermo2bin.tcl} -view {D:/GitHub/S4_APP1/AppCombi_top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/GitHub/S4_APP1/AppCombi_top_tb_behav.wcfg
source Thermo2bin.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Thermo2bin_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1188.816 ; gain = 0.000
add_force {/Thermo2bin/ADCth} -radix unsigned {1 0ns}
run 100 ns
run 100 ns
add_force {/Thermo2bin/ADCth} -radix unsigned {2 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth} -radix unsigned {3 0ns}
run 100 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Thermo2bin' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Thermo2bin_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_lecture2bin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Thermo2'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Thermo2 [thermo2_default]
Compiling architecture behavioral of entity xil_defaultlib.Add1bit [add1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add4bits [add4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.thermo2bin
Built simulation snapshot Thermo2bin_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1212.812 ; gain = 0.000
add_force {/Thermo2bin/ADCth} -radix unsigned {1 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth} -radix unsigned {2 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth} -radix unsigned {3 0ns}
run 100 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Thermo2bin' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Thermo2bin_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_lecture2bin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Thermo2'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Thermo2 [thermo2_default]
Compiling architecture behavioral of entity xil_defaultlib.Add1bit [add1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add4bits [add4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.thermo2bin
Built simulation snapshot Thermo2bin_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1213.109 ; gain = 0.000
add_force {/Thermo2bin/ADCth} -radix unsigned {1 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth} -radix unsigned {2 0ns}
run 100 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Thermo2bin' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Thermo2bin_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_lecture2bin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Thermo2'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Thermo2 [thermo2_default]
Compiling architecture behavioral of entity xil_defaultlib.Add1bit [add1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add4bits [add4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.thermo2bin
Built simulation snapshot Thermo2bin_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1215.555 ; gain = 0.121
add_force {/Thermo2bin/ADCth} -radix unsigned {1 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth} -radix unsigned {2 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth} -radix unsigned {63 0ns}
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Thermo2bin' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Thermo2bin_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_lecture2bin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Thermo2'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Thermo2 [thermo2_default]
Compiling architecture behavioral of entity xil_defaultlib.Add1bit [add1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add4bits [add4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.thermo2bin
Built simulation snapshot Thermo2bin_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Thermo2bin_behav -key {Behavioral:sim_1:Functional:Thermo2bin} -tclbatch {Thermo2bin.tcl} -view {D:/GitHub/S4_APP1/AppCombi_top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/GitHub/S4_APP1/AppCombi_top_tb_behav.wcfg
source Thermo2bin.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Thermo2bin_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1215.824 ; gain = 0.270
add_force {/Thermo2bin/ADCth} -radix unsigned {1 0ns}
run 100 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Thermo2bin' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Thermo2bin_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_lecture2bin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Thermo2'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Thermo2 [thermo2_default]
Compiling architecture behavioral of entity xil_defaultlib.Add1bit [add1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add4bits [add4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.thermo2bin
Built simulation snapshot Thermo2bin_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1215.824 ; gain = 0.000
add_force {/Thermo2bin/ADCth} -radix hex {1 0ns}
run 100 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Thermo2bin' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Thermo2bin_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_lecture2bin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Thermo2'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Thermo2 [thermo2_default]
Compiling architecture behavioral of entity xil_defaultlib.Add1bit [add1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add4bits [add4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.thermo2bin
Built simulation snapshot Thermo2bin_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1216.363 ; gain = 0.000
add_force {/Thermo2bin/ADCth} -radix hex {1 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth} -radix hex {2 0ns}
run 100 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Thermo2bin' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Thermo2bin_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_lecture2bin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Thermo2'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Thermo2 [thermo2_default]
Compiling architecture behavioral of entity xil_defaultlib.Add1bit [add1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add4bits [add4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.thermo2bin
Built simulation snapshot Thermo2bin_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1216.363 ; gain = 0.000
add_force {/Thermo2bin/ADCth} -radix hex {1 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth} -radix hex {2 0ns}
run 100 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Thermo2bin' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Thermo2bin_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_lecture2bin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Thermo2'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Thermo2 [thermo2_default]
Compiling architecture behavioral of entity xil_defaultlib.Add1bit [add1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add4bits [add4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.thermo2bin
Built simulation snapshot Thermo2bin_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1216.664 ; gain = 0.000
add_force {/Thermo2bin/ADCth} -radix hex {1 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth} -radix unsigned {1 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth} -radix hex {2 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth} -radix unsigned {63 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth} -radix unsigned {1 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth} -radix unsigned {3 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth} -radix bin {111111111111 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth} -radix bin {011111111111 0ns}
run 100 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Thermo2bin' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Thermo2bin_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_lecture2bin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Thermo2'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Thermo2 [thermo2_default]
Compiling architecture behavioral of entity xil_defaultlib.Add1bit [add1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add4bits [add4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.thermo2bin
Built simulation snapshot Thermo2bin_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1221.574 ; gain = 0.637
add_force {/Thermo2bin/ADCth} -radix bin {000011111111 0ns}
run 100 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Thermo2bin' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Thermo2bin_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_lecture2bin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Thermo2'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Thermo2 [thermo2_default]
Compiling architecture behavioral of entity xil_defaultlib.Add1bit [add1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add4bits [add4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.thermo2bin
Built simulation snapshot Thermo2bin_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1221.574 ; gain = 0.000
add_force {/Thermo2bin/ADCth} -radix unsigned {1 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth} -radix unsigned {2 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth} -radix unsigned {3 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth} -radix unsigned {7 0ns} -cancel_after 0
ERROR: [Simtcl 6-124] Cancel time must be strictly greater than start time
add_force {/Thermo2bin/ADCth} -radix unsigned {7 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth} -radix unsigned {63 0ns}
run 100 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Thermo2bin' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Thermo2bin_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_lecture2bin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Thermo2'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Thermo2 [thermo2_default]
Compiling architecture behavioral of entity xil_defaultlib.Add1bit [add1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add4bits [add4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.thermo2bin
Built simulation snapshot Thermo2bin_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1221.574 ; gain = 0.000
add_force {/Thermo2bin/ADCth} -radix unsigned {1 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth} -radix unsigned {3 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth} -radix unsigned {7 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth} -radix bin {000000011111 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth[5]} -radix bin {1 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth[6]} -radix bin {1 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth[7]} -radix bin {1 0ns}
run 100 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Thermo2bin' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Thermo2bin_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_lecture2bin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Thermo2'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Thermo2 [thermo2_default]
Compiling architecture behavioral of entity xil_defaultlib.Add1bit [add1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add4bits [add4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.thermo2bin
Built simulation snapshot Thermo2bin_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1222.395 ; gain = 0.465
add_force {/Thermo2bin/ADCth} -radix unsigned {1 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth} -radix hex {2 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth} -radix unsigned {3 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth} -radix unsigned {63 0ns}
run 100 ns
run 100 ns
add_force {/Thermo2bin/ADCth} -radix unsigned {1 0ns}
run 100 ns
add_bp {D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_lecture2bin.vhd} 48
remove_bps -file {D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_lecture2bin.vhd} -line 48
add_bp {D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_lecture2bin.vhd} 46
remove_bps -BreakPointObjsOrIds bp2 
save_wave_config {D:/GitHub/S4_APP1/AppCombi_top_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Thermo2bin' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Thermo2bin_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_lecture2bin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Thermo2'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Thermo2 [thermo2_default]
Compiling architecture behavioral of entity xil_defaultlib.Add1bit [add1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add4bits [add4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.thermo2bin
Built simulation snapshot Thermo2bin_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Thermo2bin_behav -key {Behavioral:sim_1:Functional:Thermo2bin} -tclbatch {Thermo2bin.tcl} -view {D:/GitHub/S4_APP1/AppCombi_top_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
open_wave_config D:/GitHub/S4_APP1/AppCombi_top_tb_behav.wcfg
source Thermo2bin.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Thermo2bin_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1222.473 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Thermo2bin' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Thermo2bin_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_lecture2bin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Thermo2'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_thermo2bin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Thermo2bin'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Thermo2 [thermo2_default]
Compiling architecture behavioral of entity xil_defaultlib.Add1bit [add1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add4bits [add4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.thermo2bin
Built simulation snapshot Thermo2bin_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1246.406 ; gain = 23.934
add_force {/Thermo2bin/ADCth} -radix unsigned {1 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth} -radix unsigned {2 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth} -radix unsigned {3 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth} -radix unsigned {63 0ns}
run 100 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Thermo2bin' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Thermo2bin_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/GitHub/S4_APP1/pb_APP_log_comb.srcs/sources_1/new/inst_lecture2bin.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Thermo2'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Thermo2 [thermo2_default]
Compiling architecture behavioral of entity xil_defaultlib.Add1bit [add1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.Add4bits [add4bits_default]
Compiling architecture behavioral of entity xil_defaultlib.thermo2bin
Built simulation snapshot Thermo2bin_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1249.578 ; gain = 0.000
add_force {/Thermo2bin/ADCth} -radix unsigned {1 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth} -radix unsigned {2 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth} -radix unsigned {3 0ns}
run 100 ns
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Thermo2bin' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj Thermo2bin_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitHub/S4_APP1/pb_APP_log_comb.sim/sim_1/behav/xsim'
"xelab -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6e88f38826214958bd01804f64fad5de --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Thermo2bin_behav xil_defaultlib.Thermo2bin -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1249.656 ; gain = 0.000
add_force {/Thermo2bin/ADCth} -radix unsigned {1 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth} -radix unsigned {3 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth} -radix bin {000000001111 0ns}
run 100 ns
add_force {/Thermo2bin/ADCth} -radix unsigned {63 0ns}
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jan 12 20:49:47 2024...
