0.7
2020.2
Nov  8 2024
22:36:55
/home/yonggi/Project_verilog/risc-v-ver.3/core_pkg.sv,1751560558,systemVerilog,/home/yonggi/Project_verilog/risc-v-ver.3/interface/EX2MEM_if.sv;/home/yonggi/Project_verilog/risc-v-ver.3/interface/ID2EX_if.sv;/home/yonggi/Project_verilog/risc-v-ver.3/rtl/3.EX_Stage/EX_stage.sv;/home/yonggi/Project_verilog/risc-v-ver.3/rtl/3.EX_Stage/alu.sv;/home/yonggi/Project_verilog/risc-v-ver.3/rtl/6.Control_Unit/alu_control_unit.sv;/home/yonggi/Project_verilog/risc-v-ver.3/tb/3.EX_stage/tb_EX_stage.sv,/home/yonggi/Project_verilog/risc-v-ver.3/interface/EX2MEM_if.sv,,$unit_core_pkg_sv_3655236338;core_pkg,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/interface/EX2MEM_if.sv,1751560797,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/rtl/3.EX_Stage/EX_stage.sv,,EX2MEM_if,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/interface/ID2EX_if.sv,1751485521,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/rtl/3.EX_Stage/alu.sv,,ID2EX_if,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/rtl/3.EX_Stage/EX_stage.sv,1751560559,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/interface/ID2EX_if.sv,,EX_stage,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/rtl/3.EX_Stage/alu.sv,1751551457,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/rtl/6.Control_Unit/alu_control_unit.sv,,alu,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/rtl/6.Control_Unit/alu_control_unit.sv,1751556787,systemVerilog,,/home/yonggi/Project_verilog/risc-v-ver.3/tb/3.EX_stage/tb_EX_stage.sv,,alu_control_unit,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/tb/3.EX_stage/tb_EX_stage.sv,1751561253,systemVerilog,,,,tb_EX_stage,,uvm,,,,,,
/home/yonggi/Project_verilog/risc-v-ver.3/vivado_sim_project/riscv_simulation.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,uvm,,,,,,
