{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.70768,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.79929,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.0923176,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.076691,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 0.000455018,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.076691,
	"finish__design__instance__count__class:antenna_cell": 71,
	"finish__design__instance__area__class:antenna_cell": 177.67,
	"finish__design__instance__count__class:buffer": 95,
	"finish__design__instance__area__class:buffer": 669.392,
	"finish__design__instance__count__class:timing_repair_buffer": 21,
	"finish__design__instance__area__class:timing_repair_buffer": 196.438,
	"finish__design__instance__count__class:inverter": 131,
	"finish__design__instance__area__class:inverter": 529.258,
	"finish__design__instance__count__class:sequential_cell": 17,
	"finish__design__instance__area__class:sequential_cell": 440.422,
	"finish__design__instance__count__class:multi_input_combinational_cell": 2031,
	"finish__design__instance__area__class:multi_input_combinational_cell": 19861.5,
	"finish__design__instance__count": 2366,
	"finish__design__instance__area": 21874.7,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 1e+39,
	"finish__clock__skew__setup": 0,
	"finish__clock__skew__hold": 0,
	"finish__timing__drv__max_slew_limit": 0.559142,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.805025,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.306179,
	"finish__power__switching__total": 0.480796,
	"finish__power__leakage__total": 7.57214e-09,
	"finish__power__total": 0.786975,
	"finish__design__io": 27,
	"finish__design__die__area": 2.92737e+06,
	"finish__design__core__area": 2.91364e+06,
	"finish__design__instance__count": 41049,
	"finish__design__instance__area": 70274.9,
	"finish__design__instance__count__stdcell": 41049,
	"finish__design__instance__area__stdcell": 70274.9,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0241193,
	"finish__design__instance__utilization__stdcell": 0.0241193,
	"finish__design__rows": 627,
	"finish__design__rows:unithd": 627,
	"finish__design__sites": 2328678,
	"finish__design__sites:unithd": 2328678,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}