{
  "Top": "image_filter",
  "RtlTop": "image_filter",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "clg484",
    "Speed": "-1"
  },
  "HlsSolution": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "image_filter",
    "Version": "1.0",
    "DisplayName": "Image_filter",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/core.cpp"],
    "Vhdl": [
      "impl\/vhdl\/addWeighted.vhd",
      "impl\/vhdl\/bgr2gray.vhd",
      "impl\/vhdl\/fifo_w8_d128_A.vhd",
      "impl\/vhdl\/fifo_w32_d6_A.vhd",
      "impl\/vhdl\/fifo_w32_d128_A.vhd",
      "impl\/vhdl\/gaussianBlur.vhd",
      "impl\/vhdl\/gaussianBlur_linefYi.vhd",
      "impl\/vhdl\/gray2bgr.vhd",
      "impl\/vhdl\/image_filter_CONTROL_BUS_s_axi.vhd",
      "impl\/vhdl\/image_filter_daddcud.vhd",
      "impl\/vhdl\/image_filter_dmuldEe.vhd",
      "impl\/vhdl\/image_filter_fptrbkb.vhd",
      "impl\/vhdl\/image_filter_hostmem_1_m_axi.vhd",
      "impl\/vhdl\/image_filter_hostmem_2_m_axi.vhd",
      "impl\/vhdl\/image_filter_mac_ibs.vhd",
      "impl\/vhdl\/image_filter_sitoeOg.vhd",
      "impl\/vhdl\/Mem2Stream.vhd",
      "impl\/vhdl\/Mem2Stream_1.vhd",
      "impl\/vhdl\/Mem2Stream_Batch9.vhd",
      "impl\/vhdl\/sobel_x.vhd",
      "impl\/vhdl\/sobel_y.vhd",
      "impl\/vhdl\/sobel_y_lineBuff_ncg.vhd",
      "impl\/vhdl\/start_for_addWeigudo.vhd",
      "impl\/vhdl\/start_for_bgr2grapcA.vhd",
      "impl\/vhdl\/start_for_gaussiarcU.vhd",
      "impl\/vhdl\/start_for_gray2bgvdy.vhd",
      "impl\/vhdl\/start_for_sobel_xsc4.vhd",
      "impl\/vhdl\/start_for_sobel_ytde.vhd",
      "impl\/vhdl\/start_for_Stream2qcK.vhd",
      "impl\/vhdl\/Stream2Mem.vhd",
      "impl\/vhdl\/Stream2Mem_1.vhd",
      "impl\/vhdl\/Stream2Mem_Batch.vhd",
      "impl\/vhdl\/image_filter.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/addWeighted.v",
      "impl\/verilog\/bgr2gray.v",
      "impl\/verilog\/fifo_w8_d128_A.v",
      "impl\/verilog\/fifo_w32_d6_A.v",
      "impl\/verilog\/fifo_w32_d128_A.v",
      "impl\/verilog\/gaussianBlur.v",
      "impl\/verilog\/gaussianBlur_linefYi.v",
      "impl\/verilog\/gray2bgr.v",
      "impl\/verilog\/image_filter_CONTROL_BUS_s_axi.v",
      "impl\/verilog\/image_filter_daddcud.v",
      "impl\/verilog\/image_filter_dmuldEe.v",
      "impl\/verilog\/image_filter_fptrbkb.v",
      "impl\/verilog\/image_filter_hostmem_1_m_axi.v",
      "impl\/verilog\/image_filter_hostmem_2_m_axi.v",
      "impl\/verilog\/image_filter_mac_ibs.v",
      "impl\/verilog\/image_filter_sitoeOg.v",
      "impl\/verilog\/Mem2Stream.v",
      "impl\/verilog\/Mem2Stream_1.v",
      "impl\/verilog\/Mem2Stream_Batch9.v",
      "impl\/verilog\/sobel_x.v",
      "impl\/verilog\/sobel_y.v",
      "impl\/verilog\/sobel_y_lineBuff_ncg.v",
      "impl\/verilog\/start_for_addWeigudo.v",
      "impl\/verilog\/start_for_bgr2grapcA.v",
      "impl\/verilog\/start_for_gaussiarcU.v",
      "impl\/verilog\/start_for_gray2bgvdy.v",
      "impl\/verilog\/start_for_sobel_xsc4.v",
      "impl\/verilog\/start_for_sobel_ytde.v",
      "impl\/verilog\/start_for_Stream2qcK.v",
      "impl\/verilog\/Stream2Mem.v",
      "impl\/verilog\/Stream2Mem_1.v",
      "impl\/verilog\/Stream2Mem_Batch.v",
      "impl\/verilog\/image_filter.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/image_filter_v1_0\/data\/image_filter.mdd",
      "impl\/misc\/drivers\/image_filter_v1_0\/data\/image_filter.tcl",
      "impl\/misc\/drivers\/image_filter_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/image_filter_v1_0\/src\/ximage_filter.c",
      "impl\/misc\/drivers\/image_filter_v1_0\/src\/ximage_filter.h",
      "impl\/misc\/drivers\/image_filter_v1_0\/src\/ximage_filter_hw.h",
      "impl\/misc\/drivers\/image_filter_v1_0\/src\/ximage_filter_linux.c",
      "impl\/misc\/drivers\/image_filter_v1_0\/src\/ximage_filter_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/image_filter_ap_dadd_3_full_dsp_64_ip.tcl",
      "impl\/misc\/image_filter_ap_dmul_4_max_dsp_64_ip.tcl",
      "impl\/misc\/image_filter_ap_fptrunc_0_no_dsp_64_ip.tcl",
      "impl\/misc\/image_filter_ap_sitodp_4_no_dsp_32_ip.tcl"
    ]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": [
      {
        "name": "image_filter_ap_dadd_3_full_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 3 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name image_filter_ap_dadd_3_full_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "image_filter_ap_dmul_4_max_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name image_filter_ap_dmul_4_max_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      },
      {
        "name": "image_filter_ap_fptrunc_0_no_dsp_64",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Double CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 11 CONFIG.c_a_fraction_width 53 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 0 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name image_filter_ap_fptrunc_0_no_dsp_64 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken false CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Float_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "name": "image_filter_ap_sitodp_4_no_dsp_32",
        "vlnv": "xilinx.com:ip:floating_point:7.1",
        "params": "CONFIG.a_precision_type Custom CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 4 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 11 CONFIG.c_result_fraction_width 53 CONFIG.component_name image_filter_ap_sitodp_4_no_dsp_32 CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Double CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_CONTROL_BUS m_axi_hostmem_1 m_axi_hostmem_2",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "m_axi_hostmem_1": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_hostmem_1",
      "data_width": "32",
      "param_prefix": "C_M_AXI_HOSTMEM_1",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "offset_slave_name": "s_axi_CONTROL_BUS",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "port_width": {
        "ARADDR": "32",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "32",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    },
    "m_axi_hostmem_2": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_hostmem_2",
      "data_width": "32",
      "param_prefix": "C_M_AXI_HOSTMEM_2",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "offset_slave_name": "s_axi_CONTROL_BUS",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "port_width": {
        "ARADDR": "32",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "32",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    },
    "s_axi_CONTROL_BUS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_CONTROL_BUS",
      "param_prefix": "C_S_AXI_CONTROL_BUS",
      "addr_bits": "6",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "in_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of in_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "in_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of in_V"
            }]
        },
        {
          "offset": "0x18",
          "name": "out_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of out_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "out_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of out_V"
            }]
        },
        {
          "offset": "0x20",
          "name": "rows",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of rows",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "rows",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of rows"
            }]
        },
        {
          "offset": "0x28",
          "name": "cols",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of cols",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "cols",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of cols"
            }]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "6",
        "AWADDR": "6",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    }
  },
  "RtlPorts": {
    "s_axi_CONTROL_BUS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_CONTROL_BUS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_CONTROL_BUS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_CONTROL_BUS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_CONTROL_BUS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_CONTROL_BUS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_CONTROL_BUS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_CONTROL_BUS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_hostmem_1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_hostmem_1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_hostmem_1_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_hostmem_1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_hostmem_1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_hostmem_1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_hostmem_1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_hostmem_1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_hostmem_1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_hostmem_1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_hostmem_1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_hostmem_1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_hostmem_1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_hostmem_1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_hostmem_1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_hostmem_1_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_hostmem_1_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_hostmem_1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_hostmem_1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_hostmem_1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_hostmem_1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_hostmem_1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_hostmem_1_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_hostmem_1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_hostmem_1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_hostmem_1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_hostmem_1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_hostmem_1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_hostmem_1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_hostmem_1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_hostmem_1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_hostmem_1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_hostmem_1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_hostmem_1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_hostmem_1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_hostmem_1_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_hostmem_1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_hostmem_1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_hostmem_1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_hostmem_1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_hostmem_1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_hostmem_1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_hostmem_1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_hostmem_1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_hostmem_1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_hostmem_2_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_hostmem_2_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_hostmem_2_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_hostmem_2_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_hostmem_2_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_hostmem_2_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_hostmem_2_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_hostmem_2_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_hostmem_2_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_hostmem_2_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_hostmem_2_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_hostmem_2_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_hostmem_2_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_hostmem_2_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_hostmem_2_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_hostmem_2_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_hostmem_2_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_hostmem_2_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_hostmem_2_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_hostmem_2_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_hostmem_2_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_hostmem_2_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_hostmem_2_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_hostmem_2_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_hostmem_2_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_hostmem_2_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_hostmem_2_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_hostmem_2_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_hostmem_2_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_hostmem_2_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_hostmem_2_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_hostmem_2_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_hostmem_2_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_hostmem_2_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_hostmem_2_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_hostmem_2_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_hostmem_2_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_hostmem_2_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_hostmem_2_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_hostmem_2_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_hostmem_2_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_hostmem_2_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_hostmem_2_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_hostmem_2_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_hostmem_2_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "CPorts": {
    "in_V": {
      "interfaceRef": "s_axi_CONTROL_BUS",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CONTROL_BUS",
      "aximmInterfaceRef": "m_axi_hostmem_1",
      "dataWidth": "32"
    },
    "out_V": {
      "interfaceRef": "s_axi_CONTROL_BUS",
      "dir": "in",
      "offset": "24",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CONTROL_BUS",
      "aximmInterfaceRef": "m_axi_hostmem_2",
      "dataWidth": "32"
    },
    "rows": {
      "interfaceRef": "s_axi_CONTROL_BUS",
      "dir": "in",
      "offset": "32",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CONTROL_BUS"
    },
    "cols": {
      "interfaceRef": "s_axi_CONTROL_BUS",
      "dir": "in",
      "offset": "40",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "CONTROL_BUS"
    },
    "ap_ctrl": {
      "interfaceRef": "s_axi_CONTROL_BUS",
      "dir": "in",
      "offset": "0"
    },
    "hostmem_1": {
      "interfaceRef": "m_axi_hostmem_1",
      "dir": "inout"
    },
    "hostmem_2": {
      "interfaceRef": "m_axi_hostmem_2",
      "dir": "inout"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "image_filter",
      "Instances": [
        {
          "ModuleName": "bgr2gray",
          "InstanceName": "bgr2gray_U0"
        },
        {
          "ModuleName": "addWeighted",
          "InstanceName": "addWeighted_U0"
        },
        {
          "ModuleName": "gaussianBlur",
          "InstanceName": "gaussianBlur_U0"
        },
        {
          "ModuleName": "sobel_y",
          "InstanceName": "sobel_y_U0"
        },
        {
          "ModuleName": "sobel_x",
          "InstanceName": "sobel_x_U0"
        },
        {
          "ModuleName": "Stream2Mem_Batch",
          "InstanceName": "Stream2Mem_Batch_U0",
          "Instances": [
            {
              "ModuleName": "Stream2Mem",
              "InstanceName": "grp_Stream2Mem_fu_76"
            },
            {
              "ModuleName": "Stream2Mem_1",
              "InstanceName": "grp_Stream2Mem_1_fu_86"
            }
          ]
        },
        {
          "ModuleName": "Mem2Stream_Batch9",
          "InstanceName": "Mem2Stream_Batch9_U0",
          "Instances": [
            {
              "ModuleName": "Mem2Stream",
              "InstanceName": "grp_Mem2Stream_fu_96"
            },
            {
              "ModuleName": "Mem2Stream_1",
              "InstanceName": "grp_Mem2Stream_1_fu_106"
            }
          ]
        },
        {
          "ModuleName": "gray2bgr",
          "InstanceName": "gray2bgr_U0"
        }
      ]
    },
    "Metrics": {
      "Mem2Stream_1": {
        "Latency": {
          "LatencyBest": "262154",
          "LatencyAvg": "262154",
          "LatencyWorst": "262154",
          "PipelineII": "262154",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.75"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "262144",
            "Latency": "262145",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "99",
          "LUT": "237",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Mem2Stream": {
        "Latency": {
          "LatencyBest": "4194314",
          "LatencyAvg": "4194314",
          "LatencyWorst": "4194314",
          "PipelineII": "4194314",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.75"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "4194304",
            "Latency": "4194305",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "103",
          "LUT": "241",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Mem2Stream_Batch9": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.75"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepthMin": "262156",
            "PipelineDepthMax": "4194316",
            "PipelineDepth": "262156 ~ 4194316"
          }],
        "Area": {
          "FF": "286",
          "LUT": "881",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "bgr2gray": {
        "Latency": {
          "LatencyBest": "262171",
          "LatencyAvg": "262171",
          "LatencyWorst": "262171",
          "PipelineII": "262171",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.23"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "262144",
            "Latency": "262169",
            "PipelineII": "1",
            "PipelineDepth": "27"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "39",
          "FF": "3960",
          "LUT": "6769"
        }
      },
      "gaussianBlur": {
        "Latency": {
          "LatencyBest": "786960",
          "LatencyAvg": "786960",
          "LatencyWorst": "786960",
          "PipelineII": "786960",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.29"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "9",
            "Latency": "8",
            "PipelineII": "",
            "PipelineDepth": "1"
          },
          {
            "Name": "Loop 2",
            "TripCount": "262144",
            "Latency": "786435",
            "PipelineII": "3",
            "PipelineDepth": "7"
          },
          {
            "Name": "Loop 3",
            "TripCount": "513",
            "Latency": "513",
            "PipelineII": "",
            "PipelineDepth": "1"
          }
        ],
        "Area": {
          "BRAM_18K": "3",
          "DSP48E": "1",
          "FF": "519",
          "LUT": "1062"
        }
      },
      "sobel_x": {
        "Latency": {
          "LatencyBest": "786950",
          "LatencyAvg": "786950",
          "LatencyWorst": "786950",
          "PipelineII": "786950",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.51"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "262144",
            "Latency": "786434",
            "PipelineII": "3",
            "PipelineDepth": "6"
          },
          {
            "Name": "Loop 2",
            "TripCount": "513",
            "Latency": "513",
            "PipelineII": "",
            "PipelineDepth": "1"
          }
        ],
        "Area": {
          "BRAM_18K": "3",
          "FF": "407",
          "LUT": "870",
          "DSP48E": "0"
        }
      },
      "sobel_y": {
        "Latency": {
          "LatencyBest": "786951",
          "LatencyAvg": "786951",
          "LatencyWorst": "786951",
          "PipelineII": "786951",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.34"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "262144",
            "Latency": "786435",
            "PipelineII": "3",
            "PipelineDepth": "7"
          },
          {
            "Name": "Loop 2",
            "TripCount": "513",
            "Latency": "513",
            "PipelineII": "",
            "PipelineDepth": "1"
          }
        ],
        "Area": {
          "BRAM_18K": "3",
          "FF": "448",
          "LUT": "898",
          "DSP48E": "0"
        }
      },
      "addWeighted": {
        "Latency": {
          "LatencyBest": "262165",
          "LatencyAvg": "262165",
          "LatencyWorst": "262165",
          "PipelineII": "262165",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.23"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "262144",
            "Latency": "262163",
            "PipelineII": "1",
            "PipelineDepth": "21"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "25",
          "FF": "2356",
          "LUT": "4409"
        }
      },
      "gray2bgr": {
        "Latency": {
          "LatencyBest": "262146",
          "LatencyAvg": "262146",
          "LatencyWorst": "262146",
          "PipelineII": "262146",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "7.27"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "262144",
            "Latency": "262144",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "26",
          "LUT": "156",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Stream2Mem_1": {
        "Latency": {
          "LatencyBest": "262152",
          "LatencyAvg": "262152",
          "LatencyWorst": "262152",
          "PipelineII": "262152",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.75"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "262144",
            "Latency": "262145",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "98",
          "LUT": "257",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Stream2Mem": {
        "Latency": {
          "LatencyBest": "4194312",
          "LatencyAvg": "4194312",
          "LatencyWorst": "4194312",
          "PipelineII": "4194312",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.75"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "4194304",
            "Latency": "4194305",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "102",
          "LUT": "261",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "Stream2Mem_Batch": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.75"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepthMin": "262154",
            "PipelineDepthMax": "4194314",
            "PipelineDepth": "262154 ~ 4194314"
          }],
        "Area": {
          "FF": "283",
          "LUT": "993",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "image_filter": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.75"
        },
        "Area": {
          "BRAM_18K": "23",
          "DSP48E": "65",
          "FF": "9806",
          "LUT": "17971"
        }
      }
    }
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-12-13 11:11:41 CST",
    "ToolName": "vivado_hls",
    "ToolVersion": "2017.4"
  }
}
