Build Timestamp (UTC)	Build	Job	Job URL	Build Trigger	Allow Job Failure	PR#	Branch	Commit	Commit Range	Commit Message	Sketch Filename	Board ID	IDE Version	Program Storage (bytes)	Dynamic Memory (bytes)	# Warnings	Allow Failure	Exit Status	# Board Issues	Board Issue	# Library Issues	Library Issue
2019-04-12 17:39:02	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.7	840	12	1	false	0	0		0	
2019-04-12 17:39:06	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.7	2474	337	1	false	0	0		0	
2019-04-12 17:39:10	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.7	622	9	3	false	0	0		0	
2019-04-12 17:39:15	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.7	2134	367	0	false	0	0		0	
2019-04-12 17:39:19	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.7	874	9	1	false	0	0		0	
2019-04-12 17:39:23	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.7	2440	228	1	false	0	0		0	
2019-04-12 17:39:27	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.7	4070	295	0	false	0	0		0	
2019-04-12 17:39:31	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.7	790	12	1	false	0	0		0	
2019-04-12 17:39:36	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.7	3846	409	9	false	0	0		0	
2019-04-12 17:39:40	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.7	3760	368	9	false	0	0		0	
2019-04-12 17:39:44	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.7	2894	56	1	false	0	0		0	
2019-04-12 17:39:49	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.7	2950	59	1	false	0	0		0	
2019-04-12 17:39:53	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.7	3120	270	1	false	0	0		0	
2019-04-12 17:39:57	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.7	1862	59	0	false	0	0		0	
2019-04-12 17:40:02	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.7	3944	274	0	false	0	0		0	
2019-04-12 17:40:06	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.7	1586	65	0	false	0	0		0	
2019-04-12 17:40:11	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.7	3322	272	0	false	0	0		0	
2019-04-12 17:40:15	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.7	1964	65	0	false	0	0		0	
2019-04-12 17:40:19	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.7	7106	278	1	false	0	0		0	
2019-04-12 17:40:24	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.7	1514	14	0	false	0	0		0	
2019-04-12 17:40:28	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.7	2406	230	0	false	0	0		0	
2019-04-12 17:40:35	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.9	840	12	1	false	0	0		0	
2019-04-12 17:40:40	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.9	2474	337	1	false	0	0		0	
2019-04-12 17:40:44	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.9	622	9	3	false	0	0		0	
2019-04-12 17:40:49	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.9	2134	367	0	false	0	0		0	
2019-04-12 17:40:53	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.9	874	9	1	false	0	0		0	
2019-04-12 17:40:58	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.9	2440	228	1	false	0	0		0	
2019-04-12 17:41:03	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.9	4070	295	0	false	0	0		0	
2019-04-12 17:41:07	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.9	790	12	1	false	0	0		0	
2019-04-12 17:41:12	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.9	3846	409	9	false	0	0		0	
2019-04-12 17:41:17	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.9	3760	368	9	false	0	0		0	
2019-04-12 17:41:21	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.9	2894	56	1	false	0	0		0	
2019-04-12 17:41:26	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.9	2950	59	1	false	0	0		0	
2019-04-12 17:41:31	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.9	3120	270	1	false	0	0		0	
2019-04-12 17:41:35	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.9	1862	59	0	false	0	0		0	
2019-04-12 17:41:40	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.9	3944	274	0	false	0	0		0	
2019-04-12 17:41:45	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.9	1586	65	0	false	0	0		0	
2019-04-12 17:41:50	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.9	3322	272	0	false	0	0		0	
2019-04-12 17:41:55	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.9	1964	65	0	false	0	0		0	
2019-04-12 17:42:00	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.9	7106	278	1	false	0	0		0	
2019-04-12 17:42:04	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.9	1514	14	0	false	0	0		0	
2019-04-12 17:42:09	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.9	2406	230	0	false	0	0		0	
2019-04-12 17:42:16	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.13	830	12	1	false	0	0		0	
2019-04-12 17:42:21	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.13	2384	337	1	false	0	0		0	
2019-04-12 17:42:26	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.13	622	9	3	false	0	0		0	
2019-04-12 17:42:31	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.13	2060	367	0	false	0	0		0	
2019-04-12 17:42:35	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.13	856	9	1	false	0	0		0	
2019-04-12 17:42:40	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.13	2342	228	1	false	0	0		0	
2019-04-12 17:42:45	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.13	4044	295	0	false	0	0		0	
2019-04-12 17:42:50	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.13	780	12	1	false	0	0		0	
2019-04-12 17:42:55	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.13	3772	409	9	false	0	0		0	
2019-04-12 17:43:00	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.13	3686	368	9	false	0	0		0	
2019-04-12 17:43:05	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.13	2860	56	1	false	0	0		0	
2019-04-12 17:43:10	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.13	2914	59	1	false	0	0		0	
2019-04-12 17:43:15	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.13	3026	270	1	false	0	0		0	
2019-04-12 17:43:20	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.13	1842	59	0	false	0	0		0	
2019-04-12 17:43:25	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.13	3838	274	0	false	0	0		0	
2019-04-12 17:43:30	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.13	1564	65	0	false	0	0		0	
2019-04-12 17:43:35	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.13	3226	272	0	false	0	0		0	
2019-04-12 17:43:40	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.13	1942	65	0	false	0	0		0	
2019-04-12 17:43:45	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.13	7058	278	1	false	0	0		0	
2019-04-12 17:43:50	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.13	1486	14	0	false	0	0		0	
2019-04-12 17:43:55	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.6.13	2308	230	0	false	0	0		0	
2019-04-12 17:44:00	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.8.5	830	12	1	false	0	0		0	
2019-04-12 17:44:03	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.8.5	2384	337	1	false	0	0		0	
2019-04-12 17:44:06	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.8.5	622	9	3	false	0	0		0	
2019-04-12 17:44:10	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.8.5	2060	367	0	false	0	0		0	
2019-04-12 17:44:13	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.8.5	856	9	1	false	0	0		0	
2019-04-12 17:44:16	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.8.5	2342	228	1	false	0	0		0	
2019-04-12 17:44:19	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.8.5	4044	295	0	false	0	0		0	
2019-04-12 17:44:22	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.8.5	780	12	1	false	0	0		0	
2019-04-12 17:44:25	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.8.5	3772	409	9	false	0	0		0	
2019-04-12 17:44:29	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.8.5	3686	368	9	false	0	0		0	
2019-04-12 17:44:32	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.8.5	2856	52	1	false	0	0		0	
2019-04-12 17:44:35	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.8.5	2910	55	1	false	0	0		0	
2019-04-12 17:44:39	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.8.5	3026	270	1	false	0	0		0	
2019-04-12 17:44:42	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.8.5	1842	59	0	false	0	0		0	
2019-04-12 17:44:46	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.8.5	3838	274	0	false	0	0		0	
2019-04-12 17:44:49	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.8.5	1564	65	0	false	0	0		0	
2019-04-12 17:44:52	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.8.5	3226	272	0	false	0	0		0	
2019-04-12 17:44:56	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.8.5	1942	65	0	false	0	0		0	
2019-04-12 17:44:59	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.8.5	7058	278	1	false	0	0		0	
2019-04-12 17:45:02	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.8.5	1486	14	0	false	0	0		0	
2019-04-12 17:45:05	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.8.5	2308	230	0	false	0	0		0	
2019-04-12 17:45:11	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.8.9	830	12	1	false	0	0		0	
2019-04-12 17:45:14	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.8.9	2390	337	1	false	0	0		0	
2019-04-12 17:45:17	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.8.9	610	9	3	false	0	0		0	
2019-04-12 17:45:19	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.8.9	2040	367	0	false	0	0		0	
2019-04-12 17:45:22	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.8.9	858	9	1	false	0	0		0	
2019-04-12 17:45:25	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.8.9	2342	228	1	false	0	0		0	
2019-04-12 17:45:28	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.8.9	4046	295	0	false	0	0		0	
2019-04-12 17:45:31	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.8.9	780	12	1	false	0	0		0	
2019-04-12 17:45:34	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.8.9	3736	409	9	false	0	0		0	
2019-04-12 17:45:37	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.8.9	3650	368	9	false	0	0		0	
2019-04-12 17:45:40	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.8.9	2650	52	1	false	0	0		0	
2019-04-12 17:45:43	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.8.9	2704	55	1	false	0	0		0	
2019-04-12 17:45:46	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.8.9	3016	270	1	false	0	0		0	
2019-04-12 17:45:49	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.8.9	1842	59	0	false	0	0		0	
2019-04-12 17:45:52	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.8.9	3842	274	0	false	0	0		0	
2019-04-12 17:45:55	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.8.9	1550	65	0	false	0	0		0	
2019-04-12 17:45:58	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.8.9	3230	272	0	false	0	0		0	
2019-04-12 17:46:01	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.8.9	1942	65	0	false	0	0		0	
2019-04-12 17:46:04	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.8.9	7002	278	1	false	0	0		0	
2019-04-12 17:46:07	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.8.9	1474	14	0	false	0	0		0	
2019-04-12 17:46:10	44	44.145	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304912	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attiny1634:LTO=disable,clock=12external,eesave=disable,bod=2v7	1.8.9	2312	230	0	false	0	0		0	
