# compile vhdl design source files
vhdl xil_defaultlib  "../../../ECE524_PRELAB6.srcs/sources_1/new/Full_Adder.vhd"
vhdl xil_defaultlib  "../../../ECE524_PRELAB6.srcs/sources_1/new/Prelab.vhd"
vhdl xil_defaultlib  "../../../ECE524_PRELAB6.srcs/sources_1/new/and_db.vhd"
vhdl xil_defaultlib  "../../../ECE524_PRELAB6.srcs/sim_prelab/new/Prelab_tb.vhd"

# Do not sort compile order
nosort
