!PADS-POWERPCB-V9.0-MILS! NETLIST FILE FROM PADS LOGIC V9.3

*PART*
A1 LIBA@pkgA
A2 LIBA@pkgA
A3 LIBA@pkgA
A4 LIBA@pkgA
A5 LIBA@pkgA
A6 LIBA@pkgA
A7 LIBA@pkgA
A8 LIBA@pkgA
A9 LIBA@pkgA

*CONNECTION*
*SIGNAL* OUTER_I(1)$INNER_I$NET_A
 A1.a A1.b
*SIGNAL* OUTER_I(2)$INNER_I$NET_A
 A2.a A2.b
*SIGNAL* OUTER_I(3)$INNER_I$NET_A
 A3.a A3.b
*SIGNAL* OUTER_I(4)$INNER_I$NET_A
 A4.a A4.b
*SIGNAL* OUTER_I(5)$INNER_I$NET_A
 A5.a A5.b
*SIGNAL* OUTER_I(6)$INNER_I$NET_A
 A6.a A6.b
*SIGNAL* OUTER_I(7)$INNER_I$NET_A
 A7.a A7.b
*SIGNAL* OUTER_I(8)$INNER_I$NET_A
 A8.a A8.b
*SIGNAL* OUTER_I(9)$INNER_I$NET_A
 A9.a A9.b

*END*