<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>LUT4</title><link rel="Prev" href="lu4p3jx.htm" title="Previous" /><link rel="Next" href="lut5.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/l.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pSIY3_002fz0N_002bSQc9441zdO88g" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/Reference%20Guides/FPGA%20Libraries/lut4.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Strategies/strategy_settings.htm">Reference Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="about_library.htm#1391252">FPGA Libraries Reference Guide</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="alphanumeric_macro_list.htm#1391252">Alphanumeric Primitives List</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="l.htm#1391252">L</a> &gt; LUT4</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h4 id="ww1391252" class="Heading3"><span></span>LUT4</h4><h5 id="ww1392717" class="Heading4"><span></span>4-Input Look Up Table</h5><p id="ww1392718" class="Body"><span></span>Architectures Supported:</p><div id="ww1403007" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>ECP5</div><div id="ww1429701" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>LatticeECP3</div><div id="ww1467213" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>LFMNX</div><div id="ww1450804" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>LIFMD</div><div id="ww1462053" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>LIFMDF</div><div id="ww1406628" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>MachXO2</div><div id="ww1458901" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>MachXO3D</div><div id="ww1427331" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>MachXO3L</div><div id="ww1408570" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>Platform Manager 2</div><div class="ww_skin_page_overflow"><p id="ww1391260" class="Body"><span></span><img class="Default" src="../../Reference%20Guides/FPGA%20Libraries/images/lut4.gif" width="100%" style="display: block; left: 0.0pt; max-height: 123px; max-width: 119px; top: 0.0pt" alt="" title="" /></p></div><p id="ww1391261" class="Body"><span></span>INPUTS: A, B, C, D</p><p id="ww1391262" class="Body"><span></span>OUTPUT: Z </p><p id="ww1408101" class="Body"><span></span>ATTRIBUTES: </p><p id="ww1408105" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027319" title="List of Primitive-Specific HDL Attributes">INIT</a></span>: hexadecimal value (default: 16'h0000)</p><h5 id="ww1408106" class="Heading4"><span></span>Description</h5><p id="ww1391269" class="BodyAfterHead"><span></span>LUT4 defines the programmed state of a LUT4 primitive of a Slice. While this primitive is typically targeted by logic synthesis tools, it can also be instantiated in HDL source for intimate control over LUT4 programming. The contents of the look up table are addressed by the 4 input pins to access 1 of 16 locations.</p><p id="ww1391270" class="Body"><span></span>The programming of the LUT4 (that is, the 0 or 1 value of each memory location within the LUT4) is determined by the value assigned with INIT. The value is expressed in hexadecimal code. Highest memory locations are in the most significant hex digit, the lowest in the least significant digit.</p><p id="ww1391271" class="Body"><span></span>For example, hex value BF80 produces these 16 memory locations and values:                  </p><p id="ww1391272" class="Body"><span></span>1011 1111 1000 0000</p><p id="ww1391273" class="Body"><span></span>Memory location 0 (D=0, C=0, B=0, A=0) contains a 0, memory location 2 (D=0, C=0, B=1, A=0) contains a 0. Memory location 15 (D=1, C=1, B=1, A=1) contains a 1, etc.</p><p id="ww1391274" class="Body"><span></span>The LUT4 may encode the Boolean logic for any Boolean expression of 4 input variables. For example, if the required expression was:</p><p id="ww1391275" class="Body"><span></span> Z = (D*C) + (B*!A)</p><p id="ww1391276" class="Body"><span></span>then the INIT value can be derived from the truth table resulting from the expression:</p><pre id="ww1391277" class="Code">D C B A : Z</pre><pre id="ww1391278" class="Code">0 0 0 0 : 0</pre><pre id="ww1391279" class="Code">0 0 0 1 : 0</pre><pre id="ww1391280" class="Code">0 0 1 0 : 1</pre><pre id="ww1391281" class="Code">0 0 1 1 : 0</pre><pre id="ww1391282" class="Code">&nbsp;</pre><pre id="ww1391283" class="Code">0 1 0 0 : 0</pre><pre id="ww1391284" class="Code">0 1 0 1 : 0</pre><pre id="ww1391285" class="Code">0 1 1 0 : 1</pre><pre id="ww1391286" class="Code">0 1 1 1 : 0</pre><pre id="ww1391287" class="Code">&nbsp;</pre><pre id="ww1391288" class="Code">1 0 0 0 : 0</pre><pre id="ww1391289" class="Code">1 0 0 1 : 0</pre><pre id="ww1391290" class="Code">1 0 1 0 : 1</pre><pre id="ww1391291" class="Code">1 0 1 1 : 0</pre><pre id="ww1391292" class="Code">&nbsp;</pre><pre id="ww1391293" class="Code">1 1 0 0 : 1</pre><pre id="ww1391294" class="Code">1 1 0 1 : 1</pre><pre id="ww1391295" class="Code">1 1 1 0 : 1</pre><pre id="ww1391296" class="Code">1 1 1 1 : 1<br /><br /></pre><p id="ww1391297" class="Body"><span></span>INIT = F444 (16)</p><h5 id="ww1391298" class="Heading4"><span></span>LUT4 Usage with Verilog HDL</h5><pre id="ww1391299" class="Code">// LUT4 module instantiation</pre><pre id="ww1391300" class="Code">LUT4 </pre><pre id="ww1391301" class="CodeIndented">#(.init  (16'hF444))</pre><pre id="ww1391302" class="CodeIndented">I1 ( .A (A), .B (B), .C (C), .D (D), .Z (Q[0]) );<br /><br /></pre><h5 id="ww1391303" class="Heading4"><span></span>LUT4 Usage with VHDL</h5><pre id="ww1391304" class="Code">-- LUT4 component instantiation</pre><pre id="ww1391305" class="Code">I1 : LUT4</pre><pre id="ww1391306" class="CodeIndented">Generic Map (INIT=&gt;b"1111_0100_0100_0100")</pre><pre id="ww1391307" class="CodeIndented">Port Map ( A=&gt;A, B=&gt;B, C=&gt;C, D=&gt;D, Z=&gt;N_1 );</pre></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>