# regfile testbench data file
# read1_num read2_num write_num write_data write_en read1_data read2_data
# skip first cycle
0 0 0 00000000 0 00000000 00000000
# reg0 <- ffffffff; reg0 == 00000000
0 0 0 ffffffff 1 00000000 00000000
0 0 0 00000000 0 00000000 00000000
# reg1 <- 00000000; nop(write_en==0); reg1 == 00000000
0 0 1 00000000 1 00000000 00000000
0 1 1 ffffffff 0 00000000 00000000
0 1 0 00000000 0 00000000 00000000
# reg1 <- 00000000; reg1 <- ffffffff; reg1 == ffffffff
0 0 1 00000000 1 00000000 00000000
0 1 1 ffffffff 1 00000000 00000000
0 1 0 00000000 0 00000000 ffffffff
# reg2 <- 00000000; reg2 <- 11111111; reg1 <- aaaaaaaa, reg2 == 11111111; reg1 == aaaaaaaa
0 0 2 00000000 1 00000000 00000000
0 2 2 11111111 1 00000000 00000000
0 2 1 aaaaaaaa 1 00000000 11111111
1 2 0 00000000 0 aaaaaaaa 11111111
