

================================================================
== Synthesis Summary Report of 'dFFT'
================================================================
+ General Information: 
    * Date:           Tue Apr  8 11:35:58 2025
    * Version:        2024.2 (Build 5238294 on Nov  8 2024)
    * Project:        PositFFT
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: azynquplus
    * Target device:  xazu7ev-fbvb900-1-i
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+---------+------------+------------+-----+
    |                Modules               |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |      |         |            |            |     |
    |                & Loops               |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |   DSP   |     FF     |     LUT    | URAM|
    +--------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+---------+------------+------------+-----+
    |+ dFFT                                |  Timing|  -0.27|  8807489|  8.807e+07|         -|  8807490|     -|        no|     -|  39 (2%)|  3370 (~0%)|   4479 (1%)|    -|
    | o VITIS_LOOP_1295_1                  |       -|   7.30|  8807488|  8.807e+07|    137617|        -|    64|        no|     -|        -|           -|           -|    -|
    |  o VITIS_LOOP_1214_1                 |       -|   7.30|   137600|  1.376e+06|      2150|        -|    64|        no|     -|        -|           -|           -|    -|
    |   + generic_fmod_double_s            |       -|   2.53|     2102|  2.102e+04|         -|     2102|     -|        no|     -|        -|   399 (~0%)|  1060 (~0%)|    -|
    |    + generic_fmod_double_Pipeline_1  |       -|   4.66|     2100|  2.100e+04|         -|     2100|     -|        no|     -|        -|    82 (~0%)|   366 (~0%)|    -|
    |     o Loop 1                         |       -|   7.30|     2098|  2.098e+04|         1|        1|  2098|       yes|     -|        -|           -|           -|    -|
    +--------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+---------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+----------------------+-----------+----------+
| Port                 | Direction | Bitwidth |
+----------------------+-----------+----------+
| result_imag_address0 | out       | 6        |
| result_imag_d0       | out       | 64       |
| result_real_address0 | out       | 6        |
| result_real_d0       | out       | 64       |
+----------------------+-----------+----------+

* Other Ports
+----------+---------+-----------+----------+
| Port     | Mode    | Direction | Bitwidth |
+----------+---------+-----------+----------+
| signal_r | ap_none | in        | 64       |
+----------+---------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+-------------+
| Argument | Direction | Datatype    |
+----------+-----------+-------------+
| signal   | in        | double*     |
| result   | out       | dFFTResult& |
+----------+-----------+-------------+

* SW-to-HW Mapping
+----------+----------------------+---------+----------+
| Argument | HW Interface         | HW Type | HW Usage |
+----------+----------------------+---------+----------+
| signal   | signal_r             | port    |          |
| result   | result_real_address0 | port    | offset   |
| result   | result_real_ce0      | port    |          |
| result   | result_real_we0      | port    |          |
| result   | result_real_d0       | port    |          |
| result   | result_imag_address0 | port    | offset   |
| result   | result_imag_ce0      | port    |          |
| result   | result_imag_we0      | port    |          |
| result   | result_imag_d0       | port    |          |
+----------+----------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------------+-----+--------+----------------+--------+-----------+---------+
| Name                                    | DSP | Pragma | Variable       | Op     | Impl      | Latency |
+-----------------------------------------+-----+--------+----------------+--------+-----------+---------+
| + dFFT                                  | 39  |        |                |        |           |         |
|   icmp_ln1295_fu_274_p2                 |     |        | icmp_ln1295    | seteq  | auto      | 0       |
|   add_ln1295_fu_280_p2                  |     |        | add_ln1295     | add    | fabric    | 0       |
|   sitodp_32ns_64_4_no_dsp_1_U14         |     |        | conv_i         | sitodp | auto      | 3       |
|   dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul_i          | dmul   | maxdsp    | 5       |
|   dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | deltaTheta     | dmul   | maxdsp    | 5       |
|   icmp_ln1214_fu_298_p2                 |     |        | icmp_ln1214    | seteq  | auto      | 0       |
|   add_ln1214_fu_304_p2                  |     |        | add_ln1214     | add    | fabric    | 0       |
|   icmp_ln809_fu_341_p2                  |     |        | icmp_ln809     | setne  | auto      | 0       |
|   icmp_ln809_1_fu_347_p2                |     |        | icmp_ln809_1   | seteq  | auto      | 0       |
|   or_ln809_fu_353_p2                    |     |        | or_ln809       | or     | auto      | 0       |
|   dcmp_64ns_64ns_1_2_no_dsp_1_U12       |     |        | tmp_1          | dcmp   | auto      | 1       |
|   and_ln809_fu_359_p2                   |     |        | and_ln809      | and    | auto      | 0       |
|   dadddsub_64ns_64ns_64_5_full_dsp_1_U7 | 3   |        | angle_assign_1 | dadd   | fulldsp   | 4       |
|   dcmp_64ns_64ns_1_2_no_dsp_1_U13       |     |        | tmp_3          | dcmp   | auto      | 1       |
|   and_ln811_fu_364_p2                   |     |        | and_ln811      | and    | auto      | 0       |
|   dadddsub_64ns_64ns_64_5_full_dsp_1_U8 | 3   |        | angle_assign_2 | dadd   | fulldsp   | 4       |
|   select_ln811_fu_369_p3                |     |        | select_ln811   | select | auto_sel  | 0       |
|   angle_assign_9_fu_376_p3              |     |        | angle_assign_9 | select | auto_sel  | 0       |
|   icmp_ln816_fu_403_p2                  |     |        | icmp_ln816     | setne  | auto      | 0       |
|   icmp_ln816_1_fu_409_p2                |     |        | icmp_ln816_1   | seteq  | auto      | 0       |
|   or_ln816_fu_415_p2                    |     |        | or_ln816       | or     | auto      | 0       |
|   dcmp_64ns_64ns_1_2_no_dsp_1_U12       |     |        | tmp_5          | dcmp   | auto      | 1       |
|   and_ln816_fu_421_p2                   |     |        | and_ln816      | and    | auto      | 0       |
|   dcmp_64ns_64ns_1_2_no_dsp_1_U13       |     |        | tmp_7          | dcmp   | auto      | 1       |
|   and_ln819_fu_427_p2                   |     |        | and_ln819      | and    | auto      | 0       |
|   empty_15_fu_433_p3                    |     |        | empty_15       | select | auto_sel  | 0       |
|   dadddsub_64ns_64ns_64_5_full_dsp_1_U7 | 3   |        | angle_assign_5 | dadd   | fulldsp   | 4       |
|   dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul_i_i_i2     | dmul   | maxdsp    | 5       |
|   dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | div_i_i_i3     | dmul   | maxdsp    | 5       |
|   dadddsub_64ns_64ns_64_5_full_dsp_1_U7 | 3   |        | sub_i_i_i4     | dadd   | fulldsp   | 4       |
|   xor_ln856_fu_468_p2                   |     |        | xor_ln856      | xor    | auto      | 0       |
|   dmul_64ns_64ns_64_6_max_dsp_1_U10     | 11  |        | x2             | dmul   | maxdsp    | 5       |
|   dmul_64ns_64ns_64_6_max_dsp_1_U10     | 11  |        | term2          | dmul   | maxdsp    | 5       |
|   dadddsub_64ns_64ns_64_5_full_dsp_1_U8 | 3   |        | sub_i_i_i      | dadd   | fulldsp   | 4       |
|   or_ln819_fu_490_p2                    |     |        | or_ln819       | or     | auto      | 0       |
|   realPart_fu_494_p3                    |     |        | realPart       | select | auto_sel  | 0       |
|   dadddsub_64ns_64ns_64_5_full_dsp_1_U8 | 3   |        | angle_assign_s | dadd   | fulldsp   | 4       |
|   dadddsub_64ns_64ns_64_5_full_dsp_1_U8 | 3   |        | angle_assign_3 | dadd   | fulldsp   | 4       |
|   select_ln1025_fu_441_p3               |     |        | select_ln1025  | select | auto_sel  | 0       |
|   term1_fu_447_p3                       |     |        | term1          | select | auto_sel  | 0       |
|   dmul_64ns_64ns_64_6_max_dsp_1_U11     | 11  |        | mul_i18_i_i    | dmul   | maxdsp    | 5       |
|   dmul_64ns_64ns_64_6_max_dsp_1_U11     | 11  |        | mul1_i_i_i     | dmul   | maxdsp    | 5       |
|   dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | term2_1        | dmul   | maxdsp    | 5       |
|   dadddsub_64ns_64ns_64_5_full_dsp_1_U7 | 3   |        | imagPart       | dadd   | fulldsp   | 4       |
|   dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul2_i         | dmul   | maxdsp    | 5       |
|   dadddsub_64ns_64ns_64_5_full_dsp_1_U7 | 3   |        | realSum        | dadd   | fulldsp   | 4       |
|   dmul_64ns_64ns_64_6_max_dsp_1_U9      | 11  |        | mul5_i         | dmul   | maxdsp    | 5       |
|   dadddsub_64ns_64ns_64_5_full_dsp_1_U7 | 3   |        | imagSum        | dadd   | fulldsp   | 4       |
|   dadddsub_64ns_64ns_64_5_full_dsp_1_U7 | 3   |        | angle          | dadd   | fulldsp   | 4       |
|  + generic_fmod_double_s                | 0   |        |                |        |           |         |
|    isF_e_x_fu_117_p2                    |     |        | isF_e_x        | seteq  | auto      | 0       |
|    isyBx_e_fu_123_p2                    |     |        | isyBx_e        | setlt  | auto      | 0       |
|    icmp_ln267_fu_129_p2                 |     |        | icmp_ln267     | setne  | auto      | 0       |
|    icmp_ln267_1_fu_135_p2               |     |        | icmp_ln267_1   | setgt  | auto      | 0       |
|    or_ln267_fu_141_p2                   |     |        | or_ln267       | or     | auto      | 0       |
|    icmp_ln271_fu_147_p2                 |     |        | icmp_ln271     | setne  | auto      | 0       |
|    or_ln271_fu_153_p2                   |     |        | or_ln271       | or     | auto      | 0       |
|    n_fu_178_p2                          |     |        | n              | add    | fabric    | 0       |
|    icmp_ln319_fu_205_p2                 |     |        | icmp_ln319     | seteq  | auto      | 0       |
|    ctlz_54_54_1_1_U4                    |     |        | tmp_5          | ctlz   | auto      | 0       |
|    add_ln325_fu_227_p2                  |     |        | add_ln325      | add    | fabric    | 0       |
|    icmp_ln325_fu_233_p2                 |     |        | icmp_ln325     | seteq  | auto      | 0       |
|    shl_ln325_fu_257_p2                  |     |        | shl_ln325      | shl    | auto_pipe | 0       |
|    ap_mx_2_fu_267_p3                    |     |        | ap_mx_2        | select | auto_sel  | 0       |
|    sub_ln327_fu_275_p2                  |     |        | sub_ln327      | sub    | fabric    | 0       |
|    fz_exp_1_fu_285_p2                   |     |        | fz_exp_1       | add    | fabric    | 0       |
|   + generic_fmod_double_Pipeline_1      | 0   |        |                |        |           |         |
|     icmp_ln308_fu_99_p2                 |     |        | icmp_ln308     | seteq  | auto      | 0       |
|     loop_2_fu_105_p2                    |     |        | loop_2         | add    | fabric    | 0       |
|     icmp_ln309_fu_117_p2                |     |        | icmp_ln309     | setgt  | auto      | 0       |
|     add_ln310_fu_123_p2                 |     |        | add_ln310      | add    | fabric    | 0       |
|     r_sh_1_fu_129_p3                    |     |        | r_sh_1         | select | auto_sel  | 0       |
|     icmp_ln311_fu_137_p2                |     |        | icmp_ln311     | setgt  | auto      | 0       |
|     i_1_fu_149_p2                       |     |        | i_1            | add    | fabric    | 0       |
|     r_sh_3_fu_155_p3                    |     |        | r_sh_3         | select | auto_sel  | 0       |
|     i_2_fu_163_p3                       |     |        | i_2            | select | auto_sel  | 0       |
+-----------------------------------------+-----+--------+----------------+--------+-----------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

