// Seed: 4055659533
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    output tri id_2
);
  logic id_4;
  always @(1, id_0 - id_4 or id_0, posedge id_1 or negedge id_0) begin : LABEL_0
    begin : LABEL_1
      id_4 = id_4 - id_4;
    end
  end
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1,
    input wand id_2,
    output tri1 id_3,
    output wire id_4,
    input uwire id_5,
    output supply0 id_6,
    output tri0 id_7,
    input tri1 id_8,
    output wand id_9,
    input tri0 id_10,
    output tri0 id_11,
    output tri0 id_12
);
  assign id_12 = 1'b0;
  localparam id_14 = 1;
  parameter id_15 = -1'h0;
  module_0 modCall_1 (
      id_8,
      id_2,
      id_4
  );
  assign modCall_1.id_4 = 0;
endmodule
