<profile>

<section name = "Vivado HLS Report for 'Padding'" level="0">
<item name = "Date">Thu Nov  3 16:10:43 2022
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">f_b_4_new_network</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 3.180, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">130, 130, 130, 130, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Padding_label3">128, 128, 8, 8, 1, 16, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 376, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 289, -</column>
<column name="Register">-, -, 33, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln116_10_fu_855_p2">+, 0, 0, 16, 9, 5</column>
<column name="add_ln116_11_fu_869_p2">+, 0, 0, 16, 9, 5</column>
<column name="add_ln116_1_fu_628_p2">+, 0, 0, 16, 9, 6</column>
<column name="add_ln116_2_fu_663_p2">+, 0, 0, 16, 9, 6</column>
<column name="add_ln116_3_fu_677_p2">+, 0, 0, 16, 9, 6</column>
<column name="add_ln116_4_fu_711_p2">+, 0, 0, 16, 9, 6</column>
<column name="add_ln116_5_fu_725_p2">+, 0, 0, 16, 9, 6</column>
<column name="add_ln116_6_fu_759_p2">+, 0, 0, 16, 9, 6</column>
<column name="add_ln116_7_fu_773_p2">+, 0, 0, 16, 9, 6</column>
<column name="add_ln116_8_fu_807_p2">+, 0, 0, 16, 9, 6</column>
<column name="add_ln116_9_fu_821_p2">+, 0, 0, 16, 9, 5</column>
<column name="add_ln116_fu_613_p2">+, 0, 0, 16, 9, 6</column>
<column name="i_fu_529_p2">+, 0, 0, 15, 5, 1</column>
<column name="sub_ln116_fu_569_p2">-, 0, 0, 16, 9, 9</column>
<column name="and_ln115_fu_607_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln113_fu_523_p2">icmp, 0, 0, 11, 5, 6</column>
<column name="icmp_ln115_1_fu_601_p2">icmp, 0, 0, 9, 4, 1</column>
<column name="icmp_ln115_fu_551_p2">icmp, 0, 0, 11, 5, 4</column>
<column name="grp_fu_463_p2">or, 0, 0, 8, 8, 2</column>
<column name="grp_fu_468_p2">or, 0, 0, 8, 8, 2</column>
<column name="grp_fu_473_p2">or, 0, 0, 8, 8, 3</column>
<column name="grp_fu_478_p2">or, 0, 0, 8, 8, 3</column>
<column name="grp_fu_483_p2">or, 0, 0, 8, 8, 3</column>
<column name="grp_fu_488_p2">or, 0, 0, 8, 8, 3</column>
<column name="grp_fu_493_p2">or, 0, 0, 8, 8, 4</column>
<column name="grp_fu_498_p2">or, 0, 0, 8, 8, 4</column>
<column name="grp_fu_503_p2">or, 0, 0, 8, 8, 4</column>
<column name="grp_fu_508_p2">or, 0, 0, 8, 8, 4</column>
<column name="grp_fu_513_p2">or, 0, 0, 8, 8, 4</column>
<column name="grp_fu_518_p2">or, 0, 0, 8, 8, 4</column>
<column name="or_ln118_13_fu_903_p2">or, 0, 0, 8, 8, 4</column>
<column name="or_ln118_14_fu_913_p2">or, 0, 0, 8, 8, 4</column>
<column name="or_ln118_fu_580_p2">or, 0, 0, 8, 8, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">50, 11, 1, 11</column>
<column name="i_0_reg_452">9, 2, 5, 10</column>
<column name="input_matrix_address0">38, 7, 8, 56</column>
<column name="input_matrix_address1">38, 7, 8, 56</column>
<column name="output_matrix_address0">62, 15, 8, 120</column>
<column name="output_matrix_address1">62, 15, 8, 120</column>
<column name="output_matrix_d0">15, 3, 32, 96</column>
<column name="output_matrix_d1">15, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln115_reg_964">1, 0, 1, 0</column>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="i_0_reg_452">5, 0, 5, 0</column>
<column name="i_reg_927">5, 0, 5, 0</column>
<column name="icmp_ln113_reg_923">1, 0, 1, 0</column>
<column name="shl_ln_reg_932">4, 0, 8, 4</column>
<column name="sub_ln116_reg_950">7, 0, 9, 2</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Padding, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Padding, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Padding, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Padding, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Padding, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Padding, return value</column>
<column name="input_matrix_address0">out, 8, ap_memory, input_matrix, array</column>
<column name="input_matrix_ce0">out, 1, ap_memory, input_matrix, array</column>
<column name="input_matrix_q0">in, 32, ap_memory, input_matrix, array</column>
<column name="input_matrix_address1">out, 8, ap_memory, input_matrix, array</column>
<column name="input_matrix_ce1">out, 1, ap_memory, input_matrix, array</column>
<column name="input_matrix_q1">in, 32, ap_memory, input_matrix, array</column>
<column name="output_matrix_address0">out, 8, ap_memory, output_matrix, array</column>
<column name="output_matrix_ce0">out, 1, ap_memory, output_matrix, array</column>
<column name="output_matrix_we0">out, 1, ap_memory, output_matrix, array</column>
<column name="output_matrix_d0">out, 32, ap_memory, output_matrix, array</column>
<column name="output_matrix_address1">out, 8, ap_memory, output_matrix, array</column>
<column name="output_matrix_ce1">out, 1, ap_memory, output_matrix, array</column>
<column name="output_matrix_we1">out, 1, ap_memory, output_matrix, array</column>
<column name="output_matrix_d1">out, 32, ap_memory, output_matrix, array</column>
</table>
</item>
</section>
</profile>
