0.6
2018.2
Jun 14 2018
20:41:02
D:/uni/Semester_2/4-CS1050ComputerOrganizationAndDigitalDesign-3/labs/Lab9_4bitRegsWorking-20220730T104443Z-001/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sim_1/imports/temp/TB_Master.vhd,1658297254,vhdl,,,,tb_master,,,,,,,,
D:/uni/Semester_2/4-CS1050ComputerOrganizationAndDigitalDesign-3/labs/Lab9_4bitRegsWorking-20220730T104443Z-001/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Adder_3_Bit.vhd,1659062630,vhdl,,,,adder_3_bit,,,,,,,,
D:/uni/Semester_2/4-CS1050ComputerOrganizationAndDigitalDesign-3/labs/Lab9_4bitRegsWorking-20220730T104443Z-001/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Decoder_2_to_4.vhd,1658296826,vhdl,,,,decoder_2_to_4,,,,,,,,
D:/uni/Semester_2/4-CS1050ComputerOrganizationAndDigitalDesign-3/labs/Lab9_4bitRegsWorking-20220730T104443Z-001/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Decoder_3_to_8.vhd,1658296772,vhdl,,,,decoder_3_to_8,,,,,,,,
D:/uni/Semester_2/4-CS1050ComputerOrganizationAndDigitalDesign-3/labs/Lab9_4bitRegsWorking-20220730T104443Z-001/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Instruction_decoder.vhd,1659063766,vhdl,,,,instruction_decoder,,,,,,,,
D:/uni/Semester_2/4-CS1050ComputerOrganizationAndDigitalDesign-3/labs/Lab9_4bitRegsWorking-20220730T104443Z-001/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/LUT_16_7.vhd,1658296508,vhdl,,,,lut_16_7,,,,,,,,
D:/uni/Semester_2/4-CS1050ComputerOrganizationAndDigitalDesign-3/labs/Lab9_4bitRegsWorking-20220730T104443Z-001/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/MasterNanoProcessor.vhd,1658295572,vhdl,,,,masternanoprocessor,,,,,,,,
D:/uni/Semester_2/4-CS1050ComputerOrganizationAndDigitalDesign-3/labs/Lab9_4bitRegsWorking-20220730T104443Z-001/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Mux_2_to_4.vhd,1659062898,vhdl,,,,mux_2_to_4,,,,,,,,
D:/uni/Semester_2/4-CS1050ComputerOrganizationAndDigitalDesign-3/labs/Lab9_4bitRegsWorking-20220730T104443Z-001/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/NanoProcessor.vhd,1659063458,vhdl,,,,nanoprocessor,,,,,,,,
D:/uni/Semester_2/4-CS1050ComputerOrganizationAndDigitalDesign-3/labs/Lab9_4bitRegsWorking-20220730T104443Z-001/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/ProgramCounter.vhd,1658295994,vhdl,,,,programcounter,,,,,,,,
D:/uni/Semester_2/4-CS1050ComputerOrganizationAndDigitalDesign-3/labs/Lab9_4bitRegsWorking-20220730T104443Z-001/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Program_ROM.vhd,1658296080,vhdl,,,,program_rom,,,,,,,,
D:/uni/Semester_2/4-CS1050ComputerOrganizationAndDigitalDesign-3/labs/Lab9_4bitRegsWorking-20220730T104443Z-001/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/RCA_4.vhd,1659064152,vhdl,,,,rca_4,,,,,,,,
D:/uni/Semester_2/4-CS1050ComputerOrganizationAndDigitalDesign-3/labs/Lab9_4bitRegsWorking-20220730T104443Z-001/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/RegisterBank.vhd,1658295770,vhdl,,,,reg_bank,,,,,,,,
D:/uni/Semester_2/4-CS1050ComputerOrganizationAndDigitalDesign-3/labs/Lab9_4bitRegsWorking-20220730T104443Z-001/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/Slow_Clk.vhd,1659062936,vhdl,,,,slow_clk,,,,,,,,
D:/uni/Semester_2/4-CS1050ComputerOrganizationAndDigitalDesign-3/labs/Lab9_4bitRegsWorking-20220730T104443Z-001/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/reg.vhd,1658295702,vhdl,,,,reg,,,,,,,,
D:/uni/Semester_2/4-CS1050ComputerOrganizationAndDigitalDesign-3/labs/Lab9_4bitRegsWorking-20220730T104443Z-001/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/imports/temp/twoWay_3Bit_Mux.vhd,1659062694,vhdl,,,,twoway_3bit_mux,,,,,,,,
D:/uni/Semester_2/4-CS1050ComputerOrganizationAndDigitalDesign-3/labs/Lab9_4bitRegsWorking-20220730T104443Z-001/Lab9_4bitRegsWorking/Lab9_4bitRegsWorking.srcs/sources_1/new/MUX_8_way_4_bit.vhd,1659063236,vhdl,,,,mux_8_way_4_bit,,,,,,,,
