$version Generated by VerilatedVcd $end
$date Thu Jun 27 16:28:21 2019
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 ( clock $end
  $var wire  1 ) reset $end
  $scope module PWMTest $end
   $var wire  1 ( c_clock $end
   $var wire  4 $ c_io_fall [3:0] $end
   $var wire  1 % c_io_out $end
   $var wire  4 # c_io_rise [3:0] $end
   $var wire  1 ) c_reset $end
   $var wire  1 ( clock $end
   $var wire  1 ) reset $end
   $var wire  6 & value [5:0] $end
   $scope module c $end
    $var wire  1 ( clock $end
    $var wire  4 ' counter [3:0] $end
    $var wire  4 $ io_fall [3:0] $end
    $var wire  1 % io_out $end
    $var wire  4 # io_rise [3:0] $end
    $var wire  1 % out $end
    $var wire  1 ) reset $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b1000 #
b1010 $
0%
b000000 &
b0000 '
0(
1)
#1
1%
1(
#2
#3
#4
#5
#6
0(
#7
#8
#9
#10
#11
b000001 &
b0001 '
1(
0)
#12
#13
#14
#15
#16
0(
#17
#18
#19
#20
#21
b000010 &
b0010 '
1(
#22
#23
#24
#25
#26
0(
#27
#28
#29
#30
#31
b000011 &
b0011 '
1(
#32
#33
#34
#35
#36
0(
#37
#38
#39
#40
#41
b000100 &
b0100 '
1(
#42
#43
#44
#45
#46
0(
#47
#48
#49
#50
#51
b000101 &
b0101 '
1(
#52
#53
#54
#55
#56
0(
#57
#58
#59
#60
#61
b000110 &
b0110 '
1(
#62
#63
#64
#65
#66
0(
#67
#68
#69
#70
#71
b000111 &
b0111 '
1(
#72
#73
#74
#75
#76
0(
#77
#78
#79
#80
#81
b001000 &
b1000 '
1(
#82
#83
#84
#85
#86
0(
#87
#88
#89
#90
#91
0%
b001001 &
b0001 '
1(
#92
#93
#94
#95
#96
0(
#97
#98
#99
#100
#101
b001010 &
b0010 '
1(
#102
#103
#104
#105
#106
0(
#107
#108
#109
#110
#111
b001011 &
b0011 '
1(
#112
#113
#114
#115
#116
0(
#117
#118
#119
#120
#121
b001100 &
b0100 '
1(
#122
#123
#124
#125
#126
0(
#127
#128
#129
#130
#131
b001101 &
b0101 '
1(
#132
#133
#134
#135
#136
0(
#137
#138
#139
#140
#141
b001110 &
b0110 '
1(
#142
#143
#144
#145
#146
0(
#147
#148
#149
#150
#151
b001111 &
b0111 '
1(
#152
#153
#154
#155
#156
0(
#157
#158
#159
#160
#161
b010000 &
b1000 '
1(
#162
#163
#164
#165
#166
0(
#167
#168
#169
#170
#171
b010001 &
b1001 '
1(
#172
#173
#174
#175
#176
0(
#177
#178
#179
#180
#181
b010010 &
b1010 '
1(
#182
#183
#184
#185
#186
0(
#187
#188
#189
#190
#191
b0111 #
b1001 $
1%
b010011 &
b0001 '
1(
#192
#193
#194
#195
#196
0(
#197
#198
#199
#200
#201
b010100 &
b0010 '
1(
#202
#203
#204
#205
#206
0(
#207
#208
#209
#210
#211
b010101 &
b0011 '
1(
#212
#213
#214
#215
#216
0(
#217
#218
#219
#220
#221
b010110 &
b0100 '
1(
#222
#223
#224
#225
#226
0(
#227
#228
#229
#230
#231
b010111 &
b0101 '
1(
#232
#233
#234
#235
#236
0(
#237
#238
#239
#240
#241
b011000 &
b0110 '
1(
#242
#243
#244
#245
#246
0(
#247
#248
#249
#250
#251
b011001 &
b0111 '
1(
#252
#253
#254
#255
#256
0(
#257
#258
#259
#260
#261
0%
b011010 &
b0001 '
1(
#262
#263
#264
#265
#266
0(
#267
#268
#269
#270
#271
b011011 &
b0010 '
1(
#272
#273
#274
#275
#276
0(
#277
#278
#279
#280
#281
b011100 &
b0011 '
1(
#282
#283
#284
#285
#286
0(
#287
#288
#289
#290
#291
b011101 &
b0100 '
1(
#292
#293
#294
#295
#296
0(
#297
#298
#299
#300
#301
b011110 &
b0101 '
1(
#302
#303
#304
#305
#306
0(
#307
#308
#309
#310
#311
b011111 &
b0110 '
1(
#312
#313
#314
#315
#316
0(
#317
#318
#319
#320
#321
b100000 &
b0111 '
1(
#322
#323
#324
#325
#326
0(
#327
#328
#329
#330
#331
b100001 &
b1000 '
1(
#332
#333
#334
#335
#336
0(
#337
#338
#339
#340
#341
b100010 &
b1001 '
1(
#342
#343
#344
#345
#346
0(
#347
#348
#349
#350
#351
b0001 #
b0010 $
1%
b100011 &
b0001 '
1(
#352
#353
#354
#355
#356
0(
#357
#358
#359
#360
#361
0%
b100100 &
1(
#362
#363
#364
#365
#366
0(
#367
#368
#369
#370
#371
b100101 &
b0010 '
1(
#372
#373
#374
#375
#376
0(
#377
#378
#379
#380
#381
1%
b100110 &
b0001 '
1(
#382
#383
#384
#385
#386
0(
#387
#388
#389
#390
