<def f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='204' type='unsigned int llvm::MCInstrDesc::getOpcode() const'/>
<doc f='llvm/llvm/include/llvm/MC/MCInstrDesc.h' l='203'>/// Return the opcode number for this descriptor.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Utils.cpp' l='94' u='c' c='_ZN4llvm24constrainOperandRegClassERKNS_15MachineFunctionERKNS_18TargetRegisterInfoERNS_19MachineRegisterInfoERKNS_15TargetInstrInfoERKNS_16RegisterBa4027223'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1376' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier23visitMachineInstrBeforeEPKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1445' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier19visitMachineOperandEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/CodeGen/MachineVerifier.cpp' l='1608' u='c' c='_ZN12_GLOBAL__N_115MachineVerifier19visitMachineOperandEPKN4llvm14MachineOperandEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='89' u='c' c='_ZNK4llvm16AArch64InstrInfo18getInstSizeInBytesERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SIMDInstrOpt.cpp' l='223' u='c' c='_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt17shouldReplaceInstEPN4llvm15MachineFunctionEPKNS1_11MCInstrDescERNS1_15SmallVectorImplIS6_EE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SIMDInstrOpt.cpp' l='253' u='c' c='_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt17shouldReplaceInstEPN4llvm15MachineFunctionEPKNS1_11MCInstrDescERNS1_15SmallVectorImplIS6_EE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SIMDInstrOpt.cpp' l='255' u='c' c='_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt17shouldReplaceInstEPN4llvm15MachineFunctionEPKNS1_11MCInstrDescERNS1_15SmallVectorImplIS6_EE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SIMDInstrOpt.cpp' l='444' u='c' c='_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt19optimizeVectElementERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64SIMDInstrOpt.cpp' l='456' u='c' c='_ZN12_GLOBAL__N_119AArch64SIMDInstrOpt19optimizeVectElementERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='1468' u='c' c='_ZNK4llvm11SIInstrInfo21findCommutedOpIndicesENS_11MCInstrDescERjS2_'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='3627' u='c' c='_ZNK4llvm16ARMBaseInstrInfo15getVLDMDefCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='3718' u='c' c='_ZNK4llvm16ARMBaseInstrInfo15getVSTMUseCycleEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='3785' u='c' c='_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjS6_jj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='3826' u='c' c='_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataERKNS_11MCInstrDescEjjS6_jj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='3942' u='c' c='_ZL16adjustDefLatencyRKN4llvm12ARMSubtargetERKNS_12MachineInstrERKNS_11MCInstrDescEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='3967' u='c' c='_ZL16adjustDefLatencyRKN4llvm12ARMSubtargetERKNS_12MachineInstrERKNS_11MCInstrDescEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='3998' u='c' c='_ZL16adjustDefLatencyRKN4llvm12ARMSubtargetERKNS_12MachineInstrERKNS_11MCInstrDescEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='4246' u='c' c='_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataEPNS_6SDNodeEjS5_j'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='4273' u='c' c='_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataEPNS_6SDNodeEjS5_j'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='4299' u='c' c='_ZNK4llvm16ARMBaseInstrInfo17getOperandLatencyEPKNS_18InstrItineraryDataEPNS_6SDNodeEjS5_j'/>
<use f='llvm/llvm/lib/Target/ARM/ARMHazardRecognizer.cpp' l='25' u='c' c='_ZL12hasRAWHazardPN4llvm12MachineInstrES1_RKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelDAGToDAG.cpp' l='416' u='c' c='_ZNK12_GLOBAL__N_115ARMDAGToDAGISel18hasNoVMLxHazardUseEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/ARM/MLxExpansionPass.cpp' l='190' u='c' c='_ZNK12_GLOBAL__N_112MLxExpansion12hasRAWHazardEjPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/MLxExpansionPass.cpp' l='358' u='c' c='_ZN12_GLOBAL__N_112MLxExpansion23ExpandFPMLxInstructionsERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCCodeEmitter.cpp' l='538' u='c' c='_ZNK4llvm20HexagonMCCodeEmitter14getFixupNoBitsERKNS_11MCInstrInfoERKNS_6MCInstERKNS_9MCOperandENS_15MCSymbolRefExpr11VariantKindE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonMCCodeEmitter.cpp' l='628' u='c' c='_ZNK4llvm20HexagonMCCodeEmitter14getExprOpValueERKNS_6MCInstERKNS_9MCOperandEPKNS_6MCExprERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonShuffler.cpp' l='662' u='c' c='_ZN4llvm15HexagonShuffler7shuffleEv'/>
<use f='llvm/llvm/lib/Target/MSP430/MSP430InstrInfo.cpp' l='303' u='c' c='_ZNK4llvm15MSP430InstrInfo18getInstSizeInBytesERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/Mips16InstrInfo.cpp' l='149' u='c' c='_ZNK4llvm15Mips16InstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Mips/MipsConstantIslandPass.cpp' l='1657' u='c' c='_ZN12_GLOBAL__N_119MipsConstantIslands19prescanForConstantsEv'/>
<use f='llvm/llvm/lib/Target/Mips/MipsSEInstrInfo.cpp' l='517' u='c' c='_ZNK4llvm15MipsSEInstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCHazardRecognizers.cpp' l='123' u='c' c='_ZN4llvm34PPCDispatchGroupSBHazardRecognizer13mustComeFirstEPKNS_11MCInstrDescERj'/>
