// tb.v

// Starter testbench template -- YOU complete this file.

module tb;

  // Inputs and output
  reg t_i0, t_i1, t_s;
  wire t_y;

  // Instantiate DUT
  DUT UUT (
    .I0(t_i0),
    .I1(t_i1),
    .S(t_s),
    .Y(t_y)
  );

  // Waveform dump configuration (DO NOT CHANGE)

  string vcd_file;

  initial begin
    if ($value$plusargs("vcd=%s", vcd_file)) begin
      $dumpfile(vcd_file);
      $dumpvars(0, UUT);
    end
  end

  initial begin
    // Apply all 8 input combinations

    t_i0 = 0; t_i1 = 0; t_s = 0;
    #5;

    t_i0 = 0; t_i1 = 0; t_s = 1;
    #5;

    t_i0 = 0; t_i1 = 1; t_s = 0;
    #5;

    t_i0 = 0; t_i1 = 1; t_s = 1;
    #5;

    t_i0 = 1; t_i1 = 0; t_s = 0;
    #5;

    t_i0 = 1; t_i1 = 0; t_s = 1;
    #5;

    t_i0 = 1; t_i1 = 1; t_s = 0;
    #5;

    t_i0 = 1; t_i1 = 1; t_s = 1;
    #5;

    $finish;
  end

  initial
    $monitor($time, " I0=%b I1=%b S=%b | Y=%b", t_i0, t_i1, t_s, t_y);

endmodule