

================================================================
== Vitis HLS Report for 'huffmanDecoderLL_2_0_Pipeline_dyn_len_bits'
================================================================
* Date:           Tue Oct  8 21:19:28 2024

* Version:        2022.2 (Build 4023990 on Oct 11 2023)
* Project:        DecompressorProject
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.449 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- dyn_len_bits  |        ?|        ?|         2|          2|          2|     ?|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%dynamic_curInSize = alloca i32 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:893]   --->   Operation 5 'alloca' 'dynamic_curInSize' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvars_iv3 = alloca i32 1"   --->   Operation 6 'alloca' 'indvars_iv3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%bitbuffer_9 = alloca i32 1"   --->   Operation 7 'alloca' 'bitbuffer_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%bits_cntr_7 = alloca i32 1"   --->   Operation 8 'alloca' 'bits_cntr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%done_9 = alloca i32 1"   --->   Operation 9 'alloca' 'done_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln1069_1_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln1069_1"   --->   Operation 10 'read' 'zext_ln1069_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bitbuffer_37_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bitbuffer_37"   --->   Operation 11 'read' 'bitbuffer_37_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%bits_cntr_39_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %bits_cntr_39"   --->   Operation 12 'read' 'bits_cntr_39_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%done_26_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %done_26"   --->   Operation 13 'read' 'done_26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln1069_1_cast = zext i4 %zext_ln1069_1_read"   --->   Operation 14 'zext' 'zext_ln1069_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i5 %dynamic_lens, i64 666, i64 19, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %huffman_input_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %huffman_eos_stream, void @empty_17, i32 0, i32 0, void @empty_16, i32 0, i32 0, void @empty_16, void @empty_16, void @empty_16, i32 0, i32 0, i32 0, i32 0, void @empty_16, void @empty_16, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln0 = store i1 %done_26_read, i1 %done_9"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "%store_ln0 = store i6 %bits_cntr_39_read, i6 %bits_cntr_7"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 20 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 %bitbuffer_37_read, i32 %bitbuffer_9"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 21 [1/1] (0.46ns)   --->   "%store_ln0 = store i6 %zext_ln1069_1_cast, i6 %indvars_iv3"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln893 = store i5 0, i5 %dynamic_curInSize" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:893]   --->   Operation 22 'store' 'store_ln893' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %while.body133"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.30>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%dynamic_curInSize_1 = load i5 %dynamic_curInSize" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1077]   --->   Operation 24 'load' 'dynamic_curInSize_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvars_iv3_load = load i6 %indvars_iv3" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1069]   --->   Operation 25 'load' 'indvars_iv3_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%bitbuffer_9_load = load i32 %bitbuffer_9" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1073]   --->   Operation 26 'load' 'bitbuffer_9_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%bits_cntr_7_load = load i6 %bits_cntr_7" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1075]   --->   Operation 27 'load' 'bits_cntr_7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.84ns)   --->   "%icmp_ln1069 = icmp_eq  i6 %indvars_iv3_load, i6 19" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1069]   --->   Operation 28 'icmp' 'icmp_ln1069' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.82ns)   --->   "%dynamic_curInSize_2 = add i5 %dynamic_curInSize_1, i5 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1077]   --->   Operation 29 'add' 'dynamic_curInSize_2' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln1069 = br i1 %icmp_ln1069, void %while.body133.split, void %while.body160.preheader.exitStub" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1069]   --->   Operation 30 'br' 'br_ln1069' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%done_9_load = load i1 %done_9" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1071]   --->   Operation 31 'load' 'done_9_load' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln1070 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_16" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1070]   --->   Operation 32 'specpipeline' 'specpipeline_ln1070' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln1069 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1069]   --->   Operation 33 'specloopname' 'specloopname_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i6.i32.i32, i6 %bits_cntr_7_load, i32 4, i32 5" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1071]   --->   Operation 34 'partselect' 'tmp' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.62ns)   --->   "%icmp_ln1071 = icmp_ne  i2 %tmp, i2 0" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1071]   --->   Operation 35 'icmp' 'icmp_ln1071' <Predicate = (!icmp_ln1069)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.14ns)   --->   "%or_ln1071 = or i1 %done_9_load, i1 %icmp_ln1071" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1071]   --->   Operation 36 'or' 'or_ln1071' <Predicate = (!icmp_ln1069)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.46ns)   --->   "%br_ln1071 = br i1 %or_ln1071, void %if.then138, void %if.end149" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1071]   --->   Operation 37 'br' 'br_ln1071' <Predicate = (!icmp_ln1069)> <Delay = 0.46>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln1077 = zext i5 %dynamic_curInSize_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1077]   --->   Operation 38 'zext' 'zext_ln1077' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%order_addr = getelementptr i5 %order, i64 0, i64 %zext_ln1077" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1077]   --->   Operation 39 'getelementptr' 'order_addr' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (0.73ns)   --->   "%order_load = load i5 %order_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1077]   --->   Operation 40 'load' 'order_load' <Predicate = (!icmp_ln1069)> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 19> <ROM>
ST_2 : Operation 41 [1/1] (0.84ns)   --->   "%add_ln1069 = add i6 %indvars_iv3_load, i6 1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1069]   --->   Operation 41 'add' 'add_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.46ns)   --->   "%store_ln1069 = store i6 %add_ln1069, i6 %indvars_iv3" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1069]   --->   Operation 42 'store' 'store_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.46>
ST_2 : Operation 43 [1/1] (0.46ns)   --->   "%store_ln893 = store i5 %dynamic_curInSize_2, i5 %dynamic_curInSize" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:893]   --->   Operation 43 'store' 'store_ln893' <Predicate = (!icmp_ln1069)> <Delay = 0.46>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%done_9_load_1 = load i1 %done_9"   --->   Operation 68 'load' 'done_9_load_1' <Predicate = (icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %done_9_out, i1 %done_9_load_1"   --->   Operation 69 'write' 'write_ln0' <Predicate = (icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%write_ln1075 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %bits_cntr_7_out, i6 %bits_cntr_7_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1075]   --->   Operation 70 'write' 'write_ln1075' <Predicate = (icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%write_ln1073 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %bitbuffer_9_out, i32 %bitbuffer_9_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1073]   --->   Operation 71 'write' 'write_ln1073' <Predicate = (icmp_ln1069)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 72 'ret' 'ret_ln0' <Predicate = (icmp_ln1069)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.44>
ST_3 : Operation 44 [1/1] (2.10ns)   --->   "%tmp_data = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %huffman_input_stream" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1072]   --->   Operation 44 'read' 'tmp_data' <Predicate = (!icmp_ln1069 & !or_ln1071)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln1073 = zext i16 %tmp_data" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1073]   --->   Operation 45 'zext' 'zext_ln1073' <Predicate = (!icmp_ln1069 & !or_ln1071)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln1073_1 = zext i6 %bits_cntr_7_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1073]   --->   Operation 46 'zext' 'zext_ln1073_1' <Predicate = (!icmp_ln1069 & !or_ln1071)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.00ns)   --->   "%shl_ln1073 = shl i31 %zext_ln1073, i31 %zext_ln1073_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1073]   --->   Operation 47 'shl' 'shl_ln1073' <Predicate = (!icmp_ln1069 & !or_ln1071)> <Delay = 1.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln1073_2 = zext i31 %shl_ln1073" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1073]   --->   Operation 48 'zext' 'zext_ln1073_2' <Predicate = (!icmp_ln1069 & !or_ln1071)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.14ns)   --->   "%bitbuffer = add i32 %zext_ln1073_2, i32 %bitbuffer_9_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1073]   --->   Operation 49 'add' 'bitbuffer' <Predicate = (!icmp_ln1069 & !or_ln1071)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (2.10ns)   --->   "%done = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %huffman_eos_stream" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1074]   --->   Operation 50 'read' 'done' <Predicate = (!icmp_ln1069 & !or_ln1071)> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_3 : Operation 51 [1/1] (0.84ns)   --->   "%bits_cntr = add i6 %bits_cntr_7_load, i6 16" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1075]   --->   Operation 51 'add' 'bits_cntr' <Predicate = (!icmp_ln1069 & !or_ln1071)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.46ns)   --->   "%store_ln1074 = store i1 %done, i1 %done_9" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1074]   --->   Operation 52 'store' 'store_ln1074' <Predicate = (!icmp_ln1069 & !or_ln1071)> <Delay = 0.46>
ST_3 : Operation 53 [1/1] (0.46ns)   --->   "%br_ln1076 = br void %if.end149" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1076]   --->   Operation 53 'br' 'br_ln1076' <Predicate = (!icmp_ln1069 & !or_ln1071)> <Delay = 0.46>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%bits_cntr_8 = phi i6 %bits_cntr, void %if.then138, i6 %bits_cntr_7_load, void %while.body133.split"   --->   Operation 54 'phi' 'bits_cntr_8' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%bitbuffer_10 = phi i32 %bitbuffer, void %if.then138, i32 %bitbuffer_9_load, void %while.body133.split"   --->   Operation 55 'phi' 'bitbuffer_10' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln1077 = trunc i32 %bitbuffer_10" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1077]   --->   Operation 56 'trunc' 'trunc_ln1077' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1077_2 = zext i3 %trunc_ln1077" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1077]   --->   Operation 57 'zext' 'zext_ln1077_2' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_3 : Operation 58 [1/2] (0.73ns)   --->   "%order_load = load i5 %order_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1077]   --->   Operation 58 'load' 'order_load' <Predicate = (!icmp_ln1069)> <Delay = 0.73> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 5> <Depth = 19> <ROM>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln1077_1 = zext i5 %order_load" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1077]   --->   Operation 59 'zext' 'zext_ln1077_1' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%dynamic_lens_addr = getelementptr i5 %dynamic_lens, i64 0, i64 %zext_ln1077_1" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1077]   --->   Operation 60 'getelementptr' 'dynamic_lens_addr' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.73ns)   --->   "%store_ln1077 = store i5 %zext_ln1077_2, i9 %dynamic_lens_addr" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1077]   --->   Operation 61 'store' 'store_ln1077' <Predicate = (!icmp_ln1069)> <Delay = 0.73> <CoreInst = "RAM_1P_LUTRAM">   --->   Core 89 'RAM_1P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 5> <Depth = 318> <RAM>
ST_3 : Operation 62 [1/1] (1.27ns)   --->   "%call_ret = call i38 @discardBitStreamLL, i32 %bitbuffer_10, i6 %bits_cntr_8, i5 3" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1078]   --->   Operation 62 'call' 'call_ret' <Predicate = (!icmp_ln1069)> <Delay = 1.27> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%bitbuffer_1 = extractvalue i38 %call_ret" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1078]   --->   Operation 63 'extractvalue' 'bitbuffer_1' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%bits_cntr_3 = extractvalue i38 %call_ret" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1078]   --->   Operation 64 'extractvalue' 'bits_cntr_3' <Predicate = (!icmp_ln1069)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.46ns)   --->   "%store_ln1078 = store i6 %bits_cntr_3, i6 %bits_cntr_7" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1078]   --->   Operation 65 'store' 'store_ln1078' <Predicate = (!icmp_ln1069)> <Delay = 0.46>
ST_3 : Operation 66 [1/1] (0.46ns)   --->   "%store_ln1078 = store i32 %bitbuffer_1, i32 %bitbuffer_9" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1078]   --->   Operation 66 'store' 'store_ln1078' <Predicate = (!icmp_ln1069)> <Delay = 0.46>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln1069 = br void %while.body133" [/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1069]   --->   Operation 67 'br' 'br_ln1069' <Predicate = (!icmp_ln1069)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.460ns
The critical path consists of the following:
	'alloca' operation 1 bit ('done_9') [16]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of variable 'done_26_read' on local variable 'done_9' [25]  (0.460 ns)

 <State 2>: 1.300ns
The critical path consists of the following:
	'load' operation 6 bit ('indvars_iv3_load', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1069) on local variable 'indvars_iv3' [33]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln1069', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1069) [36]  (0.840 ns)
	'store' operation 0 bit ('store_ln1069', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1069) of variable 'add_ln1069', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1069 on local variable 'indvars_iv3' [75]  (0.460 ns)

 <State 3>: 6.449ns
The critical path consists of the following:
	fifo read operation ('tmp_data', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1072) on port 'huffman_input_stream' (/home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1072) [48]  (2.102 ns)
	'shl' operation 31 bit ('shl_ln1073', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1073) [51]  (1.006 ns)
	'add' operation 32 bit ('bitbuffer', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1073) [53]  (1.142 ns)
	multiplexor before 'phi' operation 32 bit ('bitbuffer') with incoming values : ('bitbuffer_9_load', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1073) ('bitbuffer', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1073) [60]  (0.460 ns)
	'phi' operation 32 bit ('bitbuffer') with incoming values : ('bitbuffer_9_load', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1073) ('bitbuffer', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1073) [60]  (0.000 ns)
	'call' operation 38 bit ('call_ret', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1078) to 'discardBitStreamLL' [69]  (1.279 ns)
	'store' operation 0 bit ('store_ln1078', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1078) of variable 'bits_cntr', /home/giovannic/NN2FPGA-open/work/cc/include/huffman_decoder.hpp:1078 on local variable 'bits_cntr_7' [73]  (0.460 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
