<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>SETGPN, SETGMN, SETGEN -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">SETGPN, SETGMN, SETGEN</h2>
      <p class="aml">Memory Set with tag setting, non-temporal. These instructions perform a memory set using the value in the bottom byte of the source register. The prologue, main, and epilogue instructions are expected to be run in succession and to appear consecutively in memory: SETGPN, then SETGMN, and then SETGEN.</p>
      <p class="aml">SETGPN performs some preconditioning of the arguments suitable for using the SETGMN instruction, and performs an <span class="arm-defined-word">implementation defined</span> amount of the memory set. SETGMN performs an <span class="arm-defined-word">implementation defined</span> amount of the memory set. SETGEN performs the last part of the memory set.</p>
      
        <p class="aml">The inclusion of <span class="arm-defined-word">implementation defined</span> amounts of memory set allows some optimization of the size that can be performed.</p>
      
      <p class="aml">The architecture supports two algorithms for the memory set: option A and option B. Which algorithm is used is <span class="arm-defined-word">implementation defined</span>.</p>
      
        <p class="aml">Portable software should not assume that the choice of algorithm is constant.</p>
      
      <p class="aml">After execution of SETGPN, option A (which results in encoding PSTATE.C = 0):</p>
      <ul>
        <li>If Xn&lt;63&gt; == 1, the set size is saturated to 0x7FFFFFFFFFFFFFF0.</li>
        <li>Xd holds the original Xd + saturated Xn.</li>
        <li>Xn holds -1* saturated Xn + an <span class="arm-defined-word">implementation defined</span> number of bytes set.</li>
        <li>PSTATE.{N,Z,V} are set to {0,0,0}.</li>
      </ul>
      <p class="aml">After execution of SETGPN, option B (which results in encoding PSTATE.C = 1):</p>
      <ul>
        <li>If Xn&lt;63&gt; == 1, the copy size is saturated to 0x7FFFFFFFFFFFFFF0.</li>
        <li>Xd holds the original Xd + an <span class="arm-defined-word">implementation defined</span> number of bytes set.</li>
        <li>Xn holds the saturated Xn – an <span class="arm-defined-word">implementation defined</span> number of bytes set.</li>
        <li>PSTATE.{N,Z,V} are set to {0,0,0}.</li>
      </ul>
      <p class="aml">For SETGMN, option A (encoded by PSTATE.C = 0), the format of the arguments is:</p>
      <ul>
        <li>Xn is treated as a signed 64-bit number.</li>
        <li>Xn holds -1* number of bytes remaining to be set in the memory set in total.</li>
        <li>Xd + Xn holds the first address that the set is made to.</li>
        <li>At the end of the instruction, the value of Xn is written back with -1* number of bytes remaining to be set in the memory set in total.</li>
      </ul>
      <p class="aml">For SETGMN, option B (encoded by PSTATE.C = 1), the format of the arguments is:</p>
      <ul>
        <li>Xn holds the number of bytes remaining to be set in the memory set in total.</li>
        <li>Xd holds the first address that the set is made to.</li>
        <li>At the end of the instruction:<ul><li>the value of Xn is written back with the number of bytes remaining to be set in the memory set in total.</li><li>the value of Xd is written back with the first address that has not been set.</li></ul></li>
      </ul>
      <p class="aml">For SETGEN, option A (encoded by PSTATE.C = 0), the format of the arguments is:</p>
      <ul>
        <li>Xn is treated as a signed 64-bit number.</li>
        <li>Xn holds -1* the number of bytes remaining to be set in the memory set in total.</li>
        <li>Xd + Xn holds the first address that the set is made to.</li>
        <li>At the end of the instruction, the value of Xn is written back with 0.</li>
      </ul>
      <p class="aml">For SETGEN, option B (encoded by PSTATE.C = 1), the format of the arguments is:</p>
      <ul>
        <li>Xn holds the number of bytes remaining to be set in the memory set in total.</li>
        <li>Xd holds the first address that the set is made to.</li>
        <li>At the end of the instruction:<ul><li>the value of Xn is written back with 0.</li><li>the value of Xd is written back with the first address that has not been set.</li></ul></li>
      </ul>
    
    <h3 class="classheading"><a id="iclass_general"/>Integer<span style="font-size:smaller;"><br/>(FEAT_MOPS)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td colspan="2" class="lr">sz</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">1</td><td class="l">0</td><td class="r">1</td><td class="l">1</td><td class="r">1</td><td class="lr">0</td><td colspan="5" class="lr">Rs</td><td class="l">x</td><td>x</td><td>1</td><td class="r">0</td><td class="l">0</td><td class="r">1</td><td colspan="5" class="lr">Rn</td><td colspan="5" class="lr">Rd</td></tr><tr class="secondrow"><td colspan="2"/><td colspan="3"/><td/><td colspan="2"/><td colspan="2"/><td/><td colspan="5"/><td colspan="4" class="droppedname">op2</td><td colspan="2"/><td colspan="5"/><td colspan="5"/></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Epilogue<span class="bitdiff"> (op2 == 1010)</span></h4><a id="SETGEN_SET_memcms"/><p class="asm-code">SETGEN  [<a href="#sa_xd_1" title="64-bit general-purpose register that holds an encoding of destination address (an integer multiple of 16) and for option B is updated by the instruction (field &quot;Rd&quot;)">&lt;Xd&gt;</a>]!, <a href="#sa_xn_2" title="64-bit general-purpose register that holds an encoding of number of bytes to be set (an integer multiple of 16) and is set to zero at the end of the instruction (field &quot;Rn&quot;)">&lt;Xn&gt;</a>!, <a href="#sa_xs_1" title="64-bit general-purpose register that holds the source data (field &quot;Rs&quot;)">&lt;Xs&gt;</a></p></div><div class="encoding"><h4 class="encoding">Main<span class="bitdiff"> (op2 == 0110)</span></h4><a id="SETGMN_SET_memcms"/><p class="asm-code">SETGMN  [<a href="#sa_xd_1" title="64-bit general-purpose register that holds an encoding of destination address (an integer multiple of 16) and for option B is updated by the instruction (field &quot;Rd&quot;)">&lt;Xd&gt;</a>]!, <a href="#sa_xn_1" title="64-bit general-purpose register that holds an encoding of number of bytes to be set (an integer multiple of 16) and is updated by the instruction (field &quot;Rn&quot;)">&lt;Xn&gt;</a>!, <a href="#sa_xs" title="64-bit general-purpose register that holds the source data in bits&lt;7:0&gt; (field &quot;Rs&quot;)">&lt;Xs&gt;</a></p></div><div class="encoding"><h4 class="encoding">Prologue<span class="bitdiff"> (op2 == 0010)</span></h4><a id="SETGPN_SET_memcms"/><p class="asm-code">SETGPN  [<a href="#sa_xd" title="64-bit general-purpose register that holds an encoding of destination address (an integer multiple of 16) and is updated by the instruction (field &quot;Rd&quot;)">&lt;Xd&gt;</a>]!, <a href="#sa_xn" title="64-bit general-purpose register that holds the number of bytes to be set (an integer multiple of 16) and is updated by the instruction (field &quot;Rn&quot;)">&lt;Xn&gt;</a>!, <a href="#sa_xs" title="64-bit general-purpose register that holds the source data in bits&lt;7:0&gt; (field &quot;Rs&quot;)">&lt;Xs&gt;</a></p></div><p class="pseudocode">if !<a href="shared_pseudocode.html#impl-shared.HaveFeatMOPS.0" title="function: boolean HaveFeatMOPS()">HaveFeatMOPS</a>() then UNDEFINED;
if !<a href="shared_pseudocode.html#impl-shared.HaveMTEExt.0" title="function: boolean HaveMTEExt()">HaveMTEExt</a>() then UNDEFINED;
if sz != '00' then UNDEFINED;

integer d = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rd);
integer s = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rs);
integer n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);
bits(2) options = op2&lt;1:0&gt;;

<a href="shared_pseudocode.html#MOPSStage" title="enumeration MOPSStage { MOPSStage_Prologue, MOPSStage_Main, MOPSStage_Epilogue }">MOPSStage</a> stage;
case op2&lt;3:2&gt; of
    when '00' stage = <a href="shared_pseudocode.html#MOPSStage_Prologue" title="enumeration MOPSStage { MOPSStage_Prologue, MOPSStage_Main, MOPSStage_Epilogue }">MOPSStage_Prologue</a>;
    when '01' stage = <a href="shared_pseudocode.html#MOPSStage_Main" title="enumeration MOPSStage { MOPSStage_Prologue, MOPSStage_Main, MOPSStage_Epilogue }">MOPSStage_Main</a>;
    when '10' stage = <a href="shared_pseudocode.html#MOPSStage_Epilogue" title="enumeration MOPSStage { MOPSStage_Prologue, MOPSStage_Main, MOPSStage_Epilogue }">MOPSStage_Epilogue</a>;
    otherwise UNDEFINED;

if s == n || s == d || n == d then UNDEFINED;
if d == 31 || n == 31 then UNDEFINED;</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xd&gt;</td><td><a id="sa_xd_1"/>
        
          <p class="aml">For the epilogue and main variant: is the 64-bit name of the general-purpose register that holds an encoding of the destination address (an integer multiple of 16) and for option B is updated by the instruction, encoded in the "Rd" field.</p>
        
      </td></tr><tr><td/><td><a id="sa_xd"/>
        
          
          
        
        
          <p class="aml">For the prologue variant: is the 64-bit name of the general-purpose register that holds an encoding of the destination address (an integer multiple of 16) and is updated by the instruction, encoded in the "Rd" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xn&gt;</td><td><a id="sa_xn_2"/>
        
          
          
        
        
          <p class="aml">For the epilogue variant: is the 64-bit name of the general-purpose register that holds an encoding of the number of bytes to be set (an integer multiple of 16) and is set to zero at the end of the instruction, encoded in the "Rn" field.</p>
        
      </td></tr><tr><td/><td><a id="sa_xn_1"/>
        
          
          
        
        
          <p class="aml">For the main variant: is the 64-bit name of the general-purpose register that holds an encoding of the number of bytes to be set (an integer multiple of 16) and is updated by the instruction, encoded in the "Rn" field.</p>
        
      </td></tr><tr><td/><td><a id="sa_xn"/>
        
          
          
        
        
          <p class="aml">For the prologue variant: is the 64-bit name of the general-purpose register that holds the number of bytes to be set (an integer multiple of 16) and is updated by the instruction, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xs&gt;</td><td><a id="sa_xs_1"/>
        
          
          
        
        
          <p class="aml">For the epilogue variant: is the 64-bit name of the general-purpose register that holds the source data, encoded in the "Rs" field.</p>
        
      </td></tr><tr><td/><td><a id="sa_xs"/>
        
          <p class="aml">For the main and prologue variant: is the 64-bit name of the general-purpose register that holds the source data in bits&lt;7:0&gt;, encoded in the "Rs" field.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id="execute"/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode"><a href="shared_pseudocode.html#impl-aarch64.CheckMOPSEnabled.0" title="function: CheckMOPSEnabled()">CheckMOPSEnabled</a>();

bits(64) toaddress = <a href="shared_pseudocode.html#impl-aarch64.X.read.1" title="accessor: bits(width) X[integer n]">X</a>[d];
bits(64) setsize   = <a href="shared_pseudocode.html#impl-aarch64.X.read.1" title="accessor: bits(width) X[integer n]">X</a>[n];
bits(8) data = <a href="shared_pseudocode.html#impl-aarch64.X.read.1" title="accessor: bits(width) X[integer n]">X</a>[s];
bits(64) stagesetsize;
boolean is_setg = TRUE;
integer B;

if <a href="shared_pseudocode.html#impl-shared.HaveMTE2Ext.0" title="function: boolean HaveMTE2Ext()">HaveMTE2Ext</a>() then
    <a href="shared_pseudocode.html#impl-aarch64.SetTagCheckedInstruction.1" title="function: SetTagCheckedInstruction(boolean checked)">SetTagCheckedInstruction</a>(FALSE);

boolean supports_option_a = <a href="shared_pseudocode.html#impl-aarch64.MemCpyOptionA.0" title="function: boolean MemCpyOptionA()">MemCpyOptionA</a>();
acctype = <a href="shared_pseudocode.html#impl-aarch64.MemSetAccessType.1" title="function: AccType MemSetAccessType(bits(2) options)">MemSetAccessType</a>(options);

if stage == <a href="shared_pseudocode.html#MOPSStage_Prologue" title="enumeration MOPSStage { MOPSStage_Prologue, MOPSStage_Main, MOPSStage_Epilogue }">MOPSStage_Prologue</a> then
    if setsize&lt;63&gt; == '1' then setsize = 0x7FFFFFFFFFFFFFF0&lt;63:0&gt;;

    if setsize != <a href="shared_pseudocode.html#impl-shared.Zeros.1" title="function: bits(N) Zeros(integer N)">Zeros</a>(64) &amp;&amp; toaddress != <a href="shared_pseudocode.html#impl-shared.Align.2" title="function: integer Align(integer x, integer y)">Align</a>(toaddress, <a href="shared_pseudocode.html#TAG_GRANULE" title="constant integer TAG_GRANULE = 1 &lt;&lt; LOG2_TAG_GRANULE">TAG_GRANULE</a>) then
        boolean iswrite     = TRUE;
        boolean secondstage = FALSE;
        <a href="shared_pseudocode.html#AArch64.Abort.2" title="function: AArch64.Abort(bits(64) vaddress, FaultRecord fault)">AArch64.Abort</a>(toaddress, <a href="shared_pseudocode.html#impl-shared.AlignmentFault.3" title="function: FaultRecord AlignmentFault(AccType acctype, boolean iswrite, boolean secondstage)">AlignmentFault</a>(acctype, iswrite, secondstage));

    if setsize != <a href="shared_pseudocode.html#impl-shared.Align.2" title="function: integer Align(integer x, integer y)">Align</a>(setsize, <a href="shared_pseudocode.html#TAG_GRANULE" title="constant integer TAG_GRANULE = 1 &lt;&lt; LOG2_TAG_GRANULE">TAG_GRANULE</a>) then
        boolean iswrite     = TRUE;
        boolean secondstage = FALSE;
        <a href="shared_pseudocode.html#AArch64.Abort.2" title="function: AArch64.Abort(bits(64) vaddress, FaultRecord fault)">AArch64.Abort</a>(toaddress, <a href="shared_pseudocode.html#impl-shared.AlignmentFault.3" title="function: FaultRecord AlignmentFault(AccType acctype, boolean iswrite, boolean secondstage)">AlignmentFault</a>(acctype, iswrite, secondstage));

    if supports_option_a then
        PSTATE.C  = '0';
        toaddress = toaddress + setsize;
        setsize   = <a href="shared_pseudocode.html#impl-shared.Zeros.1" title="function: bits(N) Zeros(integer N)">Zeros</a>(64) - setsize;
    else
        PSTATE.C = '1';
    PSTATE.N = '0';
    PSTATE.V = '0';
    PSTATE.Z = '0';

    stagesetsize = <a href="shared_pseudocode.html#impl-aarch64.SETPreSizeChoice.3" title="function: bits(64) SETPreSizeChoice(bits(64) toaddress, bits(64) setsize, boolean IsSETGP)">SETPreSizeChoice</a>(toaddress, setsize, is_setg);
    assert stagesetsize&lt;63&gt; == setsize&lt;63&gt; || stagesetsize == <a href="shared_pseudocode.html#impl-shared.Zeros.0" title="function: bits(N) Zeros()">Zeros</a>();
    assert stagesetsize&lt;3:0&gt; == '0000';

    if <a href="shared_pseudocode.html#impl-shared.SInt.1" title="function: integer SInt(bits(N) x)">SInt</a>(setsize) &gt; 0 then
        assert <a href="shared_pseudocode.html#impl-shared.SInt.1" title="function: integer SInt(bits(N) x)">SInt</a>(stagesetsize) &lt;= <a href="shared_pseudocode.html#impl-shared.SInt.1" title="function: integer SInt(bits(N) x)">SInt</a>(setsize);
    else
        assert <a href="shared_pseudocode.html#impl-shared.SInt.1" title="function: integer SInt(bits(N) x)">SInt</a>(stagesetsize) &gt;= <a href="shared_pseudocode.html#impl-shared.SInt.1" title="function: integer SInt(bits(N) x)">SInt</a>(setsize);
else
    bits(64) postsize = <a href="shared_pseudocode.html#impl-aarch64.SETPostSizeChoice.3" title="function: bits(64) SETPostSizeChoice(bits(64) toaddress, bits(64) setsize, boolean IsSETGE)">SETPostSizeChoice</a>(toaddress, setsize, is_setg);
    assert postsize&lt;63&gt; == setsize&lt;63&gt; || postsize == <a href="shared_pseudocode.html#impl-shared.Zeros.0" title="function: bits(N) Zeros()">Zeros</a>();
    assert postsize&lt;3:0&gt; == '0000';

    boolean zero_size_exceptions = <a href="shared_pseudocode.html#impl-aarch64.MemSetZeroSizeCheck.0" title="function: boolean MemSetZeroSizeCheck()">MemSetZeroSizeCheck</a>();

    // Check if this version is consistent with the state of the call.
    if zero_size_exceptions || <a href="shared_pseudocode.html#impl-shared.SInt.1" title="function: integer SInt(bits(N) x)">SInt</a>(setsize) != 0 then
        if supports_option_a then
            if PSTATE.C == '1' then
                boolean wrong_option  = TRUE;
                boolean from_epilogue = stage == <a href="shared_pseudocode.html#MOPSStage_Epilogue" title="enumeration MOPSStage { MOPSStage_Prologue, MOPSStage_Main, MOPSStage_Epilogue }">MOPSStage_Epilogue</a>;
                <a href="shared_pseudocode.html#impl-aarch64.MismatchedMemSetException.8" title="function: MismatchedMemSetException(boolean option_a, integer destreg, integer datareg, integer sizereg,&#13; boolean wrong_option, boolean from_epilogue, bits(2) options,&#13; boolean is_SETG)">MismatchedMemSetException</a>(supports_option_a, d, s, n, wrong_option,
                from_epilogue, options, is_setg);
        else
            if PSTATE.C == '0' then
                boolean wrong_option  = TRUE;
                boolean from_epilogue = stage == <a href="shared_pseudocode.html#MOPSStage_Epilogue" title="enumeration MOPSStage { MOPSStage_Prologue, MOPSStage_Main, MOPSStage_Epilogue }">MOPSStage_Epilogue</a>;
                <a href="shared_pseudocode.html#impl-aarch64.MismatchedMemSetException.8" title="function: MismatchedMemSetException(boolean option_a, integer destreg, integer datareg, integer sizereg,&#13; boolean wrong_option, boolean from_epilogue, bits(2) options,&#13; boolean is_SETG)">MismatchedMemSetException</a>(supports_option_a, d, s, n, wrong_option,
                from_epilogue, options, is_setg);

    if stage == <a href="shared_pseudocode.html#MOPSStage_Main" title="enumeration MOPSStage { MOPSStage_Prologue, MOPSStage_Main, MOPSStage_Epilogue }">MOPSStage_Main</a> then
        stagesetsize = setsize - postsize;
        if <a href="shared_pseudocode.html#impl-aarch64.MemSetParametersIllformedM.3" title="function: boolean MemSetParametersIllformedM(bits(64) toaddress, bits(64) setsize,&#13; boolean IsSETGM)">MemSetParametersIllformedM</a>(toaddress, setsize, is_setg) then
            boolean wrong_option  = FALSE;
            boolean from_epilogue = FALSE;
            <a href="shared_pseudocode.html#impl-aarch64.MismatchedMemSetException.8" title="function: MismatchedMemSetException(boolean option_a, integer destreg, integer datareg, integer sizereg,&#13; boolean wrong_option, boolean from_epilogue, bits(2) options,&#13; boolean is_SETG)">MismatchedMemSetException</a>(supports_option_a, d, s, n, wrong_option,
            from_epilogue, options, is_setg);
    else
        stagesetsize = postsize;
        if (setsize != postsize || <a href="shared_pseudocode.html#impl-aarch64.MemSetParametersIllformedE.3" title="function: boolean MemSetParametersIllformedE(bits(64) toaddress, bits(64) setsize,&#13; boolean IsSETGE)">MemSetParametersIllformedE</a>(toaddress, setsize, is_setg)) then
            boolean wrong_option  = FALSE;
            boolean from_epilogue = TRUE;
            <a href="shared_pseudocode.html#impl-aarch64.MismatchedMemSetException.8" title="function: MismatchedMemSetException(boolean option_a, integer destreg, integer datareg, integer sizereg,&#13; boolean wrong_option, boolean from_epilogue, bits(2) options,&#13; boolean is_SETG)">MismatchedMemSetException</a>(supports_option_a, d, s, n, wrong_option,
            from_epilogue, options, is_setg);

    if setsize != <a href="shared_pseudocode.html#impl-shared.Zeros.1" title="function: bits(N) Zeros(integer N)">Zeros</a>(64) &amp;&amp; toaddress != <a href="shared_pseudocode.html#impl-shared.Align.2" title="function: integer Align(integer x, integer y)">Align</a>(toaddress, <a href="shared_pseudocode.html#TAG_GRANULE" title="constant integer TAG_GRANULE = 1 &lt;&lt; LOG2_TAG_GRANULE">TAG_GRANULE</a>) then
        boolean iswrite = TRUE;
        boolean secondstage = FALSE;
        <a href="shared_pseudocode.html#AArch64.Abort.2" title="function: AArch64.Abort(bits(64) vaddress, FaultRecord fault)">AArch64.Abort</a>(toaddress, <a href="shared_pseudocode.html#impl-shared.AlignmentFault.3" title="function: FaultRecord AlignmentFault(AccType acctype, boolean iswrite, boolean secondstage)">AlignmentFault</a>(acctype, iswrite, secondstage));

    if setsize != <a href="shared_pseudocode.html#impl-shared.Align.2" title="function: integer Align(integer x, integer y)">Align</a>(setsize, <a href="shared_pseudocode.html#TAG_GRANULE" title="constant integer TAG_GRANULE = 1 &lt;&lt; LOG2_TAG_GRANULE">TAG_GRANULE</a>) then
        boolean iswrite = TRUE;
        boolean secondstage = FALSE;
        <a href="shared_pseudocode.html#AArch64.Abort.2" title="function: AArch64.Abort(bits(64) vaddress, FaultRecord fault)">AArch64.Abort</a>(toaddress, <a href="shared_pseudocode.html#impl-shared.AlignmentFault.3" title="function: FaultRecord AlignmentFault(AccType acctype, boolean iswrite, boolean secondstage)">AlignmentFault</a>(acctype, iswrite, secondstage));

integer tagstep;
bits(4) tag;
bits(64) tagaddr;

if supports_option_a then
    while <a href="shared_pseudocode.html#impl-shared.SInt.1" title="function: integer SInt(bits(N) x)">SInt</a>(stagesetsize) &lt; 0 do
        // IMP DEF selection of the block size that is worked on. While many
        // implementations might make this constant, that is not assumed.
        B = <a href="shared_pseudocode.html#impl-aarch64.SETSizeChoice.3" title="function: integer SETSizeChoice(bits(64) toaddress, bits(64) setsize, integer AlignSize)">SETSizeChoice</a>(toaddress, setsize, 16);
        assert B &lt;= -1*<a href="shared_pseudocode.html#impl-shared.SInt.1" title="function: integer SInt(bits(N) x)">SInt</a>(stagesetsize);
        assert B&lt;3:0&gt; == '0000';

        <a href="shared_pseudocode.html#impl-aarch64.Mem.write.3" title="accessor: Mem[bits(64) address, integer size, AccType acctype] = bits(size*8) value">Mem</a>[toaddress + setsize, B, acctype] = <a href="shared_pseudocode.html#impl-shared.Replicate.2" title="function: bits(M*N) Replicate(bits(M) x, integer N)">Replicate</a>(data, B);

        tagstep = B DIV 16;
        tag = <a href="shared_pseudocode.html#AArch64.AllocationTagFromAddress.1" title="function: bits(4) AArch64.AllocationTagFromAddress(bits(64) tagged_address)">AArch64.AllocationTagFromAddress</a>(toaddress + setsize);
        while tagstep &gt; 0 do
            tagaddr = toaddress + setsize + (tagstep-1) * 16;
            <a href="shared_pseudocode.html#AArch64.MemTag.write.2" title="accessor: AArch64.MemTag[bits(64) address, AccType acctype] = bits(4) value">AArch64.MemTag</a>[tagaddr, acctype] = tag;
            tagstep = tagstep - 1;

        setsize = setsize + B;
        stagesetsize = stagesetsize + B;
        if stage != <a href="shared_pseudocode.html#MOPSStage_Prologue" title="enumeration MOPSStage { MOPSStage_Prologue, MOPSStage_Main, MOPSStage_Epilogue }">MOPSStage_Prologue</a> then
            <a href="shared_pseudocode.html#impl-aarch64.X.write.1" title="accessor: X[integer n] = bits(width) value">X</a>[n] = setsize;
else
    while <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(stagesetsize) &gt; 0 do
        // IMP DEF selection of the block size that is worked on. While many
        // implementations might make this constant, that is not assumed.
        B = <a href="shared_pseudocode.html#impl-aarch64.SETSizeChoice.3" title="function: integer SETSizeChoice(bits(64) toaddress, bits(64) setsize, integer AlignSize)">SETSizeChoice</a>(toaddress, setsize, 16);
        assert B &lt;= <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(stagesetsize);
        assert B&lt;3:0&gt; == '0000';

        <a href="shared_pseudocode.html#impl-aarch64.Mem.write.3" title="accessor: Mem[bits(64) address, integer size, AccType acctype] = bits(size*8) value">Mem</a>[toaddress, B, acctype] = <a href="shared_pseudocode.html#impl-shared.Replicate.2" title="function: bits(M*N) Replicate(bits(M) x, integer N)">Replicate</a>(data, B);

        tagstep = B DIV 16;
        tag = <a href="shared_pseudocode.html#AArch64.AllocationTagFromAddress.1" title="function: bits(4) AArch64.AllocationTagFromAddress(bits(64) tagged_address)">AArch64.AllocationTagFromAddress</a>(toaddress);
        while tagstep &gt; 0 do
            tagaddr = toaddress + (tagstep-1) * 16;
            <a href="shared_pseudocode.html#AArch64.MemTag.write.2" title="accessor: AArch64.MemTag[bits(64) address, AccType acctype] = bits(4) value">AArch64.MemTag</a>[tagaddr, acctype] = tag;
            tagstep = tagstep - 1;

        toaddress = toaddress + B;
        setsize = setsize - B;
        stagesetsize = stagesetsize - B;
        if stage != <a href="shared_pseudocode.html#MOPSStage_Prologue" title="enumeration MOPSStage { MOPSStage_Prologue, MOPSStage_Main, MOPSStage_Epilogue }">MOPSStage_Prologue</a> then
            <a href="shared_pseudocode.html#impl-aarch64.X.write.1" title="accessor: X[integer n] = bits(width) value">X</a>[n] = setsize;
            <a href="shared_pseudocode.html#impl-aarch64.X.write.1" title="accessor: X[integer n] = bits(width) value">X</a>[d] = toaddress;

if stage == <a href="shared_pseudocode.html#MOPSStage_Prologue" title="enumeration MOPSStage { MOPSStage_Prologue, MOPSStage_Main, MOPSStage_Epilogue }">MOPSStage_Prologue</a> then
    <a href="shared_pseudocode.html#impl-aarch64.X.write.1" title="accessor: X[integer n] = bits(width) value">X</a>[n] = setsize;
    <a href="shared_pseudocode.html#impl-aarch64.X.write.1" title="accessor: X[integer n] = bits(width) value">X</a>[d] = toaddress;</p>
    </div>
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v33.11seprel, AdvSIMD v29.05, pseudocode v2021-09_rel, sve v2021-09_rc3d
      ; Build timestamp: 2021-10-06T11:41
    </p><p class="copyconf">
      Copyright © 2010-2021 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
