--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml divisore_restoring.twx divisore_restoring.ncd -o
divisore_restoring.twr divisore_restoring.pcf

Design file:              divisore_restoring.ncd
Physical constraint file: divisore_restoring.pcf
Device,package,speed:     xc3s100e,vq100,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clock
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
dividendo<0>|    1.068(R)|    0.330(R)|clock_BUFGP       |   0.000|
dividendo<1>|    1.068(R)|    0.332(R)|clock_BUFGP       |   0.000|
dividendo<2>|    0.603(R)|    0.704(R)|clock_BUFGP       |   0.000|
dividendo<3>|    0.516(R)|    0.773(R)|clock_BUFGP       |   0.000|
dividendo<4>|    1.486(R)|   -0.007(R)|clock_BUFGP       |   0.000|
dividendo<5>|    1.167(R)|    0.251(R)|clock_BUFGP       |   0.000|
dividendo<6>|    0.758(R)|    0.577(R)|clock_BUFGP       |   0.000|
dividendo<7>|    0.841(R)|    0.509(R)|clock_BUFGP       |   0.000|
divisore<0> |    0.872(R)|    0.484(R)|clock_BUFGP       |   0.000|
divisore<1> |    1.151(R)|    0.260(R)|clock_BUFGP       |   0.000|
divisore<2> |    0.582(R)|    0.716(R)|clock_BUFGP       |   0.000|
divisore<3> |    0.624(R)|    0.683(R)|clock_BUFGP       |   0.000|
start       |    0.280(R)|    0.960(R)|clock_BUFGP       |   0.000|
------------+------------+------------+------------------+--------+

Clock clock to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
overflow    |   13.983(R)|clock_BUFGP       |   0.000|
quoziente<0>|    7.650(R)|clock_BUFGP       |   0.000|
quoziente<1>|    7.658(R)|clock_BUFGP       |   0.000|
quoziente<2>|    7.171(R)|clock_BUFGP       |   0.000|
quoziente<3>|    7.713(R)|clock_BUFGP       |   0.000|
resto<0>    |    8.372(R)|clock_BUFGP       |   0.000|
resto<1>    |    7.721(R)|clock_BUFGP       |   0.000|
resto<2>    |    7.274(R)|clock_BUFGP       |   0.000|
resto<3>    |    8.435(R)|clock_BUFGP       |   0.000|
stop        |    9.479(R)|clock_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    5.794|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
divisore<0>    |div_zero       |    6.399|
divisore<0>    |overflow       |    9.711|
divisore<1>    |div_zero       |    6.699|
divisore<1>    |overflow       |    9.749|
divisore<2>    |div_zero       |    6.244|
divisore<2>    |overflow       |    8.912|
divisore<3>    |div_zero       |    7.314|
divisore<3>    |overflow       |   11.119|
---------------+---------------+---------+


Analysis completed Fri Mar 15 17:45:45 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 334 MB



