{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 07 18:32:06 2019 " "Info: Processing started: Thu Mar 07 18:32:06 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RV32IM -c RV32IM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RV32IM -c RV32IM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "I_DTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_DTEST.bdf" { { 176 80 248 192 "CLK" "" } } } } { "d:/academic/software/quartuswebedition/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/academic/software/quartuswebedition/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK " "Info: No valid register-to-register data paths exist for clock \"CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "I_D:inst\|REGISTER_FILE:REG\|REG_32B_CASUAL:\\GEN:13:CASE1:CASUALS\|BUF\[15\] REG_DATA\[15\] CLK 5.937 ns register " "Info: tsu for register \"I_D:inst\|REGISTER_FILE:REG\|REG_32B_CASUAL:\\GEN:13:CASE1:CASUALS\|BUF\[15\]\" (data pin = \"REG_DATA\[15\]\", clock pin = \"CLK\") is 5.937 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.670 ns + Longest pin register " "Info: + Longest pin to register delay is 8.670 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns REG_DATA\[15\] 1 PIN PIN_B9 31 " "Info: 1: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = PIN_B9; Fanout = 31; PIN Node = 'REG_DATA\[15\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_DATA[15] } "NODE_NAME" } } { "I_DTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_DTEST.bdf" { { 224 72 248 240 "REG_DATA\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.454 ns) + CELL(0.366 ns) 8.670 ns I_D:inst\|REGISTER_FILE:REG\|REG_32B_CASUAL:\\GEN:13:CASE1:CASUALS\|BUF\[15\] 2 REG LCFF_X32_Y18_N9 2 " "Info: 2: + IC(7.454 ns) + CELL(0.366 ns) = 8.670 ns; Loc. = LCFF_X32_Y18_N9; Fanout = 2; REG Node = 'I_D:inst\|REGISTER_FILE:REG\|REG_32B_CASUAL:\\GEN:13:CASE1:CASUALS\|BUF\[15\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "7.820 ns" { REG_DATA[15] I_D:inst|REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:13:CASE1:CASUALS|BUF[15] } "NODE_NAME" } } { "REG_32B_CASUAL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUAL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.216 ns ( 14.03 % ) " "Info: Total cell delay = 1.216 ns ( 14.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.454 ns ( 85.97 % ) " "Info: Total interconnect delay = 7.454 ns ( 85.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "8.670 ns" { REG_DATA[15] I_D:inst|REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:13:CASE1:CASUALS|BUF[15] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "8.670 ns" { REG_DATA[15] {} REG_DATA[15]~combout {} I_D:inst|REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:13:CASE1:CASUALS|BUF[15] {} } { 0.000ns 0.000ns 7.454ns } { 0.000ns 0.850ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "REG_32B_CASUAL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUAL.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.697 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.697 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "I_DTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_DTEST.bdf" { { 176 80 248 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 992 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 992; COMB Node = 'CLK~clkctrl'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "I_DTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_DTEST.bdf" { { 176 80 248 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.537 ns) 2.697 ns I_D:inst\|REGISTER_FILE:REG\|REG_32B_CASUAL:\\GEN:13:CASE1:CASUALS\|BUF\[15\] 3 REG LCFF_X32_Y18_N9 2 " "Info: 3: + IC(1.043 ns) + CELL(0.537 ns) = 2.697 ns; Loc. = LCFF_X32_Y18_N9; Fanout = 2; REG Node = 'I_D:inst\|REGISTER_FILE:REG\|REG_32B_CASUAL:\\GEN:13:CASE1:CASUALS\|BUF\[15\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.580 ns" { CLK~clkctrl I_D:inst|REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:13:CASE1:CASUALS|BUF[15] } "NODE_NAME" } } { "REG_32B_CASUAL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUAL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.95 % ) " "Info: Total cell delay = 1.536 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.161 ns ( 43.05 % ) " "Info: Total interconnect delay = 1.161 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { CLK CLK~clkctrl I_D:inst|REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:13:CASE1:CASUALS|BUF[15] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { CLK {} CLK~combout {} CLK~clkctrl {} I_D:inst|REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:13:CASE1:CASUALS|BUF[15] {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "8.670 ns" { REG_DATA[15] I_D:inst|REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:13:CASE1:CASUALS|BUF[15] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "8.670 ns" { REG_DATA[15] {} REG_DATA[15]~combout {} I_D:inst|REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:13:CASE1:CASUALS|BUF[15] {} } { 0.000ns 0.000ns 7.454ns } { 0.000ns 0.850ns 0.366ns } "" } } { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.697 ns" { CLK CLK~clkctrl I_D:inst|REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:13:CASE1:CASUALS|BUF[15] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "2.697 ns" { CLK {} CLK~combout {} CLK~clkctrl {} I_D:inst|REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:13:CASE1:CASUALS|BUF[15] {} } { 0.000ns 0.000ns 0.118ns 1.043ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK RS1\[29\] I_D:inst\|REGISTER_FILE:REG\|REG_32B_CASUAL:\\GEN:4:CASE1:CASUALS\|BUF\[29\] 18.610 ns register " "Info: tco from clock \"CLK\" to destination pin \"RS1\[29\]\" through register \"I_D:inst\|REGISTER_FILE:REG\|REG_32B_CASUAL:\\GEN:4:CASE1:CASUALS\|BUF\[29\]\" is 18.610 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.685 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "I_DTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_DTEST.bdf" { { 176 80 248 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 992 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 992; COMB Node = 'CLK~clkctrl'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "I_DTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_DTEST.bdf" { { 176 80 248 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.685 ns I_D:inst\|REGISTER_FILE:REG\|REG_32B_CASUAL:\\GEN:4:CASE1:CASUALS\|BUF\[29\] 3 REG LCFF_X27_Y23_N1 2 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.685 ns; Loc. = LCFF_X27_Y23_N1; Fanout = 2; REG Node = 'I_D:inst\|REGISTER_FILE:REG\|REG_32B_CASUAL:\\GEN:4:CASE1:CASUALS\|BUF\[29\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { CLK~clkctrl I_D:inst|REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:4:CASE1:CASUALS|BUF[29] } "NODE_NAME" } } { "REG_32B_CASUAL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUAL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.21 % ) " "Info: Total cell delay = 1.536 ns ( 57.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.149 ns ( 42.79 % ) " "Info: Total interconnect delay = 1.149 ns ( 42.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { CLK CLK~clkctrl I_D:inst|REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:4:CASE1:CASUALS|BUF[29] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { CLK {} CLK~combout {} CLK~clkctrl {} I_D:inst|REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:4:CASE1:CASUALS|BUF[29] {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "REG_32B_CASUAL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUAL.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.675 ns + Longest register pin " "Info: + Longest register to pin delay is 15.675 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns I_D:inst\|REGISTER_FILE:REG\|REG_32B_CASUAL:\\GEN:4:CASE1:CASUALS\|BUF\[29\] 1 REG LCFF_X27_Y23_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y23_N1; Fanout = 2; REG Node = 'I_D:inst\|REGISTER_FILE:REG\|REG_32B_CASUAL:\\GEN:4:CASE1:CASUALS\|BUF\[29\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "" { I_D:inst|REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:4:CASE1:CASUALS|BUF[29] } "NODE_NAME" } } { "REG_32B_CASUAL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUAL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.150 ns) 1.138 ns I_D:inst\|REGISTER_FILE:REG\|MUX32X1:RS2_MUX\|Mux2~12 2 COMB LCCOMB_X28_Y22_N14 1 " "Info: 2: + IC(0.988 ns) + CELL(0.150 ns) = 1.138 ns; Loc. = LCCOMB_X28_Y22_N14; Fanout = 1; COMB Node = 'I_D:inst\|REGISTER_FILE:REG\|MUX32X1:RS2_MUX\|Mux2~12'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.138 ns" { I_D:inst|REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:4:CASE1:CASUALS|BUF[29] I_D:inst|REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux2~12 } "NODE_NAME" } } { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.420 ns) 2.649 ns I_D:inst\|REGISTER_FILE:REG\|MUX32X1:RS2_MUX\|Mux2~13 3 COMB LCCOMB_X23_Y19_N0 1 " "Info: 3: + IC(1.091 ns) + CELL(0.420 ns) = 2.649 ns; Loc. = LCCOMB_X23_Y19_N0; Fanout = 1; COMB Node = 'I_D:inst\|REGISTER_FILE:REG\|MUX32X1:RS2_MUX\|Mux2~13'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.511 ns" { I_D:inst|REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux2~12 I_D:inst|REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux2~13 } "NODE_NAME" } } { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.419 ns) 3.525 ns I_D:inst\|REGISTER_FILE:REG\|MUX32X1:RS2_MUX\|Mux2~14 4 COMB LCCOMB_X22_Y19_N22 1 " "Info: 4: + IC(0.457 ns) + CELL(0.419 ns) = 3.525 ns; Loc. = LCCOMB_X22_Y19_N22; Fanout = 1; COMB Node = 'I_D:inst\|REGISTER_FILE:REG\|MUX32X1:RS2_MUX\|Mux2~14'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.876 ns" { I_D:inst|REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux2~13 I_D:inst|REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux2~14 } "NODE_NAME" } } { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.416 ns) 4.606 ns I_D:inst\|REGISTER_FILE:REG\|MUX32X1:RS2_MUX\|Mux2~15 5 COMB LCCOMB_X25_Y19_N0 1 " "Info: 5: + IC(0.665 ns) + CELL(0.416 ns) = 4.606 ns; Loc. = LCCOMB_X25_Y19_N0; Fanout = 1; COMB Node = 'I_D:inst\|REGISTER_FILE:REG\|MUX32X1:RS2_MUX\|Mux2~15'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.081 ns" { I_D:inst|REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux2~14 I_D:inst|REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux2~15 } "NODE_NAME" } } { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.130 ns) + CELL(0.420 ns) 7.156 ns I_D:inst\|REGISTER_FILE:REG\|MUX32X1:RS2_MUX\|Mux2~16 6 COMB LCCOMB_X30_Y23_N16 1 " "Info: 6: + IC(2.130 ns) + CELL(0.420 ns) = 7.156 ns; Loc. = LCCOMB_X30_Y23_N16; Fanout = 1; COMB Node = 'I_D:inst\|REGISTER_FILE:REG\|MUX32X1:RS2_MUX\|Mux2~16'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.550 ns" { I_D:inst|REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux2~15 I_D:inst|REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux2~16 } "NODE_NAME" } } { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.438 ns) 7.860 ns I_D:inst\|REGISTER_FILE:REG\|MUX32X1:RS2_MUX\|Mux2~19 7 COMB LCCOMB_X30_Y23_N18 3 " "Info: 7: + IC(0.266 ns) + CELL(0.438 ns) = 7.860 ns; Loc. = LCCOMB_X30_Y23_N18; Fanout = 3; COMB Node = 'I_D:inst\|REGISTER_FILE:REG\|MUX32X1:RS2_MUX\|Mux2~19'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.704 ns" { I_D:inst|REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux2~16 I_D:inst|REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux2~19 } "NODE_NAME" } } { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.711 ns) + CELL(0.420 ns) 9.991 ns I_D:inst\|MUX2X1:MXA\|O\[29\]~2 8 COMB LCCOMB_X28_Y16_N2 1 " "Info: 8: + IC(1.711 ns) + CELL(0.420 ns) = 9.991 ns; Loc. = LCCOMB_X28_Y16_N2; Fanout = 1; COMB Node = 'I_D:inst\|MUX2X1:MXA\|O\[29\]~2'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.131 ns" { I_D:inst|REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux2~19 I_D:inst|MUX2X1:MXA|O[29]~2 } "NODE_NAME" } } { "MUX2X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX2X1.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.856 ns) + CELL(2.828 ns) 15.675 ns RS1\[29\] 9 PIN PIN_W8 0 " "Info: 9: + IC(2.856 ns) + CELL(2.828 ns) = 15.675 ns; Loc. = PIN_W8; Fanout = 0; PIN Node = 'RS1\[29\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "5.684 ns" { I_D:inst|MUX2X1:MXA|O[29]~2 RS1[29] } "NODE_NAME" } } { "I_DTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_DTEST.bdf" { { 176 696 872 192 "RS1\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.511 ns ( 35.16 % ) " "Info: Total cell delay = 5.511 ns ( 35.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.164 ns ( 64.84 % ) " "Info: Total interconnect delay = 10.164 ns ( 64.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "15.675 ns" { I_D:inst|REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:4:CASE1:CASUALS|BUF[29] I_D:inst|REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux2~12 I_D:inst|REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux2~13 I_D:inst|REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux2~14 I_D:inst|REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux2~15 I_D:inst|REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux2~16 I_D:inst|REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux2~19 I_D:inst|MUX2X1:MXA|O[29]~2 RS1[29] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "15.675 ns" { I_D:inst|REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:4:CASE1:CASUALS|BUF[29] {} I_D:inst|REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux2~12 {} I_D:inst|REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux2~13 {} I_D:inst|REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux2~14 {} I_D:inst|REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux2~15 {} I_D:inst|REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux2~16 {} I_D:inst|REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux2~19 {} I_D:inst|MUX2X1:MXA|O[29]~2 {} RS1[29] {} } { 0.000ns 0.988ns 1.091ns 0.457ns 0.665ns 2.130ns 0.266ns 1.711ns 2.856ns } { 0.000ns 0.150ns 0.420ns 0.419ns 0.416ns 0.420ns 0.438ns 0.420ns 2.828ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { CLK CLK~clkctrl I_D:inst|REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:4:CASE1:CASUALS|BUF[29] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { CLK {} CLK~combout {} CLK~clkctrl {} I_D:inst|REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:4:CASE1:CASUALS|BUF[29] {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "15.675 ns" { I_D:inst|REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:4:CASE1:CASUALS|BUF[29] I_D:inst|REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux2~12 I_D:inst|REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux2~13 I_D:inst|REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux2~14 I_D:inst|REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux2~15 I_D:inst|REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux2~16 I_D:inst|REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux2~19 I_D:inst|MUX2X1:MXA|O[29]~2 RS1[29] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "15.675 ns" { I_D:inst|REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:4:CASE1:CASUALS|BUF[29] {} I_D:inst|REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux2~12 {} I_D:inst|REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux2~13 {} I_D:inst|REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux2~14 {} I_D:inst|REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux2~15 {} I_D:inst|REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux2~16 {} I_D:inst|REGISTER_FILE:REG|MUX32X1:RS2_MUX|Mux2~19 {} I_D:inst|MUX2X1:MXA|O[29]~2 {} RS1[29] {} } { 0.000ns 0.988ns 1.091ns 0.457ns 0.665ns 2.130ns 0.266ns 1.711ns 2.856ns } { 0.000ns 0.150ns 0.420ns 0.419ns 0.416ns 0.420ns 0.438ns 0.420ns 2.828ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "MEMWORD\[22\] JUMPAT\[31\] 32.225 ns Longest " "Info: Longest tpd from source pin \"MEMWORD\[22\]\" to destination pin \"JUMPAT\[31\]\" is 32.225 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns MEMWORD\[22\] 1 PIN PIN_T25 198 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_T25; Fanout = 198; PIN Node = 'MEMWORD\[22\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "" { MEMWORD[22] } "NODE_NAME" } } { "I_DTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_DTEST.bdf" { { 256 72 248 272 "MEMWORD\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.364 ns) + CELL(0.420 ns) 7.636 ns I_D:inst\|ID_IMM_GENERATOR:IMG\|Mux2~0 2 COMB LCCOMB_X62_Y27_N16 4 " "Info: 2: + IC(6.364 ns) + CELL(0.420 ns) = 7.636 ns; Loc. = LCCOMB_X62_Y27_N16; Fanout = 4; COMB Node = 'I_D:inst\|ID_IMM_GENERATOR:IMG\|Mux2~0'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "6.784 ns" { MEMWORD[22] I_D:inst|ID_IMM_GENERATOR:IMG|Mux2~0 } "NODE_NAME" } } { "ID_IMM_GENERATOR.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ID_IMM_GENERATOR.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.419 ns) 8.965 ns I_D:inst\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:2:OTHER:ADDERS\|CO~0 3 COMB LCCOMB_X58_Y27_N6 2 " "Info: 3: + IC(0.910 ns) + CELL(0.419 ns) = 8.965 ns; Loc. = LCCOMB_X58_Y27_N6; Fanout = 2; COMB Node = 'I_D:inst\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:2:OTHER:ADDERS\|CO~0'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.329 ns" { I_D:inst|ID_IMM_GENERATOR:IMG|Mux2~0 I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:2:OTHER:ADDERS|CO~0 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.413 ns) 9.656 ns I_D:inst\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:3:OTHER:ADDERS\|CO~2 4 COMB LCCOMB_X58_Y27_N10 2 " "Info: 4: + IC(0.278 ns) + CELL(0.413 ns) = 9.656 ns; Loc. = LCCOMB_X58_Y27_N10; Fanout = 2; COMB Node = 'I_D:inst\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:3:OTHER:ADDERS\|CO~2'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.691 ns" { I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:2:OTHER:ADDERS|CO~0 I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:3:OTHER:ADDERS|CO~2 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.150 ns) 10.063 ns I_D:inst\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:4:OTHER:ADDERS\|CO~2 5 COMB LCCOMB_X58_Y27_N4 3 " "Info: 5: + IC(0.257 ns) + CELL(0.150 ns) = 10.063 ns; Loc. = LCCOMB_X58_Y27_N4; Fanout = 3; COMB Node = 'I_D:inst\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:4:OTHER:ADDERS\|CO~2'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:3:OTHER:ADDERS|CO~2 I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:4:OTHER:ADDERS|CO~2 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.948 ns) + CELL(0.437 ns) 11.448 ns I_D:inst\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:6:OTHER:ADDERS\|CO~2 6 COMB LCCOMB_X51_Y27_N24 2 " "Info: 6: + IC(0.948 ns) + CELL(0.437 ns) = 11.448 ns; Loc. = LCCOMB_X51_Y27_N24; Fanout = 2; COMB Node = 'I_D:inst\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:6:OTHER:ADDERS\|CO~2'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.385 ns" { I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:4:OTHER:ADDERS|CO~2 I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:6:OTHER:ADDERS|CO~2 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.437 ns) 12.170 ns I_D:inst\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:7:OTHER:ADDERS\|CO~0 7 COMB LCCOMB_X51_Y27_N10 3 " "Info: 7: + IC(0.285 ns) + CELL(0.437 ns) = 12.170 ns; Loc. = LCCOMB_X51_Y27_N10; Fanout = 3; COMB Node = 'I_D:inst\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:7:OTHER:ADDERS\|CO~0'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.722 ns" { I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:6:OTHER:ADDERS|CO~2 I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:7:OTHER:ADDERS|CO~0 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.278 ns) + CELL(0.438 ns) 12.886 ns I_D:inst\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:10:OTHER:ADDERS\|CO~2 8 COMB LCCOMB_X51_Y27_N12 1 " "Info: 8: + IC(0.278 ns) + CELL(0.438 ns) = 12.886 ns; Loc. = LCCOMB_X51_Y27_N12; Fanout = 1; COMB Node = 'I_D:inst\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:10:OTHER:ADDERS\|CO~2'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.716 ns" { I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:7:OTHER:ADDERS|CO~0 I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:10:OTHER:ADDERS|CO~2 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.272 ns) + CELL(0.437 ns) 13.595 ns I_D:inst\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:10:OTHER:ADDERS\|CO~3 9 COMB LCCOMB_X51_Y27_N22 2 " "Info: 9: + IC(0.272 ns) + CELL(0.437 ns) = 13.595 ns; Loc. = LCCOMB_X51_Y27_N22; Fanout = 2; COMB Node = 'I_D:inst\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:10:OTHER:ADDERS\|CO~3'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:10:OTHER:ADDERS|CO~2 I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:10:OTHER:ADDERS|CO~3 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.420 ns) 14.277 ns I_D:inst\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:11:OTHER:ADDERS\|CO~0 10 COMB LCCOMB_X51_Y27_N4 3 " "Info: 10: + IC(0.262 ns) + CELL(0.420 ns) = 14.277 ns; Loc. = LCCOMB_X51_Y27_N4; Fanout = 3; COMB Node = 'I_D:inst\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:11:OTHER:ADDERS\|CO~0'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.682 ns" { I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:10:OTHER:ADDERS|CO~3 I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:11:OTHER:ADDERS|CO~0 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.607 ns) + CELL(0.150 ns) 16.034 ns I_D:inst\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:13:OTHER:ADDERS\|CO~0 11 COMB LCCOMB_X43_Y32_N16 3 " "Info: 11: + IC(1.607 ns) + CELL(0.150 ns) = 16.034 ns; Loc. = LCCOMB_X43_Y32_N16; Fanout = 3; COMB Node = 'I_D:inst\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:13:OTHER:ADDERS\|CO~0'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.757 ns" { I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:11:OTHER:ADDERS|CO~0 I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:13:OTHER:ADDERS|CO~0 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.437 ns) 16.756 ns I_D:inst\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:15:OTHER:ADDERS\|CO~2 12 COMB LCCOMB_X43_Y32_N12 2 " "Info: 12: + IC(0.285 ns) + CELL(0.437 ns) = 16.756 ns; Loc. = LCCOMB_X43_Y32_N12; Fanout = 2; COMB Node = 'I_D:inst\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:15:OTHER:ADDERS\|CO~2'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.722 ns" { I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:13:OTHER:ADDERS|CO~0 I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:15:OTHER:ADDERS|CO~2 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.438 ns) 17.462 ns I_D:inst\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:16:OTHER:ADDERS\|CO~0 13 COMB LCCOMB_X43_Y32_N22 3 " "Info: 13: + IC(0.268 ns) + CELL(0.438 ns) = 17.462 ns; Loc. = LCCOMB_X43_Y32_N22; Fanout = 3; COMB Node = 'I_D:inst\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:16:OTHER:ADDERS\|CO~0'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:15:OTHER:ADDERS|CO~2 I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:16:OTHER:ADDERS|CO~0 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.263 ns) + CELL(0.275 ns) 19.000 ns I_D:inst\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:19:OTHER:ADDERS\|CO~2 14 COMB LCCOMB_X46_Y26_N4 1 " "Info: 14: + IC(1.263 ns) + CELL(0.275 ns) = 19.000 ns; Loc. = LCCOMB_X46_Y26_N4; Fanout = 1; COMB Node = 'I_D:inst\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:19:OTHER:ADDERS\|CO~2'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:16:OTHER:ADDERS|CO~0 I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:19:OTHER:ADDERS|CO~2 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.419 ns) 19.682 ns I_D:inst\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:19:OTHER:ADDERS\|CO~3 15 COMB LCCOMB_X46_Y26_N22 2 " "Info: 15: + IC(0.263 ns) + CELL(0.419 ns) = 19.682 ns; Loc. = LCCOMB_X46_Y26_N22; Fanout = 2; COMB Node = 'I_D:inst\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:19:OTHER:ADDERS\|CO~3'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.682 ns" { I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:19:OTHER:ADDERS|CO~2 I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:19:OTHER:ADDERS|CO~3 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.963 ns) + CELL(0.420 ns) 21.065 ns I_D:inst\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:21:OTHER:ADDERS\|CO~2 16 COMB LCCOMB_X49_Y25_N14 2 " "Info: 16: + IC(0.963 ns) + CELL(0.420 ns) = 21.065 ns; Loc. = LCCOMB_X49_Y25_N14; Fanout = 2; COMB Node = 'I_D:inst\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:21:OTHER:ADDERS\|CO~2'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.383 ns" { I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:19:OTHER:ADDERS|CO~3 I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:21:OTHER:ADDERS|CO~2 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.271 ns) 21.605 ns I_D:inst\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:21:OTHER:ADDERS\|CO~0 17 COMB LCCOMB_X49_Y25_N20 3 " "Info: 17: + IC(0.269 ns) + CELL(0.271 ns) = 21.605 ns; Loc. = LCCOMB_X49_Y25_N20; Fanout = 3; COMB Node = 'I_D:inst\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:21:OTHER:ADDERS\|CO~0'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.540 ns" { I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:21:OTHER:ADDERS|CO~2 I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:21:OTHER:ADDERS|CO~0 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.283 ns) + CELL(0.413 ns) 22.301 ns I_D:inst\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:23:OTHER:ADDERS\|CO~2 18 COMB LCCOMB_X49_Y25_N30 2 " "Info: 18: + IC(0.283 ns) + CELL(0.413 ns) = 22.301 ns; Loc. = LCCOMB_X49_Y25_N30; Fanout = 2; COMB Node = 'I_D:inst\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:23:OTHER:ADDERS\|CO~2'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.696 ns" { I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:21:OTHER:ADDERS|CO~0 I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:23:OTHER:ADDERS|CO~2 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.150 ns) 22.707 ns I_D:inst\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:24:OTHER:ADDERS\|CO~0 19 COMB LCCOMB_X49_Y25_N0 3 " "Info: 19: + IC(0.256 ns) + CELL(0.150 ns) = 22.707 ns; Loc. = LCCOMB_X49_Y25_N0; Fanout = 3; COMB Node = 'I_D:inst\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:24:OTHER:ADDERS\|CO~0'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:23:OTHER:ADDERS|CO~2 I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:24:OTHER:ADDERS|CO~0 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.225 ns) + CELL(0.419 ns) 24.351 ns I_D:inst\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:27:OTHER:ADDERS\|CO~1 20 COMB LCCOMB_X54_Y27_N26 1 " "Info: 20: + IC(1.225 ns) + CELL(0.419 ns) = 24.351 ns; Loc. = LCCOMB_X54_Y27_N26; Fanout = 1; COMB Node = 'I_D:inst\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:27:OTHER:ADDERS\|CO~1'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.644 ns" { I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:24:OTHER:ADDERS|CO~0 I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:27:OTHER:ADDERS|CO~1 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.420 ns) 25.028 ns I_D:inst\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:27:OTHER:ADDERS\|CO~3 21 COMB LCCOMB_X54_Y27_N22 2 " "Info: 21: + IC(0.257 ns) + CELL(0.420 ns) = 25.028 ns; Loc. = LCCOMB_X54_Y27_N22; Fanout = 2; COMB Node = 'I_D:inst\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:27:OTHER:ADDERS\|CO~3'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:27:OTHER:ADDERS|CO~1 I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:27:OTHER:ADDERS|CO~3 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.419 ns) 25.701 ns I_D:inst\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:28:OTHER:ADDERS\|CO~0 22 COMB LCCOMB_X54_Y27_N8 3 " "Info: 22: + IC(0.254 ns) + CELL(0.419 ns) = 25.701 ns; Loc. = LCCOMB_X54_Y27_N8; Fanout = 3; COMB Node = 'I_D:inst\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:28:OTHER:ADDERS\|CO~0'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.673 ns" { I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:27:OTHER:ADDERS|CO~3 I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:28:OTHER:ADDERS|CO~0 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.438 ns) 26.606 ns I_D:inst\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:31:MSB:ADDER\|S~0 23 COMB LCCOMB_X54_Y27_N2 1 " "Info: 23: + IC(0.467 ns) + CELL(0.438 ns) = 26.606 ns; Loc. = LCCOMB_X54_Y27_N2; Fanout = 1; COMB Node = 'I_D:inst\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:31:MSB:ADDER\|S~0'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.905 ns" { I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:28:OTHER:ADDERS|CO~0 I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:31:MSB:ADDER|S~0 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.432 ns) + CELL(0.271 ns) 27.309 ns I_D:inst\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:31:MSB:ADDER\|S~1 24 COMB LCCOMB_X54_Y27_N4 1 " "Info: 24: + IC(0.432 ns) + CELL(0.271 ns) = 27.309 ns; Loc. = LCCOMB_X54_Y27_N4; Fanout = 1; COMB Node = 'I_D:inst\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:31:MSB:ADDER\|S~1'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:31:MSB:ADDER|S~0 I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:31:MSB:ADDER|S~1 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.415 ns) 28.380 ns I_D:inst\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:31:MSB:ADDER\|S~2 25 COMB LCCOMB_X57_Y27_N24 1 " "Info: 25: + IC(0.656 ns) + CELL(0.415 ns) = 28.380 ns; Loc. = LCCOMB_X57_Y27_N24; Fanout = 1; COMB Node = 'I_D:inst\|ID_ADDER:ADD\|ADDER_2B:\\ADDERS:31:MSB:ADDER\|S~2'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:31:MSB:ADDER|S~1 I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:31:MSB:ADDER|S~2 } "NODE_NAME" } } { "ADDER_2B.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/ADDER_2B.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.193 ns) + CELL(2.652 ns) 32.225 ns JUMPAT\[31\] 26 PIN PIN_F25 0 " "Info: 26: + IC(1.193 ns) + CELL(2.652 ns) = 32.225 ns; Loc. = PIN_F25; Fanout = 0; PIN Node = 'JUMPAT\[31\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "3.845 ns" { I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:31:MSB:ADDER|S~2 JUMPAT[31] } "NODE_NAME" } } { "I_DTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_DTEST.bdf" { { 240 696 872 256 "JUMPAT\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.430 ns ( 38.57 % ) " "Info: Total cell delay = 12.430 ns ( 38.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "19.795 ns ( 61.43 % ) " "Info: Total interconnect delay = 19.795 ns ( 61.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "32.225 ns" { MEMWORD[22] I_D:inst|ID_IMM_GENERATOR:IMG|Mux2~0 I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:2:OTHER:ADDERS|CO~0 I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:3:OTHER:ADDERS|CO~2 I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:4:OTHER:ADDERS|CO~2 I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:6:OTHER:ADDERS|CO~2 I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:7:OTHER:ADDERS|CO~0 I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:10:OTHER:ADDERS|CO~2 I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:10:OTHER:ADDERS|CO~3 I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:11:OTHER:ADDERS|CO~0 I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:13:OTHER:ADDERS|CO~0 I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:15:OTHER:ADDERS|CO~2 I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:16:OTHER:ADDERS|CO~0 I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:19:OTHER:ADDERS|CO~2 I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:19:OTHER:ADDERS|CO~3 I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:21:OTHER:ADDERS|CO~2 I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:21:OTHER:ADDERS|CO~0 I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:23:OTHER:ADDERS|CO~2 I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:24:OTHER:ADDERS|CO~0 I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:27:OTHER:ADDERS|CO~1 I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:27:OTHER:ADDERS|CO~3 I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:28:OTHER:ADDERS|CO~0 I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:31:MSB:ADDER|S~0 I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:31:MSB:ADDER|S~1 I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:31:MSB:ADDER|S~2 JUMPAT[31] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "32.225 ns" { MEMWORD[22] {} MEMWORD[22]~combout {} I_D:inst|ID_IMM_GENERATOR:IMG|Mux2~0 {} I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:2:OTHER:ADDERS|CO~0 {} I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:3:OTHER:ADDERS|CO~2 {} I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:4:OTHER:ADDERS|CO~2 {} I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:6:OTHER:ADDERS|CO~2 {} I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:7:OTHER:ADDERS|CO~0 {} I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:10:OTHER:ADDERS|CO~2 {} I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:10:OTHER:ADDERS|CO~3 {} I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:11:OTHER:ADDERS|CO~0 {} I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:13:OTHER:ADDERS|CO~0 {} I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:15:OTHER:ADDERS|CO~2 {} I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:16:OTHER:ADDERS|CO~0 {} I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:19:OTHER:ADDERS|CO~2 {} I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:19:OTHER:ADDERS|CO~3 {} I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:21:OTHER:ADDERS|CO~2 {} I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:21:OTHER:ADDERS|CO~0 {} I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:23:OTHER:ADDERS|CO~2 {} I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:24:OTHER:ADDERS|CO~0 {} I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:27:OTHER:ADDERS|CO~1 {} I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:27:OTHER:ADDERS|CO~3 {} I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:28:OTHER:ADDERS|CO~0 {} I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:31:MSB:ADDER|S~0 {} I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:31:MSB:ADDER|S~1 {} I_D:inst|ID_ADDER:ADD|ADDER_2B:\ADDERS:31:MSB:ADDER|S~2 {} JUMPAT[31] {} } { 0.000ns 0.000ns 6.364ns 0.910ns 0.278ns 0.257ns 0.948ns 0.285ns 0.278ns 0.272ns 0.262ns 1.607ns 0.285ns 0.268ns 1.263ns 0.263ns 0.963ns 0.269ns 0.283ns 0.256ns 1.225ns 0.257ns 0.254ns 0.467ns 0.432ns 0.656ns 1.193ns } { 0.000ns 0.852ns 0.420ns 0.419ns 0.413ns 0.150ns 0.437ns 0.437ns 0.438ns 0.437ns 0.420ns 0.150ns 0.437ns 0.438ns 0.275ns 0.419ns 0.420ns 0.271ns 0.413ns 0.150ns 0.419ns 0.420ns 0.419ns 0.438ns 0.271ns 0.415ns 2.652ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "I_D:inst\|REGISTER_FILE:REG\|REG_32B_CASUAL:\\GEN:16:CASE1:CASUALS\|BUF\[1\] REG_DATA\[1\] CLK -3.450 ns register " "Info: th for register \"I_D:inst\|REGISTER_FILE:REG\|REG_32B_CASUAL:\\GEN:16:CASE1:CASUALS\|BUF\[1\]\" (data pin = \"REG_DATA\[1\]\", clock pin = \"CLK\") is -3.450 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.684 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.684 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "I_DTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_DTEST.bdf" { { 176 80 248 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 992 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 992; COMB Node = 'CLK~clkctrl'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "I_DTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_DTEST.bdf" { { 176 80 248 192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.537 ns) 2.684 ns I_D:inst\|REGISTER_FILE:REG\|REG_32B_CASUAL:\\GEN:16:CASE1:CASUALS\|BUF\[1\] 3 REG LCFF_X20_Y17_N31 2 " "Info: 3: + IC(1.030 ns) + CELL(0.537 ns) = 2.684 ns; Loc. = LCFF_X20_Y17_N31; Fanout = 2; REG Node = 'I_D:inst\|REGISTER_FILE:REG\|REG_32B_CASUAL:\\GEN:16:CASE1:CASUALS\|BUF\[1\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.567 ns" { CLK~clkctrl I_D:inst|REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:16:CASE1:CASUALS|BUF[1] } "NODE_NAME" } } { "REG_32B_CASUAL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUAL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.23 % ) " "Info: Total cell delay = 1.536 ns ( 57.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 42.77 % ) " "Info: Total interconnect delay = 1.148 ns ( 42.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLK CLK~clkctrl I_D:inst|REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:16:CASE1:CASUALS|BUF[1] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { CLK {} CLK~combout {} CLK~clkctrl {} I_D:inst|REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:16:CASE1:CASUALS|BUF[1] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "REG_32B_CASUAL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUAL.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.400 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns REG_DATA\[1\] 1 PIN PIN_R2 31 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_R2; Fanout = 31; PIN Node = 'REG_DATA\[1\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "" { REG_DATA[1] } "NODE_NAME" } } { "I_DTEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/I_DTEST.bdf" { { 224 72 248 240 "REG_DATA\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.192 ns) + CELL(0.366 ns) 6.400 ns I_D:inst\|REGISTER_FILE:REG\|REG_32B_CASUAL:\\GEN:16:CASE1:CASUALS\|BUF\[1\] 2 REG LCFF_X20_Y17_N31 2 " "Info: 2: + IC(5.192 ns) + CELL(0.366 ns) = 6.400 ns; Loc. = LCFF_X20_Y17_N31; Fanout = 2; REG Node = 'I_D:inst\|REGISTER_FILE:REG\|REG_32B_CASUAL:\\GEN:16:CASE1:CASUALS\|BUF\[1\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "5.558 ns" { REG_DATA[1] I_D:inst|REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:16:CASE1:CASUALS|BUF[1] } "NODE_NAME" } } { "REG_32B_CASUAL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUAL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.208 ns ( 18.88 % ) " "Info: Total cell delay = 1.208 ns ( 18.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.192 ns ( 81.13 % ) " "Info: Total interconnect delay = 5.192 ns ( 81.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { REG_DATA[1] I_D:inst|REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:16:CASE1:CASUALS|BUF[1] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "6.400 ns" { REG_DATA[1] {} REG_DATA[1]~combout {} I_D:inst|REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:16:CASE1:CASUALS|BUF[1] {} } { 0.000ns 0.000ns 5.192ns } { 0.000ns 0.842ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.684 ns" { CLK CLK~clkctrl I_D:inst|REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:16:CASE1:CASUALS|BUF[1] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "2.684 ns" { CLK {} CLK~combout {} CLK~clkctrl {} I_D:inst|REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:16:CASE1:CASUALS|BUF[1] {} } { 0.000ns 0.000ns 0.118ns 1.030ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { REG_DATA[1] I_D:inst|REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:16:CASE1:CASUALS|BUF[1] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "6.400 ns" { REG_DATA[1] {} REG_DATA[1]~combout {} I_D:inst|REGISTER_FILE:REG|REG_32B_CASUAL:\GEN:16:CASE1:CASUALS|BUF[1] {} } { 0.000ns 0.000ns 5.192ns } { 0.000ns 0.842ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "206 " "Info: Peak virtual memory: 206 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 07 18:32:06 2019 " "Info: Processing ended: Thu Mar 07 18:32:06 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
