###############################################################
#  Generated by:      Cadence Encounter 10.12-s181_1
#  OS:                Linux x86_64(Host ID co2046-06.ece.iastate.edu)
#  Generated on:      Thu Dec 10 21:08:35 2015
#  Design:            triangle
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST17/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST17/RC_CGIC_INST/E (^) checked with  leading edge of 
'clk'
Beginpoint: yi[0]                            (v) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg} {clkgate}
Other End Arrival Time          0.137
- Clock Gating Setup            0.045
+ Phase Shift                   0.400
= Required Time                 0.492
- Arrival Time                  0.293
= Slack Time                    0.199
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |     Cell     | Delay | Arrival | Required | 
     |                                |              |              |       |  Time   |   Time   | 
     |--------------------------------+--------------+--------------+-------+---------+----------| 
     |                                | yi[0] v      |              |       |   0.041 |    0.240 | 
     | g6166                          | I v -> ZN ^  | CKND1        | 0.033 |   0.074 |    0.273 | 
     | g7363                          | C ^ -> ZN v  | OAI211D2     | 0.056 |   0.130 |    0.329 | 
     | g7362                          | A1 v -> ZN ^ | ND2D1        | 0.035 |   0.165 |    0.364 | 
     | g7361                          | A ^ -> CON v | FCICOND1     | 0.070 |   0.235 |    0.434 | 
     | g5975                          | A2 v -> ZN ^ | OAI21D2      | 0.058 |   0.293 |    0.492 | 
     | RC_CG_HIER_INST17              | enable ^     | RC_CG_MOD_17 |       |   0.293 |    0.492 | 
     | RC_CG_HIER_INST17/RC_CGIC_INST | E ^          | CKLNQD1      | 0.000 |   0.293 |    0.492 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.159 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.140 | 
     | clk__L2_I2                     | I v -> ZN ^ | INVD12  | 0.019 |   0.078 |   -0.121 | 
     | clk__L3_I1                     | I ^ -> ZN v | INVD6   | 0.013 |   0.091 |   -0.108 | 
     | clk__L4_I1                     | I v -> ZN ^ | INVD6   | 0.012 |   0.103 |   -0.096 | 
     | clk__L5_I0                     | I ^ -> Z ^  | BUFFD8  | 0.034 |   0.137 |   -0.062 | 
     | RC_CG_HIER_INST17/RC_CGIC_INST | CP ^        | CKLNQD1 | 0.000 |   0.137 |   -0.062 | 
     +-------------------------------------------------------------------------------------+ 
Path 2: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST14/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST14/RC_CGIC_INST/E (v) checked with  leading edge of 
'clk'
Beginpoint: xi[1]                            (v) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg} {clkgate}
Other End Arrival Time          0.129
- Clock Gating Setup            0.037
+ Phase Shift                   0.400
= Required Time                 0.491
- Arrival Time                  0.288
= Slack Time                    0.204
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |     Cell     | Delay | Arrival | Required | 
     |                                |              |              |       |  Time   |   Time   | 
     |--------------------------------+--------------+--------------+-------+---------+----------| 
     |                                | xi[1] v      |              |       |   0.041 |    0.245 | 
     | g6168                          | I v -> ZN ^  | CKND1        | 0.040 |   0.082 |    0.285 | 
     | g6027                          | A2 ^ -> ZN v | ND2D1        | 0.047 |   0.129 |    0.333 | 
     | FE_RC_39_0                     | A2 v -> ZN ^ | AOI32D2      | 0.049 |   0.178 |    0.382 | 
     | g5983                          | A1 ^ -> ZN v | OAI22D1      | 0.041 |   0.219 |    0.423 | 
     | g5973                          | A2 v -> ZN v | IOA21D1      | 0.069 |   0.288 |    0.491 | 
     | RC_CG_HIER_INST14              | enable v     | RC_CG_MOD_14 |       |   0.288 |    0.491 | 
     | RC_CG_HIER_INST14/RC_CGIC_INST | E v          | CKLNQD1      | 0.000 |   0.288 |    0.491 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.164 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.145 | 
     | clk__L2_I3                     | I v -> ZN ^ | INVD24  | 0.020 |   0.079 |   -0.125 | 
     | clk__L3_I3                     | I ^ -> Z ^  | BUFFD1  | 0.049 |   0.129 |   -0.075 | 
     | RC_CG_HIER_INST14/RC_CGIC_INST | CP ^        | CKLNQD1 | 0.000 |   0.129 |   -0.075 | 
     +-------------------------------------------------------------------------------------+ 
Path 3: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST15/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST15/RC_CGIC_INST/E (^) checked with  leading edge of 
'clk'
Beginpoint: xi[2]                            (v) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg} {clkgate}
Other End Arrival Time          0.143
- Clock Gating Setup            0.047
+ Phase Shift                   0.400
= Required Time                 0.497
- Arrival Time                  0.272
= Slack Time                    0.224
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |     Cell     | Delay | Arrival | Required | 
     |                                |              |              |       |  Time   |   Time   | 
     |--------------------------------+--------------+--------------+-------+---------+----------| 
     |                                | xi[2] v      |              |       |   0.041 |    0.265 | 
     | g58                            | I v -> ZN ^  | CKND1        | 0.065 |   0.106 |    0.330 | 
     | g57                            | A2 ^ -> ZN v | AOI22D2      | 0.044 |   0.150 |    0.374 | 
     | g56                            | B2 v -> ZN v | MOAI22D2     | 0.075 |   0.225 |    0.449 | 
     | g55                            | A2 v -> ZN ^ | OAI21D1      | 0.048 |   0.272 |    0.497 | 
     | RC_CG_HIER_INST15              | enable ^     | RC_CG_MOD_15 |       |   0.272 |    0.497 | 
     | RC_CG_HIER_INST15/RC_CGIC_INST | E ^          | CKLNQD1      | 0.000 |   0.272 |    0.497 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.184 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.165 | 
     | clk__L2_I3                     | I v -> ZN ^ | INVD24  | 0.020 |   0.079 |   -0.145 | 
     | clk__L3_I4                     | I ^ -> ZN v | INVD3   | 0.018 |   0.097 |   -0.127 | 
     | clk__L4_I2                     | I v -> ZN ^ | INVD6   | 0.014 |   0.111 |   -0.114 | 
     | clk__L5_I1                     | I ^ -> Z ^  | BUFFD8  | 0.032 |   0.143 |   -0.081 | 
     | RC_CG_HIER_INST15/RC_CGIC_INST | CP ^        | CKLNQD1 | 0.000 |   0.143 |   -0.081 | 
     +-------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin D1_reg[4]/CP 
Endpoint:   D1_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.200
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.514
- Arrival Time                  0.258
= Slack Time                    0.255
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell  | Delay | Arrival | Required | 
     |           |              |        |       |  Time   |   Time   | 
     |-----------+--------------+--------+-------+---------+----------| 
     |           | reset v      |        |       |   0.041 |    0.296 | 
     | g21       | A2 v -> ZN ^ | NR2XD2 | 0.083 |   0.124 |    0.380 | 
     | g5918     | A2 ^ -> Z ^  | AN2XD1 | 0.134 |   0.258 |    0.513 | 
     | D1_reg[4] | D ^          | SDFD4  | 0.001 |   0.258 |    0.514 | 
     +----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.215 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.196 | 
     | clk__L2_I0                    | I v -> ZN ^ | INVD4   | 0.028 |   0.087 |   -0.168 | 
     | RC_CG_HIER_INST9/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.113 |   0.200 |   -0.055 | 
     | D1_reg[4]                     | CP ^        | SDFD4   | 0.000 |   0.200 |   -0.055 | 
     +------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin D0_reg[4]/CP 
Endpoint:   D0_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.202
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.516
- Arrival Time                  0.258
= Slack Time                    0.257
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell  | Delay | Arrival | Required | 
     |           |              |        |       |  Time   |   Time   | 
     |-----------+--------------+--------+-------+---------+----------| 
     |           | reset v      |        |       |   0.041 |    0.298 | 
     | g21       | A2 v -> ZN ^ | NR2XD2 | 0.083 |   0.124 |    0.382 | 
     | g5918     | A2 ^ -> Z ^  | AN2XD1 | 0.134 |   0.258 |    0.515 | 
     | D0_reg[4] | D ^          | SDFD4  | 0.001 |   0.258 |    0.516 | 
     +----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.217 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.198 | 
     | clk__L2_I0                    | I v -> ZN ^ | INVD4   | 0.028 |   0.087 |   -0.170 | 
     | RC_CG_HIER_INST8/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.115 |   0.202 |   -0.055 | 
     | D0_reg[4]                     | CP ^        | SDFD4   | 0.000 |   0.202 |   -0.055 | 
     +------------------------------------------------------------------------------------+ 
Path 6: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST16/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST16/RC_CGIC_INST/E (v) checked with  leading edge of 
'clk'
Beginpoint: yi[1]                            (v) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg} {clkgate}
Other End Arrival Time          0.138
- Clock Gating Setup            0.046
+ Phase Shift                   0.400
= Required Time                 0.492
- Arrival Time                  0.235
= Slack Time                    0.257
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |     Cell     | Delay | Arrival | Required | 
     |                                |              |              |       |  Time   |   Time   | 
     |--------------------------------+--------------+--------------+-------+---------+----------| 
     |                                | yi[1] v      |              |       |   0.041 |    0.298 | 
     | g7360                          | I v -> ZN ^  | CKND3        | 0.023 |   0.064 |    0.322 | 
     | g6009                          | B ^ -> ZN v  | MAOI222D1    | 0.080 |   0.144 |    0.402 | 
     | g5984                          | A1 v -> ZN ^ | MAOI22D1     | 0.053 |   0.197 |    0.454 | 
     | g5974                          | A2 ^ -> ZN v | OAI21D1      | 0.038 |   0.235 |    0.492 | 
     | RC_CG_HIER_INST16              | enable v     | RC_CG_MOD_16 |       |   0.235 |    0.492 | 
     | RC_CG_HIER_INST16/RC_CGIC_INST | E v          | CKLNQD1      | 0.000 |   0.235 |    0.492 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.217 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.198 | 
     | clk__L2_I3                     | I v -> ZN ^ | INVD24  | 0.020 |   0.079 |   -0.178 | 
     | clk__L3_I6                     | I ^ -> ZN v | INVD12  | 0.012 |   0.091 |   -0.166 | 
     | clk__L4_I3                     | I v -> ZN ^ | INVD6   | 0.012 |   0.103 |   -0.154 | 
     | clk__L5_I2                     | I ^ -> Z ^  | BUFFD8  | 0.034 |   0.137 |   -0.120 | 
     | RC_CG_HIER_INST16/RC_CGIC_INST | CP ^        | CKLNQD1 | 0.000 |   0.138 |   -0.120 | 
     +-------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin D1_reg[0]/CP 
Endpoint:   D1_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.200
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.515
- Arrival Time                  0.256
= Slack Time                    0.259
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell  | Delay | Arrival | Required | 
     |           |              |        |       |  Time   |   Time   | 
     |-----------+--------------+--------+-------+---------+----------| 
     |           | reset v      |        |       |   0.041 |    0.300 | 
     | g21       | A2 v -> ZN ^ | NR2XD2 | 0.083 |   0.124 |    0.383 | 
     | g5970     | A2 ^ -> Z ^  | AN2XD1 | 0.131 |   0.255 |    0.514 | 
     | D1_reg[0] | D ^          | SDFD4  | 0.000 |   0.256 |    0.515 | 
     +----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.219 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.200 | 
     | clk__L2_I0                    | I v -> ZN ^ | INVD4   | 0.028 |   0.087 |   -0.172 | 
     | RC_CG_HIER_INST9/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.113 |   0.200 |   -0.059 | 
     | D1_reg[0]                     | CP ^        | SDFD4   | 0.000 |   0.200 |   -0.059 | 
     +------------------------------------------------------------------------------------+ 
Path 8: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST4/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST4/RC_CGIC_INST/E (v) checked with  leading edge of 
'clk'
Beginpoint: reset                           (v) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg} {clkgate}
Other End Arrival Time          0.079
- Clock Gating Setup            0.046
+ Phase Shift                   0.400
= Required Time                 0.432
- Arrival Time                  0.173
= Slack Time                    0.259
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                               |              |             |       |  Time   |   Time   | 
     |-------------------------------+--------------+-------------+-------+---------+----------| 
     |                               | reset v      |             |       |   0.041 |    0.300 | 
     | FE_RC_40_0                    | A2 v -> ZN ^ | NR2XD4      | 0.027 |   0.068 |    0.327 | 
     | g19                           | I ^ -> ZN v  | INVD8       | 0.028 |   0.095 |    0.355 | 
     | FE_OCP_RBC13_n_470            | I v -> ZN ^  | CKND16      | 0.036 |   0.131 |    0.390 | 
     | FE_RC_38_0                    | B ^ -> ZN v  | OAI21D4     | 0.042 |   0.173 |    0.432 | 
     | RC_CG_HIER_INST4              | enable v     | RC_CG_MOD_4 |       |   0.173 |    0.432 | 
     | RC_CG_HIER_INST4/RC_CGIC_INST | E v          | CKLNQD1     | 0.000 |   0.173 |    0.432 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.219 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.200 | 
     | clk__L2_I2                    | I v -> ZN ^ | INVD12  | 0.019 |   0.078 |   -0.181 | 
     | RC_CG_HIER_INST4/RC_CGIC_INST | CP ^        | CKLNQD1 | 0.000 |   0.079 |   -0.181 | 
     +------------------------------------------------------------------------------------+ 
Path 9: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST13/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST13/RC_CGIC_INST/E (v) checked with  leading edge of 
'clk'
Beginpoint: reset                            (v) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg} {clkgate}
Other End Arrival Time          0.124
- Clock Gating Setup            0.056
+ Phase Shift                   0.400
= Required Time                 0.468
- Arrival Time                  0.209
= Slack Time                    0.260
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |     Cell     | Delay | Arrival | Required | 
     |                                |              |              |       |  Time   |   Time   | 
     |--------------------------------+--------------+--------------+-------+---------+----------| 
     |                                | reset v      |              |       |   0.041 |    0.301 | 
     | FE_RC_40_0                     | A2 v -> ZN ^ | NR2XD4       | 0.027 |   0.068 |    0.327 | 
     | g19                            | I ^ -> ZN v  | INVD8        | 0.028 |   0.095 |    0.355 | 
     | FE_OCP_RBC13_n_470             | I v -> ZN ^  | CKND16       | 0.036 |   0.131 |    0.391 | 
     | g102                           | B3 ^ -> ZN v | IND4D1       | 0.077 |   0.209 |    0.468 | 
     | RC_CG_HIER_INST13              | enable v     | RC_CG_MOD_13 |       |   0.209 |    0.468 | 
     | RC_CG_HIER_INST13/RC_CGIC_INST | E v          | CKLNQD1      | 0.000 |   0.209 |    0.468 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.220 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.201 | 
     | clk__L2_I5                     | I v -> Z v  | BUFFD8  | 0.048 |   0.107 |   -0.153 | 
     | clk__L3_I8                     | I v -> ZN ^ | INVD12  | 0.017 |   0.124 |   -0.136 | 
     | RC_CG_HIER_INST13/RC_CGIC_INST | CP ^        | CKLNQD1 | 0.000 |   0.124 |   -0.136 | 
     +-------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin D0_reg[0]/CP 
Endpoint:   D0_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.202
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.517
- Arrival Time                  0.256
= Slack Time                    0.261
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell  | Delay | Arrival | Required | 
     |           |              |        |       |  Time   |   Time   | 
     |-----------+--------------+--------+-------+---------+----------| 
     |           | reset v      |        |       |   0.041 |    0.302 | 
     | g21       | A2 v -> ZN ^ | NR2XD2 | 0.083 |   0.124 |    0.385 | 
     | g5970     | A2 ^ -> Z ^  | AN2XD1 | 0.131 |   0.255 |    0.516 | 
     | D0_reg[0] | D ^          | SDFD4  | 0.000 |   0.256 |    0.517 | 
     +----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.221 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.202 | 
     | clk__L2_I0                    | I v -> ZN ^ | INVD4   | 0.028 |   0.087 |   -0.174 | 
     | RC_CG_HIER_INST8/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.115 |   0.202 |   -0.059 | 
     | D0_reg[0]                     | CP ^        | SDFD4   | 0.000 |   0.202 |   -0.059 | 
     +------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin yi_ff_reg[2][2]/CP 
Endpoint:   yi_ff_reg[2][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.201
- Setup                         0.091
+ Phase Shift                   0.400
= Required Time                 0.511
- Arrival Time                  0.248
= Slack Time                    0.263
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | reset v      |         |       |   0.041 |    0.304 | 
     | FE_RC_40_0      | A2 v -> ZN ^ | NR2XD4  | 0.027 |   0.068 |    0.331 | 
     | g19             | I ^ -> ZN v  | INVD8   | 0.028 |   0.095 |    0.359 | 
     | FE_PSC26_n_470  | I v -> Z v   | CKBD1   | 0.054 |   0.149 |    0.412 | 
     | g6128           | A1 v -> ZN ^ | NR2XD0  | 0.098 |   0.248 |    0.511 | 
     | yi_ff_reg[2][2] | D ^          | SDFQND1 | 0.000 |   0.248 |    0.511 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.223 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.204 | 
     | clk__L2_I4                     | I v -> ZN ^ | INVD12  | 0.020 |   0.079 |   -0.185 | 
     | clk__L3_I7                     | I ^ -> ZN v | INVD12  | 0.015 |   0.094 |   -0.169 | 
     | clk__L4_I4                     | I v -> ZN ^ | INVD16  | 0.016 |   0.110 |   -0.153 | 
     | RC_CG_HIER_INST11/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.091 |   0.201 |   -0.062 | 
     | yi_ff_reg[2][2]                | CP ^        | SDFQND1 | 0.000 |   0.201 |   -0.062 | 
     +-------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin AD_reg[6]/CP 
Endpoint:   AD_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.211
- Setup                         0.070
+ Phase Shift                   0.400
= Required Time                 0.540
- Arrival Time                  0.276
= Slack Time                    0.265
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                             |              |         |       |  Time   |   Time   | 
     |-----------------------------+--------------+---------+-------+---------+----------| 
     |                             | reset v      |         |       |   0.041 |    0.306 | 
     | FE_RC_40_0                  | A2 v -> ZN ^ | NR2XD4  | 0.027 |   0.068 |    0.332 | 
     | g19                         | I ^ -> ZN v  | INVD8   | 0.028 |   0.095 |    0.360 | 
     | FE_OCP_RBC13_n_470          | I v -> ZN ^  | CKND16  | 0.036 |   0.131 |    0.396 | 
     | FE_PSC25_FE_OCP_RBN13_n_470 | I ^ -> Z ^   | CKBD1   | 0.073 |   0.204 |    0.469 | 
     | g6113                       | A2 ^ -> Z ^  | AN2XD1  | 0.071 |   0.276 |    0.540 | 
     | AD_reg[6]                   | D ^          | SDFQND1 | 0.000 |   0.276 |    0.540 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.225 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.206 | 
     | clk__L2_I4                    | I v -> ZN ^ | INVD12  | 0.020 |   0.079 |   -0.186 | 
     | clk__L3_I7                    | I ^ -> ZN v | INVD12  | 0.015 |   0.094 |   -0.171 | 
     | clk__L4_I4                    | I v -> ZN ^ | INVD16  | 0.016 |   0.110 |   -0.155 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.101 |   0.211 |   -0.054 | 
     | AD_reg[6]                     | CP ^        | SDFQND1 | 0.000 |   0.211 |   -0.054 | 
     +------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin BC_reg[6]/CP 
Endpoint:   BC_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.212
- Setup                         0.070
+ Phase Shift                   0.400
= Required Time                 0.542
- Arrival Time                  0.276
= Slack Time                    0.266
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                             |              |         |       |  Time   |   Time   | 
     |-----------------------------+--------------+---------+-------+---------+----------| 
     |                             | reset v      |         |       |   0.041 |    0.307 | 
     | FE_RC_40_0                  | A2 v -> ZN ^ | NR2XD4  | 0.027 |   0.068 |    0.334 | 
     | g19                         | I ^ -> ZN v  | INVD8   | 0.028 |   0.095 |    0.361 | 
     | FE_OCP_RBC13_n_470          | I v -> ZN ^  | CKND16  | 0.036 |   0.131 |    0.397 | 
     | FE_PSC25_FE_OCP_RBN13_n_470 | I ^ -> Z ^   | CKBD1   | 0.073 |   0.204 |    0.470 | 
     | g6113                       | A2 ^ -> Z ^  | AN2XD1  | 0.071 |   0.276 |    0.542 | 
     | BC_reg[6]                   | D ^          | SDFQND1 | 0.000 |   0.276 |    0.542 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.226 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.207 | 
     | clk__L2_I4                    | I v -> ZN ^ | INVD12  | 0.020 |   0.079 |   -0.187 | 
     | clk__L3_I7                    | I ^ -> ZN v | INVD12  | 0.015 |   0.094 |   -0.172 | 
     | clk__L4_I4                    | I v -> ZN ^ | INVD16  | 0.016 |   0.110 |   -0.156 | 
     | RC_CG_HIER_INST6/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.102 |   0.212 |   -0.054 | 
     | BC_reg[6]                     | CP ^        | SDFQND1 | 0.000 |   0.212 |   -0.054 | 
     +------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin D1_reg[6]/CP 
Endpoint:   D1_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.200
- Setup                         0.085
+ Phase Shift                   0.400
= Required Time                 0.515
- Arrival Time                  0.249
= Slack Time                    0.267
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell   | Delay | Arrival | Required | 
     |           |              |         |       |  Time   |   Time   | 
     |-----------+--------------+---------+-------+---------+----------| 
     |           | reset v      |         |       |   0.041 |    0.308 | 
     | g21       | A2 v -> ZN ^ | NR2XD2  | 0.083 |   0.124 |    0.391 | 
     | g5892     | A2 ^ -> Z ^  | AN2XD1  | 0.124 |   0.248 |    0.515 | 
     | D1_reg[6] | D ^          | SDFQND1 | 0.000 |   0.249 |    0.515 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.227 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.207 | 
     | clk__L2_I0                    | I v -> ZN ^ | INVD4   | 0.028 |   0.087 |   -0.180 | 
     | RC_CG_HIER_INST9/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.113 |   0.200 |   -0.067 | 
     | D1_reg[6]                     | CP ^        | SDFQND1 | 0.000 |   0.200 |   -0.066 | 
     +------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin AD_reg[5]/CP 
Endpoint:   AD_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.211
- Setup                         0.070
+ Phase Shift                   0.400
= Required Time                 0.541
- Arrival Time                  0.274
= Slack Time                    0.267
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                             |              |         |       |  Time   |   Time   | 
     |-----------------------------+--------------+---------+-------+---------+----------| 
     |                             | reset v      |         |       |   0.041 |    0.308 | 
     | FE_RC_40_0                  | A2 v -> ZN ^ | NR2XD4  | 0.027 |   0.068 |    0.335 | 
     | g19                         | I ^ -> ZN v  | INVD8   | 0.028 |   0.095 |    0.362 | 
     | FE_OCP_RBC13_n_470          | I v -> ZN ^  | CKND16  | 0.036 |   0.131 |    0.398 | 
     | FE_PSC25_FE_OCP_RBN13_n_470 | I ^ -> Z ^   | CKBD1   | 0.073 |   0.204 |    0.471 | 
     | g6117                       | A2 ^ -> Z ^  | AN2XD1  | 0.070 |   0.274 |    0.541 | 
     | AD_reg[5]                   | D ^          | SDFQND1 | 0.000 |   0.274 |    0.541 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.227 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.208 | 
     | clk__L2_I4                    | I v -> ZN ^ | INVD12  | 0.020 |   0.079 |   -0.188 | 
     | clk__L3_I7                    | I ^ -> ZN v | INVD12  | 0.015 |   0.094 |   -0.173 | 
     | clk__L4_I4                    | I v -> ZN ^ | INVD16  | 0.016 |   0.110 |   -0.157 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.101 |   0.211 |   -0.056 | 
     | AD_reg[5]                     | CP ^        | SDFQND1 | 0.000 |   0.211 |   -0.056 | 
     +------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin D1_reg[1]/CP 
Endpoint:   D1_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.200
- Setup                         0.078
+ Phase Shift                   0.400
= Required Time                 0.522
- Arrival Time                  0.255
= Slack Time                    0.267
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell   | Delay | Arrival | Required | 
     |           |              |         |       |  Time   |   Time   | 
     |-----------+--------------+---------+-------+---------+----------| 
     |           | reset v      |         |       |   0.041 |    0.308 | 
     | g21       | A2 v -> ZN ^ | NR2XD2  | 0.083 |   0.124 |    0.392 | 
     | g5962     | A2 ^ -> Z ^  | CKAN2D2 | 0.130 |   0.255 |    0.522 | 
     | D1_reg[1] | D ^          | SDFD4   | 0.000 |   0.255 |    0.522 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.227 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.208 | 
     | clk__L2_I0                    | I v -> ZN ^ | INVD4   | 0.028 |   0.087 |   -0.180 | 
     | RC_CG_HIER_INST9/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.113 |   0.200 |   -0.067 | 
     | D1_reg[1]                     | CP ^        | SDFD4   | 0.000 |   0.200 |   -0.067 | 
     +------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin BC_reg[5]/CP 
Endpoint:   BC_reg[5]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.212
- Setup                         0.070
+ Phase Shift                   0.400
= Required Time                 0.543
- Arrival Time                  0.274
= Slack Time                    0.268
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                             |              |         |       |  Time   |   Time   | 
     |-----------------------------+--------------+---------+-------+---------+----------| 
     |                             | reset v      |         |       |   0.041 |    0.309 | 
     | FE_RC_40_0                  | A2 v -> ZN ^ | NR2XD4  | 0.027 |   0.068 |    0.336 | 
     | g19                         | I ^ -> ZN v  | INVD8   | 0.028 |   0.095 |    0.364 | 
     | FE_OCP_RBC13_n_470          | I v -> ZN ^  | CKND16  | 0.036 |   0.131 |    0.400 | 
     | FE_PSC25_FE_OCP_RBN13_n_470 | I ^ -> Z ^   | CKBD1   | 0.073 |   0.204 |    0.473 | 
     | g6117                       | A2 ^ -> Z ^  | AN2XD1  | 0.070 |   0.274 |    0.543 | 
     | BC_reg[5]                   | D ^          | SDFQND1 | 0.000 |   0.274 |    0.543 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.228 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.209 | 
     | clk__L2_I4                    | I v -> ZN ^ | INVD12  | 0.020 |   0.079 |   -0.190 | 
     | clk__L3_I7                    | I ^ -> ZN v | INVD12  | 0.015 |   0.094 |   -0.175 | 
     | clk__L4_I4                    | I v -> ZN ^ | INVD16  | 0.016 |   0.110 |   -0.159 | 
     | RC_CG_HIER_INST6/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.102 |   0.212 |   -0.057 | 
     | BC_reg[5]                     | CP ^        | SDFQND1 | 0.000 |   0.212 |   -0.056 | 
     +------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin AD_reg[4]/CP 
Endpoint:   AD_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.211
- Setup                         0.069
+ Phase Shift                   0.400
= Required Time                 0.541
- Arrival Time                  0.273
= Slack Time                    0.269
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                             |              |         |       |  Time   |   Time   | 
     |-----------------------------+--------------+---------+-------+---------+----------| 
     |                             | reset v      |         |       |   0.041 |    0.310 | 
     | FE_RC_40_0                  | A2 v -> ZN ^ | NR2XD4  | 0.027 |   0.068 |    0.336 | 
     | g19                         | I ^ -> ZN v  | INVD8   | 0.028 |   0.095 |    0.364 | 
     | FE_OCP_RBC13_n_470          | I v -> ZN ^  | CKND16  | 0.036 |   0.131 |    0.400 | 
     | FE_PSC25_FE_OCP_RBN13_n_470 | I ^ -> Z ^   | CKBD1   | 0.073 |   0.204 |    0.473 | 
     | g6115                       | A2 ^ -> Z ^  | AN2XD1  | 0.068 |   0.273 |    0.541 | 
     | AD_reg[4]                   | D ^          | SDFQND1 | 0.000 |   0.273 |    0.541 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.229 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.210 | 
     | clk__L2_I4                    | I v -> ZN ^ | INVD12  | 0.020 |   0.079 |   -0.190 | 
     | clk__L3_I7                    | I ^ -> ZN v | INVD12  | 0.015 |   0.094 |   -0.175 | 
     | clk__L4_I4                    | I v -> ZN ^ | INVD16  | 0.016 |   0.110 |   -0.159 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.101 |   0.211 |   -0.058 | 
     | AD_reg[4]                     | CP ^        | SDFQND1 | 0.000 |   0.211 |   -0.058 | 
     +------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin RLO_reg[0]/CP 
Endpoint:   RLO_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset        (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.210
- Setup                         0.086
+ Phase Shift                   0.400
= Required Time                 0.524
- Arrival Time                  0.256
= Slack Time                    0.269
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance  |     Arc      |  Cell  | Delay | Arrival | Required | 
     |            |              |        |       |  Time   |   Time   | 
     |------------+--------------+--------+-------+---------+----------| 
     |            | reset v      |        |       |   0.041 |    0.310 | 
     | g21        | A2 v -> ZN ^ | NR2XD2 | 0.083 |   0.124 |    0.393 | 
     | g5970      | A2 ^ -> Z ^  | AN2XD1 | 0.131 |   0.255 |    0.524 | 
     | RLO_reg[0] | D ^          | SDFD4  | 0.000 |   0.256 |    0.524 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.229 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.210 | 
     | clk__L2_I4                    | I v -> ZN ^ | INVD12  | 0.020 |   0.079 |   -0.190 | 
     | clk__L3_I7                    | I ^ -> ZN v | INVD12  | 0.015 |   0.094 |   -0.175 | 
     | clk__L4_I4                    | I v -> ZN ^ | INVD16  | 0.016 |   0.110 |   -0.159 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.100 |   0.210 |   -0.059 | 
     | RLO_reg[0]                    | CP ^        | SDFD4   | 0.000 |   0.210 |   -0.058 | 
     +------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin D0_reg[6]/CP 
Endpoint:   D0_reg[6]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.202
- Setup                         0.085
+ Phase Shift                   0.400
= Required Time                 0.517
- Arrival Time                  0.249
= Slack Time                    0.269
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell   | Delay | Arrival | Required | 
     |           |              |         |       |  Time   |   Time   | 
     |-----------+--------------+---------+-------+---------+----------| 
     |           | reset v      |         |       |   0.041 |    0.310 | 
     | g21       | A2 v -> ZN ^ | NR2XD2  | 0.083 |   0.124 |    0.393 | 
     | g5892     | A2 ^ -> Z ^  | AN2XD1  | 0.124 |   0.248 |    0.517 | 
     | D0_reg[6] | D ^          | SDFQND1 | 0.000 |   0.249 |    0.517 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.229 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.210 | 
     | clk__L2_I0                    | I v -> ZN ^ | INVD4   | 0.028 |   0.087 |   -0.182 | 
     | RC_CG_HIER_INST8/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.115 |   0.202 |   -0.067 | 
     | D0_reg[6]                     | CP ^        | SDFQND1 | 0.000 |   0.202 |   -0.066 | 
     +------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin D0_reg[1]/CP 
Endpoint:   D0_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.202
- Setup                         0.078
+ Phase Shift                   0.400
= Required Time                 0.525
- Arrival Time                  0.255
= Slack Time                    0.269
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell   | Delay | Arrival | Required | 
     |           |              |         |       |  Time   |   Time   | 
     |-----------+--------------+---------+-------+---------+----------| 
     |           | reset v      |         |       |   0.041 |    0.310 | 
     | g21       | A2 v -> ZN ^ | NR2XD2  | 0.083 |   0.124 |    0.394 | 
     | g5962     | A2 ^ -> Z ^  | CKAN2D2 | 0.130 |   0.255 |    0.524 | 
     | D0_reg[1] | D ^          | SDFD4   | 0.000 |   0.255 |    0.525 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.229 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.210 | 
     | clk__L2_I0                    | I v -> ZN ^ | INVD4   | 0.028 |   0.087 |   -0.182 | 
     | RC_CG_HIER_INST8/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.115 |   0.202 |   -0.067 | 
     | D0_reg[1]                     | CP ^        | SDFD4   | 0.000 |   0.202 |   -0.067 | 
     +------------------------------------------------------------------------------------+ 
Path 22: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST10/RC_CGIC_INST/
CP 
Endpoint:   RC_CG_HIER_INST10/RC_CGIC_INST/E (v) checked with  leading edge of 
'clk'
Beginpoint: reset                            (v) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg} {clkgate}
Other End Arrival Time          0.104
- Clock Gating Setup            0.046
+ Phase Shift                   0.400
= Required Time                 0.458
- Arrival Time                  0.188
= Slack Time                    0.270
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |     Cell     | Delay | Arrival | Required | 
     |                                |              |              |       |  Time   |   Time   | 
     |--------------------------------+--------------+--------------+-------+---------+----------| 
     |                                | reset v      |              |       |   0.041 |    0.311 | 
     | FE_RC_40_0                     | A2 v -> ZN ^ | NR2XD4       | 0.027 |   0.068 |    0.338 | 
     | g19                            | I ^ -> ZN v  | INVD8        | 0.028 |   0.095 |    0.365 | 
     | g105                           | B v -> Z v   | AO31D4       | 0.093 |   0.188 |    0.458 | 
     | RC_CG_HIER_INST10              | enable v     | RC_CG_MOD_10 |       |   0.188 |    0.458 | 
     | RC_CG_HIER_INST10/RC_CGIC_INST | E v          | CKLNQD1      | 0.000 |   0.188 |    0.458 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.230 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.211 | 
     | clk__L2_I1                     | I v -> ZN ^ | INVD20  | 0.018 |   0.077 |   -0.193 | 
     | clk__L3_I0                     | I ^ -> ZN v | INVD12  | 0.013 |   0.090 |   -0.180 | 
     | clk__L4_I0                     | I v -> ZN ^ | INVD12  | 0.014 |   0.104 |   -0.166 | 
     | RC_CG_HIER_INST10/RC_CGIC_INST | CP ^        | CKLNQD1 | 0.000 |   0.104 |   -0.166 | 
     +-------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin BC_reg[4]/CP 
Endpoint:   BC_reg[4]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.212
- Setup                         0.069
+ Phase Shift                   0.400
= Required Time                 0.543
- Arrival Time                  0.273
= Slack Time                    0.270
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                             |              |         |       |  Time   |   Time   | 
     |-----------------------------+--------------+---------+-------+---------+----------| 
     |                             | reset v      |         |       |   0.041 |    0.311 | 
     | FE_RC_40_0                  | A2 v -> ZN ^ | NR2XD4  | 0.027 |   0.068 |    0.338 | 
     | g19                         | I ^ -> ZN v  | INVD8   | 0.028 |   0.095 |    0.366 | 
     | FE_OCP_RBC13_n_470          | I v -> ZN ^  | CKND16  | 0.036 |   0.131 |    0.401 | 
     | FE_PSC25_FE_OCP_RBN13_n_470 | I ^ -> Z ^   | CKBD1   | 0.073 |   0.204 |    0.475 | 
     | g6115                       | A2 ^ -> Z ^  | AN2XD1  | 0.068 |   0.273 |    0.543 | 
     | BC_reg[4]                   | D ^          | SDFQND1 | 0.000 |   0.273 |    0.543 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.230 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.211 | 
     | clk__L2_I4                    | I v -> ZN ^ | INVD12  | 0.020 |   0.079 |   -0.192 | 
     | clk__L3_I7                    | I ^ -> ZN v | INVD12  | 0.015 |   0.094 |   -0.176 | 
     | clk__L4_I4                    | I v -> ZN ^ | INVD16  | 0.016 |   0.110 |   -0.160 | 
     | RC_CG_HIER_INST6/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.102 |   0.212 |   -0.058 | 
     | BC_reg[4]                     | CP ^        | SDFQND1 | 0.000 |   0.212 |   -0.058 | 
     +------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin yi_ff_reg[1][2]/CP 
Endpoint:   yi_ff_reg[1][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.207
- Setup                         0.089
+ Phase Shift                   0.400
= Required Time                 0.518
- Arrival Time                  0.248
= Slack Time                    0.271
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | reset v      |         |       |   0.041 |    0.312 | 
     | FE_RC_40_0      | A2 v -> ZN ^ | NR2XD4  | 0.027 |   0.068 |    0.339 | 
     | g19             | I ^ -> ZN v  | INVD8   | 0.028 |   0.095 |    0.366 | 
     | FE_PSC26_n_470  | I v -> Z v   | CKBD1   | 0.054 |   0.149 |    0.420 | 
     | g6128           | A1 v -> ZN ^ | NR2XD0  | 0.098 |   0.248 |    0.518 | 
     | yi_ff_reg[1][2] | D ^          | SDFQND1 | 0.000 |   0.248 |    0.518 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.231 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.212 | 
     | clk__L2_I2                    | I v -> ZN ^ | INVD12  | 0.019 |   0.078 |   -0.192 | 
     | RC_CG_HIER_INST4/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.128 |   0.206 |   -0.064 | 
     | yi_ff_reg[1][2]               | CP ^        | SDFQND1 | 0.001 |   0.207 |   -0.064 | 
     +------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin AD_reg[3]/CP 
Endpoint:   AD_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.211
- Setup                         0.069
+ Phase Shift                   0.400
= Required Time                 0.542
- Arrival Time                  0.271
= Slack Time                    0.271
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                             |              |         |       |  Time   |   Time   | 
     |-----------------------------+--------------+---------+-------+---------+----------| 
     |                             | reset v      |         |       |   0.041 |    0.312 | 
     | FE_RC_40_0                  | A2 v -> ZN ^ | NR2XD4  | 0.027 |   0.068 |    0.339 | 
     | g19                         | I ^ -> ZN v  | INVD8   | 0.028 |   0.095 |    0.366 | 
     | FE_OCP_RBC13_n_470          | I v -> ZN ^  | CKND16  | 0.036 |   0.131 |    0.402 | 
     | FE_PSC25_FE_OCP_RBN13_n_470 | I ^ -> Z ^   | CKBD1   | 0.073 |   0.204 |    0.475 | 
     | g6114                       | A2 ^ -> Z ^  | AN2XD1  | 0.067 |   0.271 |    0.542 | 
     | AD_reg[3]                   | D ^          | SDFQND1 | 0.000 |   0.271 |    0.542 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.231 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.212 | 
     | clk__L2_I4                    | I v -> ZN ^ | INVD12  | 0.020 |   0.079 |   -0.192 | 
     | clk__L3_I7                    | I ^ -> ZN v | INVD12  | 0.015 |   0.094 |   -0.177 | 
     | clk__L4_I4                    | I v -> ZN ^ | INVD16  | 0.016 |   0.110 |   -0.161 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.101 |   0.211 |   -0.060 | 
     | AD_reg[3]                     | CP ^        | SDFQND1 | 0.000 |   0.211 |   -0.060 | 
     +------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin yi_ff_reg[2][0]/CP 
Endpoint:   yi_ff_reg[2][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.201
- Setup                         0.089
+ Phase Shift                   0.400
= Required Time                 0.513
- Arrival Time                  0.241
= Slack Time                    0.271
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | reset v      |         |       |   0.041 |    0.312 | 
     | FE_RC_40_0      | A2 v -> ZN ^ | NR2XD4  | 0.027 |   0.068 |    0.339 | 
     | g19             | I ^ -> ZN v  | INVD8   | 0.028 |   0.095 |    0.367 | 
     | FE_PSC26_n_470  | I v -> Z v   | CKBD1   | 0.054 |   0.149 |    0.420 | 
     | g18             | A1 v -> ZN ^ | NR2XD0  | 0.092 |   0.241 |    0.512 | 
     | yi_ff_reg[2][0] | D ^          | SDFQND1 | 0.000 |   0.241 |    0.513 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.231 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.212 | 
     | clk__L2_I4                     | I v -> ZN ^ | INVD12  | 0.020 |   0.079 |   -0.193 | 
     | clk__L3_I7                     | I ^ -> ZN v | INVD12  | 0.015 |   0.094 |   -0.177 | 
     | clk__L4_I4                     | I v -> ZN ^ | INVD16  | 0.016 |   0.110 |   -0.161 | 
     | RC_CG_HIER_INST11/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.091 |   0.201 |   -0.070 | 
     | yi_ff_reg[2][0]                | CP ^        | SDFQND1 | 0.000 |   0.201 |   -0.070 | 
     +-------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin BC_reg[3]/CP 
Endpoint:   BC_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.212
- Setup                         0.069
+ Phase Shift                   0.400
= Required Time                 0.544
- Arrival Time                  0.271
= Slack Time                    0.272
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------------------------+ 
     |          Instance           |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                             |              |         |       |  Time   |   Time   | 
     |-----------------------------+--------------+---------+-------+---------+----------| 
     |                             | reset v      |         |       |   0.041 |    0.313 | 
     | FE_RC_40_0                  | A2 v -> ZN ^ | NR2XD4  | 0.027 |   0.068 |    0.340 | 
     | g19                         | I ^ -> ZN v  | INVD8   | 0.028 |   0.095 |    0.368 | 
     | FE_OCP_RBC13_n_470          | I v -> ZN ^  | CKND16  | 0.036 |   0.131 |    0.404 | 
     | FE_PSC25_FE_OCP_RBN13_n_470 | I ^ -> Z ^   | CKBD1   | 0.073 |   0.204 |    0.477 | 
     | g6114                       | A2 ^ -> Z ^  | AN2XD1  | 0.067 |   0.271 |    0.544 | 
     | BC_reg[3]                   | D ^          | SDFQND1 | 0.000 |   0.271 |    0.544 | 
     +-----------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.232 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.213 | 
     | clk__L2_I4                    | I v -> ZN ^ | INVD12  | 0.020 |   0.079 |   -0.194 | 
     | clk__L3_I7                    | I ^ -> ZN v | INVD12  | 0.015 |   0.094 |   -0.179 | 
     | clk__L4_I4                    | I v -> ZN ^ | INVD16  | 0.016 |   0.110 |   -0.163 | 
     | RC_CG_HIER_INST6/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.102 |   0.212 |   -0.060 | 
     | BC_reg[3]                     | CP ^        | SDFQND1 | 0.000 |   0.212 |   -0.060 | 
     +------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin y_max_reg[0]/CP 
Endpoint:   y_max_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset          (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.213
- Setup                         0.098
+ Phase Shift                   0.400
= Required Time                 0.515
- Arrival Time                  0.241
= Slack Time                    0.273
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                |              |         |       |  Time   |   Time   | 
     |----------------+--------------+---------+-------+---------+----------| 
     |                | reset v      |         |       |   0.041 |    0.314 | 
     | FE_RC_40_0     | A2 v -> ZN ^ | NR2XD4  | 0.027 |   0.068 |    0.341 | 
     | g19            | I ^ -> ZN v  | INVD8   | 0.028 |   0.095 |    0.369 | 
     | FE_PSC26_n_470 | I v -> Z v   | CKBD1   | 0.054 |   0.149 |    0.423 | 
     | g18            | A1 v -> ZN ^ | NR2XD0  | 0.092 |   0.241 |    0.515 | 
     | y_max_reg[0]   | D ^          | SDFQND2 | 0.000 |   0.241 |    0.515 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.233 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.214 | 
     | clk__L2_I3                     | I v -> ZN ^ | INVD24  | 0.020 |   0.079 |   -0.194 | 
     | clk__L3_I6                     | I ^ -> ZN v | INVD12  | 0.012 |   0.091 |   -0.182 | 
     | clk__L4_I3                     | I v -> ZN ^ | INVD6   | 0.012 |   0.103 |   -0.170 | 
     | clk__L5_I2                     | I ^ -> Z ^  | BUFFD8  | 0.034 |   0.137 |   -0.136 | 
     | RC_CG_HIER_INST16/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.075 |   0.213 |   -0.061 | 
     | y_max_reg[0]                   | CP ^        | SDFQND2 | 0.000 |   0.213 |   -0.061 | 
     +-------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin yi_ff_reg[0][2]/CP 
Endpoint:   yi_ff_reg[0][2]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.211
- Setup                         0.090
+ Phase Shift                   0.400
= Required Time                 0.521
- Arrival Time                  0.248
= Slack Time                    0.274
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | reset v      |         |       |   0.041 |    0.315 | 
     | FE_RC_40_0      | A2 v -> ZN ^ | NR2XD4  | 0.027 |   0.068 |    0.341 | 
     | g19             | I ^ -> ZN v  | INVD8   | 0.028 |   0.095 |    0.369 | 
     | FE_PSC26_n_470  | I v -> Z v   | CKBD1   | 0.054 |   0.149 |    0.423 | 
     | g6128           | A1 v -> ZN ^ | NR2XD0  | 0.098 |   0.248 |    0.521 | 
     | yi_ff_reg[0][2] | D ^          | SDFQND1 | 0.000 |   0.248 |    0.521 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.234 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.215 | 
     | clk__L2_I1                     | I v -> ZN ^ | INVD20  | 0.018 |   0.077 |   -0.197 | 
     | clk__L3_I0                     | I ^ -> ZN v | INVD12  | 0.013 |   0.090 |   -0.183 | 
     | clk__L4_I0                     | I v -> ZN ^ | INVD12  | 0.014 |   0.104 |   -0.170 | 
     | RC_CG_HIER_INST10/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.107 |   0.211 |   -0.063 | 
     | yi_ff_reg[0][2]                | CP ^        | SDFQND1 | 0.000 |   0.211 |   -0.063 | 
     +-------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin control_reg[3]/CP 
Endpoint:   control_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.211
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.588
- Arrival Time                  0.313
= Slack Time                    0.275
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |    Instance    |     Arc      |   Cell   | Delay | Arrival | Required | 
     |                |              |          |       |  Time   |   Time   | 
     |----------------+--------------+----------+-------+---------+----------| 
     |                | reset v      |          |       |   0.041 |    0.316 | 
     | g21            | A2 v -> ZN ^ | NR2XD2   | 0.083 |   0.124 |    0.399 | 
     | g625           | B1 ^ -> ZN v | IND2D2   | 0.052 |   0.176 |    0.451 | 
     | g7228          | A2 v -> ZN ^ | NR2XD0   | 0.060 |   0.236 |    0.511 | 
     | g7227          | I ^ -> ZN v  | INVD1    | 0.037 |   0.272 |    0.547 | 
     | g7194          | A1 v -> ZN ^ | MOAI22D1 | 0.041 |   0.313 |    0.588 | 
     | control_reg[3] | D ^          | DFQD4    | 0.000 |   0.313 |    0.588 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.235 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.216 | 
     | clk__L2_I5                     | I v -> Z v  | BUFFD8  | 0.048 |   0.107 |   -0.168 | 
     | clk__L3_I8                     | I v -> ZN ^ | INVD12  | 0.017 |   0.124 |   -0.151 | 
     | RC_CG_HIER_INST13/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.087 |   0.211 |   -0.064 | 
     | control_reg[3]                 | CP ^        | DFQD4   | 0.000 |   0.211 |   -0.064 | 
     +-------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin yi_ff_reg[2][1]/CP 
Endpoint:   yi_ff_reg[2][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.201
- Setup                         0.088
+ Phase Shift                   0.400
= Required Time                 0.513
- Arrival Time                  0.238
= Slack Time                    0.275
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | reset v      |         |       |   0.041 |    0.316 | 
     | FE_RC_40_0      | A2 v -> ZN ^ | NR2XD4  | 0.027 |   0.068 |    0.343 | 
     | g19             | I ^ -> ZN v  | INVD8   | 0.028 |   0.095 |    0.371 | 
     | FE_PSC26_n_470  | I v -> Z v   | CKBD1   | 0.054 |   0.149 |    0.425 | 
     | g6125           | A1 v -> ZN ^ | NR2XD0  | 0.089 |   0.238 |    0.513 | 
     | yi_ff_reg[2][1] | D ^          | SDFQND1 | 0.000 |   0.238 |    0.513 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.235 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.216 | 
     | clk__L2_I4                     | I v -> ZN ^ | INVD12  | 0.020 |   0.079 |   -0.197 | 
     | clk__L3_I7                     | I ^ -> ZN v | INVD12  | 0.015 |   0.094 |   -0.182 | 
     | clk__L4_I4                     | I v -> ZN ^ | INVD16  | 0.016 |   0.110 |   -0.166 | 
     | RC_CG_HIER_INST11/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.091 |   0.201 |   -0.074 | 
     | yi_ff_reg[2][1]                | CP ^        | SDFQND1 | 0.000 |   0.201 |   -0.074 | 
     +-------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin control_reg[2]/CP 
Endpoint:   control_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.211
- Setup                         0.017
+ Phase Shift                   0.400
= Required Time                 0.593
- Arrival Time                  0.318
= Slack Time                    0.275
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +---------------------------------------------------------------------+ 
     |    Instance    |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                |              |        |       |  Time   |   Time   | 
     |----------------+--------------+--------+-------+---------+----------| 
     |                | reset v      |        |       |   0.041 |    0.317 | 
     | g21            | A2 v -> ZN ^ | NR2XD2 | 0.083 |   0.124 |    0.400 | 
     | g625           | B1 ^ -> ZN v | IND2D2 | 0.052 |   0.176 |    0.452 | 
     | g7228          | A2 v -> ZN ^ | NR2XD0 | 0.060 |   0.236 |    0.511 | 
     | g17            | A2 ^ -> ZN v | ND2D1  | 0.052 |   0.288 |    0.563 | 
     | g7410          | A1 v -> ZN ^ | ND2D1  | 0.030 |   0.318 |    0.593 | 
     | control_reg[2] | D ^          | DFQD4  | 0.000 |   0.318 |    0.593 | 
     +---------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.235 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.216 | 
     | clk__L2_I5                     | I v -> Z v  | BUFFD8  | 0.048 |   0.107 |   -0.168 | 
     | clk__L3_I8                     | I v -> ZN ^ | INVD12  | 0.017 |   0.124 |   -0.152 | 
     | RC_CG_HIER_INST13/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.087 |   0.211 |   -0.065 | 
     | control_reg[2]                 | CP ^        | DFQD4   | 0.000 |   0.211 |   -0.065 | 
     +-------------------------------------------------------------------------------------+ 
Path 33: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST2/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST2/RC_CGIC_INST/E (v) checked with  leading edge of 
'clk'
Beginpoint: reset                           (v) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg} {clkgate}
Other End Arrival Time          0.110
- Clock Gating Setup            0.051
+ Phase Shift                   0.400
= Required Time                 0.459
- Arrival Time                  0.184
= Slack Time                    0.276
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                               |              |             |       |  Time   |   Time   | 
     |-------------------------------+--------------+-------------+-------+---------+----------| 
     |                               | reset v      |             |       |   0.041 |    0.317 | 
     | FE_RC_40_0                    | A2 v -> ZN ^ | NR2XD4      | 0.027 |   0.068 |    0.343 | 
     | g19                           | I ^ -> ZN v  | INVD8       | 0.028 |   0.095 |    0.371 | 
     | FE_OCP_RBC13_n_470            | I v -> ZN ^  | CKND16      | 0.036 |   0.131 |    0.407 | 
     | g6055                         | A2 ^ -> ZN v | CKND2D0     | 0.052 |   0.184 |    0.459 | 
     | RC_CG_HIER_INST2              | enable v     | RC_CG_MOD_2 |       |   0.184 |    0.459 | 
     | RC_CG_HIER_INST2/RC_CGIC_INST | E v          | CKLNQD1     | 0.000 |   0.184 |    0.459 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.236 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.217 | 
     | clk__L2_I4                    | I v -> ZN ^ | INVD12  | 0.020 |   0.079 |   -0.197 | 
     | clk__L3_I7                    | I ^ -> ZN v | INVD12  | 0.015 |   0.094 |   -0.182 | 
     | clk__L4_I4                    | I v -> ZN ^ | INVD16  | 0.016 |   0.110 |   -0.166 | 
     | RC_CG_HIER_INST2/RC_CGIC_INST | CP ^        | CKLNQD1 | 0.000 |   0.110 |   -0.165 | 
     +------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin control_reg[1]/CP 
Endpoint:   control_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.211
- Setup                         0.018
+ Phase Shift                   0.400
= Required Time                 0.592
- Arrival Time                  0.316
= Slack Time                    0.277
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                |              |         |       |  Time   |   Time   | 
     |----------------+--------------+---------+-------+---------+----------| 
     |                | reset v      |         |       |   0.041 |    0.318 | 
     | g21            | A2 v -> ZN ^ | NR2XD2  | 0.083 |   0.124 |    0.401 | 
     | g625           | B1 ^ -> ZN v | IND2D2  | 0.052 |   0.176 |    0.453 | 
     | g7228          | A2 v -> ZN ^ | NR2XD0  | 0.060 |   0.236 |    0.512 | 
     | g17            | A2 ^ -> ZN v | ND2D1   | 0.052 |   0.287 |    0.564 | 
     | g16            | B v -> ZN ^  | IOA21D1 | 0.028 |   0.316 |    0.592 | 
     | control_reg[1] | D ^          | DFQD4   | 0.000 |   0.316 |    0.592 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.237 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.217 | 
     | clk__L2_I5                     | I v -> Z v  | BUFFD8  | 0.048 |   0.107 |   -0.169 | 
     | clk__L3_I8                     | I v -> ZN ^ | INVD12  | 0.017 |   0.124 |   -0.153 | 
     | RC_CG_HIER_INST13/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.087 |   0.211 |   -0.066 | 
     | control_reg[1]                 | CP ^        | DFQD4   | 0.000 |   0.211 |   -0.066 | 
     +-------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin RLO_reg[1]/CP 
Endpoint:   RLO_reg[1]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset        (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.210
- Setup                         0.078
+ Phase Shift                   0.400
= Required Time                 0.532
- Arrival Time                  0.255
= Slack Time                    0.277
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +------------------------------------------------------------------+ 
     |  Instance  |     Arc      |  Cell   | Delay | Arrival | Required | 
     |            |              |         |       |  Time   |   Time   | 
     |------------+--------------+---------+-------+---------+----------| 
     |            | reset v      |         |       |   0.041 |    0.318 | 
     | g21        | A2 v -> ZN ^ | NR2XD2  | 0.083 |   0.124 |    0.402 | 
     | g5962      | A2 ^ -> Z ^  | CKAN2D2 | 0.130 |   0.255 |    0.532 | 
     | RLO_reg[1] | D ^          | SDFD4   | 0.000 |   0.255 |    0.532 | 
     +------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.237 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.218 | 
     | clk__L2_I4                    | I v -> ZN ^ | INVD12  | 0.020 |   0.079 |   -0.199 | 
     | clk__L3_I7                    | I ^ -> ZN v | INVD12  | 0.015 |   0.094 |   -0.184 | 
     | clk__L4_I4                    | I v -> ZN ^ | INVD16  | 0.016 |   0.110 |   -0.168 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.100 |   0.210 |   -0.067 | 
     | RLO_reg[1]                    | CP ^        | SDFD4   | 0.000 |   0.210 |   -0.067 | 
     +------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin inc_y_reg/CP 
Endpoint:   inc_y_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.208
- Setup                         0.026
+ Phase Shift                   0.400
= Required Time                 0.582
- Arrival Time                  0.304
= Slack Time                    0.277
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell   | Delay | Arrival | Required | 
     |           |              |         |       |  Time   |   Time   | 
     |-----------+--------------+---------+-------+---------+----------| 
     |           | reset v      |         |       |   0.041 |    0.318 | 
     | g21       | A2 v -> ZN ^ | NR2XD2  | 0.083 |   0.124 |    0.402 | 
     | g625      | B1 ^ -> ZN v | IND2D2  | 0.052 |   0.176 |    0.454 | 
     | g621      | A2 v -> ZN ^ | NR2XD1  | 0.053 |   0.229 |    0.507 | 
     | g620      | I ^ -> ZN v  | CKND1   | 0.034 |   0.264 |    0.541 | 
     | g126      | A1 v -> ZN ^ | OAI21D1 | 0.041 |   0.304 |    0.582 | 
     | inc_y_reg | D ^          | DFD2    | 0.000 |   0.304 |    0.582 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance  |     Arc     |  Cell   | Delay | Arrival | Required | 
     |            |             |         |       |  Time   |   Time   | 
     |------------+-------------+---------+-------+---------+----------| 
     |            | clk ^       |         |       |   0.040 |   -0.237 | 
     | clk__L1_I0 | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.218 | 
     | clk__L2_I6 | I v -> ZN ^ | INVD3   | 0.022 |   0.081 |   -0.196 | 
     | clk__L3_I9 | I ^ -> ZN v | INVD4   | 0.016 |   0.097 |   -0.180 | 
     | clk__L4_I5 | I v -> Z v  | BUFFD12 | 0.038 |   0.135 |   -0.143 | 
     | clk__L5_I3 | I v -> Z v  | BUFFD2  | 0.043 |   0.177 |   -0.100 | 
     | clk__L6_I1 | I v -> ZN ^ | INVD1   | 0.030 |   0.208 |   -0.070 | 
     | inc_y_reg  | CP ^        | DFD2    | 0.000 |   0.208 |   -0.070 | 
     +-----------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin control_reg[0]/CP 
Endpoint:   control_reg[0]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset            (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.211
- Setup                         0.025
+ Phase Shift                   0.400
= Required Time                 0.585
- Arrival Time                  0.306
= Slack Time                    0.280
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +----------------------------------------------------------------------+ 
     |    Instance    |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                |              |         |       |  Time   |   Time   | 
     |----------------+--------------+---------+-------+---------+----------| 
     |                | reset v      |         |       |   0.041 |    0.321 | 
     | g21            | A2 v -> ZN ^ | NR2XD2  | 0.083 |   0.124 |    0.404 | 
     | g625           | B1 ^ -> ZN v | IND2D2  | 0.052 |   0.176 |    0.456 | 
     | g7228          | A2 v -> ZN ^ | NR2XD0  | 0.060 |   0.236 |    0.516 | 
     | g7227          | I ^ -> ZN v  | INVD1   | 0.037 |   0.272 |    0.552 | 
     | g7204          | B v -> ZN ^  | OAI21D1 | 0.033 |   0.306 |    0.585 | 
     | control_reg[0] | D ^          | DFQD4   | 0.000 |   0.306 |    0.585 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.240 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.221 | 
     | clk__L2_I5                     | I v -> Z v  | BUFFD8  | 0.048 |   0.107 |   -0.173 | 
     | clk__L3_I8                     | I v -> ZN ^ | INVD12  | 0.017 |   0.124 |   -0.156 | 
     | RC_CG_HIER_INST13/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.087 |   0.211 |   -0.069 | 
     | control_reg[0]                 | CP ^        | DFQD4   | 0.000 |   0.211 |   -0.069 | 
     +-------------------------------------------------------------------------------------+ 
Path 38: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST3/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST3/RC_CGIC_INST/E (v) checked with  leading edge of 
'clk'
Beginpoint: reset                           (v) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg} {clkgate}
Other End Arrival Time          0.110
- Clock Gating Setup            0.050
+ Phase Shift                   0.400
= Required Time                 0.461
- Arrival Time                  0.180
= Slack Time                    0.281
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                               |              |             |       |  Time   |   Time   | 
     |-------------------------------+--------------+-------------+-------+---------+----------| 
     |                               | reset v      |             |       |   0.041 |    0.322 | 
     | FE_RC_40_0                    | A2 v -> ZN ^ | NR2XD4      | 0.027 |   0.068 |    0.349 | 
     | g19                           | I ^ -> ZN v  | INVD8       | 0.028 |   0.095 |    0.376 | 
     | FE_OCP_RBC13_n_470            | I v -> ZN ^  | CKND16      | 0.036 |   0.131 |    0.412 | 
     | g6060                         | A1 ^ -> ZN v | CKND2D0     | 0.049 |   0.180 |    0.461 | 
     | RC_CG_HIER_INST3              | enable v     | RC_CG_MOD_3 |       |   0.180 |    0.461 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | E v          | CKLNQD1     | 0.000 |   0.180 |    0.461 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.241 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.222 | 
     | clk__L2_I4                    | I v -> ZN ^ | INVD12  | 0.020 |   0.079 |   -0.202 | 
     | clk__L3_I7                    | I ^ -> ZN v | INVD12  | 0.015 |   0.094 |   -0.187 | 
     | clk__L4_I4                    | I v -> ZN ^ | INVD16  | 0.016 |   0.110 |   -0.171 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | CP ^        | CKLNQD1 | 0.001 |   0.110 |   -0.171 | 
     +------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin yi_ff_reg[0][0]/CP 
Endpoint:   yi_ff_reg[0][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.211
- Setup                         0.088
+ Phase Shift                   0.400
= Required Time                 0.523
- Arrival Time                  0.241
= Slack Time                    0.281
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | reset v      |         |       |   0.041 |    0.322 | 
     | FE_RC_40_0      | A2 v -> ZN ^ | NR2XD4  | 0.027 |   0.068 |    0.349 | 
     | g19             | I ^ -> ZN v  | INVD8   | 0.028 |   0.095 |    0.377 | 
     | FE_PSC26_n_470  | I v -> Z v   | CKBD1   | 0.054 |   0.149 |    0.431 | 
     | g18             | A1 v -> ZN ^ | NR2XD0  | 0.092 |   0.241 |    0.523 | 
     | yi_ff_reg[0][0] | D ^          | SDFQND1 | 0.000 |   0.241 |    0.523 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.242 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.222 | 
     | clk__L2_I1                     | I v -> ZN ^ | INVD20  | 0.018 |   0.077 |   -0.205 | 
     | clk__L3_I0                     | I ^ -> ZN v | INVD12  | 0.013 |   0.090 |   -0.191 | 
     | clk__L4_I0                     | I v -> ZN ^ | INVD12  | 0.014 |   0.104 |   -0.178 | 
     | RC_CG_HIER_INST10/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.107 |   0.211 |   -0.071 | 
     | yi_ff_reg[0][0]                | CP ^        | SDFQND1 | 0.000 |   0.211 |   -0.070 | 
     +-------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin RLO_reg[3]/CP 
Endpoint:   RLO_reg[3]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset        (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.210
- Setup                         0.081
+ Phase Shift                   0.400
= Required Time                 0.529
- Arrival Time                  0.247
= Slack Time                    0.282
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance  |     Arc      |  Cell  | Delay | Arrival | Required | 
     |            |              |        |       |  Time   |   Time   | 
     |------------+--------------+--------+-------+---------+----------| 
     |            | reset v      |        |       |   0.041 |    0.323 | 
     | g21        | A2 v -> ZN ^ | NR2XD2 | 0.083 |   0.124 |    0.406 | 
     | g5929      | A2 ^ -> Z ^  | AN2XD1 | 0.123 |   0.247 |    0.529 | 
     | RLO_reg[3] | D ^          | SDFD1  | 0.000 |   0.247 |    0.529 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.242 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.223 | 
     | clk__L2_I4                    | I v -> ZN ^ | INVD12  | 0.020 |   0.079 |   -0.203 | 
     | clk__L3_I7                    | I ^ -> ZN v | INVD12  | 0.015 |   0.094 |   -0.188 | 
     | clk__L4_I4                    | I v -> ZN ^ | INVD16  | 0.016 |   0.110 |   -0.172 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.100 |   0.210 |   -0.072 | 
     | RLO_reg[3]                    | CP ^        | SDFD1   | 0.000 |   0.210 |   -0.071 | 
     +------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin rst_int_reg/CP 
Endpoint:   rst_int_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: reset         (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.215
- Setup                         0.021
+ Phase Shift                   0.400
= Required Time                 0.594
- Arrival Time                  0.312
= Slack Time                    0.282
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc      |  Cell  | Delay | Arrival | Required | 
     |             |              |        |       |  Time   |   Time   | 
     |-------------+--------------+--------+-------+---------+----------| 
     |             | reset v      |        |       |   0.041 |    0.323 | 
     | g21         | A2 v -> ZN ^ | NR2XD2 | 0.083 |   0.124 |    0.406 | 
     | g625        | B1 ^ -> ZN v | IND2D2 | 0.052 |   0.176 |    0.458 | 
     | g621        | A2 v -> ZN ^ | NR2XD1 | 0.053 |   0.229 |    0.511 | 
     | g7179       | A3 ^ -> Z ^  | AN3XD1 | 0.083 |   0.312 |    0.594 | 
     | rst_int_reg | D ^          | DFD4   | 0.000 |   0.312 |    0.594 | 
     +------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------+ 
     |  Instance   |     Arc     |  Cell   | Delay | Arrival | Required | 
     |             |             |         |       |  Time   |   Time   | 
     |-------------+-------------+---------+-------+---------+----------| 
     |             | clk ^       |         |       |   0.040 |   -0.242 | 
     | clk__L1_I0  | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.223 | 
     | clk__L2_I6  | I v -> ZN ^ | INVD3   | 0.022 |   0.081 |   -0.201 | 
     | clk__L3_I9  | I ^ -> ZN v | INVD4   | 0.016 |   0.097 |   -0.185 | 
     | clk__L4_I5  | I v -> Z v  | BUFFD12 | 0.038 |   0.135 |   -0.147 | 
     | clk__L5_I3  | I v -> Z v  | BUFFD2  | 0.043 |   0.177 |   -0.105 | 
     | clk__L6_I0  | I v -> ZN ^ | INVD1   | 0.038 |   0.215 |   -0.067 | 
     | rst_int_reg | CP ^        | DFD4    | 0.000 |   0.215 |   -0.067 | 
     +------------------------------------------------------------------+ 
Path 42: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST12/RC_CGIC_INST/
CP 
Endpoint:   RC_CG_HIER_INST12/RC_CGIC_INST/E (v) checked with  leading edge of 
'clk'
Beginpoint: reset                            (v) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg} {clkgate}
Other End Arrival Time          0.087
- Clock Gating Setup            0.040
+ Phase Shift                   0.400
= Required Time                 0.447
- Arrival Time                  0.164
= Slack Time                    0.283
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc      |     Cell     | Delay | Arrival | Required | 
     |                                |              |              |       |  Time   |   Time   | 
     |--------------------------------+--------------+--------------+-------+---------+----------| 
     |                                | reset v      |              |       |   0.041 |    0.324 | 
     | FE_RC_40_0                     | A2 v -> ZN ^ | NR2XD4       | 0.027 |   0.068 |    0.350 | 
     | g19                            | I ^ -> ZN v  | INVD8        | 0.028 |   0.095 |    0.378 | 
     | FE_OCP_RBC13_n_470             | I v -> ZN ^  | CKND16       | 0.036 |   0.131 |    0.414 | 
     | g6053                          | A2 ^ -> ZN v | CKND2D1      | 0.033 |   0.164 |    0.447 | 
     | RC_CG_HIER_INST12              | enable v     | RC_CG_MOD_12 |       |   0.164 |    0.447 | 
     | RC_CG_HIER_INST12/RC_CGIC_INST | E v          | CKLNQD1      | 0.000 |   0.164 |    0.447 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.243 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.224 | 
     | clk__L2_I0                     | I v -> ZN ^ | INVD4   | 0.028 |   0.087 |   -0.196 | 
     | RC_CG_HIER_INST12/RC_CGIC_INST | CP ^        | CKLNQD1 | 0.000 |   0.087 |   -0.196 | 
     +-------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin inc_x_reg/CP 
Endpoint:   inc_x_reg/D (^) checked with  leading edge of 'clk'
Beginpoint: reset       (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.215
- Setup                         0.023
+ Phase Shift                   0.400
= Required Time                 0.592
- Arrival Time                  0.307
= Slack Time                    0.285
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance |     Arc      |  Cell   | Delay | Arrival | Required | 
     |           |              |         |       |  Time   |   Time   | 
     |-----------+--------------+---------+-------+---------+----------| 
     |           | reset v      |         |       |   0.041 |    0.326 | 
     | g21       | A2 v -> ZN ^ | NR2XD2  | 0.083 |   0.124 |    0.409 | 
     | g625      | B1 ^ -> ZN v | IND2D2  | 0.052 |   0.176 |    0.461 | 
     | g621      | A2 v -> ZN ^ | NR2XD1  | 0.053 |   0.229 |    0.515 | 
     | g7327     | B1 ^ -> ZN v | IND2D1  | 0.034 |   0.264 |    0.549 | 
     | g23       | A1 v -> ZN ^ | OAI21D1 | 0.043 |   0.307 |    0.592 | 
     | inc_x_reg | D ^          | DFQD1   | 0.000 |   0.307 |    0.592 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-----------------------------------------------------------------+ 
     |  Instance  |     Arc     |  Cell   | Delay | Arrival | Required | 
     |            |             |         |       |  Time   |   Time   | 
     |------------+-------------+---------+-------+---------+----------| 
     |            | clk ^       |         |       |   0.040 |   -0.245 | 
     | clk__L1_I0 | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.226 | 
     | clk__L2_I6 | I v -> ZN ^ | INVD3   | 0.022 |   0.081 |   -0.204 | 
     | clk__L3_I9 | I ^ -> ZN v | INVD4   | 0.016 |   0.097 |   -0.188 | 
     | clk__L4_I5 | I v -> Z v  | BUFFD12 | 0.038 |   0.135 |   -0.150 | 
     | clk__L5_I3 | I v -> Z v  | BUFFD2  | 0.043 |   0.177 |   -0.108 | 
     | clk__L6_I0 | I v -> ZN ^ | INVD1   | 0.038 |   0.215 |   -0.070 | 
     | inc_x_reg  | CP ^        | DFQD1   | 0.000 |   0.215 |   -0.070 | 
     +-----------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin RLO_reg[2]/CP 
Endpoint:   RLO_reg[2]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset        (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.210
- Setup                         0.083
+ Phase Shift                   0.400
= Required Time                 0.528
- Arrival Time                  0.243
= Slack Time                    0.285
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------+ 
     |  Instance  |     Arc      |  Cell  | Delay | Arrival | Required | 
     |            |              |        |       |  Time   |   Time   | 
     |------------+--------------+--------+-------+---------+----------| 
     |            | reset v      |        |       |   0.041 |    0.326 | 
     | g21        | A2 v -> ZN ^ | NR2XD2 | 0.083 |   0.124 |    0.410 | 
     | g5944      | A2 ^ -> Z ^  | AN2XD1 | 0.118 |   0.242 |    0.528 | 
     | RLO_reg[2] | D ^          | SDFD4  | 0.000 |   0.243 |    0.528 | 
     +-----------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.245 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.226 | 
     | clk__L2_I4                    | I v -> ZN ^ | INVD12  | 0.020 |   0.079 |   -0.207 | 
     | clk__L3_I7                    | I ^ -> ZN v | INVD12  | 0.015 |   0.094 |   -0.191 | 
     | clk__L4_I4                    | I v -> ZN ^ | INVD16  | 0.016 |   0.110 |   -0.175 | 
     | RC_CG_HIER_INST3/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.100 |   0.210 |   -0.075 | 
     | RLO_reg[2]                    | CP ^        | SDFD4   | 0.000 |   0.210 |   -0.075 | 
     +------------------------------------------------------------------------------------+ 
Path 45: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST0/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST0/RC_CGIC_INST/E (v) checked with  leading edge of 
'clk'
Beginpoint: reset                           (v) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg} {clkgate}
Other End Arrival Time          0.110
- Clock Gating Setup            0.048
+ Phase Shift                   0.400
= Required Time                 0.462
- Arrival Time                  0.177
= Slack Time                    0.285
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |   Cell    | Delay | Arrival | Required | 
     |                               |              |           |       |  Time   |   Time   | 
     |-------------------------------+--------------+-----------+-------+---------+----------| 
     |                               | reset v      |           |       |   0.041 |    0.326 | 
     | FE_RC_40_0                    | A2 v -> ZN ^ | NR2XD4    | 0.027 |   0.068 |    0.353 | 
     | g19                           | I ^ -> ZN v  | INVD8     | 0.028 |   0.095 |    0.381 | 
     | FE_OCP_RBC13_n_470            | I v -> ZN ^  | CKND16    | 0.036 |   0.131 |    0.417 | 
     | g6058                         | A2 ^ -> ZN v | CKND2D0   | 0.045 |   0.177 |    0.462 | 
     | RC_CG_HIER_INST0              | enable v     | RC_CG_MOD |       |   0.177 |    0.462 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST | E v          | CKLNQD1   | 0.000 |   0.177 |    0.462 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.245 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.226 | 
     | clk__L2_I4                    | I v -> ZN ^ | INVD12  | 0.020 |   0.079 |   -0.207 | 
     | clk__L3_I7                    | I ^ -> ZN v | INVD12  | 0.015 |   0.094 |   -0.192 | 
     | clk__L4_I4                    | I v -> ZN ^ | INVD16  | 0.016 |   0.110 |   -0.176 | 
     | RC_CG_HIER_INST0/RC_CGIC_INST | CP ^        | CKLNQD1 | 0.001 |   0.110 |   -0.175 | 
     +------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin yi_ff_reg[0][1]/CP 
Endpoint:   yi_ff_reg[0][1]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.211
- Setup                         0.087
+ Phase Shift                   0.400
= Required Time                 0.524
- Arrival Time                  0.238
= Slack Time                    0.286
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell   | Delay | Arrival | Required | 
     |                 |              |         |       |  Time   |   Time   | 
     |-----------------+--------------+---------+-------+---------+----------| 
     |                 | reset v      |         |       |   0.041 |    0.327 | 
     | FE_RC_40_0      | A2 v -> ZN ^ | NR2XD4  | 0.027 |   0.068 |    0.354 | 
     | g19             | I ^ -> ZN v  | INVD8   | 0.028 |   0.095 |    0.381 | 
     | FE_PSC26_n_470  | I v -> Z v   | CKBD1   | 0.054 |   0.149 |    0.435 | 
     | g6125           | A1 v -> ZN ^ | NR2XD0  | 0.089 |   0.238 |    0.524 | 
     | yi_ff_reg[0][1] | D ^          | SDFQND1 | 0.000 |   0.238 |    0.524 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.246 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.227 | 
     | clk__L2_I1                     | I v -> ZN ^ | INVD20  | 0.018 |   0.077 |   -0.209 | 
     | clk__L3_I0                     | I ^ -> ZN v | INVD12  | 0.013 |   0.090 |   -0.196 | 
     | clk__L4_I0                     | I v -> ZN ^ | INVD12  | 0.014 |   0.104 |   -0.182 | 
     | RC_CG_HIER_INST10/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.107 |   0.211 |   -0.075 | 
     | yi_ff_reg[0][1]                | CP ^        | SDFQND1 | 0.000 |   0.211 |   -0.075 | 
     +-------------------------------------------------------------------------------------+ 
Path 47: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST9/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST9/RC_CGIC_INST/E (v) checked with  leading edge of 
'clk'
Beginpoint: reset                           (v) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg} {clkgate}
Other End Arrival Time          0.087
- Clock Gating Setup            0.039
+ Phase Shift                   0.400
= Required Time                 0.449
- Arrival Time                  0.161
= Slack Time                    0.288
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                               |              |             |       |  Time   |   Time   | 
     |-------------------------------+--------------+-------------+-------+---------+----------| 
     |                               | reset v      |             |       |   0.041 |    0.329 | 
     | FE_RC_40_0                    | A2 v -> ZN ^ | NR2XD4      | 0.027 |   0.068 |    0.356 | 
     | g19                           | I ^ -> ZN v  | INVD8       | 0.028 |   0.095 |    0.383 | 
     | FE_OCP_RBC13_n_470            | I v -> ZN ^  | CKND16      | 0.036 |   0.131 |    0.419 | 
     | g6048                         | A2 ^ -> ZN v | ND2D2       | 0.030 |   0.161 |    0.449 | 
     | RC_CG_HIER_INST9              | enable v     | RC_CG_MOD_9 |       |   0.161 |    0.449 | 
     | RC_CG_HIER_INST9/RC_CGIC_INST | E v          | CKLNQD1     | 0.000 |   0.161 |    0.449 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.248 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.229 | 
     | clk__L2_I0                    | I v -> ZN ^ | INVD4   | 0.028 |   0.087 |   -0.201 | 
     | RC_CG_HIER_INST9/RC_CGIC_INST | CP ^        | CKLNQD1 | 0.000 |   0.087 |   -0.200 | 
     +------------------------------------------------------------------------------------+ 
Path 48: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST8/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST8/RC_CGIC_INST/E (v) checked with  leading edge of 
'clk'
Beginpoint: reset                           (v) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg} {clkgate}
Other End Arrival Time          0.087
- Clock Gating Setup            0.039
+ Phase Shift                   0.400
= Required Time                 0.448
- Arrival Time                  0.160
= Slack Time                    0.288
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                               |              |             |       |  Time   |   Time   | 
     |-------------------------------+--------------+-------------+-------+---------+----------| 
     |                               | reset v      |             |       |   0.041 |    0.329 | 
     | FE_RC_40_0                    | A2 v -> ZN ^ | NR2XD4      | 0.027 |   0.068 |    0.356 | 
     | g19                           | I ^ -> ZN v  | INVD8       | 0.028 |   0.095 |    0.384 | 
     | FE_OCP_RBC13_n_470            | I v -> ZN ^  | CKND16      | 0.036 |   0.131 |    0.419 | 
     | g6052                         | A2 ^ -> ZN v | ND2D2       | 0.029 |   0.160 |    0.448 | 
     | RC_CG_HIER_INST8              | enable v     | RC_CG_MOD_8 |       |   0.160 |    0.448 | 
     | RC_CG_HIER_INST8/RC_CGIC_INST | E v          | CKLNQD1     | 0.000 |   0.160 |    0.448 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.248 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.229 | 
     | clk__L2_I0                    | I v -> ZN ^ | INVD4   | 0.028 |   0.087 |   -0.201 | 
     | RC_CG_HIER_INST8/RC_CGIC_INST | CP ^        | CKLNQD1 | 0.000 |   0.087 |   -0.201 | 
     +------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin xi_ff_reg[2][0]/CP 
Endpoint:   xi_ff_reg[2][0]/D (^) checked with  leading edge of 'clk'
Beginpoint: reset             (v) triggered by  leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          0.201
- Setup                         0.078
+ Phase Shift                   0.400
= Required Time                 0.523
- Arrival Time                  0.234
= Slack Time                    0.289
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +----------------------------------------------------------------------+ 
     |    Instance     |     Arc      |  Cell  | Delay | Arrival | Required | 
     |                 |              |        |       |  Time   |   Time   | 
     |-----------------+--------------+--------+-------+---------+----------| 
     |                 | reset v      |        |       |   0.041 |    0.330 | 
     | g21             | A2 v -> ZN ^ | NR2XD2 | 0.083 |   0.124 |    0.413 | 
     | g7340           | A1 ^ -> Z ^  | AN2XD1 | 0.110 |   0.234 |    0.523 | 
     | xi_ff_reg[2][0] | D ^          | SDFD1  | 0.000 |   0.234 |    0.523 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                                |             |         |       |  Time   |   Time   | 
     |--------------------------------+-------------+---------+-------+---------+----------| 
     |                                | clk ^       |         |       |   0.040 |   -0.249 | 
     | clk__L1_I0                     | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.230 | 
     | clk__L2_I4                     | I v -> ZN ^ | INVD12  | 0.020 |   0.079 |   -0.210 | 
     | clk__L3_I7                     | I ^ -> ZN v | INVD12  | 0.015 |   0.094 |   -0.195 | 
     | clk__L4_I4                     | I v -> ZN ^ | INVD16  | 0.016 |   0.110 |   -0.179 | 
     | RC_CG_HIER_INST11/RC_CGIC_INST | CP ^ -> Q ^ | CKLNQD1 | 0.091 |   0.201 |   -0.087 | 
     | xi_ff_reg[2][0]                | CP ^        | SDFD1   | 0.000 |   0.201 |   -0.087 | 
     +-------------------------------------------------------------------------------------+ 
Path 50: MET Clock Gating Setup Check with Pin RC_CG_HIER_INST1/RC_CGIC_INST/CP 
Endpoint:   RC_CG_HIER_INST1/RC_CGIC_INST/E (v) checked with  leading edge of 
'clk'
Beginpoint: reset                           (v) triggered by  leading edge of 
'clk'
Path Groups:  {inclkSrc2reg} {clkgate}
Other End Arrival Time          0.124
- Clock Gating Setup            0.051
+ Phase Shift                   0.400
= Required Time                 0.473
- Arrival Time                  0.181
= Slack Time                    0.292
     Clock Rise Edge                      0.040
     + Input Delay                        0.001
     = Beginpoint Arrival Time            0.041
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc      |    Cell     | Delay | Arrival | Required | 
     |                               |              |             |       |  Time   |   Time   | 
     |-------------------------------+--------------+-------------+-------+---------+----------| 
     |                               | reset v      |             |       |   0.041 |    0.333 | 
     | FE_RC_40_0                    | A2 v -> ZN ^ | NR2XD4      | 0.027 |   0.068 |    0.360 | 
     | g19                           | I ^ -> ZN v  | INVD8       | 0.028 |   0.095 |    0.388 | 
     | FE_OCP_RBC13_n_470            | I v -> ZN ^  | CKND16      | 0.036 |   0.131 |    0.424 | 
     | g6049                         | A2 ^ -> ZN v | CKND2D0     | 0.050 |   0.181 |    0.473 | 
     | RC_CG_HIER_INST1              | enable v     | RC_CG_MOD_1 |       |   0.181 |    0.473 | 
     | RC_CG_HIER_INST1/RC_CGIC_INST | E v          | CKLNQD1     | 0.000 |   0.181 |    0.473 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.040
     = Beginpoint Arrival Time            0.040
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |           Instance            |     Arc     |  Cell   | Delay | Arrival | Required | 
     |                               |             |         |       |  Time   |   Time   | 
     |-------------------------------+-------------+---------+-------+---------+----------| 
     |                               | clk ^       |         |       |   0.040 |   -0.252 | 
     | clk__L1_I0                    | I ^ -> ZN v | INVD24  | 0.019 |   0.059 |   -0.233 | 
     | clk__L2_I5                    | I v -> Z v  | BUFFD8  | 0.048 |   0.107 |   -0.185 | 
     | clk__L3_I8                    | I v -> ZN ^ | INVD12  | 0.017 |   0.124 |   -0.169 | 
     | RC_CG_HIER_INST1/RC_CGIC_INST | CP ^        | CKLNQD1 | 0.000 |   0.124 |   -0.168 | 
     +------------------------------------------------------------------------------------+ 

