
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -622.73

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -0.48

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.48

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[504]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3534.18    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  2.17    1.78    2.22 ^ gen_regfile_ff.register_file_i.rf_reg_q[504]$_DFFE_PN0P_/RN (DFFR_X1)
                                  2.22   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ gen_regfile_ff.register_file_i.rf_reg_q[504]$_DFFE_PN0P_/CK (DFFR_X1)
                          2.90    2.90   library removal time
                                  2.90   data required time
-----------------------------------------------------------------------------
                                  2.90   data required time
                                 -2.22   data arrival time
-----------------------------------------------------------------------------
                                 -0.68   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    1.01    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: load_store_unit_i.data_we_q$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.store_err_q$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/CK (DFFR_X1)
     2    2.82    0.01    0.07    0.07 ^ load_store_unit_i.data_we_q$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01159_ (net)
                  0.01    0.00    0.07 ^ _20134_/A1 (NOR3_X1)
     2    4.05    0.01    0.01    0.08 v _20134_/ZN (NOR3_X1)
                                         id_stage_i.controller_i.store_err_d (net)
                  0.01    0.00    0.08 v id_stage_i.controller_i.store_err_q$_DFF_PN0_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ id_stage_i.controller_i.store_err_q$_DFF_PN0_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[504]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3534.18    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  2.17    1.78    2.22 ^ gen_regfile_ff.register_file_i.rf_reg_q[504]$_DFFE_PN0P_/RN (DFFR_X1)
                                  2.22   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[504]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.46    1.74   library recovery time
                                  1.74   data required time
-----------------------------------------------------------------------------
                                  1.74   data required time
                                 -2.22   data arrival time
-----------------------------------------------------------------------------
                                 -0.48   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.93    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[221]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.53    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.64    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   38.79    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.14 ^ _16517_/A (BUF_X16)
    10   58.95    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.01    0.17 ^ _16518_/A (BUF_X32)
    10   40.68    0.01    0.02    0.20 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.00    0.20 ^ _16519_/A (BUF_X16)
    10   37.66    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.23 ^ _16520_/A (BUF_X8)
    10   29.13    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   46.45    0.03    0.04    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.30 ^ _18246_/A (BUF_X1)
    10   26.14    0.06    0.09    0.39 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.39 ^ _18247_/A (BUF_X1)
    10   32.16    0.07    0.10    0.49 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.07    0.00    0.49 ^ _18354_/S (MUX2_X1)
     1    1.07    0.01    0.06    0.56 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.56 v _18355_/B (MUX2_X1)
     1    1.47    0.01    0.06    0.61 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.61 v _18356_/B (MUX2_X1)
     1    0.95    0.01    0.06    0.67 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.67 v _18357_/B (MUX2_X1)
     1    6.98    0.02    0.07    0.74 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.02    0.00    0.74 v _18358_/B1 (AOI21_X1)
     8   32.81    0.16    0.18    0.92 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.16    0.01    0.93 ^ _20581_/A1 (AND2_X1)
     1    1.70    0.01    0.05    0.98 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    0.98 ^ _20582_/A (AOI21_X1)
     2    4.74    0.03    0.02    1.00 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    1.00 v _20583_/A (BUF_X1)
    10   20.54    0.02    0.06    1.06 v _20583_/Z (BUF_X1)
                                         _03901_ (net)
                  0.02    0.00    1.06 v _20676_/A2 (NOR2_X1)
     1    3.54    0.02    0.04    1.11 ^ _20676_/ZN (NOR2_X1)
                                         _15074_ (net)
                  0.02    0.00    1.11 ^ _30214_/B (FA_X1)
     1    1.68    0.01    0.10    1.20 v _30214_/S (FA_X1)
                                         _15077_ (net)
                  0.01    0.00    1.20 v _21177_/A (INV_X1)
     1    3.86    0.01    0.02    1.22 ^ _21177_/ZN (INV_X1)
                                         _15078_ (net)
                  0.01    0.00    1.22 ^ _30215_/A (FA_X1)
     1    5.21    0.02    0.09    1.32 v _30215_/S (FA_X1)
                                         _15080_ (net)
                  0.02    0.00    1.32 v _30218_/A (FA_X1)
     1    4.78    0.02    0.12    1.44 ^ _30218_/S (FA_X1)
                                         _15090_ (net)
                  0.02    0.00    1.44 ^ _30223_/A (FA_X1)
     1    4.19    0.02    0.09    1.53 v _30223_/S (FA_X1)
                                         _15107_ (net)
                  0.02    0.00    1.53 v _30227_/A (FA_X1)
     1    4.17    0.02    0.12    1.65 ^ _30227_/S (FA_X1)
                                         _15123_ (net)
                  0.02    0.00    1.65 ^ _30228_/A (FA_X1)
     1    1.75    0.01    0.09    1.74 v _30228_/S (FA_X1)
                                         _15125_ (net)
                  0.01    0.00    1.74 v _21504_/A (INV_X1)
     1    3.39    0.01    0.02    1.76 ^ _21504_/ZN (INV_X1)
                                         _16144_ (net)
                  0.01    0.00    1.76 ^ _30540_/A (HA_X1)
     1    1.30    0.02    0.05    1.81 ^ _30540_/S (HA_X1)
                                         _16147_ (net)
                  0.02    0.00    1.81 ^ _23604_/A (BUF_X1)
     5    9.56    0.02    0.04    1.85 ^ _23604_/Z (BUF_X1)
                                         _06113_ (net)
                  0.02    0.00    1.85 ^ _23632_/A3 (NAND3_X1)
     1    1.66    0.02    0.02    1.87 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.87 v _23633_/A3 (NOR3_X1)
     2    4.41    0.04    0.07    1.95 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.95 ^ _23682_/A2 (NOR2_X1)
     1    3.11    0.01    0.02    1.97 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.97 v _23683_/B2 (AOI21_X2)
     5   14.12    0.05    0.06    2.03 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.05    0.00    2.03 ^ _23908_/A3 (AND4_X1)
     2    3.63    0.02    0.07    2.10 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.10 ^ _23912_/A2 (NOR3_X1)
     1    2.50    0.01    0.01    2.11 v _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.01    0.00    2.11 v _23913_/B (XOR2_X1)
     1    3.62    0.03    0.04    2.15 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.03    0.00    2.15 ^ _23914_/B (MUX2_X1)
     2    6.82    0.02    0.06    2.21 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.21 ^ _23915_/A2 (NAND2_X1)
     1    3.40    0.02    0.02    2.23 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.23 v _23924_/B2 (AOI221_X1)
     1    4.07    0.06    0.10    2.33 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.06    0.00    2.33 ^ _23925_/B1 (AOI21_X1)
     4   13.54    0.03    0.06    2.39 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.39 v _24289_/A (BUF_X1)
    10   16.17    0.02    0.06    2.45 v _24289_/Z (BUF_X1)
                                         _06679_ (net)
                  0.02    0.00    2.45 v _24290_/A (MUX2_X1)
     1    1.31    0.01    0.06    2.51 v _24290_/Z (MUX2_X1)
                                         _01415_ (net)
                  0.01    0.00    2.51 v gen_regfile_ff.register_file_i.rf_reg_q[221]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.51   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[221]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.51   data arrival time
-----------------------------------------------------------------------------
                                 -0.35   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[504]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3534.18    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  2.17    1.78    2.22 ^ gen_regfile_ff.register_file_i.rf_reg_q[504]$_DFFE_PN0P_/RN (DFFR_X1)
                                  2.22   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[504]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.46    1.74   library recovery time
                                  1.74   data required time
-----------------------------------------------------------------------------
                                  1.74   data required time
                                 -2.22   data arrival time
-----------------------------------------------------------------------------
                                 -0.48   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.93    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[221]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.53    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.64    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   38.79    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.14 ^ _16517_/A (BUF_X16)
    10   58.95    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.01    0.17 ^ _16518_/A (BUF_X32)
    10   40.68    0.01    0.02    0.20 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.00    0.20 ^ _16519_/A (BUF_X16)
    10   37.66    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.00    0.23 ^ _16520_/A (BUF_X8)
    10   29.13    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   46.45    0.03    0.04    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.30 ^ _18246_/A (BUF_X1)
    10   26.14    0.06    0.09    0.39 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.39 ^ _18247_/A (BUF_X1)
    10   32.16    0.07    0.10    0.49 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.07    0.00    0.49 ^ _18354_/S (MUX2_X1)
     1    1.07    0.01    0.06    0.56 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.56 v _18355_/B (MUX2_X1)
     1    1.47    0.01    0.06    0.61 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.61 v _18356_/B (MUX2_X1)
     1    0.95    0.01    0.06    0.67 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.67 v _18357_/B (MUX2_X1)
     1    6.98    0.02    0.07    0.74 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.02    0.00    0.74 v _18358_/B1 (AOI21_X1)
     8   32.81    0.16    0.18    0.92 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.16    0.01    0.93 ^ _20581_/A1 (AND2_X1)
     1    1.70    0.01    0.05    0.98 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    0.98 ^ _20582_/A (AOI21_X1)
     2    4.74    0.03    0.02    1.00 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    1.00 v _20583_/A (BUF_X1)
    10   20.54    0.02    0.06    1.06 v _20583_/Z (BUF_X1)
                                         _03901_ (net)
                  0.02    0.00    1.06 v _20676_/A2 (NOR2_X1)
     1    3.54    0.02    0.04    1.11 ^ _20676_/ZN (NOR2_X1)
                                         _15074_ (net)
                  0.02    0.00    1.11 ^ _30214_/B (FA_X1)
     1    1.68    0.01    0.10    1.20 v _30214_/S (FA_X1)
                                         _15077_ (net)
                  0.01    0.00    1.20 v _21177_/A (INV_X1)
     1    3.86    0.01    0.02    1.22 ^ _21177_/ZN (INV_X1)
                                         _15078_ (net)
                  0.01    0.00    1.22 ^ _30215_/A (FA_X1)
     1    5.21    0.02    0.09    1.32 v _30215_/S (FA_X1)
                                         _15080_ (net)
                  0.02    0.00    1.32 v _30218_/A (FA_X1)
     1    4.78    0.02    0.12    1.44 ^ _30218_/S (FA_X1)
                                         _15090_ (net)
                  0.02    0.00    1.44 ^ _30223_/A (FA_X1)
     1    4.19    0.02    0.09    1.53 v _30223_/S (FA_X1)
                                         _15107_ (net)
                  0.02    0.00    1.53 v _30227_/A (FA_X1)
     1    4.17    0.02    0.12    1.65 ^ _30227_/S (FA_X1)
                                         _15123_ (net)
                  0.02    0.00    1.65 ^ _30228_/A (FA_X1)
     1    1.75    0.01    0.09    1.74 v _30228_/S (FA_X1)
                                         _15125_ (net)
                  0.01    0.00    1.74 v _21504_/A (INV_X1)
     1    3.39    0.01    0.02    1.76 ^ _21504_/ZN (INV_X1)
                                         _16144_ (net)
                  0.01    0.00    1.76 ^ _30540_/A (HA_X1)
     1    1.30    0.02    0.05    1.81 ^ _30540_/S (HA_X1)
                                         _16147_ (net)
                  0.02    0.00    1.81 ^ _23604_/A (BUF_X1)
     5    9.56    0.02    0.04    1.85 ^ _23604_/Z (BUF_X1)
                                         _06113_ (net)
                  0.02    0.00    1.85 ^ _23632_/A3 (NAND3_X1)
     1    1.66    0.02    0.02    1.87 v _23632_/ZN (NAND3_X1)
                                         _06140_ (net)
                  0.02    0.00    1.87 v _23633_/A3 (NOR3_X1)
     2    4.41    0.04    0.07    1.95 ^ _23633_/ZN (NOR3_X1)
                                         _06141_ (net)
                  0.04    0.00    1.95 ^ _23682_/A2 (NOR2_X1)
     1    3.11    0.01    0.02    1.97 v _23682_/ZN (NOR2_X1)
                                         _06188_ (net)
                  0.01    0.00    1.97 v _23683_/B2 (AOI21_X2)
     5   14.12    0.05    0.06    2.03 ^ _23683_/ZN (AOI21_X2)
                                         _06189_ (net)
                  0.05    0.00    2.03 ^ _23908_/A3 (AND4_X1)
     2    3.63    0.02    0.07    2.10 ^ _23908_/ZN (AND4_X1)
                                         _06405_ (net)
                  0.02    0.00    2.10 ^ _23912_/A2 (NOR3_X1)
     1    2.50    0.01    0.01    2.11 v _23912_/ZN (NOR3_X1)
                                         _06409_ (net)
                  0.01    0.00    2.11 v _23913_/B (XOR2_X1)
     1    3.62    0.03    0.04    2.15 ^ _23913_/Z (XOR2_X1)
                                         _06410_ (net)
                  0.03    0.00    2.15 ^ _23914_/B (MUX2_X1)
     2    6.82    0.02    0.06    2.21 ^ _23914_/Z (MUX2_X1)
                                         _06411_ (net)
                  0.02    0.00    2.21 ^ _23915_/A2 (NAND2_X1)
     1    3.40    0.02    0.02    2.23 v _23915_/ZN (NAND2_X1)
                                         _06412_ (net)
                  0.02    0.00    2.23 v _23924_/B2 (AOI221_X1)
     1    4.07    0.06    0.10    2.33 ^ _23924_/ZN (AOI221_X1)
                                         _06421_ (net)
                  0.06    0.00    2.33 ^ _23925_/B1 (AOI21_X1)
     4   13.54    0.03    0.06    2.39 v _23925_/ZN (AOI21_X1)
                                         _06422_ (net)
                  0.03    0.00    2.39 v _24289_/A (BUF_X1)
    10   16.17    0.02    0.06    2.45 v _24289_/Z (BUF_X1)
                                         _06679_ (net)
                  0.02    0.00    2.45 v _24290_/A (MUX2_X1)
     1    1.31    0.01    0.06    2.51 v _24290_/Z (MUX2_X1)
                                         _01415_ (net)
                  0.01    0.00    2.51 v gen_regfile_ff.register_file_i.rf_reg_q[221]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.51   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[221]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.51   data arrival time
-----------------------------------------------------------------------------
                                 -0.35   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.15e-02   1.46e-03   1.56e-04   1.32e-02  16.9%
Combinational          2.98e-02   3.42e-02   4.29e-04   6.45e-02  82.7%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.14e-02   3.60e-02   5.85e-04   7.80e-02 100.0%
                          53.0%      46.2%       0.8%
