#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sun Oct 27 15:35:16 2024
# Process ID: 20732
# Current directory: I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.runs/synth_1
# Command line: vivado.exe -log top_i2s.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_i2s.tcl
# Log file: I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.runs/synth_1/top_i2s.vds
# Journal file: I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.runs/synth_1\vivado.jou
# Running On        :DESKTOP-A70H6SI
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :Intel(R) Core(TM) i5-10300H CPU @ 2.50GHz
# CPU Frequency     :2496 MHz
# CPU Physical cores:4
# CPU Logical cores :8
# Host memory       :25553 MB
# Swap memory       :12859 MB
# Total Virtual     :38413 MB
# Available Virtual :7163 MB
#-----------------------------------------------------------
source top_i2s.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'I:/mtech/vivado/Vivado/2024.1/data/ip'.
Command: read_checkpoint -auto_incremental -incremental {I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.srcs/utils_1/imports/synth_1/top_i2s.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.srcs/utils_1/imports/synth_1/top_i2s.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top top_i2s -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Device 21-9227] Part: xc7z020clg484-1 does not have CEAM library.
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22756
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1426.371 ; gain = 447.375
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_i2s' [I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.srcs/sources_1/new/top_i2s.v:21]
INFO: [Synth 8-6157] synthesizing module 'i2s_wrapper' [I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.srcs/sources_1/new/i2s_wrapper.v:22]
WARNING: [Synth 8-6104] Input port 'BRAM_tx_din' has an internal driver [I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.srcs/sources_1/new/i2s_wrapper.v:53]
INFO: [Synth 8-6157] synthesizing module 'i2s_module' [I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.srcs/sources_1/new/i2s_module.v:65]
INFO: [Synth 8-6157] synthesizing module 'i2s_tx_master' [I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.srcs/sources_1/new/i2s_master_tx.v:21]
INFO: [Synth 8-6155] done synthesizing module 'i2s_tx_master' (0#1) [I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.srcs/sources_1/new/i2s_master_tx.v:21]
INFO: [Synth 8-6157] synthesizing module 'i2s_rx_master' [I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.srcs/sources_1/new/i2s_master_rx.v:21]
INFO: [Synth 8-6155] done synthesizing module 'i2s_rx_master' (0#1) [I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.srcs/sources_1/new/i2s_master_rx.v:21]
INFO: [Synth 8-6155] done synthesizing module 'i2s_module' (0#1) [I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.srcs/sources_1/new/i2s_module.v:65]
INFO: [Synth 8-6155] done synthesizing module 'i2s_wrapper' (0#1) [I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.srcs/sources_1/new/i2s_wrapper.v:22]
INFO: [Synth 8-6157] synthesizing module 'design_bram_wrapper' [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/hdl/design_bram_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_bram' [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/synth/design_bram.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_bram_axi_bram_ctrl_0_0' [I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.runs/synth_1/.Xil/Vivado-20732-DESKTOP-A70H6SI/realtime/design_bram_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_bram_axi_bram_ctrl_0_0' (0#1) [I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.runs/synth_1/.Xil/Vivado-20732-DESKTOP-A70H6SI/realtime/design_bram_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_bram_axi_bram_ctrl_0_bram_0' [I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.runs/synth_1/.Xil/Vivado-20732-DESKTOP-A70H6SI/realtime/design_bram_axi_bram_ctrl_0_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_bram_axi_bram_ctrl_0_bram_0' (0#1) [I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.runs/synth_1/.Xil/Vivado-20732-DESKTOP-A70H6SI/realtime/design_bram_axi_bram_ctrl_0_bram_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'design_bram_axi_bram_ctrl_0_bram_0' is unconnected for instance 'axi_bram_ctrl_0_bram' [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/synth/design_bram.v:308]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'design_bram_axi_bram_ctrl_0_bram_0' is unconnected for instance 'axi_bram_ctrl_0_bram' [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/synth/design_bram.v:308]
WARNING: [Synth 8-7023] instance 'axi_bram_ctrl_0_bram' of module 'design_bram_axi_bram_ctrl_0_bram_0' has 16 connections declared, but only 14 given [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/synth/design_bram.v:308]
INFO: [Synth 8-6157] synthesizing module 'design_bram_axi_bram_ctrl_1_0' [I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.runs/synth_1/.Xil/Vivado-20732-DESKTOP-A70H6SI/realtime/design_bram_axi_bram_ctrl_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_bram_axi_bram_ctrl_1_0' (0#1) [I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.runs/synth_1/.Xil/Vivado-20732-DESKTOP-A70H6SI/realtime/design_bram_axi_bram_ctrl_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_bram_axi_interconnect_0_0' [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/synth/design_bram.v:576]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_BWBLC2' [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/synth/design_bram.v:1445]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_BWBLC2' (0#1) [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/synth/design_bram.v:1445]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1EAAP24' [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/synth/design_bram.v:1703]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1EAAP24' (0#1) [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/synth/design_bram.v:1703]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1J6JGEQ' [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/synth/design_bram.v:1961]
INFO: [Synth 8-6157] synthesizing module 'design_bram_auto_pc_0' [I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.runs/synth_1/.Xil/Vivado-20732-DESKTOP-A70H6SI/realtime/design_bram_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_bram_auto_pc_0' (0#1) [I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.runs/synth_1/.Xil/Vivado-20732-DESKTOP-A70H6SI/realtime/design_bram_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_bram_auto_pc_0' is unconnected for instance 'auto_pc' [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/synth/design_bram.v:2276]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_bram_auto_pc_0' is unconnected for instance 'auto_pc' [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/synth/design_bram.v:2276]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'design_bram_auto_pc_0' has 79 connections declared, but only 77 given [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/synth/design_bram.v:2276]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1J6JGEQ' (0#1) [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/synth/design_bram.v:1961]
INFO: [Synth 8-6157] synthesizing module 'design_bram_xbar_0' [I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.runs/synth_1/.Xil/Vivado-20732-DESKTOP-A70H6SI/realtime/design_bram_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_bram_xbar_0' (0#1) [I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.runs/synth_1/.Xil/Vivado-20732-DESKTOP-A70H6SI/realtime/design_bram_xbar_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'design_bram_xbar_0' is unconnected for instance 'xbar' [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/synth/design_bram.v:1368]
WARNING: [Synth 8-7071] port 'm_axi_awqos' of module 'design_bram_xbar_0' is unconnected for instance 'xbar' [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/synth/design_bram.v:1368]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'design_bram_xbar_0' is unconnected for instance 'xbar' [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/synth/design_bram.v:1368]
WARNING: [Synth 8-7071] port 'm_axi_arqos' of module 'design_bram_xbar_0' is unconnected for instance 'xbar' [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/synth/design_bram.v:1368]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_bram_xbar_0' has 78 connections declared, but only 74 given [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/synth/design_bram.v:1368]
INFO: [Synth 8-6155] done synthesizing module 'design_bram_axi_interconnect_0_0' (0#1) [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/synth/design_bram.v:576]
INFO: [Synth 8-6157] synthesizing module 'design_bram_blk_mem_gen_0_1' [I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.runs/synth_1/.Xil/Vivado-20732-DESKTOP-A70H6SI/realtime/design_bram_blk_mem_gen_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_bram_blk_mem_gen_0_1' (0#1) [I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.runs/synth_1/.Xil/Vivado-20732-DESKTOP-A70H6SI/realtime/design_bram_blk_mem_gen_0_1_stub.v:6]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'design_bram_blk_mem_gen_0_1' is unconnected for instance 'blk_mem_gen_0' [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/synth/design_bram.v:487]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'design_bram_blk_mem_gen_0_1' is unconnected for instance 'blk_mem_gen_0' [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/synth/design_bram.v:487]
WARNING: [Synth 8-7023] instance 'blk_mem_gen_0' of module 'design_bram_blk_mem_gen_0_1' has 16 connections declared, but only 14 given [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/synth/design_bram.v:487]
INFO: [Synth 8-6157] synthesizing module 'design_bram_processing_system7_0_0' [I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.runs/synth_1/.Xil/Vivado-20732-DESKTOP-A70H6SI/realtime/design_bram_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_bram_processing_system7_0_0' (0#1) [I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.runs/synth_1/.Xil/Vivado-20732-DESKTOP-A70H6SI/realtime/design_bram_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_bram_rst_ps7_0_50M_0' [I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.runs/synth_1/.Xil/Vivado-20732-DESKTOP-A70H6SI/realtime/design_bram_rst_ps7_0_50M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_bram_rst_ps7_0_50M_0' (0#1) [I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.runs/synth_1/.Xil/Vivado-20732-DESKTOP-A70H6SI/realtime/design_bram_rst_ps7_0_50M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_bram_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/synth/design_bram.v:567]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_bram_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/synth/design_bram.v:567]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_bram_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/synth/design_bram.v:567]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_bram_rst_ps7_0_50M_0' is unconnected for instance 'rst_ps7_0_50M' [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/synth/design_bram.v:567]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_50M' of module 'design_bram_rst_ps7_0_50M_0' has 10 connections declared, but only 6 given [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/synth/design_bram.v:567]
INFO: [Synth 8-6155] done synthesizing module 'design_bram' (0#1) [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/synth/design_bram.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_bram_wrapper' (0#1) [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/hdl/design_bram_wrapper.v:13]
WARNING: [Synth 8-689] width (11) of port connection 'BRAM_PORTB_0_addr' does not match port width (32) of module 'design_bram_wrapper' [I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.srcs/sources_1/new/top_i2s.v:91]
WARNING: [Synth 8-689] width (11) of port connection 'BRAM_PORTB_1_addr' does not match port width (32) of module 'design_bram_wrapper' [I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.srcs/sources_1/new/top_i2s.v:98]
INFO: [Synth 8-6155] done synthesizing module 'top_i2s' (0#1) [I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.srcs/sources_1/new/top_i2s.v:21]
WARNING: [Synth 8-3848] Net BRAM_clk in module/entity top_i2s does not have driver. [I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.srcs/sources_1/new/top_i2s.v:53]
WARNING: [Synth 8-3848] Net BRAM_din in module/entity top_i2s does not have driver. [I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.srcs/sources_1/new/top_i2s.v:54]
WARNING: [Synth 8-3848] Net BRAM_en in module/entity top_i2s does not have driver. [I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.srcs/sources_1/new/top_i2s.v:56]
WARNING: [Synth 8-3848] Net BRAM_rst in module/entity top_i2s does not have driver. [I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.srcs/sources_1/new/top_i2s.v:57]
WARNING: [Synth 8-3848] Net clk in module/entity top_i2s does not have driver. [I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.srcs/sources_1/new/top_i2s.v:47]
WARNING: [Synth 8-3848] Net rstn in module/entity top_i2s does not have driver. [I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.srcs/sources_1/new/top_i2s.v:49]
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1J6JGEQ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1J6JGEQ is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_1EAAP24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_1EAAP24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m01_couplers_imp_1EAAP24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m01_couplers_imp_1EAAP24 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_BWBLC2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_BWBLC2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_BWBLC2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_BWBLC2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module design_bram_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_bram_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module design_bram_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module design_bram_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_bram_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_bram_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module i2s_rx_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port ws in module i2s_rx_master is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_tx_din[31] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_tx_din[30] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_tx_din[29] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_tx_din[28] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_tx_din[27] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_tx_din[26] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_tx_din[25] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_tx_din[24] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_tx_din[23] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_tx_din[22] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_tx_din[21] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_tx_din[20] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_tx_din[19] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_tx_din[18] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_tx_din[17] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_tx_din[16] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_tx_din[15] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_tx_din[14] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_tx_din[13] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_tx_din[12] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_tx_din[11] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_tx_din[10] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_tx_din[9] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_tx_din[8] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_tx_din[7] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_tx_din[6] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_tx_din[5] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_tx_din[4] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_tx_din[3] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_tx_din[2] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_tx_din[1] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_tx_din[0] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_rx_dout[31] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_rx_dout[30] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_rx_dout[29] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_rx_dout[28] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_rx_dout[27] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_rx_dout[26] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_rx_dout[25] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_rx_dout[24] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_rx_dout[23] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_rx_dout[22] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_rx_dout[21] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_rx_dout[20] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_rx_dout[19] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_rx_dout[18] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_rx_dout[17] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_rx_dout[16] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_rx_dout[15] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_rx_dout[14] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_rx_dout[13] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_rx_dout[12] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_rx_dout[11] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_rx_dout[10] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_rx_dout[9] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_rx_dout[8] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_rx_dout[7] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_rx_dout[6] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_rx_dout[5] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_rx_dout[4] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_rx_dout[3] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_rx_dout[2] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_rx_dout[1] in module i2s_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port BRAM_rx_dout[0] in module i2s_wrapper is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1545.992 ; gain = 566.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1545.992 ; gain = 566.996
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1545.992 ; gain = 566.996
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1545.992 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc] for cell 'bram_inst/design_bram_i/processing_system7_0'
Finished Parsing XDC File [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc] for cell 'bram_inst/design_bram_i/processing_system7_0'
Parsing XDC File [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_axi_bram_ctrl_0_0/design_bram_axi_bram_ctrl_0_0/design_bram_axi_bram_ctrl_1_0_in_context.xdc] for cell 'bram_inst/design_bram_i/axi_bram_ctrl_0'
Finished Parsing XDC File [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_axi_bram_ctrl_0_0/design_bram_axi_bram_ctrl_0_0/design_bram_axi_bram_ctrl_1_0_in_context.xdc] for cell 'bram_inst/design_bram_i/axi_bram_ctrl_0'
Parsing XDC File [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_axi_bram_ctrl_0_bram_0/design_bram_axi_bram_ctrl_0_bram_0/design_bram_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'bram_inst/design_bram_i/axi_bram_ctrl_0_bram'
Finished Parsing XDC File [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_axi_bram_ctrl_0_bram_0/design_bram_axi_bram_ctrl_0_bram_0/design_bram_axi_bram_ctrl_0_bram_0_in_context.xdc] for cell 'bram_inst/design_bram_i/axi_bram_ctrl_0_bram'
Parsing XDC File [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_rst_ps7_0_50M_0/design_bram_rst_ps7_0_50M_0/design_bram_rst_ps7_0_50M_0_in_context.xdc] for cell 'bram_inst/design_bram_i/rst_ps7_0_50M'
Finished Parsing XDC File [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_rst_ps7_0_50M_0/design_bram_rst_ps7_0_50M_0/design_bram_rst_ps7_0_50M_0_in_context.xdc] for cell 'bram_inst/design_bram_i/rst_ps7_0_50M'
Parsing XDC File [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_axi_bram_ctrl_1_0/design_bram_axi_bram_ctrl_1_0/design_bram_axi_bram_ctrl_1_0_in_context.xdc] for cell 'bram_inst/design_bram_i/axi_bram_ctrl_1'
Finished Parsing XDC File [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_axi_bram_ctrl_1_0/design_bram_axi_bram_ctrl_1_0/design_bram_axi_bram_ctrl_1_0_in_context.xdc] for cell 'bram_inst/design_bram_i/axi_bram_ctrl_1'
Parsing XDC File [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_blk_mem_gen_0_1/design_bram_blk_mem_gen_0_1/design_bram_blk_mem_gen_0_1_in_context.xdc] for cell 'bram_inst/design_bram_i/blk_mem_gen_0'
Finished Parsing XDC File [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_blk_mem_gen_0_1/design_bram_blk_mem_gen_0_1/design_bram_blk_mem_gen_0_1_in_context.xdc] for cell 'bram_inst/design_bram_i/blk_mem_gen_0'
Parsing XDC File [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_xbar_0/design_bram_xbar_0/design_bram_xbar_0_in_context.xdc] for cell 'bram_inst/design_bram_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_xbar_0/design_bram_xbar_0/design_bram_xbar_0_in_context.xdc] for cell 'bram_inst/design_bram_i/axi_interconnect_0/xbar'
Parsing XDC File [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_auto_pc_0/design_bram_auto_pc_0/design_bram_auto_pc_0_in_context.xdc] for cell 'bram_inst/design_bram_i/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_auto_pc_0/design_bram_auto_pc_0/design_bram_auto_pc_0_in_context.xdc] for cell 'bram_inst/design_bram_i/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1657.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1657.719 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 1657.719 ; gain = 678.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:20 . Memory (MB): peak = 1657.719 ; gain = 678.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  {i:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.gen/sources_1/bd/design_bram/ip/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0/design_bram_processing_system7_0_0_in_context.xdc}, line 261).
Applied set_property KEEP_HIERARCHY = SOFT for bram_inst/design_bram_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bram_inst/design_bram_i/processing_system7_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bram_inst/design_bram_i/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bram_inst/design_bram_i/axi_bram_ctrl_0_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bram_inst/design_bram_i/rst_ps7_0_50M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bram_inst/design_bram_i/axi_bram_ctrl_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bram_inst/design_bram_i/blk_mem_gen_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bram_inst/design_bram_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bram_inst/design_bram_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bram_inst/design_bram_i/axi_interconnect_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1657.719 ; gain = 678.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1657.719 ; gain = 678.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 6     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module design_bram_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_bram_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module design_bram_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module design_bram_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_bram_axi_interconnect_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_bram_axi_interconnect_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 1657.719 ; gain = 678.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:30 . Memory (MB): peak = 1657.719 ; gain = 678.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:30 . Memory (MB): peak = 1657.719 ; gain = 678.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:30 . Memory (MB): peak = 1657.719 ; gain = 678.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:37 . Memory (MB): peak = 1657.719 ; gain = 678.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:37 . Memory (MB): peak = 1657.719 ; gain = 678.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:37 . Memory (MB): peak = 1657.719 ; gain = 678.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:37 . Memory (MB): peak = 1657.719 ; gain = 678.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:37 . Memory (MB): peak = 1657.719 ; gain = 678.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:37 . Memory (MB): peak = 1657.719 ; gain = 678.723
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |design_bram_axi_bram_ctrl_0_0      |         1|
|2     |design_bram_axi_bram_ctrl_0_bram_0 |         1|
|3     |design_bram_axi_bram_ctrl_1_0      |         1|
|4     |design_bram_xbar_0                 |         1|
|5     |design_bram_auto_pc_0              |         1|
|6     |design_bram_blk_mem_gen_0_1        |         1|
|7     |design_bram_processing_system7_0_0 |         1|
|8     |design_bram_rst_ps7_0_50M_0        |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |design_bram_auto_pc              |     1|
|2     |design_bram_axi_bram_ctrl_0      |     1|
|3     |design_bram_axi_bram_ctrl_0_bram |     1|
|4     |design_bram_axi_bram_ctrl_1      |     1|
|5     |design_bram_blk_mem_gen_0        |     1|
|6     |design_bram_processing_system7_0 |     1|
|7     |design_bram_rst_ps7_0_50M        |     1|
|8     |design_bram_xbar                 |     1|
+------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:37 . Memory (MB): peak = 1657.719 ; gain = 678.723
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 1657.719 ; gain = 566.996
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:37 . Memory (MB): peak = 1657.719 ; gain = 678.723
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1657.719 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1657.719 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: ff21fe14
INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 117 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [Common 17-1381] The checkpoint 'I:/mtech/1sem/e-books/ES ZG 626 Hardware software co-design/project_i2s/bram/bram.runs/synth_1/top_i2s.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file top_i2s_utilization_synth.rpt -pb top_i2s_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Oct 27 15:36:13 2024...
