

================================================================
== Vitis HLS Report for 'RNI_Pipeline_NEURONS_LOOP'
================================================================
* Date:           Mon Mar 18 20:43:20 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        B_RNI_HLS
* Solution:       RNI (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.559 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- NEURONS_LOOP  |        4|        4|         2|          1|          1|     4|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.36>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%neuron_index_1 = alloca i32 1"   --->   Operation 5 'alloca' 'neuron_index_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 16, i5 %neuron_index_1"   --->   Operation 6 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.end.i254"   --->   Operation 7 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%neuron_index = load i5 %neuron_index_1" [B_RNI_HLS/apc/src/RNI_2.cpp:74->B_RNI_HLS/apc/src/RNI_2.cpp:37]   --->   Operation 8 'load' 'neuron_index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 9 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.78ns)   --->   "%icmp_ln74 = icmp_eq  i5 %neuron_index, i5 20" [B_RNI_HLS/apc/src/RNI_2.cpp:74->B_RNI_HLS/apc/src/RNI_2.cpp:37]   --->   Operation 10 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 1.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 11 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %for.end.i254.split, void %for.end.i272.preheader.exitStub" [B_RNI_HLS/apc/src/RNI_2.cpp:74->B_RNI_HLS/apc/src/RNI_2.cpp:37]   --->   Operation 12 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%neuron_index_1_cast = zext i5 %neuron_index" [B_RNI_HLS/apc/src/RNI_2.cpp:74->B_RNI_HLS/apc/src/RNI_2.cpp:37]   --->   Operation 13 'zext' 'neuron_index_1_cast' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%NEURONS_MEMBRANE_addr = getelementptr i8 %NEURONS_MEMBRANE, i64 0, i64 %neuron_index_1_cast" [B_RNI_HLS/apc/src/RNI_2.cpp:85->B_RNI_HLS/apc/src/RNI_2.cpp:37]   --->   Operation 14 'getelementptr' 'NEURONS_MEMBRANE_addr' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (2.32ns)   --->   "%NEURONS_MEMBRANE_load = load i6 %NEURONS_MEMBRANE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:85->B_RNI_HLS/apc/src/RNI_2.cpp:37]   --->   Operation 15 'load' 'NEURONS_MEMBRANE_load' <Predicate = (!icmp_ln74)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_1 : Operation 16 [1/1] (1.78ns)   --->   "%add_ln74 = add i5 %neuron_index, i5 1" [B_RNI_HLS/apc/src/RNI_2.cpp:74->B_RNI_HLS/apc/src/RNI_2.cpp:37]   --->   Operation 16 'add' 'add_ln74' <Predicate = (!icmp_ln74)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln74 = store i5 %add_ln74, i5 %neuron_index_1" [B_RNI_HLS/apc/src/RNI_2.cpp:74->B_RNI_HLS/apc/src/RNI_2.cpp:37]   --->   Operation 17 'store' 'store_ln74' <Predicate = (!icmp_ln74)> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln74 = br void %for.end.i254" [B_RNI_HLS/apc/src/RNI_2.cpp:74->B_RNI_HLS/apc/src/RNI_2.cpp:37]   --->   Operation 18 'br' 'br_ln74' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 25 'ret' 'ret_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.55>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln74 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [B_RNI_HLS/apc/src/RNI_2.cpp:74->B_RNI_HLS/apc/src/RNI_2.cpp:37]   --->   Operation 19 'specloopname' 'specloopname_ln74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (2.32ns)   --->   "%NEURONS_MEMBRANE_load = load i6 %NEURONS_MEMBRANE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:85->B_RNI_HLS/apc/src/RNI_2.cpp:37]   --->   Operation 20 'load' 'NEURONS_MEMBRANE_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_2 : Operation 21 [1/1] (1.91ns)   --->   "%icmp_ln85 = icmp_sgt  i8 %NEURONS_MEMBRANE_load, i8 25" [B_RNI_HLS/apc/src/RNI_2.cpp:85->B_RNI_HLS/apc/src/RNI_2.cpp:37]   --->   Operation 21 'icmp' 'icmp_ln85' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln85 = br i1 %icmp_ln85, void %for.inc37.i, void %if.then28.i" [B_RNI_HLS/apc/src/RNI_2.cpp:85->B_RNI_HLS/apc/src/RNI_2.cpp:37]   --->   Operation 22 'br' 'br_ln85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (2.32ns)   --->   "%store_ln88 = store i8 0, i6 %NEURONS_MEMBRANE_addr" [B_RNI_HLS/apc/src/RNI_2.cpp:88->B_RNI_HLS/apc/src/RNI_2.cpp:37]   --->   Operation 23 'store' 'store_ln88' <Predicate = (icmp_ln85)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 40> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln89 = br void %for.inc37.i" [B_RNI_HLS/apc/src/RNI_2.cpp:89->B_RNI_HLS/apc/src/RNI_2.cpp:37]   --->   Operation 24 'br' 'br_ln89' <Predicate = (icmp_ln85)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.368ns
The critical path consists of the following:
	'alloca' operation ('neuron_index') [2]  (0.000 ns)
	'load' operation ('neuron_index', B_RNI_HLS/apc/src/RNI_2.cpp:74->B_RNI_HLS/apc/src/RNI_2.cpp:37) on local variable 'neuron_index' [6]  (0.000 ns)
	'add' operation ('add_ln74', B_RNI_HLS/apc/src/RNI_2.cpp:74->B_RNI_HLS/apc/src/RNI_2.cpp:37) [22]  (1.780 ns)
	'store' operation ('store_ln74', B_RNI_HLS/apc/src/RNI_2.cpp:74->B_RNI_HLS/apc/src/RNI_2.cpp:37) of variable 'add_ln74', B_RNI_HLS/apc/src/RNI_2.cpp:74->B_RNI_HLS/apc/src/RNI_2.cpp:37 on local variable 'neuron_index' [23]  (1.588 ns)

 <State 2>: 6.559ns
The critical path consists of the following:
	'load' operation ('NEURONS_MEMBRANE_load', B_RNI_HLS/apc/src/RNI_2.cpp:85->B_RNI_HLS/apc/src/RNI_2.cpp:37) on array 'NEURONS_MEMBRANE' [15]  (2.322 ns)
	'icmp' operation ('icmp_ln85', B_RNI_HLS/apc/src/RNI_2.cpp:85->B_RNI_HLS/apc/src/RNI_2.cpp:37) [16]  (1.915 ns)
	blocking operation 2.322 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
