<!doctype html>
<html>
  <head>
    <meta charset="utf-8">
    <meta http-equiv="X-UA-Compatible" content="chrome=1">
    <meta name="description" content="A personal website for Kevin He.">
    <meta name="keywords" content="Kevin, UC Berkeley, Berkeley, computer, software, hardware, engineering">
    <meta name="author" content="Kevin J. He">
    <title>Kevin He</title>


    <link rel="stylesheet" href="stylesheets/styles.css">
    <link rel="stylesheet" href="stylesheets/pygment_trac.css">
    <meta name="viewport" content="width=device-width">


      <link rel="icon" sizes="16x16" href="favicon-16x16.png">
      <link rel="icon" sizes="32x32" href="favicon-32x32.png">
      <link rel="icon" sizes="192x192" href="android-chrome-192x192.png">
      <link rel="icon" sizes="523x512" href="android-chrome-512x512.png">

      <link rel="apple-touch-icon" href="apple-touch-icon.png">
  
      <link rel="manifest" href="site.webmanifest">

  </head>
  <body>
    <div class="wrapper">
      <header>
        <h1>Kevin He</h1>
        <img src="images/headshot.jpg" alt="Image of Kevin">
        <p><a href="mailto:kevinjhe@berkeley.edu">Email</a> 
          | <a href="data/Kevin_He_CV.pdf" >CV</a>
          | <a href="https://github.com/kevinhe5" >Github</a> 
          | <a href="https://www.linkedin.com/in/kevin-j-he/" >Linkedin</a></p>

      </header>
      <section>
        <h2>About Me</h2>
        <p>I'm a 4th year undergraduate at UC Berkeley, studying CS. My research interests are computer architecture and systems. I am a undergraduate researcher at <a href="https://slice.eecs.berkeley.edu/"> SLICE Lab</a> where 
          I work on building tools for <a href="https://github.com/ucb-bar/chipyard"> Chipyard</a> and investigating ML for circuit design applications. I have previous software and hardware engineering experience and have recently spent two summers interning at Apple.</p>
        
        <h2>Selected Projects</h2>
        <h3>uArchDB (Iris)</h3>
        <p><a href="https://github.com/ucb-bar/iris-event-utils" >uArchDB</a> is an extensible graph-based microarchitecture event logging API for profiling and debugging open-source processors in RTL. 
          uArchDB is built for the<a href="https://github.com/ucb-bar/chipyard"> Chipyard</a> hardware design framework and enables users to generate easy to understand waterfall visualizations from their designs.
          We presented this work at the 2024 SLICE summer research retreat. Check out our <a href="data/Iris_poster.pdf" >poster</a> and <a href="data/Iris_slides.pdf" >presentation</a>.
        </p>
        <h3>uArchDB on Gemmini</h3>
        <p>As part of EE290 Hardware for Machine Learning, we used <a href="https://github.com/ucb-bar/iris-event-utils" >uArchDB</a> to annotate <a href="https://github.com/ucb-bar/gemmini">Gemmini</a>, a systolic array based DNN accelerator. 
          We annotated the fine-grain instruction FSMs, reservation station, systolic-array, scratchpad, and accumulator. We also implemented Gemmini instruction decoding in the backend Python script for readibility in the waterfall viewer. 
          With uArchDB, we could easily visualize the interactions between long latency memory and compute operations in the accelerator.
          Check out our <a href="data/EE290_report.pdf">report</a>.</p>
        <h3>RISC-V Vector SoC Tapeout on Intel16</h3>

        <p>As part of EE194 Tapeout, we implemented <a href="https://github.com/ucb-bar/saturn-vectors">Saturn</a>, a RISC-V Vector Version 1.0 spec compliant microarchitecture on a 2x2mm Intel16 SoC. 
          We implemented 4 in-order Saturn cores with 256-bit vector length register files and 4 KB L1 ICaches and DCaches. We targeted a minimal area configuration optimized for integer operations for ML inference and DSP applications. 
          Our SoC also includes a 1D torus NoC, 256 KB L2 cache, convolution and FFT accelerators, a DMA engine, and 8-channel audio. The chip was accepted by Intel in May 2024 and has arrived for bringup.
          Check out our <a href="data/SP24_Tapeout_Poster.pdf">poster</a> and <a href="data/SP24_SLICE_Tapeout_Presentation.pdf"> presentation</a>.</p>

        <h2>Publications</h2>
        <p>
          <b>High-Throughput SAT Sampling</b>  <a href="data/HTSampler_PREPRINT.pdf">[Preprint]</a><br>
          Arash Ardakani, Minwoo Kang, <b>Kevin He</b>, Qijing Huang, John Wawrzynek<br>
          <a href="https://www.dac.com/">DAC 2025</a>
          <br><br>
          <b>DEMOTIC: A Differentiable Sampler for Multi-Level Digital Circuits</b> <a href="data/DEMOTIC_PREPRINT.pdf">[Preprint]</a><br>
          Arash Ardakani, Minwoo Kang , <b>Kevin He</b>, Qijing Huang, Vighnesh Iyer, Suhong Moon, John Wawrzynek<br>
          <a href="https://www.aspdac.com/aspdac2025/">ASPDAC 2025</a>
          <br><br>
          <b>Late Breaking Results: Differential and Massively Parallel Sampling of SAT Formulas</b> <a href="https://dl.acm.org/doi/10.1145/3649329.3663505" >[Paper]</a><br>
          Arash Ardakani, Minwoo Kang, <b>Kevin He</b>, Qijing Huang, John Wawrzynek <br>
          <a href="https://61dac.conference-program.com/">DAC 2024</a>
        </p>

      </section>
      <footer>
        <p><small> Theme by <a href="https://github.com/orderedlist">orderedlist</a></small></p>
      </footer>
    </div>
    <script src="javascripts/scale.fix.js"></script>
  </body>
</html>
