INFO-FLOW: Workspace E:/estimation_accel/hls/byte_count_stream/solution1 opened at Mon Jul 04 22:30:25 -0500 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z010i-clg225-1L 
Execute       create_platform xc7z010i-clg225-1L -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.1\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z010i-clg225-1L'
Command       create_platform done; 0.494 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.134 sec.
Execute       ap_part_info -name xc7z010i-clg225-1L -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.638 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_interface -m_axi_addr64=0 
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_addr64=0
Execute     config_interface -m_axi_addr64=0 
Command   open_solution done; 0.67 sec.
Execute   set_part xc7z010iclg225-1L 
INFO: [HLS 200-1510] Running: set_part xc7z010iclg225-1L 
Execute     create_platform xc7z010iclg225-1L -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.121 sec.
Execute     ap_part_info -name xc7z010i-clg225-1L -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.139 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_interface -m_axi_addr64=0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64=0 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 820.633 MB.
INFO: [HLS 200-10] Analyzing design file 'byte_count_stream/src/byte_count_stream.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling byte_count_stream/src/byte_count_stream.cpp as C++
Execute       ap_part_info -name xc7z010i-clg225-1L -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang byte_count_stream/src/byte_count_stream.cpp -foptimization-record-file=E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/byte_count_stream.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2022.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/byte_count_stream.pp.0.cpp -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 > E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/byte_count_stream.cpp.clang.out.log 2> E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/byte_count_stream.cpp.clang.err.log 
Command       ap_eval done; 1.026 sec.
INFO-FLOW: Done: GCC PP 39 time: 1 seconds per iteration
Execute       set_directive_top accelerator -name=accelerator 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/byte_count_stream.pp.0.cpp -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 > E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/clang.out.log 2> E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 1.357 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/byte_count_stream.pp.0.cpp std=gnu++14 -target fpga  -directive=E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/.systemc_flag -fix-errors E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/byte_count_stream.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.608 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/byte_count_stream.pp.0.cpp std=gnu++14 -target fpga  -directive=E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/all.directive.json -fix-errors E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/byte_count_stream.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.899 sec.
Execute       clang_tidy xilinx-remove-assert -desc remove-assert E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/byte_count_stream.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/byte_count_stream.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.601 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/byte_count_stream.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/byte_count_stream.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/byte_count_stream.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/byte_count_stream.pp.0.cpp.clang-tidy.loop-label.out.log 2> E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/byte_count_stream.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.115 sec.
Execute         source C:/Xilinx/Vitis_HLS/2022.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.207 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/byte_count_stream.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/byte_count_stream.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/byte_count_stream.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/byte_count_stream.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.667 sec.
Execute       ap_part_info -name xc7z010i-clg225-1L -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/byte_count_stream.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/byte_count_stream.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/byte_count_stream.bc -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 > E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/byte_count_stream.pp.0.cpp.clang.out.log 2> E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/byte_count_stream.pp.0.cpp.clang.err.log 
Command       ap_eval done; 1.531 sec.
WARNING: [HLS 207-5292] unused parameter 'name' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:77)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.118 seconds; current allocated memory: 1.099 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.ld.0.bc -args  "E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/byte_count_stream.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/byte_count_stream.g.bc -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.ld.0.bc > E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.ld.1.lower.bc -args E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.ld.1.lower.bc > E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.ld.2.m1.bc -args E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libhlsmc++_39.bc -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.ld.2.m1.bc > E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 3.089 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.092 sec.
Execute       run_link_or_opt -opt -out E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=accelerator -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=accelerator -reflow-float-conversion -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.ld.3.fpc.bc > E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.165 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.17 sec.
Execute       run_link_or_opt -out E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.ld.4.m2.bc -args E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/llvm-link E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.1/win64/lib/libfloatconversion_39.bc -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.ld.4.m2.bc > E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.109 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.113 sec.
Execute       run_link_or_opt -opt -out E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=accelerator 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=accelerator -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.ld.5.gdce.bc > E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
Execute       get_clock_period -ns -default 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=accelerator -mllvm -hls-db-dir -mllvm E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -reflow-enable-maxi-addr-32bits -x ir E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 > E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 4.949 sec.
WARNING: [HLS 214-273] In function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:311:0)
WARNING: [HLS 214-273] In function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)', Pragma conflict happens on 'INLINE' and DATAFLOW pragmas: Inline into dataflow region may break the canonical form (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:55:0)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::stream_buf(int)' into 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:309:86)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_acquire()' into 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::write_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::write_release()' into 'hls::write_lock<unsigned char [1024]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::write_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:28:32)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::~write_lock()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:34:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'split(hls::stream<unsigned char, 0>&, hls::stream_of_blocks<unsigned char [1024], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:32:3)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:330:84)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_acquire()' into 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:284:105)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_acquire()' into 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [1024]>::read_release()' into 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [1024], 2>::read_release()' into 'hls::read_lock<unsigned char [1024]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::write_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:332:68)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::write_release()' into 'hls::write_lock<unsigned char [256]>::~write_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:290:61)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:39:33)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:67:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::~read_lock()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:67:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:66:2)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:61:12)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:60:4)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:55:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::operator unsigned char (&) [1024]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:51:16)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [1024]>::read_lock(hls::stream_of_blocks<unsigned char [1024], 2>&)' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:48:31)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'count(hls::stream_of_blocks<unsigned char [1024], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:45:2)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_acquire()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:326:83)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_acquire()' into 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:265:104)
INFO: [HLS 214-131] Inlining function 'hls::stream_buf<unsigned char [256]>::read_release()' into 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:328:67)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::read_release()' into 'hls::read_lock<unsigned char [256]>::~read_lock()' (C:/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot\hls_streamofblocks.h:271:60)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:72:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:78:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::~write_lock()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:78:1)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:76:3)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:76:13)
INFO: [HLS 214-131] Inlining function 'hls::write_lock<unsigned char [256]>::write_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'reduce(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream_of_blocks<unsigned char [256], 2>&)' (byte_count_stream/src/byte_count_stream.cpp:73:33)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::read_lock(hls::stream_of_blocks<unsigned char [256], 2>&)' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:83:32)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::~read_lock()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:92:1)
INFO: [HLS 214-131] Inlining function 'hls::read_lock<unsigned char [256]>::operator unsigned char (&) [256]()' into 'threshold(hls::stream_of_blocks<unsigned char [256], 2>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:87:7)
INFO: [HLS 214-131] Inlining function 'hls::stream_of_blocks<unsigned char [256], 2>::stream_of_blocks(int, char*)' into 'accelerator(hls::stream<unsigned char, 0>&, hls::stream<int, 0>&)' (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO: [HLS 214-186] Unrolling loop 'RESET' (byte_count_stream/src/byte_count_stream.cpp:43:9) in function 'count' completely with a factor of 256 (byte_count_stream/src/byte_count_stream.cpp:36:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'Out' with compact=bit mode in 32-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'In' with compact=bit mode in 8-bits (byte_count_stream/src/byte_count_stream.cpp:10:0)
INFO: [HLS 214-241] Aggregating scalar variable 'count_blocks' with compact=none mode in 2048-bits (byte_count_stream/src/byte_count_stream.cpp:15:39)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 10.255 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.001 seconds; current allocated memory: 1.099 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top accelerator -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.0.bc -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.114 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.1.bc -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.2.prechk.bc -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.059 seconds; current allocated memory: 1.099 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.g.1.bc to E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.o.1.bc -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_1' (byte_count_stream/src/byte_count_stream.cpp:84) in function 'threshold' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_30_1' (byte_count_stream/src/byte_count_stream.cpp:30) in function 'split' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_75_1' (byte_count_stream/src/byte_count_stream.cpp:75) in function 'reduce' automatically.
INFO: [XFORM 203-712] Applying dataflow to function 'accelerator' (byte_count_stream/src/byte_count_stream.cpp:10:1), detected/extracted 4 process function(s): 
	 'split'
	 'count'
	 'reduce'
	 'threshold'.
Command         transform done; 0.223 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.o.1.tmp.bc -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (byte_count_stream/src/byte_count_stream.cpp:54:9) to (byte_count_stream/src/byte_count_stream.cpp:53:15) in function 'count'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.099 GB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.o.2.bc -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:32:11)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (byte_count_stream/src/byte_count_stream.cpp:76:11)
Command         transform done; 0.105 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 1.099 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.584 sec.
Command     elaborate done; 18.979 sec.
Execute     ap_eval exec zip -j E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'accelerator' ...
Execute       ap_set_top_model accelerator 
Execute       get_model_list accelerator -filter all-wo-channel -topdown 
Execute       preproc_iomode -model accelerator 
Execute       preproc_iomode -model threshold 
Execute       preproc_iomode -model threshold_Pipeline_VITIS_LOOP_86_1 
Execute       preproc_iomode -model reduce 
Execute       preproc_iomode -model count 
Execute       preproc_iomode -model count_Pipeline_APPEARANCES 
Execute       preproc_iomode -model split 
Execute       get_model_list accelerator -filter all-wo-channel 
INFO-FLOW: Model list for configure: split count_Pipeline_APPEARANCES count reduce threshold_Pipeline_VITIS_LOOP_86_1 threshold accelerator
INFO-FLOW: Configuring Module : split ...
Execute       set_default_model split 
Execute       apply_spec_resource_limit split 
INFO-FLOW: Configuring Module : count_Pipeline_APPEARANCES ...
Execute       set_default_model count_Pipeline_APPEARANCES 
Execute       apply_spec_resource_limit count_Pipeline_APPEARANCES 
INFO-FLOW: Configuring Module : count ...
Execute       set_default_model count 
Execute       apply_spec_resource_limit count 
INFO-FLOW: Configuring Module : reduce ...
Execute       set_default_model reduce 
Execute       apply_spec_resource_limit reduce 
INFO-FLOW: Configuring Module : threshold_Pipeline_VITIS_LOOP_86_1 ...
Execute       set_default_model threshold_Pipeline_VITIS_LOOP_86_1 
Execute       apply_spec_resource_limit threshold_Pipeline_VITIS_LOOP_86_1 
INFO-FLOW: Configuring Module : threshold ...
Execute       set_default_model threshold 
Execute       apply_spec_resource_limit threshold 
INFO-FLOW: Configuring Module : accelerator ...
Execute       set_default_model accelerator 
Execute       apply_spec_resource_limit accelerator 
INFO-FLOW: Model list for preprocess: split count_Pipeline_APPEARANCES count reduce threshold_Pipeline_VITIS_LOOP_86_1 threshold accelerator
INFO-FLOW: Preprocessing Module: split ...
Execute       set_default_model split 
Execute       cdfg_preprocess -model split 
Execute       rtl_gen_preprocess split 
INFO-FLOW: Preprocessing Module: count_Pipeline_APPEARANCES ...
Execute       set_default_model count_Pipeline_APPEARANCES 
Execute       cdfg_preprocess -model count_Pipeline_APPEARANCES 
Execute       rtl_gen_preprocess count_Pipeline_APPEARANCES 
INFO-FLOW: Preprocessing Module: count ...
Execute       set_default_model count 
Execute       cdfg_preprocess -model count 
Execute       rtl_gen_preprocess count 
INFO-FLOW: Preprocessing Module: reduce ...
Execute       set_default_model reduce 
Execute       cdfg_preprocess -model reduce 
Execute       rtl_gen_preprocess reduce 
INFO-FLOW: Preprocessing Module: threshold_Pipeline_VITIS_LOOP_86_1 ...
Execute       set_default_model threshold_Pipeline_VITIS_LOOP_86_1 
Execute       cdfg_preprocess -model threshold_Pipeline_VITIS_LOOP_86_1 
Execute       rtl_gen_preprocess threshold_Pipeline_VITIS_LOOP_86_1 
INFO-FLOW: Preprocessing Module: threshold ...
Execute       set_default_model threshold 
Execute       cdfg_preprocess -model threshold 
Execute       rtl_gen_preprocess threshold 
INFO-FLOW: Preprocessing Module: accelerator ...
Execute       set_default_model accelerator 
Execute       cdfg_preprocess -model accelerator 
Execute       rtl_gen_preprocess accelerator 
INFO-FLOW: Model list for synthesis: split count_Pipeline_APPEARANCES count reduce threshold_Pipeline_VITIS_LOOP_86_1 threshold accelerator
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model split 
Execute       schedule -model split 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_30_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_30_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.212 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/split.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/split.sched.adb -f 
INFO-FLOW: Finish scheduling split.
Execute       set_default_model split 
Execute       bind -model split 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.099 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/split.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/split.bind.adb -f 
INFO-FLOW: Finish binding split.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model count_Pipeline_APPEARANCES 
Execute       schedule -model count_Pipeline_APPEARANCES 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'APPEARANCES'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'APPEARANCES'
WARNING: [HLS 200-871] Estimated clock period (10.996ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'count_Pipeline_APPEARANCES' consists of the following:	'load' operation ('count_load_1', byte_count_stream/src/byte_count_stream.cpp:60) on local variable 'count' [24]  (0 ns)
	'shl' operation ('shl_ln60_1', byte_count_stream/src/byte_count_stream.cpp:60) [38]  (0 ns)
	'or' operation ('or_ln60', byte_count_stream/src/byte_count_stream.cpp:60) [41]  (3.46 ns)
	'lshr' operation ('lshr_ln61', byte_count_stream/src/byte_count_stream.cpp:61) [44]  (0 ns)
	'select' operation ('select_ln57_1', byte_count_stream/src/byte_count_stream.cpp:57) [47]  (0 ns)
	'add' operation ('count', byte_count_stream/src/byte_count_stream.cpp:50) [48]  (5.94 ns)
	'store' operation ('count_1_1_write_ln53', byte_count_stream/src/byte_count_stream.cpp:53) of variable 'count', byte_count_stream/src/byte_count_stream.cpp:50 on local variable 'count' [52]  (1.59 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.129 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.177 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/count_Pipeline_APPEARANCES.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/count_Pipeline_APPEARANCES.sched.adb -f 
INFO-FLOW: Finish scheduling count_Pipeline_APPEARANCES.
Execute       set_default_model count_Pipeline_APPEARANCES 
Execute       bind -model count_Pipeline_APPEARANCES 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/count_Pipeline_APPEARANCES.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/count_Pipeline_APPEARANCES.bind.adb -f 
INFO-FLOW: Finish binding count_Pipeline_APPEARANCES.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model count 
Execute       schedule -model count 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/count.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/count.sched.adb -f 
INFO-FLOW: Finish scheduling count.
Execute       set_default_model count 
Execute       bind -model count 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.082 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/count.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/count.bind.adb -f 
INFO-FLOW: Finish binding count.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model reduce 
Execute       schedule -model reduce 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_75_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_75_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/reduce.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/reduce.sched.adb -f 
INFO-FLOW: Finish scheduling reduce.
Execute       set_default_model reduce 
Execute       bind -model reduce 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/reduce.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/reduce.bind.adb -f 
INFO-FLOW: Finish binding reduce.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold_Pipeline_VITIS_LOOP_86_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model threshold_Pipeline_VITIS_LOOP_86_1 
Execute       schedule -model threshold_Pipeline_VITIS_LOOP_86_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/threshold_Pipeline_VITIS_LOOP_86_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/threshold_Pipeline_VITIS_LOOP_86_1.sched.adb -f 
INFO-FLOW: Finish scheduling threshold_Pipeline_VITIS_LOOP_86_1.
Execute       set_default_model threshold_Pipeline_VITIS_LOOP_86_1 
Execute       bind -model threshold_Pipeline_VITIS_LOOP_86_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/threshold_Pipeline_VITIS_LOOP_86_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/threshold_Pipeline_VITIS_LOOP_86_1.bind.adb -f 
INFO-FLOW: Finish binding threshold_Pipeline_VITIS_LOOP_86_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model threshold 
Execute       schedule -model threshold 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/threshold.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/threshold.sched.adb -f 
INFO-FLOW: Finish scheduling threshold.
Execute       set_default_model threshold 
Execute       bind -model threshold 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.072 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/threshold.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/threshold.bind.adb -f 
INFO-FLOW: Finish binding threshold.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model accelerator 
Execute       schedule -model accelerator 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/accelerator.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/accelerator.sched.adb -f 
INFO-FLOW: Finish scheduling accelerator.
Execute       set_default_model accelerator 
Execute       bind -model accelerator 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.126 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 1.099 GB.
Execute       syn_report -verbosereport -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/accelerator.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/accelerator.bind.adb -f 
INFO-FLOW: Finish binding accelerator.
Execute       get_model_list accelerator -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess split 
Execute       rtl_gen_preprocess count_Pipeline_APPEARANCES 
Execute       rtl_gen_preprocess count 
Execute       rtl_gen_preprocess reduce 
Execute       rtl_gen_preprocess threshold_Pipeline_VITIS_LOOP_86_1 
Execute       rtl_gen_preprocess threshold 
Execute       rtl_gen_preprocess accelerator 
INFO-FLOW: Model list for RTL generation: split count_Pipeline_APPEARANCES count reduce threshold_Pipeline_VITIS_LOOP_86_1 threshold accelerator
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'split' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model split -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/split.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'split'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.099 GB.
Execute       source E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl split -style xilinx -f -lang vhdl -o E:/estimation_accel/hls/byte_count_stream/solution1/syn/vhdl/accelerator_split 
Execute       gen_rtl split -style xilinx -f -lang vlog -o E:/estimation_accel/hls/byte_count_stream/solution1/syn/verilog/accelerator_split 
Execute       syn_report -csynth -model split -o E:/estimation_accel/hls/byte_count_stream/solution1/syn/report/split_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model split -o E:/estimation_accel/hls/byte_count_stream/solution1/syn/report/split_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model split -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/split.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model split -f -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/split.adb 
Execute       db_write -model split -bindview -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info split -p E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/split 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count_Pipeline_APPEARANCES' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model count_Pipeline_APPEARANCES -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/count_Pipeline_APPEARANCES.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'count_Pipeline_APPEARANCES' pipeline 'APPEARANCES' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'count_Pipeline_APPEARANCES/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count_Pipeline_APPEARANCES'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 1.099 GB.
Execute       source E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl count_Pipeline_APPEARANCES -style xilinx -f -lang vhdl -o E:/estimation_accel/hls/byte_count_stream/solution1/syn/vhdl/accelerator_count_Pipeline_APPEARANCES 
Execute       gen_rtl count_Pipeline_APPEARANCES -style xilinx -f -lang vlog -o E:/estimation_accel/hls/byte_count_stream/solution1/syn/verilog/accelerator_count_Pipeline_APPEARANCES 
Execute       syn_report -csynth -model count_Pipeline_APPEARANCES -o E:/estimation_accel/hls/byte_count_stream/solution1/syn/report/count_Pipeline_APPEARANCES_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model count_Pipeline_APPEARANCES -o E:/estimation_accel/hls/byte_count_stream/solution1/syn/report/count_Pipeline_APPEARANCES_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model count_Pipeline_APPEARANCES -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/count_Pipeline_APPEARANCES.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model count_Pipeline_APPEARANCES -f -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/count_Pipeline_APPEARANCES.adb 
Execute       db_write -model count_Pipeline_APPEARANCES -bindview -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info count_Pipeline_APPEARANCES -p E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/count_Pipeline_APPEARANCES 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'count' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model count -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/count.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'count/out_r' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'count'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.099 GB.
Execute       source E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl count -style xilinx -f -lang vhdl -o E:/estimation_accel/hls/byte_count_stream/solution1/syn/vhdl/accelerator_count 
Execute       gen_rtl count -style xilinx -f -lang vlog -o E:/estimation_accel/hls/byte_count_stream/solution1/syn/verilog/accelerator_count 
Execute       syn_report -csynth -model count -o E:/estimation_accel/hls/byte_count_stream/solution1/syn/report/count_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model count -o E:/estimation_accel/hls/byte_count_stream/solution1/syn/report/count_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model count -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/count.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model count -f -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/count.adb 
Execute       db_write -model count -bindview -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info count -p E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/count 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reduce' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model reduce -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/reduce.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'reduce'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.215 seconds; current allocated memory: 1.099 GB.
Execute       source E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl reduce -style xilinx -f -lang vhdl -o E:/estimation_accel/hls/byte_count_stream/solution1/syn/vhdl/accelerator_reduce 
Execute       gen_rtl reduce -style xilinx -f -lang vlog -o E:/estimation_accel/hls/byte_count_stream/solution1/syn/verilog/accelerator_reduce 
Execute       syn_report -csynth -model reduce -o E:/estimation_accel/hls/byte_count_stream/solution1/syn/report/reduce_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model reduce -o E:/estimation_accel/hls/byte_count_stream/solution1/syn/report/reduce_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model reduce -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/reduce.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model reduce -f -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/reduce.adb 
Execute       db_write -model reduce -bindview -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info reduce -p E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/reduce 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold_Pipeline_VITIS_LOOP_86_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model threshold_Pipeline_VITIS_LOOP_86_1 -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/threshold_Pipeline_VITIS_LOOP_86_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'threshold_Pipeline_VITIS_LOOP_86_1' pipeline 'VITIS_LOOP_86_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'threshold_Pipeline_VITIS_LOOP_86_1/in_r_read' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold_Pipeline_VITIS_LOOP_86_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.192 seconds; current allocated memory: 1.099 GB.
Execute       source E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl threshold_Pipeline_VITIS_LOOP_86_1 -style xilinx -f -lang vhdl -o E:/estimation_accel/hls/byte_count_stream/solution1/syn/vhdl/accelerator_threshold_Pipeline_VITIS_LOOP_86_1 
Execute       gen_rtl threshold_Pipeline_VITIS_LOOP_86_1 -style xilinx -f -lang vlog -o E:/estimation_accel/hls/byte_count_stream/solution1/syn/verilog/accelerator_threshold_Pipeline_VITIS_LOOP_86_1 
Execute       syn_report -csynth -model threshold_Pipeline_VITIS_LOOP_86_1 -o E:/estimation_accel/hls/byte_count_stream/solution1/syn/report/threshold_Pipeline_VITIS_LOOP_86_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model threshold_Pipeline_VITIS_LOOP_86_1 -o E:/estimation_accel/hls/byte_count_stream/solution1/syn/report/threshold_Pipeline_VITIS_LOOP_86_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model threshold_Pipeline_VITIS_LOOP_86_1 -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/threshold_Pipeline_VITIS_LOOP_86_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model threshold_Pipeline_VITIS_LOOP_86_1 -f -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/threshold_Pipeline_VITIS_LOOP_86_1.adb 
Execute       db_write -model threshold_Pipeline_VITIS_LOOP_86_1 -bindview -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info threshold_Pipeline_VITIS_LOOP_86_1 -p E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/threshold_Pipeline_VITIS_LOOP_86_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'threshold' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model threshold -top_prefix accelerator_ -sub_prefix accelerator_ -mg_file E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/threshold.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'threshold'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.099 GB.
Execute       source E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl threshold -style xilinx -f -lang vhdl -o E:/estimation_accel/hls/byte_count_stream/solution1/syn/vhdl/accelerator_threshold 
Execute       gen_rtl threshold -style xilinx -f -lang vlog -o E:/estimation_accel/hls/byte_count_stream/solution1/syn/verilog/accelerator_threshold 
Execute       syn_report -csynth -model threshold -o E:/estimation_accel/hls/byte_count_stream/solution1/syn/report/threshold_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model threshold -o E:/estimation_accel/hls/byte_count_stream/solution1/syn/report/threshold_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model threshold -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/threshold.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model threshold -f -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/threshold.adb 
Execute       db_write -model threshold -bindview -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info threshold -p E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/threshold 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'accelerator' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model accelerator -top_prefix  -sub_prefix accelerator_ -mg_file E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/accelerator.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/In_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'accelerator/Out_r' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'accelerator' to 'ap_ctrl_chain'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'accelerator'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.099 GB.
Execute       source E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       gen_rtl accelerator -istop -style xilinx -f -lang vhdl -o E:/estimation_accel/hls/byte_count_stream/solution1/syn/vhdl/accelerator 
Execute       gen_rtl accelerator -istop -style xilinx -f -lang vlog -o E:/estimation_accel/hls/byte_count_stream/solution1/syn/verilog/accelerator 
Execute       syn_report -csynth -model accelerator -o E:/estimation_accel/hls/byte_count_stream/solution1/syn/report/accelerator_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model accelerator -o E:/estimation_accel/hls/byte_count_stream/solution1/syn/report/accelerator_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model accelerator -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/accelerator.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.117 sec.
Execute       db_write -model accelerator -f -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/accelerator.adb 
Execute       db_write -model accelerator -bindview -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info accelerator -p E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/accelerator 
Execute       export_constraint_db -f -tool general -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/accelerator.constraint.tcl 
Execute       syn_report -designview -model accelerator -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/accelerator.design.xml 
Execute       syn_report -csynthDesign -model accelerator -o E:/estimation_accel/hls/byte_count_stream/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model accelerator -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/accelerator_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model accelerator -o E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/accelerator.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks accelerator 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain accelerator 
INFO-FLOW: Model list for RTL component generation: split count_Pipeline_APPEARANCES count reduce threshold_Pipeline_VITIS_LOOP_86_1 threshold accelerator
INFO-FLOW: Handling components in module [split] ... 
Execute       source E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/split.compgen.tcl 
INFO-FLOW: Handling components in module [count_Pipeline_APPEARANCES] ... 
Execute       source E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/count_Pipeline_APPEARANCES.compgen.tcl 
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [count] ... 
Execute       source E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/count.compgen.tcl 
INFO-FLOW: Handling components in module [reduce] ... 
Execute       source E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/reduce.compgen.tcl 
INFO-FLOW: Handling components in module [threshold_Pipeline_VITIS_LOOP_86_1] ... 
Execute       source E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/threshold_Pipeline_VITIS_LOOP_86_1.compgen.tcl 
INFO-FLOW: Found component accelerator_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [threshold] ... 
Execute       source E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/threshold.compgen.tcl 
INFO-FLOW: Handling components in module [accelerator] ... 
Execute       source E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/accelerator.compgen.tcl 
INFO-FLOW: Found component accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore.
INFO-FLOW: Append model accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore
INFO-FLOW: Found component accelerator_input_blocks_buf_data_RAM_AUTO_1R1W.
INFO-FLOW: Append model accelerator_input_blocks_buf_data_RAM_AUTO_1R1W
INFO-FLOW: Found component accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore.
INFO-FLOW: Append model accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore
INFO-FLOW: Found component accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W.
INFO-FLOW: Append model accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W
INFO-FLOW: Found component accelerator_fifo_w2048_d2_S.
INFO-FLOW: Append model accelerator_fifo_w2048_d2_S
INFO-FLOW: Found component accelerator_start_for_count_U0.
INFO-FLOW: Append model accelerator_start_for_count_U0
INFO-FLOW: Found component accelerator_start_for_threshold_U0.
INFO-FLOW: Append model accelerator_start_for_threshold_U0
INFO-FLOW: Append model split
INFO-FLOW: Append model count_Pipeline_APPEARANCES
INFO-FLOW: Append model count
INFO-FLOW: Append model reduce
INFO-FLOW: Append model threshold_Pipeline_VITIS_LOOP_86_1
INFO-FLOW: Append model threshold
INFO-FLOW: Append model accelerator
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: accelerator_flow_control_loop_pipe_sequential_init accelerator_flow_control_loop_pipe_sequential_init accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore accelerator_input_blocks_buf_data_RAM_AUTO_1R1W accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W accelerator_fifo_w2048_d2_S accelerator_start_for_count_U0 accelerator_start_for_threshold_U0 split count_Pipeline_APPEARANCES count reduce threshold_Pipeline_VITIS_LOOP_86_1 threshold accelerator
INFO-FLOW: Generating E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore
INFO-FLOW: To file: write model accelerator_input_blocks_buf_data_RAM_AUTO_1R1W
INFO-FLOW: To file: write model accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore
INFO-FLOW: To file: write model accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W
INFO-FLOW: To file: write model accelerator_fifo_w2048_d2_S
INFO-FLOW: To file: write model accelerator_start_for_count_U0
INFO-FLOW: To file: write model accelerator_start_for_threshold_U0
INFO-FLOW: To file: write model split
INFO-FLOW: To file: write model count_Pipeline_APPEARANCES
INFO-FLOW: To file: write model count
INFO-FLOW: To file: write model reduce
INFO-FLOW: To file: write model threshold_Pipeline_VITIS_LOOP_86_1
INFO-FLOW: To file: write model threshold
INFO-FLOW: To file: write model accelerator
INFO-FLOW: Generating E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/generic/autopilot/interface.gen 
Execute       source E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.125 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/vhdl' dstVlogDir='E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/vlog' tclDir='E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db' modelList='accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore
accelerator_input_blocks_buf_data_RAM_AUTO_1R1W
accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore
accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W
accelerator_fifo_w2048_d2_S
accelerator_start_for_count_U0
accelerator_start_for_threshold_U0
split
count_Pipeline_APPEARANCES
count
reduce
threshold_Pipeline_VITIS_LOOP_86_1
threshold
accelerator
' expOnly='0'
Execute       source E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z010i-clg225-1L -data names -quiet 
Execute       ap_part_info -name xc7z010i-clg225-1L -data info -quiet 
Execute       source E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/split.compgen.tcl 
Execute       source E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/count_Pipeline_APPEARANCES.compgen.tcl 
Execute       source E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/count.compgen.tcl 
Execute       source E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/reduce.compgen.tcl 
Execute       source E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/threshold_Pipeline_VITIS_LOOP_86_1.compgen.tcl 
Execute       source E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/threshold.compgen.tcl 
Execute       source E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/accelerator.compgen.tcl 
Execute         send_msg_by_id INFO @200-741@%s accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore 
INFO: [HLS 200-741] Implementing PIPO accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z010i-clg225-1L -data names -quiet 
Execute         ap_part_info -name xc7z010i-clg225-1L -data info -quiet 
Execute         send_msg_by_id INFO @200-741@%s accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore 
INFO: [HLS 200-741] Implementing PIPO accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z010i-clg225-1L -data names -quiet 
Execute         ap_part_info -name xc7z010i-clg225-1L -data info -quiet 
Execute         ap_part_info -name xc7z010i-clg225-1L -data names -quiet 
Execute         ap_part_info -name xc7z010i-clg225-1L -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'count_blocks_channel_U(accelerator_fifo_w2048_d2_S)' using Shift Registers.
Execute         ap_part_info -name xc7z010i-clg225-1L -data names -quiet 
Execute         ap_part_info -name xc7z010i-clg225-1L -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_count_U0_U(accelerator_start_for_count_U0)' using Shift Registers.
Execute         ap_part_info -name xc7z010i-clg225-1L -data names -quiet 
Execute         ap_part_info -name xc7z010i-clg225-1L -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'start_for_threshold_U0_U(accelerator_start_for_threshold_U0)' using Shift Registers.
Command       ap_source done; 0.138 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.775 seconds; current allocated memory: 1.099 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='accelerator_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name count
INFO-FLOW: No bind nodes found for module_name threshold
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -ignore_long_run_time 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_interrupt_mode 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -deadlock_detection 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=E:/estimation_accel/hls/byte_count_stream/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='accelerator_flow_control_loop_pipe_sequential_init
accelerator_flow_control_loop_pipe_sequential_init
accelerator_input_blocks_buf_data_RAM_AUTO_1R1W_memcore
accelerator_input_blocks_buf_data_RAM_AUTO_1R1W
accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W_memcore
accelerator_reduced_blocks_buf_data_RAM_AUTO_1R1W
accelerator_fifo_w2048_d2_S
accelerator_start_for_count_U0
accelerator_start_for_threshold_U0
split
count_Pipeline_APPEARANCES
count
reduce
threshold_Pipeline_VITIS_LOOP_86_1
threshold
accelerator
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/top-io-be.tcl 
Execute       source E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/accelerator.tbgen.tcl 
Execute       source E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/accelerator.rtl_wrap.cfg.tcl 
Execute       source E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/accelerator.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -vendor 
Execute       get_config_export -library 
Execute       get_config_export -version 
Execute       get_config_export -ipname 
Execute       get_config_export -taxonomy 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       source E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/split.tbgen.tcl 
Execute       source E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/count_Pipeline_APPEARANCES.tbgen.tcl 
Execute       source E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/count.tbgen.tcl 
Execute       source E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/reduce.tbgen.tcl 
Execute       source E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/threshold_Pipeline_VITIS_LOOP_86_1.tbgen.tcl 
Execute       source E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/threshold.tbgen.tcl 
Execute       source E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/accelerator.tbgen.tcl 
Execute       source E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z010i-clg225-1L -data names -quiet 
Execute       ap_part_info -name xc7z010i-clg225-1L -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/accelerator.constraint.tcl 
Execute       sc_get_clocks accelerator 
Execute       source E:/estimation_accel/hls/byte_count_stream/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST accelerator MODULE2INSTS {accelerator accelerator split split_U0 count count_U0 count_Pipeline_APPEARANCES grp_count_Pipeline_APPEARANCES_fu_99 reduce reduce_U0 threshold threshold_U0 threshold_Pipeline_VITIS_LOOP_86_1 grp_threshold_Pipeline_VITIS_LOOP_86_1_fu_57} INST2MODULE {accelerator accelerator split_U0 split count_U0 count grp_count_Pipeline_APPEARANCES_fu_99 count_Pipeline_APPEARANCES reduce_U0 reduce threshold_U0 threshold grp_threshold_Pipeline_VITIS_LOOP_86_1_fu_57 threshold_Pipeline_VITIS_LOOP_86_1} INSTDATA {accelerator {DEPTH 1 CHILDREN {split_U0 count_U0 reduce_U0 threshold_U0}} split_U0 {DEPTH 2 CHILDREN {}} count_U0 {DEPTH 2 CHILDREN grp_count_Pipeline_APPEARANCES_fu_99} grp_count_Pipeline_APPEARANCES_fu_99 {DEPTH 3 CHILDREN {}} reduce_U0 {DEPTH 2 CHILDREN {}} threshold_U0 {DEPTH 2 CHILDREN grp_threshold_Pipeline_VITIS_LOOP_86_1_fu_57} grp_threshold_Pipeline_VITIS_LOOP_86_1_fu_57 {DEPTH 3 CHILDREN {}}} MODULEDATA {split {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_100_p2 SOURCE byte_count_stream/src/byte_count_stream.cpp:30 VARIABLE add_ln30 LOOP VITIS_LOOP_30_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} count_Pipeline_APPEARANCES {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_147_p2 SOURCE byte_count_stream/src/byte_count_stream.cpp:53 VARIABLE add_ln53 LOOP APPEARANCES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME count_1_fu_267_p2 SOURCE byte_count_stream/src/byte_count_stream.cpp:50 VARIABLE count_1 LOOP APPEARANCES BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} reduce {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_121_p2 SOURCE byte_count_stream/src/byte_count_stream.cpp:75 VARIABLE add_ln75 LOOP VITIS_LOOP_75_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} threshold_Pipeline_VITIS_LOOP_86_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_89_p2 SOURCE byte_count_stream/src/byte_count_stream.cpp:86 VARIABLE add_ln86 LOOP VITIS_LOOP_86_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln88_fu_118_p2 SOURCE byte_count_stream/src/byte_count_stream.cpp:88 VARIABLE add_ln88 LOOP VITIS_LOOP_86_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} accelerator {BINDINFO {{BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME count_blocks_channel_U SOURCE {} VARIABLE count_blocks_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME input_blocks_buf_data_U SOURCE byte_count_stream/src/byte_count_stream.cpp:14 VARIABLE input_blocks_buf_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME reduced_blocks_buf_data_U SOURCE byte_count_stream/src/byte_count_stream.cpp:15 VARIABLE reduced_blocks_buf_data LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} count {AREA {DSP 0 BRAM 0 URAM 0}} threshold {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.681 seconds; current allocated memory: 1.099 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for accelerator.
INFO: [VLOG 209-307] Generating Verilog RTL for accelerator.
Execute       syn_report -model accelerator -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 90.94 MHz
Command     autosyn done; 4.859 sec.
Command   csynth_design done; 23.925 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 7 seconds. CPU system time: 1 seconds. Elapsed time: 23.925 seconds; current allocated memory: 316.832 MB.
Command ap_source done; 24.816 sec.
Execute cleanup_all 
