0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/browt/Documents/EE-CE Materials/VHDL Projects/VHDL Custom Module Directory/clk_delay.vhd,1573222653,vhdl,,,,clk_delay,,,,,,,,
C:/Users/browt/Documents/EE-CE Materials/VHDL Projects/VHDL Custom Module Directory/count_to_eighteen.vhd,1573217615,vhdl,,,,count_to_eighteen,,,,,,,,
C:/Users/browt/Documents/EE-CE Materials/VHDL Projects/VHDL Test Benches/clk_delay_tb.vhd,1573221420,vhdl,,,,clk_delay_tb,,,,,,,,
C:/Users/browt/Documents/EE-CE Materials/VHDL Projects/scrolling_marquee/scrolling_marquee.srcs/sim_1/new/clk_delay_and_count_up_tb.vhd,1573227140,vhdl,,,,clk_delay_and_count_up_tb,,,,,,,,
C:/Users/browt/Documents/EE-CE Materials/VHDL Projects/scrolling_marquee/scrolling_marquee.srcs/sim_1/new/test_bench.vhd,1573167268,vhdl,,,,test_bench,,,,,,,,
