[2024-12-07 20:26:17.182802] [openram.globals/init_openram]: Initializing OpenRAM...
[2024-12-07 20:26:17.182963] [openram.globals/setup_paths]: OpenRAM source code found in /home/sh4471/workplace/OpenRAM/compiler
[2024-12-07 20:26:17.183121] [openram.globals/setup_paths]: Temporary files saved in /tmp/openram_sh4471_115143_temp/
[2024-12-07 20:26:17.183348] [openram.globals/read_config]: Configuration file is /home/sh4471/workplace/OpenRAM/sram_configs/tag_ram.py
[2024-12-07 20:26:17.184124] [openram.globals/read_config]: Output saved in /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_22_16_freepdk45/
[2024-12-07 20:26:17.184444] [openram.globals/install_conda]: Creating conda setup...
[2024-12-07 20:26:17.186079] [openram.globals/import_tech]: Tech directory found in /home/sh4471/workplace/OpenRAM/technology:/home/sh4471/anaconda3/lib/python3.12/site-packages/openram/technology
[2024-12-07 20:26:17.186373] [openram.globals/import_tech]: Adding technology path: /home/sh4471/workplace/OpenRAM/technology
[2024-12-07 20:26:17.186580] [openram.globals/import_tech]: Adding technology path: /home/sh4471/anaconda3/lib/python3.12/site-packages/openram/technology
[2024-12-07 20:26:17.188781] [openram.globals/init_paths]: Creating temp directory: /tmp/openram_sh4471_115143_temp/
[2024-12-07 20:26:17.283100] [openram.globals/setup_bitcell]: Using bitcell: bitcell_2port
[2024-12-07 20:26:18.014093] [openram.characterizer/<module>]: Initializing characterizer...
[2024-12-07 20:26:18.026278] [openram.characterizer/<module>]: Analytical model enabled.
[2024-12-07 20:26:18.039238] [openram.verify/<module>]: Initializing verify...
[2024-12-07 20:26:18.051293] [openram.verify/<module>]: LVS/DRC/PEX disabled.
[2024-12-07 20:26:18.051800] [openram.globals/setup_bitcell]: Using bitcell: bitcell_2port
[2024-12-07 20:26:18.051871] |==============================================================================|
[2024-12-07 20:26:18.051913] |=========                      OpenRAM v1.2.48                       =========|
[2024-12-07 20:26:18.051948] |=========                                                            =========|
[2024-12-07 20:26:18.051980] |=========               VLSI Design and Automation Lab               =========|
[2024-12-07 20:26:18.052010] |=========        Computer Science and Engineering Department         =========|
[2024-12-07 20:26:18.052039] |=========            University of California Santa Cruz             =========|
[2024-12-07 20:26:18.052068] |=========                                                            =========|
[2024-12-07 20:26:18.052096] |=========          Usage help: openram-user-group@ucsc.edu           =========|
[2024-12-07 20:26:18.052125] |=========        Development help: openram-dev-group@ucsc.edu        =========|
[2024-12-07 20:26:18.052153] |=========                See LICENSE for license info                =========|
[2024-12-07 20:26:18.052182] |==============================================================================|
[2024-12-07 20:26:18.052221] ** Start: 12/07/2024 20:26:18
[2024-12-07 20:26:18.052254] Technology: freepdk45
[2024-12-07 20:26:18.052291] Total size: 352 bits
[2024-12-07 20:26:18.052326] Word size: 22
Words: 16
Banks: 1
[2024-12-07 20:26:18.052359] RW ports: 0
R-only ports: 1
W-only ports: 1
[2024-12-07 20:26:18.052389] Design supply routing skipped. Supplies will have multiple must-connect pins. (route_supplies=True to enable supply routing).
[2024-12-07 20:26:18.052418] DRC/LVS/PEX is only run on the top-level design to save run-time (inline_lvsdrc=True to do inline checking).
[2024-12-07 20:26:18.052447] DRC/LVS/PEX is disabled (check_lvsdrc=True to enable).
[2024-12-07 20:26:18.052475] Characterization is disabled (using analytical delay models) (analytical_delay=False to simulate).
[2024-12-07 20:26:18.052503] Only generating nominal corner timing.
[2024-12-07 20:26:18.052537] Words per row: None
[2024-12-07 20:26:18.052581] Output files are: 
[2024-12-07 20:26:18.052611] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_22_16_freepdk45/sram_0rw1r1w_22_16_freepdk45.lvs
[2024-12-07 20:26:18.052650] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_22_16_freepdk45/sram_0rw1r1w_22_16_freepdk45.sp
[2024-12-07 20:26:18.052679] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_22_16_freepdk45/sram_0rw1r1w_22_16_freepdk45.v
[2024-12-07 20:26:18.052707] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_22_16_freepdk45/sram_0rw1r1w_22_16_freepdk45.lib
[2024-12-07 20:26:18.052735] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_22_16_freepdk45/sram_0rw1r1w_22_16_freepdk45.py
[2024-12-07 20:26:18.052762] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_22_16_freepdk45/sram_0rw1r1w_22_16_freepdk45.html
[2024-12-07 20:26:18.052790] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_22_16_freepdk45/sram_0rw1r1w_22_16_freepdk45.log
[2024-12-07 20:26:18.052817] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_22_16_freepdk45/sram_0rw1r1w_22_16_freepdk45.lef
[2024-12-07 20:26:18.052845] /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_22_16_freepdk45/sram_0rw1r1w_22_16_freepdk45.gds
[2024-12-07 20:26:18.062880] [openram.sram_config/recompute_sizes]: Recomputing with words per row: 1
[2024-12-07 20:26:18.063209] [openram.sram_config/recompute_sizes]: Rows: 16 Cols: 22
[2024-12-07 20:26:18.063561] [openram.sram_config/recompute_sizes]: Row addr size: 4 Col addr size: 0 Bank addr size: 4
[2024-12-07 20:26:18.063821] [openram.sram_config/compute_sizes]: Set SRAM Words Per Row=1
[2024-12-07 20:26:18.077983] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_22_16_freepdk45_capped_replica_bitcell_array 16 x 22
[2024-12-07 20:26:18.078525] [openram.modules.capped_replica_bitcell_array/__init__]: Creating sram_0rw1r1w_22_16_freepdk45_capped_replica_bitcell_array 16 x 22 rbls: [1, 1] left_rbl: [0] right_rbl: [1]
[2024-12-07 20:26:18.079350] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_22_16_freepdk45_replica_bitcell_array 16 x 22
[2024-12-07 20:26:18.079949] [openram.modules.replica_bitcell_array/__init__]: Creating sram_0rw1r1w_22_16_freepdk45_replica_bitcell_array 16 x 22 rbls: [1, 1] left_rbl: [0] right_rbl: [1]
[2024-12-07 20:26:18.080841] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_22_16_freepdk45_bitcell_array 16 x 22
[2024-12-07 20:26:18.081552] [openram.modules.bitcell_array/__init__]: Creating sram_0rw1r1w_22_16_freepdk45_bitcell_array 16 x 22
[2024-12-07 20:26:18.211875] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_22_16_freepdk45_replica_column 18 x 1
[2024-12-07 20:26:18.232610] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_22_16_freepdk45_replica_column_0 18 x 1
[2024-12-07 20:26:18.239591] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_22_16_freepdk45_dummy_array 1 x 22
[2024-12-07 20:26:18.279354] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_22_16_freepdk45_dummy_array_0 1 x 24
[2024-12-07 20:26:18.290313] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_22_16_freepdk45_dummy_array_1 1 x 24
[2024-12-07 20:26:18.301268] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_22_16_freepdk45_dummy_array_2 20 x 1
[2024-12-07 20:26:18.308685] [openram.modules.bitcell_base_array/__init__]: Creating sram_0rw1r1w_22_16_freepdk45_dummy_array_3 20 x 1
[2024-12-07 20:26:18.388238] [openram.modules.and2_dec/__init__]: Creating and2_dec and2_dec
[2024-12-07 20:26:18.397789] [openram.modules.and3_dec/__init__]: Creating and3_dec and3_dec
[2024-12-07 20:26:18.419621] [openram.modules.and4_dec/__init__]: Creating and4_dec and4_dec
[2024-12-07 20:26:18.465355] [openram.modules.wordline_driver_array/__init__]: Creating sram_0rw1r1w_22_16_freepdk45_wordline_driver_array
[2024-12-07 20:26:18.466205] [openram.modules.wordline_driver/__init__]: Creating wordline_driver wordline_driver
[2024-12-07 20:26:18.481439] [openram.modules.and2_dec/__init__]: Creating and2_dec and2_dec_0
[2024-12-07 20:26:18.501960] [openram.modules.precharge_array/__init__]: Creating sram_0rw1r1w_22_16_freepdk45_precharge_array
[2024-12-07 20:26:18.514907] [openram.modules.write_driver_array/__init__]: Creating sram_0rw1r1w_22_16_freepdk45_write_driver_array
[2024-12-07 20:26:18.558661] [openram.modules.precharge_array/__init__]: Creating sram_0rw1r1w_22_16_freepdk45_precharge_array_0
[2024-12-07 20:26:18.571635] [openram.modules.sense_amp_array/__init__]: Creating sram_0rw1r1w_22_16_freepdk45_sense_amp_array
[2024-12-07 20:26:18.654421] [openram.modules.dff_array/__init__]: Creating sram_0rw1r1w_22_16_freepdk45_row_addr_dff rows=4 cols=1
[2024-12-07 20:26:18.657490] [openram.modules.dff_array/__init__]: Creating sram_0rw1r1w_22_16_freepdk45_data_dff rows=1 cols=22
[2024-12-07 20:26:18.666959] [openram.modules.control_logic_base/__init__]: Creating control_logic_w
[2024-12-07 20:26:18.667677] [openram.modules.dff_buf/__init__]: Creating sram_0rw1r1w_22_16_freepdk45_dff_buf
[2024-12-07 20:26:18.674758] [openram.modules.dff_buf_array/__init__]: Creating sram_0rw1r1w_22_16_freepdk45_dff_buf_array
[2024-12-07 20:26:18.675478] [openram.modules.dff_buf/__init__]: Creating sram_0rw1r1w_22_16_freepdk45_dff_buf_0
[2024-12-07 20:26:18.678405] [openram.modules.pand2/__init__]: Creating pand2 pand2
[2024-12-07 20:26:18.681289] [openram.modules.pdriver/__init__]: creating pdriver pdriver
[2024-12-07 20:26:18.686634] [openram.modules.pbuf/__init__]: creating pbuf with size of 22
[2024-12-07 20:26:18.694862] [openram.modules.pdriver/__init__]: creating pdriver pdriver_0
[2024-12-07 20:26:18.712067] [openram.modules.pdriver/__init__]: creating pdriver pdriver_1
[2024-12-07 20:26:18.713677] [openram.modules.pand3/__init__]: Creating pand3 pand3
[2024-12-07 20:26:18.716889] [openram.modules.pdriver/__init__]: creating pdriver pdriver_2
[2024-12-07 20:26:18.723795] [openram.modules.pand3/__init__]: Creating pand3 pand3_0
[2024-12-07 20:26:18.724590] [openram.modules.pdriver/__init__]: creating pdriver pdriver_3
[2024-12-07 20:26:18.729489] [openram.modules.pdriver/__init__]: creating pdriver pdriver_4
[2024-12-07 20:26:18.736880] [openram.modules.delay_chain/__init__]: creating delay chain [4, 4, 4, 4, 4, 4, 4, 4, 4]
[2024-12-07 20:26:18.766069] [openram.modules.control_logic_base/__init__]: Creating control_logic_r
[2024-12-07 20:26:18.777233] ** Submodules: 0.7 seconds
[2024-12-07 20:26:18.793401] ** Placement: 0.0 seconds
[2024-12-07 20:26:24.310911] [openram.base.hierarchy_layout/get_bbox]: Size: 86.58500000000001 x 62.81 with perimeter margin 0
[2024-12-07 20:26:24.325474] [openram.router.router_tech/__init__]: Minimum track width: 0.280
[2024-12-07 20:26:24.326014] [openram.router.router_tech/__init__]: Minimum track space: 0.140
[2024-12-07 20:26:24.326553] [openram.router.router_tech/__init__]: Minimum track wire width: 0.140
[2024-12-07 20:26:24.326990] [openram.router.signal_escape_router/route]: Running signal escape router...
[2024-12-07 20:26:28.299133] ** Routing: 9.5 seconds
[2024-12-07 20:26:28.302039] ** Verification: 0.0 seconds
[2024-12-07 20:26:28.302149] ** SRAM creation: 10.2 seconds
[2024-12-07 20:26:28.302206] SP: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_22_16_freepdk45/sram_0rw1r1w_22_16_freepdk45.sp
[2024-12-07 20:26:28.319852] [openram.characterizer.functional/__init__]: Random seed for functional simulation: 1733603188319423258
[2024-12-07 20:26:28.346865] ** Spice writing: 0.0 seconds
[2024-12-07 20:26:28.346978] DELAY: Writing stimulus...
[2024-12-07 20:26:28.442689] [openram.characterizer.delay/create_sen_and_bitline_path_measures]: self.bl_name = xsram_0rw1r1w_22_16_freepdk45.xbank0.bl_1_21
[2024-12-07 20:26:28.444957] ** DELAY: 0.1 seconds
[2024-12-07 20:26:28.461225] GDS: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_22_16_freepdk45/sram_0rw1r1w_22_16_freepdk45.gds
[2024-12-07 20:26:28.518585] ** GDS: 0.1 seconds
[2024-12-07 20:26:28.518705] LEF: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_22_16_freepdk45/sram_0rw1r1w_22_16_freepdk45.lef
[2024-12-07 20:26:28.526983] ** LEF: 0.0 seconds
[2024-12-07 20:26:28.527061] LVS: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_22_16_freepdk45/sram_0rw1r1w_22_16_freepdk45.lvs.sp
[2024-12-07 20:26:28.543689] ** LVS writing: 0.0 seconds
[2024-12-07 20:26:28.543789] LIB: Characterizing... 
[2024-12-07 20:26:28.544840] [openram.characterizer.lib/prepare_tables]: Slews: [0.00125 0.005   0.04   ]
[2024-12-07 20:26:28.545543] [openram.characterizer.lib/prepare_tables]: Loads: [0.052275 0.2091   0.8364  ]
[2024-12-07 20:26:28.546032] [openram.characterizer.lib/prepare_tables]: self.load_slews : [(np.float64(0.052275), np.float64(0.00125)), (np.float64(0.2091), np.float64(0.00125)), (np.float64(0.8364), np.float64(0.00125)), (np.float64(0.052275), np.float64(0.005)), (np.float64(0.2091), np.float64(0.005)), (np.float64(0.8364), np.float64(0.005)), (np.float64(0.052275), np.float64(0.04)), (np.float64(0.2091), np.float64(0.04)), (np.float64(0.8364), np.float64(0.04))]
[2024-12-07 20:26:28.546460] [openram.characterizer.lib/characterize_corners]: Characterizing corners: [('TT', 1.0, 25)]
[2024-12-07 20:26:28.546850] [openram.characterizer.lib/characterize_corners]: Corner: ('TT', 1.0, 25)
[2024-12-07 20:26:28.547285] [openram.characterizer.lib/characterize_corners]: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_22_16_freepdk45/sram_0rw1r1w_22_16_freepdk45_TT_1p0V_25C.lib
[2024-12-07 20:26:28.547975] WARNING: file elmore.py: line 45: In analytical mode, all ports have the timing of the first read port.

[2024-12-07 20:26:28.637318] [openram.characterizer.elmore/analytical_power]: Dynamic Power: 0.2901768656665556 mW
[2024-12-07 20:26:28.637946] [openram.characterizer.elmore/analytical_power]: Leakage Power: 0.000691 mW
[2024-12-07 20:26:28.638481] [openram.characterizer.elmore/get_lib_values]: Slew, Load, Delay(ns), Slew(ns)
[2024-12-07 20:26:28.639190] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.052275, 0.23063747448470748, 0.000716101171875
[2024-12-07 20:26:28.639846] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.2091, 0.23085800964095748, 0.0007381546875
[2024-12-07 20:26:28.640480] [openram.characterizer.elmore/get_lib_values]: 0.00125, 0.8364, 0.23174015026595748, 0.00082636875
[2024-12-07 20:26:28.641105] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.052275, 0.23063747448470748, 0.000716101171875
[2024-12-07 20:26:28.641732] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.2091, 0.23085800964095748, 0.0007381546875
[2024-12-07 20:26:28.642370] [openram.characterizer.elmore/get_lib_values]: 0.005, 0.8364, 0.23174015026595748, 0.00082636875
[2024-12-07 20:26:28.642993] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.052275, 0.23063747448470748, 0.000716101171875
[2024-12-07 20:26:28.643614] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.2091, 0.23085800964095748, 0.0007381546875
[2024-12-07 20:26:28.644233] [openram.characterizer.elmore/get_lib_values]: 0.04, 0.8364, 0.23174015026595748, 0.00082636875
[2024-12-07 20:26:28.647933] ** Characterization: 0.1 seconds
[2024-12-07 20:26:28.648100] Config: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_22_16_freepdk45/sram_0rw1r1w_22_16_freepdk45.py
[2024-12-07 20:26:28.648151] ** Config: 0.0 seconds
[2024-12-07 20:26:28.648884] Datasheet: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_22_16_freepdk45/sram_0rw1r1w_22_16_freepdk45.html
[2024-12-07 20:26:28.650170] ** Datasheet: 0.0 seconds
[2024-12-07 20:26:28.650250] Verilog: Writing to /home/sh4471/workplace/OpenRAM/out_files/sram_0rw1r1w_22_16_freepdk45/sram_0rw1r1w_22_16_freepdk45.v
[2024-12-07 20:26:28.650402] ** Verilog: 0.0 seconds
[2024-12-07 20:26:28.650793] [openram.globals/purge_temp]: Purging temp directory: /tmp/openram_sh4471_115143_temp/
[2024-12-07 20:26:28.651071] ** End: 10.6 seconds
