
---------- Begin Simulation Statistics ----------
final_tick                               2542163445500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 226155                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740740                       # Number of bytes of host memory used
host_op_rate                                   226153                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.57                       # Real time elapsed on the host
host_tick_rate                              654359367                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4200404                       # Number of instructions simulated
sim_ops                                       4200404                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012154                       # Number of seconds simulated
sim_ticks                                 12153600500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             54.136464                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  359759                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               664541                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2647                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            114722                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            987923                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              25375                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          157324                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           131949                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1196219                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   72362                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        28121                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4200404                       # Number of instructions committed
system.cpu.committedOps                       4200404                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.783573                       # CPI: cycles per instruction
system.cpu.discardedOps                        329819                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   620161                       # DTB accesses
system.cpu.dtb.data_acv                           129                       # DTB access violations
system.cpu.dtb.data_hits                      1481083                       # DTB hits
system.cpu.dtb.data_misses                       8502                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   417747                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       876286                       # DTB read hits
system.cpu.dtb.read_misses                       7595                       # DTB read misses
system.cpu.dtb.write_accesses                  202414                       # DTB write accesses
system.cpu.dtb.write_acv                           86                       # DTB write access violations
system.cpu.dtb.write_hits                      604797                       # DTB write hits
system.cpu.dtb.write_misses                       907                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18277                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3725073                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1165087                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           688650                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17079530                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172903                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  980551                       # ITB accesses
system.cpu.itb.fetch_acv                          321                       # ITB acv
system.cpu.itb.fetch_hits                      976000                       # ITB hits
system.cpu.itb.fetch_misses                      4551                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.81% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4237     69.42%     79.24% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.06% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.12% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.17% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.70%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6103                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14447                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2438     47.32%     47.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2696     52.33%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5152                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2425     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2425     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4868                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11201509500     92.13%     92.13% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 8815500      0.07%     92.21% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19421000      0.16%     92.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               928120000      7.63%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12157866000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994668                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899481                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944876                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592114                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743809                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8197647000     67.43%     67.43% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3960219000     32.57%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24293345                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85465      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2543970     60.56%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 840405     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593281     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104944      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4200404                       # Class of committed instruction
system.cpu.quiesceCycles                        13856                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7213815                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          435                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158163                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        317935                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542163445500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542163445500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22767456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22767456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22767456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22767456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116756.184615                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116756.184615                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116756.184615                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116756.184615                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13004490                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13004490                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13004490                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13004490                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66689.692308                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66689.692308                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66689.692308                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66689.692308                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22417959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22417959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116760.203125                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116760.203125                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12804993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12804993                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66692.671875                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66692.671875                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542163445500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.294968                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539659510000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.294968                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205935                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205935                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542163445500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             130712                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34885                       # Transaction distribution
system.membus.trans_dist::WritebackClean        88681                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34578                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28978                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28978                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89271                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41335                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       267158                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       267158                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       209915                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210335                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 477867                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11384768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11384768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6721088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6721529                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18117561                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               68                       # Total snoops (count)
system.membus.snoopTraffic                       4352                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            159999                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002725                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052131                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  159563     99.73%     99.73% # Request fanout histogram
system.membus.snoop_fanout::1                     436      0.27%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              159999                       # Request fanout histogram
system.membus.reqLayer0.occupancy              353500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           835536037                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378286750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542163445500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          473453250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542163445500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542163445500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542163445500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542163445500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542163445500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542163445500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542163445500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542163445500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542163445500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542163445500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542163445500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542163445500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542163445500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542163445500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542163445500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542163445500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542163445500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542163445500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542163445500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542163445500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542163445500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542163445500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542163445500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542163445500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542163445500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542163445500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542163445500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542163445500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5709184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4499712                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10208896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5709184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5709184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2232640                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2232640                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89206                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70308                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              159514                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34885                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34885                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         469752482                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         370236952                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             839989434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    469752482                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        469752482                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      183701941                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            183701941                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      183701941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        469752482                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        370236952                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1023691374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121341.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79300.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69798.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000251862250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7471                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7471                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              413832                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             113956                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      159514                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123350                       # Number of write requests accepted
system.mem_ctrls.readBursts                    159514                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123350                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10416                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2009                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6667                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7280                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10770                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8897                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7297                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8922                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8096                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7879                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9792                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              7014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10819                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8550                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10149                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5778                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.72                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2042643500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  745490000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4838231000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13700.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32450.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105533                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82027                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.60                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                159514                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123350                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12071                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     301                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    670                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7556                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7535                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82842                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.884962                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.657595                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   224.327277                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34976     42.22%     42.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24614     29.71%     71.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10159     12.26%     84.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4796      5.79%     89.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2498      3.02%     93.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1480      1.79%     94.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          914      1.10%     95.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          622      0.75%     96.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2783      3.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82842                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7471                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.956097                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.360911                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.675888                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1332     17.83%     17.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5641     75.51%     93.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           309      4.14%     97.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            90      1.20%     98.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            34      0.46%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            22      0.29%     99.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           18      0.24%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            6      0.08%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            9      0.12%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            6      0.08%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7471                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7471                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.238522                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.223178                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.739129                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6674     89.33%     89.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              104      1.39%     90.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              467      6.25%     96.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              168      2.25%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               55      0.74%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7471                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9542272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  666624                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7764352                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10208896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7894400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       785.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       638.85                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    839.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12153595500                       # Total gap between requests
system.mem_ctrls.avgGap                      42966.22                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5075200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4467072                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7764352                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417588187.138453304768                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 367551327.690917611122                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 638852001.100414633751                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89206                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70308                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123350                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2575966750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2262264250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 298567438750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28876.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32176.48                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2420489.98                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.35                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            318122700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169055865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           568786680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314578080                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     958838400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5314409250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        191690880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7835481855                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.704576                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    444990750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    405600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11303009750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            273469140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            145329525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           495773040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          318701880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     958838400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5248029900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        247589280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7687731165                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.547628                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    589619000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    405600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11158381500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542163445500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                51000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1002456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              137000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12146400500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542163445500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1695964                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1695964                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1695964                       # number of overall hits
system.cpu.icache.overall_hits::total         1695964                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89272                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89272                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89272                       # number of overall misses
system.cpu.icache.overall_misses::total         89272                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5496849500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5496849500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5496849500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5496849500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1785236                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1785236                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1785236                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1785236                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050006                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050006                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050006                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050006                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61574.172193                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61574.172193                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61574.172193                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61574.172193                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        88681                       # number of writebacks
system.cpu.icache.writebacks::total             88681                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89272                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89272                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89272                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89272                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5407578500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5407578500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5407578500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5407578500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050006                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050006                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050006                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050006                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60574.183395                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60574.183395                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60574.183395                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60574.183395                       # average overall mshr miss latency
system.cpu.icache.replacements                  88681                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1695964                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1695964                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89272                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89272                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5496849500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5496849500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1785236                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1785236                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050006                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61574.172193                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61574.172193                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89272                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89272                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5407578500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5407578500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050006                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60574.183395                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60574.183395                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542163445500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.847484                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1751619                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             88759                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.734551                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.847484                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995796                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995796                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          345                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3659743                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3659743                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542163445500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1337774                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1337774                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1337774                       # number of overall hits
system.cpu.dcache.overall_hits::total         1337774                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106010                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106010                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106010                       # number of overall misses
system.cpu.dcache.overall_misses::total        106010                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6800202500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6800202500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6800202500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6800202500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1443784                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1443784                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1443784                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1443784                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073425                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073425                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073425                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073425                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64146.802188                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64146.802188                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64146.802188                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64146.802188                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34709                       # number of writebacks
system.cpu.dcache.writebacks::total             34709                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36576                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36576                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36576                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36576                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69434                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69434                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69434                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69434                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4425009000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4425009000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4425009000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4425009000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21609000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21609000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048092                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048092                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048092                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048092                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63729.714549                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63729.714549                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63729.714549                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63729.714549                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103889.423077                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103889.423077                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69284                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       806170                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          806170                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49569                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49569                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3321148500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3321148500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       855739                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       855739                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057925                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057925                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67000.514434                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67000.514434                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9126                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9126                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40443                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40443                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2702563000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2702563000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21609000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21609000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047261                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047261                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66823.999209                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66823.999209                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200083.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200083.333333                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531604                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531604                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56441                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56441                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3479054000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3479054000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       588045                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       588045                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.095981                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095981                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61640.544994                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61640.544994                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27450                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27450                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28991                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28991                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1722446000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1722446000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049301                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049301                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59413.128212                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59413.128212                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10295                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10295                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          891                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          891                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62857500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62857500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.079653                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.079653                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70547.138047                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70547.138047                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          891                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          891                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61966500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61966500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.079653                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.079653                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69547.138047                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69547.138047                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542163445500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.336066                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1399149                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69284                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.194403                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.336066                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978844                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978844                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          746                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3002488                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3002488                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2628924459500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 318131                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741764                       # Number of bytes of host memory used
host_op_rate                                   318131                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   185.44                       # Real time elapsed on the host
host_tick_rate                              455437965                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    58994800                       # Number of instructions simulated
sim_ops                                      58994800                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.084457                       # Number of seconds simulated
sim_ticks                                 84457373000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             67.172246                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 5969314                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              8886578                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1223                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            757169                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           8398632                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             175824                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          481913                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           306089                       # Number of indirect misses.
system.cpu.branchPred.lookups                10654228                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  416620                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        39796                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    54055127                       # Number of instructions committed
system.cpu.committedOps                      54055127                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.122781                       # CPI: cycles per instruction
system.cpu.discardedOps                       1218571                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 15175695                       # DTB accesses
system.cpu.dtb.data_acv                            39                       # DTB access violations
system.cpu.dtb.data_hits                     15713923                       # DTB hits
system.cpu.dtb.data_misses                       4830                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 10703145                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     11028533                       # DTB read hits
system.cpu.dtb.read_misses                       4559                       # DTB read misses
system.cpu.dtb.write_accesses                 4472550                       # DTB write accesses
system.cpu.dtb.write_acv                           26                       # DTB write access violations
system.cpu.dtb.write_hits                     4685390                       # DTB write hits
system.cpu.dtb.write_misses                       271                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              123664                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           39059533                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          11948574                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4973972                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        93488710                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.320227                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                18767146                       # ITB accesses
system.cpu.itb.fetch_acv                          128                       # ITB acv
system.cpu.itb.fetch_hits                    18766078                       # ITB hits
system.cpu.itb.fetch_misses                      1068                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   131      0.26%      0.26% # number of callpals executed
system.cpu.kern.callpal::tbi                        8      0.02%      0.27% # number of callpals executed
system.cpu.kern.callpal::swpipl                  5006      9.80%     10.07% # number of callpals executed
system.cpu.kern.callpal::rdps                     307      0.60%     10.68% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     10.68% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     10.68% # number of callpals executed
system.cpu.kern.callpal::rti                      396      0.78%     11.46% # number of callpals executed
system.cpu.kern.callpal::callsys                  113      0.22%     11.68% # number of callpals executed
system.cpu.kern.callpal::imb                        3      0.01%     11.68% # number of callpals executed
system.cpu.kern.callpal::rdunique               45101     88.32%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  51068                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      52714                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     1932     34.96%     34.96% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      37      0.67%     35.63% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      87      1.57%     37.21% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3470     62.79%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5526                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      1930     48.44%     48.44% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       37      0.93%     49.37% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       87      2.18%     51.56% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     1930     48.44%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  3984                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              81624430000     96.64%     96.64% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                62739000      0.07%     96.72% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                96829000      0.11%     96.83% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2675738500      3.17%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          84459736500                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998965                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.556196                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.720955                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 352                      
system.cpu.kern.mode_good::user                   352                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               527                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 352                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.667932                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.800910                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         6705981000      7.94%      7.94% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          77753755500     92.06%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      131                       # number of times the context was actually changed
system.cpu.numCycles                        168802328                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass              897389      1.66%      1.66% # Class of committed instruction
system.cpu.op_class_0::IntAlu                37606182     69.57%     71.23% # Class of committed instruction
system.cpu.op_class_0::IntMult                  28409      0.05%     71.28% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     71.28% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                 65990      0.12%     71.40% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     71.40% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 57311      0.11%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    1      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     9      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.51% # Class of committed instruction
system.cpu.op_class_0::MemRead               10607422     19.62%     91.13% # Class of committed instruction
system.cpu.op_class_0::MemWrite               4550378      8.42%     99.55% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             53844      0.10%     99.65% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           103092      0.19%     99.84% # Class of committed instruction
system.cpu.op_class_0::IprAccess                85100      0.16%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 54055127                       # Class of committed instruction
system.cpu.quiesceCycles                       112418                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        75313618                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   995328                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 119                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        124                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          119                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1333931                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2667760                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  86761014000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  86761014000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        15594                       # number of demand (read+write) misses
system.iocache.demand_misses::total             15594                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        15594                       # number of overall misses
system.iocache.overall_misses::total            15594                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1840783114                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1840783114                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1840783114                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1840783114                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        15594                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           15594                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        15594                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          15594                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118044.319225                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118044.319225                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118044.319225                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118044.319225                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          15552                       # number of writebacks
system.iocache.writebacks::total                15552                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        15594                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        15594                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        15594                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        15594                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1060193548                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1060193548                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1060193548                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1060193548                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67987.273823                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67987.273823                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67987.273823                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67987.273823                       # average overall mshr miss latency
system.iocache.replacements                     15594                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           42                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               42                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      4856475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      4856475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             42                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115630.357143                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115630.357143                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2756475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2756475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65630.357143                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65630.357143                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        15552                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1835926639                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1835926639                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        15552                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118050.838413                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118050.838413                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        15552                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1057437073                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1057437073                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67993.638953                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67993.638953                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  86761014000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  15594                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                15594                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               140346                       # Number of tag accesses
system.iocache.tags.data_accesses              140346                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  86761014000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 761                       # Transaction distribution
system.membus.trans_dist::ReadResp            1306953                       # Transaction distribution
system.membus.trans_dist::WriteReq                739                       # Transaction distribution
system.membus.trans_dist::WriteResp               739                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        31605                       # Transaction distribution
system.membus.trans_dist::WritebackClean      1286939                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15282                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                9                       # Transaction distribution
system.membus.trans_dist::ReadExReq             12116                       # Transaction distribution
system.membus.trans_dist::ReadExResp            12116                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        1286940                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19252                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         15552                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           32                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        31188                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      3860819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      3860819                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3000                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        93954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        96954                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3988961                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       995328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    164728256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    164728256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3059                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3032256                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3035315                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               168758899                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               74                       # Total snoops (count)
system.membus.snoopTraffic                       2688                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1335369                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000111                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.010527                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1335221     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     148      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1335369                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2604500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          8106630957                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               9.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy             268973                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          170885500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  86761014000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         6581424999                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              7.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  86761014000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  86761014000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  86761014000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  86761014000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  86761014000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  86761014000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  86761014000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  86761014000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  86761014000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  86761014000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  86761014000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  86761014000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  86761014000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  86761014000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  86761014000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  86761014000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  86761014000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  86761014000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  86761014000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  86761014000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  86761014000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  86761014000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  86761014000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  86761014000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  86761014000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  86761014000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  86761014000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  86761014000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       82364160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2004864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           84369024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     82364160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      82364160                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2022720                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2022720                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         1286940                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           31326                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1318266                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        31605                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              31605                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         975215746                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          23738176                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             998953922                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    975215746                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        975215746                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       23949596                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23949596                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       23949596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        975215746                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         23738176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1022903518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1031884.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    492517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     30652.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000089526500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        59346                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        59346                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2296379                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             975803                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1318266                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1318510                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1318266                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1318510                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 795097                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                286626                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            144508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             25725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            167366                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             41621                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             69744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              6759                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4741                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5976                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              8632                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              5510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             7738                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             8918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             7690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             8321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             5079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            289055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             45677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            422396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             50650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            150173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              7640                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              5025                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6445                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             7482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7973                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4353                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             4713                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.30                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   6534676250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2615845000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             16344095000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12490.56                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                31240.56                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        65                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   413536                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  924960                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.64                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1318266                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1318510                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  514061                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8909                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  26508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  29959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  55100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  63212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  60366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  60925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  59773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  71669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  59077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  59128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  59576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  59504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  59384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  59304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  59289                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  59298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  59400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  59575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    251                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    119                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    222                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       216569                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    459.552974                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   318.186119                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   336.438811                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35257     16.28%     16.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        39663     18.31%     34.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        26757     12.35%     46.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        22021     10.17%     57.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20744      9.58%     66.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        19082      8.81%     75.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13566      6.26%     81.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6589      3.04%     84.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        32890     15.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       216569                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        59346                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean       8.815691                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      5.303669                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15          53512     90.17%     90.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5666      9.55%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           115      0.19%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            29      0.05%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             8      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             7      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         59346                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        59346                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.387743                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.317288                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.596455                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            30452     51.31%     51.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1460      2.46%     53.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            10113     17.04%     70.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            10191     17.17%     87.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             6323     10.65%     98.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              502      0.85%     99.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              113      0.19%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               74      0.12%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               46      0.08%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               26      0.04%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               25      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               11      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                5      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         59346                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33482816                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                50886208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                66041152                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                84369024                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             84384640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       396.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       781.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    998.95                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    999.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.21                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   84457373000                       # Total gap between requests
system.mem_ctrls.avgGap                      32030.55                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     31521088                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1961728                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     66041152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 373218901.800320029259                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 23227433.323080033064                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 781946556.637512207031                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      1286940                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        31326                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1318510                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  15307800000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1036295000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2064519972500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     11894.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33080.99                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1565797.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.07                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            256932900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            136536510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           405352080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          286431840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6667000080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       9010381020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      24846126240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        41608760670                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        492.659897                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  64504774750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2820220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  17138066000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1289733900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            685498440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3330610080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         5100467220                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6667000080.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      37781324250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        617899680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        55472533650                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        656.811024                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1294823750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2820220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  80347851500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  86761014000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  803                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 803                       # Transaction distribution
system.iobus.trans_dist::WriteReq               16291                       # Transaction distribution
system.iobus.trans_dist::WriteResp              16291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          348                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           52                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           96                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1304                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3000                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        31188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   34188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1392                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          132                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          652                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3059                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       995664                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   998723                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               369000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                45500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            15636000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             2261000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            81252114                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.1                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1162500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              935000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               92500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     86701014000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  86761014000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     18046918                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18046918                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     18046918                       # number of overall hits
system.cpu.icache.overall_hits::total        18046918                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      1286940                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1286940                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      1286940                       # number of overall misses
system.cpu.icache.overall_misses::total       1286940                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  50571728500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  50571728500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  50571728500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  50571728500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     19333858                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     19333858                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     19333858                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     19333858                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.066564                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.066564                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.066564                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.066564                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 39296.104325                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39296.104325                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 39296.104325                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39296.104325                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      1286939                       # number of writebacks
system.cpu.icache.writebacks::total           1286939                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      1286940                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1286940                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      1286940                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1286940                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  49284788500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  49284788500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  49284788500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  49284788500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.066564                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.066564                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.066564                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.066564                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 38296.104325                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 38296.104325                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 38296.104325                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38296.104325                       # average overall mshr miss latency
system.cpu.icache.replacements                1286939                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     18046918                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18046918                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      1286940                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1286940                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  50571728500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  50571728500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     19333858                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     19333858                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.066564                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.066564                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 39296.104325                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39296.104325                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      1286940                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1286940                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  49284788500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  49284788500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.066564                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.066564                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 38296.104325                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 38296.104325                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  86761014000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999856                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            19372630                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1286939                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             15.053262                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999856                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          208                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          198                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          39954656                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         39954656                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  86761014000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     15570413                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         15570413                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     15570413                       # number of overall hits
system.cpu.dcache.overall_hits::total        15570413                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        42144                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          42144                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        42144                       # number of overall misses
system.cpu.dcache.overall_misses::total         42144                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   2730382500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   2730382500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   2730382500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   2730382500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     15612557                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     15612557                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     15612557                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     15612557                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002699                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002699                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002699                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002699                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64786.980353                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64786.980353                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64786.980353                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64786.980353                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        16053                       # number of writebacks
system.cpu.dcache.writebacks::total             16053                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11197                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11197                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11197                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11197                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        30947                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30947                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        30947                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30947                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1500                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1500                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1996609500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1996609500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1996609500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1996609500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    149888000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    149888000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001982                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001982                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001982                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001982                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64517.061428                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64517.061428                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64517.061428                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64517.061428                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 99925.333333                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 99925.333333                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  31293                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     10954856                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        10954856                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        20557                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         20557                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1411204000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1411204000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     10975413                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     10975413                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001873                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001873                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68648.343630                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68648.343630                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1733                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1733                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18824                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18824                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          761                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1277396000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1277396000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    149888000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    149888000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001715                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001715                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67859.966001                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67859.966001                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 196961.892247                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 196961.892247                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      4615557                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4615557                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21587                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21587                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1319178500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1319178500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4637144                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4637144                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004655                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004655                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61109.857785                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61109.857785                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         9464                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9464                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        12123                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        12123                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          739                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          739                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    719213500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    719213500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002614                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002614                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59326.363111                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59326.363111                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        13885                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        13885                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          391                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          391                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     29451500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     29451500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        14276                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        14276                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.027389                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.027389                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75323.529412                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75323.529412                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          388                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          388                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     28944000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     28944000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.027178                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.027178                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74597.938144                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74597.938144                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        14125                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        14125                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        14125                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        14125                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  86761014000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.940275                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            15620220                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31326                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            498.634361                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.940275                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999942                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999942                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          895                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          31313242                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         31313242                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3019139461000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 282221                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741764                       # Number of bytes of host memory used
host_op_rate                                   282221                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1590.57                       # Real time elapsed on the host
host_tick_rate                              245329816                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   448892579                       # Number of instructions simulated
sim_ops                                     448892579                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.390215                       # Number of seconds simulated
sim_ticks                                390215001500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             24.733242                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                19442284                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             78607909                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect            3203681                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           6385584                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          96647262                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            7866175                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        41783495                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         33917320                       # Number of indirect misses.
system.cpu.branchPred.lookups               120619238                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 8619252                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       725848                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   389897779                       # Number of instructions committed
system.cpu.committedOps                     389897779                       # Number of ops (including micro ops) committed
system.cpu.cpi                               2.001627                       # CPI: cycles per instruction
system.cpu.discardedOps                      35255822                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                 39547249                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                    129359779                       # DTB hits
system.cpu.dtb.data_misses                     181792                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 28405231                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     78107278                       # DTB read hits
system.cpu.dtb.read_misses                     181781                       # DTB read misses
system.cpu.dtb.write_accesses                11142018                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    51252501                       # DTB write hits
system.cpu.dtb.write_misses                        11                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            63636137                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          322164973                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          92662971                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         74918999                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        56399369                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.499594                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               134739114                       # ITB accesses
system.cpu.itb.fetch_acv                       874529                       # ITB acv
system.cpu.itb.fetch_hits                   134739060                       # ITB hits
system.cpu.itb.fetch_misses                        54                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                     8      0.00%      0.00% # number of callpals executed
system.cpu.kern.callpal::swpipl               1097391     32.48%     32.48% # number of callpals executed
system.cpu.kern.callpal::rdps                     802      0.02%     32.51% # number of callpals executed
system.cpu.kern.callpal::rti                  1091487     32.31%     64.82% # number of callpals executed
system.cpu.kern.callpal::callsys              1091083     32.30%     97.12% # number of callpals executed
system.cpu.kern.callpal::rdunique               97420      2.88%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                3378191                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    3378681                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                  1092707     49.91%     49.91% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     399      0.02%     49.93% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                 1096171     50.07%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total              2189277                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                   1092707     49.99%     49.99% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      399      0.02%     50.01% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                  1092707     49.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total               2185813                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             319994550500     82.00%     82.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               292962500      0.08%     82.08% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             69927736000     17.92%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         390215249000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                         1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.996840                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.998418                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel             1091355                      
system.cpu.kern.mode_good::user               1091354                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel           1091496                       # number of protection mode switches
system.cpu.kern.mode_switch::user             1091354                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.999871                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.999935                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel       179695634000     46.05%     46.05% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         210519683500     53.95%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                        8                       # number of times the context was actually changed
system.cpu.numCycles                        780430003                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            17584464      4.51%      4.51% # Class of committed instruction
system.cpu.op_class_0::IntAlu               170979094     43.85%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3652      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     48.36% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              32835640      8.42%     56.78% # Class of committed instruction
system.cpu.op_class_0::FloatCmp               4206380      1.08%     57.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               4692685      1.20%     59.07% # Class of committed instruction
system.cpu.op_class_0::FloatMult             12615164      3.24%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.30% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                858880      0.22%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.52% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               183995      0.05%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.57% # Class of committed instruction
system.cpu.op_class_0::MemRead               53923684     13.83%     76.40% # Class of committed instruction
system.cpu.op_class_0::MemWrite              43905872     11.26%     87.66% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          19899050      5.10%     92.76% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          7347202      1.88%     94.65% # Class of committed instruction
system.cpu.op_class_0::IprAccess             20862017      5.35%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                389897779                       # Class of committed instruction
system.cpu.tickCycles                       724030634                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       772896                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1545794                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 390215001500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 390215001500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 390215001500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                     16                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 390215001500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             755768                       # Transaction distribution
system.membus.trans_dist::WriteReq                399                       # Transaction distribution
system.membus.trans_dist::WriteResp               399                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        19501                       # Transaction distribution
system.membus.trans_dist::WritebackClean       645825                       # Transaction distribution
system.membus.trans_dist::CleanEvict           107571                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17129                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17129                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         645825                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        109943                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1937475                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1937475                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          798                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       381216                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       382014                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2319489                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     82665600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     82665600                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         3192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      9380672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      9383864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                92049464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            773296                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000003                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.001608                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  773294    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       2      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              773296                       # Request fanout histogram
system.membus.reqLayer0.occupancy              997500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4360937000                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy          687225000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 390215001500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         3240745250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 390215001500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 390215001500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 390215001500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 390215001500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 390215001500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 390215001500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 390215001500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 390215001500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 390215001500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 390215001500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 390215001500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 390215001500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 390215001500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 390215001500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 390215001500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 390215001500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 390215001500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 390215001500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 390215001500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 390215001500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 390215001500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 390215001500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 390215001500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 390215001500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 390215001500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 390215001500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 390215001500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 390215001500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       41332800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        8132608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           49465408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     41332800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      41332800                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1248064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1248064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          645825                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          127072                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              772897                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        19501                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              19501                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         105923145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          20841351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             126764496                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    105923145                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        105923145                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        3198401                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3198401                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        3198401                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        105923145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         20841351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            129962897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     59235.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     31639.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    122397.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001945559250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3552                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3552                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1068997                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              55735                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      772897                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     665325                       # Number of write requests accepted
system.mem_ctrls.readBursts                    772897                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   665325                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 618861                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                606090                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1100                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1557                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              2972                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              7839                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             17749                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             20512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              3523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             14324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9124                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            13861                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             4873                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            13588                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            16910                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2056                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1508                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3194                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3465                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              2097                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              8868                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1767                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             11294                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1800                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1989                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             5478                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1630                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.12                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2486051250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  770180000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5374226250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     16139.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34889.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    47525                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   41745                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 30.85                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                772897                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               665325                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  121946                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   32037                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      53                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   3329                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3582                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3570                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       124003                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    110.078885                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    87.705577                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   106.280107                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        91515     73.80%     73.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19534     15.75%     89.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8731      7.04%     96.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         2142      1.73%     98.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1017      0.82%     99.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          521      0.42%     99.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          216      0.17%     99.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           92      0.07%     99.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          235      0.19%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       124003                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3552                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.350225                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.330309                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     46.618503                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15            979     27.56%     27.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          1311     36.91%     64.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           187      5.26%     69.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63           249      7.01%     76.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79           208      5.86%     82.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95           164      4.62%     87.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111          103      2.90%     90.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           92      2.59%     92.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           69      1.94%     94.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159           49      1.38%     96.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175           47      1.32%     97.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191           26      0.73%     98.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207           22      0.62%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223           18      0.51%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239           17      0.48%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            4      0.11%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            2      0.06%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::272-287            5      0.14%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3552                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3552                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.674268                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.642327                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.057370                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             2447     68.89%     68.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               50      1.41%     70.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              877     24.69%     94.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              130      3.66%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               42      1.18%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      0.11%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3552                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9858304                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                39607104                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3790528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                49465408                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             42580800                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        25.26                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    126.76                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    109.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  390214890000                       # Total gap between requests
system.mem_ctrls.avgGap                     271317.56                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      2024896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      7833408                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3790528                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 5189180.303720332682                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 20074594.697508059442                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9713947.401891468093                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       645825                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       127072                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       665325                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1052870750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   4321355500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 9725962279250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      1630.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     34007.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14618362.87                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    41.86                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            553392840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            294161835                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           625471140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          194298840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     30803298240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      59828070960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      99461027040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       191759720895                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        491.420679                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 257917530250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13030160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 119267311250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            331917180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            176429550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           474345900                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          114866100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     30803298240.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      43667010870                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     113070340800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       188638208640                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        483.421211                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 293514682000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13030160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  83670159500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 390215001500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 399                       # Transaction distribution
system.iobus.trans_dist::WriteResp                399                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          798                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          798                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     798                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                     3192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               997500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              399000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    390215001500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 390215001500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    174755910                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        174755910                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    174755910                       # number of overall hits
system.cpu.icache.overall_hits::total       174755910                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       645824                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         645824                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       645824                       # number of overall misses
system.cpu.icache.overall_misses::total        645824                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  15880641500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  15880641500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  15880641500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  15880641500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    175401734                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    175401734                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    175401734                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    175401734                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003682                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003682                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003682                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003682                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24589.735748                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24589.735748                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24589.735748                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24589.735748                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       645825                       # number of writebacks
system.cpu.icache.writebacks::total            645825                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       645824                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       645824                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       645824                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       645824                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  15234816500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  15234816500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  15234816500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  15234816500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003682                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003682                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003682                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003682                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23589.734200                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23589.734200                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23589.734200                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23589.734200                       # average overall mshr miss latency
system.cpu.icache.replacements                 645825                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    174755910                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       174755910                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       645824                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        645824                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  15880641500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  15880641500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    175401734                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    175401734                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003682                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003682                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24589.735748                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24589.735748                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       645824                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       645824                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  15234816500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  15234816500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003682                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23589.734200                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23589.734200                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 390215001500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           175416093                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            646337                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            271.400358                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          442                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         351449293                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        351449293                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 390215001500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    126766941                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        126766941                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    126766941                       # number of overall hits
system.cpu.dcache.overall_hits::total       126766941                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       131591                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         131591                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       131591                       # number of overall misses
system.cpu.dcache.overall_misses::total        131591                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8599458500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8599458500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8599458500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8599458500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    126898532                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    126898532                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    126898532                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    126898532                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001037                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001037                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001037                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001037                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65349.898549                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65349.898549                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65349.898549                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65349.898549                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19501                       # number of writebacks
system.cpu.dcache.writebacks::total             19501                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         4727                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         4727                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         4727                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         4727                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       126864                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       126864                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       126864                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       126864                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          399                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          399                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   8326698000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   8326698000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   8326698000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   8326698000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001000                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001000                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001000                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001000                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65634.837306                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65634.837306                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65634.837306                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65634.837306                       # average overall mshr miss latency
system.cpu.dcache.replacements                 127072                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     76630926                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        76630926                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       109779                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        109779                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7483061500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7483061500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     76740705                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     76740705                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001431                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001431                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68164.781060                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68164.781060                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           44                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           44                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       109735                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       109735                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7369805000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7369805000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001430                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001430                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67160.021871                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67160.021871                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     50136015                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       50136015                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21812                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21812                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1116397000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1116397000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     50157827                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     50157827                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000435                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000435                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 51182.697598                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 51182.697598                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         4683                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4683                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        17129                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        17129                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          399                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          399                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    956893000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    956893000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000342                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 55863.914998                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 55863.914998                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         2338                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         2338                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          208                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          208                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     16602500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     16602500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         2546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         2546                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.081697                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.081697                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 79819.711538                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 79819.711538                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          208                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          208                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     16394500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     16394500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.081697                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.081697                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 78819.711538                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 78819.711538                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         2546                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         2546                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         2546                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         2546                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 390215001500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           126939817                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            128096                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            990.974090                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          160                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          655                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          192                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         253934320                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        253934320                       # Number of data accesses

---------- End Simulation Statistics   ----------
