;redcode
;assert 1
	SPL 0, <702
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT -50, <-9
	MOV -7, <-20
	SUB -7, <-122
	SUB @127, 106
	DAT #-7, #122
	SUB @-128, 100
	SUB @127, 106
	SUB @127, 106
	ADD @-127, 100
	SUB @3, 0
	SLT -30, 9
	SUB 101, 7
	SLT -30, 9
	SUB 101, 7
	SUB 101, 7
	SUB -100, 0
	SUB #0, 0
	SUB #12, @0
	SUB -1, <-0
	SUB 1, <-1
	SUB 1, <-1
	SUB -207, <-120
	SLT -30, 9
	SUB 121, 100
	SUB 121, 100
	SLT -30, 9
	SLT -30, 9
	ADD -30, 9
	SLT -30, 9
	SUB @127, 106
	SUB @127, 106
	SUB 0, -100
	CMP #12, @0
	SUB 0, -100
	SLT 121, 0
	ADD -30, 200
	JMP -7, @-20
	CMP @127, 106
	ADD -30, 200
	SUB #12, @0
	JMP -7, @-20
	SLT -30, 9
	SUB 12, @10
	SUB 12, @10
	JMP @72, #200
	MOV -7, <-20
	DJN -1, @-20
	JMP @12, #200
	MOV -7, <-20
	DJN -1, @-20
