Release 12.4 - xst M.81d (lin)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: RPNSystem.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "RPNSystem.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "RPNSystem"
Output Format                      : NGC
Target Device                      : xc6slx16-2-csg324

---- Source Options
Top Module Name                    : RPNSystem
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"src/framework"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/shomec/p/peteraa/Documents/oving0/oving0/src/framework/uart/uartTx.vhd" into library work
Parsing entity <uartTx>.
Parsing architecture <Behavioral> of entity <uarttx>.
Parsing VHDL file "/home/shomec/p/peteraa/Documents/oving0/oving0/src/framework/uart/uartRx.vhd" into library work
Parsing entity <uartRx>.
Parsing architecture <Behavioral> of entity <uartrx>.
Parsing VHDL file "/home/shomec/p/peteraa/Documents/oving0/oving0/src/framework/uart/uart2BusTop_pkg.vhd" into library work
Parsing package <uart2BusTop_pkg>.
Parsing VHDL file "/home/shomec/p/peteraa/Documents/oving0/oving0/src/framework/uart/baudGen.vhd" into library work
Parsing entity <baudGen>.
Parsing architecture <Behavioral> of entity <baudgen>.
Parsing VHDL file "/home/shomec/p/peteraa/Documents/oving0/oving0/src/defs.vhd" into library work
Parsing package <defs>.
Parsing VHDL file "/home/shomec/p/peteraa/Documents/oving0/oving0/storage.vhd" into library work
Parsing entity <storage>.
Parsing architecture <Behavioral> of entity <storage>.
Parsing VHDL file "/home/shomec/p/peteraa/Documents/oving0/oving0/src/framework/uart/uartTop.vhd" into library work
Parsing entity <uartTop>.
Parsing architecture <Behavioral> of entity <uarttop>.
Parsing VHDL file "/home/shomec/p/peteraa/Documents/oving0/oving0/src/framework/uart/uartParser.vhd" into library work
Parsing entity <uartParser>.
Parsing architecture <Behavioral> of entity <uartparser>.
Parsing VHDL file "/home/shomec/p/peteraa/Documents/oving0/oving0/src/stack.vhd" into library work
Parsing entity <stack>.
Parsing architecture <behavioural> of entity <stack>.
Parsing VHDL file "/home/shomec/p/peteraa/Documents/oving0/oving0/src/framework/uart/uart2BusTop.vhd" into library work
Parsing entity <uart2BusTop>.
Parsing architecture <Behavioral> of entity <uart2bustop>.
Parsing VHDL file "/home/shomec/p/peteraa/Documents/oving0/oving0/src/framework/RPNDataMem.vhd" into library work
Parsing entity <RPNDataMem>.
Parsing architecture <RPNDataMem_a> of entity <rpndatamem>.
Parsing VHDL file "/home/shomec/p/peteraa/Documents/oving0/oving0/src/control.vhd" into library work
Parsing entity <control>.
Parsing architecture <behavioural> of entity <control>.
Parsing VHDL file "/home/shomec/p/peteraa/Documents/oving0/oving0/src/stack_machine.vhd" into library work
Parsing entity <stack_machine>.
Parsing architecture <behavioural> of entity <stack_machine>.
Parsing VHDL file "/home/shomec/p/peteraa/Documents/oving0/oving0/src/framework/InstructionBuffer.vhd" into library work
Parsing entity <InstructionBuffer>.
Parsing architecture <Behavioral> of entity <instructionbuffer>.
Parsing VHDL file "/home/shomec/p/peteraa/Documents/oving0/oving0/src/framework/RPNSystem.vhd" into library work
Parsing entity <RPNSystem>.
Parsing architecture <Behavioral> of entity <rpnsystem>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <RPNSystem> (architecture <Behavioral>) from library <work>.

Elaborating entity <stack_machine> (architecture <behavioural>) with generics from library <work>.

Elaborating entity <control> (architecture <behavioural>) from library <work>.

Elaborating entity <stack> (architecture <behavioural>) with generics from library <work>.

Elaborating entity <storage> (architecture <Behavioral>) from library <work>.

Elaborating entity <InstructionBuffer> (architecture <Behavioral>) from library <work>.

Elaborating entity <uart2BusTop> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <uartTop> (architecture <Behavioral>) from library <work>.

Elaborating entity <baudGen> (architecture <Behavioral>) from library <work>.

Elaborating entity <uartTx> (architecture <Behavioral>) from library <work>.

Elaborating entity <uartRx> (architecture <Behavioral>) from library <work>.

Elaborating entity <uartParser> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <RPNDataMem> (architecture <RPNDataMem_a>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <RPNSystem>.
    Related source file is "/home/shomec/p/peteraa/Documents/oving0/oving0/src/framework/RPNSystem.vhd".
    Summary:
	no macro.
Unit <RPNSystem> synthesized.

Synthesizing Unit <stack_machine>.
    Related source file is "/home/shomec/p/peteraa/Documents/oving0/oving0/src/stack_machine.vhd".
        size = 256
    Found 8-bit register for signal <b>.
    Found 8-bit register for signal <a>.
    Found 8-bit adder for signal <a[7]_b[7]_add_3_OUT> created at line 59.
    Found 8-bit subtractor for signal <a[7]_b[7]_sub_5_OUT<7:0>> created at line 60.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <stack_machine> synthesized.

Synthesizing Unit <control>.
    Related source file is "/home/shomec/p/peteraa/Documents/oving0/oving0/src/control.vhd".
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 10                                             |
    | Inputs             | 2                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | s_idle                                         |
    | Power Up State     | s_idle                                         |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
WARNING:Xst:737 - Found 1-bit latch for signal <op_code<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <op_code<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <op_code<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <op_code<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <op_code<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <op_code<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <op_code<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <op_code<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <alu_sel>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   9 Latch(s).
	inferred   1 Finite State Machine(s).
Unit <control> synthesized.

Synthesizing Unit <stack>.
    Related source file is "/home/shomec/p/peteraa/Documents/oving0/oving0/src/stack.vhd".
        size = 256
    Found 32-bit register for signal <stack_ptr>.
    Found 32-bit adder for signal <stack_ptr[31]_GND_17_o_add_1_OUT> created at line 37.
    Found 32-bit subtractor for signal <stack_ptr[31]_GND_17_o_sub_3_OUT<31:0>> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <stack> synthesized.

Synthesizing Unit <storage>.
    Related source file is "/home/shomec/p/peteraa/Documents/oving0/oving0/storage.vhd".
    Found 256x8-bit dual-port RAM <Mram_ram> for signal <ram>.
    Found 8-bit register for signal <stack_top>.
    Found 32-bit adder for signal <n0012> created at line 54.
    Found 8-bit subtractor for signal <stack_ptr[31]_GND_18_o_sub_3_OUT<7:0>> created at line 57.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
Unit <storage> synthesized.

Synthesizing Unit <InstructionBuffer>.
    Related source file is "/home/shomec/p/peteraa/Documents/oving0/oving0/src/framework/InstructionBuffer.vhd".
INFO:Xst:3010 - "/home/shomec/p/peteraa/Documents/oving0/oving0/src/framework/InstructionBuffer.vhd" line 53: Output port <intAccessReq> of the instance <UARTHandlerInst> is unconnected or connected to loadless signal.
    Found 8-bit register for signal <currentReadAddr>.
    Found 8-bit register for signal <remainingInstructions>.
    Found 1-bit register for signal <RPNCResetSignal>.
    Found 8-bit adder for signal <currentReadAddr[7]_GND_19_o_add_32_OUT> created at line 1241.
    Found 8-bit subtractor for signal <GND_19_o_GND_19_o_sub_21_OUT<7:0>> created at line 1308.
    Found 8-bit 4-to-1 multiplexer for signal <_n0079> created at line 34.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred  10 Multiplexer(s).
Unit <InstructionBuffer> synthesized.

Synthesizing Unit <uart2BusTop>.
    Related source file is "/home/shomec/p/peteraa/Documents/oving0/oving0/src/framework/uart/uart2BusTop.vhd".
        AW = 16
INFO:Xst:3010 - "/home/shomec/p/peteraa/Documents/oving0/oving0/src/framework/uart/uart2BusTop.vhd" line 46: Output port <baudClk> of the instance <ut> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <uart2BusTop> synthesized.

Synthesizing Unit <uartTop>.
    Related source file is "/home/shomec/p/peteraa/Documents/oving0/oving0/src/framework/uart/uartTop.vhd".
    Summary:
	no macro.
Unit <uartTop> synthesized.

Synthesizing Unit <baudGen>.
    Related source file is "/home/shomec/p/peteraa/Documents/oving0/oving0/src/framework/uart/baudGen.vhd".
    Found 1-bit register for signal <ce16>.
    Found 16-bit register for signal <counter>.
    Found 16-bit adder for signal <counter[15]_GND_25_o_add_2_OUT> created at line 43.
    Found 16-bit subtractor for signal <GND_25_o_GND_25_o_sub_2_OUT<15:0>> created at line 40.
    Found 16-bit comparator lessequal for signal <n0000> created at line 39
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <baudGen> synthesized.

Synthesizing Unit <uartTx>.
    Related source file is "/home/shomec/p/peteraa/Documents/oving0/oving0/src/framework/uart/uartTx.vhd".
    Found 1-bit register for signal <serOut>.
    Found 1-bit register for signal <iTxBusy>.
    Found 4-bit register for signal <bitCount>.
    Found 4-bit register for signal <count16>.
    Found 9-bit register for signal <dataBuf>.
    Found 4-bit adder for signal <count16[3]_GND_26_o_add_0_OUT> created at line 35.
    Found 4-bit adder for signal <bitCount[3]_GND_26_o_add_5_OUT> created at line 61.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <uartTx> synthesized.

Synthesizing Unit <uartRx>.
    Related source file is "/home/shomec/p/peteraa/Documents/oving0/oving0/src/framework/uart/uartRx.vhd".
    Found 2-bit register for signal <inSync>.
    Found 1-bit register for signal <rxBusy>.
    Found 1-bit register for signal <newRxData>.
    Found 4-bit register for signal <count16>.
    Found 4-bit register for signal <bitCount>.
    Found 8-bit register for signal <dataBuf>.
    Found 8-bit register for signal <rxData>.
    Found 4-bit adder for signal <count16[3]_GND_28_o_add_1_OUT> created at line 48.
    Found 4-bit adder for signal <bitCount[3]_GND_28_o_add_6_OUT> created at line 77.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <uartRx> synthesized.

Synthesizing Unit <uartParser>.
    Related source file is "/home/shomec/p/peteraa/Documents/oving0/oving0/src/framework/uart/uartParser.vhd".
        AW = 16
    Found 1-bit register for signal <sTxBusy>.
    Found 1-bit register for signal <readOp>.
    Found 1-bit register for signal <writeOp>.
    Found 1-bit register for signal <binReadOp>.
    Found 1-bit register for signal <binWriteOp>.
    Found 1-bit register for signal <sendStatFlag>.
    Found 1-bit register for signal <addrAutoInc>.
    Found 1-bit register for signal <iReadReq>.
    Found 1-bit register for signal <iIntRead>.
    Found 1-bit register for signal <iWriteReq>.
    Found 1-bit register for signal <iIntWrite>.
    Found 1-bit register for signal <readDone>.
    Found 1-bit register for signal <readDoneS>.
    Found 1-bit register for signal <newTxData>.
    Found 8-bit register for signal <dataParam>.
    Found 8-bit register for signal <binByteCount>.
    Found 8-bit register for signal <intWrData>.
    Found 8-bit register for signal <readDataS>.
    Found 8-bit register for signal <txData>.
    Found 16-bit register for signal <addrParam>.
    Found 16-bit register for signal <iIntAddress>.
    Found 3-bit register for signal <txSm>.
    Found 4-bit register for signal <mainSm>.
    Found finite state machine <FSM_2> for signal <mainSm>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 41                                             |
    | Inputs             | 10                                             |
    | Outputs            | 10                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | clr (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <txSm>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 8                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | clr (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <iIntAddress[15]_GND_53_o_add_85_OUT> created at line 414.
    Found 8-bit subtractor for signal <GND_53_o_GND_53_o_sub_73_OUT<7:0>> created at line 354.
    Found 8-bit comparator lessequal for signal <n0169> created at line 518
    Found 8-bit comparator lessequal for signal <n0171> created at line 518
    Found 8-bit comparator lessequal for signal <n0174> created at line 519
    Found 8-bit comparator lessequal for signal <n0176> created at line 519
    Found 8-bit comparator lessequal for signal <n0180> created at line 520
    Found 8-bit comparator lessequal for signal <n0182> created at line 520
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  86 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred  32 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <uartParser> synthesized.
RTL-Simplification CPUSTAT: 0.11 
RTL-BasicInf CPUSTAT: 0.48 
RTL-BasicOpt CPUSTAT: 0.00 
RTL-Remain-Bus CPUSTAT: 0.01 

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x8-bit dual-port RAM                               : 1
# Adders/Subtractors                                   : 13
 16-bit adder                                          : 1
 16-bit addsub                                         : 1
 32-bit adder                                          : 1
 32-bit addsub                                         : 1
 4-bit adder                                           : 4
 8-bit adder                                           : 1
 8-bit addsub                                          : 1
 8-bit subtractor                                      : 3
# Registers                                            : 42
 1-bit register                                        : 20
 16-bit register                                       : 3
 2-bit register                                        : 1
 32-bit register                                       : 1
 4-bit register                                        : 4
 8-bit register                                        : 12
 9-bit register                                        : 1
# Latches                                              : 9
 1-bit latch                                           : 9
# Comparators                                          : 7
 16-bit comparator lessequal                           : 1
 8-bit comparator lessequal                            : 6
# Multiplexers                                         : 53
 1-bit 2-to-1 multiplexer                              : 22
 16-bit 2-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 17
 8-bit 4-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 3

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <src/framework/RPNDataMem.ngc>.
Loading core <RPNDataMem> for timing and area information for instance <RPNDataMemInst>.

Synthesizing (advanced) Unit <InstructionBuffer>.
The following registers are absorbed into counter <remainingInstructions>: 1 register on signal <remainingInstructions>.
Unit <InstructionBuffer> synthesized (advanced).

Synthesizing (advanced) Unit <baudGen>.
The following registers are absorbed into accumulator <counter>: 1 register on signal <counter>.
Unit <baudGen> synthesized (advanced).

Synthesizing (advanced) Unit <stack>.
The following registers are absorbed into counter <stack_ptr>: 1 register on signal <stack_ptr>.
Unit <stack> synthesized (advanced).

Synthesizing (advanced) Unit <storage>.
INFO:Xst:3030 - HDL ADVISOR - Register <stack_top> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_ram> for implementation on block RAM resources if you made this reset synchronous instead.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <n0012>         |          |
    |     diA            | connected to signal <stack_in>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     addrB          | connected to signal <_n0023>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3031 - HDL ADVISOR - The RAM <Mram_ram> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
Unit <storage> synthesized (advanced).

Synthesizing (advanced) Unit <uartParser>.
The following registers are absorbed into counter <binByteCount>: 1 register on signal <binByteCount>.
Unit <uartParser> synthesized (advanced).

Synthesizing (advanced) Unit <uartRx>.
The following registers are absorbed into counter <count16>: 1 register on signal <count16>.
The following registers are absorbed into counter <bitCount>: 1 register on signal <bitCount>.
Unit <uartRx> synthesized (advanced).

Synthesizing (advanced) Unit <uartTx>.
The following registers are absorbed into counter <bitCount>: 1 register on signal <bitCount>.
The following registers are absorbed into counter <count16>: 1 register on signal <count16>.
Unit <uartTx> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x8-bit dual-port distributed RAM                   : 1
# Adders/Subtractors                                   : 5
 16-bit adder                                          : 1
 8-bit adder                                           : 2
 8-bit addsub                                          : 1
 8-bit subtractor                                      : 1
# Counters                                             : 7
 32-bit updown counter                                 : 1
 4-bit up counter                                      : 4
 8-bit down counter                                    : 2
# Accumulators                                         : 1
 16-bit updown accumulator                             : 1
# Registers                                            : 143
 Flip-Flops                                            : 143
# Comparators                                          : 7
 16-bit comparator lessequal                           : 1
 8-bit comparator lessequal                            : 6
# Multiplexers                                         : 60
 1-bit 2-to-1 multiplexer                              : 38
 16-bit 2-to-1 multiplexer                             : 5
 8-bit 2-to-1 multiplexer                              : 13
 8-bit 4-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <RPNC/control/FSM_0> on signal <state[1:8]> with one-hot encoding.
----------------------------
 State          | Encoding
----------------------------
 s_idle         | 00000001
 s_fetch        | 00000010
 s_decode       | 00000100
 s_push_operand | 00010000
 s_pop_b        | 00001000
 s_pop_a        | 00100000
 s_compute      | 01000000
 s_push         | 10000000
----------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <InstrBufferInst/UARTHandlerInst/up/FSM_2> on signal <mainSm[1:4]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0101  | 0001
 0001  | 0011
 0011  | 0010
 1000  | 0110
 0010  | 0111
 0100  | 0101
 1001  | 0100
 1010  | 1100
 1011  | 1101
 1100  | 1111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <InstrBufferInst/UARTHandlerInst/up/FSM_1> on signal <txSm[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 100   | 100
 101   | 101
 110   | 110
-------------------

Optimizing unit <RPNSystem> ...

Optimizing unit <stack_machine> ...

Optimizing unit <control> ...

Optimizing unit <storage> ...

Optimizing unit <InstructionBuffer> ...

Optimizing unit <uartParser> ...

Optimizing unit <uartTx> ...

Optimizing unit <uartRx> ...
WARNING:Xst:2677 - Node <RPNC/stack/stack_ptr_31> of sequential type is unconnected in block <RPNSystem>.
WARNING:Xst:2677 - Node <RPNC/stack/stack_ptr_30> of sequential type is unconnected in block <RPNSystem>.
WARNING:Xst:2677 - Node <RPNC/stack/stack_ptr_29> of sequential type is unconnected in block <RPNSystem>.
WARNING:Xst:2677 - Node <RPNC/stack/stack_ptr_28> of sequential type is unconnected in block <RPNSystem>.
WARNING:Xst:2677 - Node <RPNC/stack/stack_ptr_27> of sequential type is unconnected in block <RPNSystem>.
WARNING:Xst:2677 - Node <RPNC/stack/stack_ptr_26> of sequential type is unconnected in block <RPNSystem>.
WARNING:Xst:2677 - Node <RPNC/stack/stack_ptr_25> of sequential type is unconnected in block <RPNSystem>.
WARNING:Xst:2677 - Node <RPNC/stack/stack_ptr_24> of sequential type is unconnected in block <RPNSystem>.
WARNING:Xst:2677 - Node <RPNC/stack/stack_ptr_23> of sequential type is unconnected in block <RPNSystem>.
WARNING:Xst:2677 - Node <RPNC/stack/stack_ptr_22> of sequential type is unconnected in block <RPNSystem>.
WARNING:Xst:2677 - Node <RPNC/stack/stack_ptr_21> of sequential type is unconnected in block <RPNSystem>.
WARNING:Xst:2677 - Node <RPNC/stack/stack_ptr_20> of sequential type is unconnected in block <RPNSystem>.
WARNING:Xst:2677 - Node <RPNC/stack/stack_ptr_19> of sequential type is unconnected in block <RPNSystem>.
WARNING:Xst:2677 - Node <RPNC/stack/stack_ptr_18> of sequential type is unconnected in block <RPNSystem>.
WARNING:Xst:2677 - Node <RPNC/stack/stack_ptr_17> of sequential type is unconnected in block <RPNSystem>.
WARNING:Xst:2677 - Node <RPNC/stack/stack_ptr_16> of sequential type is unconnected in block <RPNSystem>.
WARNING:Xst:2677 - Node <RPNC/stack/stack_ptr_15> of sequential type is unconnected in block <RPNSystem>.
WARNING:Xst:2677 - Node <RPNC/stack/stack_ptr_14> of sequential type is unconnected in block <RPNSystem>.
WARNING:Xst:2677 - Node <RPNC/stack/stack_ptr_13> of sequential type is unconnected in block <RPNSystem>.
WARNING:Xst:2677 - Node <RPNC/stack/stack_ptr_12> of sequential type is unconnected in block <RPNSystem>.
WARNING:Xst:2677 - Node <RPNC/stack/stack_ptr_11> of sequential type is unconnected in block <RPNSystem>.
WARNING:Xst:2677 - Node <RPNC/stack/stack_ptr_10> of sequential type is unconnected in block <RPNSystem>.
WARNING:Xst:2677 - Node <RPNC/stack/stack_ptr_9> of sequential type is unconnected in block <RPNSystem>.
WARNING:Xst:2677 - Node <RPNC/stack/stack_ptr_8> of sequential type is unconnected in block <RPNSystem>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block RPNSystem, actual ratio is 5.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 214
 Flip-Flops                                            : 214

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : RPNSystem.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 494
#      GND                         : 2
#      INV                         : 10
#      LUT1                        : 19
#      LUT2                        : 29
#      LUT3                        : 65
#      LUT4                        : 53
#      LUT5                        : 45
#      LUT6                        : 143
#      MUXCY                       : 58
#      MUXF7                       : 4
#      VCC                         : 2
#      XORCY                       : 64
# FlipFlops/Latches                : 223
#      FDC                         : 58
#      FDCE                        : 143
#      FDP                         : 5
#      FDRE                        : 8
#      LD                          : 9
# RAMS                             : 17
#      RAM64M                      : 8
#      RAM64X1D                    : 8
#      RAMB8BWER                   : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 7
#      IBUF                        : 2
#      OBUF                        : 5

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:             223  out of  18224     1%  
 Number of Slice LUTs:                  412  out of   9112     4%  
    Number used as Logic:               364  out of   9112     3%  
    Number used as Memory:               48  out of   2176     2%  
       Number used as RAM:               48

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    450
   Number with an unused Flip Flop:     227  out of    450    50%  
   Number with an unused LUT:            38  out of    450     8%  
   Number of fully used LUT-FF pairs:   185  out of    450    41%  
   Number of unique control sets:        33

IO Utilization: 
 Number of IOs:                           8
 Number of bonded IOBs:                   8  out of    232     3%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)       | Load  |
-----------------------------------+-----------------------------+-------+
clk                                | BUFGP                       | 231   |
RPNC/control/state_FSM_FFd2        | NONE(RPNC/control/alu_sel)  | 1     |
RPNC/control/state_FSM_FFd7        | NONE(RPNC/control/op_code_0)| 8     |
-----------------------------------+-----------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 8.892ns (Maximum Frequency: 112.461MHz)
   Minimum input arrival time before clock: 4.256ns
   Maximum output required time after clock: 6.792ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.892ns (frequency: 112.461MHz)
  Total number of paths / destination ports: 9974 / 625
-------------------------------------------------------------------------
Delay:               8.892ns (Levels of Logic = 6)
  Source:            RPNC/control/state_FSM_FFd3 (FF)
  Destination:       RPNC/stack/store/stack_top_7 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: RPNC/control/state_FSM_FFd3 to RPNC/stack/store/stack_top_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             16   0.633   1.320  RPNC/control/state_FSM_FFd3 (RPNC/control/state_FSM_FFd3)
     LUT2:I0->O            2   0.373   0.726  RPNC/control/state_pop1 (RPNC/pop)
     LUT6:I5->O            4   0.373   0.804  RPNC/stack/store/Mmux__n0023611 (RPNC/stack/store/N31)
     LUT2:I1->O            8   0.373   0.943  RPNC/stack/store/Mmux__n002361_1 (RPNC/stack/store/Mmux__n002361)
     RAM64X1D:DPRA5->DPO    1   0.333   1.060  RPNC/stack/store/Mram_ram91 (RPNC/stack/store/N56)
     LUT6:I2->O            1   0.364   0.682  RPNC/stack/store/Mmux_BUS_0019_stack_in[7]_mux_6_OUT7_SW0 (N12)
     LUT5:I4->O            1   0.373   0.000  RPNC/stack/store/Mmux_BUS_0019_stack_in[7]_mux_6_OUT7 (RPNC/stack/store/BUS_0019_stack_in[7]_mux_6_OUT<6>)
     FDC:D                     0.142          RPNC/stack/store/stack_top_6
    ----------------------------------------
    Total                      8.892ns (3.357ns logic, 5.535ns route)
                                       (37.8% logic, 62.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 175 / 175
-------------------------------------------------------------------------
Offset:              4.256ns (Levels of Logic = 1)
  Source:            reset (PAD)
  Destination:       InstrBufferInst/UARTHandlerInst/ut/bg/counter_15 (FF)
  Destination Clock: clk rising

  Data Path: reset to InstrBufferInst/UARTHandlerInst/ut/bg/counter_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           174   1.328   2.387  reset_IBUF (reset_IBUF)
     FDCE:CLR                  0.541          InstrBufferInst/RPNCResetSignal
    ----------------------------------------
    Total                      4.256ns (1.869ns logic, 2.387ns route)
                                       (43.9% logic, 56.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 9 / 2
-------------------------------------------------------------------------
Offset:              6.792ns (Levels of Logic = 3)
  Source:            InstrBufferInst/remainingInstructions_4 (FF)
  Destination:       leds<3> (PAD)
  Source Clock:      clk rising

  Data Path: InstrBufferInst/remainingInstructions_4 to leds<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.633   1.054  InstrBufferInst/remainingInstructions_4 (InstrBufferInst/remainingInstructions_4)
     LUT3:I0->O            1   0.373   0.682  InstrBufferInst/empty<7>_SW0 (N32)
     LUT6:I5->O            3   0.373   0.765  InstrBufferInst/empty<7> (leds_3_OBUF)
     OBUF:I->O                 2.912          leds_3_OBUF (leds<3>)
    ----------------------------------------
    Total                      6.792ns (4.291ns logic, 2.501ns route)
                                       (63.2% logic, 36.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock RPNC/control/state_FSM_FFd2
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
RPNC/control/state_FSM_FFd7|         |         |    3.302|         |
---------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock RPNC/control/state_FSM_FFd7
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |         |         |    3.787|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------------------+---------+---------+---------+---------+
                           | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock               |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------+---------+---------+---------+---------+
RPNC/control/state_FSM_FFd2|         |    5.365|         |         |
RPNC/control/state_FSM_FFd7|         |    3.595|         |         |
clk                        |    8.892|         |         |         |
---------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.00 secs
 
--> 


Total memory usage is 144804 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   33 (   0 filtered)
Number of infos    :    6 (   0 filtered)

