// Seed: 4004957311
module module_0;
  assign module_1.id_2 = 0;
  wire id_1, id_2, id_3, id_4, id_5, id_6, id_7;
  wire id_8;
  wire id_9, id_10, id_11, id_12;
  integer id_13;
  wire id_14, id_15;
endmodule
module module_1 (
    input uwire id_0,
    output tri0 id_1,
    output wor id_2,
    output wand id_3,
    input tri1 id_4,
    input supply0 id_5,
    output tri0 id_6,
    input wire id_7
);
  assign id_1 = 1;
  wire id_9;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri1 id_0,
    input supply0 id_1,
    input wire id_2,
    input uwire id_3,
    output tri0 id_4,
    input wor id_5,
    input tri0 id_6
);
  wire id_8;
  module_0 modCall_1 ();
endmodule
