set ::env(PROJECT_NAME) PoC-Examples
set ::env(DESIGN_TOP) fifo_ic_assembly_hwtb
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/PoC-Examples/src/fifo
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/PoC-Examples/src/fifo/fifo_ic_assembly_hwtb.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) OpenCores_designs
