<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.9.1"/>
<title>SMT_Oven: DMA_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">SMT_Oven
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.9.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="hierarchy.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_d_m_a___type.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_d_m_a___type-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">DMA_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer___g_r_o_u_p.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___d_m_a0___peripheral__access__layer___g_r_o_u_p.html">DMA0 Peripheral Access Layer</a> &raquo; <a class="el" href="group___d_m_a0__structs___g_r_o_u_p.html">DMA0 struct</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_m_k22_d5_8h_source.html">MK22D5.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:a664cf4b368fc388926bd0e6d6822248f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a664cf4b368fc388926bd0e6d6822248f">CR</a></td></tr>
<tr class="memdesc:a664cf4b368fc388926bd0e6d6822248f"><td class="mdescLeft">&#160;</td><td class="mdescRight">0000: Control Register  <a href="#a664cf4b368fc388926bd0e6d6822248f">More...</a><br /></td></tr>
<tr class="separator:a664cf4b368fc388926bd0e6d6822248f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaffcb82be7f60e866d66565340dc515"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#abaffcb82be7f60e866d66565340dc515">ES</a></td></tr>
<tr class="memdesc:abaffcb82be7f60e866d66565340dc515"><td class="mdescLeft">&#160;</td><td class="mdescRight">0004: Error Status Register  <a href="#abaffcb82be7f60e866d66565340dc515">More...</a><br /></td></tr>
<tr class="separator:abaffcb82be7f60e866d66565340dc515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aab9ede03d6ba0d3a9b7f6af5f87b8ee0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#aab9ede03d6ba0d3a9b7f6af5f87b8ee0">RESERVED0</a></td></tr>
<tr class="separator:aab9ede03d6ba0d3a9b7f6af5f87b8ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a238b1b4eca36a89065db2194e939b150"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a238b1b4eca36a89065db2194e939b150">ERQ</a></td></tr>
<tr class="memdesc:a238b1b4eca36a89065db2194e939b150"><td class="mdescLeft">&#160;</td><td class="mdescRight">000C: Enable Request Register  <a href="#a238b1b4eca36a89065db2194e939b150">More...</a><br /></td></tr>
<tr class="separator:a238b1b4eca36a89065db2194e939b150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec2c9d48ffb6dc692fe585a2b85a21f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#aec2c9d48ffb6dc692fe585a2b85a21f1">RESERVED1</a></td></tr>
<tr class="separator:aec2c9d48ffb6dc692fe585a2b85a21f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad36396daed0b605efbbca1034b25dca6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ad36396daed0b605efbbca1034b25dca6">EEI</a></td></tr>
<tr class="memdesc:ad36396daed0b605efbbca1034b25dca6"><td class="mdescLeft">&#160;</td><td class="mdescRight">0014: Enable Error Interrupt Register  <a href="#ad36396daed0b605efbbca1034b25dca6">More...</a><br /></td></tr>
<tr class="separator:ad36396daed0b605efbbca1034b25dca6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7b2be4f889b706c67eec2aa19d296d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ab7b2be4f889b706c67eec2aa19d296d0">CEEI</a></td></tr>
<tr class="memdesc:ab7b2be4f889b706c67eec2aa19d296d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">0018: Clear Enable Error Interrupt Register  <a href="#ab7b2be4f889b706c67eec2aa19d296d0">More...</a><br /></td></tr>
<tr class="separator:ab7b2be4f889b706c67eec2aa19d296d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3c87cb018aa5aa7f1cd627b3ffad941"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#aa3c87cb018aa5aa7f1cd627b3ffad941">SEEI</a></td></tr>
<tr class="memdesc:aa3c87cb018aa5aa7f1cd627b3ffad941"><td class="mdescLeft">&#160;</td><td class="mdescRight">0019: Set Enable Error Interrupt Register  <a href="#aa3c87cb018aa5aa7f1cd627b3ffad941">More...</a><br /></td></tr>
<tr class="separator:aa3c87cb018aa5aa7f1cd627b3ffad941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa87671f75510a3ccf7987c5ef683d40"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#aaa87671f75510a3ccf7987c5ef683d40">CERQ</a></td></tr>
<tr class="memdesc:aaa87671f75510a3ccf7987c5ef683d40"><td class="mdescLeft">&#160;</td><td class="mdescRight">001A: Clear Enable Request Register  <a href="#aaa87671f75510a3ccf7987c5ef683d40">More...</a><br /></td></tr>
<tr class="separator:aaa87671f75510a3ccf7987c5ef683d40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa748a20e0211655999242fa0697fcfd0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#aa748a20e0211655999242fa0697fcfd0">SERQ</a></td></tr>
<tr class="memdesc:aa748a20e0211655999242fa0697fcfd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">001B: Set Enable Request Register  <a href="#aa748a20e0211655999242fa0697fcfd0">More...</a><br /></td></tr>
<tr class="separator:aa748a20e0211655999242fa0697fcfd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96b2cab7238911194871a50890b46262"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a96b2cab7238911194871a50890b46262">CDNE</a></td></tr>
<tr class="memdesc:a96b2cab7238911194871a50890b46262"><td class="mdescLeft">&#160;</td><td class="mdescRight">001C: Clear DONE Status Bit Register  <a href="#a96b2cab7238911194871a50890b46262">More...</a><br /></td></tr>
<tr class="separator:a96b2cab7238911194871a50890b46262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b7531a61f2523da000ffb17dd9c2739"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a9b7531a61f2523da000ffb17dd9c2739">SSRT</a></td></tr>
<tr class="memdesc:a9b7531a61f2523da000ffb17dd9c2739"><td class="mdescLeft">&#160;</td><td class="mdescRight">001D: Set START Bit Register  <a href="#a9b7531a61f2523da000ffb17dd9c2739">More...</a><br /></td></tr>
<tr class="separator:a9b7531a61f2523da000ffb17dd9c2739"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3058b19c540c537a5f8c45bc5da6a5de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a3058b19c540c537a5f8c45bc5da6a5de">CERR</a></td></tr>
<tr class="memdesc:a3058b19c540c537a5f8c45bc5da6a5de"><td class="mdescLeft">&#160;</td><td class="mdescRight">001E: Clear Error Register  <a href="#a3058b19c540c537a5f8c45bc5da6a5de">More...</a><br /></td></tr>
<tr class="separator:a3058b19c540c537a5f8c45bc5da6a5de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f4b9e922f08762c8913e026e3b34a03"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a6f4b9e922f08762c8913e026e3b34a03">CINT</a></td></tr>
<tr class="memdesc:a6f4b9e922f08762c8913e026e3b34a03"><td class="mdescLeft">&#160;</td><td class="mdescRight">001F: Clear Interrupt Request Register  <a href="#a6f4b9e922f08762c8913e026e3b34a03">More...</a><br /></td></tr>
<tr class="separator:a6f4b9e922f08762c8913e026e3b34a03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6404b6e0e766bcacf99578d2336c2956"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a6404b6e0e766bcacf99578d2336c2956">RESERVED2</a></td></tr>
<tr class="separator:a6404b6e0e766bcacf99578d2336c2956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afad526bde6762b30554725cead19dec2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#afad526bde6762b30554725cead19dec2">INT</a></td></tr>
<tr class="memdesc:afad526bde6762b30554725cead19dec2"><td class="mdescLeft">&#160;</td><td class="mdescRight">0024: Interrupt Request Register  <a href="#afad526bde6762b30554725cead19dec2">More...</a><br /></td></tr>
<tr class="separator:afad526bde6762b30554725cead19dec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b0b4b55ae79453d7f3a475a38c6b459"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a9b0b4b55ae79453d7f3a475a38c6b459">RESERVED3</a></td></tr>
<tr class="separator:a9b0b4b55ae79453d7f3a475a38c6b459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb6f9d066790021df0cf7aa335824381"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#afb6f9d066790021df0cf7aa335824381">ERR</a></td></tr>
<tr class="memdesc:afb6f9d066790021df0cf7aa335824381"><td class="mdescLeft">&#160;</td><td class="mdescRight">002C: Error Register  <a href="#afb6f9d066790021df0cf7aa335824381">More...</a><br /></td></tr>
<tr class="separator:afb6f9d066790021df0cf7aa335824381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91850c7c468d60c56afafc808795e33f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a91850c7c468d60c56afafc808795e33f">RESERVED4</a></td></tr>
<tr class="separator:a91850c7c468d60c56afafc808795e33f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a597d98ef47d0b50b604f6afccc3c28dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a597d98ef47d0b50b604f6afccc3c28dd">HRS</a></td></tr>
<tr class="memdesc:a597d98ef47d0b50b604f6afccc3c28dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">0034: Hardware Request Status Register  <a href="#a597d98ef47d0b50b604f6afccc3c28dd">More...</a><br /></td></tr>
<tr class="separator:a597d98ef47d0b50b604f6afccc3c28dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ae9950c82a032aeb8c44824fd4a578f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a2ae9950c82a032aeb8c44824fd4a578f">RESERVED5</a> [50]</td></tr>
<tr class="separator:a2ae9950c82a032aeb8c44824fd4a578f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae58a58530d1661b300d5f238ca0a108c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ae58a58530d1661b300d5f238ca0a108c">DCHPRI3</a></td></tr>
<tr class="memdesc:ae58a58530d1661b300d5f238ca0a108c"><td class="mdescLeft">&#160;</td><td class="mdescRight">0100: Channel 3 Priority Register  <a href="#ae58a58530d1661b300d5f238ca0a108c">More...</a><br /></td></tr>
<tr class="separator:ae58a58530d1661b300d5f238ca0a108c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4abf6224f088c016546122a284327aa2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a4abf6224f088c016546122a284327aa2">DCHPRI2</a></td></tr>
<tr class="memdesc:a4abf6224f088c016546122a284327aa2"><td class="mdescLeft">&#160;</td><td class="mdescRight">0101: Channel 2 Priority Register  <a href="#a4abf6224f088c016546122a284327aa2">More...</a><br /></td></tr>
<tr class="separator:a4abf6224f088c016546122a284327aa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd7754aad314076952f14a01904df95a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#abd7754aad314076952f14a01904df95a">DCHPRI1</a></td></tr>
<tr class="memdesc:abd7754aad314076952f14a01904df95a"><td class="mdescLeft">&#160;</td><td class="mdescRight">0102: Channel 1 Priority Register  <a href="#abd7754aad314076952f14a01904df95a">More...</a><br /></td></tr>
<tr class="separator:abd7754aad314076952f14a01904df95a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a851878c52a9039091ea516b47e2fe0f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a851878c52a9039091ea516b47e2fe0f4">DCHPRI0</a></td></tr>
<tr class="memdesc:a851878c52a9039091ea516b47e2fe0f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">0103: Channel 0 Priority Register  <a href="#a851878c52a9039091ea516b47e2fe0f4">More...</a><br /></td></tr>
<tr class="separator:a851878c52a9039091ea516b47e2fe0f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6aa09d24a95848d451a7a8415bbede9e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a6aa09d24a95848d451a7a8415bbede9e">DCHPRI7</a></td></tr>
<tr class="memdesc:a6aa09d24a95848d451a7a8415bbede9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">0104: Channel 7 Priority Register  <a href="#a6aa09d24a95848d451a7a8415bbede9e">More...</a><br /></td></tr>
<tr class="separator:a6aa09d24a95848d451a7a8415bbede9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbc2da10712e9c4ca6a00d8faa6ff6fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#abbc2da10712e9c4ca6a00d8faa6ff6fa">DCHPRI6</a></td></tr>
<tr class="memdesc:abbc2da10712e9c4ca6a00d8faa6ff6fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">0105: Channel 6 Priority Register  <a href="#abbc2da10712e9c4ca6a00d8faa6ff6fa">More...</a><br /></td></tr>
<tr class="separator:abbc2da10712e9c4ca6a00d8faa6ff6fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50f4f0c1434366f9378ab00ce2b4259f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a50f4f0c1434366f9378ab00ce2b4259f">DCHPRI5</a></td></tr>
<tr class="memdesc:a50f4f0c1434366f9378ab00ce2b4259f"><td class="mdescLeft">&#160;</td><td class="mdescRight">0106: Channel 5 Priority Register  <a href="#a50f4f0c1434366f9378ab00ce2b4259f">More...</a><br /></td></tr>
<tr class="separator:a50f4f0c1434366f9378ab00ce2b4259f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae89d8ee1fe06168e6a498d52135a0fee"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ae89d8ee1fe06168e6a498d52135a0fee">DCHPRI4</a></td></tr>
<tr class="memdesc:ae89d8ee1fe06168e6a498d52135a0fee"><td class="mdescLeft">&#160;</td><td class="mdescRight">0107: Channel 4 Priority Register  <a href="#ae89d8ee1fe06168e6a498d52135a0fee">More...</a><br /></td></tr>
<tr class="separator:ae89d8ee1fe06168e6a498d52135a0fee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfcf20e260c1f3e62c62894d964f7270"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#acfcf20e260c1f3e62c62894d964f7270">DCHPRI11</a></td></tr>
<tr class="memdesc:acfcf20e260c1f3e62c62894d964f7270"><td class="mdescLeft">&#160;</td><td class="mdescRight">0108: Channel 11 Priority Register  <a href="#acfcf20e260c1f3e62c62894d964f7270">More...</a><br /></td></tr>
<tr class="separator:acfcf20e260c1f3e62c62894d964f7270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03cd2081beed22203536248bfb252ee1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a03cd2081beed22203536248bfb252ee1">DCHPRI10</a></td></tr>
<tr class="memdesc:a03cd2081beed22203536248bfb252ee1"><td class="mdescLeft">&#160;</td><td class="mdescRight">0109: Channel 10 Priority Register  <a href="#a03cd2081beed22203536248bfb252ee1">More...</a><br /></td></tr>
<tr class="separator:a03cd2081beed22203536248bfb252ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1275238c5c1cea15e0850d662d1f30f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ae1275238c5c1cea15e0850d662d1f30f">DCHPRI9</a></td></tr>
<tr class="memdesc:ae1275238c5c1cea15e0850d662d1f30f"><td class="mdescLeft">&#160;</td><td class="mdescRight">010A: Channel 9 Priority Register  <a href="#ae1275238c5c1cea15e0850d662d1f30f">More...</a><br /></td></tr>
<tr class="separator:ae1275238c5c1cea15e0850d662d1f30f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66813716e63ebf054f73013d5e8e4365"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a66813716e63ebf054f73013d5e8e4365">DCHPRI8</a></td></tr>
<tr class="memdesc:a66813716e63ebf054f73013d5e8e4365"><td class="mdescLeft">&#160;</td><td class="mdescRight">010B: Channel 8 Priority Register  <a href="#a66813716e63ebf054f73013d5e8e4365">More...</a><br /></td></tr>
<tr class="separator:a66813716e63ebf054f73013d5e8e4365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab22cb53ea11ed72fb7d13e6360ea7796"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ab22cb53ea11ed72fb7d13e6360ea7796">DCHPRI15</a></td></tr>
<tr class="memdesc:ab22cb53ea11ed72fb7d13e6360ea7796"><td class="mdescLeft">&#160;</td><td class="mdescRight">010C: Channel 15 Priority Register  <a href="#ab22cb53ea11ed72fb7d13e6360ea7796">More...</a><br /></td></tr>
<tr class="separator:ab22cb53ea11ed72fb7d13e6360ea7796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a660bf74d1bc09d545df004079454f8d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a660bf74d1bc09d545df004079454f8d3">DCHPRI14</a></td></tr>
<tr class="memdesc:a660bf74d1bc09d545df004079454f8d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">010D: Channel 14 Priority Register  <a href="#a660bf74d1bc09d545df004079454f8d3">More...</a><br /></td></tr>
<tr class="separator:a660bf74d1bc09d545df004079454f8d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac63d4cefc0d8fbf64086796fd817ff55"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#ac63d4cefc0d8fbf64086796fd817ff55">DCHPRI13</a></td></tr>
<tr class="memdesc:ac63d4cefc0d8fbf64086796fd817ff55"><td class="mdescLeft">&#160;</td><td class="mdescRight">010E: Channel 13 Priority Register  <a href="#ac63d4cefc0d8fbf64086796fd817ff55">More...</a><br /></td></tr>
<tr class="separator:ac63d4cefc0d8fbf64086796fd817ff55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e5fd529902d6f6fc845c79cc63cfd9b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a4e5fd529902d6f6fc845c79cc63cfd9b">DCHPRI12</a></td></tr>
<tr class="memdesc:a4e5fd529902d6f6fc845c79cc63cfd9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">010F: Channel 12 Priority Register  <a href="#a4e5fd529902d6f6fc845c79cc63cfd9b">More...</a><br /></td></tr>
<tr class="separator:a4e5fd529902d6f6fc845c79cc63cfd9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f44512641ffa272daf2c3b791eabc28"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#a1f44512641ffa272daf2c3b791eabc28">RESERVED6</a> [956]</td></tr>
<tr class="separator:a1f44512641ffa272daf2c3b791eabc28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa933023cbbddf30d737f98fc9b6d519c"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:abe0cbd596a2092dd684ef4d6d9fee6d9"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#aa1626bb4b8a54b48a89d0a1b8c022c05">SADDR</a></td></tr>
<tr class="memdesc:abe0cbd596a2092dd684ef4d6d9fee6d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">1000: Source Address  <a href="#abe0cbd596a2092dd684ef4d6d9fee6d9">More...</a><br /></td></tr>
<tr class="separator:abe0cbd596a2092dd684ef4d6d9fee6d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a538805795094ddbb053e3f805efc278b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#a3a4e489d108c859aaec96af80714654e">SOFF</a></td></tr>
<tr class="memdesc:a538805795094ddbb053e3f805efc278b"><td class="mdescLeft">&#160;</td><td class="mdescRight">1004: Signed Source Address Offset  <a href="#a538805795094ddbb053e3f805efc278b">More...</a><br /></td></tr>
<tr class="separator:a538805795094ddbb053e3f805efc278b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6baf34fd5052b3362177c0bd4c20da2e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#a3580edc8f45436923bf3c815fcb7d45b">ATTR</a></td></tr>
<tr class="memdesc:a6baf34fd5052b3362177c0bd4c20da2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">1006: Transfer Attributes  <a href="#a6baf34fd5052b3362177c0bd4c20da2e">More...</a><br /></td></tr>
<tr class="separator:a6baf34fd5052b3362177c0bd4c20da2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a022283b1856645176f28e2cca9b3b4ef"><td class="memItemLeft" >&#160;&#160;&#160;union {</td></tr>
<tr class="memitem:ad215d4e99440270c243ac55abde7c9a3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#a9babcf104a9abd52166f6a40054d3b08">NBYTES_MLNO</a></td></tr>
<tr class="memdesc:ad215d4e99440270c243ac55abde7c9a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; 1000: (size=0004)  <a href="#ad215d4e99440270c243ac55abde7c9a3">More...</a><br /></td></tr>
<tr class="separator:ad215d4e99440270c243ac55abde7c9a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94c0ed85fa0e5493f4cc12599b0ba443"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#a6b8476054f058853f49a684ece742f88">NBYTES_MLOFFNO</a></td></tr>
<tr class="memdesc:a94c0ed85fa0e5493f4cc12599b0ba443"><td class="mdescLeft">&#160;</td><td class="mdescRight">1008: Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled)  <a href="#a94c0ed85fa0e5493f4cc12599b0ba443">More...</a><br /></td></tr>
<tr class="separator:a94c0ed85fa0e5493f4cc12599b0ba443"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a721405e34abf99accecf37dbfd157c28"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#a5e0642c17b40d3ff9a5be9d5ba36ed22">NBYTES_MLOFFYES</a></td></tr>
<tr class="memdesc:a721405e34abf99accecf37dbfd157c28"><td class="mdescLeft">&#160;</td><td class="mdescRight">1008: Signed Minor Loop Offset (Minor Loop and Offset Enabled)  <a href="#a721405e34abf99accecf37dbfd157c28">More...</a><br /></td></tr>
<tr class="separator:a721405e34abf99accecf37dbfd157c28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a022283b1856645176f28e2cca9b3b4ef"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a022283b1856645176f28e2cca9b3b4ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8699a6a3bd7fe14f0a879a29d2983e08"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#a41bbed6bd0ab1bf8f00509380f2c5fe4">SLAST</a></td></tr>
<tr class="memdesc:a8699a6a3bd7fe14f0a879a29d2983e08"><td class="mdescLeft">&#160;</td><td class="mdescRight">100C: Last Source Address Adjustment  <a href="#a8699a6a3bd7fe14f0a879a29d2983e08">More...</a><br /></td></tr>
<tr class="separator:a8699a6a3bd7fe14f0a879a29d2983e08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeffe38232531198c3f03c14b6cbab3e8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#ae9784fb6be739584197fa99d875dcfe8">DADDR</a></td></tr>
<tr class="memdesc:aeffe38232531198c3f03c14b6cbab3e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">1010: Destination Address  <a href="#aeffe38232531198c3f03c14b6cbab3e8">More...</a><br /></td></tr>
<tr class="separator:aeffe38232531198c3f03c14b6cbab3e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1bf2222bf0b23afac4abf25f10b65ad"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#ac468a90e025787b52d04e6bcd4bb3b27">DOFF</a></td></tr>
<tr class="memdesc:aa1bf2222bf0b23afac4abf25f10b65ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">1014: Signed Destination Address Offset  <a href="#aa1bf2222bf0b23afac4abf25f10b65ad">More...</a><br /></td></tr>
<tr class="separator:aa1bf2222bf0b23afac4abf25f10b65ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a48f80f9b5ab89e9795ba7ff3506fc8"><td class="memItemLeft" >&#160;&#160;&#160;union {</td></tr>
<tr class="memitem:a2e6c53c8d1f726180faa88dde00cfa15"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#a96e8d9beb1b516edaf4b2ad84d2bce53">CITER_ELINKNO</a></td></tr>
<tr class="memdesc:a2e6c53c8d1f726180faa88dde00cfa15"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; 1000: (size=0002)  <a href="#a2e6c53c8d1f726180faa88dde00cfa15">More...</a><br /></td></tr>
<tr class="separator:a2e6c53c8d1f726180faa88dde00cfa15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e6953044a700cc5c208aa85a47a20f3"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#a13bef8e34ec3cc08fe52f0afd35fa9b1">CITER_ELINKYES</a></td></tr>
<tr class="memdesc:a0e6953044a700cc5c208aa85a47a20f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">1016: Current Minor Loop Link, Major Loop Count (Channel Linking Enabled)  <a href="#a0e6953044a700cc5c208aa85a47a20f3">More...</a><br /></td></tr>
<tr class="separator:a0e6953044a700cc5c208aa85a47a20f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a48f80f9b5ab89e9795ba7ff3506fc8"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a7a48f80f9b5ab89e9795ba7ff3506fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af274c1554a1443a665dda3f53a79be25"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#a1ebafefe1091184b0abdbef45e249da5">DLASTSGA</a></td></tr>
<tr class="memdesc:af274c1554a1443a665dda3f53a79be25"><td class="mdescLeft">&#160;</td><td class="mdescRight">1018: Last Destination Address Adjustment/Scatter Gather Address  <a href="#af274c1554a1443a665dda3f53a79be25">More...</a><br /></td></tr>
<tr class="separator:af274c1554a1443a665dda3f53a79be25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24d9d47a33f3af20917f4fc4a33ea6e4"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#a60b7ef52775eb2e3a56852fdeacc0975">CSR</a></td></tr>
<tr class="memdesc:a24d9d47a33f3af20917f4fc4a33ea6e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">101C: Control and Status  <a href="#a24d9d47a33f3af20917f4fc4a33ea6e4">More...</a><br /></td></tr>
<tr class="separator:a24d9d47a33f3af20917f4fc4a33ea6e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a339a405ddae5f766f8411dd60341ab68"><td class="memItemLeft" >&#160;&#160;&#160;union {</td></tr>
<tr class="memitem:a3808ae7844ca48d4885545a848dce8f9"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#aee2d5fcff4ca988778b0ee149090d722">BITER_ELINKNO</a></td></tr>
<tr class="memdesc:a3808ae7844ca48d4885545a848dce8f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">&lt; 1000: (size=0002)  <a href="#a3808ae7844ca48d4885545a848dce8f9">More...</a><br /></td></tr>
<tr class="separator:a3808ae7844ca48d4885545a848dce8f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a7dcbe90c21f80c31cb26bddba5fa63"><td class="memItemLeft" >&#160;&#160;&#160;&#160;&#160;&#160;<a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t&#160;&#160;&#160;<a class="el" href="struct_d_m_a___type.html#a464e53c6509e80088037269a63565219">BITER_ELINKYES</a></td></tr>
<tr class="memdesc:a3a7dcbe90c21f80c31cb26bddba5fa63"><td class="mdescLeft">&#160;</td><td class="mdescRight">101E: Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled)  <a href="#a3a7dcbe90c21f80c31cb26bddba5fa63">More...</a><br /></td></tr>
<tr class="separator:a3a7dcbe90c21f80c31cb26bddba5fa63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a339a405ddae5f766f8411dd60341ab68"><td class="memItemLeft" valign="top">&#160;&#160;&#160;}&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a339a405ddae5f766f8411dd60341ab68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa933023cbbddf30d737f98fc9b6d519c"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type.html#aa933023cbbddf30d737f98fc9b6d519c">TCD</a> [16]</td></tr>
<tr class="memdesc:aa933023cbbddf30d737f98fc9b6d519c"><td class="mdescLeft">&#160;</td><td class="mdescRight">1000: (cluster: size=0x0200, 512)  <a href="#aa933023cbbddf30d737f98fc9b6d519c">More...</a><br /></td></tr>
<tr class="separator:aa933023cbbddf30d737f98fc9b6d519c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a class="anchor" id="a3580edc8f45436923bf3c815fcb7d45b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DMA_Type::ATTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1006: Transfer Attributes </p>

</div>
</div>
<a class="anchor" id="aee2d5fcff4ca988778b0ee149090d722"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DMA_Type::BITER_ELINKNO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt; 1000: (size=0002) </p>
<p>101E: Beginning Minor Loop Link, Major Loop Count (Channel Linking Disabled) </p>

</div>
</div>
<a class="anchor" id="a464e53c6509e80088037269a63565219"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DMA_Type::BITER_ELINKYES</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>101E: Beginning Minor Loop Link, Major Loop Count (Channel Linking Enabled) </p>

</div>
</div>
<a class="anchor" id="a96b2cab7238911194871a50890b46262"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t DMA_Type::CDNE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>001C: Clear DONE Status Bit Register </p>

</div>
</div>
<a class="anchor" id="ab7b2be4f889b706c67eec2aa19d296d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t DMA_Type::CEEI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0018: Clear Enable Error Interrupt Register </p>

</div>
</div>
<a class="anchor" id="aaa87671f75510a3ccf7987c5ef683d40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t DMA_Type::CERQ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>001A: Clear Enable Request Register </p>

</div>
</div>
<a class="anchor" id="a3058b19c540c537a5f8c45bc5da6a5de"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t DMA_Type::CERR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>001E: Clear Error Register </p>

</div>
</div>
<a class="anchor" id="a6f4b9e922f08762c8913e026e3b34a03"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t DMA_Type::CINT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>001F: Clear Interrupt Request Register </p>

</div>
</div>
<a class="anchor" id="a96e8d9beb1b516edaf4b2ad84d2bce53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DMA_Type::CITER_ELINKNO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt; 1000: (size=0002) </p>
<p>1016: Current Minor Loop Link, Major Loop Count (Channel Linking Disabled) </p>

</div>
</div>
<a class="anchor" id="a13bef8e34ec3cc08fe52f0afd35fa9b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DMA_Type::CITER_ELINKYES</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1016: Current Minor Loop Link, Major Loop Count (Channel Linking Enabled) </p>

</div>
</div>
<a class="anchor" id="a664cf4b368fc388926bd0e6d6822248f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Type::CR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0000: Control Register </p>

</div>
</div>
<a class="anchor" id="a60b7ef52775eb2e3a56852fdeacc0975"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DMA_Type::CSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>101C: Control and Status </p>

</div>
</div>
<a class="anchor" id="ae9784fb6be739584197fa99d875dcfe8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Type::DADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1010: Destination Address </p>

</div>
</div>
<a class="anchor" id="a851878c52a9039091ea516b47e2fe0f4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DMA_Type::DCHPRI0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0103: Channel 0 Priority Register </p>

</div>
</div>
<a class="anchor" id="abd7754aad314076952f14a01904df95a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DMA_Type::DCHPRI1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0102: Channel 1 Priority Register </p>

</div>
</div>
<a class="anchor" id="a03cd2081beed22203536248bfb252ee1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DMA_Type::DCHPRI10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0109: Channel 10 Priority Register </p>

</div>
</div>
<a class="anchor" id="acfcf20e260c1f3e62c62894d964f7270"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DMA_Type::DCHPRI11</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0108: Channel 11 Priority Register </p>

</div>
</div>
<a class="anchor" id="a4e5fd529902d6f6fc845c79cc63cfd9b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DMA_Type::DCHPRI12</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>010F: Channel 12 Priority Register </p>

</div>
</div>
<a class="anchor" id="ac63d4cefc0d8fbf64086796fd817ff55"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DMA_Type::DCHPRI13</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>010E: Channel 13 Priority Register </p>

</div>
</div>
<a class="anchor" id="a660bf74d1bc09d545df004079454f8d3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DMA_Type::DCHPRI14</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>010D: Channel 14 Priority Register </p>

</div>
</div>
<a class="anchor" id="ab22cb53ea11ed72fb7d13e6360ea7796"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DMA_Type::DCHPRI15</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>010C: Channel 15 Priority Register </p>

</div>
</div>
<a class="anchor" id="a4abf6224f088c016546122a284327aa2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DMA_Type::DCHPRI2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0101: Channel 2 Priority Register </p>

</div>
</div>
<a class="anchor" id="ae58a58530d1661b300d5f238ca0a108c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DMA_Type::DCHPRI3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0100: Channel 3 Priority Register </p>

</div>
</div>
<a class="anchor" id="ae89d8ee1fe06168e6a498d52135a0fee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DMA_Type::DCHPRI4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0107: Channel 4 Priority Register </p>

</div>
</div>
<a class="anchor" id="a50f4f0c1434366f9378ab00ce2b4259f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DMA_Type::DCHPRI5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0106: Channel 5 Priority Register </p>

</div>
</div>
<a class="anchor" id="abbc2da10712e9c4ca6a00d8faa6ff6fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DMA_Type::DCHPRI6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0105: Channel 6 Priority Register </p>

</div>
</div>
<a class="anchor" id="a6aa09d24a95848d451a7a8415bbede9e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DMA_Type::DCHPRI7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0104: Channel 7 Priority Register </p>

</div>
</div>
<a class="anchor" id="a66813716e63ebf054f73013d5e8e4365"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DMA_Type::DCHPRI8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>010B: Channel 8 Priority Register </p>

</div>
</div>
<a class="anchor" id="ae1275238c5c1cea15e0850d662d1f30f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t DMA_Type::DCHPRI9</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>010A: Channel 9 Priority Register </p>

</div>
</div>
<a class="anchor" id="a1ebafefe1091184b0abdbef45e249da5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Type::DLASTSGA</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1018: Last Destination Address Adjustment/Scatter Gather Address </p>

</div>
</div>
<a class="anchor" id="ac468a90e025787b52d04e6bcd4bb3b27"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DMA_Type::DOFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1014: Signed Destination Address Offset </p>

</div>
</div>
<a class="anchor" id="ad36396daed0b605efbbca1034b25dca6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Type::EEI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0014: Enable Error Interrupt Register </p>

</div>
</div>
<a class="anchor" id="a238b1b4eca36a89065db2194e939b150"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Type::ERQ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>000C: Enable Request Register </p>

</div>
</div>
<a class="anchor" id="afb6f9d066790021df0cf7aa335824381"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Type::ERR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>002C: Error Register </p>

</div>
</div>
<a class="anchor" id="abaffcb82be7f60e866d66565340dc515"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t DMA_Type::ES</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0004: Error Status Register </p>

</div>
</div>
<a class="anchor" id="a597d98ef47d0b50b604f6afccc3c28dd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t DMA_Type::HRS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0034: Hardware Request Status Register </p>

</div>
</div>
<a class="anchor" id="afad526bde6762b30554725cead19dec2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Type::INT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0024: Interrupt Request Register </p>

</div>
</div>
<a class="anchor" id="a9babcf104a9abd52166f6a40054d3b08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Type::NBYTES_MLNO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>&lt; 1000: (size=0004) </p>
<p>1008: Minor Byte Count (Minor Loop Disabled) </p>

</div>
</div>
<a class="anchor" id="a6b8476054f058853f49a684ece742f88"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Type::NBYTES_MLOFFNO</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1008: Signed Minor Loop Offset (Minor Loop Enabled and Offset Disabled) </p>

</div>
</div>
<a class="anchor" id="a5e0642c17b40d3ff9a5be9d5ba36ed22"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Type::NBYTES_MLOFFYES</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1008: Signed Minor Loop Offset (Minor Loop and Offset Enabled) </p>

</div>
</div>
<a class="anchor" id="aab9ede03d6ba0d3a9b7f6af5f87b8ee0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t DMA_Type::RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aec2c9d48ffb6dc692fe585a2b85a21f1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t DMA_Type::RESERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a6404b6e0e766bcacf99578d2336c2956"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t DMA_Type::RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a9b0b4b55ae79453d7f3a475a38c6b459"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t DMA_Type::RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a91850c7c468d60c56afafc808795e33f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t DMA_Type::RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a2ae9950c82a032aeb8c44824fd4a578f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t DMA_Type::RESERVED5[50]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1f44512641ffa272daf2c3b791eabc28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t DMA_Type::RESERVED6[956]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aa1626bb4b8a54b48a89d0a1b8c022c05"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Type::SADDR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1000: Source Address </p>

</div>
</div>
<a class="anchor" id="aa3c87cb018aa5aa7f1cd627b3ffad941"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t DMA_Type::SEEI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0019: Set Enable Error Interrupt Register </p>

</div>
</div>
<a class="anchor" id="aa748a20e0211655999242fa0697fcfd0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t DMA_Type::SERQ</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>001B: Set Enable Request Register </p>

</div>
</div>
<a class="anchor" id="a41bbed6bd0ab1bf8f00509380f2c5fe4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t DMA_Type::SLAST</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>100C: Last Source Address Adjustment </p>

</div>
</div>
<a class="anchor" id="a3a4e489d108c859aaec96af80714654e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint16_t DMA_Type::SOFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1004: Signed Source Address Offset </p>

</div>
</div>
<a class="anchor" id="a9b7531a61f2523da000ffb17dd9c2739"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint8_t DMA_Type::SSRT</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>001D: Set START Bit Register </p>

</div>
</div>
<a class="anchor" id="aa933023cbbddf30d737f98fc9b6d519c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   DMA_Type::TCD[16]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>1000: (cluster: size=0x0200, 512) </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Project_Headers/<a class="el" href="_m_k22_d5_8h_source.html">MK22D5.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_d_m_a___type.html">DMA_Type</a></li>
    <li class="footer">Generated on Tue Sep 27 2016 09:56:30 for SMT_Oven by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.9.1 </li>
  </ul>
</div>
</body>
</html>
