# ERRORS
#--reset --dir=FWD_B --cfg=f32 --alg=DIRECT --attr=post_ops='square' mb5_ic32oc64_ih200oh190kh7sh1dh1ph1_iw22ow12kw7sw1dw1pw1
#--reset --skip-impl="ref_fused_convolution" --cfg=f32,u8s8u8 --attr=post_ops='relu;dw_k3s1p1;sqrt' ic256oc256_ih60oh20kh1ph0sh3_iw50ow25kw1pw0sw2
#--reset --dir=FWD_B --cfg=f32 --alg=DIRECT --attr=post_ops='sum;sum' mb8_ic32oc64_ih20oh10kh7sh1dh1ph1_iw22ow12kw7sw1dw1pw1

# UNIMPL
#--reset --dir=FWD_B --cfg=f32 --attr=oscale=common:2.25;post_ops='sum:1.5;relu:0.5' mb5_ic32oc64_ih200oh190kh7sh1dh1ph1_iw22ow12kw7sw1dw1pw1
#--reset --dir=FWD_B --cfg=f32 --alg=DIRECT --attr=oscale=common:0.6;post_ops='square:0.5' mb2_ic32oc32_ih13oh13kh3sh1dh0ph1_iw13ow13kw3sw1dw0pw1
#--reset --dir=FWD_B --cfg=f32 --alg=DIRECT --attr=oscale=common:0.6;post_ops='square:0.5' mb2_ic32oc32_ih13oh13kh3sh1dh0ph1_iw13ow13kw3sw1dw0pw1
#--reset --dir=FWD_B --cfg=f32 --attr=oscale=common:2.25 mb5_ic32oc64_ih200oh190kh7sh1dh1ph1_iw22ow12kw7sw1dw1pw1

# DEBUG oh. test_convolution_forward_u8s8s32 has s32 bias, not possible w/ benchdnn
#--reset --dir=FWD_B --cfg=u8s8s32 --stag=abx --wtag=ABcd4b16a4b --attr=oscale=common:0.30 mb2_ic32oc32_ih13oh12kh3sh1dh0ph0_iw13ow12kw3sw1dw0pw0


--reset --dir=FWD_B --cfg=f32 --alg=DIRECT mb2_ic32oc64_ih90oh80kh7sh1dh1ph1_iw22ow12kw7sw1dw1pw1
--reset --dir=FWD_B --cfg=f32 --alg=DIRECT mb6_g2ic32oc48_ih42oh40kh3sh1dh0ph0_iw27ow25kw3sw1dw0pw0
--reset --dir=FWD_B --cfg=f32 --alg=DIRECT mb7_g32ic32oc64_ih46oh44kh3sh1dh0ph0_iw28ow14kw3sw2dw0pw1
--reset --dir=FWD_B --cfg=f32 --alg=DIRECT mb4_ic32oc96_ih7oh7kh3sh1dh1ph2_iw129ow129kw9sw1dw1pw8
--reset --dir=FWD_D --cfg=f32 --alg=DIRECT mb4_ic32oc96_ih7oh7kh3sh1dh1ph2_iw129ow129kw9sw1dw1pw8

--reset --dir=FWD_B --cfg=f32 --stag=aBcd8b --wtag=aBCde8c8b --dtag=aBcd8b --alg=DIRECT mb2_g2ic16oc24_ih13oh11kh3sh1dh0ph0_iw13ow11kw3sw1dw0pw0

# oscale=common:2.25 is not accepted for f32 src -- enabled it
#    by removing the IMPLICATION for f32 that oscale is 1 (default attributes)
--reset --dir=FWD_B --cfg=f32 --alg=DIRECT --attr=oscale=common:2.25;post_ops='relu' mb8_ic32oc64_ih20oh10kh7sh1dh1ph1_iw22ow12kw7sw1dw1pw1
--reset --dir=FWD_B --cfg=f32 --alg=DIRECT --attr=oscale=common:2.25;post_ops='tanh' mb8_ic32oc64_ih20oh10kh7sh1dh1ph1_iw22ow12kw7sw1dw1pw1
--reset --dir=FWD_B --cfg=f32 --alg=DIRECT --attr=oscale=common:2.25;post_ops='linear:0.5:0.1' mb8_ic32oc64_ih20oh10kh7sh1dh1ph1_iw22ow12kw7sw1dw1pw1
--reset --cfg=f32 --dir=FWD_B --attr=oscale=common:2.25;post_ops='sum;relu' mb2_ic100oc500_ih27oh27kh3ph1_n"gemm_acc"

#--reset --dir=BWD_WB --cfg=f32 --alg=DIRECT mb2_ic32oc64_ih90oh80kh7sh1dh1ph1_iw22ow12kw7sw1dw1pw1
#--reset --dir=BWD_WB --cfg=f32 --alg=DIRECT mb6_g2ic32oc48_ih42oh40kh3sh1dh0ph0_iw27ow25kw3sw1dw0pw0
#--reset --dir=BWD_WB --cfg=f32 --alg=DIRECT mb7_g32ic32oc64_ih46oh44kh3sh1dh0ph0_iw28ow14kw3sw2dw0pw1
#--reset --dir=BWD_WB --cfg=f32 --alg=DIRECT mb4_ic32oc96_ih7oh7kh3sh1dh1ph2_iw129ow129kw9sw1dw1pw8

