/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [18:0] celloutsig_0_11z;
  wire [17:0] celloutsig_0_12z;
  wire [18:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  reg [40:0] celloutsig_0_20z;
  wire [7:0] celloutsig_0_22z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_35z;
  wire [4:0] celloutsig_0_36z;
  wire [9:0] celloutsig_0_3z;
  wire [19:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [11:0] celloutsig_0_6z;
  wire [13:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [7:0] celloutsig_1_12z;
  wire [3:0] celloutsig_1_14z;
  wire [31:0] celloutsig_1_15z;
  wire [10:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [12:0] celloutsig_1_4z;
  wire [10:0] celloutsig_1_5z;
  wire [6:0] celloutsig_1_6z;
  wire [9:0] celloutsig_1_7z;
  wire [15:0] celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_2z = celloutsig_0_0z[2] | celloutsig_0_0z[0];
  assign celloutsig_0_0z = in_data[11:8] & in_data[48:45];
  assign celloutsig_1_5z = in_data[135:125] & celloutsig_1_4z[11:1];
  assign celloutsig_0_4z = { in_data[10:0], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z } & { celloutsig_0_0z[2:0], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_12z = { celloutsig_1_9z[1:0], celloutsig_1_2z, celloutsig_1_0z } & celloutsig_1_1z;
  assign celloutsig_0_8z = celloutsig_0_3z[6:0] & celloutsig_0_1z[6:0];
  assign celloutsig_0_35z = { celloutsig_0_0z[1:0], celloutsig_0_19z } === celloutsig_0_7z[2:0];
  assign celloutsig_1_19z = { celloutsig_1_15z[21:10], celloutsig_1_11z } === celloutsig_1_4z;
  assign celloutsig_0_9z = celloutsig_0_6z[9:2] === celloutsig_0_1z;
  assign celloutsig_0_10z = celloutsig_0_6z[2:0] === { celloutsig_0_4z[3:2], celloutsig_0_9z };
  assign celloutsig_0_27z = celloutsig_0_1z[4:0] === celloutsig_0_20z[14:10];
  assign celloutsig_0_7z = in_data[93:80] * { in_data[37:25], celloutsig_0_5z };
  assign celloutsig_1_4z = in_data[112] ? { in_data[117:113], 1'h1, in_data[111:105] } : { in_data[126:120], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_18z = celloutsig_1_7z[1] ? { celloutsig_1_6z[3:1], celloutsig_1_12z } : celloutsig_1_4z[11:1];
  assign celloutsig_0_36z = { celloutsig_0_16z[13:11], celloutsig_0_31z, celloutsig_0_27z } | { celloutsig_0_22z[3], celloutsig_0_0z };
  assign celloutsig_1_0z = in_data[118:114] | in_data[146:142];
  assign celloutsig_1_1z = { in_data[152:150], celloutsig_1_0z } | { celloutsig_1_0z[4:2], celloutsig_1_0z };
  assign celloutsig_1_6z = in_data[124:118] | celloutsig_1_5z[8:2];
  assign celloutsig_1_7z = celloutsig_1_5z[9:0] | celloutsig_1_5z[10:1];
  assign celloutsig_1_9z = { celloutsig_1_4z[5:4], celloutsig_1_2z } | celloutsig_1_8z[12:10];
  assign celloutsig_1_10z = in_data[134:128] | celloutsig_1_7z[8:2];
  assign celloutsig_1_14z = celloutsig_1_12z[4:1] | { celloutsig_1_10z[5:4], celloutsig_1_11z, celloutsig_1_11z };
  assign celloutsig_0_12z = { celloutsig_0_4z[16:11], celloutsig_0_6z } | { celloutsig_0_6z[10:5], celloutsig_0_6z };
  assign celloutsig_0_16z = in_data[32:14] | { celloutsig_0_4z[4], celloutsig_0_12z };
  assign celloutsig_1_2z = | celloutsig_1_0z[4:1];
  assign celloutsig_1_11z = | in_data[147:137];
  assign celloutsig_0_31z = | { celloutsig_0_17z, celloutsig_0_3z[9:1] };
  assign celloutsig_0_5z = ^ { in_data[59:52], celloutsig_0_3z };
  assign celloutsig_0_17z = ^ celloutsig_0_16z[5:1];
  assign celloutsig_0_19z = ^ in_data[87:77];
  assign celloutsig_1_15z = { in_data[133:123], celloutsig_1_11z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_8z } << { celloutsig_1_14z[0], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_11z };
  assign celloutsig_0_11z = { celloutsig_0_4z[8:3], celloutsig_0_6z, celloutsig_0_2z } << { celloutsig_0_1z[7:5], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_1z = in_data[20:13] << in_data[31:24];
  assign celloutsig_0_22z = celloutsig_0_6z[7:0] << { celloutsig_0_3z[6:1], celloutsig_0_9z, celloutsig_0_17z };
  assign celloutsig_0_3z = { in_data[4], celloutsig_0_2z, celloutsig_0_1z } - { celloutsig_0_0z[2:0], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_8z = { in_data[134:124], celloutsig_1_0z } - { celloutsig_1_5z[9:5], celloutsig_1_5z };
  always_latch
    if (celloutsig_1_18z[0]) celloutsig_0_6z = 12'h000;
    else if (!clkin_data[0]) celloutsig_0_6z = { celloutsig_0_3z[8:2], celloutsig_0_0z, celloutsig_0_5z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_20z = 41'h00000000000;
    else if (!clkin_data[0]) celloutsig_0_20z = { celloutsig_0_8z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_17z };
  assign { out_data[138:128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_35z, celloutsig_0_36z };
endmodule
