/*                                                                         */
/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    C Header output                                                      */

#ifndef _PUB_LPDDR4_H_
#define _PUB_LPDDR4_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: spio_DW_apb_gpio.DDR                      */
/* Source filename: pub_lpddr4.csr, line: 5782                             */
/* Group: spio_DW_apb_gpio.DDR.DWC_PHY_PUB                                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ADDRESS 0x8000u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BYTE_ADDRESS 0x8000u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RIDR                         */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIDR_ADDRESS 0x8000u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIDR_BYTE_ADDRESS 0x8000u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PIR                          */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PIR_ADDRESS 0x8004u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PIR_BYTE_ADDRESS 0x8004u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGCR0                        */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR0_ADDRESS 0x8010u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR0_BYTE_ADDRESS 0x8010u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGCR1                        */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR1_ADDRESS 0x8014u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR1_BYTE_ADDRESS 0x8014u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGCR2                        */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR2_ADDRESS 0x8018u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR2_BYTE_ADDRESS 0x8018u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGCR3                        */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR3_ADDRESS 0x801cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR3_BYTE_ADDRESS 0x801cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGCR4                        */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR4_ADDRESS 0x8020u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR4_BYTE_ADDRESS 0x8020u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGCR5                        */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR5_ADDRESS 0x8024u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR5_BYTE_ADDRESS 0x8024u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGCR6                        */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR6_ADDRESS 0x8028u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR6_BYTE_ADDRESS 0x8028u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGCR7                        */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR7_ADDRESS 0x802cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR7_BYTE_ADDRESS 0x802cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGSR0                        */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR0_ADDRESS 0x8030u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR0_BYTE_ADDRESS 0x8030u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGSR1                        */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR1_ADDRESS 0x8034u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR1_BYTE_ADDRESS 0x8034u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGSR2                        */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR2_ADDRESS 0x8038u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR2_BYTE_ADDRESS 0x8038u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PTR0                         */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR0_ADDRESS 0x8040u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR0_BYTE_ADDRESS 0x8040u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PTR1                         */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR1_ADDRESS 0x8044u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR1_BYTE_ADDRESS 0x8044u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PTR2                         */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR2_ADDRESS 0x8048u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR2_BYTE_ADDRESS 0x8048u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PTR3                         */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR3_ADDRESS 0x804cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR3_BYTE_ADDRESS 0x804cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PTR4                         */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR4_ADDRESS 0x8050u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR4_BYTE_ADDRESS 0x8050u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PTR5                         */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR5_ADDRESS 0x8054u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR5_BYTE_ADDRESS 0x8054u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PTR6                         */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR6_ADDRESS 0x8058u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR6_BYTE_ADDRESS 0x8058u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PLLCR                        */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR_ADDRESS 0x8068u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR_BYTE_ADDRESS 0x8068u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PLLCR1                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR1_ADDRESS 0x806cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR1_BYTE_ADDRESS 0x806cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PLLCR2                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR2_ADDRESS 0x8070u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR2_BYTE_ADDRESS 0x8070u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PLLCR3                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR3_ADDRESS 0x8074u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR3_BYTE_ADDRESS 0x8074u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PLLCR4                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR4_ADDRESS 0x8078u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR4_BYTE_ADDRESS 0x8078u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PLLCR5                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR5_ADDRESS 0x807cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR5_BYTE_ADDRESS 0x807cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DXCCR                        */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DXCCR_ADDRESS 0x8088u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DXCCR_BYTE_ADDRESS 0x8088u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DSGCR                        */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DSGCR_ADDRESS 0x8090u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DSGCR_BYTE_ADDRESS 0x8090u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ODTCR                        */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ODTCR_ADDRESS 0x8098u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ODTCR_BYTE_ADDRESS 0x8098u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.AACR                         */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_AACR_ADDRESS 0x80a0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_AACR_BYTE_ADDRESS 0x80a0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.GPR0                         */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR0_ADDRESS 0x80c0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR0_BYTE_ADDRESS 0x80c0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.GPR1                         */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR1_ADDRESS 0x80c4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR1_BYTE_ADDRESS 0x80c4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DCR                          */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCR_ADDRESS 0x8100u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCR_BYTE_ADDRESS 0x8100u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTPR0                        */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR0_ADDRESS 0x8110u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR0_BYTE_ADDRESS 0x8110u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTPR1                        */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR1_ADDRESS 0x8114u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR1_BYTE_ADDRESS 0x8114u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTPR2                        */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR2_ADDRESS 0x8118u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR2_BYTE_ADDRESS 0x8118u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTPR3                        */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR3_ADDRESS 0x811cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR3_BYTE_ADDRESS 0x811cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTPR4                        */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR4_ADDRESS 0x8120u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR4_BYTE_ADDRESS 0x8120u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTPR5                        */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR5_ADDRESS 0x8124u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR5_BYTE_ADDRESS 0x8124u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTPR6                        */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR6_ADDRESS 0x8128u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR6_BYTE_ADDRESS 0x8128u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RDIMMGCR0                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR0_ADDRESS 0x8140u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR0_BYTE_ADDRESS 0x8140u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RDIMMGCR1                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR1_ADDRESS 0x8144u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR1_BYTE_ADDRESS 0x8144u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RDIMMGCR2                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR2_ADDRESS 0x8148u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR2_BYTE_ADDRESS 0x8148u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RDIMMCR0                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR0_ADDRESS 0x8150u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR0_BYTE_ADDRESS 0x8150u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RDIMMCR1                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR1_ADDRESS 0x8154u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR1_BYTE_ADDRESS 0x8154u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RDIMMCR2                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR2_ADDRESS 0x8158u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR2_BYTE_ADDRESS 0x8158u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RDIMMCR3                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR3_ADDRESS 0x815cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR3_BYTE_ADDRESS 0x815cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RDIMMCR4                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR4_ADDRESS 0x8160u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR4_BYTE_ADDRESS 0x8160u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.SCHCR0                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR0_ADDRESS 0x8168u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR0_BYTE_ADDRESS 0x8168u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.SCHCR1                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR1_ADDRESS 0x816cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR1_BYTE_ADDRESS 0x816cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR0                          */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR0_ADDRESS 0x8180u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR0_BYTE_ADDRESS 0x8180u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR1                          */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR1_ADDRESS 0x8184u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR1_BYTE_ADDRESS 0x8184u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR2                          */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR2_ADDRESS 0x8188u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR2_BYTE_ADDRESS 0x8188u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR3                          */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR3_ADDRESS 0x818cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR3_BYTE_ADDRESS 0x818cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR4                          */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR4_ADDRESS 0x8190u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR4_BYTE_ADDRESS 0x8190u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR5                          */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR5_ADDRESS 0x8194u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR5_BYTE_ADDRESS 0x8194u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR6                          */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR6_ADDRESS 0x8198u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR6_BYTE_ADDRESS 0x8198u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR7                          */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR7_ADDRESS 0x819cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR7_BYTE_ADDRESS 0x819cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR11                         */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR11_ADDRESS 0x81acu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR11_BYTE_ADDRESS 0x81acu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR12                         */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR12_ADDRESS 0x81b0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR12_BYTE_ADDRESS 0x81b0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR13                         */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR13_ADDRESS 0x81b4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR13_BYTE_ADDRESS 0x81b4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR14                         */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR14_ADDRESS 0x81b8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR14_BYTE_ADDRESS 0x81b8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.MR22                         */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR22_ADDRESS 0x81d8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR22_BYTE_ADDRESS 0x81d8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTCR                         */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR_ADDRESS 0x8200u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR_BYTE_ADDRESS 0x8200u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTCR1                        */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR1_ADDRESS 0x8204u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR1_BYTE_ADDRESS 0x8204u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTAR0                        */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR0_ADDRESS 0x8208u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR0_BYTE_ADDRESS 0x8208u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTAR1                        */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR1_ADDRESS 0x820cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR1_BYTE_ADDRESS 0x820cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTAR2                        */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR2_ADDRESS 0x8210u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR2_BYTE_ADDRESS 0x8210u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTDR0                        */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR0_ADDRESS 0x8218u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR0_BYTE_ADDRESS 0x8218u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTDR1                        */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR1_ADDRESS 0x821cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR1_BYTE_ADDRESS 0x821cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTEDR0                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR0_ADDRESS 0x8230u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR0_BYTE_ADDRESS 0x8230u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTEDR1                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR1_ADDRESS 0x8234u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR1_BYTE_ADDRESS 0x8234u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DTEDR2                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR2_ADDRESS 0x8238u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR2_BYTE_ADDRESS 0x8238u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.VTDR                         */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTDR_ADDRESS 0x823cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTDR_BYTE_ADDRESS 0x823cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.CATR0                        */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR0_ADDRESS 0x8240u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR0_BYTE_ADDRESS 0x8240u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.CATR1                        */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR1_ADDRESS 0x8244u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR1_BYTE_ADDRESS 0x8244u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.PGCR8                        */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR8_ADDRESS 0x8248u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR8_BYTE_ADDRESS 0x8248u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DQSDR0                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR0_ADDRESS 0x8250u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR0_BYTE_ADDRESS 0x8250u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DQSDR1                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR1_ADDRESS 0x8254u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR1_BYTE_ADDRESS 0x8254u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DQSDR2                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR2_ADDRESS 0x8258u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR2_BYTE_ADDRESS 0x8258u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DCUAR                        */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUAR_ADDRESS 0x8300u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUAR_BYTE_ADDRESS 0x8300u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DCUDR                        */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUDR_ADDRESS 0x8304u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUDR_BYTE_ADDRESS 0x8304u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DCURR                        */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCURR_ADDRESS 0x8308u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCURR_BYTE_ADDRESS 0x8308u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DCULR                        */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCULR_ADDRESS 0x830cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCULR_BYTE_ADDRESS 0x830cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DCUGCR                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUGCR_ADDRESS 0x8310u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUGCR_BYTE_ADDRESS 0x8310u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DCUTPR                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUTPR_ADDRESS 0x8314u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUTPR_BYTE_ADDRESS 0x8314u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DCUSR0                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR0_ADDRESS 0x8318u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR0_BYTE_ADDRESS 0x8318u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DCUSR1                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR1_ADDRESS 0x831cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR1_BYTE_ADDRESS 0x831cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTRR                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTRR_ADDRESS 0x8400u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTRR_BYTE_ADDRESS 0x8400u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTWCR                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCR_ADDRESS 0x8404u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCR_BYTE_ADDRESS 0x8404u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTMSKR0                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR0_ADDRESS 0x8408u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR0_BYTE_ADDRESS 0x8408u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTMSKR1                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR1_ADDRESS 0x840cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR1_BYTE_ADDRESS 0x840cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTMSKR2                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR2_ADDRESS 0x8410u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR2_BYTE_ADDRESS 0x8410u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTLSR                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTLSR_ADDRESS 0x8414u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTLSR_BYTE_ADDRESS 0x8414u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTAR0                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR0_ADDRESS 0x8418u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR0_BYTE_ADDRESS 0x8418u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTAR1                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR1_ADDRESS 0x841cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR1_BYTE_ADDRESS 0x841cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTAR2                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR2_ADDRESS 0x8420u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR2_BYTE_ADDRESS 0x8420u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTAR3                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR3_ADDRESS 0x8424u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR3_BYTE_ADDRESS 0x8424u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTAR4                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR4_ADDRESS 0x8428u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR4_BYTE_ADDRESS 0x8428u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTUDPR                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTUDPR_ADDRESS 0x842cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTUDPR_BYTE_ADDRESS 0x842cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTGSR                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTGSR_ADDRESS 0x8430u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTGSR_BYTE_ADDRESS 0x8430u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTWER0                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER0_ADDRESS 0x8434u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER0_BYTE_ADDRESS 0x8434u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTWER1                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER1_ADDRESS 0x8438u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER1_BYTE_ADDRESS 0x8438u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTBER0                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER0_ADDRESS 0x843cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER0_BYTE_ADDRESS 0x843cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTBER1                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER1_ADDRESS 0x8440u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER1_BYTE_ADDRESS 0x8440u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTBER2                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER2_ADDRESS 0x8444u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER2_BYTE_ADDRESS 0x8444u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTBER3                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER3_ADDRESS 0x8448u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER3_BYTE_ADDRESS 0x8448u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTBER4                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER4_ADDRESS 0x844cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER4_BYTE_ADDRESS 0x844cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTWCSR                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCSR_ADDRESS 0x8450u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCSR_BYTE_ADDRESS 0x8450u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTFWR0                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR0_ADDRESS 0x8454u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR0_BYTE_ADDRESS 0x8454u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTFWR1                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR1_ADDRESS 0x8458u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR1_BYTE_ADDRESS 0x8458u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTFWR2                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR2_ADDRESS 0x845cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR2_BYTE_ADDRESS 0x845cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.BISTBER5                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER5_ADDRESS 0x8460u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER5_BYTE_ADDRESS 0x8460u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RANKIDR                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RANKIDR_ADDRESS 0x84dcu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RANKIDR_BYTE_ADDRESS 0x84dcu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RIOCR0                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR0_ADDRESS 0x84e0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR0_BYTE_ADDRESS 0x84e0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RIOCR1                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR1_ADDRESS 0x84e4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR1_BYTE_ADDRESS 0x84e4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RIOCR2                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR2_ADDRESS 0x84e8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR2_BYTE_ADDRESS 0x84e8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RIOCR3                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR3_ADDRESS 0x84ecu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR3_BYTE_ADDRESS 0x84ecu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RIOCR4                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR4_ADDRESS 0x84f0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR4_BYTE_ADDRESS 0x84f0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.RIOCR5                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR5_ADDRESS 0x84f4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR5_BYTE_ADDRESS 0x84f4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACIOCR0                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR0_ADDRESS 0x8500u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR0_BYTE_ADDRESS 0x8500u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACIOCR1                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR1_ADDRESS 0x8504u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR1_BYTE_ADDRESS 0x8504u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACIOCR2                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR2_ADDRESS 0x8508u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR2_BYTE_ADDRESS 0x8508u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACIOCR3                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR3_ADDRESS 0x850cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR3_BYTE_ADDRESS 0x850cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACIOCR4                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR4_ADDRESS 0x8510u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR4_BYTE_ADDRESS 0x8510u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACIOCR5                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR5_ADDRESS 0x8514u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR5_BYTE_ADDRESS 0x8514u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.IOVCR0                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR0_ADDRESS 0x8520u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR0_BYTE_ADDRESS 0x8520u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.IOVCR1                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR1_ADDRESS 0x8524u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR1_BYTE_ADDRESS 0x8524u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.VTCR0                        */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR0_ADDRESS 0x8528u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR0_BYTE_ADDRESS 0x8528u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.VTCR1                        */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR1_ADDRESS 0x852cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR1_BYTE_ADDRESS 0x852cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR0                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR0_ADDRESS 0x8540u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR0_BYTE_ADDRESS 0x8540u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR1                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR1_ADDRESS 0x8544u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR1_BYTE_ADDRESS 0x8544u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR2                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR2_ADDRESS 0x8548u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR2_BYTE_ADDRESS 0x8548u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR3                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR3_ADDRESS 0x854cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR3_BYTE_ADDRESS 0x854cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR4                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR4_ADDRESS 0x8550u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR4_BYTE_ADDRESS 0x8550u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR5                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR5_ADDRESS 0x8554u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR5_BYTE_ADDRESS 0x8554u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR6                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR6_ADDRESS 0x8558u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR6_BYTE_ADDRESS 0x8558u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR7                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR7_ADDRESS 0x855cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR7_BYTE_ADDRESS 0x855cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR8                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR8_ADDRESS 0x8560u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR8_BYTE_ADDRESS 0x8560u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR9                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR9_ADDRESS 0x8564u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR9_BYTE_ADDRESS 0x8564u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR10                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR10_ADDRESS 0x8568u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR10_BYTE_ADDRESS 0x8568u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR11                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR11_ADDRESS 0x856cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR11_BYTE_ADDRESS 0x856cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR12                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR12_ADDRESS 0x8570u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR12_BYTE_ADDRESS 0x8570u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR13                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR13_ADDRESS 0x8574u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR13_BYTE_ADDRESS 0x8574u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR14                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR14_ADDRESS 0x8578u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR14_BYTE_ADDRESS 0x8578u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR15                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR15_ADDRESS 0x857cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR15_BYTE_ADDRESS 0x857cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACBDLR16                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR16_ADDRESS 0x8580u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR16_BYTE_ADDRESS 0x8580u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACLCDLR                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACLCDLR_ADDRESS 0x8584u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACLCDLR_BYTE_ADDRESS 0x8584u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACMDLR0                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR0_ADDRESS 0x85a0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR0_BYTE_ADDRESS 0x85a0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ACMDLR1                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR1_ADDRESS 0x85a4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR1_BYTE_ADDRESS 0x85a4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQCR                         */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQCR_ADDRESS 0x8680u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQCR_BYTE_ADDRESS 0x8680u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ0PR0                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR0_ADDRESS 0x8684u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR0_BYTE_ADDRESS 0x8684u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ0PR1                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR1_ADDRESS 0x8688u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR1_BYTE_ADDRESS 0x8688u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ0DR0                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR0_ADDRESS 0x868cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR0_BYTE_ADDRESS 0x868cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ0DR1                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR1_ADDRESS 0x8690u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR1_BYTE_ADDRESS 0x8690u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ0OR0                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR0_ADDRESS 0x8694u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR0_BYTE_ADDRESS 0x8694u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ0OR1                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR1_ADDRESS 0x8698u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR1_BYTE_ADDRESS 0x8698u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ0SR                        */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0SR_ADDRESS 0x869cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0SR_BYTE_ADDRESS 0x869cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ1PR0                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR0_ADDRESS 0x86a4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR0_BYTE_ADDRESS 0x86a4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ1PR1                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR1_ADDRESS 0x86a8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR1_BYTE_ADDRESS 0x86a8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ1DR0                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR0_ADDRESS 0x86acu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR0_BYTE_ADDRESS 0x86acu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ1DR1                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR1_ADDRESS 0x86b0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR1_BYTE_ADDRESS 0x86b0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ1OR0                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR0_ADDRESS 0x86b4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR0_BYTE_ADDRESS 0x86b4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ1OR1                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR1_ADDRESS 0x86b8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR1_BYTE_ADDRESS 0x86b8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ1SR                        */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1SR_ADDRESS 0x86bcu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1SR_BYTE_ADDRESS 0x86bcu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ2PR0                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR0_ADDRESS 0x86c4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR0_BYTE_ADDRESS 0x86c4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ2PR1                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR1_ADDRESS 0x86c8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR1_BYTE_ADDRESS 0x86c8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ2DR0                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR0_ADDRESS 0x86ccu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR0_BYTE_ADDRESS 0x86ccu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ2DR1                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR1_ADDRESS 0x86d0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR1_BYTE_ADDRESS 0x86d0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ2OR0                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR0_ADDRESS 0x86d4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR0_BYTE_ADDRESS 0x86d4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ2OR1                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR1_ADDRESS 0x86d8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR1_BYTE_ADDRESS 0x86d8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ2SR                        */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2SR_ADDRESS 0x86dcu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2SR_BYTE_ADDRESS 0x86dcu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ3PR0                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR0_ADDRESS 0x86e4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR0_BYTE_ADDRESS 0x86e4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ3PR1                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR1_ADDRESS 0x86e8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR1_BYTE_ADDRESS 0x86e8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ3DR0                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR0_ADDRESS 0x86ecu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR0_BYTE_ADDRESS 0x86ecu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ3DR1                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR1_ADDRESS 0x86f0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR1_BYTE_ADDRESS 0x86f0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ3OR0                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR0_ADDRESS 0x86f4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR0_BYTE_ADDRESS 0x86f4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ3OR1                       */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR1_ADDRESS 0x86f8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR1_BYTE_ADDRESS 0x86f8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.ZQ3SR                        */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3SR_ADDRESS 0x86fcu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3SR_BYTE_ADDRESS 0x86fcu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GCR0                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR0_ADDRESS 0x8700u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR0_BYTE_ADDRESS 0x8700u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GCR1                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR1_ADDRESS 0x8704u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR1_BYTE_ADDRESS 0x8704u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GCR2                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR2_ADDRESS 0x8708u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR2_BYTE_ADDRESS 0x8708u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GCR3                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR3_ADDRESS 0x870cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR3_BYTE_ADDRESS 0x870cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GCR4                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR4_ADDRESS 0x8710u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR4_BYTE_ADDRESS 0x8710u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GCR5                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR5_ADDRESS 0x8714u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR5_BYTE_ADDRESS 0x8714u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GCR6                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR6_ADDRESS 0x8718u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR6_BYTE_ADDRESS 0x8718u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GCR7                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR7_ADDRESS 0x871cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR7_BYTE_ADDRESS 0x871cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GCR8                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR8_ADDRESS 0x8720u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR8_BYTE_ADDRESS 0x8720u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GCR9                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR9_ADDRESS 0x8724u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR9_BYTE_ADDRESS 0x8724u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0BDLR0                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR0_ADDRESS 0x8740u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR0_BYTE_ADDRESS 0x8740u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0BDLR1                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR1_ADDRESS 0x8744u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR1_BYTE_ADDRESS 0x8744u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0BDLR2                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR2_ADDRESS 0x8748u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR2_BYTE_ADDRESS 0x8748u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0BDLR3                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR3_ADDRESS 0x8750u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR3_BYTE_ADDRESS 0x8750u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0BDLR4                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR4_ADDRESS 0x8754u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR4_BYTE_ADDRESS 0x8754u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0BDLR5                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR5_ADDRESS 0x8758u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR5_BYTE_ADDRESS 0x8758u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0BDLR6                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR6_ADDRESS 0x8760u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR6_BYTE_ADDRESS 0x8760u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0LCDLR0                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR0_ADDRESS 0x8780u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR0_BYTE_ADDRESS 0x8780u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0LCDLR1                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR1_ADDRESS 0x8784u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR1_BYTE_ADDRESS 0x8784u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0LCDLR2                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR2_ADDRESS 0x8788u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR2_BYTE_ADDRESS 0x8788u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0LCDLR3                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR3_ADDRESS 0x878cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR3_BYTE_ADDRESS 0x878cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0LCDLR4                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR4_ADDRESS 0x8790u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR4_BYTE_ADDRESS 0x8790u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0LCDLR5                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR5_ADDRESS 0x8794u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR5_BYTE_ADDRESS 0x8794u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0MDLR0                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR0_ADDRESS 0x87a0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR0_BYTE_ADDRESS 0x87a0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0MDLR1                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR1_ADDRESS 0x87a4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR1_BYTE_ADDRESS 0x87a4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GTR0                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR0_ADDRESS 0x87c0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR0_BYTE_ADDRESS 0x87c0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GTR1                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR1_ADDRESS 0x87c4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR1_BYTE_ADDRESS 0x87c4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GTR2                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR2_ADDRESS 0x87c8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR2_BYTE_ADDRESS 0x87c8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GTR3                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR3_ADDRESS 0x87ccu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR3_BYTE_ADDRESS 0x87ccu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0RSR0                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR0_ADDRESS 0x87d0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR0_BYTE_ADDRESS 0x87d0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0RSR1                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR1_ADDRESS 0x87d4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR1_BYTE_ADDRESS 0x87d4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0RSR2                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR2_ADDRESS 0x87d8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR2_BYTE_ADDRESS 0x87d8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0RSR3                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR3_ADDRESS 0x87dcu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR3_BYTE_ADDRESS 0x87dcu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GSR0                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR0_ADDRESS 0x87e0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR0_BYTE_ADDRESS 0x87e0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GSR1                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR1_ADDRESS 0x87e4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR1_BYTE_ADDRESS 0x87e4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GSR2                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR2_ADDRESS 0x87e8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR2_BYTE_ADDRESS 0x87e8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GSR3                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR3_ADDRESS 0x87ecu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR3_BYTE_ADDRESS 0x87ecu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GSR4                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR4_ADDRESS 0x87f0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR4_BYTE_ADDRESS 0x87f0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GSR5                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR5_ADDRESS 0x87f4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR5_BYTE_ADDRESS 0x87f4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX0GSR6                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR6_ADDRESS 0x87f8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR6_BYTE_ADDRESS 0x87f8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GCR0                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR0_ADDRESS 0x8800u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR0_BYTE_ADDRESS 0x8800u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GCR1                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR1_ADDRESS 0x8804u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR1_BYTE_ADDRESS 0x8804u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GCR2                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR2_ADDRESS 0x8808u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR2_BYTE_ADDRESS 0x8808u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GCR3                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR3_ADDRESS 0x880cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR3_BYTE_ADDRESS 0x880cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GCR4                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR4_ADDRESS 0x8810u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR4_BYTE_ADDRESS 0x8810u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GCR5                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR5_ADDRESS 0x8814u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR5_BYTE_ADDRESS 0x8814u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GCR6                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR6_ADDRESS 0x8818u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR6_BYTE_ADDRESS 0x8818u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GCR7                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR7_ADDRESS 0x881cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR7_BYTE_ADDRESS 0x881cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GCR8                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR8_ADDRESS 0x8820u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR8_BYTE_ADDRESS 0x8820u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GCR9                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR9_ADDRESS 0x8824u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR9_BYTE_ADDRESS 0x8824u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1BDLR0                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR0_ADDRESS 0x8840u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR0_BYTE_ADDRESS 0x8840u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1BDLR1                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR1_ADDRESS 0x8844u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR1_BYTE_ADDRESS 0x8844u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1BDLR2                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR2_ADDRESS 0x8848u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR2_BYTE_ADDRESS 0x8848u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1BDLR3                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR3_ADDRESS 0x8850u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR3_BYTE_ADDRESS 0x8850u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1BDLR4                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR4_ADDRESS 0x8854u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR4_BYTE_ADDRESS 0x8854u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1BDLR5                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR5_ADDRESS 0x8858u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR5_BYTE_ADDRESS 0x8858u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1BDLR6                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR6_ADDRESS 0x8860u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR6_BYTE_ADDRESS 0x8860u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1LCDLR0                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR0_ADDRESS 0x8880u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR0_BYTE_ADDRESS 0x8880u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1LCDLR1                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR1_ADDRESS 0x8884u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR1_BYTE_ADDRESS 0x8884u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1LCDLR2                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR2_ADDRESS 0x8888u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR2_BYTE_ADDRESS 0x8888u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1LCDLR3                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR3_ADDRESS 0x888cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR3_BYTE_ADDRESS 0x888cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1LCDLR4                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR4_ADDRESS 0x8890u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR4_BYTE_ADDRESS 0x8890u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1LCDLR5                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR5_ADDRESS 0x8894u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR5_BYTE_ADDRESS 0x8894u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1MDLR0                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR0_ADDRESS 0x88a0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR0_BYTE_ADDRESS 0x88a0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1MDLR1                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR1_ADDRESS 0x88a4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR1_BYTE_ADDRESS 0x88a4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GTR0                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR0_ADDRESS 0x88c0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR0_BYTE_ADDRESS 0x88c0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GTR1                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR1_ADDRESS 0x88c4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR1_BYTE_ADDRESS 0x88c4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GTR2                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR2_ADDRESS 0x88c8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR2_BYTE_ADDRESS 0x88c8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GTR3                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR3_ADDRESS 0x88ccu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR3_BYTE_ADDRESS 0x88ccu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1RSR0                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR0_ADDRESS 0x88d0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR0_BYTE_ADDRESS 0x88d0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1RSR1                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR1_ADDRESS 0x88d4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR1_BYTE_ADDRESS 0x88d4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1RSR2                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR2_ADDRESS 0x88d8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR2_BYTE_ADDRESS 0x88d8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1RSR3                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR3_ADDRESS 0x88dcu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR3_BYTE_ADDRESS 0x88dcu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GSR0                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR0_ADDRESS 0x88e0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR0_BYTE_ADDRESS 0x88e0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GSR1                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR1_ADDRESS 0x88e4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR1_BYTE_ADDRESS 0x88e4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GSR2                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR2_ADDRESS 0x88e8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR2_BYTE_ADDRESS 0x88e8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GSR3                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR3_ADDRESS 0x88ecu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR3_BYTE_ADDRESS 0x88ecu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GSR4                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR4_ADDRESS 0x88f0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR4_BYTE_ADDRESS 0x88f0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GSR5                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR5_ADDRESS 0x88f4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR5_BYTE_ADDRESS 0x88f4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX1GSR6                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR6_ADDRESS 0x88f8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR6_BYTE_ADDRESS 0x88f8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GCR0                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR0_ADDRESS 0x8900u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR0_BYTE_ADDRESS 0x8900u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GCR1                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR1_ADDRESS 0x8904u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR1_BYTE_ADDRESS 0x8904u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GCR2                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR2_ADDRESS 0x8908u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR2_BYTE_ADDRESS 0x8908u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GCR3                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR3_ADDRESS 0x890cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR3_BYTE_ADDRESS 0x890cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GCR4                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR4_ADDRESS 0x8910u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR4_BYTE_ADDRESS 0x8910u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GCR5                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR5_ADDRESS 0x8914u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR5_BYTE_ADDRESS 0x8914u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GCR6                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR6_ADDRESS 0x8918u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR6_BYTE_ADDRESS 0x8918u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GCR7                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR7_ADDRESS 0x891cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR7_BYTE_ADDRESS 0x891cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GCR8                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR8_ADDRESS 0x8920u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR8_BYTE_ADDRESS 0x8920u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GCR9                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR9_ADDRESS 0x8924u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR9_BYTE_ADDRESS 0x8924u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2BDLR0                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR0_ADDRESS 0x8940u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR0_BYTE_ADDRESS 0x8940u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2BDLR1                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR1_ADDRESS 0x8944u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR1_BYTE_ADDRESS 0x8944u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2BDLR2                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR2_ADDRESS 0x8948u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR2_BYTE_ADDRESS 0x8948u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2BDLR3                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR3_ADDRESS 0x8950u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR3_BYTE_ADDRESS 0x8950u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2BDLR4                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR4_ADDRESS 0x8954u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR4_BYTE_ADDRESS 0x8954u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2BDLR5                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR5_ADDRESS 0x8958u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR5_BYTE_ADDRESS 0x8958u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2BDLR6                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR6_ADDRESS 0x8960u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR6_BYTE_ADDRESS 0x8960u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2LCDLR0                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR0_ADDRESS 0x8980u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR0_BYTE_ADDRESS 0x8980u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2LCDLR1                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR1_ADDRESS 0x8984u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR1_BYTE_ADDRESS 0x8984u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2LCDLR2                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR2_ADDRESS 0x8988u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR2_BYTE_ADDRESS 0x8988u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2LCDLR3                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR3_ADDRESS 0x898cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR3_BYTE_ADDRESS 0x898cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2LCDLR4                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR4_ADDRESS 0x8990u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR4_BYTE_ADDRESS 0x8990u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2LCDLR5                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR5_ADDRESS 0x8994u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR5_BYTE_ADDRESS 0x8994u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2MDLR0                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR0_ADDRESS 0x89a0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR0_BYTE_ADDRESS 0x89a0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2MDLR1                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR1_ADDRESS 0x89a4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR1_BYTE_ADDRESS 0x89a4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GTR0                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR0_ADDRESS 0x89c0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR0_BYTE_ADDRESS 0x89c0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GTR1                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR1_ADDRESS 0x89c4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR1_BYTE_ADDRESS 0x89c4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GTR2                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR2_ADDRESS 0x89c8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR2_BYTE_ADDRESS 0x89c8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GTR3                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR3_ADDRESS 0x89ccu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR3_BYTE_ADDRESS 0x89ccu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2RSR0                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR0_ADDRESS 0x89d0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR0_BYTE_ADDRESS 0x89d0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2RSR1                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR1_ADDRESS 0x89d4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR1_BYTE_ADDRESS 0x89d4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2RSR2                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR2_ADDRESS 0x89d8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR2_BYTE_ADDRESS 0x89d8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2RSR3                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR3_ADDRESS 0x89dcu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR3_BYTE_ADDRESS 0x89dcu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GSR0                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR0_ADDRESS 0x89e0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR0_BYTE_ADDRESS 0x89e0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GSR1                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR1_ADDRESS 0x89e4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR1_BYTE_ADDRESS 0x89e4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GSR2                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR2_ADDRESS 0x89e8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR2_BYTE_ADDRESS 0x89e8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GSR3                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR3_ADDRESS 0x89ecu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR3_BYTE_ADDRESS 0x89ecu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GSR4                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR4_ADDRESS 0x89f0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR4_BYTE_ADDRESS 0x89f0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GSR5                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR5_ADDRESS 0x89f4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR5_BYTE_ADDRESS 0x89f4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX2GSR6                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR6_ADDRESS 0x89f8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR6_BYTE_ADDRESS 0x89f8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GCR0                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR0_ADDRESS 0x8a00u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR0_BYTE_ADDRESS 0x8a00u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GCR1                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR1_ADDRESS 0x8a04u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR1_BYTE_ADDRESS 0x8a04u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GCR2                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR2_ADDRESS 0x8a08u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR2_BYTE_ADDRESS 0x8a08u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GCR3                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR3_ADDRESS 0x8a0cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR3_BYTE_ADDRESS 0x8a0cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GCR4                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR4_ADDRESS 0x8a10u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR4_BYTE_ADDRESS 0x8a10u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GCR5                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR5_ADDRESS 0x8a14u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR5_BYTE_ADDRESS 0x8a14u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GCR6                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR6_ADDRESS 0x8a18u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR6_BYTE_ADDRESS 0x8a18u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GCR7                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR7_ADDRESS 0x8a1cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR7_BYTE_ADDRESS 0x8a1cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GCR8                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR8_ADDRESS 0x8a20u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR8_BYTE_ADDRESS 0x8a20u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GCR9                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR9_ADDRESS 0x8a24u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR9_BYTE_ADDRESS 0x8a24u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3BDLR0                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR0_ADDRESS 0x8a40u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR0_BYTE_ADDRESS 0x8a40u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3BDLR1                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR1_ADDRESS 0x8a44u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR1_BYTE_ADDRESS 0x8a44u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3BDLR2                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR2_ADDRESS 0x8a48u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR2_BYTE_ADDRESS 0x8a48u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3BDLR3                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR3_ADDRESS 0x8a50u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR3_BYTE_ADDRESS 0x8a50u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3BDLR4                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR4_ADDRESS 0x8a54u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR4_BYTE_ADDRESS 0x8a54u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3BDLR5                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR5_ADDRESS 0x8a58u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR5_BYTE_ADDRESS 0x8a58u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3BDLR6                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR6_ADDRESS 0x8a60u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR6_BYTE_ADDRESS 0x8a60u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3LCDLR0                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR0_ADDRESS 0x8a80u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR0_BYTE_ADDRESS 0x8a80u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3LCDLR1                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR1_ADDRESS 0x8a84u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR1_BYTE_ADDRESS 0x8a84u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3LCDLR2                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR2_ADDRESS 0x8a88u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR2_BYTE_ADDRESS 0x8a88u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3LCDLR3                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR3_ADDRESS 0x8a8cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR3_BYTE_ADDRESS 0x8a8cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3LCDLR4                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR4_ADDRESS 0x8a90u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR4_BYTE_ADDRESS 0x8a90u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3LCDLR5                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR5_ADDRESS 0x8a94u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR5_BYTE_ADDRESS 0x8a94u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3MDLR0                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR0_ADDRESS 0x8aa0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR0_BYTE_ADDRESS 0x8aa0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3MDLR1                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR1_ADDRESS 0x8aa4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR1_BYTE_ADDRESS 0x8aa4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GTR0                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR0_ADDRESS 0x8ac0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR0_BYTE_ADDRESS 0x8ac0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GTR1                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR1_ADDRESS 0x8ac4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR1_BYTE_ADDRESS 0x8ac4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GTR2                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR2_ADDRESS 0x8ac8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR2_BYTE_ADDRESS 0x8ac8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GTR3                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR3_ADDRESS 0x8accu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR3_BYTE_ADDRESS 0x8accu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3RSR0                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR0_ADDRESS 0x8ad0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR0_BYTE_ADDRESS 0x8ad0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3RSR1                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR1_ADDRESS 0x8ad4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR1_BYTE_ADDRESS 0x8ad4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3RSR2                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR2_ADDRESS 0x8ad8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR2_BYTE_ADDRESS 0x8ad8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3RSR3                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR3_ADDRESS 0x8adcu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR3_BYTE_ADDRESS 0x8adcu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GSR0                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR0_ADDRESS 0x8ae0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR0_BYTE_ADDRESS 0x8ae0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GSR1                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR1_ADDRESS 0x8ae4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR1_BYTE_ADDRESS 0x8ae4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GSR2                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR2_ADDRESS 0x8ae8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR2_BYTE_ADDRESS 0x8ae8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GSR3                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR3_ADDRESS 0x8aecu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR3_BYTE_ADDRESS 0x8aecu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GSR4                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR4_ADDRESS 0x8af0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR4_BYTE_ADDRESS 0x8af0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GSR5                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR5_ADDRESS 0x8af4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR5_BYTE_ADDRESS 0x8af4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX3GSR6                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR6_ADDRESS 0x8af8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR6_BYTE_ADDRESS 0x8af8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GCR0                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR0_ADDRESS 0x8b00u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR0_BYTE_ADDRESS 0x8b00u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GCR1                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR1_ADDRESS 0x8b04u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR1_BYTE_ADDRESS 0x8b04u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GCR2                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR2_ADDRESS 0x8b08u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR2_BYTE_ADDRESS 0x8b08u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GCR3                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR3_ADDRESS 0x8b0cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR3_BYTE_ADDRESS 0x8b0cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GCR4                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR4_ADDRESS 0x8b10u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR4_BYTE_ADDRESS 0x8b10u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GCR5                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR5_ADDRESS 0x8b14u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR5_BYTE_ADDRESS 0x8b14u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GCR6                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR6_ADDRESS 0x8b18u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR6_BYTE_ADDRESS 0x8b18u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GCR7                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR7_ADDRESS 0x8b1cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR7_BYTE_ADDRESS 0x8b1cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GCR8                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR8_ADDRESS 0x8b20u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR8_BYTE_ADDRESS 0x8b20u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GCR9                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR9_ADDRESS 0x8b24u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR9_BYTE_ADDRESS 0x8b24u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4BDLR0                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR0_ADDRESS 0x8b40u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR0_BYTE_ADDRESS 0x8b40u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4BDLR1                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR1_ADDRESS 0x8b44u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR1_BYTE_ADDRESS 0x8b44u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4BDLR2                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR2_ADDRESS 0x8b48u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR2_BYTE_ADDRESS 0x8b48u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4BDLR3                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR3_ADDRESS 0x8b50u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR3_BYTE_ADDRESS 0x8b50u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4BDLR4                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR4_ADDRESS 0x8b54u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR4_BYTE_ADDRESS 0x8b54u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4BDLR5                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR5_ADDRESS 0x8b58u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR5_BYTE_ADDRESS 0x8b58u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4BDLR6                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR6_ADDRESS 0x8b60u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR6_BYTE_ADDRESS 0x8b60u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4LCDLR0                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR0_ADDRESS 0x8b80u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR0_BYTE_ADDRESS 0x8b80u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4LCDLR1                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR1_ADDRESS 0x8b84u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR1_BYTE_ADDRESS 0x8b84u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4LCDLR2                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR2_ADDRESS 0x8b88u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR2_BYTE_ADDRESS 0x8b88u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4LCDLR3                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR3_ADDRESS 0x8b8cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR3_BYTE_ADDRESS 0x8b8cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4LCDLR4                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR4_ADDRESS 0x8b90u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR4_BYTE_ADDRESS 0x8b90u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4LCDLR5                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR5_ADDRESS 0x8b94u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR5_BYTE_ADDRESS 0x8b94u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4MDLR0                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR0_ADDRESS 0x8ba0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR0_BYTE_ADDRESS 0x8ba0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4MDLR1                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR1_ADDRESS 0x8ba4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR1_BYTE_ADDRESS 0x8ba4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GTR0                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR0_ADDRESS 0x8bc0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR0_BYTE_ADDRESS 0x8bc0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GTR1                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR1_ADDRESS 0x8bc4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR1_BYTE_ADDRESS 0x8bc4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GTR2                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR2_ADDRESS 0x8bc8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR2_BYTE_ADDRESS 0x8bc8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GTR3                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR3_ADDRESS 0x8bccu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR3_BYTE_ADDRESS 0x8bccu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4RSR0                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR0_ADDRESS 0x8bd0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR0_BYTE_ADDRESS 0x8bd0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4RSR1                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR1_ADDRESS 0x8bd4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR1_BYTE_ADDRESS 0x8bd4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4RSR2                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR2_ADDRESS 0x8bd8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR2_BYTE_ADDRESS 0x8bd8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4RSR3                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR3_ADDRESS 0x8bdcu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR3_BYTE_ADDRESS 0x8bdcu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GSR0                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR0_ADDRESS 0x8be0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR0_BYTE_ADDRESS 0x8be0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GSR1                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR1_ADDRESS 0x8be4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR1_BYTE_ADDRESS 0x8be4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GSR2                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR2_ADDRESS 0x8be8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR2_BYTE_ADDRESS 0x8be8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GSR3                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR3_ADDRESS 0x8becu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR3_BYTE_ADDRESS 0x8becu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GSR4                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR4_ADDRESS 0x8bf0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR4_BYTE_ADDRESS 0x8bf0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GSR5                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR5_ADDRESS 0x8bf4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR5_BYTE_ADDRESS 0x8bf4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4GSR6                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR6_ADDRESS 0x8bf8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR6_BYTE_ADDRESS 0x8bf8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GCR0                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR0_ADDRESS 0x8c00u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR0_BYTE_ADDRESS 0x8c00u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GCR1                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR1_ADDRESS 0x8c04u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR1_BYTE_ADDRESS 0x8c04u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GCR2                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR2_ADDRESS 0x8c08u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR2_BYTE_ADDRESS 0x8c08u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GCR3                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR3_ADDRESS 0x8c0cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR3_BYTE_ADDRESS 0x8c0cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GCR4                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR4_ADDRESS 0x8c10u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR4_BYTE_ADDRESS 0x8c10u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GCR5                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR5_ADDRESS 0x8c14u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR5_BYTE_ADDRESS 0x8c14u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GCR6                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR6_ADDRESS 0x8c18u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR6_BYTE_ADDRESS 0x8c18u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GCR7                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR7_ADDRESS 0x8c1cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR7_BYTE_ADDRESS 0x8c1cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GCR8                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR8_ADDRESS 0x8c20u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR8_BYTE_ADDRESS 0x8c20u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GCR9                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR9_ADDRESS 0x8c24u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR9_BYTE_ADDRESS 0x8c24u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5BDLR0                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR0_ADDRESS 0x8c40u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR0_BYTE_ADDRESS 0x8c40u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5BDLR1                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR1_ADDRESS 0x8c44u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR1_BYTE_ADDRESS 0x8c44u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5BDLR2                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR2_ADDRESS 0x8c48u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR2_BYTE_ADDRESS 0x8c48u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5BDLR3                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR3_ADDRESS 0x8c50u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR3_BYTE_ADDRESS 0x8c50u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5BDLR4                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR4_ADDRESS 0x8c54u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR4_BYTE_ADDRESS 0x8c54u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5BDLR5                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR5_ADDRESS 0x8c58u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR5_BYTE_ADDRESS 0x8c58u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5BDLR6                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR6_ADDRESS 0x8c60u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR6_BYTE_ADDRESS 0x8c60u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5LCDLR0                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR0_ADDRESS 0x8c80u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR0_BYTE_ADDRESS 0x8c80u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5LCDLR1                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR1_ADDRESS 0x8c84u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR1_BYTE_ADDRESS 0x8c84u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5LCDLR2                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR2_ADDRESS 0x8c88u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR2_BYTE_ADDRESS 0x8c88u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5LCDLR3                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR3_ADDRESS 0x8c8cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR3_BYTE_ADDRESS 0x8c8cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5LCDLR4                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR4_ADDRESS 0x8c90u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR4_BYTE_ADDRESS 0x8c90u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5LCDLR5                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR5_ADDRESS 0x8c94u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR5_BYTE_ADDRESS 0x8c94u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5MDLR0                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR0_ADDRESS 0x8ca0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR0_BYTE_ADDRESS 0x8ca0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5MDLR1                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR1_ADDRESS 0x8ca4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR1_BYTE_ADDRESS 0x8ca4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GTR0                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR0_ADDRESS 0x8cc0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR0_BYTE_ADDRESS 0x8cc0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GTR1                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR1_ADDRESS 0x8cc4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR1_BYTE_ADDRESS 0x8cc4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GTR2                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR2_ADDRESS 0x8cc8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR2_BYTE_ADDRESS 0x8cc8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GTR3                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR3_ADDRESS 0x8cccu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR3_BYTE_ADDRESS 0x8cccu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5RSR0                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR0_ADDRESS 0x8cd0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR0_BYTE_ADDRESS 0x8cd0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5RSR1                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR1_ADDRESS 0x8cd4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR1_BYTE_ADDRESS 0x8cd4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5RSR2                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR2_ADDRESS 0x8cd8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR2_BYTE_ADDRESS 0x8cd8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5RSR3                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR3_ADDRESS 0x8cdcu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR3_BYTE_ADDRESS 0x8cdcu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GSR0                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR0_ADDRESS 0x8ce0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR0_BYTE_ADDRESS 0x8ce0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GSR1                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR1_ADDRESS 0x8ce4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR1_BYTE_ADDRESS 0x8ce4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GSR2                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR2_ADDRESS 0x8ce8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR2_BYTE_ADDRESS 0x8ce8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GSR3                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR3_ADDRESS 0x8cecu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR3_BYTE_ADDRESS 0x8cecu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GSR4                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR4_ADDRESS 0x8cf0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR4_BYTE_ADDRESS 0x8cf0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GSR5                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR5_ADDRESS 0x8cf4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR5_BYTE_ADDRESS 0x8cf4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX5GSR6                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR6_ADDRESS 0x8cf8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR6_BYTE_ADDRESS 0x8cf8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GCR0                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR0_ADDRESS 0x8d00u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR0_BYTE_ADDRESS 0x8d00u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GCR1                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR1_ADDRESS 0x8d04u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR1_BYTE_ADDRESS 0x8d04u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GCR2                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR2_ADDRESS 0x8d08u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR2_BYTE_ADDRESS 0x8d08u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GCR3                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR3_ADDRESS 0x8d0cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR3_BYTE_ADDRESS 0x8d0cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GCR4                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR4_ADDRESS 0x8d10u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR4_BYTE_ADDRESS 0x8d10u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GCR5                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR5_ADDRESS 0x8d14u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR5_BYTE_ADDRESS 0x8d14u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GCR6                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR6_ADDRESS 0x8d18u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR6_BYTE_ADDRESS 0x8d18u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GCR7                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR7_ADDRESS 0x8d1cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR7_BYTE_ADDRESS 0x8d1cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GCR8                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR8_ADDRESS 0x8d20u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR8_BYTE_ADDRESS 0x8d20u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GCR9                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR9_ADDRESS 0x8d24u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR9_BYTE_ADDRESS 0x8d24u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6BDLR0                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR0_ADDRESS 0x8d40u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR0_BYTE_ADDRESS 0x8d40u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6BDLR1                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR1_ADDRESS 0x8d44u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR1_BYTE_ADDRESS 0x8d44u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6BDLR2                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR2_ADDRESS 0x8d48u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR2_BYTE_ADDRESS 0x8d48u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6BDLR3                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR3_ADDRESS 0x8d50u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR3_BYTE_ADDRESS 0x8d50u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6BDLR4                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR4_ADDRESS 0x8d54u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR4_BYTE_ADDRESS 0x8d54u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6BDLR5                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR5_ADDRESS 0x8d58u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR5_BYTE_ADDRESS 0x8d58u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6BDLR6                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR6_ADDRESS 0x8d60u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR6_BYTE_ADDRESS 0x8d60u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6LCDLR0                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR0_ADDRESS 0x8d80u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR0_BYTE_ADDRESS 0x8d80u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6LCDLR1                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR1_ADDRESS 0x8d84u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR1_BYTE_ADDRESS 0x8d84u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6LCDLR2                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR2_ADDRESS 0x8d88u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR2_BYTE_ADDRESS 0x8d88u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6LCDLR3                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR3_ADDRESS 0x8d8cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR3_BYTE_ADDRESS 0x8d8cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6LCDLR4                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR4_ADDRESS 0x8d90u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR4_BYTE_ADDRESS 0x8d90u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6LCDLR5                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR5_ADDRESS 0x8d94u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR5_BYTE_ADDRESS 0x8d94u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6MDLR0                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR0_ADDRESS 0x8da0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR0_BYTE_ADDRESS 0x8da0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6MDLR1                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR1_ADDRESS 0x8da4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR1_BYTE_ADDRESS 0x8da4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GTR0                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR0_ADDRESS 0x8dc0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR0_BYTE_ADDRESS 0x8dc0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GTR1                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR1_ADDRESS 0x8dc4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR1_BYTE_ADDRESS 0x8dc4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GTR2                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR2_ADDRESS 0x8dc8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR2_BYTE_ADDRESS 0x8dc8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GTR3                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR3_ADDRESS 0x8dccu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR3_BYTE_ADDRESS 0x8dccu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6RSR0                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR0_ADDRESS 0x8dd0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR0_BYTE_ADDRESS 0x8dd0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6RSR1                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR1_ADDRESS 0x8dd4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR1_BYTE_ADDRESS 0x8dd4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6RSR2                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR2_ADDRESS 0x8dd8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR2_BYTE_ADDRESS 0x8dd8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6RSR3                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR3_ADDRESS 0x8ddcu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR3_BYTE_ADDRESS 0x8ddcu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GSR0                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR0_ADDRESS 0x8de0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR0_BYTE_ADDRESS 0x8de0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GSR1                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR1_ADDRESS 0x8de4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR1_BYTE_ADDRESS 0x8de4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GSR2                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR2_ADDRESS 0x8de8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR2_BYTE_ADDRESS 0x8de8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GSR3                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR3_ADDRESS 0x8decu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR3_BYTE_ADDRESS 0x8decu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GSR4                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR4_ADDRESS 0x8df0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR4_BYTE_ADDRESS 0x8df0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GSR5                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR5_ADDRESS 0x8df4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR5_BYTE_ADDRESS 0x8df4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX6GSR6                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR6_ADDRESS 0x8df8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR6_BYTE_ADDRESS 0x8df8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GCR0                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR0_ADDRESS 0x8e00u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR0_BYTE_ADDRESS 0x8e00u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GCR1                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR1_ADDRESS 0x8e04u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR1_BYTE_ADDRESS 0x8e04u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GCR2                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR2_ADDRESS 0x8e08u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR2_BYTE_ADDRESS 0x8e08u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GCR3                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR3_ADDRESS 0x8e0cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR3_BYTE_ADDRESS 0x8e0cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GCR4                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR4_ADDRESS 0x8e10u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR4_BYTE_ADDRESS 0x8e10u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GCR5                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR5_ADDRESS 0x8e14u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR5_BYTE_ADDRESS 0x8e14u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GCR6                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR6_ADDRESS 0x8e18u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR6_BYTE_ADDRESS 0x8e18u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GCR7                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR7_ADDRESS 0x8e1cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR7_BYTE_ADDRESS 0x8e1cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GCR8                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR8_ADDRESS 0x8e20u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR8_BYTE_ADDRESS 0x8e20u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GCR9                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR9_ADDRESS 0x8e24u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR9_BYTE_ADDRESS 0x8e24u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7BDLR0                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR0_ADDRESS 0x8e40u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR0_BYTE_ADDRESS 0x8e40u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7BDLR1                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR1_ADDRESS 0x8e44u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR1_BYTE_ADDRESS 0x8e44u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7BDLR2                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR2_ADDRESS 0x8e48u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR2_BYTE_ADDRESS 0x8e48u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7BDLR3                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR3_ADDRESS 0x8e50u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR3_BYTE_ADDRESS 0x8e50u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7BDLR4                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR4_ADDRESS 0x8e54u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR4_BYTE_ADDRESS 0x8e54u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7BDLR5                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR5_ADDRESS 0x8e58u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR5_BYTE_ADDRESS 0x8e58u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7BDLR6                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR6_ADDRESS 0x8e60u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR6_BYTE_ADDRESS 0x8e60u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7LCDLR0                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR0_ADDRESS 0x8e80u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR0_BYTE_ADDRESS 0x8e80u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7LCDLR1                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR1_ADDRESS 0x8e84u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR1_BYTE_ADDRESS 0x8e84u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7LCDLR2                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR2_ADDRESS 0x8e88u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR2_BYTE_ADDRESS 0x8e88u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7LCDLR3                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR3_ADDRESS 0x8e8cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR3_BYTE_ADDRESS 0x8e8cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7LCDLR4                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR4_ADDRESS 0x8e90u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR4_BYTE_ADDRESS 0x8e90u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7LCDLR5                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR5_ADDRESS 0x8e94u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR5_BYTE_ADDRESS 0x8e94u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7MDLR0                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR0_ADDRESS 0x8ea0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR0_BYTE_ADDRESS 0x8ea0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7MDLR1                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR1_ADDRESS 0x8ea4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR1_BYTE_ADDRESS 0x8ea4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GTR0                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR0_ADDRESS 0x8ec0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR0_BYTE_ADDRESS 0x8ec0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GTR1                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR1_ADDRESS 0x8ec4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR1_BYTE_ADDRESS 0x8ec4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GTR2                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR2_ADDRESS 0x8ec8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR2_BYTE_ADDRESS 0x8ec8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GTR3                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR3_ADDRESS 0x8eccu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR3_BYTE_ADDRESS 0x8eccu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7RSR0                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR0_ADDRESS 0x8ed0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR0_BYTE_ADDRESS 0x8ed0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7RSR1                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR1_ADDRESS 0x8ed4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR1_BYTE_ADDRESS 0x8ed4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7RSR2                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR2_ADDRESS 0x8ed8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR2_BYTE_ADDRESS 0x8ed8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7RSR3                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR3_ADDRESS 0x8edcu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR3_BYTE_ADDRESS 0x8edcu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GSR0                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR0_ADDRESS 0x8ee0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR0_BYTE_ADDRESS 0x8ee0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GSR1                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR1_ADDRESS 0x8ee4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR1_BYTE_ADDRESS 0x8ee4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GSR2                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR2_ADDRESS 0x8ee8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR2_BYTE_ADDRESS 0x8ee8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GSR3                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR3_ADDRESS 0x8eecu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR3_BYTE_ADDRESS 0x8eecu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GSR4                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR4_ADDRESS 0x8ef0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR4_BYTE_ADDRESS 0x8ef0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GSR5                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR5_ADDRESS 0x8ef4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR5_BYTE_ADDRESS 0x8ef4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX7GSR6                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR6_ADDRESS 0x8ef8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR6_BYTE_ADDRESS 0x8ef8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GCR0                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR0_ADDRESS 0x8f00u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR0_BYTE_ADDRESS 0x8f00u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GCR1                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR1_ADDRESS 0x8f04u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR1_BYTE_ADDRESS 0x8f04u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GCR2                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR2_ADDRESS 0x8f08u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR2_BYTE_ADDRESS 0x8f08u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GCR3                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR3_ADDRESS 0x8f0cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR3_BYTE_ADDRESS 0x8f0cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GCR4                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR4_ADDRESS 0x8f10u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR4_BYTE_ADDRESS 0x8f10u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GCR5                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR5_ADDRESS 0x8f14u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR5_BYTE_ADDRESS 0x8f14u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GCR6                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR6_ADDRESS 0x8f18u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR6_BYTE_ADDRESS 0x8f18u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GCR7                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR7_ADDRESS 0x8f1cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR7_BYTE_ADDRESS 0x8f1cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GCR8                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR8_ADDRESS 0x8f20u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR8_BYTE_ADDRESS 0x8f20u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GCR9                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR9_ADDRESS 0x8f24u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR9_BYTE_ADDRESS 0x8f24u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8BDLR0                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR0_ADDRESS 0x8f40u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR0_BYTE_ADDRESS 0x8f40u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8BDLR1                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR1_ADDRESS 0x8f44u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR1_BYTE_ADDRESS 0x8f44u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8BDLR2                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR2_ADDRESS 0x8f48u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR2_BYTE_ADDRESS 0x8f48u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8BDLR3                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR3_ADDRESS 0x8f50u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR3_BYTE_ADDRESS 0x8f50u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8BDLR4                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR4_ADDRESS 0x8f54u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR4_BYTE_ADDRESS 0x8f54u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8BDLR5                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR5_ADDRESS 0x8f58u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR5_BYTE_ADDRESS 0x8f58u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8BDLR6                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR6_ADDRESS 0x8f60u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR6_BYTE_ADDRESS 0x8f60u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8LCDLR0                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR0_ADDRESS 0x8f80u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR0_BYTE_ADDRESS 0x8f80u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8LCDLR1                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR1_ADDRESS 0x8f84u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR1_BYTE_ADDRESS 0x8f84u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8LCDLR2                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR2_ADDRESS 0x8f88u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR2_BYTE_ADDRESS 0x8f88u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8LCDLR3                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR3_ADDRESS 0x8f8cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR3_BYTE_ADDRESS 0x8f8cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8LCDLR4                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR4_ADDRESS 0x8f90u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR4_BYTE_ADDRESS 0x8f90u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8LCDLR5                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR5_ADDRESS 0x8f94u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR5_BYTE_ADDRESS 0x8f94u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8MDLR0                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR0_ADDRESS 0x8fa0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR0_BYTE_ADDRESS 0x8fa0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8MDLR1                     */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR1_ADDRESS 0x8fa4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR1_BYTE_ADDRESS 0x8fa4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GTR0                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR0_ADDRESS 0x8fc0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR0_BYTE_ADDRESS 0x8fc0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GTR1                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR1_ADDRESS 0x8fc4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR1_BYTE_ADDRESS 0x8fc4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GTR2                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR2_ADDRESS 0x8fc8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR2_BYTE_ADDRESS 0x8fc8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GTR3                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR3_ADDRESS 0x8fccu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR3_BYTE_ADDRESS 0x8fccu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8RSR0                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR0_ADDRESS 0x8fd0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR0_BYTE_ADDRESS 0x8fd0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8RSR1                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR1_ADDRESS 0x8fd4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR1_BYTE_ADDRESS 0x8fd4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8RSR2                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR2_ADDRESS 0x8fd8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR2_BYTE_ADDRESS 0x8fd8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8RSR3                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR3_ADDRESS 0x8fdcu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR3_BYTE_ADDRESS 0x8fdcu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GSR0                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR0_ADDRESS 0x8fe0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR0_BYTE_ADDRESS 0x8fe0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GSR1                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR1_ADDRESS 0x8fe4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR1_BYTE_ADDRESS 0x8fe4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GSR2                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR2_ADDRESS 0x8fe8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR2_BYTE_ADDRESS 0x8fe8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GSR3                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR3_ADDRESS 0x8fecu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR3_BYTE_ADDRESS 0x8fecu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GSR4                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR4_ADDRESS 0x8ff0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR4_BYTE_ADDRESS 0x8ff0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GSR5                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR5_ADDRESS 0x8ff4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR5_BYTE_ADDRESS 0x8ff4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8GSR6                      */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR6_ADDRESS 0x8ff8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR6_BYTE_ADDRESS 0x8ff8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0OSC                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0OSC_ADDRESS 0x9400u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0OSC_BYTE_ADDRESS 0x9400u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0PLLCR0                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR0_ADDRESS 0x9404u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR0_BYTE_ADDRESS 0x9404u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0PLLCR1                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR1_ADDRESS 0x9408u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR1_BYTE_ADDRESS 0x9408u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0PLLCR2                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR2_ADDRESS 0x940cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR2_BYTE_ADDRESS 0x940cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0PLLCR3                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR3_ADDRESS 0x9410u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR3_BYTE_ADDRESS 0x9410u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0PLLCR4                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR4_ADDRESS 0x9414u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR4_BYTE_ADDRESS 0x9414u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0PLLCR5                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR5_ADDRESS 0x9418u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR5_BYTE_ADDRESS 0x9418u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0DQSCTL                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DQSCTL_ADDRESS 0x941cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DQSCTL_BYTE_ADDRESS 0x941cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0TRNCTL                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0TRNCTL_ADDRESS 0x9420u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0TRNCTL_BYTE_ADDRESS 0x9420u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0DDLCTL                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DDLCTL_ADDRESS 0x9424u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DDLCTL_BYTE_ADDRESS 0x9424u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0DXCTL1                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL1_ADDRESS 0x9428u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL1_BYTE_ADDRESS 0x9428u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0DXCTL2                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL2_ADDRESS 0x942cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL2_BYTE_ADDRESS 0x942cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL0IOCR                   */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0IOCR_ADDRESS 0x9430u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0IOCR_BYTE_ADDRESS 0x9430u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4SL0IOCR                   */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL0IOCR_ADDRESS 0x9434u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL0IOCR_BYTE_ADDRESS 0x9434u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1OSC                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1OSC_ADDRESS 0x9440u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1OSC_BYTE_ADDRESS 0x9440u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1PLLCR0                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR0_ADDRESS 0x9444u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR0_BYTE_ADDRESS 0x9444u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1PLLCR1                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR1_ADDRESS 0x9448u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR1_BYTE_ADDRESS 0x9448u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1PLLCR2                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR2_ADDRESS 0x944cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR2_BYTE_ADDRESS 0x944cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1PLLCR3                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR3_ADDRESS 0x9450u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR3_BYTE_ADDRESS 0x9450u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1PLLCR4                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR4_ADDRESS 0x9454u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR4_BYTE_ADDRESS 0x9454u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1PLLCR5                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR5_ADDRESS 0x9458u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR5_BYTE_ADDRESS 0x9458u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1DQSCTL                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DQSCTL_ADDRESS 0x945cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DQSCTL_BYTE_ADDRESS 0x945cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1TRNCTL                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1TRNCTL_ADDRESS 0x9460u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1TRNCTL_BYTE_ADDRESS 0x9460u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1DDLCTL                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DDLCTL_ADDRESS 0x9464u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DDLCTL_BYTE_ADDRESS 0x9464u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1DXCTL1                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL1_ADDRESS 0x9468u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL1_BYTE_ADDRESS 0x9468u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1DXCTL2                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL2_ADDRESS 0x946cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL2_BYTE_ADDRESS 0x946cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL1IOCR                   */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1IOCR_ADDRESS 0x9470u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1IOCR_BYTE_ADDRESS 0x9470u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4SL1IOCR                   */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL1IOCR_ADDRESS 0x9474u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL1IOCR_BYTE_ADDRESS 0x9474u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2OSC                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2OSC_ADDRESS 0x9480u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2OSC_BYTE_ADDRESS 0x9480u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2PLLCR0                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR0_ADDRESS 0x9484u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR0_BYTE_ADDRESS 0x9484u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2PLLCR1                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR1_ADDRESS 0x9488u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR1_BYTE_ADDRESS 0x9488u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2PLLCR2                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR2_ADDRESS 0x948cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR2_BYTE_ADDRESS 0x948cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2PLLCR3                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR3_ADDRESS 0x9490u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR3_BYTE_ADDRESS 0x9490u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2PLLCR4                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR4_ADDRESS 0x9494u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR4_BYTE_ADDRESS 0x9494u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2PLLCR5                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR5_ADDRESS 0x9498u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR5_BYTE_ADDRESS 0x9498u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2DQSCTL                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DQSCTL_ADDRESS 0x949cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DQSCTL_BYTE_ADDRESS 0x949cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2TRNCTL                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2TRNCTL_ADDRESS 0x94a0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2TRNCTL_BYTE_ADDRESS 0x94a0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2DDLCTL                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DDLCTL_ADDRESS 0x94a4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DDLCTL_BYTE_ADDRESS 0x94a4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2DXCTL1                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL1_ADDRESS 0x94a8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL1_BYTE_ADDRESS 0x94a8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2DXCTL2                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL2_ADDRESS 0x94acu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL2_BYTE_ADDRESS 0x94acu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL2IOCR                   */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2IOCR_ADDRESS 0x94b0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2IOCR_BYTE_ADDRESS 0x94b0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4SL2IOCR                   */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL2IOCR_ADDRESS 0x94b4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL2IOCR_BYTE_ADDRESS 0x94b4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3OSC                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3OSC_ADDRESS 0x94c0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3OSC_BYTE_ADDRESS 0x94c0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3PLLCR0                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR0_ADDRESS 0x94c4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR0_BYTE_ADDRESS 0x94c4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3PLLCR1                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR1_ADDRESS 0x94c8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR1_BYTE_ADDRESS 0x94c8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3PLLCR2                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR2_ADDRESS 0x94ccu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR2_BYTE_ADDRESS 0x94ccu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3PLLCR3                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR3_ADDRESS 0x94d0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR3_BYTE_ADDRESS 0x94d0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3PLLCR4                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR4_ADDRESS 0x94d4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR4_BYTE_ADDRESS 0x94d4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3PLLCR5                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR5_ADDRESS 0x94d8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR5_BYTE_ADDRESS 0x94d8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3DQSCTL                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DQSCTL_ADDRESS 0x94dcu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DQSCTL_BYTE_ADDRESS 0x94dcu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3TRNCTL                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3TRNCTL_ADDRESS 0x94e0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3TRNCTL_BYTE_ADDRESS 0x94e0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3DDLCTL                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DDLCTL_ADDRESS 0x94e4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DDLCTL_BYTE_ADDRESS 0x94e4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3DXCTL1                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL1_ADDRESS 0x94e8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL1_BYTE_ADDRESS 0x94e8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3DXCTL2                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL2_ADDRESS 0x94ecu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL2_BYTE_ADDRESS 0x94ecu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL3IOCR                   */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3IOCR_ADDRESS 0x94f0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3IOCR_BYTE_ADDRESS 0x94f0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4SL3IOCR                   */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL3IOCR_ADDRESS 0x94f4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL3IOCR_BYTE_ADDRESS 0x94f4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4OSC                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4OSC_ADDRESS 0x9500u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4OSC_BYTE_ADDRESS 0x9500u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4PLLCR0                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR0_ADDRESS 0x9504u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR0_BYTE_ADDRESS 0x9504u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4PLLCR1                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR1_ADDRESS 0x9508u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR1_BYTE_ADDRESS 0x9508u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4PLLCR2                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR2_ADDRESS 0x950cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR2_BYTE_ADDRESS 0x950cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4PLLCR3                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR3_ADDRESS 0x9510u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR3_BYTE_ADDRESS 0x9510u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4PLLCR4                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR4_ADDRESS 0x9514u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR4_BYTE_ADDRESS 0x9514u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4PLLCR5                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR5_ADDRESS 0x9518u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR5_BYTE_ADDRESS 0x9518u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4DQSCTL                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DQSCTL_ADDRESS 0x951cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DQSCTL_BYTE_ADDRESS 0x951cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4TRNCTL                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4TRNCTL_ADDRESS 0x9520u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4TRNCTL_BYTE_ADDRESS 0x9520u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4DDLCTL                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DDLCTL_ADDRESS 0x9524u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DDLCTL_BYTE_ADDRESS 0x9524u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4DXCTL1                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL1_ADDRESS 0x9528u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL1_BYTE_ADDRESS 0x9528u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4DXCTL2                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL2_ADDRESS 0x952cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL2_BYTE_ADDRESS 0x952cu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SL4IOCR                   */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4IOCR_ADDRESS 0x9530u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4IOCR_BYTE_ADDRESS 0x9530u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4SL4IOCR                   */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL4IOCR_ADDRESS 0x9534u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL4IOCR_BYTE_ADDRESS 0x9534u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBOSC                    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBOSC_ADDRESS 0x97c0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBOSC_BYTE_ADDRESS 0x97c0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBPLLCR0                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR0_ADDRESS 0x97c4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR0_BYTE_ADDRESS 0x97c4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBPLLCR1                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR1_ADDRESS 0x97c8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR1_BYTE_ADDRESS 0x97c8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBPLLCR2                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR2_ADDRESS 0x97ccu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR2_BYTE_ADDRESS 0x97ccu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBPLLCR3                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR3_ADDRESS 0x97d0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR3_BYTE_ADDRESS 0x97d0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBPLLCR4                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR4_ADDRESS 0x97d4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR4_BYTE_ADDRESS 0x97d4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBPLLCR5                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR5_ADDRESS 0x97d8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR5_BYTE_ADDRESS 0x97d8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBDQSCTL                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDQSCTL_ADDRESS 0x97dcu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDQSCTL_BYTE_ADDRESS 0x97dcu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBTRNCTL                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBTRNCTL_ADDRESS 0x97e0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBTRNCTL_BYTE_ADDRESS 0x97e0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBDDLCTL                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDDLCTL_ADDRESS 0x97e4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDDLCTL_BYTE_ADDRESS 0x97e4u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBDXCTL1                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL1_ADDRESS 0x97e8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL1_BYTE_ADDRESS 0x97e8u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBDXCTL2                 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL2_ADDRESS 0x97ecu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL2_BYTE_ADDRESS 0x97ecu
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX8SLBIOCR                   */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBIOCR_ADDRESS 0x97f0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBIOCR_BYTE_ADDRESS 0x97f0u
/* Register: spio_DW_apb_gpio.DDR.DWC_PHY_PUB.DX4SLBIOCR                   */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SLBIOCR_ADDRESS 0x97f4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SLBIOCR_BYTE_ADDRESS 0x97f4u


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: spio_DW_apb_gpio_DDR                                   */
/* Addressmap template: spio_DW_apb_gpio_DDR                               */
/* Source filename: pub_lpddr4.csr, line: 19                               */
#define SPIO_DW_APB_GPIO_DDR_SIZE 0xa000u
#define SPIO_DW_APB_GPIO_DDR_BYTE_SIZE 0xa000u
/* Group member: spio_DW_apb_gpio_DDR.DWC_PHY_PUB                          */
/* Group type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB                */
/* Group template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB            */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_OFFSET 0x8000u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BYTE_OFFSET 0x8000u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_WRITE_ACCESS 1u

/* Group type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB                           */
/* Group template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB                       */
/* Source filename: pub_lpddr4.csr, line: 21                               */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SIZE 0x2000u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BYTE_SIZE 0x2000u
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.RIDR                 */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RIDR       */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RIDR   */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIDR_OFFSET 0x0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIDR_BYTE_OFFSET 0x0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIDR_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIDR_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIDR_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIDR_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.PIR                  */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PIR        */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PIR    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PIR_OFFSET 0x4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PIR_BYTE_OFFSET 0x4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PIR_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PIR_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PIR_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PIR_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.PGCR0                */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGCR0      */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGCR0  */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR0_OFFSET 0x10u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR0_BYTE_OFFSET 0x10u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.PGCR1                */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGCR1      */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGCR1  */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR1_OFFSET 0x14u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR1_BYTE_OFFSET 0x14u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.PGCR2                */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGCR2      */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGCR2  */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR2_OFFSET 0x18u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR2_BYTE_OFFSET 0x18u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.PGCR3                */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGCR3      */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGCR3  */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR3_OFFSET 0x1cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR3_BYTE_OFFSET 0x1cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.PGCR4                */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGCR4      */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGCR4  */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR4_OFFSET 0x20u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR4_BYTE_OFFSET 0x20u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR4_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR4_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.PGCR5                */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGCR5      */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGCR5  */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR5_OFFSET 0x24u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR5_BYTE_OFFSET 0x24u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR5_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR5_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.PGCR6                */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGCR6      */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGCR6  */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR6_OFFSET 0x28u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR6_BYTE_OFFSET 0x28u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR6_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR6_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR6_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR6_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.PGCR7                */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGCR7      */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGCR7  */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR7_OFFSET 0x2cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR7_BYTE_OFFSET 0x2cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR7_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR7_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR7_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR7_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.PGSR0                */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGSR0      */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGSR0  */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR0_OFFSET 0x30u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR0_BYTE_OFFSET 0x30u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR0_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR0_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.PGSR1                */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGSR1      */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGSR1  */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR1_OFFSET 0x34u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR1_BYTE_OFFSET 0x34u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR1_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR1_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.PGSR2                */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGSR2      */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGSR2  */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR2_OFFSET 0x38u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR2_BYTE_OFFSET 0x38u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR2_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR2_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.PTR0                 */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PTR0       */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PTR0   */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR0_OFFSET 0x40u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR0_BYTE_OFFSET 0x40u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.PTR1                 */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PTR1       */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PTR1   */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR1_OFFSET 0x44u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR1_BYTE_OFFSET 0x44u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.PTR2                 */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PTR2       */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PTR2   */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR2_OFFSET 0x48u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR2_BYTE_OFFSET 0x48u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.PTR3                 */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PTR3       */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PTR3   */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR3_OFFSET 0x4cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR3_BYTE_OFFSET 0x4cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.PTR4                 */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PTR4       */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PTR4   */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR4_OFFSET 0x50u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR4_BYTE_OFFSET 0x50u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR4_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR4_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.PTR5                 */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PTR5       */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PTR5   */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR5_OFFSET 0x54u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR5_BYTE_OFFSET 0x54u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR5_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR5_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.PTR6                 */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PTR6       */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PTR6   */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR6_OFFSET 0x58u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR6_BYTE_OFFSET 0x58u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR6_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR6_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR6_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR6_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.PLLCR                */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PLLCR      */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PLLCR  */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR_OFFSET 0x68u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR_BYTE_OFFSET 0x68u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.PLLCR1               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PLLCR1     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PLLCR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR1_OFFSET 0x6cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR1_BYTE_OFFSET 0x6cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.PLLCR2               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PLLCR2     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PLLCR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR2_OFFSET 0x70u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR2_BYTE_OFFSET 0x70u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.PLLCR3               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PLLCR3     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PLLCR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR3_OFFSET 0x74u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR3_BYTE_OFFSET 0x74u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.PLLCR4               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PLLCR4     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PLLCR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR4_OFFSET 0x78u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR4_BYTE_OFFSET 0x78u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR4_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR4_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.PLLCR5               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PLLCR5     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PLLCR5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR5_OFFSET 0x7cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR5_BYTE_OFFSET 0x7cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR5_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR5_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DXCCR                */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DXCCR      */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DXCCR  */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DXCCR_OFFSET 0x88u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DXCCR_BYTE_OFFSET 0x88u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DXCCR_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DXCCR_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DXCCR_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DXCCR_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DSGCR                */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DSGCR      */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DSGCR  */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DSGCR_OFFSET 0x90u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DSGCR_BYTE_OFFSET 0x90u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DSGCR_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DSGCR_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DSGCR_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DSGCR_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ODTCR                */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ODTCR      */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ODTCR  */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ODTCR_OFFSET 0x98u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ODTCR_BYTE_OFFSET 0x98u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ODTCR_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ODTCR_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ODTCR_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ODTCR_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.AACR                 */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::AACR       */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::AACR   */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_AACR_OFFSET 0xa0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_AACR_BYTE_OFFSET 0xa0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_AACR_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_AACR_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_AACR_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_AACR_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.GPR0                 */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::GPR0       */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::GPR0   */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR0_OFFSET 0xc0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR0_BYTE_OFFSET 0xc0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.GPR1                 */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::GPR1       */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::GPR1   */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR1_OFFSET 0xc4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR1_BYTE_OFFSET 0xc4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DCR                  */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DCR        */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DCR    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCR_OFFSET 0x100u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCR_BYTE_OFFSET 0x100u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCR_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCR_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCR_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCR_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DTPR0                */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTPR0      */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTPR0  */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR0_OFFSET 0x110u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR0_BYTE_OFFSET 0x110u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DTPR1                */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTPR1      */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTPR1  */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR1_OFFSET 0x114u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR1_BYTE_OFFSET 0x114u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DTPR2                */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTPR2      */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTPR2  */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR2_OFFSET 0x118u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR2_BYTE_OFFSET 0x118u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DTPR3                */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTPR3      */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTPR3  */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR3_OFFSET 0x11cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR3_BYTE_OFFSET 0x11cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DTPR4                */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTPR4      */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTPR4  */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR4_OFFSET 0x120u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR4_BYTE_OFFSET 0x120u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR4_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR4_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DTPR5                */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTPR5      */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTPR5  */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR5_OFFSET 0x124u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR5_BYTE_OFFSET 0x124u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR5_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR5_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DTPR6                */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTPR6      */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTPR6  */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR6_OFFSET 0x128u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR6_BYTE_OFFSET 0x128u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR6_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR6_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR6_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR6_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.RDIMMGCR0            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RDIMMGCR0  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RDIMMGCR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR0_OFFSET 0x140u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR0_BYTE_OFFSET 0x140u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.RDIMMGCR1            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RDIMMGCR1  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RDIMMGCR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR1_OFFSET 0x144u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR1_BYTE_OFFSET 0x144u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.RDIMMGCR2            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RDIMMGCR2  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RDIMMGCR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR2_OFFSET 0x148u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR2_BYTE_OFFSET 0x148u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.RDIMMCR0             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RDIMMCR0   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RDIMMCR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR0_OFFSET 0x150u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR0_BYTE_OFFSET 0x150u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.RDIMMCR1             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RDIMMCR1   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RDIMMCR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR1_OFFSET 0x154u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR1_BYTE_OFFSET 0x154u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.RDIMMCR2             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RDIMMCR2   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RDIMMCR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR2_OFFSET 0x158u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR2_BYTE_OFFSET 0x158u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.RDIMMCR3             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RDIMMCR3   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RDIMMCR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR3_OFFSET 0x15cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR3_BYTE_OFFSET 0x15cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.RDIMMCR4             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RDIMMCR4   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RDIMMCR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR4_OFFSET 0x160u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR4_BYTE_OFFSET 0x160u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR4_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR4_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.SCHCR0               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::SCHCR0     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::SCHCR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR0_OFFSET 0x168u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR0_BYTE_OFFSET 0x168u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.SCHCR1               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::SCHCR1     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::SCHCR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR1_OFFSET 0x16cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR1_BYTE_OFFSET 0x16cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.MR0                  */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR0        */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR0    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR0_OFFSET 0x180u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR0_BYTE_OFFSET 0x180u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.MR1                  */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR1        */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR1    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR1_OFFSET 0x184u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR1_BYTE_OFFSET 0x184u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.MR2                  */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR2        */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR2    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR2_OFFSET 0x188u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR2_BYTE_OFFSET 0x188u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.MR3                  */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR3        */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR3    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR3_OFFSET 0x18cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR3_BYTE_OFFSET 0x18cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.MR4                  */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR4        */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR4    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR4_OFFSET 0x190u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR4_BYTE_OFFSET 0x190u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR4_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR4_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.MR5                  */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR5        */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR5    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR5_OFFSET 0x194u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR5_BYTE_OFFSET 0x194u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR5_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR5_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.MR6                  */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR6        */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR6    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR6_OFFSET 0x198u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR6_BYTE_OFFSET 0x198u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR6_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR6_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR6_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR6_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.MR7                  */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR7        */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR7    */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR7_OFFSET 0x19cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR7_BYTE_OFFSET 0x19cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR7_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR7_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR7_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR7_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.MR11                 */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR11       */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR11   */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR11_OFFSET 0x1acu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR11_BYTE_OFFSET 0x1acu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR11_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR11_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR11_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR11_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.MR12                 */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR12       */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR12   */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR12_OFFSET 0x1b0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR12_BYTE_OFFSET 0x1b0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR12_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR12_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR12_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR12_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.MR13                 */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR13       */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR13   */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR13_OFFSET 0x1b4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR13_BYTE_OFFSET 0x1b4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR13_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR13_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR13_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR13_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.MR14                 */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR14       */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR14   */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR14_OFFSET 0x1b8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR14_BYTE_OFFSET 0x1b8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR14_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR14_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR14_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR14_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.MR22                 */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR22       */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR22   */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR22_OFFSET 0x1d8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR22_BYTE_OFFSET 0x1d8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR22_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR22_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR22_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR22_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DTCR                 */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTCR       */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTCR   */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR_OFFSET 0x200u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR_BYTE_OFFSET 0x200u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DTCR1                */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTCR1      */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTCR1  */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR1_OFFSET 0x204u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR1_BYTE_OFFSET 0x204u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DTAR0                */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTAR0      */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTAR0  */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR0_OFFSET 0x208u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR0_BYTE_OFFSET 0x208u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DTAR1                */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTAR1      */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTAR1  */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR1_OFFSET 0x20cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR1_BYTE_OFFSET 0x20cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DTAR2                */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTAR2      */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTAR2  */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR2_OFFSET 0x210u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR2_BYTE_OFFSET 0x210u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DTDR0                */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTDR0      */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTDR0  */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR0_OFFSET 0x218u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR0_BYTE_OFFSET 0x218u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DTDR1                */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTDR1      */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTDR1  */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR1_OFFSET 0x21cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR1_BYTE_OFFSET 0x21cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DTEDR0               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTEDR0     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTEDR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR0_OFFSET 0x230u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR0_BYTE_OFFSET 0x230u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DTEDR1               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTEDR1     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTEDR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR1_OFFSET 0x234u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR1_BYTE_OFFSET 0x234u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DTEDR2               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTEDR2     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTEDR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR2_OFFSET 0x238u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR2_BYTE_OFFSET 0x238u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.VTDR                 */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::VTDR       */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::VTDR   */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTDR_OFFSET 0x23cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTDR_BYTE_OFFSET 0x23cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTDR_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTDR_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTDR_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTDR_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.CATR0                */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::CATR0      */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::CATR0  */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR0_OFFSET 0x240u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR0_BYTE_OFFSET 0x240u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.CATR1                */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::CATR1      */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::CATR1  */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR1_OFFSET 0x244u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR1_BYTE_OFFSET 0x244u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.PGCR8                */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGCR8      */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGCR8  */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR8_OFFSET 0x248u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR8_BYTE_OFFSET 0x248u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR8_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR8_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR8_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR8_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DQSDR0               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DQSDR0     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DQSDR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR0_OFFSET 0x250u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR0_BYTE_OFFSET 0x250u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DQSDR1               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DQSDR1     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DQSDR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR1_OFFSET 0x254u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR1_BYTE_OFFSET 0x254u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DQSDR2               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DQSDR2     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DQSDR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR2_OFFSET 0x258u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR2_BYTE_OFFSET 0x258u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DCUAR                */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DCUAR      */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DCUAR  */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUAR_OFFSET 0x300u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUAR_BYTE_OFFSET 0x300u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUAR_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUAR_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUAR_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUAR_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DCUDR                */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DCUDR      */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DCUDR  */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUDR_OFFSET 0x304u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUDR_BYTE_OFFSET 0x304u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUDR_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUDR_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUDR_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUDR_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DCURR                */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DCURR      */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DCURR  */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCURR_OFFSET 0x308u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCURR_BYTE_OFFSET 0x308u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCURR_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCURR_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCURR_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCURR_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DCULR                */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DCULR      */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DCULR  */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCULR_OFFSET 0x30cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCULR_BYTE_OFFSET 0x30cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCULR_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCULR_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCULR_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCULR_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DCUGCR               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DCUGCR     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DCUGCR */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUGCR_OFFSET 0x310u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUGCR_BYTE_OFFSET 0x310u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUGCR_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUGCR_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUGCR_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUGCR_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DCUTPR               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DCUTPR     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DCUTPR */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUTPR_OFFSET 0x314u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUTPR_BYTE_OFFSET 0x314u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUTPR_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUTPR_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUTPR_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUTPR_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DCUSR0               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DCUSR0     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DCUSR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR0_OFFSET 0x318u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR0_BYTE_OFFSET 0x318u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DCUSR1               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DCUSR1     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DCUSR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR1_OFFSET 0x31cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR1_BYTE_OFFSET 0x31cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.BISTRR               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTRR     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTRR */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTRR_OFFSET 0x400u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTRR_BYTE_OFFSET 0x400u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTRR_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTRR_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTRR_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTRR_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.BISTWCR              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTWCR    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTWCR */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCR_OFFSET 0x404u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCR_BYTE_OFFSET 0x404u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCR_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCR_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCR_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCR_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.BISTMSKR0            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTMSKR0  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTMSKR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR0_OFFSET 0x408u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR0_BYTE_OFFSET 0x408u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.BISTMSKR1            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTMSKR1  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTMSKR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR1_OFFSET 0x40cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR1_BYTE_OFFSET 0x40cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.BISTMSKR2            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTMSKR2  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTMSKR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR2_OFFSET 0x410u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR2_BYTE_OFFSET 0x410u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.BISTLSR              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTLSR    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTLSR */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTLSR_OFFSET 0x414u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTLSR_BYTE_OFFSET 0x414u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTLSR_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTLSR_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTLSR_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTLSR_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.BISTAR0              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTAR0    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTAR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR0_OFFSET 0x418u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR0_BYTE_OFFSET 0x418u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.BISTAR1              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTAR1    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTAR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR1_OFFSET 0x41cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR1_BYTE_OFFSET 0x41cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.BISTAR2              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTAR2    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTAR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR2_OFFSET 0x420u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR2_BYTE_OFFSET 0x420u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.BISTAR3              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTAR3    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTAR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR3_OFFSET 0x424u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR3_BYTE_OFFSET 0x424u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.BISTAR4              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTAR4    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTAR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR4_OFFSET 0x428u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR4_BYTE_OFFSET 0x428u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR4_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR4_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.BISTUDPR             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTUDPR   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTUDPR */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTUDPR_OFFSET 0x42cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTUDPR_BYTE_OFFSET 0x42cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTUDPR_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTUDPR_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTUDPR_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTUDPR_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.BISTGSR              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTGSR    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTGSR */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTGSR_OFFSET 0x430u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTGSR_BYTE_OFFSET 0x430u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTGSR_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTGSR_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTGSR_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTGSR_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.BISTWER0             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTWER0   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTWER0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER0_OFFSET 0x434u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER0_BYTE_OFFSET 0x434u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.BISTWER1             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTWER1   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTWER1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER1_OFFSET 0x438u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER1_BYTE_OFFSET 0x438u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.BISTBER0             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTBER0   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTBER0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER0_OFFSET 0x43cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER0_BYTE_OFFSET 0x43cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.BISTBER1             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTBER1   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTBER1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER1_OFFSET 0x440u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER1_BYTE_OFFSET 0x440u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.BISTBER2             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTBER2   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTBER2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER2_OFFSET 0x444u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER2_BYTE_OFFSET 0x444u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.BISTBER3             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTBER3   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTBER3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER3_OFFSET 0x448u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER3_BYTE_OFFSET 0x448u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.BISTBER4             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTBER4   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTBER4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER4_OFFSET 0x44cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER4_BYTE_OFFSET 0x44cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER4_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER4_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.BISTWCSR             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTWCSR   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTWCSR */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCSR_OFFSET 0x450u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCSR_BYTE_OFFSET 0x450u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCSR_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCSR_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCSR_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCSR_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.BISTFWR0             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTFWR0   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTFWR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR0_OFFSET 0x454u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR0_BYTE_OFFSET 0x454u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.BISTFWR1             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTFWR1   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTFWR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR1_OFFSET 0x458u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR1_BYTE_OFFSET 0x458u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.BISTFWR2             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTFWR2   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTFWR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR2_OFFSET 0x45cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR2_BYTE_OFFSET 0x45cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.BISTBER5             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTBER5   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTBER5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER5_OFFSET 0x460u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER5_BYTE_OFFSET 0x460u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER5_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER5_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.RANKIDR              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RANKIDR    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RANKIDR */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RANKIDR_OFFSET 0x4dcu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RANKIDR_BYTE_OFFSET 0x4dcu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RANKIDR_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RANKIDR_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RANKIDR_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RANKIDR_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.RIOCR0               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RIOCR0     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RIOCR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR0_OFFSET 0x4e0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR0_BYTE_OFFSET 0x4e0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.RIOCR1               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RIOCR1     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RIOCR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR1_OFFSET 0x4e4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR1_BYTE_OFFSET 0x4e4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.RIOCR2               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RIOCR2     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RIOCR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR2_OFFSET 0x4e8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR2_BYTE_OFFSET 0x4e8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.RIOCR3               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RIOCR3     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RIOCR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR3_OFFSET 0x4ecu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR3_BYTE_OFFSET 0x4ecu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.RIOCR4               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RIOCR4     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RIOCR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR4_OFFSET 0x4f0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR4_BYTE_OFFSET 0x4f0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR4_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR4_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.RIOCR5               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RIOCR5     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RIOCR5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR5_OFFSET 0x4f4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR5_BYTE_OFFSET 0x4f4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR5_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR5_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ACIOCR0              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACIOCR0    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACIOCR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR0_OFFSET 0x500u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR0_BYTE_OFFSET 0x500u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ACIOCR1              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACIOCR1    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACIOCR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR1_OFFSET 0x504u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR1_BYTE_OFFSET 0x504u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ACIOCR2              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACIOCR2    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACIOCR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR2_OFFSET 0x508u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR2_BYTE_OFFSET 0x508u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ACIOCR3              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACIOCR3    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACIOCR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR3_OFFSET 0x50cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR3_BYTE_OFFSET 0x50cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ACIOCR4              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACIOCR4    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACIOCR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR4_OFFSET 0x510u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR4_BYTE_OFFSET 0x510u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR4_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR4_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ACIOCR5              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACIOCR5    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACIOCR5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR5_OFFSET 0x514u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR5_BYTE_OFFSET 0x514u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR5_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR5_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.IOVCR0               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::IOVCR0     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::IOVCR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR0_OFFSET 0x520u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR0_BYTE_OFFSET 0x520u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.IOVCR1               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::IOVCR1     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::IOVCR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR1_OFFSET 0x524u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR1_BYTE_OFFSET 0x524u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.VTCR0                */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::VTCR0      */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::VTCR0  */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR0_OFFSET 0x528u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR0_BYTE_OFFSET 0x528u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.VTCR1                */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::VTCR1      */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::VTCR1  */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR1_OFFSET 0x52cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR1_BYTE_OFFSET 0x52cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ACBDLR0              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR0    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR0_OFFSET 0x540u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR0_BYTE_OFFSET 0x540u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ACBDLR1              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR1    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR1_OFFSET 0x544u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR1_BYTE_OFFSET 0x544u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ACBDLR2              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR2    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR2_OFFSET 0x548u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR2_BYTE_OFFSET 0x548u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ACBDLR3              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR3    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR3_OFFSET 0x54cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR3_BYTE_OFFSET 0x54cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ACBDLR4              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR4    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR4_OFFSET 0x550u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR4_BYTE_OFFSET 0x550u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR4_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR4_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ACBDLR5              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR5    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR5_OFFSET 0x554u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR5_BYTE_OFFSET 0x554u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR5_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR5_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ACBDLR6              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR6    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR6 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR6_OFFSET 0x558u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR6_BYTE_OFFSET 0x558u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR6_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR6_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR6_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR6_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ACBDLR7              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR7    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR7 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR7_OFFSET 0x55cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR7_BYTE_OFFSET 0x55cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR7_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR7_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR7_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR7_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ACBDLR8              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR8    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR8 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR8_OFFSET 0x560u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR8_BYTE_OFFSET 0x560u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR8_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR8_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR8_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR8_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ACBDLR9              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR9    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR9 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR9_OFFSET 0x564u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR9_BYTE_OFFSET 0x564u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR9_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR9_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR9_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR9_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ACBDLR10             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR10   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR10 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR10_OFFSET 0x568u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR10_BYTE_OFFSET 0x568u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR10_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR10_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR10_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR10_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ACBDLR11             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR11   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR11 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR11_OFFSET 0x56cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR11_BYTE_OFFSET 0x56cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR11_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR11_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR11_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR11_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ACBDLR12             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR12   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR12 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR12_OFFSET 0x570u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR12_BYTE_OFFSET 0x570u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR12_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR12_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR12_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR12_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ACBDLR13             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR13   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR13 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR13_OFFSET 0x574u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR13_BYTE_OFFSET 0x574u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR13_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR13_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR13_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR13_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ACBDLR14             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR14   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR14 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR14_OFFSET 0x578u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR14_BYTE_OFFSET 0x578u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR14_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR14_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR14_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR14_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ACBDLR15             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR15   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR15 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR15_OFFSET 0x57cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR15_BYTE_OFFSET 0x57cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR15_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR15_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR15_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR15_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ACBDLR16             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR16   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR16 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR16_OFFSET 0x580u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR16_BYTE_OFFSET 0x580u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR16_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR16_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR16_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR16_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ACLCDLR              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACLCDLR    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACLCDLR */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACLCDLR_OFFSET 0x584u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACLCDLR_BYTE_OFFSET 0x584u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACLCDLR_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACLCDLR_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACLCDLR_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACLCDLR_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ACMDLR0              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACMDLR0    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACMDLR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR0_OFFSET 0x5a0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR0_BYTE_OFFSET 0x5a0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ACMDLR1              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACMDLR1    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACMDLR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR1_OFFSET 0x5a4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR1_BYTE_OFFSET 0x5a4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ZQCR                 */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQCR       */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQCR   */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQCR_OFFSET 0x680u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQCR_BYTE_OFFSET 0x680u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQCR_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQCR_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQCR_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQCR_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ZQ0PR0               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ0PR0     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ0PR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR0_OFFSET 0x684u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR0_BYTE_OFFSET 0x684u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ZQ0PR1               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ0PR1     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ0PR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR1_OFFSET 0x688u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR1_BYTE_OFFSET 0x688u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ZQ0DR0               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ0DR0     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ0DR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR0_OFFSET 0x68cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR0_BYTE_OFFSET 0x68cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR0_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR0_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ZQ0DR1               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ0DR1     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ0DR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR1_OFFSET 0x690u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR1_BYTE_OFFSET 0x690u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR1_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR1_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ZQ0OR0               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ0OR0     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ0OR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR0_OFFSET 0x694u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR0_BYTE_OFFSET 0x694u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR0_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR0_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ZQ0OR1               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ0OR1     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ0OR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR1_OFFSET 0x698u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR1_BYTE_OFFSET 0x698u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR1_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR1_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ZQ0SR                */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ0SR      */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ0SR  */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0SR_OFFSET 0x69cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0SR_BYTE_OFFSET 0x69cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0SR_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0SR_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0SR_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0SR_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ZQ1PR0               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ1PR0     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ1PR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR0_OFFSET 0x6a4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR0_BYTE_OFFSET 0x6a4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ZQ1PR1               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ1PR1     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ1PR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR1_OFFSET 0x6a8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR1_BYTE_OFFSET 0x6a8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ZQ1DR0               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ1DR0     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ1DR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR0_OFFSET 0x6acu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR0_BYTE_OFFSET 0x6acu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR0_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR0_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ZQ1DR1               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ1DR1     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ1DR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR1_OFFSET 0x6b0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR1_BYTE_OFFSET 0x6b0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR1_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR1_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ZQ1OR0               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ1OR0     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ1OR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR0_OFFSET 0x6b4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR0_BYTE_OFFSET 0x6b4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR0_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR0_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ZQ1OR1               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ1OR1     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ1OR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR1_OFFSET 0x6b8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR1_BYTE_OFFSET 0x6b8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR1_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR1_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ZQ1SR                */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ1SR      */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ1SR  */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1SR_OFFSET 0x6bcu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1SR_BYTE_OFFSET 0x6bcu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1SR_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1SR_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1SR_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1SR_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ZQ2PR0               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ2PR0     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ2PR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR0_OFFSET 0x6c4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR0_BYTE_OFFSET 0x6c4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ZQ2PR1               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ2PR1     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ2PR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR1_OFFSET 0x6c8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR1_BYTE_OFFSET 0x6c8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ZQ2DR0               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ2DR0     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ2DR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR0_OFFSET 0x6ccu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR0_BYTE_OFFSET 0x6ccu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR0_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR0_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ZQ2DR1               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ2DR1     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ2DR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR1_OFFSET 0x6d0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR1_BYTE_OFFSET 0x6d0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR1_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR1_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ZQ2OR0               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ2OR0     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ2OR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR0_OFFSET 0x6d4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR0_BYTE_OFFSET 0x6d4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR0_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR0_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ZQ2OR1               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ2OR1     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ2OR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR1_OFFSET 0x6d8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR1_BYTE_OFFSET 0x6d8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR1_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR1_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ZQ2SR                */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ2SR      */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ2SR  */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2SR_OFFSET 0x6dcu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2SR_BYTE_OFFSET 0x6dcu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2SR_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2SR_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2SR_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2SR_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ZQ3PR0               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ3PR0     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ3PR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR0_OFFSET 0x6e4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR0_BYTE_OFFSET 0x6e4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ZQ3PR1               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ3PR1     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ3PR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR1_OFFSET 0x6e8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR1_BYTE_OFFSET 0x6e8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ZQ3DR0               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ3DR0     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ3DR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR0_OFFSET 0x6ecu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR0_BYTE_OFFSET 0x6ecu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR0_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR0_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ZQ3DR1               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ3DR1     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ3DR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR1_OFFSET 0x6f0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR1_BYTE_OFFSET 0x6f0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR1_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR1_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ZQ3OR0               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ3OR0     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ3OR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR0_OFFSET 0x6f4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR0_BYTE_OFFSET 0x6f4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR0_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR0_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ZQ3OR1               */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ3OR1     */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ3OR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR1_OFFSET 0x6f8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR1_BYTE_OFFSET 0x6f8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR1_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR1_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.ZQ3SR                */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ3SR      */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ3SR  */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3SR_OFFSET 0x6fcu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3SR_BYTE_OFFSET 0x6fcu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3SR_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3SR_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3SR_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3SR_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX0GCR0              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR0    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR0_OFFSET 0x700u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR0_BYTE_OFFSET 0x700u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX0GCR1              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR1    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR1_OFFSET 0x704u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR1_BYTE_OFFSET 0x704u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX0GCR2              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR2    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR2_OFFSET 0x708u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR2_BYTE_OFFSET 0x708u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX0GCR3              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR3    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR3_OFFSET 0x70cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR3_BYTE_OFFSET 0x70cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX0GCR4              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR4    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR4_OFFSET 0x710u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR4_BYTE_OFFSET 0x710u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR4_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR4_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX0GCR5              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR5    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR5_OFFSET 0x714u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR5_BYTE_OFFSET 0x714u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR5_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR5_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX0GCR6              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR6    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR6 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR6_OFFSET 0x718u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR6_BYTE_OFFSET 0x718u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR6_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR6_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR6_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR6_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX0GCR7              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR7    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR7 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR7_OFFSET 0x71cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR7_BYTE_OFFSET 0x71cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR7_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR7_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR7_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR7_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX0GCR8              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR8    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR8 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR8_OFFSET 0x720u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR8_BYTE_OFFSET 0x720u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR8_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR8_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR8_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR8_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX0GCR9              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR9    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR9 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR9_OFFSET 0x724u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR9_BYTE_OFFSET 0x724u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR9_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR9_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR9_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR9_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX0BDLR0             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0BDLR0   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0BDLR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR0_OFFSET 0x740u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR0_BYTE_OFFSET 0x740u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX0BDLR1             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0BDLR1   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0BDLR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR1_OFFSET 0x744u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR1_BYTE_OFFSET 0x744u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX0BDLR2             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0BDLR2   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0BDLR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR2_OFFSET 0x748u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR2_BYTE_OFFSET 0x748u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX0BDLR3             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0BDLR3   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0BDLR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR3_OFFSET 0x750u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR3_BYTE_OFFSET 0x750u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX0BDLR4             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0BDLR4   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0BDLR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR4_OFFSET 0x754u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR4_BYTE_OFFSET 0x754u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR4_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR4_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX0BDLR5             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0BDLR5   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0BDLR5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR5_OFFSET 0x758u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR5_BYTE_OFFSET 0x758u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR5_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR5_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX0BDLR6             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0BDLR6   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0BDLR6 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR6_OFFSET 0x760u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR6_BYTE_OFFSET 0x760u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR6_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR6_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR6_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR6_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX0LCDLR0            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0LCDLR0  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0LCDLR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR0_OFFSET 0x780u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR0_BYTE_OFFSET 0x780u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX0LCDLR1            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0LCDLR1  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0LCDLR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR1_OFFSET 0x784u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR1_BYTE_OFFSET 0x784u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX0LCDLR2            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0LCDLR2  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0LCDLR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR2_OFFSET 0x788u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR2_BYTE_OFFSET 0x788u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX0LCDLR3            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0LCDLR3  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0LCDLR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR3_OFFSET 0x78cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR3_BYTE_OFFSET 0x78cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX0LCDLR4            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0LCDLR4  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0LCDLR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR4_OFFSET 0x790u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR4_BYTE_OFFSET 0x790u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR4_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR4_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX0LCDLR5            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0LCDLR5  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0LCDLR5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR5_OFFSET 0x794u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR5_BYTE_OFFSET 0x794u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR5_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR5_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX0MDLR0             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0MDLR0   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0MDLR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR0_OFFSET 0x7a0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR0_BYTE_OFFSET 0x7a0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX0MDLR1             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0MDLR1   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0MDLR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR1_OFFSET 0x7a4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR1_BYTE_OFFSET 0x7a4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX0GTR0              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GTR0    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GTR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR0_OFFSET 0x7c0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR0_BYTE_OFFSET 0x7c0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX0GTR1              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GTR1    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GTR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR1_OFFSET 0x7c4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR1_BYTE_OFFSET 0x7c4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX0GTR2              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GTR2    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GTR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR2_OFFSET 0x7c8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR2_BYTE_OFFSET 0x7c8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX0GTR3              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GTR3    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GTR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR3_OFFSET 0x7ccu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR3_BYTE_OFFSET 0x7ccu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX0RSR0              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0RSR0    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0RSR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR0_OFFSET 0x7d0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR0_BYTE_OFFSET 0x7d0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR0_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR0_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX0RSR1              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0RSR1    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0RSR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR1_OFFSET 0x7d4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR1_BYTE_OFFSET 0x7d4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR1_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR1_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX0RSR2              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0RSR2    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0RSR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR2_OFFSET 0x7d8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR2_BYTE_OFFSET 0x7d8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR2_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR2_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX0RSR3              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0RSR3    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0RSR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR3_OFFSET 0x7dcu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR3_BYTE_OFFSET 0x7dcu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR3_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR3_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX0GSR0              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GSR0    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GSR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR0_OFFSET 0x7e0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR0_BYTE_OFFSET 0x7e0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR0_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR0_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX0GSR1              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GSR1    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GSR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR1_OFFSET 0x7e4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR1_BYTE_OFFSET 0x7e4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR1_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR1_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX0GSR2              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GSR2    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GSR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR2_OFFSET 0x7e8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR2_BYTE_OFFSET 0x7e8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR2_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR2_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX0GSR3              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GSR3    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GSR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR3_OFFSET 0x7ecu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR3_BYTE_OFFSET 0x7ecu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR3_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR3_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX0GSR4              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GSR4    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GSR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR4_OFFSET 0x7f0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR4_BYTE_OFFSET 0x7f0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR4_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR4_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX0GSR5              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GSR5    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GSR5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR5_OFFSET 0x7f4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR5_BYTE_OFFSET 0x7f4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR5_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR5_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX0GSR6              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GSR6    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GSR6 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR6_OFFSET 0x7f8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR6_BYTE_OFFSET 0x7f8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR6_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR6_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR6_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR6_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX1GCR0              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR0    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR0_OFFSET 0x800u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR0_BYTE_OFFSET 0x800u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX1GCR1              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR1    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR1_OFFSET 0x804u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR1_BYTE_OFFSET 0x804u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX1GCR2              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR2    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR2_OFFSET 0x808u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR2_BYTE_OFFSET 0x808u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX1GCR3              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR3    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR3_OFFSET 0x80cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR3_BYTE_OFFSET 0x80cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX1GCR4              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR4    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR4_OFFSET 0x810u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR4_BYTE_OFFSET 0x810u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR4_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR4_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX1GCR5              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR5    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR5_OFFSET 0x814u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR5_BYTE_OFFSET 0x814u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR5_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR5_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX1GCR6              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR6    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR6 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR6_OFFSET 0x818u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR6_BYTE_OFFSET 0x818u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR6_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR6_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR6_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR6_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX1GCR7              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR7    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR7 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR7_OFFSET 0x81cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR7_BYTE_OFFSET 0x81cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR7_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR7_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR7_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR7_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX1GCR8              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR8    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR8 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR8_OFFSET 0x820u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR8_BYTE_OFFSET 0x820u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR8_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR8_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR8_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR8_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX1GCR9              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR9    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR9 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR9_OFFSET 0x824u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR9_BYTE_OFFSET 0x824u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR9_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR9_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR9_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR9_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX1BDLR0             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1BDLR0   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1BDLR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR0_OFFSET 0x840u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR0_BYTE_OFFSET 0x840u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX1BDLR1             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1BDLR1   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1BDLR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR1_OFFSET 0x844u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR1_BYTE_OFFSET 0x844u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX1BDLR2             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1BDLR2   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1BDLR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR2_OFFSET 0x848u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR2_BYTE_OFFSET 0x848u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX1BDLR3             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1BDLR3   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1BDLR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR3_OFFSET 0x850u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR3_BYTE_OFFSET 0x850u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX1BDLR4             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1BDLR4   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1BDLR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR4_OFFSET 0x854u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR4_BYTE_OFFSET 0x854u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR4_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR4_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX1BDLR5             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1BDLR5   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1BDLR5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR5_OFFSET 0x858u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR5_BYTE_OFFSET 0x858u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR5_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR5_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX1BDLR6             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1BDLR6   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1BDLR6 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR6_OFFSET 0x860u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR6_BYTE_OFFSET 0x860u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR6_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR6_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR6_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR6_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX1LCDLR0            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1LCDLR0  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1LCDLR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR0_OFFSET 0x880u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR0_BYTE_OFFSET 0x880u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX1LCDLR1            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1LCDLR1  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1LCDLR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR1_OFFSET 0x884u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR1_BYTE_OFFSET 0x884u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX1LCDLR2            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1LCDLR2  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1LCDLR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR2_OFFSET 0x888u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR2_BYTE_OFFSET 0x888u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX1LCDLR3            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1LCDLR3  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1LCDLR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR3_OFFSET 0x88cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR3_BYTE_OFFSET 0x88cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX1LCDLR4            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1LCDLR4  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1LCDLR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR4_OFFSET 0x890u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR4_BYTE_OFFSET 0x890u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR4_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR4_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX1LCDLR5            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1LCDLR5  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1LCDLR5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR5_OFFSET 0x894u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR5_BYTE_OFFSET 0x894u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR5_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR5_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX1MDLR0             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1MDLR0   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1MDLR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR0_OFFSET 0x8a0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR0_BYTE_OFFSET 0x8a0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX1MDLR1             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1MDLR1   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1MDLR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR1_OFFSET 0x8a4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR1_BYTE_OFFSET 0x8a4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX1GTR0              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GTR0    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GTR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR0_OFFSET 0x8c0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR0_BYTE_OFFSET 0x8c0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX1GTR1              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GTR1    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GTR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR1_OFFSET 0x8c4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR1_BYTE_OFFSET 0x8c4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX1GTR2              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GTR2    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GTR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR2_OFFSET 0x8c8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR2_BYTE_OFFSET 0x8c8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX1GTR3              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GTR3    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GTR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR3_OFFSET 0x8ccu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR3_BYTE_OFFSET 0x8ccu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX1RSR0              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1RSR0    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1RSR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR0_OFFSET 0x8d0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR0_BYTE_OFFSET 0x8d0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR0_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR0_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX1RSR1              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1RSR1    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1RSR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR1_OFFSET 0x8d4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR1_BYTE_OFFSET 0x8d4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR1_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR1_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX1RSR2              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1RSR2    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1RSR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR2_OFFSET 0x8d8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR2_BYTE_OFFSET 0x8d8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR2_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR2_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX1RSR3              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1RSR3    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1RSR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR3_OFFSET 0x8dcu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR3_BYTE_OFFSET 0x8dcu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR3_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR3_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX1GSR0              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GSR0    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GSR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR0_OFFSET 0x8e0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR0_BYTE_OFFSET 0x8e0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR0_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR0_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX1GSR1              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GSR1    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GSR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR1_OFFSET 0x8e4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR1_BYTE_OFFSET 0x8e4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR1_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR1_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX1GSR2              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GSR2    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GSR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR2_OFFSET 0x8e8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR2_BYTE_OFFSET 0x8e8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR2_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR2_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX1GSR3              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GSR3    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GSR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR3_OFFSET 0x8ecu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR3_BYTE_OFFSET 0x8ecu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR3_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR3_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX1GSR4              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GSR4    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GSR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR4_OFFSET 0x8f0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR4_BYTE_OFFSET 0x8f0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR4_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR4_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX1GSR5              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GSR5    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GSR5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR5_OFFSET 0x8f4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR5_BYTE_OFFSET 0x8f4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR5_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR5_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX1GSR6              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GSR6    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GSR6 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR6_OFFSET 0x8f8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR6_BYTE_OFFSET 0x8f8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR6_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR6_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR6_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR6_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX2GCR0              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR0    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR0_OFFSET 0x900u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR0_BYTE_OFFSET 0x900u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX2GCR1              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR1    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR1_OFFSET 0x904u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR1_BYTE_OFFSET 0x904u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX2GCR2              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR2    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR2_OFFSET 0x908u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR2_BYTE_OFFSET 0x908u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX2GCR3              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR3    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR3_OFFSET 0x90cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR3_BYTE_OFFSET 0x90cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX2GCR4              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR4    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR4_OFFSET 0x910u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR4_BYTE_OFFSET 0x910u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR4_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR4_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX2GCR5              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR5    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR5_OFFSET 0x914u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR5_BYTE_OFFSET 0x914u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR5_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR5_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX2GCR6              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR6    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR6 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR6_OFFSET 0x918u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR6_BYTE_OFFSET 0x918u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR6_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR6_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR6_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR6_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX2GCR7              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR7    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR7 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR7_OFFSET 0x91cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR7_BYTE_OFFSET 0x91cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR7_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR7_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR7_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR7_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX2GCR8              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR8    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR8 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR8_OFFSET 0x920u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR8_BYTE_OFFSET 0x920u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR8_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR8_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR8_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR8_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX2GCR9              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR9    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR9 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR9_OFFSET 0x924u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR9_BYTE_OFFSET 0x924u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR9_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR9_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR9_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR9_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX2BDLR0             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2BDLR0   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2BDLR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR0_OFFSET 0x940u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR0_BYTE_OFFSET 0x940u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX2BDLR1             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2BDLR1   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2BDLR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR1_OFFSET 0x944u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR1_BYTE_OFFSET 0x944u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX2BDLR2             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2BDLR2   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2BDLR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR2_OFFSET 0x948u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR2_BYTE_OFFSET 0x948u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX2BDLR3             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2BDLR3   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2BDLR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR3_OFFSET 0x950u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR3_BYTE_OFFSET 0x950u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX2BDLR4             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2BDLR4   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2BDLR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR4_OFFSET 0x954u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR4_BYTE_OFFSET 0x954u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR4_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR4_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX2BDLR5             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2BDLR5   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2BDLR5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR5_OFFSET 0x958u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR5_BYTE_OFFSET 0x958u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR5_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR5_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX2BDLR6             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2BDLR6   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2BDLR6 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR6_OFFSET 0x960u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR6_BYTE_OFFSET 0x960u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR6_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR6_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR6_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR6_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX2LCDLR0            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2LCDLR0  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2LCDLR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR0_OFFSET 0x980u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR0_BYTE_OFFSET 0x980u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX2LCDLR1            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2LCDLR1  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2LCDLR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR1_OFFSET 0x984u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR1_BYTE_OFFSET 0x984u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX2LCDLR2            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2LCDLR2  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2LCDLR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR2_OFFSET 0x988u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR2_BYTE_OFFSET 0x988u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX2LCDLR3            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2LCDLR3  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2LCDLR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR3_OFFSET 0x98cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR3_BYTE_OFFSET 0x98cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX2LCDLR4            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2LCDLR4  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2LCDLR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR4_OFFSET 0x990u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR4_BYTE_OFFSET 0x990u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR4_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR4_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX2LCDLR5            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2LCDLR5  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2LCDLR5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR5_OFFSET 0x994u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR5_BYTE_OFFSET 0x994u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR5_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR5_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX2MDLR0             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2MDLR0   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2MDLR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR0_OFFSET 0x9a0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR0_BYTE_OFFSET 0x9a0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX2MDLR1             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2MDLR1   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2MDLR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR1_OFFSET 0x9a4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR1_BYTE_OFFSET 0x9a4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX2GTR0              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GTR0    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GTR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR0_OFFSET 0x9c0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR0_BYTE_OFFSET 0x9c0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX2GTR1              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GTR1    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GTR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR1_OFFSET 0x9c4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR1_BYTE_OFFSET 0x9c4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX2GTR2              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GTR2    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GTR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR2_OFFSET 0x9c8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR2_BYTE_OFFSET 0x9c8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX2GTR3              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GTR3    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GTR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR3_OFFSET 0x9ccu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR3_BYTE_OFFSET 0x9ccu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX2RSR0              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2RSR0    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2RSR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR0_OFFSET 0x9d0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR0_BYTE_OFFSET 0x9d0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR0_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR0_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX2RSR1              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2RSR1    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2RSR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR1_OFFSET 0x9d4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR1_BYTE_OFFSET 0x9d4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR1_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR1_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX2RSR2              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2RSR2    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2RSR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR2_OFFSET 0x9d8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR2_BYTE_OFFSET 0x9d8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR2_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR2_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX2RSR3              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2RSR3    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2RSR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR3_OFFSET 0x9dcu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR3_BYTE_OFFSET 0x9dcu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR3_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR3_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX2GSR0              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GSR0    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GSR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR0_OFFSET 0x9e0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR0_BYTE_OFFSET 0x9e0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR0_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR0_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX2GSR1              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GSR1    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GSR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR1_OFFSET 0x9e4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR1_BYTE_OFFSET 0x9e4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR1_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR1_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX2GSR2              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GSR2    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GSR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR2_OFFSET 0x9e8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR2_BYTE_OFFSET 0x9e8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR2_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR2_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX2GSR3              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GSR3    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GSR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR3_OFFSET 0x9ecu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR3_BYTE_OFFSET 0x9ecu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR3_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR3_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX2GSR4              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GSR4    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GSR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR4_OFFSET 0x9f0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR4_BYTE_OFFSET 0x9f0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR4_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR4_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX2GSR5              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GSR5    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GSR5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR5_OFFSET 0x9f4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR5_BYTE_OFFSET 0x9f4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR5_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR5_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX2GSR6              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GSR6    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GSR6 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR6_OFFSET 0x9f8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR6_BYTE_OFFSET 0x9f8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR6_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR6_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR6_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR6_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX3GCR0              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR0    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR0_OFFSET 0xa00u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR0_BYTE_OFFSET 0xa00u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX3GCR1              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR1    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR1_OFFSET 0xa04u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR1_BYTE_OFFSET 0xa04u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX3GCR2              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR2    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR2_OFFSET 0xa08u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR2_BYTE_OFFSET 0xa08u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX3GCR3              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR3    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR3_OFFSET 0xa0cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR3_BYTE_OFFSET 0xa0cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX3GCR4              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR4    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR4_OFFSET 0xa10u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR4_BYTE_OFFSET 0xa10u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR4_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR4_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX3GCR5              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR5    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR5_OFFSET 0xa14u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR5_BYTE_OFFSET 0xa14u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR5_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR5_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX3GCR6              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR6    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR6 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR6_OFFSET 0xa18u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR6_BYTE_OFFSET 0xa18u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR6_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR6_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR6_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR6_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX3GCR7              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR7    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR7 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR7_OFFSET 0xa1cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR7_BYTE_OFFSET 0xa1cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR7_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR7_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR7_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR7_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX3GCR8              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR8    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR8 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR8_OFFSET 0xa20u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR8_BYTE_OFFSET 0xa20u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR8_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR8_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR8_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR8_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX3GCR9              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR9    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR9 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR9_OFFSET 0xa24u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR9_BYTE_OFFSET 0xa24u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR9_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR9_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR9_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR9_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX3BDLR0             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3BDLR0   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3BDLR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR0_OFFSET 0xa40u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR0_BYTE_OFFSET 0xa40u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX3BDLR1             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3BDLR1   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3BDLR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR1_OFFSET 0xa44u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR1_BYTE_OFFSET 0xa44u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX3BDLR2             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3BDLR2   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3BDLR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR2_OFFSET 0xa48u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR2_BYTE_OFFSET 0xa48u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX3BDLR3             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3BDLR3   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3BDLR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR3_OFFSET 0xa50u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR3_BYTE_OFFSET 0xa50u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX3BDLR4             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3BDLR4   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3BDLR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR4_OFFSET 0xa54u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR4_BYTE_OFFSET 0xa54u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR4_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR4_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX3BDLR5             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3BDLR5   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3BDLR5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR5_OFFSET 0xa58u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR5_BYTE_OFFSET 0xa58u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR5_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR5_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX3BDLR6             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3BDLR6   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3BDLR6 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR6_OFFSET 0xa60u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR6_BYTE_OFFSET 0xa60u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR6_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR6_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR6_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR6_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX3LCDLR0            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3LCDLR0  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3LCDLR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR0_OFFSET 0xa80u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR0_BYTE_OFFSET 0xa80u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX3LCDLR1            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3LCDLR1  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3LCDLR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR1_OFFSET 0xa84u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR1_BYTE_OFFSET 0xa84u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX3LCDLR2            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3LCDLR2  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3LCDLR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR2_OFFSET 0xa88u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR2_BYTE_OFFSET 0xa88u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX3LCDLR3            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3LCDLR3  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3LCDLR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR3_OFFSET 0xa8cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR3_BYTE_OFFSET 0xa8cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX3LCDLR4            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3LCDLR4  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3LCDLR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR4_OFFSET 0xa90u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR4_BYTE_OFFSET 0xa90u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR4_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR4_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX3LCDLR5            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3LCDLR5  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3LCDLR5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR5_OFFSET 0xa94u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR5_BYTE_OFFSET 0xa94u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR5_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR5_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX3MDLR0             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3MDLR0   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3MDLR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR0_OFFSET 0xaa0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR0_BYTE_OFFSET 0xaa0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX3MDLR1             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3MDLR1   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3MDLR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR1_OFFSET 0xaa4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR1_BYTE_OFFSET 0xaa4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX3GTR0              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GTR0    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GTR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR0_OFFSET 0xac0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR0_BYTE_OFFSET 0xac0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX3GTR1              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GTR1    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GTR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR1_OFFSET 0xac4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR1_BYTE_OFFSET 0xac4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX3GTR2              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GTR2    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GTR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR2_OFFSET 0xac8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR2_BYTE_OFFSET 0xac8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX3GTR3              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GTR3    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GTR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR3_OFFSET 0xaccu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR3_BYTE_OFFSET 0xaccu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX3RSR0              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3RSR0    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3RSR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR0_OFFSET 0xad0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR0_BYTE_OFFSET 0xad0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR0_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR0_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX3RSR1              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3RSR1    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3RSR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR1_OFFSET 0xad4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR1_BYTE_OFFSET 0xad4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR1_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR1_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX3RSR2              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3RSR2    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3RSR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR2_OFFSET 0xad8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR2_BYTE_OFFSET 0xad8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR2_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR2_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX3RSR3              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3RSR3    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3RSR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR3_OFFSET 0xadcu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR3_BYTE_OFFSET 0xadcu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR3_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR3_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX3GSR0              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GSR0    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GSR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR0_OFFSET 0xae0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR0_BYTE_OFFSET 0xae0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR0_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR0_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX3GSR1              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GSR1    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GSR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR1_OFFSET 0xae4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR1_BYTE_OFFSET 0xae4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR1_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR1_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX3GSR2              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GSR2    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GSR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR2_OFFSET 0xae8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR2_BYTE_OFFSET 0xae8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR2_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR2_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX3GSR3              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GSR3    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GSR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR3_OFFSET 0xaecu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR3_BYTE_OFFSET 0xaecu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR3_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR3_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX3GSR4              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GSR4    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GSR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR4_OFFSET 0xaf0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR4_BYTE_OFFSET 0xaf0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR4_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR4_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX3GSR5              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GSR5    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GSR5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR5_OFFSET 0xaf4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR5_BYTE_OFFSET 0xaf4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR5_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR5_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX3GSR6              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GSR6    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GSR6 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR6_OFFSET 0xaf8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR6_BYTE_OFFSET 0xaf8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR6_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR6_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR6_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR6_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX4GCR0              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR0    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR0_OFFSET 0xb00u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR0_BYTE_OFFSET 0xb00u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX4GCR1              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR1    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR1_OFFSET 0xb04u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR1_BYTE_OFFSET 0xb04u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX4GCR2              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR2    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR2_OFFSET 0xb08u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR2_BYTE_OFFSET 0xb08u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX4GCR3              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR3    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR3_OFFSET 0xb0cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR3_BYTE_OFFSET 0xb0cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX4GCR4              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR4    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR4_OFFSET 0xb10u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR4_BYTE_OFFSET 0xb10u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR4_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR4_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX4GCR5              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR5    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR5_OFFSET 0xb14u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR5_BYTE_OFFSET 0xb14u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR5_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR5_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX4GCR6              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR6    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR6 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR6_OFFSET 0xb18u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR6_BYTE_OFFSET 0xb18u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR6_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR6_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR6_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR6_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX4GCR7              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR7    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR7 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR7_OFFSET 0xb1cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR7_BYTE_OFFSET 0xb1cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR7_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR7_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR7_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR7_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX4GCR8              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR8    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR8 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR8_OFFSET 0xb20u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR8_BYTE_OFFSET 0xb20u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR8_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR8_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR8_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR8_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX4GCR9              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR9    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR9 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR9_OFFSET 0xb24u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR9_BYTE_OFFSET 0xb24u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR9_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR9_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR9_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR9_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX4BDLR0             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4BDLR0   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4BDLR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR0_OFFSET 0xb40u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR0_BYTE_OFFSET 0xb40u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX4BDLR1             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4BDLR1   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4BDLR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR1_OFFSET 0xb44u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR1_BYTE_OFFSET 0xb44u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX4BDLR2             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4BDLR2   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4BDLR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR2_OFFSET 0xb48u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR2_BYTE_OFFSET 0xb48u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX4BDLR3             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4BDLR3   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4BDLR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR3_OFFSET 0xb50u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR3_BYTE_OFFSET 0xb50u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX4BDLR4             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4BDLR4   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4BDLR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR4_OFFSET 0xb54u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR4_BYTE_OFFSET 0xb54u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR4_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR4_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX4BDLR5             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4BDLR5   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4BDLR5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR5_OFFSET 0xb58u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR5_BYTE_OFFSET 0xb58u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR5_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR5_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX4BDLR6             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4BDLR6   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4BDLR6 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR6_OFFSET 0xb60u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR6_BYTE_OFFSET 0xb60u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR6_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR6_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR6_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR6_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX4LCDLR0            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4LCDLR0  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4LCDLR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR0_OFFSET 0xb80u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR0_BYTE_OFFSET 0xb80u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX4LCDLR1            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4LCDLR1  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4LCDLR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR1_OFFSET 0xb84u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR1_BYTE_OFFSET 0xb84u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX4LCDLR2            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4LCDLR2  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4LCDLR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR2_OFFSET 0xb88u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR2_BYTE_OFFSET 0xb88u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX4LCDLR3            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4LCDLR3  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4LCDLR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR3_OFFSET 0xb8cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR3_BYTE_OFFSET 0xb8cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX4LCDLR4            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4LCDLR4  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4LCDLR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR4_OFFSET 0xb90u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR4_BYTE_OFFSET 0xb90u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR4_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR4_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX4LCDLR5            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4LCDLR5  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4LCDLR5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR5_OFFSET 0xb94u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR5_BYTE_OFFSET 0xb94u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR5_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR5_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX4MDLR0             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4MDLR0   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4MDLR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR0_OFFSET 0xba0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR0_BYTE_OFFSET 0xba0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX4MDLR1             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4MDLR1   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4MDLR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR1_OFFSET 0xba4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR1_BYTE_OFFSET 0xba4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX4GTR0              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GTR0    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GTR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR0_OFFSET 0xbc0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR0_BYTE_OFFSET 0xbc0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX4GTR1              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GTR1    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GTR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR1_OFFSET 0xbc4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR1_BYTE_OFFSET 0xbc4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX4GTR2              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GTR2    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GTR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR2_OFFSET 0xbc8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR2_BYTE_OFFSET 0xbc8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX4GTR3              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GTR3    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GTR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR3_OFFSET 0xbccu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR3_BYTE_OFFSET 0xbccu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX4RSR0              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4RSR0    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4RSR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR0_OFFSET 0xbd0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR0_BYTE_OFFSET 0xbd0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR0_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR0_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX4RSR1              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4RSR1    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4RSR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR1_OFFSET 0xbd4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR1_BYTE_OFFSET 0xbd4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR1_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR1_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX4RSR2              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4RSR2    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4RSR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR2_OFFSET 0xbd8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR2_BYTE_OFFSET 0xbd8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR2_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR2_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX4RSR3              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4RSR3    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4RSR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR3_OFFSET 0xbdcu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR3_BYTE_OFFSET 0xbdcu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR3_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR3_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX4GSR0              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GSR0    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GSR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR0_OFFSET 0xbe0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR0_BYTE_OFFSET 0xbe0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR0_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR0_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX4GSR1              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GSR1    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GSR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR1_OFFSET 0xbe4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR1_BYTE_OFFSET 0xbe4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR1_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR1_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX4GSR2              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GSR2    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GSR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR2_OFFSET 0xbe8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR2_BYTE_OFFSET 0xbe8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR2_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR2_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX4GSR3              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GSR3    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GSR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR3_OFFSET 0xbecu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR3_BYTE_OFFSET 0xbecu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR3_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR3_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX4GSR4              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GSR4    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GSR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR4_OFFSET 0xbf0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR4_BYTE_OFFSET 0xbf0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR4_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR4_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX4GSR5              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GSR5    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GSR5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR5_OFFSET 0xbf4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR5_BYTE_OFFSET 0xbf4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR5_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR5_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX4GSR6              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GSR6    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GSR6 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR6_OFFSET 0xbf8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR6_BYTE_OFFSET 0xbf8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR6_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR6_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR6_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR6_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX5GCR0              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR0    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR0_OFFSET 0xc00u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR0_BYTE_OFFSET 0xc00u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX5GCR1              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR1    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR1_OFFSET 0xc04u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR1_BYTE_OFFSET 0xc04u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX5GCR2              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR2    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR2_OFFSET 0xc08u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR2_BYTE_OFFSET 0xc08u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX5GCR3              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR3    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR3_OFFSET 0xc0cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR3_BYTE_OFFSET 0xc0cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX5GCR4              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR4    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR4_OFFSET 0xc10u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR4_BYTE_OFFSET 0xc10u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR4_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR4_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX5GCR5              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR5    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR5_OFFSET 0xc14u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR5_BYTE_OFFSET 0xc14u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR5_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR5_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX5GCR6              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR6    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR6 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR6_OFFSET 0xc18u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR6_BYTE_OFFSET 0xc18u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR6_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR6_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR6_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR6_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX5GCR7              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR7    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR7 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR7_OFFSET 0xc1cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR7_BYTE_OFFSET 0xc1cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR7_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR7_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR7_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR7_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX5GCR8              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR8    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR8 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR8_OFFSET 0xc20u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR8_BYTE_OFFSET 0xc20u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR8_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR8_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR8_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR8_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX5GCR9              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR9    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR9 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR9_OFFSET 0xc24u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR9_BYTE_OFFSET 0xc24u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR9_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR9_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR9_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR9_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX5BDLR0             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5BDLR0   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5BDLR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR0_OFFSET 0xc40u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR0_BYTE_OFFSET 0xc40u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX5BDLR1             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5BDLR1   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5BDLR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR1_OFFSET 0xc44u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR1_BYTE_OFFSET 0xc44u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX5BDLR2             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5BDLR2   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5BDLR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR2_OFFSET 0xc48u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR2_BYTE_OFFSET 0xc48u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX5BDLR3             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5BDLR3   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5BDLR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR3_OFFSET 0xc50u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR3_BYTE_OFFSET 0xc50u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX5BDLR4             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5BDLR4   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5BDLR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR4_OFFSET 0xc54u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR4_BYTE_OFFSET 0xc54u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR4_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR4_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX5BDLR5             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5BDLR5   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5BDLR5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR5_OFFSET 0xc58u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR5_BYTE_OFFSET 0xc58u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR5_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR5_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX5BDLR6             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5BDLR6   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5BDLR6 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR6_OFFSET 0xc60u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR6_BYTE_OFFSET 0xc60u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR6_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR6_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR6_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR6_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX5LCDLR0            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5LCDLR0  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5LCDLR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR0_OFFSET 0xc80u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR0_BYTE_OFFSET 0xc80u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX5LCDLR1            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5LCDLR1  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5LCDLR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR1_OFFSET 0xc84u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR1_BYTE_OFFSET 0xc84u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX5LCDLR2            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5LCDLR2  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5LCDLR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR2_OFFSET 0xc88u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR2_BYTE_OFFSET 0xc88u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX5LCDLR3            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5LCDLR3  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5LCDLR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR3_OFFSET 0xc8cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR3_BYTE_OFFSET 0xc8cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX5LCDLR4            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5LCDLR4  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5LCDLR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR4_OFFSET 0xc90u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR4_BYTE_OFFSET 0xc90u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR4_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR4_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX5LCDLR5            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5LCDLR5  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5LCDLR5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR5_OFFSET 0xc94u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR5_BYTE_OFFSET 0xc94u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR5_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR5_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX5MDLR0             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5MDLR0   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5MDLR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR0_OFFSET 0xca0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR0_BYTE_OFFSET 0xca0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX5MDLR1             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5MDLR1   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5MDLR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR1_OFFSET 0xca4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR1_BYTE_OFFSET 0xca4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX5GTR0              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GTR0    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GTR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR0_OFFSET 0xcc0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR0_BYTE_OFFSET 0xcc0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX5GTR1              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GTR1    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GTR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR1_OFFSET 0xcc4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR1_BYTE_OFFSET 0xcc4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX5GTR2              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GTR2    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GTR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR2_OFFSET 0xcc8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR2_BYTE_OFFSET 0xcc8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX5GTR3              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GTR3    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GTR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR3_OFFSET 0xcccu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR3_BYTE_OFFSET 0xcccu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX5RSR0              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5RSR0    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5RSR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR0_OFFSET 0xcd0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR0_BYTE_OFFSET 0xcd0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR0_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR0_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX5RSR1              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5RSR1    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5RSR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR1_OFFSET 0xcd4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR1_BYTE_OFFSET 0xcd4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR1_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR1_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX5RSR2              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5RSR2    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5RSR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR2_OFFSET 0xcd8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR2_BYTE_OFFSET 0xcd8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR2_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR2_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX5RSR3              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5RSR3    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5RSR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR3_OFFSET 0xcdcu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR3_BYTE_OFFSET 0xcdcu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR3_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR3_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX5GSR0              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GSR0    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GSR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR0_OFFSET 0xce0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR0_BYTE_OFFSET 0xce0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR0_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR0_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX5GSR1              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GSR1    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GSR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR1_OFFSET 0xce4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR1_BYTE_OFFSET 0xce4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR1_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR1_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX5GSR2              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GSR2    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GSR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR2_OFFSET 0xce8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR2_BYTE_OFFSET 0xce8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR2_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR2_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX5GSR3              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GSR3    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GSR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR3_OFFSET 0xcecu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR3_BYTE_OFFSET 0xcecu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR3_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR3_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX5GSR4              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GSR4    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GSR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR4_OFFSET 0xcf0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR4_BYTE_OFFSET 0xcf0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR4_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR4_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX5GSR5              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GSR5    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GSR5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR5_OFFSET 0xcf4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR5_BYTE_OFFSET 0xcf4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR5_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR5_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX5GSR6              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GSR6    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GSR6 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR6_OFFSET 0xcf8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR6_BYTE_OFFSET 0xcf8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR6_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR6_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR6_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR6_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX6GCR0              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR0    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR0_OFFSET 0xd00u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR0_BYTE_OFFSET 0xd00u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX6GCR1              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR1    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR1_OFFSET 0xd04u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR1_BYTE_OFFSET 0xd04u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX6GCR2              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR2    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR2_OFFSET 0xd08u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR2_BYTE_OFFSET 0xd08u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX6GCR3              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR3    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR3_OFFSET 0xd0cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR3_BYTE_OFFSET 0xd0cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX6GCR4              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR4    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR4_OFFSET 0xd10u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR4_BYTE_OFFSET 0xd10u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR4_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR4_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX6GCR5              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR5    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR5_OFFSET 0xd14u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR5_BYTE_OFFSET 0xd14u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR5_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR5_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX6GCR6              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR6    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR6 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR6_OFFSET 0xd18u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR6_BYTE_OFFSET 0xd18u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR6_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR6_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR6_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR6_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX6GCR7              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR7    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR7 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR7_OFFSET 0xd1cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR7_BYTE_OFFSET 0xd1cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR7_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR7_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR7_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR7_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX6GCR8              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR8    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR8 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR8_OFFSET 0xd20u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR8_BYTE_OFFSET 0xd20u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR8_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR8_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR8_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR8_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX6GCR9              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR9    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR9 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR9_OFFSET 0xd24u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR9_BYTE_OFFSET 0xd24u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR9_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR9_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR9_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR9_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX6BDLR0             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6BDLR0   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6BDLR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR0_OFFSET 0xd40u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR0_BYTE_OFFSET 0xd40u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX6BDLR1             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6BDLR1   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6BDLR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR1_OFFSET 0xd44u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR1_BYTE_OFFSET 0xd44u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX6BDLR2             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6BDLR2   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6BDLR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR2_OFFSET 0xd48u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR2_BYTE_OFFSET 0xd48u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX6BDLR3             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6BDLR3   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6BDLR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR3_OFFSET 0xd50u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR3_BYTE_OFFSET 0xd50u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX6BDLR4             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6BDLR4   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6BDLR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR4_OFFSET 0xd54u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR4_BYTE_OFFSET 0xd54u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR4_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR4_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX6BDLR5             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6BDLR5   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6BDLR5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR5_OFFSET 0xd58u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR5_BYTE_OFFSET 0xd58u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR5_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR5_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX6BDLR6             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6BDLR6   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6BDLR6 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR6_OFFSET 0xd60u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR6_BYTE_OFFSET 0xd60u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR6_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR6_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR6_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR6_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX6LCDLR0            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6LCDLR0  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6LCDLR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR0_OFFSET 0xd80u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR0_BYTE_OFFSET 0xd80u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX6LCDLR1            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6LCDLR1  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6LCDLR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR1_OFFSET 0xd84u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR1_BYTE_OFFSET 0xd84u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX6LCDLR2            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6LCDLR2  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6LCDLR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR2_OFFSET 0xd88u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR2_BYTE_OFFSET 0xd88u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX6LCDLR3            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6LCDLR3  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6LCDLR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR3_OFFSET 0xd8cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR3_BYTE_OFFSET 0xd8cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX6LCDLR4            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6LCDLR4  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6LCDLR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR4_OFFSET 0xd90u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR4_BYTE_OFFSET 0xd90u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR4_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR4_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX6LCDLR5            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6LCDLR5  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6LCDLR5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR5_OFFSET 0xd94u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR5_BYTE_OFFSET 0xd94u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR5_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR5_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX6MDLR0             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6MDLR0   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6MDLR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR0_OFFSET 0xda0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR0_BYTE_OFFSET 0xda0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX6MDLR1             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6MDLR1   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6MDLR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR1_OFFSET 0xda4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR1_BYTE_OFFSET 0xda4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX6GTR0              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GTR0    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GTR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR0_OFFSET 0xdc0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR0_BYTE_OFFSET 0xdc0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX6GTR1              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GTR1    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GTR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR1_OFFSET 0xdc4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR1_BYTE_OFFSET 0xdc4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX6GTR2              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GTR2    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GTR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR2_OFFSET 0xdc8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR2_BYTE_OFFSET 0xdc8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX6GTR3              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GTR3    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GTR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR3_OFFSET 0xdccu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR3_BYTE_OFFSET 0xdccu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX6RSR0              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6RSR0    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6RSR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR0_OFFSET 0xdd0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR0_BYTE_OFFSET 0xdd0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR0_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR0_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX6RSR1              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6RSR1    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6RSR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR1_OFFSET 0xdd4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR1_BYTE_OFFSET 0xdd4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR1_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR1_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX6RSR2              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6RSR2    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6RSR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR2_OFFSET 0xdd8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR2_BYTE_OFFSET 0xdd8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR2_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR2_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX6RSR3              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6RSR3    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6RSR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR3_OFFSET 0xddcu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR3_BYTE_OFFSET 0xddcu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR3_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR3_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX6GSR0              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GSR0    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GSR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR0_OFFSET 0xde0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR0_BYTE_OFFSET 0xde0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR0_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR0_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX6GSR1              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GSR1    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GSR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR1_OFFSET 0xde4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR1_BYTE_OFFSET 0xde4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR1_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR1_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX6GSR2              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GSR2    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GSR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR2_OFFSET 0xde8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR2_BYTE_OFFSET 0xde8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR2_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR2_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX6GSR3              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GSR3    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GSR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR3_OFFSET 0xdecu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR3_BYTE_OFFSET 0xdecu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR3_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR3_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX6GSR4              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GSR4    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GSR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR4_OFFSET 0xdf0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR4_BYTE_OFFSET 0xdf0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR4_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR4_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX6GSR5              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GSR5    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GSR5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR5_OFFSET 0xdf4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR5_BYTE_OFFSET 0xdf4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR5_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR5_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX6GSR6              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GSR6    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GSR6 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR6_OFFSET 0xdf8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR6_BYTE_OFFSET 0xdf8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR6_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR6_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR6_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR6_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX7GCR0              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR0    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR0_OFFSET 0xe00u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR0_BYTE_OFFSET 0xe00u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX7GCR1              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR1    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR1_OFFSET 0xe04u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR1_BYTE_OFFSET 0xe04u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX7GCR2              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR2    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR2_OFFSET 0xe08u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR2_BYTE_OFFSET 0xe08u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX7GCR3              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR3    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR3_OFFSET 0xe0cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR3_BYTE_OFFSET 0xe0cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX7GCR4              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR4    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR4_OFFSET 0xe10u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR4_BYTE_OFFSET 0xe10u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR4_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR4_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX7GCR5              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR5    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR5_OFFSET 0xe14u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR5_BYTE_OFFSET 0xe14u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR5_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR5_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX7GCR6              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR6    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR6 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR6_OFFSET 0xe18u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR6_BYTE_OFFSET 0xe18u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR6_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR6_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR6_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR6_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX7GCR7              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR7    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR7 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR7_OFFSET 0xe1cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR7_BYTE_OFFSET 0xe1cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR7_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR7_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR7_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR7_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX7GCR8              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR8    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR8 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR8_OFFSET 0xe20u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR8_BYTE_OFFSET 0xe20u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR8_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR8_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR8_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR8_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX7GCR9              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR9    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR9 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR9_OFFSET 0xe24u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR9_BYTE_OFFSET 0xe24u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR9_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR9_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR9_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR9_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX7BDLR0             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7BDLR0   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7BDLR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR0_OFFSET 0xe40u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR0_BYTE_OFFSET 0xe40u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX7BDLR1             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7BDLR1   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7BDLR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR1_OFFSET 0xe44u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR1_BYTE_OFFSET 0xe44u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX7BDLR2             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7BDLR2   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7BDLR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR2_OFFSET 0xe48u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR2_BYTE_OFFSET 0xe48u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX7BDLR3             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7BDLR3   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7BDLR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR3_OFFSET 0xe50u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR3_BYTE_OFFSET 0xe50u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX7BDLR4             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7BDLR4   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7BDLR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR4_OFFSET 0xe54u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR4_BYTE_OFFSET 0xe54u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR4_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR4_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX7BDLR5             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7BDLR5   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7BDLR5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR5_OFFSET 0xe58u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR5_BYTE_OFFSET 0xe58u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR5_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR5_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX7BDLR6             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7BDLR6   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7BDLR6 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR6_OFFSET 0xe60u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR6_BYTE_OFFSET 0xe60u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR6_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR6_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR6_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR6_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX7LCDLR0            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7LCDLR0  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7LCDLR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR0_OFFSET 0xe80u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR0_BYTE_OFFSET 0xe80u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX7LCDLR1            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7LCDLR1  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7LCDLR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR1_OFFSET 0xe84u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR1_BYTE_OFFSET 0xe84u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX7LCDLR2            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7LCDLR2  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7LCDLR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR2_OFFSET 0xe88u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR2_BYTE_OFFSET 0xe88u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX7LCDLR3            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7LCDLR3  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7LCDLR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR3_OFFSET 0xe8cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR3_BYTE_OFFSET 0xe8cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX7LCDLR4            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7LCDLR4  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7LCDLR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR4_OFFSET 0xe90u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR4_BYTE_OFFSET 0xe90u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR4_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR4_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX7LCDLR5            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7LCDLR5  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7LCDLR5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR5_OFFSET 0xe94u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR5_BYTE_OFFSET 0xe94u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR5_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR5_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX7MDLR0             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7MDLR0   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7MDLR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR0_OFFSET 0xea0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR0_BYTE_OFFSET 0xea0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX7MDLR1             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7MDLR1   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7MDLR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR1_OFFSET 0xea4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR1_BYTE_OFFSET 0xea4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX7GTR0              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GTR0    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GTR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR0_OFFSET 0xec0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR0_BYTE_OFFSET 0xec0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX7GTR1              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GTR1    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GTR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR1_OFFSET 0xec4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR1_BYTE_OFFSET 0xec4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX7GTR2              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GTR2    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GTR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR2_OFFSET 0xec8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR2_BYTE_OFFSET 0xec8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX7GTR3              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GTR3    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GTR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR3_OFFSET 0xeccu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR3_BYTE_OFFSET 0xeccu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX7RSR0              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7RSR0    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7RSR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR0_OFFSET 0xed0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR0_BYTE_OFFSET 0xed0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR0_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR0_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX7RSR1              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7RSR1    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7RSR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR1_OFFSET 0xed4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR1_BYTE_OFFSET 0xed4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR1_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR1_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX7RSR2              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7RSR2    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7RSR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR2_OFFSET 0xed8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR2_BYTE_OFFSET 0xed8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR2_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR2_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX7RSR3              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7RSR3    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7RSR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR3_OFFSET 0xedcu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR3_BYTE_OFFSET 0xedcu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR3_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR3_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX7GSR0              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GSR0    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GSR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR0_OFFSET 0xee0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR0_BYTE_OFFSET 0xee0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR0_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR0_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX7GSR1              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GSR1    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GSR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR1_OFFSET 0xee4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR1_BYTE_OFFSET 0xee4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR1_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR1_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX7GSR2              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GSR2    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GSR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR2_OFFSET 0xee8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR2_BYTE_OFFSET 0xee8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR2_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR2_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX7GSR3              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GSR3    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GSR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR3_OFFSET 0xeecu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR3_BYTE_OFFSET 0xeecu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR3_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR3_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX7GSR4              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GSR4    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GSR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR4_OFFSET 0xef0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR4_BYTE_OFFSET 0xef0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR4_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR4_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX7GSR5              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GSR5    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GSR5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR5_OFFSET 0xef4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR5_BYTE_OFFSET 0xef4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR5_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR5_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX7GSR6              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GSR6    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GSR6 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR6_OFFSET 0xef8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR6_BYTE_OFFSET 0xef8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR6_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR6_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR6_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR6_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8GCR0              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR0    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR0_OFFSET 0xf00u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR0_BYTE_OFFSET 0xf00u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8GCR1              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR1    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR1_OFFSET 0xf04u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR1_BYTE_OFFSET 0xf04u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8GCR2              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR2    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR2_OFFSET 0xf08u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR2_BYTE_OFFSET 0xf08u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8GCR3              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR3    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR3_OFFSET 0xf0cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR3_BYTE_OFFSET 0xf0cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8GCR4              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR4    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR4_OFFSET 0xf10u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR4_BYTE_OFFSET 0xf10u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR4_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR4_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8GCR5              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR5    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR5_OFFSET 0xf14u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR5_BYTE_OFFSET 0xf14u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR5_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR5_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8GCR6              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR6    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR6 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR6_OFFSET 0xf18u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR6_BYTE_OFFSET 0xf18u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR6_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR6_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR6_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR6_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8GCR7              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR7    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR7 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR7_OFFSET 0xf1cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR7_BYTE_OFFSET 0xf1cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR7_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR7_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR7_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR7_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8GCR8              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR8    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR8 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR8_OFFSET 0xf20u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR8_BYTE_OFFSET 0xf20u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR8_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR8_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR8_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR8_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8GCR9              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR9    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR9 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR9_OFFSET 0xf24u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR9_BYTE_OFFSET 0xf24u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR9_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR9_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR9_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR9_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8BDLR0             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8BDLR0   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8BDLR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR0_OFFSET 0xf40u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR0_BYTE_OFFSET 0xf40u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8BDLR1             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8BDLR1   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8BDLR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR1_OFFSET 0xf44u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR1_BYTE_OFFSET 0xf44u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8BDLR2             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8BDLR2   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8BDLR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR2_OFFSET 0xf48u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR2_BYTE_OFFSET 0xf48u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8BDLR3             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8BDLR3   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8BDLR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR3_OFFSET 0xf50u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR3_BYTE_OFFSET 0xf50u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8BDLR4             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8BDLR4   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8BDLR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR4_OFFSET 0xf54u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR4_BYTE_OFFSET 0xf54u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR4_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR4_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8BDLR5             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8BDLR5   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8BDLR5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR5_OFFSET 0xf58u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR5_BYTE_OFFSET 0xf58u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR5_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR5_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8BDLR6             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8BDLR6   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8BDLR6 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR6_OFFSET 0xf60u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR6_BYTE_OFFSET 0xf60u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR6_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR6_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR6_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR6_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8LCDLR0            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8LCDLR0  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8LCDLR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR0_OFFSET 0xf80u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR0_BYTE_OFFSET 0xf80u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8LCDLR1            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8LCDLR1  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8LCDLR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR1_OFFSET 0xf84u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR1_BYTE_OFFSET 0xf84u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8LCDLR2            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8LCDLR2  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8LCDLR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR2_OFFSET 0xf88u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR2_BYTE_OFFSET 0xf88u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8LCDLR3            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8LCDLR3  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8LCDLR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR3_OFFSET 0xf8cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR3_BYTE_OFFSET 0xf8cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8LCDLR4            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8LCDLR4  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8LCDLR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR4_OFFSET 0xf90u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR4_BYTE_OFFSET 0xf90u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR4_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR4_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8LCDLR5            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8LCDLR5  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8LCDLR5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR5_OFFSET 0xf94u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR5_BYTE_OFFSET 0xf94u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR5_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR5_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8MDLR0             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8MDLR0   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8MDLR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR0_OFFSET 0xfa0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR0_BYTE_OFFSET 0xfa0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8MDLR1             */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8MDLR1   */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8MDLR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR1_OFFSET 0xfa4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR1_BYTE_OFFSET 0xfa4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8GTR0              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GTR0    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GTR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR0_OFFSET 0xfc0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR0_BYTE_OFFSET 0xfc0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8GTR1              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GTR1    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GTR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR1_OFFSET 0xfc4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR1_BYTE_OFFSET 0xfc4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8GTR2              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GTR2    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GTR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR2_OFFSET 0xfc8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR2_BYTE_OFFSET 0xfc8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8GTR3              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GTR3    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GTR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR3_OFFSET 0xfccu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR3_BYTE_OFFSET 0xfccu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8RSR0              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8RSR0    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8RSR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR0_OFFSET 0xfd0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR0_BYTE_OFFSET 0xfd0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR0_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR0_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8RSR1              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8RSR1    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8RSR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR1_OFFSET 0xfd4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR1_BYTE_OFFSET 0xfd4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR1_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR1_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8RSR2              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8RSR2    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8RSR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR2_OFFSET 0xfd8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR2_BYTE_OFFSET 0xfd8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR2_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR2_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8RSR3              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8RSR3    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8RSR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR3_OFFSET 0xfdcu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR3_BYTE_OFFSET 0xfdcu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR3_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR3_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8GSR0              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GSR0    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GSR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR0_OFFSET 0xfe0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR0_BYTE_OFFSET 0xfe0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR0_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR0_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8GSR1              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GSR1    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GSR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR1_OFFSET 0xfe4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR1_BYTE_OFFSET 0xfe4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR1_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR1_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8GSR2              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GSR2    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GSR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR2_OFFSET 0xfe8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR2_BYTE_OFFSET 0xfe8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR2_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR2_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8GSR3              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GSR3    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GSR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR3_OFFSET 0xfecu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR3_BYTE_OFFSET 0xfecu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR3_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR3_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8GSR4              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GSR4    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GSR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR4_OFFSET 0xff0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR4_BYTE_OFFSET 0xff0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR4_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR4_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8GSR5              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GSR5    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GSR5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR5_OFFSET 0xff4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR5_BYTE_OFFSET 0xff4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR5_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR5_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8GSR6              */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GSR6    */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GSR6 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR6_OFFSET 0xff8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR6_BYTE_OFFSET 0xff8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR6_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR6_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR6_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR6_WRITE_MASK 0x00000000ul
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL0OSC            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0OSC  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0OSC */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0OSC_OFFSET 0x1400u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0OSC_BYTE_OFFSET 0x1400u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0OSC_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0OSC_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0OSC_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0OSC_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL0PLLCR0         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0PLLCR0 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0PLLCR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR0_OFFSET 0x1404u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR0_BYTE_OFFSET 0x1404u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL0PLLCR1         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0PLLCR1 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0PLLCR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR1_OFFSET 0x1408u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR1_BYTE_OFFSET 0x1408u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL0PLLCR2         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0PLLCR2 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0PLLCR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR2_OFFSET 0x140cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR2_BYTE_OFFSET 0x140cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL0PLLCR3         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0PLLCR3 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0PLLCR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR3_OFFSET 0x1410u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR3_BYTE_OFFSET 0x1410u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL0PLLCR4         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0PLLCR4 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0PLLCR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR4_OFFSET 0x1414u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR4_BYTE_OFFSET 0x1414u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR4_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR4_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL0PLLCR5         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0PLLCR5 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0PLLCR5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR5_OFFSET 0x1418u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR5_BYTE_OFFSET 0x1418u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR5_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR5_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL0DQSCTL         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0DQSCTL */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0DQSCTL */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DQSCTL_OFFSET 0x141cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DQSCTL_BYTE_OFFSET 0x141cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DQSCTL_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DQSCTL_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DQSCTL_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DQSCTL_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL0TRNCTL         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0TRNCTL */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0TRNCTL */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0TRNCTL_OFFSET 0x1420u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0TRNCTL_BYTE_OFFSET 0x1420u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0TRNCTL_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0TRNCTL_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0TRNCTL_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0TRNCTL_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL0DDLCTL         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0DDLCTL */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0DDLCTL */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DDLCTL_OFFSET 0x1424u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DDLCTL_BYTE_OFFSET 0x1424u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DDLCTL_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DDLCTL_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DDLCTL_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DDLCTL_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL0DXCTL1         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0DXCTL1 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0DXCTL1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL1_OFFSET 0x1428u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL1_BYTE_OFFSET 0x1428u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL0DXCTL2         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0DXCTL2 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0DXCTL2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL2_OFFSET 0x142cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL2_BYTE_OFFSET 0x142cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL0IOCR           */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0IOCR */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0IOCR */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0IOCR_OFFSET 0x1430u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0IOCR_BYTE_OFFSET 0x1430u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0IOCR_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0IOCR_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0IOCR_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0IOCR_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX4SL0IOCR           */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4SL0IOCR */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4SL0IOCR */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL0IOCR_OFFSET 0x1434u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL0IOCR_BYTE_OFFSET 0x1434u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL0IOCR_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL0IOCR_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL0IOCR_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL0IOCR_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL1OSC            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1OSC  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1OSC */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1OSC_OFFSET 0x1440u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1OSC_BYTE_OFFSET 0x1440u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1OSC_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1OSC_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1OSC_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1OSC_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL1PLLCR0         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1PLLCR0 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1PLLCR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR0_OFFSET 0x1444u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR0_BYTE_OFFSET 0x1444u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL1PLLCR1         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1PLLCR1 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1PLLCR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR1_OFFSET 0x1448u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR1_BYTE_OFFSET 0x1448u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL1PLLCR2         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1PLLCR2 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1PLLCR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR2_OFFSET 0x144cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR2_BYTE_OFFSET 0x144cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL1PLLCR3         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1PLLCR3 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1PLLCR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR3_OFFSET 0x1450u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR3_BYTE_OFFSET 0x1450u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL1PLLCR4         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1PLLCR4 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1PLLCR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR4_OFFSET 0x1454u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR4_BYTE_OFFSET 0x1454u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR4_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR4_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL1PLLCR5         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1PLLCR5 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1PLLCR5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR5_OFFSET 0x1458u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR5_BYTE_OFFSET 0x1458u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR5_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR5_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL1DQSCTL         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1DQSCTL */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1DQSCTL */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DQSCTL_OFFSET 0x145cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DQSCTL_BYTE_OFFSET 0x145cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DQSCTL_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DQSCTL_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DQSCTL_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DQSCTL_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL1TRNCTL         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1TRNCTL */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1TRNCTL */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1TRNCTL_OFFSET 0x1460u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1TRNCTL_BYTE_OFFSET 0x1460u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1TRNCTL_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1TRNCTL_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1TRNCTL_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1TRNCTL_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL1DDLCTL         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1DDLCTL */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1DDLCTL */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DDLCTL_OFFSET 0x1464u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DDLCTL_BYTE_OFFSET 0x1464u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DDLCTL_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DDLCTL_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DDLCTL_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DDLCTL_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL1DXCTL1         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1DXCTL1 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1DXCTL1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL1_OFFSET 0x1468u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL1_BYTE_OFFSET 0x1468u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL1DXCTL2         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1DXCTL2 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1DXCTL2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL2_OFFSET 0x146cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL2_BYTE_OFFSET 0x146cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL1IOCR           */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1IOCR */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1IOCR */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1IOCR_OFFSET 0x1470u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1IOCR_BYTE_OFFSET 0x1470u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1IOCR_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1IOCR_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1IOCR_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1IOCR_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX4SL1IOCR           */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4SL1IOCR */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4SL1IOCR */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL1IOCR_OFFSET 0x1474u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL1IOCR_BYTE_OFFSET 0x1474u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL1IOCR_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL1IOCR_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL1IOCR_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL1IOCR_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL2OSC            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2OSC  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2OSC */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2OSC_OFFSET 0x1480u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2OSC_BYTE_OFFSET 0x1480u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2OSC_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2OSC_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2OSC_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2OSC_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL2PLLCR0         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2PLLCR0 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2PLLCR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR0_OFFSET 0x1484u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR0_BYTE_OFFSET 0x1484u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL2PLLCR1         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2PLLCR1 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2PLLCR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR1_OFFSET 0x1488u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR1_BYTE_OFFSET 0x1488u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL2PLLCR2         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2PLLCR2 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2PLLCR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR2_OFFSET 0x148cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR2_BYTE_OFFSET 0x148cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL2PLLCR3         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2PLLCR3 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2PLLCR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR3_OFFSET 0x1490u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR3_BYTE_OFFSET 0x1490u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL2PLLCR4         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2PLLCR4 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2PLLCR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR4_OFFSET 0x1494u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR4_BYTE_OFFSET 0x1494u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR4_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR4_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL2PLLCR5         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2PLLCR5 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2PLLCR5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR5_OFFSET 0x1498u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR5_BYTE_OFFSET 0x1498u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR5_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR5_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL2DQSCTL         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2DQSCTL */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2DQSCTL */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DQSCTL_OFFSET 0x149cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DQSCTL_BYTE_OFFSET 0x149cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DQSCTL_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DQSCTL_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DQSCTL_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DQSCTL_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL2TRNCTL         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2TRNCTL */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2TRNCTL */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2TRNCTL_OFFSET 0x14a0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2TRNCTL_BYTE_OFFSET 0x14a0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2TRNCTL_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2TRNCTL_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2TRNCTL_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2TRNCTL_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL2DDLCTL         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2DDLCTL */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2DDLCTL */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DDLCTL_OFFSET 0x14a4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DDLCTL_BYTE_OFFSET 0x14a4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DDLCTL_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DDLCTL_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DDLCTL_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DDLCTL_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL2DXCTL1         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2DXCTL1 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2DXCTL1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL1_OFFSET 0x14a8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL1_BYTE_OFFSET 0x14a8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL2DXCTL2         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2DXCTL2 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2DXCTL2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL2_OFFSET 0x14acu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL2_BYTE_OFFSET 0x14acu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL2IOCR           */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2IOCR */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2IOCR */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2IOCR_OFFSET 0x14b0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2IOCR_BYTE_OFFSET 0x14b0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2IOCR_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2IOCR_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2IOCR_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2IOCR_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX4SL2IOCR           */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4SL2IOCR */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4SL2IOCR */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL2IOCR_OFFSET 0x14b4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL2IOCR_BYTE_OFFSET 0x14b4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL2IOCR_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL2IOCR_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL2IOCR_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL2IOCR_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL3OSC            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3OSC  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3OSC */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3OSC_OFFSET 0x14c0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3OSC_BYTE_OFFSET 0x14c0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3OSC_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3OSC_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3OSC_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3OSC_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL3PLLCR0         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3PLLCR0 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3PLLCR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR0_OFFSET 0x14c4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR0_BYTE_OFFSET 0x14c4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL3PLLCR1         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3PLLCR1 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3PLLCR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR1_OFFSET 0x14c8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR1_BYTE_OFFSET 0x14c8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL3PLLCR2         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3PLLCR2 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3PLLCR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR2_OFFSET 0x14ccu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR2_BYTE_OFFSET 0x14ccu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL3PLLCR3         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3PLLCR3 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3PLLCR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR3_OFFSET 0x14d0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR3_BYTE_OFFSET 0x14d0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL3PLLCR4         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3PLLCR4 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3PLLCR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR4_OFFSET 0x14d4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR4_BYTE_OFFSET 0x14d4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR4_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR4_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL3PLLCR5         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3PLLCR5 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3PLLCR5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR5_OFFSET 0x14d8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR5_BYTE_OFFSET 0x14d8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR5_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR5_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL3DQSCTL         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3DQSCTL */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3DQSCTL */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DQSCTL_OFFSET 0x14dcu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DQSCTL_BYTE_OFFSET 0x14dcu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DQSCTL_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DQSCTL_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DQSCTL_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DQSCTL_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL3TRNCTL         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3TRNCTL */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3TRNCTL */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3TRNCTL_OFFSET 0x14e0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3TRNCTL_BYTE_OFFSET 0x14e0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3TRNCTL_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3TRNCTL_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3TRNCTL_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3TRNCTL_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL3DDLCTL         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3DDLCTL */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3DDLCTL */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DDLCTL_OFFSET 0x14e4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DDLCTL_BYTE_OFFSET 0x14e4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DDLCTL_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DDLCTL_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DDLCTL_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DDLCTL_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL3DXCTL1         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3DXCTL1 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3DXCTL1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL1_OFFSET 0x14e8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL1_BYTE_OFFSET 0x14e8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL3DXCTL2         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3DXCTL2 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3DXCTL2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL2_OFFSET 0x14ecu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL2_BYTE_OFFSET 0x14ecu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL3IOCR           */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3IOCR */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3IOCR */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3IOCR_OFFSET 0x14f0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3IOCR_BYTE_OFFSET 0x14f0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3IOCR_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3IOCR_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3IOCR_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3IOCR_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX4SL3IOCR           */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4SL3IOCR */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4SL3IOCR */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL3IOCR_OFFSET 0x14f4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL3IOCR_BYTE_OFFSET 0x14f4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL3IOCR_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL3IOCR_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL3IOCR_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL3IOCR_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL4OSC            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4OSC  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4OSC */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4OSC_OFFSET 0x1500u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4OSC_BYTE_OFFSET 0x1500u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4OSC_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4OSC_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4OSC_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4OSC_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL4PLLCR0         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4PLLCR0 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4PLLCR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR0_OFFSET 0x1504u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR0_BYTE_OFFSET 0x1504u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR0_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR0_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL4PLLCR1         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4PLLCR1 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4PLLCR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR1_OFFSET 0x1508u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR1_BYTE_OFFSET 0x1508u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL4PLLCR2         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4PLLCR2 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4PLLCR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR2_OFFSET 0x150cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR2_BYTE_OFFSET 0x150cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL4PLLCR3         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4PLLCR3 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4PLLCR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR3_OFFSET 0x1510u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR3_BYTE_OFFSET 0x1510u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR3_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR3_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL4PLLCR4         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4PLLCR4 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4PLLCR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR4_OFFSET 0x1514u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR4_BYTE_OFFSET 0x1514u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR4_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR4_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR4_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR4_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL4PLLCR5         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4PLLCR5 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4PLLCR5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR5_OFFSET 0x1518u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR5_BYTE_OFFSET 0x1518u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR5_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR5_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR5_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR5_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL4DQSCTL         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4DQSCTL */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4DQSCTL */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DQSCTL_OFFSET 0x151cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DQSCTL_BYTE_OFFSET 0x151cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DQSCTL_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DQSCTL_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DQSCTL_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DQSCTL_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL4TRNCTL         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4TRNCTL */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4TRNCTL */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4TRNCTL_OFFSET 0x1520u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4TRNCTL_BYTE_OFFSET 0x1520u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4TRNCTL_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4TRNCTL_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4TRNCTL_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4TRNCTL_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL4DDLCTL         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4DDLCTL */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4DDLCTL */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DDLCTL_OFFSET 0x1524u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DDLCTL_BYTE_OFFSET 0x1524u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DDLCTL_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DDLCTL_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DDLCTL_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DDLCTL_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL4DXCTL1         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4DXCTL1 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4DXCTL1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL1_OFFSET 0x1528u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL1_BYTE_OFFSET 0x1528u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL1_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL1_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL4DXCTL2         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4DXCTL2 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4DXCTL2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL2_OFFSET 0x152cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL2_BYTE_OFFSET 0x152cu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL2_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL2_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SL4IOCR           */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4IOCR */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4IOCR */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4IOCR_OFFSET 0x1530u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4IOCR_BYTE_OFFSET 0x1530u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4IOCR_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4IOCR_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4IOCR_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4IOCR_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX4SL4IOCR           */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4SL4IOCR */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4SL4IOCR */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL4IOCR_OFFSET 0x1534u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL4IOCR_BYTE_OFFSET 0x1534u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL4IOCR_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL4IOCR_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL4IOCR_READ_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL4IOCR_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SLBOSC            */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBOSC  */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBOSC */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBOSC_OFFSET 0x17c0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBOSC_BYTE_OFFSET 0x17c0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBOSC_READ_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBOSC_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBOSC_READ_MASK 0x00000000ul
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBOSC_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SLBPLLCR0         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBPLLCR0 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBPLLCR0 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR0_OFFSET 0x17c4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR0_BYTE_OFFSET 0x17c4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR0_READ_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR0_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR0_READ_MASK 0x00000000ul
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR0_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SLBPLLCR1         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBPLLCR1 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBPLLCR1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR1_OFFSET 0x17c8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR1_BYTE_OFFSET 0x17c8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR1_READ_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR1_READ_MASK 0x00000000ul
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SLBPLLCR2         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBPLLCR2 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBPLLCR2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR2_OFFSET 0x17ccu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR2_BYTE_OFFSET 0x17ccu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR2_READ_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR2_READ_MASK 0x00000000ul
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SLBPLLCR3         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBPLLCR3 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBPLLCR3 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR3_OFFSET 0x17d0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR3_BYTE_OFFSET 0x17d0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR3_READ_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR3_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR3_READ_MASK 0x00000000ul
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR3_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SLBPLLCR4         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBPLLCR4 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBPLLCR4 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR4_OFFSET 0x17d4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR4_BYTE_OFFSET 0x17d4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR4_READ_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR4_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR4_READ_MASK 0x00000000ul
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR4_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SLBPLLCR5         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBPLLCR5 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBPLLCR5 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR5_OFFSET 0x17d8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR5_BYTE_OFFSET 0x17d8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR5_READ_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR5_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR5_READ_MASK 0x00000000ul
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR5_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SLBDQSCTL         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBDQSCTL */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBDQSCTL */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDQSCTL_OFFSET 0x17dcu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDQSCTL_BYTE_OFFSET 0x17dcu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDQSCTL_READ_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDQSCTL_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDQSCTL_READ_MASK 0x00000000ul
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDQSCTL_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SLBTRNCTL         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBTRNCTL */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBTRNCTL */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBTRNCTL_OFFSET 0x17e0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBTRNCTL_BYTE_OFFSET 0x17e0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBTRNCTL_READ_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBTRNCTL_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBTRNCTL_READ_MASK 0x00000000ul
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBTRNCTL_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SLBDDLCTL         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBDDLCTL */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBDDLCTL */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDDLCTL_OFFSET 0x17e4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDDLCTL_BYTE_OFFSET 0x17e4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDDLCTL_READ_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDDLCTL_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDDLCTL_READ_MASK 0x00000000ul
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDDLCTL_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SLBDXCTL1         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBDXCTL1 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBDXCTL1 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL1_OFFSET 0x17e8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL1_BYTE_OFFSET 0x17e8u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL1_READ_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL1_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL1_READ_MASK 0x00000000ul
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL1_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SLBDXCTL2         */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBDXCTL2 */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBDXCTL2 */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL2_OFFSET 0x17ecu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL2_BYTE_OFFSET 0x17ecu
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL2_READ_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL2_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL2_READ_MASK 0x00000000ul
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL2_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX8SLBIOCR           */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBIOCR */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBIOCR */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBIOCR_OFFSET 0x17f0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBIOCR_BYTE_OFFSET 0x17f0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBIOCR_READ_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBIOCR_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBIOCR_READ_MASK 0x00000000ul
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBIOCR_WRITE_MASK 0xfffffffful
/* Register member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB.DX4SLBIOCR           */
/* Register type referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4SLBIOCR */
/* Register template referenced: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4SLBIOCR */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SLBIOCR_OFFSET 0x17f4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SLBIOCR_BYTE_OFFSET 0x17f4u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SLBIOCR_READ_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SLBIOCR_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SLBIOCR_READ_MASK 0x00000000ul
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SLBIOCR_WRITE_MASK 0xfffffffful

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RIDR                  */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RIDR              */
/* Source filename: pub_lpddr4.csr, line: 25                               */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RIDR.RIDR_field        */
/* Source filename: pub_lpddr4.csr, line: 29                               */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIDR_RIDR_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIDR_RIDR_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIDR_RIDR_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIDR_RIDR_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIDR_RIDR_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIDR_RIDR_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIDR_RIDR_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIDR_RIDR_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIDR_RIDR_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PIR                   */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PIR               */
/* Source filename: pub_lpddr4.csr, line: 35                               */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PIR.PIR_field          */
/* Source filename: pub_lpddr4.csr, line: 38                               */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PIR_PIR_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PIR_PIR_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PIR_PIR_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PIR_PIR_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PIR_PIR_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PIR_PIR_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PIR_PIR_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PIR_PIR_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PIR_PIR_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGCR0                 */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGCR0             */
/* Source filename: pub_lpddr4.csr, line: 44                               */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGCR0.PGCR0_field      */
/* Source filename: pub_lpddr4.csr, line: 47                               */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR0_PGCR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR0_PGCR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR0_PGCR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR0_PGCR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR0_PGCR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR0_PGCR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR0_PGCR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR0_PGCR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR0_PGCR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGCR1                 */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGCR1             */
/* Source filename: pub_lpddr4.csr, line: 53                               */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGCR1.PGCR1_field      */
/* Source filename: pub_lpddr4.csr, line: 56                               */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR1_PGCR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR1_PGCR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR1_PGCR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR1_PGCR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR1_PGCR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR1_PGCR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR1_PGCR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR1_PGCR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR1_PGCR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGCR2                 */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGCR2             */
/* Source filename: pub_lpddr4.csr, line: 62                               */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGCR2.PGCR2_field      */
/* Source filename: pub_lpddr4.csr, line: 65                               */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR2_PGCR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR2_PGCR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR2_PGCR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR2_PGCR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR2_PGCR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR2_PGCR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR2_PGCR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR2_PGCR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR2_PGCR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGCR3                 */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGCR3             */
/* Source filename: pub_lpddr4.csr, line: 71                               */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGCR3.PGCR3_field      */
/* Source filename: pub_lpddr4.csr, line: 74                               */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR3_PGCR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR3_PGCR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR3_PGCR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR3_PGCR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR3_PGCR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR3_PGCR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR3_PGCR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR3_PGCR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR3_PGCR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGCR4                 */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGCR4             */
/* Source filename: pub_lpddr4.csr, line: 80                               */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGCR4.PGCR4_field      */
/* Source filename: pub_lpddr4.csr, line: 83                               */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR4_PGCR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR4_PGCR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR4_PGCR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR4_PGCR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR4_PGCR4_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR4_PGCR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR4_PGCR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR4_PGCR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR4_PGCR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGCR5                 */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGCR5             */
/* Source filename: pub_lpddr4.csr, line: 89                               */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGCR5.PGCR5_field      */
/* Source filename: pub_lpddr4.csr, line: 92                               */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR5_PGCR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR5_PGCR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR5_PGCR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR5_PGCR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR5_PGCR5_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR5_PGCR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR5_PGCR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR5_PGCR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR5_PGCR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGCR6                 */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGCR6             */
/* Source filename: pub_lpddr4.csr, line: 98                               */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGCR6.PGCR6_field      */
/* Source filename: pub_lpddr4.csr, line: 101                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR6_PGCR6_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR6_PGCR6_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR6_PGCR6_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR6_PGCR6_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR6_PGCR6_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR6_PGCR6_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR6_PGCR6_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR6_PGCR6_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR6_PGCR6_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGCR7                 */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGCR7             */
/* Source filename: pub_lpddr4.csr, line: 107                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGCR7.PGCR7_field      */
/* Source filename: pub_lpddr4.csr, line: 110                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR7_PGCR7_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR7_PGCR7_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR7_PGCR7_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR7_PGCR7_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR7_PGCR7_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR7_PGCR7_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR7_PGCR7_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR7_PGCR7_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR7_PGCR7_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGSR0                 */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGSR0             */
/* Source filename: pub_lpddr4.csr, line: 116                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGSR0.PGSR0_field      */
/* Source filename: pub_lpddr4.csr, line: 120                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR0_PGSR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR0_PGSR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR0_PGSR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR0_PGSR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR0_PGSR0_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR0_PGSR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR0_PGSR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR0_PGSR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR0_PGSR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGSR1                 */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGSR1             */
/* Source filename: pub_lpddr4.csr, line: 126                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGSR1.PGSR1_field      */
/* Source filename: pub_lpddr4.csr, line: 130                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR1_PGSR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR1_PGSR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR1_PGSR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR1_PGSR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR1_PGSR1_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR1_PGSR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR1_PGSR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR1_PGSR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR1_PGSR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGSR2                 */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGSR2             */
/* Source filename: pub_lpddr4.csr, line: 136                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGSR2.PGSR2_field      */
/* Source filename: pub_lpddr4.csr, line: 140                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR2_PGSR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR2_PGSR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR2_PGSR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR2_PGSR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR2_PGSR2_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR2_PGSR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR2_PGSR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR2_PGSR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGSR2_PGSR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PTR0                  */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PTR0              */
/* Source filename: pub_lpddr4.csr, line: 146                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PTR0.PTR0_field        */
/* Source filename: pub_lpddr4.csr, line: 149                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR0_PTR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR0_PTR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR0_PTR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR0_PTR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR0_PTR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR0_PTR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR0_PTR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR0_PTR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR0_PTR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PTR1                  */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PTR1              */
/* Source filename: pub_lpddr4.csr, line: 155                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PTR1.PTR1_field        */
/* Source filename: pub_lpddr4.csr, line: 158                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR1_PTR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR1_PTR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR1_PTR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR1_PTR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR1_PTR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR1_PTR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR1_PTR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR1_PTR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR1_PTR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PTR2                  */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PTR2              */
/* Source filename: pub_lpddr4.csr, line: 164                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PTR2.PTR2_field        */
/* Source filename: pub_lpddr4.csr, line: 167                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR2_PTR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR2_PTR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR2_PTR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR2_PTR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR2_PTR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR2_PTR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR2_PTR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR2_PTR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR2_PTR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PTR3                  */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PTR3              */
/* Source filename: pub_lpddr4.csr, line: 173                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PTR3.PTR3_field        */
/* Source filename: pub_lpddr4.csr, line: 176                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR3_PTR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR3_PTR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR3_PTR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR3_PTR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR3_PTR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR3_PTR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR3_PTR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR3_PTR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR3_PTR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PTR4                  */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PTR4              */
/* Source filename: pub_lpddr4.csr, line: 182                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PTR4.PTR4_field        */
/* Source filename: pub_lpddr4.csr, line: 185                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR4_PTR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR4_PTR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR4_PTR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR4_PTR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR4_PTR4_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR4_PTR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR4_PTR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR4_PTR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR4_PTR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PTR5                  */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PTR5              */
/* Source filename: pub_lpddr4.csr, line: 191                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PTR5.PTR5_field        */
/* Source filename: pub_lpddr4.csr, line: 194                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR5_PTR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR5_PTR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR5_PTR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR5_PTR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR5_PTR5_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR5_PTR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR5_PTR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR5_PTR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR5_PTR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PTR6                  */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PTR6              */
/* Source filename: pub_lpddr4.csr, line: 200                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PTR6.PTR6_field        */
/* Source filename: pub_lpddr4.csr, line: 203                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR6_PTR6_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR6_PTR6_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR6_PTR6_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR6_PTR6_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR6_PTR6_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR6_PTR6_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR6_PTR6_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR6_PTR6_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PTR6_PTR6_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PLLCR                 */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PLLCR             */
/* Source filename: pub_lpddr4.csr, line: 209                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PLLCR.PLLCR_field      */
/* Source filename: pub_lpddr4.csr, line: 212                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR_PLLCR_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR_PLLCR_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR_PLLCR_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR_PLLCR_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR_PLLCR_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR_PLLCR_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR_PLLCR_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR_PLLCR_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR_PLLCR_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PLLCR1                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PLLCR1            */
/* Source filename: pub_lpddr4.csr, line: 218                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PLLCR1.PLLCR1_field    */
/* Source filename: pub_lpddr4.csr, line: 221                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR1_PLLCR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR1_PLLCR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR1_PLLCR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR1_PLLCR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR1_PLLCR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR1_PLLCR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR1_PLLCR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR1_PLLCR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR1_PLLCR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PLLCR2                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PLLCR2            */
/* Source filename: pub_lpddr4.csr, line: 227                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PLLCR2.PLLCR2_field    */
/* Source filename: pub_lpddr4.csr, line: 230                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR2_PLLCR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR2_PLLCR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR2_PLLCR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR2_PLLCR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR2_PLLCR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR2_PLLCR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR2_PLLCR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR2_PLLCR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR2_PLLCR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PLLCR3                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PLLCR3            */
/* Source filename: pub_lpddr4.csr, line: 236                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PLLCR3.PLLCR3_field    */
/* Source filename: pub_lpddr4.csr, line: 239                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR3_PLLCR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR3_PLLCR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR3_PLLCR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR3_PLLCR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR3_PLLCR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR3_PLLCR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR3_PLLCR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR3_PLLCR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR3_PLLCR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PLLCR4                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PLLCR4            */
/* Source filename: pub_lpddr4.csr, line: 245                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PLLCR4.PLLCR4_field    */
/* Source filename: pub_lpddr4.csr, line: 248                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR4_PLLCR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR4_PLLCR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR4_PLLCR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR4_PLLCR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR4_PLLCR4_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR4_PLLCR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR4_PLLCR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR4_PLLCR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR4_PLLCR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PLLCR5                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PLLCR5            */
/* Source filename: pub_lpddr4.csr, line: 254                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PLLCR5.PLLCR5_field    */
/* Source filename: pub_lpddr4.csr, line: 257                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR5_PLLCR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR5_PLLCR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR5_PLLCR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR5_PLLCR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR5_PLLCR5_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR5_PLLCR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR5_PLLCR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR5_PLLCR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PLLCR5_PLLCR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DXCCR                 */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DXCCR             */
/* Source filename: pub_lpddr4.csr, line: 263                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DXCCR.DXCCR_field      */
/* Source filename: pub_lpddr4.csr, line: 266                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DXCCR_DXCCR_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DXCCR_DXCCR_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DXCCR_DXCCR_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DXCCR_DXCCR_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DXCCR_DXCCR_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DXCCR_DXCCR_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DXCCR_DXCCR_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DXCCR_DXCCR_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DXCCR_DXCCR_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DSGCR                 */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DSGCR             */
/* Source filename: pub_lpddr4.csr, line: 272                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DSGCR.DSGCR_field      */
/* Source filename: pub_lpddr4.csr, line: 275                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DSGCR_DSGCR_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DSGCR_DSGCR_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DSGCR_DSGCR_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DSGCR_DSGCR_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DSGCR_DSGCR_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DSGCR_DSGCR_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DSGCR_DSGCR_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DSGCR_DSGCR_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DSGCR_DSGCR_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ODTCR                 */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ODTCR             */
/* Source filename: pub_lpddr4.csr, line: 281                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ODTCR.ODTCR_field      */
/* Source filename: pub_lpddr4.csr, line: 284                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ODTCR_ODTCR_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ODTCR_ODTCR_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ODTCR_ODTCR_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ODTCR_ODTCR_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ODTCR_ODTCR_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ODTCR_ODTCR_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ODTCR_ODTCR_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ODTCR_ODTCR_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ODTCR_ODTCR_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::AACR                  */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::AACR              */
/* Source filename: pub_lpddr4.csr, line: 290                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::AACR.AACR_field        */
/* Source filename: pub_lpddr4.csr, line: 293                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_AACR_AACR_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_AACR_AACR_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_AACR_AACR_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_AACR_AACR_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_AACR_AACR_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_AACR_AACR_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_AACR_AACR_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_AACR_AACR_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_AACR_AACR_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::GPR0                  */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::GPR0              */
/* Source filename: pub_lpddr4.csr, line: 299                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::GPR0.GPR0_field        */
/* Source filename: pub_lpddr4.csr, line: 302                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR0_GPR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR0_GPR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR0_GPR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR0_GPR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR0_GPR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR0_GPR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR0_GPR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR0_GPR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR0_GPR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::GPR1                  */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::GPR1              */
/* Source filename: pub_lpddr4.csr, line: 308                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::GPR1.GPR1_field        */
/* Source filename: pub_lpddr4.csr, line: 311                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR1_GPR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR1_GPR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR1_GPR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR1_GPR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR1_GPR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR1_GPR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR1_GPR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR1_GPR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_GPR1_GPR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DCR                   */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DCR               */
/* Source filename: pub_lpddr4.csr, line: 317                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DCR.DCR_field          */
/* Source filename: pub_lpddr4.csr, line: 320                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCR_DCR_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCR_DCR_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCR_DCR_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCR_DCR_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCR_DCR_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCR_DCR_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCR_DCR_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCR_DCR_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCR_DCR_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTPR0                 */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTPR0             */
/* Source filename: pub_lpddr4.csr, line: 326                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTPR0.DTPR0_field      */
/* Source filename: pub_lpddr4.csr, line: 329                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR0_DTPR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR0_DTPR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR0_DTPR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR0_DTPR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR0_DTPR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR0_DTPR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR0_DTPR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR0_DTPR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR0_DTPR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTPR1                 */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTPR1             */
/* Source filename: pub_lpddr4.csr, line: 335                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTPR1.DTPR1_field      */
/* Source filename: pub_lpddr4.csr, line: 338                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR1_DTPR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR1_DTPR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR1_DTPR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR1_DTPR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR1_DTPR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR1_DTPR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR1_DTPR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR1_DTPR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR1_DTPR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTPR2                 */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTPR2             */
/* Source filename: pub_lpddr4.csr, line: 344                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTPR2.DTPR2_field      */
/* Source filename: pub_lpddr4.csr, line: 347                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR2_DTPR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR2_DTPR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR2_DTPR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR2_DTPR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR2_DTPR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR2_DTPR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR2_DTPR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR2_DTPR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR2_DTPR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTPR3                 */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTPR3             */
/* Source filename: pub_lpddr4.csr, line: 353                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTPR3.DTPR3_field      */
/* Source filename: pub_lpddr4.csr, line: 356                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR3_DTPR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR3_DTPR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR3_DTPR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR3_DTPR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR3_DTPR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR3_DTPR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR3_DTPR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR3_DTPR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR3_DTPR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTPR4                 */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTPR4             */
/* Source filename: pub_lpddr4.csr, line: 362                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTPR4.DTPR4_field      */
/* Source filename: pub_lpddr4.csr, line: 365                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR4_DTPR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR4_DTPR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR4_DTPR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR4_DTPR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR4_DTPR4_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR4_DTPR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR4_DTPR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR4_DTPR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR4_DTPR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTPR5                 */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTPR5             */
/* Source filename: pub_lpddr4.csr, line: 371                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTPR5.DTPR5_field      */
/* Source filename: pub_lpddr4.csr, line: 374                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR5_DTPR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR5_DTPR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR5_DTPR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR5_DTPR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR5_DTPR5_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR5_DTPR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR5_DTPR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR5_DTPR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR5_DTPR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTPR6                 */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTPR6             */
/* Source filename: pub_lpddr4.csr, line: 380                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTPR6.DTPR6_field      */
/* Source filename: pub_lpddr4.csr, line: 383                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR6_DTPR6_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR6_DTPR6_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR6_DTPR6_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR6_DTPR6_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR6_DTPR6_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR6_DTPR6_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR6_DTPR6_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR6_DTPR6_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTPR6_DTPR6_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RDIMMGCR0             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RDIMMGCR0         */
/* Source filename: pub_lpddr4.csr, line: 389                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RDIMMGCR0.RDIMMGCR0_field */
/* Source filename: pub_lpddr4.csr, line: 392                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR0_RDIMMGCR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR0_RDIMMGCR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR0_RDIMMGCR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR0_RDIMMGCR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR0_RDIMMGCR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR0_RDIMMGCR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR0_RDIMMGCR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR0_RDIMMGCR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR0_RDIMMGCR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RDIMMGCR1             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RDIMMGCR1         */
/* Source filename: pub_lpddr4.csr, line: 398                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RDIMMGCR1.RDIMMGCR1_field */
/* Source filename: pub_lpddr4.csr, line: 401                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR1_RDIMMGCR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR1_RDIMMGCR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR1_RDIMMGCR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR1_RDIMMGCR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR1_RDIMMGCR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR1_RDIMMGCR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR1_RDIMMGCR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR1_RDIMMGCR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR1_RDIMMGCR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RDIMMGCR2             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RDIMMGCR2         */
/* Source filename: pub_lpddr4.csr, line: 407                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RDIMMGCR2.RDIMMGCR2_field */
/* Source filename: pub_lpddr4.csr, line: 410                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR2_RDIMMGCR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR2_RDIMMGCR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR2_RDIMMGCR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR2_RDIMMGCR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR2_RDIMMGCR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR2_RDIMMGCR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR2_RDIMMGCR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR2_RDIMMGCR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMGCR2_RDIMMGCR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RDIMMCR0              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RDIMMCR0          */
/* Source filename: pub_lpddr4.csr, line: 416                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RDIMMCR0.RDIMMCR0_field */
/* Source filename: pub_lpddr4.csr, line: 419                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR0_RDIMMCR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR0_RDIMMCR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR0_RDIMMCR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR0_RDIMMCR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR0_RDIMMCR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR0_RDIMMCR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR0_RDIMMCR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR0_RDIMMCR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR0_RDIMMCR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RDIMMCR1              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RDIMMCR1          */
/* Source filename: pub_lpddr4.csr, line: 425                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RDIMMCR1.RDIMMCR1_field */
/* Source filename: pub_lpddr4.csr, line: 428                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR1_RDIMMCR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR1_RDIMMCR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR1_RDIMMCR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR1_RDIMMCR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR1_RDIMMCR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR1_RDIMMCR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR1_RDIMMCR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR1_RDIMMCR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR1_RDIMMCR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RDIMMCR2              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RDIMMCR2          */
/* Source filename: pub_lpddr4.csr, line: 434                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RDIMMCR2.RDIMMCR2_field */
/* Source filename: pub_lpddr4.csr, line: 437                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR2_RDIMMCR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR2_RDIMMCR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR2_RDIMMCR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR2_RDIMMCR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR2_RDIMMCR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR2_RDIMMCR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR2_RDIMMCR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR2_RDIMMCR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR2_RDIMMCR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RDIMMCR3              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RDIMMCR3          */
/* Source filename: pub_lpddr4.csr, line: 443                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RDIMMCR3.RDIMMCR3_field */
/* Source filename: pub_lpddr4.csr, line: 446                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR3_RDIMMCR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR3_RDIMMCR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR3_RDIMMCR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR3_RDIMMCR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR3_RDIMMCR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR3_RDIMMCR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR3_RDIMMCR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR3_RDIMMCR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR3_RDIMMCR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RDIMMCR4              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RDIMMCR4          */
/* Source filename: pub_lpddr4.csr, line: 452                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RDIMMCR4.RDIMMCR4_field */
/* Source filename: pub_lpddr4.csr, line: 455                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR4_RDIMMCR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR4_RDIMMCR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR4_RDIMMCR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR4_RDIMMCR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR4_RDIMMCR4_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR4_RDIMMCR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR4_RDIMMCR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR4_RDIMMCR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RDIMMCR4_RDIMMCR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::SCHCR0                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::SCHCR0            */
/* Source filename: pub_lpddr4.csr, line: 461                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::SCHCR0.SCHCR0_field    */
/* Source filename: pub_lpddr4.csr, line: 464                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR0_SCHCR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR0_SCHCR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR0_SCHCR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR0_SCHCR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR0_SCHCR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR0_SCHCR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR0_SCHCR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR0_SCHCR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR0_SCHCR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::SCHCR1                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::SCHCR1            */
/* Source filename: pub_lpddr4.csr, line: 470                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::SCHCR1.SCHCR1_field    */
/* Source filename: pub_lpddr4.csr, line: 473                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR1_SCHCR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR1_SCHCR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR1_SCHCR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR1_SCHCR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR1_SCHCR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR1_SCHCR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR1_SCHCR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR1_SCHCR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_SCHCR1_SCHCR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR0                   */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR0               */
/* Source filename: pub_lpddr4.csr, line: 479                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR0.MR0_field          */
/* Source filename: pub_lpddr4.csr, line: 482                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR0_MR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR0_MR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR0_MR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR0_MR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR0_MR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR0_MR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR0_MR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR0_MR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR0_MR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR1                   */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR1               */
/* Source filename: pub_lpddr4.csr, line: 488                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR1.MR1_field          */
/* Source filename: pub_lpddr4.csr, line: 491                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR1_MR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR1_MR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR1_MR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR1_MR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR1_MR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR1_MR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR1_MR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR1_MR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR1_MR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR2                   */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR2               */
/* Source filename: pub_lpddr4.csr, line: 497                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR2.MR2_field          */
/* Source filename: pub_lpddr4.csr, line: 500                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR2_MR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR2_MR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR2_MR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR2_MR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR2_MR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR2_MR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR2_MR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR2_MR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR2_MR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR3                   */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR3               */
/* Source filename: pub_lpddr4.csr, line: 506                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR3.MR3_field          */
/* Source filename: pub_lpddr4.csr, line: 509                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR3_MR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR3_MR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR3_MR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR3_MR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR3_MR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR3_MR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR3_MR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR3_MR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR3_MR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR4                   */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR4               */
/* Source filename: pub_lpddr4.csr, line: 515                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR4.MR4_field          */
/* Source filename: pub_lpddr4.csr, line: 518                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR4_MR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR4_MR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR4_MR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR4_MR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR4_MR4_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR4_MR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR4_MR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR4_MR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR4_MR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR5                   */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR5               */
/* Source filename: pub_lpddr4.csr, line: 524                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR5.MR5_field          */
/* Source filename: pub_lpddr4.csr, line: 527                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR5_MR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR5_MR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR5_MR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR5_MR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR5_MR5_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR5_MR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR5_MR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR5_MR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR5_MR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR6                   */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR6               */
/* Source filename: pub_lpddr4.csr, line: 533                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR6.MR6_field          */
/* Source filename: pub_lpddr4.csr, line: 536                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR6_MR6_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR6_MR6_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR6_MR6_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR6_MR6_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR6_MR6_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR6_MR6_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR6_MR6_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR6_MR6_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR6_MR6_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR7                   */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR7               */
/* Source filename: pub_lpddr4.csr, line: 542                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR7.MR7_field          */
/* Source filename: pub_lpddr4.csr, line: 545                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR7_MR7_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR7_MR7_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR7_MR7_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR7_MR7_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR7_MR7_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR7_MR7_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR7_MR7_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR7_MR7_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR7_MR7_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR11                  */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR11              */
/* Source filename: pub_lpddr4.csr, line: 551                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR11.MR11_field        */
/* Source filename: pub_lpddr4.csr, line: 554                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR11_MR11_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR11_MR11_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR11_MR11_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR11_MR11_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR11_MR11_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR11_MR11_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR11_MR11_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR11_MR11_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR11_MR11_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR12                  */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR12              */
/* Source filename: pub_lpddr4.csr, line: 560                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR12.MR12_field        */
/* Source filename: pub_lpddr4.csr, line: 563                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR12_MR12_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR12_MR12_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR12_MR12_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR12_MR12_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR12_MR12_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR12_MR12_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR12_MR12_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR12_MR12_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR12_MR12_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR13                  */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR13              */
/* Source filename: pub_lpddr4.csr, line: 569                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR13.MR13_field        */
/* Source filename: pub_lpddr4.csr, line: 572                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR13_MR13_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR13_MR13_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR13_MR13_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR13_MR13_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR13_MR13_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR13_MR13_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR13_MR13_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR13_MR13_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR13_MR13_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR14                  */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR14              */
/* Source filename: pub_lpddr4.csr, line: 578                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR14.MR14_field        */
/* Source filename: pub_lpddr4.csr, line: 581                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR14_MR14_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR14_MR14_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR14_MR14_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR14_MR14_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR14_MR14_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR14_MR14_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR14_MR14_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR14_MR14_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR14_MR14_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR22                  */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR22              */
/* Source filename: pub_lpddr4.csr, line: 587                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::MR22.MR22_field        */
/* Source filename: pub_lpddr4.csr, line: 590                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR22_MR22_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR22_MR22_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR22_MR22_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR22_MR22_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR22_MR22_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR22_MR22_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR22_MR22_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR22_MR22_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_MR22_MR22_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTCR                  */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTCR              */
/* Source filename: pub_lpddr4.csr, line: 596                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTCR.DTCR_field        */
/* Source filename: pub_lpddr4.csr, line: 599                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR_DTCR_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR_DTCR_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR_DTCR_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR_DTCR_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR_DTCR_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR_DTCR_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR_DTCR_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR_DTCR_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR_DTCR_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTCR1                 */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTCR1             */
/* Source filename: pub_lpddr4.csr, line: 605                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTCR1.DTCR1_field      */
/* Source filename: pub_lpddr4.csr, line: 608                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR1_DTCR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR1_DTCR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR1_DTCR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR1_DTCR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR1_DTCR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR1_DTCR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR1_DTCR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR1_DTCR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTCR1_DTCR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTAR0                 */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTAR0             */
/* Source filename: pub_lpddr4.csr, line: 614                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTAR0.DTAR0_field      */
/* Source filename: pub_lpddr4.csr, line: 617                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR0_DTAR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR0_DTAR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR0_DTAR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR0_DTAR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR0_DTAR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR0_DTAR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR0_DTAR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR0_DTAR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR0_DTAR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTAR1                 */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTAR1             */
/* Source filename: pub_lpddr4.csr, line: 623                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTAR1.DTAR1_field      */
/* Source filename: pub_lpddr4.csr, line: 626                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR1_DTAR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR1_DTAR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR1_DTAR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR1_DTAR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR1_DTAR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR1_DTAR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR1_DTAR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR1_DTAR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR1_DTAR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTAR2                 */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTAR2             */
/* Source filename: pub_lpddr4.csr, line: 632                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTAR2.DTAR2_field      */
/* Source filename: pub_lpddr4.csr, line: 635                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR2_DTAR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR2_DTAR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR2_DTAR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR2_DTAR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR2_DTAR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR2_DTAR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR2_DTAR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR2_DTAR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTAR2_DTAR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTDR0                 */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTDR0             */
/* Source filename: pub_lpddr4.csr, line: 641                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTDR0.DTDR0_field      */
/* Source filename: pub_lpddr4.csr, line: 644                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR0_DTDR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR0_DTDR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR0_DTDR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR0_DTDR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR0_DTDR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR0_DTDR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR0_DTDR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR0_DTDR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR0_DTDR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTDR1                 */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTDR1             */
/* Source filename: pub_lpddr4.csr, line: 650                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTDR1.DTDR1_field      */
/* Source filename: pub_lpddr4.csr, line: 653                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR1_DTDR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR1_DTDR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR1_DTDR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR1_DTDR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR1_DTDR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR1_DTDR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR1_DTDR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR1_DTDR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTDR1_DTDR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTEDR0                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTEDR0            */
/* Source filename: pub_lpddr4.csr, line: 659                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTEDR0.DTEDR0_field    */
/* Source filename: pub_lpddr4.csr, line: 662                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR0_DTEDR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR0_DTEDR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR0_DTEDR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR0_DTEDR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR0_DTEDR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR0_DTEDR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR0_DTEDR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR0_DTEDR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR0_DTEDR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTEDR1                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTEDR1            */
/* Source filename: pub_lpddr4.csr, line: 668                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTEDR1.DTEDR1_field    */
/* Source filename: pub_lpddr4.csr, line: 671                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR1_DTEDR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR1_DTEDR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR1_DTEDR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR1_DTEDR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR1_DTEDR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR1_DTEDR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR1_DTEDR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR1_DTEDR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR1_DTEDR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTEDR2                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTEDR2            */
/* Source filename: pub_lpddr4.csr, line: 677                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DTEDR2.DTEDR2_field    */
/* Source filename: pub_lpddr4.csr, line: 680                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR2_DTEDR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR2_DTEDR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR2_DTEDR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR2_DTEDR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR2_DTEDR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR2_DTEDR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR2_DTEDR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR2_DTEDR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DTEDR2_DTEDR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::VTDR                  */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::VTDR              */
/* Source filename: pub_lpddr4.csr, line: 686                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::VTDR.VTDR_field        */
/* Source filename: pub_lpddr4.csr, line: 689                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTDR_VTDR_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTDR_VTDR_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTDR_VTDR_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTDR_VTDR_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTDR_VTDR_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTDR_VTDR_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTDR_VTDR_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTDR_VTDR_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTDR_VTDR_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::CATR0                 */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::CATR0             */
/* Source filename: pub_lpddr4.csr, line: 695                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::CATR0.CATR0_field      */
/* Source filename: pub_lpddr4.csr, line: 698                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR0_CATR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR0_CATR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR0_CATR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR0_CATR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR0_CATR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR0_CATR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR0_CATR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR0_CATR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR0_CATR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::CATR1                 */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::CATR1             */
/* Source filename: pub_lpddr4.csr, line: 704                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::CATR1.CATR1_field      */
/* Source filename: pub_lpddr4.csr, line: 707                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR1_CATR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR1_CATR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR1_CATR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR1_CATR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR1_CATR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR1_CATR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR1_CATR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR1_CATR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_CATR1_CATR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGCR8                 */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGCR8             */
/* Source filename: pub_lpddr4.csr, line: 713                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::PGCR8.PGCR8_field      */
/* Source filename: pub_lpddr4.csr, line: 716                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR8_PGCR8_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR8_PGCR8_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR8_PGCR8_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR8_PGCR8_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR8_PGCR8_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR8_PGCR8_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR8_PGCR8_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR8_PGCR8_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_PGCR8_PGCR8_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DQSDR0                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DQSDR0            */
/* Source filename: pub_lpddr4.csr, line: 722                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DQSDR0.DQSDR0_field    */
/* Source filename: pub_lpddr4.csr, line: 725                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR0_DQSDR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR0_DQSDR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR0_DQSDR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR0_DQSDR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR0_DQSDR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR0_DQSDR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR0_DQSDR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR0_DQSDR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR0_DQSDR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DQSDR1                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DQSDR1            */
/* Source filename: pub_lpddr4.csr, line: 731                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DQSDR1.DQSDR1_field    */
/* Source filename: pub_lpddr4.csr, line: 734                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR1_DQSDR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR1_DQSDR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR1_DQSDR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR1_DQSDR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR1_DQSDR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR1_DQSDR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR1_DQSDR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR1_DQSDR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR1_DQSDR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DQSDR2                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DQSDR2            */
/* Source filename: pub_lpddr4.csr, line: 740                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DQSDR2.DQSDR2_field    */
/* Source filename: pub_lpddr4.csr, line: 743                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR2_DQSDR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR2_DQSDR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR2_DQSDR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR2_DQSDR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR2_DQSDR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR2_DQSDR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR2_DQSDR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR2_DQSDR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DQSDR2_DQSDR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DCUAR                 */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DCUAR             */
/* Source filename: pub_lpddr4.csr, line: 749                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DCUAR.DCUAR_field      */
/* Source filename: pub_lpddr4.csr, line: 752                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUAR_DCUAR_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUAR_DCUAR_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUAR_DCUAR_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUAR_DCUAR_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUAR_DCUAR_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUAR_DCUAR_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUAR_DCUAR_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUAR_DCUAR_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUAR_DCUAR_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DCUDR                 */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DCUDR             */
/* Source filename: pub_lpddr4.csr, line: 758                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DCUDR.DCUDR_field      */
/* Source filename: pub_lpddr4.csr, line: 761                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUDR_DCUDR_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUDR_DCUDR_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUDR_DCUDR_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUDR_DCUDR_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUDR_DCUDR_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUDR_DCUDR_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUDR_DCUDR_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUDR_DCUDR_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUDR_DCUDR_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DCURR                 */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DCURR             */
/* Source filename: pub_lpddr4.csr, line: 767                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DCURR.DCURR_field      */
/* Source filename: pub_lpddr4.csr, line: 770                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCURR_DCURR_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCURR_DCURR_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCURR_DCURR_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCURR_DCURR_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCURR_DCURR_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCURR_DCURR_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCURR_DCURR_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCURR_DCURR_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCURR_DCURR_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DCULR                 */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DCULR             */
/* Source filename: pub_lpddr4.csr, line: 776                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DCULR.DCULR_field      */
/* Source filename: pub_lpddr4.csr, line: 779                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCULR_DCULR_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCULR_DCULR_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCULR_DCULR_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCULR_DCULR_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCULR_DCULR_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCULR_DCULR_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCULR_DCULR_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCULR_DCULR_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCULR_DCULR_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DCUGCR                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DCUGCR            */
/* Source filename: pub_lpddr4.csr, line: 785                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DCUGCR.DCUGCR_field    */
/* Source filename: pub_lpddr4.csr, line: 788                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUGCR_DCUGCR_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUGCR_DCUGCR_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUGCR_DCUGCR_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUGCR_DCUGCR_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUGCR_DCUGCR_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUGCR_DCUGCR_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUGCR_DCUGCR_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUGCR_DCUGCR_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUGCR_DCUGCR_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DCUTPR                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DCUTPR            */
/* Source filename: pub_lpddr4.csr, line: 794                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DCUTPR.DCUTPR_field    */
/* Source filename: pub_lpddr4.csr, line: 797                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUTPR_DCUTPR_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUTPR_DCUTPR_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUTPR_DCUTPR_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUTPR_DCUTPR_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUTPR_DCUTPR_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUTPR_DCUTPR_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUTPR_DCUTPR_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUTPR_DCUTPR_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUTPR_DCUTPR_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DCUSR0                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DCUSR0            */
/* Source filename: pub_lpddr4.csr, line: 803                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DCUSR0.DCUSR0_field    */
/* Source filename: pub_lpddr4.csr, line: 806                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR0_DCUSR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR0_DCUSR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR0_DCUSR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR0_DCUSR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR0_DCUSR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR0_DCUSR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR0_DCUSR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR0_DCUSR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR0_DCUSR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DCUSR1                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DCUSR1            */
/* Source filename: pub_lpddr4.csr, line: 812                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DCUSR1.DCUSR1_field    */
/* Source filename: pub_lpddr4.csr, line: 815                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR1_DCUSR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR1_DCUSR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR1_DCUSR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR1_DCUSR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR1_DCUSR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR1_DCUSR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR1_DCUSR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR1_DCUSR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DCUSR1_DCUSR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTRR                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTRR            */
/* Source filename: pub_lpddr4.csr, line: 821                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTRR.BISTRR_field    */
/* Source filename: pub_lpddr4.csr, line: 824                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTRR_BISTRR_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTRR_BISTRR_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTRR_BISTRR_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTRR_BISTRR_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTRR_BISTRR_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTRR_BISTRR_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTRR_BISTRR_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTRR_BISTRR_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTRR_BISTRR_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTWCR               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTWCR           */
/* Source filename: pub_lpddr4.csr, line: 830                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTWCR.BISTWCR_field  */
/* Source filename: pub_lpddr4.csr, line: 833                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCR_BISTWCR_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCR_BISTWCR_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCR_BISTWCR_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCR_BISTWCR_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCR_BISTWCR_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCR_BISTWCR_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCR_BISTWCR_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCR_BISTWCR_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCR_BISTWCR_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTMSKR0             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTMSKR0         */
/* Source filename: pub_lpddr4.csr, line: 839                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTMSKR0.BISTMSKR0_field */
/* Source filename: pub_lpddr4.csr, line: 842                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR0_BISTMSKR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR0_BISTMSKR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR0_BISTMSKR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR0_BISTMSKR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR0_BISTMSKR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR0_BISTMSKR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR0_BISTMSKR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR0_BISTMSKR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR0_BISTMSKR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTMSKR1             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTMSKR1         */
/* Source filename: pub_lpddr4.csr, line: 848                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTMSKR1.BISTMSKR1_field */
/* Source filename: pub_lpddr4.csr, line: 851                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR1_BISTMSKR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR1_BISTMSKR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR1_BISTMSKR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR1_BISTMSKR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR1_BISTMSKR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR1_BISTMSKR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR1_BISTMSKR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR1_BISTMSKR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR1_BISTMSKR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTMSKR2             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTMSKR2         */
/* Source filename: pub_lpddr4.csr, line: 857                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTMSKR2.BISTMSKR2_field */
/* Source filename: pub_lpddr4.csr, line: 860                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR2_BISTMSKR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR2_BISTMSKR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR2_BISTMSKR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR2_BISTMSKR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR2_BISTMSKR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR2_BISTMSKR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR2_BISTMSKR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR2_BISTMSKR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTMSKR2_BISTMSKR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTLSR               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTLSR           */
/* Source filename: pub_lpddr4.csr, line: 866                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTLSR.BISTLSR_field  */
/* Source filename: pub_lpddr4.csr, line: 869                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTLSR_BISTLSR_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTLSR_BISTLSR_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTLSR_BISTLSR_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTLSR_BISTLSR_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTLSR_BISTLSR_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTLSR_BISTLSR_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTLSR_BISTLSR_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTLSR_BISTLSR_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTLSR_BISTLSR_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTAR0               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTAR0           */
/* Source filename: pub_lpddr4.csr, line: 875                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTAR0.BISTAR0_field  */
/* Source filename: pub_lpddr4.csr, line: 878                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR0_BISTAR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR0_BISTAR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR0_BISTAR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR0_BISTAR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR0_BISTAR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR0_BISTAR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR0_BISTAR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR0_BISTAR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR0_BISTAR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTAR1               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTAR1           */
/* Source filename: pub_lpddr4.csr, line: 884                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTAR1.BISTAR1_field  */
/* Source filename: pub_lpddr4.csr, line: 887                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR1_BISTAR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR1_BISTAR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR1_BISTAR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR1_BISTAR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR1_BISTAR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR1_BISTAR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR1_BISTAR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR1_BISTAR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR1_BISTAR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTAR2               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTAR2           */
/* Source filename: pub_lpddr4.csr, line: 893                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTAR2.BISTAR2_field  */
/* Source filename: pub_lpddr4.csr, line: 896                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR2_BISTAR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR2_BISTAR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR2_BISTAR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR2_BISTAR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR2_BISTAR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR2_BISTAR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR2_BISTAR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR2_BISTAR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR2_BISTAR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTAR3               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTAR3           */
/* Source filename: pub_lpddr4.csr, line: 902                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTAR3.BISTAR3_field  */
/* Source filename: pub_lpddr4.csr, line: 905                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR3_BISTAR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR3_BISTAR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR3_BISTAR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR3_BISTAR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR3_BISTAR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR3_BISTAR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR3_BISTAR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR3_BISTAR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR3_BISTAR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTAR4               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTAR4           */
/* Source filename: pub_lpddr4.csr, line: 911                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTAR4.BISTAR4_field  */
/* Source filename: pub_lpddr4.csr, line: 914                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR4_BISTAR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR4_BISTAR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR4_BISTAR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR4_BISTAR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR4_BISTAR4_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR4_BISTAR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR4_BISTAR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR4_BISTAR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTAR4_BISTAR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTUDPR              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTUDPR          */
/* Source filename: pub_lpddr4.csr, line: 920                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTUDPR.BISTUDPR_field */
/* Source filename: pub_lpddr4.csr, line: 923                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTUDPR_BISTUDPR_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTUDPR_BISTUDPR_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTUDPR_BISTUDPR_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTUDPR_BISTUDPR_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTUDPR_BISTUDPR_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTUDPR_BISTUDPR_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTUDPR_BISTUDPR_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTUDPR_BISTUDPR_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTUDPR_BISTUDPR_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTGSR               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTGSR           */
/* Source filename: pub_lpddr4.csr, line: 929                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTGSR.BISTGSR_field  */
/* Source filename: pub_lpddr4.csr, line: 932                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTGSR_BISTGSR_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTGSR_BISTGSR_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTGSR_BISTGSR_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTGSR_BISTGSR_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTGSR_BISTGSR_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTGSR_BISTGSR_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTGSR_BISTGSR_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTGSR_BISTGSR_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTGSR_BISTGSR_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTWER0              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTWER0          */
/* Source filename: pub_lpddr4.csr, line: 938                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTWER0.BISTWER0_field */
/* Source filename: pub_lpddr4.csr, line: 941                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER0_BISTWER0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER0_BISTWER0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER0_BISTWER0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER0_BISTWER0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER0_BISTWER0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER0_BISTWER0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER0_BISTWER0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER0_BISTWER0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER0_BISTWER0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTWER1              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTWER1          */
/* Source filename: pub_lpddr4.csr, line: 947                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTWER1.BISTWER1_field */
/* Source filename: pub_lpddr4.csr, line: 950                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER1_BISTWER1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER1_BISTWER1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER1_BISTWER1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER1_BISTWER1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER1_BISTWER1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER1_BISTWER1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER1_BISTWER1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER1_BISTWER1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWER1_BISTWER1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTBER0              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTBER0          */
/* Source filename: pub_lpddr4.csr, line: 956                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTBER0.BISTBER0_field */
/* Source filename: pub_lpddr4.csr, line: 959                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER0_BISTBER0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER0_BISTBER0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER0_BISTBER0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER0_BISTBER0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER0_BISTBER0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER0_BISTBER0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER0_BISTBER0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER0_BISTBER0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER0_BISTBER0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTBER1              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTBER1          */
/* Source filename: pub_lpddr4.csr, line: 965                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTBER1.BISTBER1_field */
/* Source filename: pub_lpddr4.csr, line: 968                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER1_BISTBER1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER1_BISTBER1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER1_BISTBER1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER1_BISTBER1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER1_BISTBER1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER1_BISTBER1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER1_BISTBER1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER1_BISTBER1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER1_BISTBER1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTBER2              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTBER2          */
/* Source filename: pub_lpddr4.csr, line: 974                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTBER2.BISTBER2_field */
/* Source filename: pub_lpddr4.csr, line: 977                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER2_BISTBER2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER2_BISTBER2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER2_BISTBER2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER2_BISTBER2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER2_BISTBER2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER2_BISTBER2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER2_BISTBER2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER2_BISTBER2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER2_BISTBER2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTBER3              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTBER3          */
/* Source filename: pub_lpddr4.csr, line: 983                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTBER3.BISTBER3_field */
/* Source filename: pub_lpddr4.csr, line: 986                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER3_BISTBER3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER3_BISTBER3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER3_BISTBER3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER3_BISTBER3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER3_BISTBER3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER3_BISTBER3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER3_BISTBER3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER3_BISTBER3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER3_BISTBER3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTBER4              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTBER4          */
/* Source filename: pub_lpddr4.csr, line: 992                              */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTBER4.BISTBER4_field */
/* Source filename: pub_lpddr4.csr, line: 995                              */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER4_BISTBER4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER4_BISTBER4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER4_BISTBER4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER4_BISTBER4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER4_BISTBER4_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER4_BISTBER4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER4_BISTBER4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER4_BISTBER4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER4_BISTBER4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTWCSR              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTWCSR          */
/* Source filename: pub_lpddr4.csr, line: 1001                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTWCSR.BISTWCSR_field */
/* Source filename: pub_lpddr4.csr, line: 1004                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCSR_BISTWCSR_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCSR_BISTWCSR_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCSR_BISTWCSR_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCSR_BISTWCSR_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCSR_BISTWCSR_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCSR_BISTWCSR_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCSR_BISTWCSR_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCSR_BISTWCSR_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTWCSR_BISTWCSR_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTFWR0              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTFWR0          */
/* Source filename: pub_lpddr4.csr, line: 1010                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTFWR0.BISTFWR0_field */
/* Source filename: pub_lpddr4.csr, line: 1013                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR0_BISTFWR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR0_BISTFWR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR0_BISTFWR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR0_BISTFWR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR0_BISTFWR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR0_BISTFWR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR0_BISTFWR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR0_BISTFWR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR0_BISTFWR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTFWR1              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTFWR1          */
/* Source filename: pub_lpddr4.csr, line: 1019                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTFWR1.BISTFWR1_field */
/* Source filename: pub_lpddr4.csr, line: 1022                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR1_BISTFWR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR1_BISTFWR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR1_BISTFWR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR1_BISTFWR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR1_BISTFWR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR1_BISTFWR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR1_BISTFWR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR1_BISTFWR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR1_BISTFWR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTFWR2              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTFWR2          */
/* Source filename: pub_lpddr4.csr, line: 1028                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTFWR2.BISTFWR2_field */
/* Source filename: pub_lpddr4.csr, line: 1031                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR2_BISTFWR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR2_BISTFWR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR2_BISTFWR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR2_BISTFWR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR2_BISTFWR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR2_BISTFWR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR2_BISTFWR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR2_BISTFWR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTFWR2_BISTFWR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTBER5              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTBER5          */
/* Source filename: pub_lpddr4.csr, line: 1037                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::BISTBER5.BISTBER5_field */
/* Source filename: pub_lpddr4.csr, line: 1040                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER5_BISTBER5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER5_BISTBER5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER5_BISTBER5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER5_BISTBER5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER5_BISTBER5_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER5_BISTBER5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER5_BISTBER5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER5_BISTBER5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_BISTBER5_BISTBER5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RANKIDR               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RANKIDR           */
/* Source filename: pub_lpddr4.csr, line: 1046                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RANKIDR.RANKIDR_field  */
/* Source filename: pub_lpddr4.csr, line: 1049                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RANKIDR_RANKIDR_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RANKIDR_RANKIDR_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RANKIDR_RANKIDR_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RANKIDR_RANKIDR_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RANKIDR_RANKIDR_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RANKIDR_RANKIDR_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RANKIDR_RANKIDR_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RANKIDR_RANKIDR_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RANKIDR_RANKIDR_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RIOCR0                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RIOCR0            */
/* Source filename: pub_lpddr4.csr, line: 1055                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RIOCR0.RIOCR0_field    */
/* Source filename: pub_lpddr4.csr, line: 1058                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR0_RIOCR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR0_RIOCR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR0_RIOCR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR0_RIOCR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR0_RIOCR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR0_RIOCR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR0_RIOCR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR0_RIOCR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR0_RIOCR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RIOCR1                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RIOCR1            */
/* Source filename: pub_lpddr4.csr, line: 1064                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RIOCR1.RIOCR1_field    */
/* Source filename: pub_lpddr4.csr, line: 1067                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR1_RIOCR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR1_RIOCR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR1_RIOCR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR1_RIOCR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR1_RIOCR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR1_RIOCR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR1_RIOCR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR1_RIOCR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR1_RIOCR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RIOCR2                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RIOCR2            */
/* Source filename: pub_lpddr4.csr, line: 1073                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RIOCR2.RIOCR2_field    */
/* Source filename: pub_lpddr4.csr, line: 1076                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR2_RIOCR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR2_RIOCR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR2_RIOCR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR2_RIOCR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR2_RIOCR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR2_RIOCR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR2_RIOCR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR2_RIOCR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR2_RIOCR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RIOCR3                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RIOCR3            */
/* Source filename: pub_lpddr4.csr, line: 1082                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RIOCR3.RIOCR3_field    */
/* Source filename: pub_lpddr4.csr, line: 1085                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR3_RIOCR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR3_RIOCR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR3_RIOCR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR3_RIOCR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR3_RIOCR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR3_RIOCR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR3_RIOCR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR3_RIOCR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR3_RIOCR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RIOCR4                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RIOCR4            */
/* Source filename: pub_lpddr4.csr, line: 1091                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RIOCR4.RIOCR4_field    */
/* Source filename: pub_lpddr4.csr, line: 1094                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR4_RIOCR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR4_RIOCR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR4_RIOCR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR4_RIOCR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR4_RIOCR4_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR4_RIOCR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR4_RIOCR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR4_RIOCR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR4_RIOCR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RIOCR5                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RIOCR5            */
/* Source filename: pub_lpddr4.csr, line: 1100                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::RIOCR5.RIOCR5_field    */
/* Source filename: pub_lpddr4.csr, line: 1103                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR5_RIOCR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR5_RIOCR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR5_RIOCR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR5_RIOCR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR5_RIOCR5_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR5_RIOCR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR5_RIOCR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR5_RIOCR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_RIOCR5_RIOCR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACIOCR0               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACIOCR0           */
/* Source filename: pub_lpddr4.csr, line: 1109                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACIOCR0.ACIOCR0_field  */
/* Source filename: pub_lpddr4.csr, line: 1112                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR0_ACIOCR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR0_ACIOCR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR0_ACIOCR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR0_ACIOCR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR0_ACIOCR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR0_ACIOCR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR0_ACIOCR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR0_ACIOCR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR0_ACIOCR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACIOCR1               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACIOCR1           */
/* Source filename: pub_lpddr4.csr, line: 1118                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACIOCR1.ACIOCR1_field  */
/* Source filename: pub_lpddr4.csr, line: 1121                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR1_ACIOCR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR1_ACIOCR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR1_ACIOCR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR1_ACIOCR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR1_ACIOCR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR1_ACIOCR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR1_ACIOCR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR1_ACIOCR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR1_ACIOCR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACIOCR2               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACIOCR2           */
/* Source filename: pub_lpddr4.csr, line: 1127                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACIOCR2.ACIOCR2_field  */
/* Source filename: pub_lpddr4.csr, line: 1130                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR2_ACIOCR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR2_ACIOCR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR2_ACIOCR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR2_ACIOCR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR2_ACIOCR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR2_ACIOCR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR2_ACIOCR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR2_ACIOCR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR2_ACIOCR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACIOCR3               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACIOCR3           */
/* Source filename: pub_lpddr4.csr, line: 1136                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACIOCR3.ACIOCR3_field  */
/* Source filename: pub_lpddr4.csr, line: 1139                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR3_ACIOCR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR3_ACIOCR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR3_ACIOCR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR3_ACIOCR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR3_ACIOCR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR3_ACIOCR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR3_ACIOCR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR3_ACIOCR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR3_ACIOCR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACIOCR4               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACIOCR4           */
/* Source filename: pub_lpddr4.csr, line: 1145                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACIOCR4.ACIOCR4_field  */
/* Source filename: pub_lpddr4.csr, line: 1148                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR4_ACIOCR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR4_ACIOCR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR4_ACIOCR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR4_ACIOCR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR4_ACIOCR4_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR4_ACIOCR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR4_ACIOCR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR4_ACIOCR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR4_ACIOCR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACIOCR5               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACIOCR5           */
/* Source filename: pub_lpddr4.csr, line: 1154                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACIOCR5.ACIOCR5_field  */
/* Source filename: pub_lpddr4.csr, line: 1157                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR5_ACIOCR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR5_ACIOCR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR5_ACIOCR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR5_ACIOCR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR5_ACIOCR5_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR5_ACIOCR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR5_ACIOCR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR5_ACIOCR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACIOCR5_ACIOCR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::IOVCR0                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::IOVCR0            */
/* Source filename: pub_lpddr4.csr, line: 1163                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::IOVCR0.IOVCR0_field    */
/* Source filename: pub_lpddr4.csr, line: 1166                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR0_IOVCR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR0_IOVCR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR0_IOVCR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR0_IOVCR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR0_IOVCR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR0_IOVCR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR0_IOVCR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR0_IOVCR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR0_IOVCR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::IOVCR1                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::IOVCR1            */
/* Source filename: pub_lpddr4.csr, line: 1172                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::IOVCR1.IOVCR1_field    */
/* Source filename: pub_lpddr4.csr, line: 1175                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR1_IOVCR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR1_IOVCR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR1_IOVCR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR1_IOVCR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR1_IOVCR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR1_IOVCR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR1_IOVCR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR1_IOVCR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_IOVCR1_IOVCR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::VTCR0                 */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::VTCR0             */
/* Source filename: pub_lpddr4.csr, line: 1181                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::VTCR0.VTCR0_field      */
/* Source filename: pub_lpddr4.csr, line: 1184                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR0_VTCR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR0_VTCR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR0_VTCR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR0_VTCR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR0_VTCR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR0_VTCR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR0_VTCR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR0_VTCR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR0_VTCR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::VTCR1                 */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::VTCR1             */
/* Source filename: pub_lpddr4.csr, line: 1190                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::VTCR1.VTCR1_field      */
/* Source filename: pub_lpddr4.csr, line: 1193                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR1_VTCR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR1_VTCR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR1_VTCR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR1_VTCR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR1_VTCR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR1_VTCR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR1_VTCR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR1_VTCR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_VTCR1_VTCR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR0               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR0           */
/* Source filename: pub_lpddr4.csr, line: 1199                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR0.ACBDLR0_field  */
/* Source filename: pub_lpddr4.csr, line: 1202                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR0_ACBDLR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR0_ACBDLR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR0_ACBDLR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR0_ACBDLR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR0_ACBDLR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR0_ACBDLR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR0_ACBDLR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR0_ACBDLR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR0_ACBDLR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR1               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR1           */
/* Source filename: pub_lpddr4.csr, line: 1208                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR1.ACBDLR1_field  */
/* Source filename: pub_lpddr4.csr, line: 1211                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR1_ACBDLR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR1_ACBDLR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR1_ACBDLR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR1_ACBDLR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR1_ACBDLR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR1_ACBDLR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR1_ACBDLR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR1_ACBDLR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR1_ACBDLR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR2               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR2           */
/* Source filename: pub_lpddr4.csr, line: 1217                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR2.ACBDLR2_field  */
/* Source filename: pub_lpddr4.csr, line: 1220                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR2_ACBDLR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR2_ACBDLR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR2_ACBDLR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR2_ACBDLR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR2_ACBDLR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR2_ACBDLR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR2_ACBDLR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR2_ACBDLR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR2_ACBDLR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR3               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR3           */
/* Source filename: pub_lpddr4.csr, line: 1226                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR3.ACBDLR3_field  */
/* Source filename: pub_lpddr4.csr, line: 1229                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR3_ACBDLR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR3_ACBDLR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR3_ACBDLR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR3_ACBDLR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR3_ACBDLR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR3_ACBDLR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR3_ACBDLR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR3_ACBDLR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR3_ACBDLR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR4               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR4           */
/* Source filename: pub_lpddr4.csr, line: 1235                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR4.ACBDLR4_field  */
/* Source filename: pub_lpddr4.csr, line: 1238                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR4_ACBDLR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR4_ACBDLR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR4_ACBDLR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR4_ACBDLR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR4_ACBDLR4_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR4_ACBDLR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR4_ACBDLR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR4_ACBDLR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR4_ACBDLR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR5               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR5           */
/* Source filename: pub_lpddr4.csr, line: 1244                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR5.ACBDLR5_field  */
/* Source filename: pub_lpddr4.csr, line: 1247                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR5_ACBDLR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR5_ACBDLR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR5_ACBDLR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR5_ACBDLR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR5_ACBDLR5_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR5_ACBDLR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR5_ACBDLR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR5_ACBDLR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR5_ACBDLR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR6               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR6           */
/* Source filename: pub_lpddr4.csr, line: 1253                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR6.ACBDLR6_field  */
/* Source filename: pub_lpddr4.csr, line: 1256                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR6_ACBDLR6_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR6_ACBDLR6_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR6_ACBDLR6_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR6_ACBDLR6_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR6_ACBDLR6_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR6_ACBDLR6_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR6_ACBDLR6_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR6_ACBDLR6_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR6_ACBDLR6_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR7               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR7           */
/* Source filename: pub_lpddr4.csr, line: 1262                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR7.ACBDLR7_field  */
/* Source filename: pub_lpddr4.csr, line: 1265                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR7_ACBDLR7_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR7_ACBDLR7_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR7_ACBDLR7_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR7_ACBDLR7_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR7_ACBDLR7_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR7_ACBDLR7_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR7_ACBDLR7_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR7_ACBDLR7_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR7_ACBDLR7_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR8               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR8           */
/* Source filename: pub_lpddr4.csr, line: 1271                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR8.ACBDLR8_field  */
/* Source filename: pub_lpddr4.csr, line: 1274                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR8_ACBDLR8_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR8_ACBDLR8_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR8_ACBDLR8_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR8_ACBDLR8_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR8_ACBDLR8_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR8_ACBDLR8_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR8_ACBDLR8_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR8_ACBDLR8_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR8_ACBDLR8_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR9               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR9           */
/* Source filename: pub_lpddr4.csr, line: 1280                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR9.ACBDLR9_field  */
/* Source filename: pub_lpddr4.csr, line: 1283                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR9_ACBDLR9_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR9_ACBDLR9_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR9_ACBDLR9_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR9_ACBDLR9_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR9_ACBDLR9_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR9_ACBDLR9_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR9_ACBDLR9_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR9_ACBDLR9_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR9_ACBDLR9_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR10              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR10          */
/* Source filename: pub_lpddr4.csr, line: 1289                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR10.ACBDLR10_field */
/* Source filename: pub_lpddr4.csr, line: 1292                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR10_ACBDLR10_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR10_ACBDLR10_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR10_ACBDLR10_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR10_ACBDLR10_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR10_ACBDLR10_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR10_ACBDLR10_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR10_ACBDLR10_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR10_ACBDLR10_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR10_ACBDLR10_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR11              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR11          */
/* Source filename: pub_lpddr4.csr, line: 1298                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR11.ACBDLR11_field */
/* Source filename: pub_lpddr4.csr, line: 1301                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR11_ACBDLR11_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR11_ACBDLR11_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR11_ACBDLR11_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR11_ACBDLR11_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR11_ACBDLR11_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR11_ACBDLR11_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR11_ACBDLR11_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR11_ACBDLR11_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR11_ACBDLR11_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR12              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR12          */
/* Source filename: pub_lpddr4.csr, line: 1307                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR12.ACBDLR12_field */
/* Source filename: pub_lpddr4.csr, line: 1310                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR12_ACBDLR12_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR12_ACBDLR12_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR12_ACBDLR12_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR12_ACBDLR12_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR12_ACBDLR12_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR12_ACBDLR12_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR12_ACBDLR12_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR12_ACBDLR12_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR12_ACBDLR12_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR13              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR13          */
/* Source filename: pub_lpddr4.csr, line: 1316                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR13.ACBDLR13_field */
/* Source filename: pub_lpddr4.csr, line: 1319                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR13_ACBDLR13_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR13_ACBDLR13_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR13_ACBDLR13_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR13_ACBDLR13_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR13_ACBDLR13_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR13_ACBDLR13_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR13_ACBDLR13_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR13_ACBDLR13_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR13_ACBDLR13_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR14              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR14          */
/* Source filename: pub_lpddr4.csr, line: 1325                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR14.ACBDLR14_field */
/* Source filename: pub_lpddr4.csr, line: 1328                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR14_ACBDLR14_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR14_ACBDLR14_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR14_ACBDLR14_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR14_ACBDLR14_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR14_ACBDLR14_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR14_ACBDLR14_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR14_ACBDLR14_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR14_ACBDLR14_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR14_ACBDLR14_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR15              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR15          */
/* Source filename: pub_lpddr4.csr, line: 1334                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR15.ACBDLR15_field */
/* Source filename: pub_lpddr4.csr, line: 1337                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR15_ACBDLR15_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR15_ACBDLR15_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR15_ACBDLR15_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR15_ACBDLR15_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR15_ACBDLR15_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR15_ACBDLR15_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR15_ACBDLR15_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR15_ACBDLR15_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR15_ACBDLR15_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR16              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR16          */
/* Source filename: pub_lpddr4.csr, line: 1343                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACBDLR16.ACBDLR16_field */
/* Source filename: pub_lpddr4.csr, line: 1346                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR16_ACBDLR16_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR16_ACBDLR16_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR16_ACBDLR16_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR16_ACBDLR16_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR16_ACBDLR16_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR16_ACBDLR16_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR16_ACBDLR16_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR16_ACBDLR16_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACBDLR16_ACBDLR16_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACLCDLR               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACLCDLR           */
/* Source filename: pub_lpddr4.csr, line: 1352                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACLCDLR.ACLCDLR_field  */
/* Source filename: pub_lpddr4.csr, line: 1355                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACLCDLR_ACLCDLR_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACLCDLR_ACLCDLR_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACLCDLR_ACLCDLR_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACLCDLR_ACLCDLR_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACLCDLR_ACLCDLR_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACLCDLR_ACLCDLR_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACLCDLR_ACLCDLR_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACLCDLR_ACLCDLR_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACLCDLR_ACLCDLR_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACMDLR0               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACMDLR0           */
/* Source filename: pub_lpddr4.csr, line: 1361                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACMDLR0.ACMDLR0_field  */
/* Source filename: pub_lpddr4.csr, line: 1364                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR0_ACMDLR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR0_ACMDLR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR0_ACMDLR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR0_ACMDLR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR0_ACMDLR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR0_ACMDLR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR0_ACMDLR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR0_ACMDLR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR0_ACMDLR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACMDLR1               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACMDLR1           */
/* Source filename: pub_lpddr4.csr, line: 1370                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ACMDLR1.ACMDLR1_field  */
/* Source filename: pub_lpddr4.csr, line: 1373                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR1_ACMDLR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR1_ACMDLR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR1_ACMDLR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR1_ACMDLR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR1_ACMDLR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR1_ACMDLR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR1_ACMDLR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR1_ACMDLR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ACMDLR1_ACMDLR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQCR                  */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQCR              */
/* Source filename: pub_lpddr4.csr, line: 1379                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQCR.ZQCR_field        */
/* Source filename: pub_lpddr4.csr, line: 1382                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQCR_ZQCR_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQCR_ZQCR_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQCR_ZQCR_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQCR_ZQCR_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQCR_ZQCR_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQCR_ZQCR_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQCR_ZQCR_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQCR_ZQCR_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQCR_ZQCR_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ0PR0                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ0PR0            */
/* Source filename: pub_lpddr4.csr, line: 1388                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ0PR0.ZQ0PR0_field    */
/* Source filename: pub_lpddr4.csr, line: 1391                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR0_ZQ0PR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR0_ZQ0PR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR0_ZQ0PR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR0_ZQ0PR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR0_ZQ0PR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR0_ZQ0PR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR0_ZQ0PR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR0_ZQ0PR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR0_ZQ0PR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ0PR1                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ0PR1            */
/* Source filename: pub_lpddr4.csr, line: 1397                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ0PR1.ZQ0PR1_field    */
/* Source filename: pub_lpddr4.csr, line: 1400                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR1_ZQ0PR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR1_ZQ0PR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR1_ZQ0PR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR1_ZQ0PR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR1_ZQ0PR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR1_ZQ0PR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR1_ZQ0PR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR1_ZQ0PR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0PR1_ZQ0PR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ0DR0                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ0DR0            */
/* Source filename: pub_lpddr4.csr, line: 1406                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ0DR0.ZQ0DR0_field    */
/* Source filename: pub_lpddr4.csr, line: 1410                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR0_ZQ0DR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR0_ZQ0DR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR0_ZQ0DR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR0_ZQ0DR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR0_ZQ0DR0_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR0_ZQ0DR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR0_ZQ0DR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR0_ZQ0DR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR0_ZQ0DR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ0DR1                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ0DR1            */
/* Source filename: pub_lpddr4.csr, line: 1416                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ0DR1.ZQ0DR1_field    */
/* Source filename: pub_lpddr4.csr, line: 1420                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR1_ZQ0DR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR1_ZQ0DR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR1_ZQ0DR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR1_ZQ0DR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR1_ZQ0DR1_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR1_ZQ0DR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR1_ZQ0DR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR1_ZQ0DR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0DR1_ZQ0DR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ0OR0                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ0OR0            */
/* Source filename: pub_lpddr4.csr, line: 1426                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ0OR0.ZQ0OR0_field    */
/* Source filename: pub_lpddr4.csr, line: 1430                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR0_ZQ0OR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR0_ZQ0OR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR0_ZQ0OR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR0_ZQ0OR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR0_ZQ0OR0_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR0_ZQ0OR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR0_ZQ0OR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR0_ZQ0OR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR0_ZQ0OR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ0OR1                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ0OR1            */
/* Source filename: pub_lpddr4.csr, line: 1436                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ0OR1.ZQ0OR1_field    */
/* Source filename: pub_lpddr4.csr, line: 1440                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR1_ZQ0OR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR1_ZQ0OR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR1_ZQ0OR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR1_ZQ0OR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR1_ZQ0OR1_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR1_ZQ0OR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR1_ZQ0OR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR1_ZQ0OR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0OR1_ZQ0OR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ0SR                 */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ0SR             */
/* Source filename: pub_lpddr4.csr, line: 1446                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ0SR.ZQ0SR_field      */
/* Source filename: pub_lpddr4.csr, line: 1450                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0SR_ZQ0SR_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0SR_ZQ0SR_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0SR_ZQ0SR_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0SR_ZQ0SR_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0SR_ZQ0SR_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0SR_ZQ0SR_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0SR_ZQ0SR_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0SR_ZQ0SR_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ0SR_ZQ0SR_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ1PR0                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ1PR0            */
/* Source filename: pub_lpddr4.csr, line: 1456                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ1PR0.ZQ1PR0_field    */
/* Source filename: pub_lpddr4.csr, line: 1459                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR0_ZQ1PR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR0_ZQ1PR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR0_ZQ1PR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR0_ZQ1PR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR0_ZQ1PR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR0_ZQ1PR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR0_ZQ1PR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR0_ZQ1PR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR0_ZQ1PR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ1PR1                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ1PR1            */
/* Source filename: pub_lpddr4.csr, line: 1465                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ1PR1.ZQ1PR1_field    */
/* Source filename: pub_lpddr4.csr, line: 1468                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR1_ZQ1PR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR1_ZQ1PR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR1_ZQ1PR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR1_ZQ1PR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR1_ZQ1PR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR1_ZQ1PR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR1_ZQ1PR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR1_ZQ1PR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1PR1_ZQ1PR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ1DR0                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ1DR0            */
/* Source filename: pub_lpddr4.csr, line: 1474                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ1DR0.ZQ1DR0_field    */
/* Source filename: pub_lpddr4.csr, line: 1478                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR0_ZQ1DR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR0_ZQ1DR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR0_ZQ1DR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR0_ZQ1DR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR0_ZQ1DR0_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR0_ZQ1DR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR0_ZQ1DR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR0_ZQ1DR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR0_ZQ1DR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ1DR1                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ1DR1            */
/* Source filename: pub_lpddr4.csr, line: 1484                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ1DR1.ZQ1DR1_field    */
/* Source filename: pub_lpddr4.csr, line: 1488                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR1_ZQ1DR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR1_ZQ1DR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR1_ZQ1DR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR1_ZQ1DR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR1_ZQ1DR1_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR1_ZQ1DR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR1_ZQ1DR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR1_ZQ1DR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1DR1_ZQ1DR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ1OR0                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ1OR0            */
/* Source filename: pub_lpddr4.csr, line: 1494                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ1OR0.ZQ1OR0_field    */
/* Source filename: pub_lpddr4.csr, line: 1498                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR0_ZQ1OR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR0_ZQ1OR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR0_ZQ1OR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR0_ZQ1OR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR0_ZQ1OR0_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR0_ZQ1OR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR0_ZQ1OR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR0_ZQ1OR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR0_ZQ1OR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ1OR1                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ1OR1            */
/* Source filename: pub_lpddr4.csr, line: 1504                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ1OR1.ZQ1OR1_field    */
/* Source filename: pub_lpddr4.csr, line: 1508                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR1_ZQ1OR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR1_ZQ1OR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR1_ZQ1OR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR1_ZQ1OR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR1_ZQ1OR1_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR1_ZQ1OR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR1_ZQ1OR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR1_ZQ1OR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1OR1_ZQ1OR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ1SR                 */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ1SR             */
/* Source filename: pub_lpddr4.csr, line: 1514                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ1SR.ZQ1SR_field      */
/* Source filename: pub_lpddr4.csr, line: 1518                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1SR_ZQ1SR_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1SR_ZQ1SR_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1SR_ZQ1SR_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1SR_ZQ1SR_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1SR_ZQ1SR_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1SR_ZQ1SR_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1SR_ZQ1SR_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1SR_ZQ1SR_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ1SR_ZQ1SR_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ2PR0                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ2PR0            */
/* Source filename: pub_lpddr4.csr, line: 1524                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ2PR0.ZQ2PR0_field    */
/* Source filename: pub_lpddr4.csr, line: 1527                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR0_ZQ2PR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR0_ZQ2PR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR0_ZQ2PR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR0_ZQ2PR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR0_ZQ2PR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR0_ZQ2PR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR0_ZQ2PR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR0_ZQ2PR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR0_ZQ2PR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ2PR1                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ2PR1            */
/* Source filename: pub_lpddr4.csr, line: 1533                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ2PR1.ZQ2PR1_field    */
/* Source filename: pub_lpddr4.csr, line: 1536                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR1_ZQ2PR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR1_ZQ2PR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR1_ZQ2PR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR1_ZQ2PR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR1_ZQ2PR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR1_ZQ2PR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR1_ZQ2PR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR1_ZQ2PR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2PR1_ZQ2PR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ2DR0                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ2DR0            */
/* Source filename: pub_lpddr4.csr, line: 1542                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ2DR0.ZQ2DR0_field    */
/* Source filename: pub_lpddr4.csr, line: 1546                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR0_ZQ2DR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR0_ZQ2DR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR0_ZQ2DR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR0_ZQ2DR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR0_ZQ2DR0_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR0_ZQ2DR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR0_ZQ2DR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR0_ZQ2DR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR0_ZQ2DR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ2DR1                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ2DR1            */
/* Source filename: pub_lpddr4.csr, line: 1552                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ2DR1.ZQ2DR1_field    */
/* Source filename: pub_lpddr4.csr, line: 1556                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR1_ZQ2DR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR1_ZQ2DR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR1_ZQ2DR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR1_ZQ2DR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR1_ZQ2DR1_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR1_ZQ2DR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR1_ZQ2DR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR1_ZQ2DR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2DR1_ZQ2DR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ2OR0                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ2OR0            */
/* Source filename: pub_lpddr4.csr, line: 1562                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ2OR0.ZQ2OR0_field    */
/* Source filename: pub_lpddr4.csr, line: 1566                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR0_ZQ2OR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR0_ZQ2OR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR0_ZQ2OR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR0_ZQ2OR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR0_ZQ2OR0_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR0_ZQ2OR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR0_ZQ2OR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR0_ZQ2OR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR0_ZQ2OR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ2OR1                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ2OR1            */
/* Source filename: pub_lpddr4.csr, line: 1572                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ2OR1.ZQ2OR1_field    */
/* Source filename: pub_lpddr4.csr, line: 1576                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR1_ZQ2OR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR1_ZQ2OR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR1_ZQ2OR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR1_ZQ2OR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR1_ZQ2OR1_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR1_ZQ2OR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR1_ZQ2OR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR1_ZQ2OR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2OR1_ZQ2OR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ2SR                 */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ2SR             */
/* Source filename: pub_lpddr4.csr, line: 1582                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ2SR.ZQ2SR_field      */
/* Source filename: pub_lpddr4.csr, line: 1586                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2SR_ZQ2SR_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2SR_ZQ2SR_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2SR_ZQ2SR_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2SR_ZQ2SR_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2SR_ZQ2SR_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2SR_ZQ2SR_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2SR_ZQ2SR_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2SR_ZQ2SR_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ2SR_ZQ2SR_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ3PR0                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ3PR0            */
/* Source filename: pub_lpddr4.csr, line: 1592                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ3PR0.ZQ3PR0_field    */
/* Source filename: pub_lpddr4.csr, line: 1595                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR0_ZQ3PR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR0_ZQ3PR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR0_ZQ3PR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR0_ZQ3PR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR0_ZQ3PR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR0_ZQ3PR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR0_ZQ3PR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR0_ZQ3PR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR0_ZQ3PR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ3PR1                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ3PR1            */
/* Source filename: pub_lpddr4.csr, line: 1601                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ3PR1.ZQ3PR1_field    */
/* Source filename: pub_lpddr4.csr, line: 1604                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR1_ZQ3PR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR1_ZQ3PR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR1_ZQ3PR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR1_ZQ3PR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR1_ZQ3PR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR1_ZQ3PR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR1_ZQ3PR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR1_ZQ3PR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3PR1_ZQ3PR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ3DR0                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ3DR0            */
/* Source filename: pub_lpddr4.csr, line: 1610                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ3DR0.ZQ3DR0_field    */
/* Source filename: pub_lpddr4.csr, line: 1614                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR0_ZQ3DR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR0_ZQ3DR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR0_ZQ3DR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR0_ZQ3DR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR0_ZQ3DR0_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR0_ZQ3DR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR0_ZQ3DR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR0_ZQ3DR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR0_ZQ3DR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ3DR1                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ3DR1            */
/* Source filename: pub_lpddr4.csr, line: 1620                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ3DR1.ZQ3DR1_field    */
/* Source filename: pub_lpddr4.csr, line: 1624                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR1_ZQ3DR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR1_ZQ3DR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR1_ZQ3DR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR1_ZQ3DR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR1_ZQ3DR1_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR1_ZQ3DR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR1_ZQ3DR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR1_ZQ3DR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3DR1_ZQ3DR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ3OR0                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ3OR0            */
/* Source filename: pub_lpddr4.csr, line: 1630                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ3OR0.ZQ3OR0_field    */
/* Source filename: pub_lpddr4.csr, line: 1634                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR0_ZQ3OR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR0_ZQ3OR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR0_ZQ3OR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR0_ZQ3OR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR0_ZQ3OR0_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR0_ZQ3OR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR0_ZQ3OR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR0_ZQ3OR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR0_ZQ3OR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ3OR1                */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ3OR1            */
/* Source filename: pub_lpddr4.csr, line: 1640                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ3OR1.ZQ3OR1_field    */
/* Source filename: pub_lpddr4.csr, line: 1644                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR1_ZQ3OR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR1_ZQ3OR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR1_ZQ3OR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR1_ZQ3OR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR1_ZQ3OR1_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR1_ZQ3OR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR1_ZQ3OR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR1_ZQ3OR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3OR1_ZQ3OR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ3SR                 */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ3SR             */
/* Source filename: pub_lpddr4.csr, line: 1650                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::ZQ3SR.ZQ3SR_field      */
/* Source filename: pub_lpddr4.csr, line: 1654                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3SR_ZQ3SR_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3SR_ZQ3SR_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3SR_ZQ3SR_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3SR_ZQ3SR_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3SR_ZQ3SR_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3SR_ZQ3SR_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3SR_ZQ3SR_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3SR_ZQ3SR_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_ZQ3SR_ZQ3SR_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR0               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR0           */
/* Source filename: pub_lpddr4.csr, line: 1660                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR0.DX0GCR0_field  */
/* Source filename: pub_lpddr4.csr, line: 1663                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR0_DX0GCR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR0_DX0GCR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR0_DX0GCR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR0_DX0GCR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR0_DX0GCR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR0_DX0GCR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR0_DX0GCR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR0_DX0GCR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR0_DX0GCR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR1               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR1           */
/* Source filename: pub_lpddr4.csr, line: 1669                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR1.DX0GCR1_field  */
/* Source filename: pub_lpddr4.csr, line: 1672                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR1_DX0GCR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR1_DX0GCR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR1_DX0GCR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR1_DX0GCR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR1_DX0GCR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR1_DX0GCR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR1_DX0GCR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR1_DX0GCR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR1_DX0GCR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR2               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR2           */
/* Source filename: pub_lpddr4.csr, line: 1678                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR2.DX0GCR2_field  */
/* Source filename: pub_lpddr4.csr, line: 1681                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR2_DX0GCR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR2_DX0GCR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR2_DX0GCR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR2_DX0GCR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR2_DX0GCR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR2_DX0GCR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR2_DX0GCR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR2_DX0GCR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR2_DX0GCR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR3               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR3           */
/* Source filename: pub_lpddr4.csr, line: 1687                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR3.DX0GCR3_field  */
/* Source filename: pub_lpddr4.csr, line: 1690                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR3_DX0GCR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR3_DX0GCR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR3_DX0GCR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR3_DX0GCR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR3_DX0GCR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR3_DX0GCR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR3_DX0GCR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR3_DX0GCR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR3_DX0GCR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR4               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR4           */
/* Source filename: pub_lpddr4.csr, line: 1696                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR4.DX0GCR4_field  */
/* Source filename: pub_lpddr4.csr, line: 1699                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR4_DX0GCR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR4_DX0GCR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR4_DX0GCR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR4_DX0GCR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR4_DX0GCR4_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR4_DX0GCR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR4_DX0GCR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR4_DX0GCR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR4_DX0GCR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR5               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR5           */
/* Source filename: pub_lpddr4.csr, line: 1705                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR5.DX0GCR5_field  */
/* Source filename: pub_lpddr4.csr, line: 1708                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR5_DX0GCR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR5_DX0GCR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR5_DX0GCR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR5_DX0GCR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR5_DX0GCR5_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR5_DX0GCR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR5_DX0GCR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR5_DX0GCR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR5_DX0GCR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR6               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR6           */
/* Source filename: pub_lpddr4.csr, line: 1714                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR6.DX0GCR6_field  */
/* Source filename: pub_lpddr4.csr, line: 1717                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR6_DX0GCR6_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR6_DX0GCR6_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR6_DX0GCR6_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR6_DX0GCR6_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR6_DX0GCR6_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR6_DX0GCR6_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR6_DX0GCR6_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR6_DX0GCR6_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR6_DX0GCR6_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR7               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR7           */
/* Source filename: pub_lpddr4.csr, line: 1723                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR7.DX0GCR7_field  */
/* Source filename: pub_lpddr4.csr, line: 1726                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR7_DX0GCR7_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR7_DX0GCR7_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR7_DX0GCR7_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR7_DX0GCR7_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR7_DX0GCR7_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR7_DX0GCR7_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR7_DX0GCR7_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR7_DX0GCR7_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR7_DX0GCR7_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR8               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR8           */
/* Source filename: pub_lpddr4.csr, line: 1732                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR8.DX0GCR8_field  */
/* Source filename: pub_lpddr4.csr, line: 1735                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR8_DX0GCR8_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR8_DX0GCR8_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR8_DX0GCR8_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR8_DX0GCR8_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR8_DX0GCR8_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR8_DX0GCR8_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR8_DX0GCR8_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR8_DX0GCR8_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR8_DX0GCR8_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR9               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR9           */
/* Source filename: pub_lpddr4.csr, line: 1741                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GCR9.DX0GCR9_field  */
/* Source filename: pub_lpddr4.csr, line: 1744                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR9_DX0GCR9_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR9_DX0GCR9_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR9_DX0GCR9_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR9_DX0GCR9_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR9_DX0GCR9_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR9_DX0GCR9_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR9_DX0GCR9_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR9_DX0GCR9_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GCR9_DX0GCR9_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0BDLR0              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0BDLR0          */
/* Source filename: pub_lpddr4.csr, line: 1750                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0BDLR0.DX0BDLR0_field */
/* Source filename: pub_lpddr4.csr, line: 1753                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR0_DX0BDLR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR0_DX0BDLR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR0_DX0BDLR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR0_DX0BDLR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR0_DX0BDLR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR0_DX0BDLR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR0_DX0BDLR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR0_DX0BDLR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR0_DX0BDLR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0BDLR1              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0BDLR1          */
/* Source filename: pub_lpddr4.csr, line: 1759                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0BDLR1.DX0BDLR1_field */
/* Source filename: pub_lpddr4.csr, line: 1762                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR1_DX0BDLR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR1_DX0BDLR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR1_DX0BDLR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR1_DX0BDLR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR1_DX0BDLR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR1_DX0BDLR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR1_DX0BDLR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR1_DX0BDLR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR1_DX0BDLR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0BDLR2              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0BDLR2          */
/* Source filename: pub_lpddr4.csr, line: 1768                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0BDLR2.DX0BDLR2_field */
/* Source filename: pub_lpddr4.csr, line: 1771                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR2_DX0BDLR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR2_DX0BDLR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR2_DX0BDLR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR2_DX0BDLR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR2_DX0BDLR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR2_DX0BDLR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR2_DX0BDLR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR2_DX0BDLR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR2_DX0BDLR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0BDLR3              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0BDLR3          */
/* Source filename: pub_lpddr4.csr, line: 1777                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0BDLR3.DX0BDLR3_field */
/* Source filename: pub_lpddr4.csr, line: 1780                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR3_DX0BDLR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR3_DX0BDLR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR3_DX0BDLR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR3_DX0BDLR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR3_DX0BDLR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR3_DX0BDLR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR3_DX0BDLR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR3_DX0BDLR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR3_DX0BDLR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0BDLR4              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0BDLR4          */
/* Source filename: pub_lpddr4.csr, line: 1786                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0BDLR4.DX0BDLR4_field */
/* Source filename: pub_lpddr4.csr, line: 1789                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR4_DX0BDLR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR4_DX0BDLR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR4_DX0BDLR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR4_DX0BDLR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR4_DX0BDLR4_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR4_DX0BDLR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR4_DX0BDLR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR4_DX0BDLR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR4_DX0BDLR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0BDLR5              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0BDLR5          */
/* Source filename: pub_lpddr4.csr, line: 1795                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0BDLR5.DX0BDLR5_field */
/* Source filename: pub_lpddr4.csr, line: 1798                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR5_DX0BDLR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR5_DX0BDLR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR5_DX0BDLR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR5_DX0BDLR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR5_DX0BDLR5_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR5_DX0BDLR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR5_DX0BDLR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR5_DX0BDLR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR5_DX0BDLR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0BDLR6              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0BDLR6          */
/* Source filename: pub_lpddr4.csr, line: 1804                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0BDLR6.DX0BDLR6_field */
/* Source filename: pub_lpddr4.csr, line: 1807                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR6_DX0BDLR6_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR6_DX0BDLR6_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR6_DX0BDLR6_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR6_DX0BDLR6_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR6_DX0BDLR6_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR6_DX0BDLR6_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR6_DX0BDLR6_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR6_DX0BDLR6_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0BDLR6_DX0BDLR6_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0LCDLR0             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0LCDLR0         */
/* Source filename: pub_lpddr4.csr, line: 1813                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0LCDLR0.DX0LCDLR0_field */
/* Source filename: pub_lpddr4.csr, line: 1816                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR0_DX0LCDLR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR0_DX0LCDLR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR0_DX0LCDLR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR0_DX0LCDLR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR0_DX0LCDLR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR0_DX0LCDLR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR0_DX0LCDLR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR0_DX0LCDLR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR0_DX0LCDLR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0LCDLR1             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0LCDLR1         */
/* Source filename: pub_lpddr4.csr, line: 1822                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0LCDLR1.DX0LCDLR1_field */
/* Source filename: pub_lpddr4.csr, line: 1825                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR1_DX0LCDLR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR1_DX0LCDLR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR1_DX0LCDLR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR1_DX0LCDLR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR1_DX0LCDLR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR1_DX0LCDLR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR1_DX0LCDLR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR1_DX0LCDLR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR1_DX0LCDLR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0LCDLR2             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0LCDLR2         */
/* Source filename: pub_lpddr4.csr, line: 1831                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0LCDLR2.DX0LCDLR2_field */
/* Source filename: pub_lpddr4.csr, line: 1834                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR2_DX0LCDLR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR2_DX0LCDLR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR2_DX0LCDLR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR2_DX0LCDLR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR2_DX0LCDLR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR2_DX0LCDLR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR2_DX0LCDLR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR2_DX0LCDLR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR2_DX0LCDLR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0LCDLR3             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0LCDLR3         */
/* Source filename: pub_lpddr4.csr, line: 1840                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0LCDLR3.DX0LCDLR3_field */
/* Source filename: pub_lpddr4.csr, line: 1843                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR3_DX0LCDLR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR3_DX0LCDLR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR3_DX0LCDLR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR3_DX0LCDLR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR3_DX0LCDLR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR3_DX0LCDLR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR3_DX0LCDLR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR3_DX0LCDLR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR3_DX0LCDLR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0LCDLR4             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0LCDLR4         */
/* Source filename: pub_lpddr4.csr, line: 1849                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0LCDLR4.DX0LCDLR4_field */
/* Source filename: pub_lpddr4.csr, line: 1852                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR4_DX0LCDLR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR4_DX0LCDLR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR4_DX0LCDLR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR4_DX0LCDLR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR4_DX0LCDLR4_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR4_DX0LCDLR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR4_DX0LCDLR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR4_DX0LCDLR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR4_DX0LCDLR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0LCDLR5             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0LCDLR5         */
/* Source filename: pub_lpddr4.csr, line: 1858                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0LCDLR5.DX0LCDLR5_field */
/* Source filename: pub_lpddr4.csr, line: 1861                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR5_DX0LCDLR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR5_DX0LCDLR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR5_DX0LCDLR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR5_DX0LCDLR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR5_DX0LCDLR5_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR5_DX0LCDLR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR5_DX0LCDLR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR5_DX0LCDLR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0LCDLR5_DX0LCDLR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0MDLR0              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0MDLR0          */
/* Source filename: pub_lpddr4.csr, line: 1867                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0MDLR0.DX0MDLR0_field */
/* Source filename: pub_lpddr4.csr, line: 1870                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR0_DX0MDLR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR0_DX0MDLR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR0_DX0MDLR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR0_DX0MDLR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR0_DX0MDLR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR0_DX0MDLR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR0_DX0MDLR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR0_DX0MDLR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR0_DX0MDLR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0MDLR1              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0MDLR1          */
/* Source filename: pub_lpddr4.csr, line: 1876                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0MDLR1.DX0MDLR1_field */
/* Source filename: pub_lpddr4.csr, line: 1879                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR1_DX0MDLR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR1_DX0MDLR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR1_DX0MDLR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR1_DX0MDLR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR1_DX0MDLR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR1_DX0MDLR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR1_DX0MDLR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR1_DX0MDLR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0MDLR1_DX0MDLR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GTR0               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GTR0           */
/* Source filename: pub_lpddr4.csr, line: 1885                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GTR0.DX0GTR0_field  */
/* Source filename: pub_lpddr4.csr, line: 1888                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR0_DX0GTR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR0_DX0GTR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR0_DX0GTR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR0_DX0GTR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR0_DX0GTR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR0_DX0GTR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR0_DX0GTR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR0_DX0GTR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR0_DX0GTR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GTR1               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GTR1           */
/* Source filename: pub_lpddr4.csr, line: 1894                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GTR1.DX0GTR1_field  */
/* Source filename: pub_lpddr4.csr, line: 1897                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR1_DX0GTR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR1_DX0GTR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR1_DX0GTR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR1_DX0GTR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR1_DX0GTR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR1_DX0GTR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR1_DX0GTR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR1_DX0GTR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR1_DX0GTR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GTR2               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GTR2           */
/* Source filename: pub_lpddr4.csr, line: 1903                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GTR2.DX0GTR2_field  */
/* Source filename: pub_lpddr4.csr, line: 1906                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR2_DX0GTR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR2_DX0GTR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR2_DX0GTR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR2_DX0GTR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR2_DX0GTR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR2_DX0GTR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR2_DX0GTR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR2_DX0GTR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR2_DX0GTR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GTR3               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GTR3           */
/* Source filename: pub_lpddr4.csr, line: 1912                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GTR3.DX0GTR3_field  */
/* Source filename: pub_lpddr4.csr, line: 1915                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR3_DX0GTR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR3_DX0GTR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR3_DX0GTR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR3_DX0GTR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR3_DX0GTR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR3_DX0GTR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR3_DX0GTR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR3_DX0GTR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GTR3_DX0GTR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0RSR0               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0RSR0           */
/* Source filename: pub_lpddr4.csr, line: 1921                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0RSR0.DX0RSR0_field  */
/* Source filename: pub_lpddr4.csr, line: 1925                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR0_DX0RSR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR0_DX0RSR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR0_DX0RSR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR0_DX0RSR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR0_DX0RSR0_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR0_DX0RSR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR0_DX0RSR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR0_DX0RSR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR0_DX0RSR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0RSR1               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0RSR1           */
/* Source filename: pub_lpddr4.csr, line: 1931                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0RSR1.DX0RSR1_field  */
/* Source filename: pub_lpddr4.csr, line: 1935                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR1_DX0RSR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR1_DX0RSR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR1_DX0RSR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR1_DX0RSR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR1_DX0RSR1_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR1_DX0RSR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR1_DX0RSR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR1_DX0RSR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR1_DX0RSR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0RSR2               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0RSR2           */
/* Source filename: pub_lpddr4.csr, line: 1941                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0RSR2.DX0RSR2_field  */
/* Source filename: pub_lpddr4.csr, line: 1945                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR2_DX0RSR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR2_DX0RSR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR2_DX0RSR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR2_DX0RSR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR2_DX0RSR2_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR2_DX0RSR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR2_DX0RSR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR2_DX0RSR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR2_DX0RSR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0RSR3               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0RSR3           */
/* Source filename: pub_lpddr4.csr, line: 1951                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0RSR3.DX0RSR3_field  */
/* Source filename: pub_lpddr4.csr, line: 1955                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR3_DX0RSR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR3_DX0RSR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR3_DX0RSR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR3_DX0RSR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR3_DX0RSR3_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR3_DX0RSR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR3_DX0RSR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR3_DX0RSR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0RSR3_DX0RSR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GSR0               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GSR0           */
/* Source filename: pub_lpddr4.csr, line: 1961                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GSR0.DX0GSR0_field  */
/* Source filename: pub_lpddr4.csr, line: 1965                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR0_DX0GSR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR0_DX0GSR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR0_DX0GSR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR0_DX0GSR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR0_DX0GSR0_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR0_DX0GSR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR0_DX0GSR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR0_DX0GSR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR0_DX0GSR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GSR1               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GSR1           */
/* Source filename: pub_lpddr4.csr, line: 1971                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GSR1.DX0GSR1_field  */
/* Source filename: pub_lpddr4.csr, line: 1975                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR1_DX0GSR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR1_DX0GSR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR1_DX0GSR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR1_DX0GSR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR1_DX0GSR1_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR1_DX0GSR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR1_DX0GSR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR1_DX0GSR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR1_DX0GSR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GSR2               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GSR2           */
/* Source filename: pub_lpddr4.csr, line: 1981                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GSR2.DX0GSR2_field  */
/* Source filename: pub_lpddr4.csr, line: 1985                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR2_DX0GSR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR2_DX0GSR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR2_DX0GSR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR2_DX0GSR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR2_DX0GSR2_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR2_DX0GSR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR2_DX0GSR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR2_DX0GSR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR2_DX0GSR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GSR3               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GSR3           */
/* Source filename: pub_lpddr4.csr, line: 1991                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GSR3.DX0GSR3_field  */
/* Source filename: pub_lpddr4.csr, line: 1995                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR3_DX0GSR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR3_DX0GSR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR3_DX0GSR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR3_DX0GSR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR3_DX0GSR3_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR3_DX0GSR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR3_DX0GSR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR3_DX0GSR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR3_DX0GSR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GSR4               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GSR4           */
/* Source filename: pub_lpddr4.csr, line: 2001                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GSR4.DX0GSR4_field  */
/* Source filename: pub_lpddr4.csr, line: 2005                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR4_DX0GSR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR4_DX0GSR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR4_DX0GSR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR4_DX0GSR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR4_DX0GSR4_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR4_DX0GSR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR4_DX0GSR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR4_DX0GSR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR4_DX0GSR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GSR5               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GSR5           */
/* Source filename: pub_lpddr4.csr, line: 2011                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GSR5.DX0GSR5_field  */
/* Source filename: pub_lpddr4.csr, line: 2015                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR5_DX0GSR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR5_DX0GSR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR5_DX0GSR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR5_DX0GSR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR5_DX0GSR5_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR5_DX0GSR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR5_DX0GSR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR5_DX0GSR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR5_DX0GSR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GSR6               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GSR6           */
/* Source filename: pub_lpddr4.csr, line: 2021                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX0GSR6.DX0GSR6_field  */
/* Source filename: pub_lpddr4.csr, line: 2025                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR6_DX0GSR6_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR6_DX0GSR6_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR6_DX0GSR6_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR6_DX0GSR6_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR6_DX0GSR6_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR6_DX0GSR6_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR6_DX0GSR6_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR6_DX0GSR6_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX0GSR6_DX0GSR6_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR0               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR0           */
/* Source filename: pub_lpddr4.csr, line: 2031                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR0.DX1GCR0_field  */
/* Source filename: pub_lpddr4.csr, line: 2034                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR0_DX1GCR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR0_DX1GCR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR0_DX1GCR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR0_DX1GCR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR0_DX1GCR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR0_DX1GCR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR0_DX1GCR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR0_DX1GCR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR0_DX1GCR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR1               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR1           */
/* Source filename: pub_lpddr4.csr, line: 2040                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR1.DX1GCR1_field  */
/* Source filename: pub_lpddr4.csr, line: 2043                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR1_DX1GCR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR1_DX1GCR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR1_DX1GCR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR1_DX1GCR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR1_DX1GCR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR1_DX1GCR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR1_DX1GCR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR1_DX1GCR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR1_DX1GCR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR2               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR2           */
/* Source filename: pub_lpddr4.csr, line: 2049                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR2.DX1GCR2_field  */
/* Source filename: pub_lpddr4.csr, line: 2052                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR2_DX1GCR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR2_DX1GCR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR2_DX1GCR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR2_DX1GCR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR2_DX1GCR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR2_DX1GCR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR2_DX1GCR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR2_DX1GCR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR2_DX1GCR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR3               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR3           */
/* Source filename: pub_lpddr4.csr, line: 2058                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR3.DX1GCR3_field  */
/* Source filename: pub_lpddr4.csr, line: 2061                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR3_DX1GCR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR3_DX1GCR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR3_DX1GCR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR3_DX1GCR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR3_DX1GCR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR3_DX1GCR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR3_DX1GCR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR3_DX1GCR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR3_DX1GCR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR4               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR4           */
/* Source filename: pub_lpddr4.csr, line: 2067                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR4.DX1GCR4_field  */
/* Source filename: pub_lpddr4.csr, line: 2070                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR4_DX1GCR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR4_DX1GCR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR4_DX1GCR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR4_DX1GCR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR4_DX1GCR4_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR4_DX1GCR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR4_DX1GCR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR4_DX1GCR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR4_DX1GCR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR5               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR5           */
/* Source filename: pub_lpddr4.csr, line: 2076                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR5.DX1GCR5_field  */
/* Source filename: pub_lpddr4.csr, line: 2079                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR5_DX1GCR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR5_DX1GCR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR5_DX1GCR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR5_DX1GCR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR5_DX1GCR5_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR5_DX1GCR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR5_DX1GCR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR5_DX1GCR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR5_DX1GCR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR6               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR6           */
/* Source filename: pub_lpddr4.csr, line: 2085                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR6.DX1GCR6_field  */
/* Source filename: pub_lpddr4.csr, line: 2088                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR6_DX1GCR6_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR6_DX1GCR6_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR6_DX1GCR6_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR6_DX1GCR6_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR6_DX1GCR6_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR6_DX1GCR6_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR6_DX1GCR6_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR6_DX1GCR6_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR6_DX1GCR6_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR7               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR7           */
/* Source filename: pub_lpddr4.csr, line: 2094                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR7.DX1GCR7_field  */
/* Source filename: pub_lpddr4.csr, line: 2097                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR7_DX1GCR7_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR7_DX1GCR7_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR7_DX1GCR7_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR7_DX1GCR7_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR7_DX1GCR7_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR7_DX1GCR7_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR7_DX1GCR7_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR7_DX1GCR7_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR7_DX1GCR7_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR8               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR8           */
/* Source filename: pub_lpddr4.csr, line: 2103                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR8.DX1GCR8_field  */
/* Source filename: pub_lpddr4.csr, line: 2106                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR8_DX1GCR8_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR8_DX1GCR8_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR8_DX1GCR8_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR8_DX1GCR8_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR8_DX1GCR8_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR8_DX1GCR8_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR8_DX1GCR8_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR8_DX1GCR8_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR8_DX1GCR8_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR9               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR9           */
/* Source filename: pub_lpddr4.csr, line: 2112                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GCR9.DX1GCR9_field  */
/* Source filename: pub_lpddr4.csr, line: 2115                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR9_DX1GCR9_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR9_DX1GCR9_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR9_DX1GCR9_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR9_DX1GCR9_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR9_DX1GCR9_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR9_DX1GCR9_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR9_DX1GCR9_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR9_DX1GCR9_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GCR9_DX1GCR9_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1BDLR0              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1BDLR0          */
/* Source filename: pub_lpddr4.csr, line: 2121                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1BDLR0.DX1BDLR0_field */
/* Source filename: pub_lpddr4.csr, line: 2124                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR0_DX1BDLR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR0_DX1BDLR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR0_DX1BDLR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR0_DX1BDLR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR0_DX1BDLR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR0_DX1BDLR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR0_DX1BDLR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR0_DX1BDLR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR0_DX1BDLR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1BDLR1              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1BDLR1          */
/* Source filename: pub_lpddr4.csr, line: 2130                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1BDLR1.DX1BDLR1_field */
/* Source filename: pub_lpddr4.csr, line: 2133                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR1_DX1BDLR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR1_DX1BDLR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR1_DX1BDLR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR1_DX1BDLR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR1_DX1BDLR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR1_DX1BDLR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR1_DX1BDLR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR1_DX1BDLR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR1_DX1BDLR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1BDLR2              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1BDLR2          */
/* Source filename: pub_lpddr4.csr, line: 2139                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1BDLR2.DX1BDLR2_field */
/* Source filename: pub_lpddr4.csr, line: 2142                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR2_DX1BDLR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR2_DX1BDLR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR2_DX1BDLR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR2_DX1BDLR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR2_DX1BDLR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR2_DX1BDLR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR2_DX1BDLR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR2_DX1BDLR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR2_DX1BDLR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1BDLR3              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1BDLR3          */
/* Source filename: pub_lpddr4.csr, line: 2148                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1BDLR3.DX1BDLR3_field */
/* Source filename: pub_lpddr4.csr, line: 2151                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR3_DX1BDLR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR3_DX1BDLR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR3_DX1BDLR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR3_DX1BDLR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR3_DX1BDLR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR3_DX1BDLR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR3_DX1BDLR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR3_DX1BDLR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR3_DX1BDLR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1BDLR4              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1BDLR4          */
/* Source filename: pub_lpddr4.csr, line: 2157                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1BDLR4.DX1BDLR4_field */
/* Source filename: pub_lpddr4.csr, line: 2160                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR4_DX1BDLR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR4_DX1BDLR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR4_DX1BDLR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR4_DX1BDLR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR4_DX1BDLR4_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR4_DX1BDLR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR4_DX1BDLR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR4_DX1BDLR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR4_DX1BDLR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1BDLR5              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1BDLR5          */
/* Source filename: pub_lpddr4.csr, line: 2166                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1BDLR5.DX1BDLR5_field */
/* Source filename: pub_lpddr4.csr, line: 2169                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR5_DX1BDLR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR5_DX1BDLR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR5_DX1BDLR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR5_DX1BDLR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR5_DX1BDLR5_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR5_DX1BDLR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR5_DX1BDLR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR5_DX1BDLR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR5_DX1BDLR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1BDLR6              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1BDLR6          */
/* Source filename: pub_lpddr4.csr, line: 2175                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1BDLR6.DX1BDLR6_field */
/* Source filename: pub_lpddr4.csr, line: 2178                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR6_DX1BDLR6_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR6_DX1BDLR6_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR6_DX1BDLR6_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR6_DX1BDLR6_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR6_DX1BDLR6_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR6_DX1BDLR6_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR6_DX1BDLR6_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR6_DX1BDLR6_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1BDLR6_DX1BDLR6_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1LCDLR0             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1LCDLR0         */
/* Source filename: pub_lpddr4.csr, line: 2184                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1LCDLR0.DX1LCDLR0_field */
/* Source filename: pub_lpddr4.csr, line: 2187                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR0_DX1LCDLR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR0_DX1LCDLR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR0_DX1LCDLR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR0_DX1LCDLR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR0_DX1LCDLR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR0_DX1LCDLR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR0_DX1LCDLR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR0_DX1LCDLR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR0_DX1LCDLR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1LCDLR1             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1LCDLR1         */
/* Source filename: pub_lpddr4.csr, line: 2193                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1LCDLR1.DX1LCDLR1_field */
/* Source filename: pub_lpddr4.csr, line: 2196                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR1_DX1LCDLR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR1_DX1LCDLR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR1_DX1LCDLR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR1_DX1LCDLR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR1_DX1LCDLR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR1_DX1LCDLR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR1_DX1LCDLR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR1_DX1LCDLR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR1_DX1LCDLR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1LCDLR2             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1LCDLR2         */
/* Source filename: pub_lpddr4.csr, line: 2202                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1LCDLR2.DX1LCDLR2_field */
/* Source filename: pub_lpddr4.csr, line: 2205                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR2_DX1LCDLR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR2_DX1LCDLR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR2_DX1LCDLR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR2_DX1LCDLR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR2_DX1LCDLR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR2_DX1LCDLR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR2_DX1LCDLR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR2_DX1LCDLR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR2_DX1LCDLR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1LCDLR3             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1LCDLR3         */
/* Source filename: pub_lpddr4.csr, line: 2211                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1LCDLR3.DX1LCDLR3_field */
/* Source filename: pub_lpddr4.csr, line: 2214                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR3_DX1LCDLR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR3_DX1LCDLR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR3_DX1LCDLR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR3_DX1LCDLR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR3_DX1LCDLR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR3_DX1LCDLR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR3_DX1LCDLR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR3_DX1LCDLR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR3_DX1LCDLR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1LCDLR4             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1LCDLR4         */
/* Source filename: pub_lpddr4.csr, line: 2220                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1LCDLR4.DX1LCDLR4_field */
/* Source filename: pub_lpddr4.csr, line: 2223                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR4_DX1LCDLR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR4_DX1LCDLR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR4_DX1LCDLR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR4_DX1LCDLR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR4_DX1LCDLR4_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR4_DX1LCDLR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR4_DX1LCDLR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR4_DX1LCDLR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR4_DX1LCDLR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1LCDLR5             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1LCDLR5         */
/* Source filename: pub_lpddr4.csr, line: 2229                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1LCDLR5.DX1LCDLR5_field */
/* Source filename: pub_lpddr4.csr, line: 2232                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR5_DX1LCDLR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR5_DX1LCDLR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR5_DX1LCDLR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR5_DX1LCDLR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR5_DX1LCDLR5_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR5_DX1LCDLR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR5_DX1LCDLR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR5_DX1LCDLR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1LCDLR5_DX1LCDLR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1MDLR0              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1MDLR0          */
/* Source filename: pub_lpddr4.csr, line: 2238                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1MDLR0.DX1MDLR0_field */
/* Source filename: pub_lpddr4.csr, line: 2241                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR0_DX1MDLR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR0_DX1MDLR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR0_DX1MDLR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR0_DX1MDLR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR0_DX1MDLR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR0_DX1MDLR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR0_DX1MDLR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR0_DX1MDLR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR0_DX1MDLR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1MDLR1              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1MDLR1          */
/* Source filename: pub_lpddr4.csr, line: 2247                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1MDLR1.DX1MDLR1_field */
/* Source filename: pub_lpddr4.csr, line: 2250                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR1_DX1MDLR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR1_DX1MDLR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR1_DX1MDLR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR1_DX1MDLR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR1_DX1MDLR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR1_DX1MDLR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR1_DX1MDLR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR1_DX1MDLR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1MDLR1_DX1MDLR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GTR0               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GTR0           */
/* Source filename: pub_lpddr4.csr, line: 2256                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GTR0.DX1GTR0_field  */
/* Source filename: pub_lpddr4.csr, line: 2259                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR0_DX1GTR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR0_DX1GTR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR0_DX1GTR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR0_DX1GTR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR0_DX1GTR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR0_DX1GTR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR0_DX1GTR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR0_DX1GTR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR0_DX1GTR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GTR1               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GTR1           */
/* Source filename: pub_lpddr4.csr, line: 2265                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GTR1.DX1GTR1_field  */
/* Source filename: pub_lpddr4.csr, line: 2268                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR1_DX1GTR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR1_DX1GTR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR1_DX1GTR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR1_DX1GTR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR1_DX1GTR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR1_DX1GTR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR1_DX1GTR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR1_DX1GTR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR1_DX1GTR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GTR2               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GTR2           */
/* Source filename: pub_lpddr4.csr, line: 2274                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GTR2.DX1GTR2_field  */
/* Source filename: pub_lpddr4.csr, line: 2277                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR2_DX1GTR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR2_DX1GTR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR2_DX1GTR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR2_DX1GTR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR2_DX1GTR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR2_DX1GTR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR2_DX1GTR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR2_DX1GTR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR2_DX1GTR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GTR3               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GTR3           */
/* Source filename: pub_lpddr4.csr, line: 2283                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GTR3.DX1GTR3_field  */
/* Source filename: pub_lpddr4.csr, line: 2286                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR3_DX1GTR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR3_DX1GTR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR3_DX1GTR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR3_DX1GTR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR3_DX1GTR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR3_DX1GTR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR3_DX1GTR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR3_DX1GTR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GTR3_DX1GTR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1RSR0               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1RSR0           */
/* Source filename: pub_lpddr4.csr, line: 2292                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1RSR0.DX1RSR0_field  */
/* Source filename: pub_lpddr4.csr, line: 2296                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR0_DX1RSR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR0_DX1RSR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR0_DX1RSR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR0_DX1RSR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR0_DX1RSR0_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR0_DX1RSR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR0_DX1RSR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR0_DX1RSR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR0_DX1RSR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1RSR1               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1RSR1           */
/* Source filename: pub_lpddr4.csr, line: 2302                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1RSR1.DX1RSR1_field  */
/* Source filename: pub_lpddr4.csr, line: 2306                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR1_DX1RSR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR1_DX1RSR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR1_DX1RSR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR1_DX1RSR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR1_DX1RSR1_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR1_DX1RSR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR1_DX1RSR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR1_DX1RSR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR1_DX1RSR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1RSR2               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1RSR2           */
/* Source filename: pub_lpddr4.csr, line: 2312                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1RSR2.DX1RSR2_field  */
/* Source filename: pub_lpddr4.csr, line: 2316                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR2_DX1RSR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR2_DX1RSR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR2_DX1RSR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR2_DX1RSR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR2_DX1RSR2_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR2_DX1RSR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR2_DX1RSR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR2_DX1RSR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR2_DX1RSR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1RSR3               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1RSR3           */
/* Source filename: pub_lpddr4.csr, line: 2322                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1RSR3.DX1RSR3_field  */
/* Source filename: pub_lpddr4.csr, line: 2326                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR3_DX1RSR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR3_DX1RSR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR3_DX1RSR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR3_DX1RSR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR3_DX1RSR3_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR3_DX1RSR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR3_DX1RSR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR3_DX1RSR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1RSR3_DX1RSR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GSR0               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GSR0           */
/* Source filename: pub_lpddr4.csr, line: 2332                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GSR0.DX1GSR0_field  */
/* Source filename: pub_lpddr4.csr, line: 2336                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR0_DX1GSR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR0_DX1GSR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR0_DX1GSR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR0_DX1GSR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR0_DX1GSR0_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR0_DX1GSR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR0_DX1GSR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR0_DX1GSR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR0_DX1GSR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GSR1               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GSR1           */
/* Source filename: pub_lpddr4.csr, line: 2342                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GSR1.DX1GSR1_field  */
/* Source filename: pub_lpddr4.csr, line: 2346                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR1_DX1GSR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR1_DX1GSR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR1_DX1GSR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR1_DX1GSR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR1_DX1GSR1_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR1_DX1GSR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR1_DX1GSR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR1_DX1GSR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR1_DX1GSR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GSR2               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GSR2           */
/* Source filename: pub_lpddr4.csr, line: 2352                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GSR2.DX1GSR2_field  */
/* Source filename: pub_lpddr4.csr, line: 2356                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR2_DX1GSR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR2_DX1GSR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR2_DX1GSR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR2_DX1GSR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR2_DX1GSR2_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR2_DX1GSR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR2_DX1GSR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR2_DX1GSR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR2_DX1GSR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GSR3               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GSR3           */
/* Source filename: pub_lpddr4.csr, line: 2362                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GSR3.DX1GSR3_field  */
/* Source filename: pub_lpddr4.csr, line: 2366                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR3_DX1GSR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR3_DX1GSR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR3_DX1GSR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR3_DX1GSR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR3_DX1GSR3_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR3_DX1GSR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR3_DX1GSR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR3_DX1GSR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR3_DX1GSR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GSR4               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GSR4           */
/* Source filename: pub_lpddr4.csr, line: 2372                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GSR4.DX1GSR4_field  */
/* Source filename: pub_lpddr4.csr, line: 2376                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR4_DX1GSR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR4_DX1GSR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR4_DX1GSR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR4_DX1GSR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR4_DX1GSR4_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR4_DX1GSR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR4_DX1GSR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR4_DX1GSR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR4_DX1GSR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GSR5               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GSR5           */
/* Source filename: pub_lpddr4.csr, line: 2382                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GSR5.DX1GSR5_field  */
/* Source filename: pub_lpddr4.csr, line: 2386                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR5_DX1GSR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR5_DX1GSR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR5_DX1GSR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR5_DX1GSR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR5_DX1GSR5_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR5_DX1GSR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR5_DX1GSR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR5_DX1GSR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR5_DX1GSR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GSR6               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GSR6           */
/* Source filename: pub_lpddr4.csr, line: 2392                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX1GSR6.DX1GSR6_field  */
/* Source filename: pub_lpddr4.csr, line: 2396                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR6_DX1GSR6_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR6_DX1GSR6_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR6_DX1GSR6_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR6_DX1GSR6_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR6_DX1GSR6_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR6_DX1GSR6_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR6_DX1GSR6_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR6_DX1GSR6_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX1GSR6_DX1GSR6_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR0               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR0           */
/* Source filename: pub_lpddr4.csr, line: 2402                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR0.DX2GCR0_field  */
/* Source filename: pub_lpddr4.csr, line: 2405                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR0_DX2GCR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR0_DX2GCR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR0_DX2GCR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR0_DX2GCR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR0_DX2GCR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR0_DX2GCR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR0_DX2GCR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR0_DX2GCR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR0_DX2GCR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR1               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR1           */
/* Source filename: pub_lpddr4.csr, line: 2411                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR1.DX2GCR1_field  */
/* Source filename: pub_lpddr4.csr, line: 2414                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR1_DX2GCR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR1_DX2GCR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR1_DX2GCR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR1_DX2GCR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR1_DX2GCR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR1_DX2GCR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR1_DX2GCR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR1_DX2GCR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR1_DX2GCR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR2               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR2           */
/* Source filename: pub_lpddr4.csr, line: 2420                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR2.DX2GCR2_field  */
/* Source filename: pub_lpddr4.csr, line: 2423                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR2_DX2GCR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR2_DX2GCR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR2_DX2GCR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR2_DX2GCR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR2_DX2GCR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR2_DX2GCR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR2_DX2GCR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR2_DX2GCR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR2_DX2GCR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR3               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR3           */
/* Source filename: pub_lpddr4.csr, line: 2429                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR3.DX2GCR3_field  */
/* Source filename: pub_lpddr4.csr, line: 2432                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR3_DX2GCR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR3_DX2GCR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR3_DX2GCR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR3_DX2GCR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR3_DX2GCR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR3_DX2GCR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR3_DX2GCR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR3_DX2GCR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR3_DX2GCR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR4               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR4           */
/* Source filename: pub_lpddr4.csr, line: 2438                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR4.DX2GCR4_field  */
/* Source filename: pub_lpddr4.csr, line: 2441                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR4_DX2GCR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR4_DX2GCR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR4_DX2GCR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR4_DX2GCR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR4_DX2GCR4_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR4_DX2GCR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR4_DX2GCR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR4_DX2GCR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR4_DX2GCR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR5               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR5           */
/* Source filename: pub_lpddr4.csr, line: 2447                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR5.DX2GCR5_field  */
/* Source filename: pub_lpddr4.csr, line: 2450                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR5_DX2GCR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR5_DX2GCR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR5_DX2GCR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR5_DX2GCR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR5_DX2GCR5_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR5_DX2GCR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR5_DX2GCR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR5_DX2GCR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR5_DX2GCR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR6               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR6           */
/* Source filename: pub_lpddr4.csr, line: 2456                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR6.DX2GCR6_field  */
/* Source filename: pub_lpddr4.csr, line: 2459                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR6_DX2GCR6_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR6_DX2GCR6_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR6_DX2GCR6_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR6_DX2GCR6_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR6_DX2GCR6_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR6_DX2GCR6_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR6_DX2GCR6_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR6_DX2GCR6_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR6_DX2GCR6_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR7               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR7           */
/* Source filename: pub_lpddr4.csr, line: 2465                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR7.DX2GCR7_field  */
/* Source filename: pub_lpddr4.csr, line: 2468                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR7_DX2GCR7_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR7_DX2GCR7_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR7_DX2GCR7_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR7_DX2GCR7_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR7_DX2GCR7_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR7_DX2GCR7_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR7_DX2GCR7_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR7_DX2GCR7_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR7_DX2GCR7_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR8               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR8           */
/* Source filename: pub_lpddr4.csr, line: 2474                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR8.DX2GCR8_field  */
/* Source filename: pub_lpddr4.csr, line: 2477                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR8_DX2GCR8_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR8_DX2GCR8_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR8_DX2GCR8_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR8_DX2GCR8_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR8_DX2GCR8_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR8_DX2GCR8_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR8_DX2GCR8_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR8_DX2GCR8_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR8_DX2GCR8_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR9               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR9           */
/* Source filename: pub_lpddr4.csr, line: 2483                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GCR9.DX2GCR9_field  */
/* Source filename: pub_lpddr4.csr, line: 2486                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR9_DX2GCR9_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR9_DX2GCR9_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR9_DX2GCR9_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR9_DX2GCR9_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR9_DX2GCR9_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR9_DX2GCR9_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR9_DX2GCR9_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR9_DX2GCR9_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GCR9_DX2GCR9_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2BDLR0              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2BDLR0          */
/* Source filename: pub_lpddr4.csr, line: 2492                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2BDLR0.DX2BDLR0_field */
/* Source filename: pub_lpddr4.csr, line: 2495                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR0_DX2BDLR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR0_DX2BDLR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR0_DX2BDLR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR0_DX2BDLR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR0_DX2BDLR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR0_DX2BDLR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR0_DX2BDLR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR0_DX2BDLR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR0_DX2BDLR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2BDLR1              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2BDLR1          */
/* Source filename: pub_lpddr4.csr, line: 2501                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2BDLR1.DX2BDLR1_field */
/* Source filename: pub_lpddr4.csr, line: 2504                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR1_DX2BDLR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR1_DX2BDLR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR1_DX2BDLR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR1_DX2BDLR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR1_DX2BDLR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR1_DX2BDLR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR1_DX2BDLR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR1_DX2BDLR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR1_DX2BDLR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2BDLR2              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2BDLR2          */
/* Source filename: pub_lpddr4.csr, line: 2510                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2BDLR2.DX2BDLR2_field */
/* Source filename: pub_lpddr4.csr, line: 2513                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR2_DX2BDLR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR2_DX2BDLR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR2_DX2BDLR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR2_DX2BDLR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR2_DX2BDLR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR2_DX2BDLR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR2_DX2BDLR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR2_DX2BDLR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR2_DX2BDLR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2BDLR3              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2BDLR3          */
/* Source filename: pub_lpddr4.csr, line: 2519                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2BDLR3.DX2BDLR3_field */
/* Source filename: pub_lpddr4.csr, line: 2522                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR3_DX2BDLR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR3_DX2BDLR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR3_DX2BDLR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR3_DX2BDLR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR3_DX2BDLR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR3_DX2BDLR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR3_DX2BDLR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR3_DX2BDLR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR3_DX2BDLR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2BDLR4              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2BDLR4          */
/* Source filename: pub_lpddr4.csr, line: 2528                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2BDLR4.DX2BDLR4_field */
/* Source filename: pub_lpddr4.csr, line: 2531                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR4_DX2BDLR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR4_DX2BDLR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR4_DX2BDLR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR4_DX2BDLR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR4_DX2BDLR4_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR4_DX2BDLR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR4_DX2BDLR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR4_DX2BDLR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR4_DX2BDLR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2BDLR5              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2BDLR5          */
/* Source filename: pub_lpddr4.csr, line: 2537                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2BDLR5.DX2BDLR5_field */
/* Source filename: pub_lpddr4.csr, line: 2540                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR5_DX2BDLR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR5_DX2BDLR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR5_DX2BDLR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR5_DX2BDLR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR5_DX2BDLR5_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR5_DX2BDLR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR5_DX2BDLR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR5_DX2BDLR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR5_DX2BDLR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2BDLR6              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2BDLR6          */
/* Source filename: pub_lpddr4.csr, line: 2546                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2BDLR6.DX2BDLR6_field */
/* Source filename: pub_lpddr4.csr, line: 2549                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR6_DX2BDLR6_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR6_DX2BDLR6_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR6_DX2BDLR6_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR6_DX2BDLR6_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR6_DX2BDLR6_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR6_DX2BDLR6_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR6_DX2BDLR6_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR6_DX2BDLR6_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2BDLR6_DX2BDLR6_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2LCDLR0             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2LCDLR0         */
/* Source filename: pub_lpddr4.csr, line: 2555                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2LCDLR0.DX2LCDLR0_field */
/* Source filename: pub_lpddr4.csr, line: 2558                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR0_DX2LCDLR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR0_DX2LCDLR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR0_DX2LCDLR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR0_DX2LCDLR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR0_DX2LCDLR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR0_DX2LCDLR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR0_DX2LCDLR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR0_DX2LCDLR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR0_DX2LCDLR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2LCDLR1             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2LCDLR1         */
/* Source filename: pub_lpddr4.csr, line: 2564                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2LCDLR1.DX2LCDLR1_field */
/* Source filename: pub_lpddr4.csr, line: 2567                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR1_DX2LCDLR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR1_DX2LCDLR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR1_DX2LCDLR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR1_DX2LCDLR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR1_DX2LCDLR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR1_DX2LCDLR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR1_DX2LCDLR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR1_DX2LCDLR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR1_DX2LCDLR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2LCDLR2             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2LCDLR2         */
/* Source filename: pub_lpddr4.csr, line: 2573                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2LCDLR2.DX2LCDLR2_field */
/* Source filename: pub_lpddr4.csr, line: 2576                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR2_DX2LCDLR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR2_DX2LCDLR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR2_DX2LCDLR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR2_DX2LCDLR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR2_DX2LCDLR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR2_DX2LCDLR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR2_DX2LCDLR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR2_DX2LCDLR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR2_DX2LCDLR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2LCDLR3             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2LCDLR3         */
/* Source filename: pub_lpddr4.csr, line: 2582                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2LCDLR3.DX2LCDLR3_field */
/* Source filename: pub_lpddr4.csr, line: 2585                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR3_DX2LCDLR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR3_DX2LCDLR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR3_DX2LCDLR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR3_DX2LCDLR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR3_DX2LCDLR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR3_DX2LCDLR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR3_DX2LCDLR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR3_DX2LCDLR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR3_DX2LCDLR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2LCDLR4             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2LCDLR4         */
/* Source filename: pub_lpddr4.csr, line: 2591                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2LCDLR4.DX2LCDLR4_field */
/* Source filename: pub_lpddr4.csr, line: 2594                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR4_DX2LCDLR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR4_DX2LCDLR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR4_DX2LCDLR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR4_DX2LCDLR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR4_DX2LCDLR4_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR4_DX2LCDLR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR4_DX2LCDLR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR4_DX2LCDLR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR4_DX2LCDLR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2LCDLR5             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2LCDLR5         */
/* Source filename: pub_lpddr4.csr, line: 2600                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2LCDLR5.DX2LCDLR5_field */
/* Source filename: pub_lpddr4.csr, line: 2603                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR5_DX2LCDLR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR5_DX2LCDLR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR5_DX2LCDLR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR5_DX2LCDLR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR5_DX2LCDLR5_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR5_DX2LCDLR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR5_DX2LCDLR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR5_DX2LCDLR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2LCDLR5_DX2LCDLR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2MDLR0              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2MDLR0          */
/* Source filename: pub_lpddr4.csr, line: 2609                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2MDLR0.DX2MDLR0_field */
/* Source filename: pub_lpddr4.csr, line: 2612                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR0_DX2MDLR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR0_DX2MDLR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR0_DX2MDLR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR0_DX2MDLR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR0_DX2MDLR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR0_DX2MDLR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR0_DX2MDLR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR0_DX2MDLR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR0_DX2MDLR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2MDLR1              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2MDLR1          */
/* Source filename: pub_lpddr4.csr, line: 2618                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2MDLR1.DX2MDLR1_field */
/* Source filename: pub_lpddr4.csr, line: 2621                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR1_DX2MDLR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR1_DX2MDLR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR1_DX2MDLR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR1_DX2MDLR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR1_DX2MDLR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR1_DX2MDLR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR1_DX2MDLR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR1_DX2MDLR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2MDLR1_DX2MDLR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GTR0               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GTR0           */
/* Source filename: pub_lpddr4.csr, line: 2627                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GTR0.DX2GTR0_field  */
/* Source filename: pub_lpddr4.csr, line: 2630                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR0_DX2GTR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR0_DX2GTR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR0_DX2GTR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR0_DX2GTR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR0_DX2GTR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR0_DX2GTR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR0_DX2GTR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR0_DX2GTR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR0_DX2GTR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GTR1               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GTR1           */
/* Source filename: pub_lpddr4.csr, line: 2636                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GTR1.DX2GTR1_field  */
/* Source filename: pub_lpddr4.csr, line: 2639                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR1_DX2GTR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR1_DX2GTR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR1_DX2GTR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR1_DX2GTR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR1_DX2GTR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR1_DX2GTR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR1_DX2GTR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR1_DX2GTR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR1_DX2GTR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GTR2               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GTR2           */
/* Source filename: pub_lpddr4.csr, line: 2645                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GTR2.DX2GTR2_field  */
/* Source filename: pub_lpddr4.csr, line: 2648                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR2_DX2GTR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR2_DX2GTR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR2_DX2GTR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR2_DX2GTR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR2_DX2GTR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR2_DX2GTR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR2_DX2GTR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR2_DX2GTR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR2_DX2GTR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GTR3               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GTR3           */
/* Source filename: pub_lpddr4.csr, line: 2654                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GTR3.DX2GTR3_field  */
/* Source filename: pub_lpddr4.csr, line: 2657                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR3_DX2GTR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR3_DX2GTR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR3_DX2GTR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR3_DX2GTR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR3_DX2GTR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR3_DX2GTR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR3_DX2GTR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR3_DX2GTR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GTR3_DX2GTR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2RSR0               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2RSR0           */
/* Source filename: pub_lpddr4.csr, line: 2663                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2RSR0.DX2RSR0_field  */
/* Source filename: pub_lpddr4.csr, line: 2667                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR0_DX2RSR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR0_DX2RSR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR0_DX2RSR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR0_DX2RSR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR0_DX2RSR0_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR0_DX2RSR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR0_DX2RSR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR0_DX2RSR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR0_DX2RSR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2RSR1               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2RSR1           */
/* Source filename: pub_lpddr4.csr, line: 2673                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2RSR1.DX2RSR1_field  */
/* Source filename: pub_lpddr4.csr, line: 2677                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR1_DX2RSR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR1_DX2RSR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR1_DX2RSR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR1_DX2RSR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR1_DX2RSR1_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR1_DX2RSR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR1_DX2RSR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR1_DX2RSR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR1_DX2RSR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2RSR2               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2RSR2           */
/* Source filename: pub_lpddr4.csr, line: 2683                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2RSR2.DX2RSR2_field  */
/* Source filename: pub_lpddr4.csr, line: 2687                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR2_DX2RSR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR2_DX2RSR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR2_DX2RSR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR2_DX2RSR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR2_DX2RSR2_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR2_DX2RSR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR2_DX2RSR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR2_DX2RSR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR2_DX2RSR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2RSR3               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2RSR3           */
/* Source filename: pub_lpddr4.csr, line: 2693                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2RSR3.DX2RSR3_field  */
/* Source filename: pub_lpddr4.csr, line: 2697                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR3_DX2RSR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR3_DX2RSR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR3_DX2RSR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR3_DX2RSR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR3_DX2RSR3_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR3_DX2RSR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR3_DX2RSR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR3_DX2RSR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2RSR3_DX2RSR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GSR0               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GSR0           */
/* Source filename: pub_lpddr4.csr, line: 2703                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GSR0.DX2GSR0_field  */
/* Source filename: pub_lpddr4.csr, line: 2707                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR0_DX2GSR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR0_DX2GSR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR0_DX2GSR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR0_DX2GSR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR0_DX2GSR0_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR0_DX2GSR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR0_DX2GSR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR0_DX2GSR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR0_DX2GSR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GSR1               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GSR1           */
/* Source filename: pub_lpddr4.csr, line: 2713                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GSR1.DX2GSR1_field  */
/* Source filename: pub_lpddr4.csr, line: 2717                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR1_DX2GSR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR1_DX2GSR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR1_DX2GSR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR1_DX2GSR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR1_DX2GSR1_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR1_DX2GSR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR1_DX2GSR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR1_DX2GSR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR1_DX2GSR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GSR2               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GSR2           */
/* Source filename: pub_lpddr4.csr, line: 2723                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GSR2.DX2GSR2_field  */
/* Source filename: pub_lpddr4.csr, line: 2727                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR2_DX2GSR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR2_DX2GSR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR2_DX2GSR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR2_DX2GSR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR2_DX2GSR2_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR2_DX2GSR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR2_DX2GSR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR2_DX2GSR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR2_DX2GSR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GSR3               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GSR3           */
/* Source filename: pub_lpddr4.csr, line: 2733                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GSR3.DX2GSR3_field  */
/* Source filename: pub_lpddr4.csr, line: 2737                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR3_DX2GSR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR3_DX2GSR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR3_DX2GSR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR3_DX2GSR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR3_DX2GSR3_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR3_DX2GSR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR3_DX2GSR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR3_DX2GSR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR3_DX2GSR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GSR4               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GSR4           */
/* Source filename: pub_lpddr4.csr, line: 2743                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GSR4.DX2GSR4_field  */
/* Source filename: pub_lpddr4.csr, line: 2747                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR4_DX2GSR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR4_DX2GSR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR4_DX2GSR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR4_DX2GSR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR4_DX2GSR4_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR4_DX2GSR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR4_DX2GSR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR4_DX2GSR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR4_DX2GSR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GSR5               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GSR5           */
/* Source filename: pub_lpddr4.csr, line: 2753                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GSR5.DX2GSR5_field  */
/* Source filename: pub_lpddr4.csr, line: 2757                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR5_DX2GSR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR5_DX2GSR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR5_DX2GSR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR5_DX2GSR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR5_DX2GSR5_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR5_DX2GSR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR5_DX2GSR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR5_DX2GSR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR5_DX2GSR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GSR6               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GSR6           */
/* Source filename: pub_lpddr4.csr, line: 2763                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX2GSR6.DX2GSR6_field  */
/* Source filename: pub_lpddr4.csr, line: 2767                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR6_DX2GSR6_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR6_DX2GSR6_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR6_DX2GSR6_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR6_DX2GSR6_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR6_DX2GSR6_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR6_DX2GSR6_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR6_DX2GSR6_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR6_DX2GSR6_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX2GSR6_DX2GSR6_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR0               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR0           */
/* Source filename: pub_lpddr4.csr, line: 2773                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR0.DX3GCR0_field  */
/* Source filename: pub_lpddr4.csr, line: 2776                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR0_DX3GCR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR0_DX3GCR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR0_DX3GCR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR0_DX3GCR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR0_DX3GCR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR0_DX3GCR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR0_DX3GCR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR0_DX3GCR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR0_DX3GCR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR1               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR1           */
/* Source filename: pub_lpddr4.csr, line: 2782                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR1.DX3GCR1_field  */
/* Source filename: pub_lpddr4.csr, line: 2785                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR1_DX3GCR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR1_DX3GCR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR1_DX3GCR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR1_DX3GCR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR1_DX3GCR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR1_DX3GCR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR1_DX3GCR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR1_DX3GCR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR1_DX3GCR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR2               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR2           */
/* Source filename: pub_lpddr4.csr, line: 2791                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR2.DX3GCR2_field  */
/* Source filename: pub_lpddr4.csr, line: 2794                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR2_DX3GCR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR2_DX3GCR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR2_DX3GCR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR2_DX3GCR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR2_DX3GCR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR2_DX3GCR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR2_DX3GCR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR2_DX3GCR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR2_DX3GCR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR3               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR3           */
/* Source filename: pub_lpddr4.csr, line: 2800                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR3.DX3GCR3_field  */
/* Source filename: pub_lpddr4.csr, line: 2803                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR3_DX3GCR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR3_DX3GCR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR3_DX3GCR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR3_DX3GCR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR3_DX3GCR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR3_DX3GCR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR3_DX3GCR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR3_DX3GCR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR3_DX3GCR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR4               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR4           */
/* Source filename: pub_lpddr4.csr, line: 2809                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR4.DX3GCR4_field  */
/* Source filename: pub_lpddr4.csr, line: 2812                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR4_DX3GCR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR4_DX3GCR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR4_DX3GCR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR4_DX3GCR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR4_DX3GCR4_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR4_DX3GCR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR4_DX3GCR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR4_DX3GCR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR4_DX3GCR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR5               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR5           */
/* Source filename: pub_lpddr4.csr, line: 2818                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR5.DX3GCR5_field  */
/* Source filename: pub_lpddr4.csr, line: 2821                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR5_DX3GCR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR5_DX3GCR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR5_DX3GCR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR5_DX3GCR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR5_DX3GCR5_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR5_DX3GCR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR5_DX3GCR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR5_DX3GCR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR5_DX3GCR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR6               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR6           */
/* Source filename: pub_lpddr4.csr, line: 2827                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR6.DX3GCR6_field  */
/* Source filename: pub_lpddr4.csr, line: 2830                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR6_DX3GCR6_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR6_DX3GCR6_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR6_DX3GCR6_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR6_DX3GCR6_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR6_DX3GCR6_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR6_DX3GCR6_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR6_DX3GCR6_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR6_DX3GCR6_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR6_DX3GCR6_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR7               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR7           */
/* Source filename: pub_lpddr4.csr, line: 2836                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR7.DX3GCR7_field  */
/* Source filename: pub_lpddr4.csr, line: 2839                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR7_DX3GCR7_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR7_DX3GCR7_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR7_DX3GCR7_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR7_DX3GCR7_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR7_DX3GCR7_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR7_DX3GCR7_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR7_DX3GCR7_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR7_DX3GCR7_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR7_DX3GCR7_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR8               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR8           */
/* Source filename: pub_lpddr4.csr, line: 2845                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR8.DX3GCR8_field  */
/* Source filename: pub_lpddr4.csr, line: 2848                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR8_DX3GCR8_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR8_DX3GCR8_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR8_DX3GCR8_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR8_DX3GCR8_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR8_DX3GCR8_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR8_DX3GCR8_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR8_DX3GCR8_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR8_DX3GCR8_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR8_DX3GCR8_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR9               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR9           */
/* Source filename: pub_lpddr4.csr, line: 2854                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GCR9.DX3GCR9_field  */
/* Source filename: pub_lpddr4.csr, line: 2857                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR9_DX3GCR9_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR9_DX3GCR9_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR9_DX3GCR9_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR9_DX3GCR9_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR9_DX3GCR9_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR9_DX3GCR9_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR9_DX3GCR9_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR9_DX3GCR9_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GCR9_DX3GCR9_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3BDLR0              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3BDLR0          */
/* Source filename: pub_lpddr4.csr, line: 2863                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3BDLR0.DX3BDLR0_field */
/* Source filename: pub_lpddr4.csr, line: 2866                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR0_DX3BDLR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR0_DX3BDLR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR0_DX3BDLR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR0_DX3BDLR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR0_DX3BDLR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR0_DX3BDLR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR0_DX3BDLR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR0_DX3BDLR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR0_DX3BDLR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3BDLR1              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3BDLR1          */
/* Source filename: pub_lpddr4.csr, line: 2872                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3BDLR1.DX3BDLR1_field */
/* Source filename: pub_lpddr4.csr, line: 2875                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR1_DX3BDLR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR1_DX3BDLR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR1_DX3BDLR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR1_DX3BDLR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR1_DX3BDLR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR1_DX3BDLR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR1_DX3BDLR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR1_DX3BDLR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR1_DX3BDLR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3BDLR2              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3BDLR2          */
/* Source filename: pub_lpddr4.csr, line: 2881                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3BDLR2.DX3BDLR2_field */
/* Source filename: pub_lpddr4.csr, line: 2884                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR2_DX3BDLR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR2_DX3BDLR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR2_DX3BDLR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR2_DX3BDLR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR2_DX3BDLR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR2_DX3BDLR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR2_DX3BDLR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR2_DX3BDLR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR2_DX3BDLR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3BDLR3              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3BDLR3          */
/* Source filename: pub_lpddr4.csr, line: 2890                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3BDLR3.DX3BDLR3_field */
/* Source filename: pub_lpddr4.csr, line: 2893                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR3_DX3BDLR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR3_DX3BDLR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR3_DX3BDLR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR3_DX3BDLR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR3_DX3BDLR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR3_DX3BDLR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR3_DX3BDLR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR3_DX3BDLR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR3_DX3BDLR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3BDLR4              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3BDLR4          */
/* Source filename: pub_lpddr4.csr, line: 2899                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3BDLR4.DX3BDLR4_field */
/* Source filename: pub_lpddr4.csr, line: 2902                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR4_DX3BDLR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR4_DX3BDLR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR4_DX3BDLR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR4_DX3BDLR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR4_DX3BDLR4_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR4_DX3BDLR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR4_DX3BDLR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR4_DX3BDLR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR4_DX3BDLR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3BDLR5              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3BDLR5          */
/* Source filename: pub_lpddr4.csr, line: 2908                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3BDLR5.DX3BDLR5_field */
/* Source filename: pub_lpddr4.csr, line: 2911                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR5_DX3BDLR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR5_DX3BDLR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR5_DX3BDLR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR5_DX3BDLR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR5_DX3BDLR5_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR5_DX3BDLR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR5_DX3BDLR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR5_DX3BDLR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR5_DX3BDLR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3BDLR6              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3BDLR6          */
/* Source filename: pub_lpddr4.csr, line: 2917                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3BDLR6.DX3BDLR6_field */
/* Source filename: pub_lpddr4.csr, line: 2920                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR6_DX3BDLR6_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR6_DX3BDLR6_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR6_DX3BDLR6_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR6_DX3BDLR6_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR6_DX3BDLR6_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR6_DX3BDLR6_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR6_DX3BDLR6_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR6_DX3BDLR6_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3BDLR6_DX3BDLR6_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3LCDLR0             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3LCDLR0         */
/* Source filename: pub_lpddr4.csr, line: 2926                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3LCDLR0.DX3LCDLR0_field */
/* Source filename: pub_lpddr4.csr, line: 2929                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR0_DX3LCDLR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR0_DX3LCDLR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR0_DX3LCDLR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR0_DX3LCDLR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR0_DX3LCDLR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR0_DX3LCDLR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR0_DX3LCDLR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR0_DX3LCDLR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR0_DX3LCDLR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3LCDLR1             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3LCDLR1         */
/* Source filename: pub_lpddr4.csr, line: 2935                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3LCDLR1.DX3LCDLR1_field */
/* Source filename: pub_lpddr4.csr, line: 2938                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR1_DX3LCDLR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR1_DX3LCDLR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR1_DX3LCDLR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR1_DX3LCDLR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR1_DX3LCDLR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR1_DX3LCDLR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR1_DX3LCDLR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR1_DX3LCDLR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR1_DX3LCDLR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3LCDLR2             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3LCDLR2         */
/* Source filename: pub_lpddr4.csr, line: 2944                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3LCDLR2.DX3LCDLR2_field */
/* Source filename: pub_lpddr4.csr, line: 2947                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR2_DX3LCDLR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR2_DX3LCDLR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR2_DX3LCDLR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR2_DX3LCDLR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR2_DX3LCDLR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR2_DX3LCDLR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR2_DX3LCDLR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR2_DX3LCDLR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR2_DX3LCDLR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3LCDLR3             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3LCDLR3         */
/* Source filename: pub_lpddr4.csr, line: 2953                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3LCDLR3.DX3LCDLR3_field */
/* Source filename: pub_lpddr4.csr, line: 2956                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR3_DX3LCDLR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR3_DX3LCDLR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR3_DX3LCDLR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR3_DX3LCDLR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR3_DX3LCDLR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR3_DX3LCDLR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR3_DX3LCDLR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR3_DX3LCDLR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR3_DX3LCDLR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3LCDLR4             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3LCDLR4         */
/* Source filename: pub_lpddr4.csr, line: 2962                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3LCDLR4.DX3LCDLR4_field */
/* Source filename: pub_lpddr4.csr, line: 2965                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR4_DX3LCDLR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR4_DX3LCDLR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR4_DX3LCDLR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR4_DX3LCDLR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR4_DX3LCDLR4_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR4_DX3LCDLR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR4_DX3LCDLR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR4_DX3LCDLR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR4_DX3LCDLR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3LCDLR5             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3LCDLR5         */
/* Source filename: pub_lpddr4.csr, line: 2971                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3LCDLR5.DX3LCDLR5_field */
/* Source filename: pub_lpddr4.csr, line: 2974                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR5_DX3LCDLR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR5_DX3LCDLR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR5_DX3LCDLR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR5_DX3LCDLR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR5_DX3LCDLR5_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR5_DX3LCDLR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR5_DX3LCDLR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR5_DX3LCDLR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3LCDLR5_DX3LCDLR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3MDLR0              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3MDLR0          */
/* Source filename: pub_lpddr4.csr, line: 2980                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3MDLR0.DX3MDLR0_field */
/* Source filename: pub_lpddr4.csr, line: 2983                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR0_DX3MDLR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR0_DX3MDLR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR0_DX3MDLR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR0_DX3MDLR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR0_DX3MDLR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR0_DX3MDLR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR0_DX3MDLR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR0_DX3MDLR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR0_DX3MDLR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3MDLR1              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3MDLR1          */
/* Source filename: pub_lpddr4.csr, line: 2989                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3MDLR1.DX3MDLR1_field */
/* Source filename: pub_lpddr4.csr, line: 2992                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR1_DX3MDLR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR1_DX3MDLR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR1_DX3MDLR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR1_DX3MDLR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR1_DX3MDLR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR1_DX3MDLR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR1_DX3MDLR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR1_DX3MDLR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3MDLR1_DX3MDLR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GTR0               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GTR0           */
/* Source filename: pub_lpddr4.csr, line: 2998                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GTR0.DX3GTR0_field  */
/* Source filename: pub_lpddr4.csr, line: 3001                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR0_DX3GTR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR0_DX3GTR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR0_DX3GTR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR0_DX3GTR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR0_DX3GTR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR0_DX3GTR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR0_DX3GTR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR0_DX3GTR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR0_DX3GTR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GTR1               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GTR1           */
/* Source filename: pub_lpddr4.csr, line: 3007                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GTR1.DX3GTR1_field  */
/* Source filename: pub_lpddr4.csr, line: 3010                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR1_DX3GTR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR1_DX3GTR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR1_DX3GTR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR1_DX3GTR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR1_DX3GTR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR1_DX3GTR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR1_DX3GTR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR1_DX3GTR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR1_DX3GTR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GTR2               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GTR2           */
/* Source filename: pub_lpddr4.csr, line: 3016                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GTR2.DX3GTR2_field  */
/* Source filename: pub_lpddr4.csr, line: 3019                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR2_DX3GTR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR2_DX3GTR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR2_DX3GTR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR2_DX3GTR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR2_DX3GTR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR2_DX3GTR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR2_DX3GTR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR2_DX3GTR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR2_DX3GTR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GTR3               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GTR3           */
/* Source filename: pub_lpddr4.csr, line: 3025                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GTR3.DX3GTR3_field  */
/* Source filename: pub_lpddr4.csr, line: 3028                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR3_DX3GTR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR3_DX3GTR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR3_DX3GTR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR3_DX3GTR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR3_DX3GTR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR3_DX3GTR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR3_DX3GTR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR3_DX3GTR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GTR3_DX3GTR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3RSR0               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3RSR0           */
/* Source filename: pub_lpddr4.csr, line: 3034                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3RSR0.DX3RSR0_field  */
/* Source filename: pub_lpddr4.csr, line: 3038                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR0_DX3RSR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR0_DX3RSR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR0_DX3RSR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR0_DX3RSR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR0_DX3RSR0_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR0_DX3RSR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR0_DX3RSR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR0_DX3RSR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR0_DX3RSR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3RSR1               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3RSR1           */
/* Source filename: pub_lpddr4.csr, line: 3044                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3RSR1.DX3RSR1_field  */
/* Source filename: pub_lpddr4.csr, line: 3048                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR1_DX3RSR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR1_DX3RSR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR1_DX3RSR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR1_DX3RSR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR1_DX3RSR1_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR1_DX3RSR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR1_DX3RSR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR1_DX3RSR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR1_DX3RSR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3RSR2               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3RSR2           */
/* Source filename: pub_lpddr4.csr, line: 3054                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3RSR2.DX3RSR2_field  */
/* Source filename: pub_lpddr4.csr, line: 3058                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR2_DX3RSR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR2_DX3RSR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR2_DX3RSR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR2_DX3RSR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR2_DX3RSR2_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR2_DX3RSR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR2_DX3RSR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR2_DX3RSR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR2_DX3RSR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3RSR3               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3RSR3           */
/* Source filename: pub_lpddr4.csr, line: 3064                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3RSR3.DX3RSR3_field  */
/* Source filename: pub_lpddr4.csr, line: 3068                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR3_DX3RSR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR3_DX3RSR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR3_DX3RSR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR3_DX3RSR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR3_DX3RSR3_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR3_DX3RSR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR3_DX3RSR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR3_DX3RSR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3RSR3_DX3RSR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GSR0               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GSR0           */
/* Source filename: pub_lpddr4.csr, line: 3074                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GSR0.DX3GSR0_field  */
/* Source filename: pub_lpddr4.csr, line: 3078                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR0_DX3GSR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR0_DX3GSR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR0_DX3GSR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR0_DX3GSR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR0_DX3GSR0_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR0_DX3GSR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR0_DX3GSR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR0_DX3GSR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR0_DX3GSR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GSR1               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GSR1           */
/* Source filename: pub_lpddr4.csr, line: 3084                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GSR1.DX3GSR1_field  */
/* Source filename: pub_lpddr4.csr, line: 3088                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR1_DX3GSR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR1_DX3GSR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR1_DX3GSR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR1_DX3GSR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR1_DX3GSR1_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR1_DX3GSR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR1_DX3GSR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR1_DX3GSR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR1_DX3GSR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GSR2               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GSR2           */
/* Source filename: pub_lpddr4.csr, line: 3094                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GSR2.DX3GSR2_field  */
/* Source filename: pub_lpddr4.csr, line: 3098                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR2_DX3GSR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR2_DX3GSR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR2_DX3GSR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR2_DX3GSR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR2_DX3GSR2_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR2_DX3GSR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR2_DX3GSR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR2_DX3GSR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR2_DX3GSR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GSR3               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GSR3           */
/* Source filename: pub_lpddr4.csr, line: 3104                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GSR3.DX3GSR3_field  */
/* Source filename: pub_lpddr4.csr, line: 3108                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR3_DX3GSR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR3_DX3GSR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR3_DX3GSR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR3_DX3GSR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR3_DX3GSR3_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR3_DX3GSR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR3_DX3GSR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR3_DX3GSR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR3_DX3GSR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GSR4               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GSR4           */
/* Source filename: pub_lpddr4.csr, line: 3114                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GSR4.DX3GSR4_field  */
/* Source filename: pub_lpddr4.csr, line: 3118                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR4_DX3GSR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR4_DX3GSR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR4_DX3GSR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR4_DX3GSR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR4_DX3GSR4_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR4_DX3GSR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR4_DX3GSR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR4_DX3GSR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR4_DX3GSR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GSR5               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GSR5           */
/* Source filename: pub_lpddr4.csr, line: 3124                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GSR5.DX3GSR5_field  */
/* Source filename: pub_lpddr4.csr, line: 3128                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR5_DX3GSR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR5_DX3GSR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR5_DX3GSR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR5_DX3GSR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR5_DX3GSR5_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR5_DX3GSR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR5_DX3GSR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR5_DX3GSR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR5_DX3GSR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GSR6               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GSR6           */
/* Source filename: pub_lpddr4.csr, line: 3134                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX3GSR6.DX3GSR6_field  */
/* Source filename: pub_lpddr4.csr, line: 3138                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR6_DX3GSR6_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR6_DX3GSR6_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR6_DX3GSR6_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR6_DX3GSR6_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR6_DX3GSR6_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR6_DX3GSR6_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR6_DX3GSR6_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR6_DX3GSR6_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX3GSR6_DX3GSR6_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR0               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR0           */
/* Source filename: pub_lpddr4.csr, line: 3144                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR0.DX4GCR0_field  */
/* Source filename: pub_lpddr4.csr, line: 3147                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR0_DX4GCR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR0_DX4GCR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR0_DX4GCR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR0_DX4GCR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR0_DX4GCR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR0_DX4GCR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR0_DX4GCR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR0_DX4GCR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR0_DX4GCR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR1               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR1           */
/* Source filename: pub_lpddr4.csr, line: 3153                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR1.DX4GCR1_field  */
/* Source filename: pub_lpddr4.csr, line: 3156                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR1_DX4GCR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR1_DX4GCR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR1_DX4GCR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR1_DX4GCR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR1_DX4GCR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR1_DX4GCR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR1_DX4GCR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR1_DX4GCR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR1_DX4GCR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR2               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR2           */
/* Source filename: pub_lpddr4.csr, line: 3162                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR2.DX4GCR2_field  */
/* Source filename: pub_lpddr4.csr, line: 3165                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR2_DX4GCR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR2_DX4GCR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR2_DX4GCR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR2_DX4GCR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR2_DX4GCR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR2_DX4GCR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR2_DX4GCR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR2_DX4GCR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR2_DX4GCR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR3               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR3           */
/* Source filename: pub_lpddr4.csr, line: 3171                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR3.DX4GCR3_field  */
/* Source filename: pub_lpddr4.csr, line: 3174                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR3_DX4GCR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR3_DX4GCR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR3_DX4GCR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR3_DX4GCR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR3_DX4GCR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR3_DX4GCR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR3_DX4GCR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR3_DX4GCR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR3_DX4GCR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR4               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR4           */
/* Source filename: pub_lpddr4.csr, line: 3180                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR4.DX4GCR4_field  */
/* Source filename: pub_lpddr4.csr, line: 3183                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR4_DX4GCR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR4_DX4GCR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR4_DX4GCR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR4_DX4GCR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR4_DX4GCR4_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR4_DX4GCR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR4_DX4GCR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR4_DX4GCR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR4_DX4GCR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR5               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR5           */
/* Source filename: pub_lpddr4.csr, line: 3189                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR5.DX4GCR5_field  */
/* Source filename: pub_lpddr4.csr, line: 3192                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR5_DX4GCR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR5_DX4GCR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR5_DX4GCR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR5_DX4GCR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR5_DX4GCR5_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR5_DX4GCR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR5_DX4GCR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR5_DX4GCR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR5_DX4GCR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR6               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR6           */
/* Source filename: pub_lpddr4.csr, line: 3198                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR6.DX4GCR6_field  */
/* Source filename: pub_lpddr4.csr, line: 3201                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR6_DX4GCR6_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR6_DX4GCR6_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR6_DX4GCR6_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR6_DX4GCR6_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR6_DX4GCR6_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR6_DX4GCR6_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR6_DX4GCR6_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR6_DX4GCR6_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR6_DX4GCR6_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR7               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR7           */
/* Source filename: pub_lpddr4.csr, line: 3207                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR7.DX4GCR7_field  */
/* Source filename: pub_lpddr4.csr, line: 3210                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR7_DX4GCR7_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR7_DX4GCR7_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR7_DX4GCR7_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR7_DX4GCR7_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR7_DX4GCR7_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR7_DX4GCR7_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR7_DX4GCR7_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR7_DX4GCR7_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR7_DX4GCR7_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR8               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR8           */
/* Source filename: pub_lpddr4.csr, line: 3216                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR8.DX4GCR8_field  */
/* Source filename: pub_lpddr4.csr, line: 3219                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR8_DX4GCR8_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR8_DX4GCR8_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR8_DX4GCR8_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR8_DX4GCR8_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR8_DX4GCR8_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR8_DX4GCR8_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR8_DX4GCR8_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR8_DX4GCR8_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR8_DX4GCR8_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR9               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR9           */
/* Source filename: pub_lpddr4.csr, line: 3225                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GCR9.DX4GCR9_field  */
/* Source filename: pub_lpddr4.csr, line: 3228                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR9_DX4GCR9_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR9_DX4GCR9_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR9_DX4GCR9_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR9_DX4GCR9_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR9_DX4GCR9_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR9_DX4GCR9_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR9_DX4GCR9_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR9_DX4GCR9_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GCR9_DX4GCR9_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4BDLR0              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4BDLR0          */
/* Source filename: pub_lpddr4.csr, line: 3234                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4BDLR0.DX4BDLR0_field */
/* Source filename: pub_lpddr4.csr, line: 3237                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR0_DX4BDLR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR0_DX4BDLR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR0_DX4BDLR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR0_DX4BDLR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR0_DX4BDLR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR0_DX4BDLR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR0_DX4BDLR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR0_DX4BDLR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR0_DX4BDLR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4BDLR1              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4BDLR1          */
/* Source filename: pub_lpddr4.csr, line: 3243                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4BDLR1.DX4BDLR1_field */
/* Source filename: pub_lpddr4.csr, line: 3246                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR1_DX4BDLR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR1_DX4BDLR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR1_DX4BDLR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR1_DX4BDLR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR1_DX4BDLR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR1_DX4BDLR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR1_DX4BDLR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR1_DX4BDLR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR1_DX4BDLR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4BDLR2              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4BDLR2          */
/* Source filename: pub_lpddr4.csr, line: 3252                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4BDLR2.DX4BDLR2_field */
/* Source filename: pub_lpddr4.csr, line: 3255                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR2_DX4BDLR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR2_DX4BDLR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR2_DX4BDLR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR2_DX4BDLR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR2_DX4BDLR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR2_DX4BDLR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR2_DX4BDLR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR2_DX4BDLR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR2_DX4BDLR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4BDLR3              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4BDLR3          */
/* Source filename: pub_lpddr4.csr, line: 3261                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4BDLR3.DX4BDLR3_field */
/* Source filename: pub_lpddr4.csr, line: 3264                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR3_DX4BDLR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR3_DX4BDLR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR3_DX4BDLR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR3_DX4BDLR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR3_DX4BDLR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR3_DX4BDLR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR3_DX4BDLR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR3_DX4BDLR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR3_DX4BDLR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4BDLR4              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4BDLR4          */
/* Source filename: pub_lpddr4.csr, line: 3270                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4BDLR4.DX4BDLR4_field */
/* Source filename: pub_lpddr4.csr, line: 3273                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR4_DX4BDLR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR4_DX4BDLR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR4_DX4BDLR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR4_DX4BDLR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR4_DX4BDLR4_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR4_DX4BDLR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR4_DX4BDLR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR4_DX4BDLR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR4_DX4BDLR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4BDLR5              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4BDLR5          */
/* Source filename: pub_lpddr4.csr, line: 3279                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4BDLR5.DX4BDLR5_field */
/* Source filename: pub_lpddr4.csr, line: 3282                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR5_DX4BDLR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR5_DX4BDLR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR5_DX4BDLR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR5_DX4BDLR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR5_DX4BDLR5_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR5_DX4BDLR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR5_DX4BDLR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR5_DX4BDLR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR5_DX4BDLR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4BDLR6              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4BDLR6          */
/* Source filename: pub_lpddr4.csr, line: 3288                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4BDLR6.DX4BDLR6_field */
/* Source filename: pub_lpddr4.csr, line: 3291                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR6_DX4BDLR6_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR6_DX4BDLR6_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR6_DX4BDLR6_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR6_DX4BDLR6_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR6_DX4BDLR6_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR6_DX4BDLR6_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR6_DX4BDLR6_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR6_DX4BDLR6_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4BDLR6_DX4BDLR6_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4LCDLR0             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4LCDLR0         */
/* Source filename: pub_lpddr4.csr, line: 3297                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4LCDLR0.DX4LCDLR0_field */
/* Source filename: pub_lpddr4.csr, line: 3300                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR0_DX4LCDLR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR0_DX4LCDLR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR0_DX4LCDLR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR0_DX4LCDLR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR0_DX4LCDLR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR0_DX4LCDLR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR0_DX4LCDLR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR0_DX4LCDLR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR0_DX4LCDLR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4LCDLR1             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4LCDLR1         */
/* Source filename: pub_lpddr4.csr, line: 3306                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4LCDLR1.DX4LCDLR1_field */
/* Source filename: pub_lpddr4.csr, line: 3309                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR1_DX4LCDLR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR1_DX4LCDLR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR1_DX4LCDLR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR1_DX4LCDLR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR1_DX4LCDLR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR1_DX4LCDLR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR1_DX4LCDLR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR1_DX4LCDLR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR1_DX4LCDLR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4LCDLR2             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4LCDLR2         */
/* Source filename: pub_lpddr4.csr, line: 3315                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4LCDLR2.DX4LCDLR2_field */
/* Source filename: pub_lpddr4.csr, line: 3318                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR2_DX4LCDLR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR2_DX4LCDLR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR2_DX4LCDLR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR2_DX4LCDLR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR2_DX4LCDLR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR2_DX4LCDLR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR2_DX4LCDLR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR2_DX4LCDLR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR2_DX4LCDLR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4LCDLR3             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4LCDLR3         */
/* Source filename: pub_lpddr4.csr, line: 3324                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4LCDLR3.DX4LCDLR3_field */
/* Source filename: pub_lpddr4.csr, line: 3327                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR3_DX4LCDLR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR3_DX4LCDLR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR3_DX4LCDLR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR3_DX4LCDLR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR3_DX4LCDLR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR3_DX4LCDLR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR3_DX4LCDLR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR3_DX4LCDLR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR3_DX4LCDLR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4LCDLR4             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4LCDLR4         */
/* Source filename: pub_lpddr4.csr, line: 3333                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4LCDLR4.DX4LCDLR4_field */
/* Source filename: pub_lpddr4.csr, line: 3336                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR4_DX4LCDLR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR4_DX4LCDLR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR4_DX4LCDLR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR4_DX4LCDLR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR4_DX4LCDLR4_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR4_DX4LCDLR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR4_DX4LCDLR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR4_DX4LCDLR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR4_DX4LCDLR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4LCDLR5             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4LCDLR5         */
/* Source filename: pub_lpddr4.csr, line: 3342                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4LCDLR5.DX4LCDLR5_field */
/* Source filename: pub_lpddr4.csr, line: 3345                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR5_DX4LCDLR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR5_DX4LCDLR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR5_DX4LCDLR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR5_DX4LCDLR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR5_DX4LCDLR5_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR5_DX4LCDLR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR5_DX4LCDLR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR5_DX4LCDLR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4LCDLR5_DX4LCDLR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4MDLR0              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4MDLR0          */
/* Source filename: pub_lpddr4.csr, line: 3351                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4MDLR0.DX4MDLR0_field */
/* Source filename: pub_lpddr4.csr, line: 3354                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR0_DX4MDLR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR0_DX4MDLR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR0_DX4MDLR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR0_DX4MDLR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR0_DX4MDLR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR0_DX4MDLR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR0_DX4MDLR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR0_DX4MDLR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR0_DX4MDLR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4MDLR1              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4MDLR1          */
/* Source filename: pub_lpddr4.csr, line: 3360                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4MDLR1.DX4MDLR1_field */
/* Source filename: pub_lpddr4.csr, line: 3363                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR1_DX4MDLR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR1_DX4MDLR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR1_DX4MDLR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR1_DX4MDLR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR1_DX4MDLR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR1_DX4MDLR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR1_DX4MDLR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR1_DX4MDLR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4MDLR1_DX4MDLR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GTR0               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GTR0           */
/* Source filename: pub_lpddr4.csr, line: 3369                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GTR0.DX4GTR0_field  */
/* Source filename: pub_lpddr4.csr, line: 3372                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR0_DX4GTR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR0_DX4GTR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR0_DX4GTR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR0_DX4GTR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR0_DX4GTR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR0_DX4GTR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR0_DX4GTR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR0_DX4GTR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR0_DX4GTR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GTR1               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GTR1           */
/* Source filename: pub_lpddr4.csr, line: 3378                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GTR1.DX4GTR1_field  */
/* Source filename: pub_lpddr4.csr, line: 3381                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR1_DX4GTR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR1_DX4GTR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR1_DX4GTR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR1_DX4GTR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR1_DX4GTR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR1_DX4GTR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR1_DX4GTR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR1_DX4GTR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR1_DX4GTR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GTR2               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GTR2           */
/* Source filename: pub_lpddr4.csr, line: 3387                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GTR2.DX4GTR2_field  */
/* Source filename: pub_lpddr4.csr, line: 3390                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR2_DX4GTR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR2_DX4GTR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR2_DX4GTR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR2_DX4GTR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR2_DX4GTR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR2_DX4GTR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR2_DX4GTR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR2_DX4GTR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR2_DX4GTR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GTR3               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GTR3           */
/* Source filename: pub_lpddr4.csr, line: 3396                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GTR3.DX4GTR3_field  */
/* Source filename: pub_lpddr4.csr, line: 3399                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR3_DX4GTR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR3_DX4GTR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR3_DX4GTR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR3_DX4GTR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR3_DX4GTR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR3_DX4GTR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR3_DX4GTR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR3_DX4GTR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GTR3_DX4GTR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4RSR0               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4RSR0           */
/* Source filename: pub_lpddr4.csr, line: 3405                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4RSR0.DX4RSR0_field  */
/* Source filename: pub_lpddr4.csr, line: 3409                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR0_DX4RSR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR0_DX4RSR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR0_DX4RSR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR0_DX4RSR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR0_DX4RSR0_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR0_DX4RSR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR0_DX4RSR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR0_DX4RSR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR0_DX4RSR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4RSR1               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4RSR1           */
/* Source filename: pub_lpddr4.csr, line: 3415                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4RSR1.DX4RSR1_field  */
/* Source filename: pub_lpddr4.csr, line: 3419                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR1_DX4RSR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR1_DX4RSR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR1_DX4RSR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR1_DX4RSR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR1_DX4RSR1_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR1_DX4RSR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR1_DX4RSR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR1_DX4RSR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR1_DX4RSR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4RSR2               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4RSR2           */
/* Source filename: pub_lpddr4.csr, line: 3425                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4RSR2.DX4RSR2_field  */
/* Source filename: pub_lpddr4.csr, line: 3429                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR2_DX4RSR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR2_DX4RSR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR2_DX4RSR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR2_DX4RSR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR2_DX4RSR2_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR2_DX4RSR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR2_DX4RSR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR2_DX4RSR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR2_DX4RSR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4RSR3               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4RSR3           */
/* Source filename: pub_lpddr4.csr, line: 3435                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4RSR3.DX4RSR3_field  */
/* Source filename: pub_lpddr4.csr, line: 3439                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR3_DX4RSR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR3_DX4RSR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR3_DX4RSR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR3_DX4RSR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR3_DX4RSR3_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR3_DX4RSR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR3_DX4RSR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR3_DX4RSR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4RSR3_DX4RSR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GSR0               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GSR0           */
/* Source filename: pub_lpddr4.csr, line: 3445                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GSR0.DX4GSR0_field  */
/* Source filename: pub_lpddr4.csr, line: 3449                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR0_DX4GSR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR0_DX4GSR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR0_DX4GSR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR0_DX4GSR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR0_DX4GSR0_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR0_DX4GSR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR0_DX4GSR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR0_DX4GSR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR0_DX4GSR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GSR1               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GSR1           */
/* Source filename: pub_lpddr4.csr, line: 3455                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GSR1.DX4GSR1_field  */
/* Source filename: pub_lpddr4.csr, line: 3459                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR1_DX4GSR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR1_DX4GSR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR1_DX4GSR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR1_DX4GSR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR1_DX4GSR1_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR1_DX4GSR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR1_DX4GSR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR1_DX4GSR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR1_DX4GSR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GSR2               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GSR2           */
/* Source filename: pub_lpddr4.csr, line: 3465                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GSR2.DX4GSR2_field  */
/* Source filename: pub_lpddr4.csr, line: 3469                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR2_DX4GSR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR2_DX4GSR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR2_DX4GSR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR2_DX4GSR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR2_DX4GSR2_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR2_DX4GSR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR2_DX4GSR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR2_DX4GSR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR2_DX4GSR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GSR3               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GSR3           */
/* Source filename: pub_lpddr4.csr, line: 3475                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GSR3.DX4GSR3_field  */
/* Source filename: pub_lpddr4.csr, line: 3479                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR3_DX4GSR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR3_DX4GSR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR3_DX4GSR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR3_DX4GSR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR3_DX4GSR3_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR3_DX4GSR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR3_DX4GSR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR3_DX4GSR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR3_DX4GSR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GSR4               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GSR4           */
/* Source filename: pub_lpddr4.csr, line: 3485                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GSR4.DX4GSR4_field  */
/* Source filename: pub_lpddr4.csr, line: 3489                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR4_DX4GSR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR4_DX4GSR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR4_DX4GSR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR4_DX4GSR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR4_DX4GSR4_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR4_DX4GSR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR4_DX4GSR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR4_DX4GSR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR4_DX4GSR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GSR5               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GSR5           */
/* Source filename: pub_lpddr4.csr, line: 3495                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GSR5.DX4GSR5_field  */
/* Source filename: pub_lpddr4.csr, line: 3499                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR5_DX4GSR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR5_DX4GSR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR5_DX4GSR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR5_DX4GSR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR5_DX4GSR5_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR5_DX4GSR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR5_DX4GSR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR5_DX4GSR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR5_DX4GSR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GSR6               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GSR6           */
/* Source filename: pub_lpddr4.csr, line: 3505                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4GSR6.DX4GSR6_field  */
/* Source filename: pub_lpddr4.csr, line: 3509                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR6_DX4GSR6_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR6_DX4GSR6_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR6_DX4GSR6_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR6_DX4GSR6_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR6_DX4GSR6_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR6_DX4GSR6_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR6_DX4GSR6_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR6_DX4GSR6_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4GSR6_DX4GSR6_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR0               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR0           */
/* Source filename: pub_lpddr4.csr, line: 3515                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR0.DX5GCR0_field  */
/* Source filename: pub_lpddr4.csr, line: 3518                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR0_DX5GCR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR0_DX5GCR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR0_DX5GCR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR0_DX5GCR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR0_DX5GCR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR0_DX5GCR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR0_DX5GCR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR0_DX5GCR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR0_DX5GCR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR1               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR1           */
/* Source filename: pub_lpddr4.csr, line: 3524                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR1.DX5GCR1_field  */
/* Source filename: pub_lpddr4.csr, line: 3527                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR1_DX5GCR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR1_DX5GCR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR1_DX5GCR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR1_DX5GCR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR1_DX5GCR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR1_DX5GCR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR1_DX5GCR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR1_DX5GCR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR1_DX5GCR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR2               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR2           */
/* Source filename: pub_lpddr4.csr, line: 3533                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR2.DX5GCR2_field  */
/* Source filename: pub_lpddr4.csr, line: 3536                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR2_DX5GCR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR2_DX5GCR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR2_DX5GCR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR2_DX5GCR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR2_DX5GCR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR2_DX5GCR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR2_DX5GCR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR2_DX5GCR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR2_DX5GCR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR3               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR3           */
/* Source filename: pub_lpddr4.csr, line: 3542                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR3.DX5GCR3_field  */
/* Source filename: pub_lpddr4.csr, line: 3545                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR3_DX5GCR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR3_DX5GCR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR3_DX5GCR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR3_DX5GCR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR3_DX5GCR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR3_DX5GCR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR3_DX5GCR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR3_DX5GCR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR3_DX5GCR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR4               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR4           */
/* Source filename: pub_lpddr4.csr, line: 3551                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR4.DX5GCR4_field  */
/* Source filename: pub_lpddr4.csr, line: 3554                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR4_DX5GCR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR4_DX5GCR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR4_DX5GCR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR4_DX5GCR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR4_DX5GCR4_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR4_DX5GCR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR4_DX5GCR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR4_DX5GCR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR4_DX5GCR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR5               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR5           */
/* Source filename: pub_lpddr4.csr, line: 3560                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR5.DX5GCR5_field  */
/* Source filename: pub_lpddr4.csr, line: 3563                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR5_DX5GCR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR5_DX5GCR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR5_DX5GCR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR5_DX5GCR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR5_DX5GCR5_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR5_DX5GCR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR5_DX5GCR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR5_DX5GCR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR5_DX5GCR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR6               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR6           */
/* Source filename: pub_lpddr4.csr, line: 3569                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR6.DX5GCR6_field  */
/* Source filename: pub_lpddr4.csr, line: 3572                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR6_DX5GCR6_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR6_DX5GCR6_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR6_DX5GCR6_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR6_DX5GCR6_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR6_DX5GCR6_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR6_DX5GCR6_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR6_DX5GCR6_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR6_DX5GCR6_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR6_DX5GCR6_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR7               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR7           */
/* Source filename: pub_lpddr4.csr, line: 3578                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR7.DX5GCR7_field  */
/* Source filename: pub_lpddr4.csr, line: 3581                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR7_DX5GCR7_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR7_DX5GCR7_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR7_DX5GCR7_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR7_DX5GCR7_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR7_DX5GCR7_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR7_DX5GCR7_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR7_DX5GCR7_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR7_DX5GCR7_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR7_DX5GCR7_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR8               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR8           */
/* Source filename: pub_lpddr4.csr, line: 3587                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR8.DX5GCR8_field  */
/* Source filename: pub_lpddr4.csr, line: 3590                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR8_DX5GCR8_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR8_DX5GCR8_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR8_DX5GCR8_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR8_DX5GCR8_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR8_DX5GCR8_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR8_DX5GCR8_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR8_DX5GCR8_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR8_DX5GCR8_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR8_DX5GCR8_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR9               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR9           */
/* Source filename: pub_lpddr4.csr, line: 3596                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GCR9.DX5GCR9_field  */
/* Source filename: pub_lpddr4.csr, line: 3599                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR9_DX5GCR9_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR9_DX5GCR9_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR9_DX5GCR9_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR9_DX5GCR9_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR9_DX5GCR9_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR9_DX5GCR9_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR9_DX5GCR9_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR9_DX5GCR9_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GCR9_DX5GCR9_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5BDLR0              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5BDLR0          */
/* Source filename: pub_lpddr4.csr, line: 3605                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5BDLR0.DX5BDLR0_field */
/* Source filename: pub_lpddr4.csr, line: 3608                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR0_DX5BDLR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR0_DX5BDLR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR0_DX5BDLR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR0_DX5BDLR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR0_DX5BDLR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR0_DX5BDLR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR0_DX5BDLR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR0_DX5BDLR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR0_DX5BDLR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5BDLR1              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5BDLR1          */
/* Source filename: pub_lpddr4.csr, line: 3614                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5BDLR1.DX5BDLR1_field */
/* Source filename: pub_lpddr4.csr, line: 3617                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR1_DX5BDLR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR1_DX5BDLR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR1_DX5BDLR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR1_DX5BDLR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR1_DX5BDLR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR1_DX5BDLR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR1_DX5BDLR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR1_DX5BDLR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR1_DX5BDLR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5BDLR2              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5BDLR2          */
/* Source filename: pub_lpddr4.csr, line: 3623                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5BDLR2.DX5BDLR2_field */
/* Source filename: pub_lpddr4.csr, line: 3626                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR2_DX5BDLR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR2_DX5BDLR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR2_DX5BDLR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR2_DX5BDLR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR2_DX5BDLR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR2_DX5BDLR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR2_DX5BDLR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR2_DX5BDLR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR2_DX5BDLR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5BDLR3              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5BDLR3          */
/* Source filename: pub_lpddr4.csr, line: 3632                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5BDLR3.DX5BDLR3_field */
/* Source filename: pub_lpddr4.csr, line: 3635                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR3_DX5BDLR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR3_DX5BDLR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR3_DX5BDLR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR3_DX5BDLR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR3_DX5BDLR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR3_DX5BDLR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR3_DX5BDLR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR3_DX5BDLR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR3_DX5BDLR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5BDLR4              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5BDLR4          */
/* Source filename: pub_lpddr4.csr, line: 3641                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5BDLR4.DX5BDLR4_field */
/* Source filename: pub_lpddr4.csr, line: 3644                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR4_DX5BDLR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR4_DX5BDLR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR4_DX5BDLR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR4_DX5BDLR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR4_DX5BDLR4_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR4_DX5BDLR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR4_DX5BDLR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR4_DX5BDLR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR4_DX5BDLR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5BDLR5              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5BDLR5          */
/* Source filename: pub_lpddr4.csr, line: 3650                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5BDLR5.DX5BDLR5_field */
/* Source filename: pub_lpddr4.csr, line: 3653                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR5_DX5BDLR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR5_DX5BDLR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR5_DX5BDLR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR5_DX5BDLR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR5_DX5BDLR5_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR5_DX5BDLR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR5_DX5BDLR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR5_DX5BDLR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR5_DX5BDLR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5BDLR6              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5BDLR6          */
/* Source filename: pub_lpddr4.csr, line: 3659                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5BDLR6.DX5BDLR6_field */
/* Source filename: pub_lpddr4.csr, line: 3662                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR6_DX5BDLR6_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR6_DX5BDLR6_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR6_DX5BDLR6_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR6_DX5BDLR6_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR6_DX5BDLR6_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR6_DX5BDLR6_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR6_DX5BDLR6_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR6_DX5BDLR6_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5BDLR6_DX5BDLR6_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5LCDLR0             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5LCDLR0         */
/* Source filename: pub_lpddr4.csr, line: 3668                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5LCDLR0.DX5LCDLR0_field */
/* Source filename: pub_lpddr4.csr, line: 3671                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR0_DX5LCDLR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR0_DX5LCDLR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR0_DX5LCDLR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR0_DX5LCDLR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR0_DX5LCDLR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR0_DX5LCDLR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR0_DX5LCDLR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR0_DX5LCDLR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR0_DX5LCDLR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5LCDLR1             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5LCDLR1         */
/* Source filename: pub_lpddr4.csr, line: 3677                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5LCDLR1.DX5LCDLR1_field */
/* Source filename: pub_lpddr4.csr, line: 3680                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR1_DX5LCDLR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR1_DX5LCDLR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR1_DX5LCDLR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR1_DX5LCDLR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR1_DX5LCDLR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR1_DX5LCDLR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR1_DX5LCDLR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR1_DX5LCDLR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR1_DX5LCDLR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5LCDLR2             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5LCDLR2         */
/* Source filename: pub_lpddr4.csr, line: 3686                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5LCDLR2.DX5LCDLR2_field */
/* Source filename: pub_lpddr4.csr, line: 3689                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR2_DX5LCDLR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR2_DX5LCDLR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR2_DX5LCDLR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR2_DX5LCDLR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR2_DX5LCDLR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR2_DX5LCDLR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR2_DX5LCDLR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR2_DX5LCDLR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR2_DX5LCDLR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5LCDLR3             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5LCDLR3         */
/* Source filename: pub_lpddr4.csr, line: 3695                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5LCDLR3.DX5LCDLR3_field */
/* Source filename: pub_lpddr4.csr, line: 3698                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR3_DX5LCDLR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR3_DX5LCDLR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR3_DX5LCDLR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR3_DX5LCDLR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR3_DX5LCDLR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR3_DX5LCDLR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR3_DX5LCDLR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR3_DX5LCDLR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR3_DX5LCDLR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5LCDLR4             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5LCDLR4         */
/* Source filename: pub_lpddr4.csr, line: 3704                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5LCDLR4.DX5LCDLR4_field */
/* Source filename: pub_lpddr4.csr, line: 3707                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR4_DX5LCDLR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR4_DX5LCDLR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR4_DX5LCDLR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR4_DX5LCDLR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR4_DX5LCDLR4_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR4_DX5LCDLR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR4_DX5LCDLR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR4_DX5LCDLR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR4_DX5LCDLR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5LCDLR5             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5LCDLR5         */
/* Source filename: pub_lpddr4.csr, line: 3713                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5LCDLR5.DX5LCDLR5_field */
/* Source filename: pub_lpddr4.csr, line: 3716                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR5_DX5LCDLR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR5_DX5LCDLR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR5_DX5LCDLR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR5_DX5LCDLR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR5_DX5LCDLR5_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR5_DX5LCDLR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR5_DX5LCDLR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR5_DX5LCDLR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5LCDLR5_DX5LCDLR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5MDLR0              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5MDLR0          */
/* Source filename: pub_lpddr4.csr, line: 3722                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5MDLR0.DX5MDLR0_field */
/* Source filename: pub_lpddr4.csr, line: 3725                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR0_DX5MDLR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR0_DX5MDLR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR0_DX5MDLR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR0_DX5MDLR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR0_DX5MDLR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR0_DX5MDLR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR0_DX5MDLR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR0_DX5MDLR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR0_DX5MDLR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5MDLR1              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5MDLR1          */
/* Source filename: pub_lpddr4.csr, line: 3731                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5MDLR1.DX5MDLR1_field */
/* Source filename: pub_lpddr4.csr, line: 3734                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR1_DX5MDLR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR1_DX5MDLR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR1_DX5MDLR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR1_DX5MDLR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR1_DX5MDLR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR1_DX5MDLR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR1_DX5MDLR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR1_DX5MDLR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5MDLR1_DX5MDLR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GTR0               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GTR0           */
/* Source filename: pub_lpddr4.csr, line: 3740                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GTR0.DX5GTR0_field  */
/* Source filename: pub_lpddr4.csr, line: 3743                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR0_DX5GTR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR0_DX5GTR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR0_DX5GTR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR0_DX5GTR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR0_DX5GTR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR0_DX5GTR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR0_DX5GTR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR0_DX5GTR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR0_DX5GTR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GTR1               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GTR1           */
/* Source filename: pub_lpddr4.csr, line: 3749                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GTR1.DX5GTR1_field  */
/* Source filename: pub_lpddr4.csr, line: 3752                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR1_DX5GTR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR1_DX5GTR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR1_DX5GTR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR1_DX5GTR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR1_DX5GTR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR1_DX5GTR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR1_DX5GTR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR1_DX5GTR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR1_DX5GTR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GTR2               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GTR2           */
/* Source filename: pub_lpddr4.csr, line: 3758                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GTR2.DX5GTR2_field  */
/* Source filename: pub_lpddr4.csr, line: 3761                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR2_DX5GTR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR2_DX5GTR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR2_DX5GTR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR2_DX5GTR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR2_DX5GTR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR2_DX5GTR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR2_DX5GTR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR2_DX5GTR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR2_DX5GTR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GTR3               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GTR3           */
/* Source filename: pub_lpddr4.csr, line: 3767                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GTR3.DX5GTR3_field  */
/* Source filename: pub_lpddr4.csr, line: 3770                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR3_DX5GTR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR3_DX5GTR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR3_DX5GTR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR3_DX5GTR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR3_DX5GTR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR3_DX5GTR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR3_DX5GTR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR3_DX5GTR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GTR3_DX5GTR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5RSR0               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5RSR0           */
/* Source filename: pub_lpddr4.csr, line: 3776                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5RSR0.DX5RSR0_field  */
/* Source filename: pub_lpddr4.csr, line: 3780                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR0_DX5RSR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR0_DX5RSR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR0_DX5RSR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR0_DX5RSR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR0_DX5RSR0_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR0_DX5RSR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR0_DX5RSR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR0_DX5RSR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR0_DX5RSR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5RSR1               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5RSR1           */
/* Source filename: pub_lpddr4.csr, line: 3786                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5RSR1.DX5RSR1_field  */
/* Source filename: pub_lpddr4.csr, line: 3790                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR1_DX5RSR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR1_DX5RSR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR1_DX5RSR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR1_DX5RSR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR1_DX5RSR1_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR1_DX5RSR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR1_DX5RSR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR1_DX5RSR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR1_DX5RSR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5RSR2               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5RSR2           */
/* Source filename: pub_lpddr4.csr, line: 3796                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5RSR2.DX5RSR2_field  */
/* Source filename: pub_lpddr4.csr, line: 3800                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR2_DX5RSR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR2_DX5RSR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR2_DX5RSR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR2_DX5RSR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR2_DX5RSR2_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR2_DX5RSR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR2_DX5RSR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR2_DX5RSR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR2_DX5RSR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5RSR3               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5RSR3           */
/* Source filename: pub_lpddr4.csr, line: 3806                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5RSR3.DX5RSR3_field  */
/* Source filename: pub_lpddr4.csr, line: 3810                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR3_DX5RSR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR3_DX5RSR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR3_DX5RSR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR3_DX5RSR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR3_DX5RSR3_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR3_DX5RSR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR3_DX5RSR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR3_DX5RSR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5RSR3_DX5RSR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GSR0               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GSR0           */
/* Source filename: pub_lpddr4.csr, line: 3816                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GSR0.DX5GSR0_field  */
/* Source filename: pub_lpddr4.csr, line: 3820                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR0_DX5GSR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR0_DX5GSR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR0_DX5GSR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR0_DX5GSR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR0_DX5GSR0_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR0_DX5GSR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR0_DX5GSR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR0_DX5GSR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR0_DX5GSR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GSR1               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GSR1           */
/* Source filename: pub_lpddr4.csr, line: 3826                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GSR1.DX5GSR1_field  */
/* Source filename: pub_lpddr4.csr, line: 3830                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR1_DX5GSR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR1_DX5GSR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR1_DX5GSR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR1_DX5GSR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR1_DX5GSR1_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR1_DX5GSR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR1_DX5GSR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR1_DX5GSR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR1_DX5GSR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GSR2               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GSR2           */
/* Source filename: pub_lpddr4.csr, line: 3836                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GSR2.DX5GSR2_field  */
/* Source filename: pub_lpddr4.csr, line: 3840                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR2_DX5GSR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR2_DX5GSR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR2_DX5GSR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR2_DX5GSR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR2_DX5GSR2_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR2_DX5GSR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR2_DX5GSR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR2_DX5GSR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR2_DX5GSR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GSR3               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GSR3           */
/* Source filename: pub_lpddr4.csr, line: 3846                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GSR3.DX5GSR3_field  */
/* Source filename: pub_lpddr4.csr, line: 3850                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR3_DX5GSR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR3_DX5GSR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR3_DX5GSR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR3_DX5GSR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR3_DX5GSR3_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR3_DX5GSR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR3_DX5GSR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR3_DX5GSR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR3_DX5GSR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GSR4               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GSR4           */
/* Source filename: pub_lpddr4.csr, line: 3856                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GSR4.DX5GSR4_field  */
/* Source filename: pub_lpddr4.csr, line: 3860                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR4_DX5GSR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR4_DX5GSR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR4_DX5GSR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR4_DX5GSR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR4_DX5GSR4_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR4_DX5GSR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR4_DX5GSR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR4_DX5GSR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR4_DX5GSR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GSR5               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GSR5           */
/* Source filename: pub_lpddr4.csr, line: 3866                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GSR5.DX5GSR5_field  */
/* Source filename: pub_lpddr4.csr, line: 3870                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR5_DX5GSR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR5_DX5GSR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR5_DX5GSR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR5_DX5GSR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR5_DX5GSR5_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR5_DX5GSR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR5_DX5GSR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR5_DX5GSR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR5_DX5GSR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GSR6               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GSR6           */
/* Source filename: pub_lpddr4.csr, line: 3876                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX5GSR6.DX5GSR6_field  */
/* Source filename: pub_lpddr4.csr, line: 3880                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR6_DX5GSR6_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR6_DX5GSR6_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR6_DX5GSR6_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR6_DX5GSR6_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR6_DX5GSR6_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR6_DX5GSR6_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR6_DX5GSR6_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR6_DX5GSR6_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX5GSR6_DX5GSR6_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR0               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR0           */
/* Source filename: pub_lpddr4.csr, line: 3886                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR0.DX6GCR0_field  */
/* Source filename: pub_lpddr4.csr, line: 3889                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR0_DX6GCR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR0_DX6GCR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR0_DX6GCR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR0_DX6GCR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR0_DX6GCR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR0_DX6GCR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR0_DX6GCR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR0_DX6GCR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR0_DX6GCR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR1               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR1           */
/* Source filename: pub_lpddr4.csr, line: 3895                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR1.DX6GCR1_field  */
/* Source filename: pub_lpddr4.csr, line: 3898                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR1_DX6GCR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR1_DX6GCR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR1_DX6GCR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR1_DX6GCR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR1_DX6GCR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR1_DX6GCR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR1_DX6GCR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR1_DX6GCR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR1_DX6GCR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR2               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR2           */
/* Source filename: pub_lpddr4.csr, line: 3904                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR2.DX6GCR2_field  */
/* Source filename: pub_lpddr4.csr, line: 3907                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR2_DX6GCR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR2_DX6GCR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR2_DX6GCR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR2_DX6GCR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR2_DX6GCR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR2_DX6GCR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR2_DX6GCR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR2_DX6GCR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR2_DX6GCR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR3               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR3           */
/* Source filename: pub_lpddr4.csr, line: 3913                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR3.DX6GCR3_field  */
/* Source filename: pub_lpddr4.csr, line: 3916                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR3_DX6GCR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR3_DX6GCR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR3_DX6GCR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR3_DX6GCR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR3_DX6GCR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR3_DX6GCR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR3_DX6GCR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR3_DX6GCR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR3_DX6GCR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR4               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR4           */
/* Source filename: pub_lpddr4.csr, line: 3922                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR4.DX6GCR4_field  */
/* Source filename: pub_lpddr4.csr, line: 3925                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR4_DX6GCR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR4_DX6GCR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR4_DX6GCR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR4_DX6GCR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR4_DX6GCR4_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR4_DX6GCR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR4_DX6GCR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR4_DX6GCR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR4_DX6GCR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR5               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR5           */
/* Source filename: pub_lpddr4.csr, line: 3931                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR5.DX6GCR5_field  */
/* Source filename: pub_lpddr4.csr, line: 3934                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR5_DX6GCR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR5_DX6GCR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR5_DX6GCR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR5_DX6GCR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR5_DX6GCR5_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR5_DX6GCR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR5_DX6GCR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR5_DX6GCR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR5_DX6GCR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR6               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR6           */
/* Source filename: pub_lpddr4.csr, line: 3940                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR6.DX6GCR6_field  */
/* Source filename: pub_lpddr4.csr, line: 3943                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR6_DX6GCR6_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR6_DX6GCR6_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR6_DX6GCR6_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR6_DX6GCR6_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR6_DX6GCR6_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR6_DX6GCR6_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR6_DX6GCR6_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR6_DX6GCR6_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR6_DX6GCR6_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR7               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR7           */
/* Source filename: pub_lpddr4.csr, line: 3949                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR7.DX6GCR7_field  */
/* Source filename: pub_lpddr4.csr, line: 3952                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR7_DX6GCR7_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR7_DX6GCR7_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR7_DX6GCR7_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR7_DX6GCR7_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR7_DX6GCR7_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR7_DX6GCR7_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR7_DX6GCR7_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR7_DX6GCR7_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR7_DX6GCR7_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR8               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR8           */
/* Source filename: pub_lpddr4.csr, line: 3958                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR8.DX6GCR8_field  */
/* Source filename: pub_lpddr4.csr, line: 3961                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR8_DX6GCR8_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR8_DX6GCR8_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR8_DX6GCR8_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR8_DX6GCR8_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR8_DX6GCR8_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR8_DX6GCR8_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR8_DX6GCR8_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR8_DX6GCR8_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR8_DX6GCR8_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR9               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR9           */
/* Source filename: pub_lpddr4.csr, line: 3967                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GCR9.DX6GCR9_field  */
/* Source filename: pub_lpddr4.csr, line: 3970                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR9_DX6GCR9_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR9_DX6GCR9_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR9_DX6GCR9_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR9_DX6GCR9_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR9_DX6GCR9_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR9_DX6GCR9_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR9_DX6GCR9_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR9_DX6GCR9_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GCR9_DX6GCR9_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6BDLR0              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6BDLR0          */
/* Source filename: pub_lpddr4.csr, line: 3976                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6BDLR0.DX6BDLR0_field */
/* Source filename: pub_lpddr4.csr, line: 3979                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR0_DX6BDLR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR0_DX6BDLR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR0_DX6BDLR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR0_DX6BDLR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR0_DX6BDLR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR0_DX6BDLR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR0_DX6BDLR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR0_DX6BDLR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR0_DX6BDLR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6BDLR1              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6BDLR1          */
/* Source filename: pub_lpddr4.csr, line: 3985                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6BDLR1.DX6BDLR1_field */
/* Source filename: pub_lpddr4.csr, line: 3988                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR1_DX6BDLR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR1_DX6BDLR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR1_DX6BDLR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR1_DX6BDLR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR1_DX6BDLR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR1_DX6BDLR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR1_DX6BDLR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR1_DX6BDLR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR1_DX6BDLR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6BDLR2              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6BDLR2          */
/* Source filename: pub_lpddr4.csr, line: 3994                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6BDLR2.DX6BDLR2_field */
/* Source filename: pub_lpddr4.csr, line: 3997                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR2_DX6BDLR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR2_DX6BDLR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR2_DX6BDLR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR2_DX6BDLR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR2_DX6BDLR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR2_DX6BDLR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR2_DX6BDLR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR2_DX6BDLR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR2_DX6BDLR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6BDLR3              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6BDLR3          */
/* Source filename: pub_lpddr4.csr, line: 4003                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6BDLR3.DX6BDLR3_field */
/* Source filename: pub_lpddr4.csr, line: 4006                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR3_DX6BDLR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR3_DX6BDLR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR3_DX6BDLR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR3_DX6BDLR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR3_DX6BDLR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR3_DX6BDLR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR3_DX6BDLR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR3_DX6BDLR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR3_DX6BDLR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6BDLR4              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6BDLR4          */
/* Source filename: pub_lpddr4.csr, line: 4012                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6BDLR4.DX6BDLR4_field */
/* Source filename: pub_lpddr4.csr, line: 4015                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR4_DX6BDLR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR4_DX6BDLR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR4_DX6BDLR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR4_DX6BDLR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR4_DX6BDLR4_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR4_DX6BDLR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR4_DX6BDLR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR4_DX6BDLR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR4_DX6BDLR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6BDLR5              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6BDLR5          */
/* Source filename: pub_lpddr4.csr, line: 4021                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6BDLR5.DX6BDLR5_field */
/* Source filename: pub_lpddr4.csr, line: 4024                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR5_DX6BDLR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR5_DX6BDLR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR5_DX6BDLR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR5_DX6BDLR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR5_DX6BDLR5_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR5_DX6BDLR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR5_DX6BDLR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR5_DX6BDLR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR5_DX6BDLR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6BDLR6              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6BDLR6          */
/* Source filename: pub_lpddr4.csr, line: 4030                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6BDLR6.DX6BDLR6_field */
/* Source filename: pub_lpddr4.csr, line: 4033                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR6_DX6BDLR6_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR6_DX6BDLR6_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR6_DX6BDLR6_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR6_DX6BDLR6_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR6_DX6BDLR6_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR6_DX6BDLR6_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR6_DX6BDLR6_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR6_DX6BDLR6_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6BDLR6_DX6BDLR6_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6LCDLR0             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6LCDLR0         */
/* Source filename: pub_lpddr4.csr, line: 4039                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6LCDLR0.DX6LCDLR0_field */
/* Source filename: pub_lpddr4.csr, line: 4042                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR0_DX6LCDLR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR0_DX6LCDLR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR0_DX6LCDLR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR0_DX6LCDLR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR0_DX6LCDLR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR0_DX6LCDLR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR0_DX6LCDLR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR0_DX6LCDLR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR0_DX6LCDLR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6LCDLR1             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6LCDLR1         */
/* Source filename: pub_lpddr4.csr, line: 4048                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6LCDLR1.DX6LCDLR1_field */
/* Source filename: pub_lpddr4.csr, line: 4051                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR1_DX6LCDLR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR1_DX6LCDLR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR1_DX6LCDLR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR1_DX6LCDLR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR1_DX6LCDLR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR1_DX6LCDLR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR1_DX6LCDLR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR1_DX6LCDLR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR1_DX6LCDLR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6LCDLR2             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6LCDLR2         */
/* Source filename: pub_lpddr4.csr, line: 4057                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6LCDLR2.DX6LCDLR2_field */
/* Source filename: pub_lpddr4.csr, line: 4060                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR2_DX6LCDLR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR2_DX6LCDLR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR2_DX6LCDLR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR2_DX6LCDLR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR2_DX6LCDLR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR2_DX6LCDLR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR2_DX6LCDLR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR2_DX6LCDLR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR2_DX6LCDLR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6LCDLR3             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6LCDLR3         */
/* Source filename: pub_lpddr4.csr, line: 4066                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6LCDLR3.DX6LCDLR3_field */
/* Source filename: pub_lpddr4.csr, line: 4069                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR3_DX6LCDLR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR3_DX6LCDLR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR3_DX6LCDLR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR3_DX6LCDLR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR3_DX6LCDLR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR3_DX6LCDLR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR3_DX6LCDLR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR3_DX6LCDLR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR3_DX6LCDLR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6LCDLR4             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6LCDLR4         */
/* Source filename: pub_lpddr4.csr, line: 4075                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6LCDLR4.DX6LCDLR4_field */
/* Source filename: pub_lpddr4.csr, line: 4078                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR4_DX6LCDLR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR4_DX6LCDLR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR4_DX6LCDLR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR4_DX6LCDLR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR4_DX6LCDLR4_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR4_DX6LCDLR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR4_DX6LCDLR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR4_DX6LCDLR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR4_DX6LCDLR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6LCDLR5             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6LCDLR5         */
/* Source filename: pub_lpddr4.csr, line: 4084                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6LCDLR5.DX6LCDLR5_field */
/* Source filename: pub_lpddr4.csr, line: 4087                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR5_DX6LCDLR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR5_DX6LCDLR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR5_DX6LCDLR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR5_DX6LCDLR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR5_DX6LCDLR5_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR5_DX6LCDLR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR5_DX6LCDLR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR5_DX6LCDLR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6LCDLR5_DX6LCDLR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6MDLR0              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6MDLR0          */
/* Source filename: pub_lpddr4.csr, line: 4093                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6MDLR0.DX6MDLR0_field */
/* Source filename: pub_lpddr4.csr, line: 4096                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR0_DX6MDLR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR0_DX6MDLR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR0_DX6MDLR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR0_DX6MDLR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR0_DX6MDLR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR0_DX6MDLR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR0_DX6MDLR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR0_DX6MDLR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR0_DX6MDLR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6MDLR1              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6MDLR1          */
/* Source filename: pub_lpddr4.csr, line: 4102                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6MDLR1.DX6MDLR1_field */
/* Source filename: pub_lpddr4.csr, line: 4105                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR1_DX6MDLR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR1_DX6MDLR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR1_DX6MDLR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR1_DX6MDLR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR1_DX6MDLR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR1_DX6MDLR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR1_DX6MDLR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR1_DX6MDLR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6MDLR1_DX6MDLR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GTR0               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GTR0           */
/* Source filename: pub_lpddr4.csr, line: 4111                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GTR0.DX6GTR0_field  */
/* Source filename: pub_lpddr4.csr, line: 4114                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR0_DX6GTR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR0_DX6GTR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR0_DX6GTR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR0_DX6GTR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR0_DX6GTR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR0_DX6GTR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR0_DX6GTR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR0_DX6GTR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR0_DX6GTR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GTR1               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GTR1           */
/* Source filename: pub_lpddr4.csr, line: 4120                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GTR1.DX6GTR1_field  */
/* Source filename: pub_lpddr4.csr, line: 4123                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR1_DX6GTR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR1_DX6GTR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR1_DX6GTR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR1_DX6GTR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR1_DX6GTR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR1_DX6GTR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR1_DX6GTR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR1_DX6GTR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR1_DX6GTR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GTR2               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GTR2           */
/* Source filename: pub_lpddr4.csr, line: 4129                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GTR2.DX6GTR2_field  */
/* Source filename: pub_lpddr4.csr, line: 4132                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR2_DX6GTR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR2_DX6GTR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR2_DX6GTR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR2_DX6GTR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR2_DX6GTR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR2_DX6GTR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR2_DX6GTR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR2_DX6GTR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR2_DX6GTR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GTR3               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GTR3           */
/* Source filename: pub_lpddr4.csr, line: 4138                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GTR3.DX6GTR3_field  */
/* Source filename: pub_lpddr4.csr, line: 4141                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR3_DX6GTR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR3_DX6GTR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR3_DX6GTR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR3_DX6GTR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR3_DX6GTR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR3_DX6GTR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR3_DX6GTR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR3_DX6GTR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GTR3_DX6GTR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6RSR0               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6RSR0           */
/* Source filename: pub_lpddr4.csr, line: 4147                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6RSR0.DX6RSR0_field  */
/* Source filename: pub_lpddr4.csr, line: 4151                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR0_DX6RSR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR0_DX6RSR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR0_DX6RSR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR0_DX6RSR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR0_DX6RSR0_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR0_DX6RSR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR0_DX6RSR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR0_DX6RSR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR0_DX6RSR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6RSR1               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6RSR1           */
/* Source filename: pub_lpddr4.csr, line: 4157                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6RSR1.DX6RSR1_field  */
/* Source filename: pub_lpddr4.csr, line: 4161                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR1_DX6RSR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR1_DX6RSR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR1_DX6RSR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR1_DX6RSR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR1_DX6RSR1_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR1_DX6RSR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR1_DX6RSR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR1_DX6RSR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR1_DX6RSR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6RSR2               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6RSR2           */
/* Source filename: pub_lpddr4.csr, line: 4167                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6RSR2.DX6RSR2_field  */
/* Source filename: pub_lpddr4.csr, line: 4171                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR2_DX6RSR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR2_DX6RSR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR2_DX6RSR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR2_DX6RSR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR2_DX6RSR2_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR2_DX6RSR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR2_DX6RSR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR2_DX6RSR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR2_DX6RSR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6RSR3               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6RSR3           */
/* Source filename: pub_lpddr4.csr, line: 4177                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6RSR3.DX6RSR3_field  */
/* Source filename: pub_lpddr4.csr, line: 4181                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR3_DX6RSR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR3_DX6RSR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR3_DX6RSR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR3_DX6RSR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR3_DX6RSR3_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR3_DX6RSR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR3_DX6RSR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR3_DX6RSR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6RSR3_DX6RSR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GSR0               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GSR0           */
/* Source filename: pub_lpddr4.csr, line: 4187                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GSR0.DX6GSR0_field  */
/* Source filename: pub_lpddr4.csr, line: 4191                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR0_DX6GSR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR0_DX6GSR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR0_DX6GSR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR0_DX6GSR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR0_DX6GSR0_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR0_DX6GSR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR0_DX6GSR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR0_DX6GSR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR0_DX6GSR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GSR1               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GSR1           */
/* Source filename: pub_lpddr4.csr, line: 4197                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GSR1.DX6GSR1_field  */
/* Source filename: pub_lpddr4.csr, line: 4201                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR1_DX6GSR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR1_DX6GSR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR1_DX6GSR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR1_DX6GSR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR1_DX6GSR1_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR1_DX6GSR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR1_DX6GSR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR1_DX6GSR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR1_DX6GSR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GSR2               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GSR2           */
/* Source filename: pub_lpddr4.csr, line: 4207                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GSR2.DX6GSR2_field  */
/* Source filename: pub_lpddr4.csr, line: 4211                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR2_DX6GSR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR2_DX6GSR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR2_DX6GSR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR2_DX6GSR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR2_DX6GSR2_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR2_DX6GSR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR2_DX6GSR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR2_DX6GSR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR2_DX6GSR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GSR3               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GSR3           */
/* Source filename: pub_lpddr4.csr, line: 4217                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GSR3.DX6GSR3_field  */
/* Source filename: pub_lpddr4.csr, line: 4221                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR3_DX6GSR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR3_DX6GSR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR3_DX6GSR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR3_DX6GSR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR3_DX6GSR3_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR3_DX6GSR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR3_DX6GSR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR3_DX6GSR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR3_DX6GSR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GSR4               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GSR4           */
/* Source filename: pub_lpddr4.csr, line: 4227                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GSR4.DX6GSR4_field  */
/* Source filename: pub_lpddr4.csr, line: 4231                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR4_DX6GSR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR4_DX6GSR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR4_DX6GSR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR4_DX6GSR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR4_DX6GSR4_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR4_DX6GSR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR4_DX6GSR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR4_DX6GSR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR4_DX6GSR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GSR5               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GSR5           */
/* Source filename: pub_lpddr4.csr, line: 4237                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GSR5.DX6GSR5_field  */
/* Source filename: pub_lpddr4.csr, line: 4241                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR5_DX6GSR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR5_DX6GSR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR5_DX6GSR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR5_DX6GSR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR5_DX6GSR5_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR5_DX6GSR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR5_DX6GSR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR5_DX6GSR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR5_DX6GSR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GSR6               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GSR6           */
/* Source filename: pub_lpddr4.csr, line: 4247                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX6GSR6.DX6GSR6_field  */
/* Source filename: pub_lpddr4.csr, line: 4251                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR6_DX6GSR6_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR6_DX6GSR6_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR6_DX6GSR6_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR6_DX6GSR6_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR6_DX6GSR6_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR6_DX6GSR6_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR6_DX6GSR6_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR6_DX6GSR6_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX6GSR6_DX6GSR6_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR0               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR0           */
/* Source filename: pub_lpddr4.csr, line: 4257                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR0.DX7GCR0_field  */
/* Source filename: pub_lpddr4.csr, line: 4260                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR0_DX7GCR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR0_DX7GCR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR0_DX7GCR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR0_DX7GCR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR0_DX7GCR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR0_DX7GCR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR0_DX7GCR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR0_DX7GCR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR0_DX7GCR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR1               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR1           */
/* Source filename: pub_lpddr4.csr, line: 4266                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR1.DX7GCR1_field  */
/* Source filename: pub_lpddr4.csr, line: 4269                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR1_DX7GCR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR1_DX7GCR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR1_DX7GCR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR1_DX7GCR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR1_DX7GCR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR1_DX7GCR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR1_DX7GCR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR1_DX7GCR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR1_DX7GCR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR2               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR2           */
/* Source filename: pub_lpddr4.csr, line: 4275                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR2.DX7GCR2_field  */
/* Source filename: pub_lpddr4.csr, line: 4278                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR2_DX7GCR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR2_DX7GCR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR2_DX7GCR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR2_DX7GCR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR2_DX7GCR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR2_DX7GCR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR2_DX7GCR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR2_DX7GCR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR2_DX7GCR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR3               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR3           */
/* Source filename: pub_lpddr4.csr, line: 4284                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR3.DX7GCR3_field  */
/* Source filename: pub_lpddr4.csr, line: 4287                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR3_DX7GCR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR3_DX7GCR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR3_DX7GCR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR3_DX7GCR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR3_DX7GCR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR3_DX7GCR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR3_DX7GCR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR3_DX7GCR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR3_DX7GCR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR4               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR4           */
/* Source filename: pub_lpddr4.csr, line: 4293                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR4.DX7GCR4_field  */
/* Source filename: pub_lpddr4.csr, line: 4296                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR4_DX7GCR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR4_DX7GCR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR4_DX7GCR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR4_DX7GCR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR4_DX7GCR4_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR4_DX7GCR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR4_DX7GCR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR4_DX7GCR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR4_DX7GCR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR5               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR5           */
/* Source filename: pub_lpddr4.csr, line: 4302                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR5.DX7GCR5_field  */
/* Source filename: pub_lpddr4.csr, line: 4305                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR5_DX7GCR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR5_DX7GCR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR5_DX7GCR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR5_DX7GCR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR5_DX7GCR5_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR5_DX7GCR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR5_DX7GCR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR5_DX7GCR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR5_DX7GCR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR6               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR6           */
/* Source filename: pub_lpddr4.csr, line: 4311                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR6.DX7GCR6_field  */
/* Source filename: pub_lpddr4.csr, line: 4314                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR6_DX7GCR6_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR6_DX7GCR6_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR6_DX7GCR6_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR6_DX7GCR6_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR6_DX7GCR6_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR6_DX7GCR6_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR6_DX7GCR6_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR6_DX7GCR6_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR6_DX7GCR6_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR7               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR7           */
/* Source filename: pub_lpddr4.csr, line: 4320                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR7.DX7GCR7_field  */
/* Source filename: pub_lpddr4.csr, line: 4323                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR7_DX7GCR7_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR7_DX7GCR7_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR7_DX7GCR7_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR7_DX7GCR7_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR7_DX7GCR7_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR7_DX7GCR7_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR7_DX7GCR7_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR7_DX7GCR7_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR7_DX7GCR7_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR8               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR8           */
/* Source filename: pub_lpddr4.csr, line: 4329                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR8.DX7GCR8_field  */
/* Source filename: pub_lpddr4.csr, line: 4332                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR8_DX7GCR8_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR8_DX7GCR8_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR8_DX7GCR8_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR8_DX7GCR8_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR8_DX7GCR8_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR8_DX7GCR8_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR8_DX7GCR8_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR8_DX7GCR8_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR8_DX7GCR8_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR9               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR9           */
/* Source filename: pub_lpddr4.csr, line: 4338                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GCR9.DX7GCR9_field  */
/* Source filename: pub_lpddr4.csr, line: 4341                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR9_DX7GCR9_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR9_DX7GCR9_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR9_DX7GCR9_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR9_DX7GCR9_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR9_DX7GCR9_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR9_DX7GCR9_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR9_DX7GCR9_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR9_DX7GCR9_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GCR9_DX7GCR9_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7BDLR0              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7BDLR0          */
/* Source filename: pub_lpddr4.csr, line: 4347                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7BDLR0.DX7BDLR0_field */
/* Source filename: pub_lpddr4.csr, line: 4350                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR0_DX7BDLR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR0_DX7BDLR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR0_DX7BDLR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR0_DX7BDLR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR0_DX7BDLR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR0_DX7BDLR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR0_DX7BDLR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR0_DX7BDLR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR0_DX7BDLR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7BDLR1              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7BDLR1          */
/* Source filename: pub_lpddr4.csr, line: 4356                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7BDLR1.DX7BDLR1_field */
/* Source filename: pub_lpddr4.csr, line: 4359                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR1_DX7BDLR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR1_DX7BDLR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR1_DX7BDLR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR1_DX7BDLR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR1_DX7BDLR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR1_DX7BDLR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR1_DX7BDLR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR1_DX7BDLR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR1_DX7BDLR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7BDLR2              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7BDLR2          */
/* Source filename: pub_lpddr4.csr, line: 4365                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7BDLR2.DX7BDLR2_field */
/* Source filename: pub_lpddr4.csr, line: 4368                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR2_DX7BDLR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR2_DX7BDLR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR2_DX7BDLR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR2_DX7BDLR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR2_DX7BDLR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR2_DX7BDLR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR2_DX7BDLR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR2_DX7BDLR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR2_DX7BDLR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7BDLR3              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7BDLR3          */
/* Source filename: pub_lpddr4.csr, line: 4374                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7BDLR3.DX7BDLR3_field */
/* Source filename: pub_lpddr4.csr, line: 4377                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR3_DX7BDLR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR3_DX7BDLR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR3_DX7BDLR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR3_DX7BDLR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR3_DX7BDLR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR3_DX7BDLR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR3_DX7BDLR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR3_DX7BDLR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR3_DX7BDLR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7BDLR4              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7BDLR4          */
/* Source filename: pub_lpddr4.csr, line: 4383                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7BDLR4.DX7BDLR4_field */
/* Source filename: pub_lpddr4.csr, line: 4386                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR4_DX7BDLR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR4_DX7BDLR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR4_DX7BDLR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR4_DX7BDLR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR4_DX7BDLR4_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR4_DX7BDLR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR4_DX7BDLR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR4_DX7BDLR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR4_DX7BDLR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7BDLR5              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7BDLR5          */
/* Source filename: pub_lpddr4.csr, line: 4392                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7BDLR5.DX7BDLR5_field */
/* Source filename: pub_lpddr4.csr, line: 4395                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR5_DX7BDLR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR5_DX7BDLR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR5_DX7BDLR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR5_DX7BDLR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR5_DX7BDLR5_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR5_DX7BDLR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR5_DX7BDLR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR5_DX7BDLR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR5_DX7BDLR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7BDLR6              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7BDLR6          */
/* Source filename: pub_lpddr4.csr, line: 4401                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7BDLR6.DX7BDLR6_field */
/* Source filename: pub_lpddr4.csr, line: 4404                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR6_DX7BDLR6_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR6_DX7BDLR6_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR6_DX7BDLR6_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR6_DX7BDLR6_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR6_DX7BDLR6_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR6_DX7BDLR6_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR6_DX7BDLR6_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR6_DX7BDLR6_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7BDLR6_DX7BDLR6_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7LCDLR0             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7LCDLR0         */
/* Source filename: pub_lpddr4.csr, line: 4410                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7LCDLR0.DX7LCDLR0_field */
/* Source filename: pub_lpddr4.csr, line: 4413                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR0_DX7LCDLR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR0_DX7LCDLR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR0_DX7LCDLR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR0_DX7LCDLR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR0_DX7LCDLR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR0_DX7LCDLR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR0_DX7LCDLR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR0_DX7LCDLR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR0_DX7LCDLR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7LCDLR1             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7LCDLR1         */
/* Source filename: pub_lpddr4.csr, line: 4419                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7LCDLR1.DX7LCDLR1_field */
/* Source filename: pub_lpddr4.csr, line: 4422                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR1_DX7LCDLR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR1_DX7LCDLR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR1_DX7LCDLR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR1_DX7LCDLR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR1_DX7LCDLR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR1_DX7LCDLR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR1_DX7LCDLR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR1_DX7LCDLR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR1_DX7LCDLR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7LCDLR2             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7LCDLR2         */
/* Source filename: pub_lpddr4.csr, line: 4428                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7LCDLR2.DX7LCDLR2_field */
/* Source filename: pub_lpddr4.csr, line: 4431                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR2_DX7LCDLR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR2_DX7LCDLR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR2_DX7LCDLR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR2_DX7LCDLR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR2_DX7LCDLR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR2_DX7LCDLR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR2_DX7LCDLR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR2_DX7LCDLR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR2_DX7LCDLR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7LCDLR3             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7LCDLR3         */
/* Source filename: pub_lpddr4.csr, line: 4437                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7LCDLR3.DX7LCDLR3_field */
/* Source filename: pub_lpddr4.csr, line: 4440                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR3_DX7LCDLR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR3_DX7LCDLR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR3_DX7LCDLR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR3_DX7LCDLR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR3_DX7LCDLR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR3_DX7LCDLR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR3_DX7LCDLR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR3_DX7LCDLR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR3_DX7LCDLR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7LCDLR4             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7LCDLR4         */
/* Source filename: pub_lpddr4.csr, line: 4446                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7LCDLR4.DX7LCDLR4_field */
/* Source filename: pub_lpddr4.csr, line: 4449                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR4_DX7LCDLR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR4_DX7LCDLR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR4_DX7LCDLR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR4_DX7LCDLR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR4_DX7LCDLR4_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR4_DX7LCDLR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR4_DX7LCDLR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR4_DX7LCDLR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR4_DX7LCDLR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7LCDLR5             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7LCDLR5         */
/* Source filename: pub_lpddr4.csr, line: 4455                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7LCDLR5.DX7LCDLR5_field */
/* Source filename: pub_lpddr4.csr, line: 4458                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR5_DX7LCDLR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR5_DX7LCDLR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR5_DX7LCDLR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR5_DX7LCDLR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR5_DX7LCDLR5_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR5_DX7LCDLR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR5_DX7LCDLR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR5_DX7LCDLR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7LCDLR5_DX7LCDLR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7MDLR0              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7MDLR0          */
/* Source filename: pub_lpddr4.csr, line: 4464                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7MDLR0.DX7MDLR0_field */
/* Source filename: pub_lpddr4.csr, line: 4467                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR0_DX7MDLR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR0_DX7MDLR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR0_DX7MDLR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR0_DX7MDLR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR0_DX7MDLR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR0_DX7MDLR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR0_DX7MDLR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR0_DX7MDLR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR0_DX7MDLR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7MDLR1              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7MDLR1          */
/* Source filename: pub_lpddr4.csr, line: 4473                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7MDLR1.DX7MDLR1_field */
/* Source filename: pub_lpddr4.csr, line: 4476                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR1_DX7MDLR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR1_DX7MDLR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR1_DX7MDLR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR1_DX7MDLR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR1_DX7MDLR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR1_DX7MDLR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR1_DX7MDLR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR1_DX7MDLR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7MDLR1_DX7MDLR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GTR0               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GTR0           */
/* Source filename: pub_lpddr4.csr, line: 4482                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GTR0.DX7GTR0_field  */
/* Source filename: pub_lpddr4.csr, line: 4485                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR0_DX7GTR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR0_DX7GTR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR0_DX7GTR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR0_DX7GTR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR0_DX7GTR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR0_DX7GTR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR0_DX7GTR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR0_DX7GTR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR0_DX7GTR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GTR1               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GTR1           */
/* Source filename: pub_lpddr4.csr, line: 4491                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GTR1.DX7GTR1_field  */
/* Source filename: pub_lpddr4.csr, line: 4494                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR1_DX7GTR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR1_DX7GTR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR1_DX7GTR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR1_DX7GTR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR1_DX7GTR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR1_DX7GTR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR1_DX7GTR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR1_DX7GTR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR1_DX7GTR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GTR2               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GTR2           */
/* Source filename: pub_lpddr4.csr, line: 4500                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GTR2.DX7GTR2_field  */
/* Source filename: pub_lpddr4.csr, line: 4503                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR2_DX7GTR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR2_DX7GTR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR2_DX7GTR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR2_DX7GTR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR2_DX7GTR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR2_DX7GTR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR2_DX7GTR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR2_DX7GTR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR2_DX7GTR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GTR3               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GTR3           */
/* Source filename: pub_lpddr4.csr, line: 4509                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GTR3.DX7GTR3_field  */
/* Source filename: pub_lpddr4.csr, line: 4512                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR3_DX7GTR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR3_DX7GTR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR3_DX7GTR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR3_DX7GTR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR3_DX7GTR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR3_DX7GTR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR3_DX7GTR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR3_DX7GTR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GTR3_DX7GTR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7RSR0               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7RSR0           */
/* Source filename: pub_lpddr4.csr, line: 4518                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7RSR0.DX7RSR0_field  */
/* Source filename: pub_lpddr4.csr, line: 4522                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR0_DX7RSR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR0_DX7RSR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR0_DX7RSR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR0_DX7RSR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR0_DX7RSR0_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR0_DX7RSR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR0_DX7RSR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR0_DX7RSR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR0_DX7RSR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7RSR1               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7RSR1           */
/* Source filename: pub_lpddr4.csr, line: 4528                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7RSR1.DX7RSR1_field  */
/* Source filename: pub_lpddr4.csr, line: 4532                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR1_DX7RSR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR1_DX7RSR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR1_DX7RSR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR1_DX7RSR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR1_DX7RSR1_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR1_DX7RSR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR1_DX7RSR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR1_DX7RSR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR1_DX7RSR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7RSR2               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7RSR2           */
/* Source filename: pub_lpddr4.csr, line: 4538                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7RSR2.DX7RSR2_field  */
/* Source filename: pub_lpddr4.csr, line: 4542                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR2_DX7RSR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR2_DX7RSR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR2_DX7RSR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR2_DX7RSR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR2_DX7RSR2_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR2_DX7RSR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR2_DX7RSR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR2_DX7RSR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR2_DX7RSR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7RSR3               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7RSR3           */
/* Source filename: pub_lpddr4.csr, line: 4548                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7RSR3.DX7RSR3_field  */
/* Source filename: pub_lpddr4.csr, line: 4552                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR3_DX7RSR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR3_DX7RSR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR3_DX7RSR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR3_DX7RSR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR3_DX7RSR3_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR3_DX7RSR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR3_DX7RSR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR3_DX7RSR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7RSR3_DX7RSR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GSR0               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GSR0           */
/* Source filename: pub_lpddr4.csr, line: 4558                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GSR0.DX7GSR0_field  */
/* Source filename: pub_lpddr4.csr, line: 4562                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR0_DX7GSR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR0_DX7GSR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR0_DX7GSR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR0_DX7GSR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR0_DX7GSR0_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR0_DX7GSR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR0_DX7GSR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR0_DX7GSR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR0_DX7GSR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GSR1               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GSR1           */
/* Source filename: pub_lpddr4.csr, line: 4568                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GSR1.DX7GSR1_field  */
/* Source filename: pub_lpddr4.csr, line: 4572                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR1_DX7GSR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR1_DX7GSR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR1_DX7GSR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR1_DX7GSR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR1_DX7GSR1_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR1_DX7GSR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR1_DX7GSR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR1_DX7GSR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR1_DX7GSR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GSR2               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GSR2           */
/* Source filename: pub_lpddr4.csr, line: 4578                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GSR2.DX7GSR2_field  */
/* Source filename: pub_lpddr4.csr, line: 4582                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR2_DX7GSR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR2_DX7GSR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR2_DX7GSR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR2_DX7GSR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR2_DX7GSR2_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR2_DX7GSR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR2_DX7GSR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR2_DX7GSR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR2_DX7GSR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GSR3               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GSR3           */
/* Source filename: pub_lpddr4.csr, line: 4588                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GSR3.DX7GSR3_field  */
/* Source filename: pub_lpddr4.csr, line: 4592                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR3_DX7GSR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR3_DX7GSR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR3_DX7GSR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR3_DX7GSR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR3_DX7GSR3_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR3_DX7GSR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR3_DX7GSR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR3_DX7GSR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR3_DX7GSR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GSR4               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GSR4           */
/* Source filename: pub_lpddr4.csr, line: 4598                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GSR4.DX7GSR4_field  */
/* Source filename: pub_lpddr4.csr, line: 4602                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR4_DX7GSR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR4_DX7GSR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR4_DX7GSR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR4_DX7GSR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR4_DX7GSR4_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR4_DX7GSR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR4_DX7GSR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR4_DX7GSR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR4_DX7GSR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GSR5               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GSR5           */
/* Source filename: pub_lpddr4.csr, line: 4608                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GSR5.DX7GSR5_field  */
/* Source filename: pub_lpddr4.csr, line: 4612                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR5_DX7GSR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR5_DX7GSR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR5_DX7GSR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR5_DX7GSR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR5_DX7GSR5_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR5_DX7GSR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR5_DX7GSR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR5_DX7GSR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR5_DX7GSR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GSR6               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GSR6           */
/* Source filename: pub_lpddr4.csr, line: 4618                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX7GSR6.DX7GSR6_field  */
/* Source filename: pub_lpddr4.csr, line: 4622                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR6_DX7GSR6_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR6_DX7GSR6_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR6_DX7GSR6_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR6_DX7GSR6_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR6_DX7GSR6_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR6_DX7GSR6_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR6_DX7GSR6_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR6_DX7GSR6_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX7GSR6_DX7GSR6_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR0               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR0           */
/* Source filename: pub_lpddr4.csr, line: 4628                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR0.DX8GCR0_field  */
/* Source filename: pub_lpddr4.csr, line: 4631                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR0_DX8GCR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR0_DX8GCR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR0_DX8GCR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR0_DX8GCR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR0_DX8GCR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR0_DX8GCR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR0_DX8GCR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR0_DX8GCR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR0_DX8GCR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR1               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR1           */
/* Source filename: pub_lpddr4.csr, line: 4637                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR1.DX8GCR1_field  */
/* Source filename: pub_lpddr4.csr, line: 4640                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR1_DX8GCR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR1_DX8GCR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR1_DX8GCR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR1_DX8GCR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR1_DX8GCR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR1_DX8GCR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR1_DX8GCR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR1_DX8GCR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR1_DX8GCR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR2               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR2           */
/* Source filename: pub_lpddr4.csr, line: 4646                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR2.DX8GCR2_field  */
/* Source filename: pub_lpddr4.csr, line: 4649                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR2_DX8GCR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR2_DX8GCR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR2_DX8GCR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR2_DX8GCR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR2_DX8GCR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR2_DX8GCR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR2_DX8GCR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR2_DX8GCR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR2_DX8GCR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR3               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR3           */
/* Source filename: pub_lpddr4.csr, line: 4655                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR3.DX8GCR3_field  */
/* Source filename: pub_lpddr4.csr, line: 4658                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR3_DX8GCR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR3_DX8GCR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR3_DX8GCR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR3_DX8GCR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR3_DX8GCR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR3_DX8GCR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR3_DX8GCR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR3_DX8GCR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR3_DX8GCR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR4               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR4           */
/* Source filename: pub_lpddr4.csr, line: 4664                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR4.DX8GCR4_field  */
/* Source filename: pub_lpddr4.csr, line: 4667                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR4_DX8GCR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR4_DX8GCR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR4_DX8GCR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR4_DX8GCR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR4_DX8GCR4_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR4_DX8GCR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR4_DX8GCR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR4_DX8GCR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR4_DX8GCR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR5               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR5           */
/* Source filename: pub_lpddr4.csr, line: 4673                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR5.DX8GCR5_field  */
/* Source filename: pub_lpddr4.csr, line: 4676                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR5_DX8GCR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR5_DX8GCR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR5_DX8GCR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR5_DX8GCR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR5_DX8GCR5_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR5_DX8GCR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR5_DX8GCR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR5_DX8GCR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR5_DX8GCR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR6               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR6           */
/* Source filename: pub_lpddr4.csr, line: 4682                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR6.DX8GCR6_field  */
/* Source filename: pub_lpddr4.csr, line: 4685                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR6_DX8GCR6_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR6_DX8GCR6_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR6_DX8GCR6_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR6_DX8GCR6_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR6_DX8GCR6_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR6_DX8GCR6_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR6_DX8GCR6_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR6_DX8GCR6_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR6_DX8GCR6_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR7               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR7           */
/* Source filename: pub_lpddr4.csr, line: 4691                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR7.DX8GCR7_field  */
/* Source filename: pub_lpddr4.csr, line: 4694                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR7_DX8GCR7_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR7_DX8GCR7_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR7_DX8GCR7_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR7_DX8GCR7_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR7_DX8GCR7_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR7_DX8GCR7_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR7_DX8GCR7_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR7_DX8GCR7_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR7_DX8GCR7_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR8               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR8           */
/* Source filename: pub_lpddr4.csr, line: 4700                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR8.DX8GCR8_field  */
/* Source filename: pub_lpddr4.csr, line: 4703                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR8_DX8GCR8_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR8_DX8GCR8_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR8_DX8GCR8_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR8_DX8GCR8_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR8_DX8GCR8_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR8_DX8GCR8_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR8_DX8GCR8_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR8_DX8GCR8_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR8_DX8GCR8_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR9               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR9           */
/* Source filename: pub_lpddr4.csr, line: 4709                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GCR9.DX8GCR9_field  */
/* Source filename: pub_lpddr4.csr, line: 4712                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR9_DX8GCR9_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR9_DX8GCR9_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR9_DX8GCR9_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR9_DX8GCR9_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR9_DX8GCR9_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR9_DX8GCR9_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR9_DX8GCR9_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR9_DX8GCR9_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GCR9_DX8GCR9_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8BDLR0              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8BDLR0          */
/* Source filename: pub_lpddr4.csr, line: 4718                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8BDLR0.DX8BDLR0_field */
/* Source filename: pub_lpddr4.csr, line: 4721                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR0_DX8BDLR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR0_DX8BDLR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR0_DX8BDLR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR0_DX8BDLR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR0_DX8BDLR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR0_DX8BDLR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR0_DX8BDLR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR0_DX8BDLR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR0_DX8BDLR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8BDLR1              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8BDLR1          */
/* Source filename: pub_lpddr4.csr, line: 4727                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8BDLR1.DX8BDLR1_field */
/* Source filename: pub_lpddr4.csr, line: 4730                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR1_DX8BDLR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR1_DX8BDLR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR1_DX8BDLR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR1_DX8BDLR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR1_DX8BDLR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR1_DX8BDLR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR1_DX8BDLR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR1_DX8BDLR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR1_DX8BDLR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8BDLR2              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8BDLR2          */
/* Source filename: pub_lpddr4.csr, line: 4736                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8BDLR2.DX8BDLR2_field */
/* Source filename: pub_lpddr4.csr, line: 4739                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR2_DX8BDLR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR2_DX8BDLR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR2_DX8BDLR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR2_DX8BDLR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR2_DX8BDLR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR2_DX8BDLR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR2_DX8BDLR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR2_DX8BDLR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR2_DX8BDLR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8BDLR3              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8BDLR3          */
/* Source filename: pub_lpddr4.csr, line: 4745                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8BDLR3.DX8BDLR3_field */
/* Source filename: pub_lpddr4.csr, line: 4748                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR3_DX8BDLR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR3_DX8BDLR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR3_DX8BDLR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR3_DX8BDLR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR3_DX8BDLR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR3_DX8BDLR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR3_DX8BDLR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR3_DX8BDLR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR3_DX8BDLR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8BDLR4              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8BDLR4          */
/* Source filename: pub_lpddr4.csr, line: 4754                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8BDLR4.DX8BDLR4_field */
/* Source filename: pub_lpddr4.csr, line: 4757                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR4_DX8BDLR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR4_DX8BDLR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR4_DX8BDLR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR4_DX8BDLR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR4_DX8BDLR4_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR4_DX8BDLR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR4_DX8BDLR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR4_DX8BDLR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR4_DX8BDLR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8BDLR5              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8BDLR5          */
/* Source filename: pub_lpddr4.csr, line: 4763                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8BDLR5.DX8BDLR5_field */
/* Source filename: pub_lpddr4.csr, line: 4766                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR5_DX8BDLR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR5_DX8BDLR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR5_DX8BDLR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR5_DX8BDLR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR5_DX8BDLR5_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR5_DX8BDLR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR5_DX8BDLR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR5_DX8BDLR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR5_DX8BDLR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8BDLR6              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8BDLR6          */
/* Source filename: pub_lpddr4.csr, line: 4772                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8BDLR6.DX8BDLR6_field */
/* Source filename: pub_lpddr4.csr, line: 4775                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR6_DX8BDLR6_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR6_DX8BDLR6_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR6_DX8BDLR6_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR6_DX8BDLR6_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR6_DX8BDLR6_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR6_DX8BDLR6_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR6_DX8BDLR6_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR6_DX8BDLR6_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8BDLR6_DX8BDLR6_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8LCDLR0             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8LCDLR0         */
/* Source filename: pub_lpddr4.csr, line: 4781                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8LCDLR0.DX8LCDLR0_field */
/* Source filename: pub_lpddr4.csr, line: 4784                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR0_DX8LCDLR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR0_DX8LCDLR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR0_DX8LCDLR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR0_DX8LCDLR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR0_DX8LCDLR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR0_DX8LCDLR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR0_DX8LCDLR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR0_DX8LCDLR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR0_DX8LCDLR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8LCDLR1             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8LCDLR1         */
/* Source filename: pub_lpddr4.csr, line: 4790                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8LCDLR1.DX8LCDLR1_field */
/* Source filename: pub_lpddr4.csr, line: 4793                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR1_DX8LCDLR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR1_DX8LCDLR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR1_DX8LCDLR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR1_DX8LCDLR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR1_DX8LCDLR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR1_DX8LCDLR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR1_DX8LCDLR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR1_DX8LCDLR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR1_DX8LCDLR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8LCDLR2             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8LCDLR2         */
/* Source filename: pub_lpddr4.csr, line: 4799                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8LCDLR2.DX8LCDLR2_field */
/* Source filename: pub_lpddr4.csr, line: 4802                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR2_DX8LCDLR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR2_DX8LCDLR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR2_DX8LCDLR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR2_DX8LCDLR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR2_DX8LCDLR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR2_DX8LCDLR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR2_DX8LCDLR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR2_DX8LCDLR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR2_DX8LCDLR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8LCDLR3             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8LCDLR3         */
/* Source filename: pub_lpddr4.csr, line: 4808                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8LCDLR3.DX8LCDLR3_field */
/* Source filename: pub_lpddr4.csr, line: 4811                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR3_DX8LCDLR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR3_DX8LCDLR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR3_DX8LCDLR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR3_DX8LCDLR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR3_DX8LCDLR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR3_DX8LCDLR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR3_DX8LCDLR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR3_DX8LCDLR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR3_DX8LCDLR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8LCDLR4             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8LCDLR4         */
/* Source filename: pub_lpddr4.csr, line: 4817                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8LCDLR4.DX8LCDLR4_field */
/* Source filename: pub_lpddr4.csr, line: 4820                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR4_DX8LCDLR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR4_DX8LCDLR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR4_DX8LCDLR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR4_DX8LCDLR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR4_DX8LCDLR4_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR4_DX8LCDLR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR4_DX8LCDLR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR4_DX8LCDLR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR4_DX8LCDLR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8LCDLR5             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8LCDLR5         */
/* Source filename: pub_lpddr4.csr, line: 4826                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8LCDLR5.DX8LCDLR5_field */
/* Source filename: pub_lpddr4.csr, line: 4829                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR5_DX8LCDLR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR5_DX8LCDLR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR5_DX8LCDLR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR5_DX8LCDLR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR5_DX8LCDLR5_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR5_DX8LCDLR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR5_DX8LCDLR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR5_DX8LCDLR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8LCDLR5_DX8LCDLR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8MDLR0              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8MDLR0          */
/* Source filename: pub_lpddr4.csr, line: 4835                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8MDLR0.DX8MDLR0_field */
/* Source filename: pub_lpddr4.csr, line: 4838                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR0_DX8MDLR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR0_DX8MDLR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR0_DX8MDLR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR0_DX8MDLR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR0_DX8MDLR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR0_DX8MDLR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR0_DX8MDLR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR0_DX8MDLR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR0_DX8MDLR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8MDLR1              */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8MDLR1          */
/* Source filename: pub_lpddr4.csr, line: 4844                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8MDLR1.DX8MDLR1_field */
/* Source filename: pub_lpddr4.csr, line: 4847                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR1_DX8MDLR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR1_DX8MDLR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR1_DX8MDLR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR1_DX8MDLR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR1_DX8MDLR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR1_DX8MDLR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR1_DX8MDLR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR1_DX8MDLR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8MDLR1_DX8MDLR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GTR0               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GTR0           */
/* Source filename: pub_lpddr4.csr, line: 4853                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GTR0.DX8GTR0_field  */
/* Source filename: pub_lpddr4.csr, line: 4856                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR0_DX8GTR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR0_DX8GTR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR0_DX8GTR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR0_DX8GTR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR0_DX8GTR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR0_DX8GTR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR0_DX8GTR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR0_DX8GTR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR0_DX8GTR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GTR1               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GTR1           */
/* Source filename: pub_lpddr4.csr, line: 4862                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GTR1.DX8GTR1_field  */
/* Source filename: pub_lpddr4.csr, line: 4865                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR1_DX8GTR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR1_DX8GTR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR1_DX8GTR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR1_DX8GTR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR1_DX8GTR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR1_DX8GTR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR1_DX8GTR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR1_DX8GTR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR1_DX8GTR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GTR2               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GTR2           */
/* Source filename: pub_lpddr4.csr, line: 4871                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GTR2.DX8GTR2_field  */
/* Source filename: pub_lpddr4.csr, line: 4874                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR2_DX8GTR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR2_DX8GTR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR2_DX8GTR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR2_DX8GTR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR2_DX8GTR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR2_DX8GTR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR2_DX8GTR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR2_DX8GTR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR2_DX8GTR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GTR3               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GTR3           */
/* Source filename: pub_lpddr4.csr, line: 4880                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GTR3.DX8GTR3_field  */
/* Source filename: pub_lpddr4.csr, line: 4883                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR3_DX8GTR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR3_DX8GTR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR3_DX8GTR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR3_DX8GTR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR3_DX8GTR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR3_DX8GTR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR3_DX8GTR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR3_DX8GTR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GTR3_DX8GTR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8RSR0               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8RSR0           */
/* Source filename: pub_lpddr4.csr, line: 4889                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8RSR0.DX8RSR0_field  */
/* Source filename: pub_lpddr4.csr, line: 4893                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR0_DX8RSR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR0_DX8RSR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR0_DX8RSR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR0_DX8RSR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR0_DX8RSR0_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR0_DX8RSR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR0_DX8RSR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR0_DX8RSR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR0_DX8RSR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8RSR1               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8RSR1           */
/* Source filename: pub_lpddr4.csr, line: 4899                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8RSR1.DX8RSR1_field  */
/* Source filename: pub_lpddr4.csr, line: 4903                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR1_DX8RSR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR1_DX8RSR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR1_DX8RSR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR1_DX8RSR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR1_DX8RSR1_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR1_DX8RSR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR1_DX8RSR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR1_DX8RSR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR1_DX8RSR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8RSR2               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8RSR2           */
/* Source filename: pub_lpddr4.csr, line: 4909                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8RSR2.DX8RSR2_field  */
/* Source filename: pub_lpddr4.csr, line: 4913                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR2_DX8RSR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR2_DX8RSR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR2_DX8RSR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR2_DX8RSR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR2_DX8RSR2_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR2_DX8RSR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR2_DX8RSR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR2_DX8RSR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR2_DX8RSR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8RSR3               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8RSR3           */
/* Source filename: pub_lpddr4.csr, line: 4919                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8RSR3.DX8RSR3_field  */
/* Source filename: pub_lpddr4.csr, line: 4923                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR3_DX8RSR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR3_DX8RSR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR3_DX8RSR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR3_DX8RSR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR3_DX8RSR3_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR3_DX8RSR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR3_DX8RSR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR3_DX8RSR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8RSR3_DX8RSR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GSR0               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GSR0           */
/* Source filename: pub_lpddr4.csr, line: 4929                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GSR0.DX8GSR0_field  */
/* Source filename: pub_lpddr4.csr, line: 4933                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR0_DX8GSR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR0_DX8GSR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR0_DX8GSR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR0_DX8GSR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR0_DX8GSR0_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR0_DX8GSR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR0_DX8GSR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR0_DX8GSR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR0_DX8GSR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GSR1               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GSR1           */
/* Source filename: pub_lpddr4.csr, line: 4939                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GSR1.DX8GSR1_field  */
/* Source filename: pub_lpddr4.csr, line: 4943                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR1_DX8GSR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR1_DX8GSR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR1_DX8GSR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR1_DX8GSR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR1_DX8GSR1_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR1_DX8GSR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR1_DX8GSR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR1_DX8GSR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR1_DX8GSR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GSR2               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GSR2           */
/* Source filename: pub_lpddr4.csr, line: 4949                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GSR2.DX8GSR2_field  */
/* Source filename: pub_lpddr4.csr, line: 4953                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR2_DX8GSR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR2_DX8GSR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR2_DX8GSR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR2_DX8GSR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR2_DX8GSR2_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR2_DX8GSR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR2_DX8GSR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR2_DX8GSR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR2_DX8GSR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GSR3               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GSR3           */
/* Source filename: pub_lpddr4.csr, line: 4959                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GSR3.DX8GSR3_field  */
/* Source filename: pub_lpddr4.csr, line: 4963                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR3_DX8GSR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR3_DX8GSR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR3_DX8GSR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR3_DX8GSR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR3_DX8GSR3_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR3_DX8GSR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR3_DX8GSR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR3_DX8GSR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR3_DX8GSR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GSR4               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GSR4           */
/* Source filename: pub_lpddr4.csr, line: 4969                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GSR4.DX8GSR4_field  */
/* Source filename: pub_lpddr4.csr, line: 4973                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR4_DX8GSR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR4_DX8GSR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR4_DX8GSR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR4_DX8GSR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR4_DX8GSR4_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR4_DX8GSR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR4_DX8GSR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR4_DX8GSR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR4_DX8GSR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GSR5               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GSR5           */
/* Source filename: pub_lpddr4.csr, line: 4979                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GSR5.DX8GSR5_field  */
/* Source filename: pub_lpddr4.csr, line: 4983                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR5_DX8GSR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR5_DX8GSR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR5_DX8GSR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR5_DX8GSR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR5_DX8GSR5_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR5_DX8GSR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR5_DX8GSR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR5_DX8GSR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR5_DX8GSR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GSR6               */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GSR6           */
/* Source filename: pub_lpddr4.csr, line: 4989                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8GSR6.DX8GSR6_field  */
/* Source filename: pub_lpddr4.csr, line: 4993                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR6_DX8GSR6_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR6_DX8GSR6_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR6_DX8GSR6_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR6_DX8GSR6_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR6_DX8GSR6_FIELD_WRITE_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR6_DX8GSR6_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR6_DX8GSR6_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR6_DX8GSR6_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8GSR6_DX8GSR6_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0OSC             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0OSC         */
/* Source filename: pub_lpddr4.csr, line: 4999                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0OSC.DX8SL0OSC_field */
/* Source filename: pub_lpddr4.csr, line: 5003                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0OSC_DX8SL0OSC_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0OSC_DX8SL0OSC_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0OSC_DX8SL0OSC_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0OSC_DX8SL0OSC_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0OSC_DX8SL0OSC_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0OSC_DX8SL0OSC_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0OSC_DX8SL0OSC_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0OSC_DX8SL0OSC_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0OSC_DX8SL0OSC_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0PLLCR0          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0PLLCR0      */
/* Source filename: pub_lpddr4.csr, line: 5009                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0PLLCR0.DX8SL0PLLCR0_field */
/* Source filename: pub_lpddr4.csr, line: 5012                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR0_DX8SL0PLLCR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR0_DX8SL0PLLCR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR0_DX8SL0PLLCR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR0_DX8SL0PLLCR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR0_DX8SL0PLLCR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR0_DX8SL0PLLCR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR0_DX8SL0PLLCR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR0_DX8SL0PLLCR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR0_DX8SL0PLLCR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0PLLCR1          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0PLLCR1      */
/* Source filename: pub_lpddr4.csr, line: 5018                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0PLLCR1.DX8SL0PLLCR1_field */
/* Source filename: pub_lpddr4.csr, line: 5021                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR1_DX8SL0PLLCR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR1_DX8SL0PLLCR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR1_DX8SL0PLLCR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR1_DX8SL0PLLCR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR1_DX8SL0PLLCR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR1_DX8SL0PLLCR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR1_DX8SL0PLLCR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR1_DX8SL0PLLCR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR1_DX8SL0PLLCR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0PLLCR2          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0PLLCR2      */
/* Source filename: pub_lpddr4.csr, line: 5027                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0PLLCR2.DX8SL0PLLCR2_field */
/* Source filename: pub_lpddr4.csr, line: 5030                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR2_DX8SL0PLLCR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR2_DX8SL0PLLCR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR2_DX8SL0PLLCR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR2_DX8SL0PLLCR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR2_DX8SL0PLLCR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR2_DX8SL0PLLCR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR2_DX8SL0PLLCR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR2_DX8SL0PLLCR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR2_DX8SL0PLLCR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0PLLCR3          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0PLLCR3      */
/* Source filename: pub_lpddr4.csr, line: 5036                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0PLLCR3.DX8SL0PLLCR3_field */
/* Source filename: pub_lpddr4.csr, line: 5039                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR3_DX8SL0PLLCR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR3_DX8SL0PLLCR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR3_DX8SL0PLLCR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR3_DX8SL0PLLCR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR3_DX8SL0PLLCR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR3_DX8SL0PLLCR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR3_DX8SL0PLLCR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR3_DX8SL0PLLCR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR3_DX8SL0PLLCR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0PLLCR4          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0PLLCR4      */
/* Source filename: pub_lpddr4.csr, line: 5045                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0PLLCR4.DX8SL0PLLCR4_field */
/* Source filename: pub_lpddr4.csr, line: 5048                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR4_DX8SL0PLLCR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR4_DX8SL0PLLCR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR4_DX8SL0PLLCR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR4_DX8SL0PLLCR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR4_DX8SL0PLLCR4_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR4_DX8SL0PLLCR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR4_DX8SL0PLLCR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR4_DX8SL0PLLCR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR4_DX8SL0PLLCR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0PLLCR5          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0PLLCR5      */
/* Source filename: pub_lpddr4.csr, line: 5054                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0PLLCR5.DX8SL0PLLCR5_field */
/* Source filename: pub_lpddr4.csr, line: 5057                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR5_DX8SL0PLLCR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR5_DX8SL0PLLCR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR5_DX8SL0PLLCR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR5_DX8SL0PLLCR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR5_DX8SL0PLLCR5_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR5_DX8SL0PLLCR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR5_DX8SL0PLLCR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR5_DX8SL0PLLCR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0PLLCR5_DX8SL0PLLCR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0DQSCTL          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0DQSCTL      */
/* Source filename: pub_lpddr4.csr, line: 5063                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0DQSCTL.DX8SL0DQSCTL_field */
/* Source filename: pub_lpddr4.csr, line: 5066                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DQSCTL_DX8SL0DQSCTL_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DQSCTL_DX8SL0DQSCTL_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DQSCTL_DX8SL0DQSCTL_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DQSCTL_DX8SL0DQSCTL_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DQSCTL_DX8SL0DQSCTL_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DQSCTL_DX8SL0DQSCTL_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DQSCTL_DX8SL0DQSCTL_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DQSCTL_DX8SL0DQSCTL_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DQSCTL_DX8SL0DQSCTL_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0TRNCTL          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0TRNCTL      */
/* Source filename: pub_lpddr4.csr, line: 5072                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0TRNCTL.DX8SL0TRNCTL_field */
/* Source filename: pub_lpddr4.csr, line: 5075                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0TRNCTL_DX8SL0TRNCTL_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0TRNCTL_DX8SL0TRNCTL_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0TRNCTL_DX8SL0TRNCTL_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0TRNCTL_DX8SL0TRNCTL_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0TRNCTL_DX8SL0TRNCTL_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0TRNCTL_DX8SL0TRNCTL_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0TRNCTL_DX8SL0TRNCTL_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0TRNCTL_DX8SL0TRNCTL_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0TRNCTL_DX8SL0TRNCTL_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0DDLCTL          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0DDLCTL      */
/* Source filename: pub_lpddr4.csr, line: 5081                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0DDLCTL.DX8SL0DDLCTL_field */
/* Source filename: pub_lpddr4.csr, line: 5084                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DDLCTL_DX8SL0DDLCTL_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DDLCTL_DX8SL0DDLCTL_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DDLCTL_DX8SL0DDLCTL_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DDLCTL_DX8SL0DDLCTL_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DDLCTL_DX8SL0DDLCTL_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DDLCTL_DX8SL0DDLCTL_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DDLCTL_DX8SL0DDLCTL_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DDLCTL_DX8SL0DDLCTL_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DDLCTL_DX8SL0DDLCTL_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0DXCTL1          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0DXCTL1      */
/* Source filename: pub_lpddr4.csr, line: 5090                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0DXCTL1.DX8SL0DXCTL1_field */
/* Source filename: pub_lpddr4.csr, line: 5093                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL1_DX8SL0DXCTL1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL1_DX8SL0DXCTL1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL1_DX8SL0DXCTL1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL1_DX8SL0DXCTL1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL1_DX8SL0DXCTL1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL1_DX8SL0DXCTL1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL1_DX8SL0DXCTL1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL1_DX8SL0DXCTL1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL1_DX8SL0DXCTL1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0DXCTL2          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0DXCTL2      */
/* Source filename: pub_lpddr4.csr, line: 5099                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0DXCTL2.DX8SL0DXCTL2_field */
/* Source filename: pub_lpddr4.csr, line: 5102                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL2_DX8SL0DXCTL2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL2_DX8SL0DXCTL2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL2_DX8SL0DXCTL2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL2_DX8SL0DXCTL2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL2_DX8SL0DXCTL2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL2_DX8SL0DXCTL2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL2_DX8SL0DXCTL2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL2_DX8SL0DXCTL2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0DXCTL2_DX8SL0DXCTL2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0IOCR            */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0IOCR        */
/* Source filename: pub_lpddr4.csr, line: 5108                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL0IOCR.DX8SL0IOCR_field */
/* Source filename: pub_lpddr4.csr, line: 5111                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0IOCR_DX8SL0IOCR_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0IOCR_DX8SL0IOCR_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0IOCR_DX8SL0IOCR_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0IOCR_DX8SL0IOCR_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0IOCR_DX8SL0IOCR_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0IOCR_DX8SL0IOCR_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0IOCR_DX8SL0IOCR_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0IOCR_DX8SL0IOCR_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL0IOCR_DX8SL0IOCR_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4SL0IOCR            */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4SL0IOCR        */
/* Source filename: pub_lpddr4.csr, line: 5117                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4SL0IOCR.DX4SL0IOCR_field */
/* Source filename: pub_lpddr4.csr, line: 5120                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL0IOCR_DX4SL0IOCR_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL0IOCR_DX4SL0IOCR_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL0IOCR_DX4SL0IOCR_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL0IOCR_DX4SL0IOCR_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL0IOCR_DX4SL0IOCR_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL0IOCR_DX4SL0IOCR_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL0IOCR_DX4SL0IOCR_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL0IOCR_DX4SL0IOCR_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL0IOCR_DX4SL0IOCR_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1OSC             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1OSC         */
/* Source filename: pub_lpddr4.csr, line: 5126                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1OSC.DX8SL1OSC_field */
/* Source filename: pub_lpddr4.csr, line: 5130                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1OSC_DX8SL1OSC_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1OSC_DX8SL1OSC_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1OSC_DX8SL1OSC_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1OSC_DX8SL1OSC_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1OSC_DX8SL1OSC_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1OSC_DX8SL1OSC_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1OSC_DX8SL1OSC_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1OSC_DX8SL1OSC_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1OSC_DX8SL1OSC_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1PLLCR0          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1PLLCR0      */
/* Source filename: pub_lpddr4.csr, line: 5136                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1PLLCR0.DX8SL1PLLCR0_field */
/* Source filename: pub_lpddr4.csr, line: 5139                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR0_DX8SL1PLLCR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR0_DX8SL1PLLCR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR0_DX8SL1PLLCR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR0_DX8SL1PLLCR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR0_DX8SL1PLLCR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR0_DX8SL1PLLCR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR0_DX8SL1PLLCR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR0_DX8SL1PLLCR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR0_DX8SL1PLLCR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1PLLCR1          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1PLLCR1      */
/* Source filename: pub_lpddr4.csr, line: 5145                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1PLLCR1.DX8SL1PLLCR1_field */
/* Source filename: pub_lpddr4.csr, line: 5148                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR1_DX8SL1PLLCR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR1_DX8SL1PLLCR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR1_DX8SL1PLLCR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR1_DX8SL1PLLCR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR1_DX8SL1PLLCR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR1_DX8SL1PLLCR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR1_DX8SL1PLLCR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR1_DX8SL1PLLCR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR1_DX8SL1PLLCR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1PLLCR2          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1PLLCR2      */
/* Source filename: pub_lpddr4.csr, line: 5154                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1PLLCR2.DX8SL1PLLCR2_field */
/* Source filename: pub_lpddr4.csr, line: 5157                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR2_DX8SL1PLLCR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR2_DX8SL1PLLCR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR2_DX8SL1PLLCR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR2_DX8SL1PLLCR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR2_DX8SL1PLLCR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR2_DX8SL1PLLCR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR2_DX8SL1PLLCR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR2_DX8SL1PLLCR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR2_DX8SL1PLLCR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1PLLCR3          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1PLLCR3      */
/* Source filename: pub_lpddr4.csr, line: 5163                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1PLLCR3.DX8SL1PLLCR3_field */
/* Source filename: pub_lpddr4.csr, line: 5166                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR3_DX8SL1PLLCR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR3_DX8SL1PLLCR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR3_DX8SL1PLLCR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR3_DX8SL1PLLCR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR3_DX8SL1PLLCR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR3_DX8SL1PLLCR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR3_DX8SL1PLLCR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR3_DX8SL1PLLCR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR3_DX8SL1PLLCR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1PLLCR4          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1PLLCR4      */
/* Source filename: pub_lpddr4.csr, line: 5172                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1PLLCR4.DX8SL1PLLCR4_field */
/* Source filename: pub_lpddr4.csr, line: 5175                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR4_DX8SL1PLLCR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR4_DX8SL1PLLCR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR4_DX8SL1PLLCR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR4_DX8SL1PLLCR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR4_DX8SL1PLLCR4_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR4_DX8SL1PLLCR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR4_DX8SL1PLLCR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR4_DX8SL1PLLCR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR4_DX8SL1PLLCR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1PLLCR5          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1PLLCR5      */
/* Source filename: pub_lpddr4.csr, line: 5181                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1PLLCR5.DX8SL1PLLCR5_field */
/* Source filename: pub_lpddr4.csr, line: 5184                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR5_DX8SL1PLLCR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR5_DX8SL1PLLCR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR5_DX8SL1PLLCR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR5_DX8SL1PLLCR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR5_DX8SL1PLLCR5_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR5_DX8SL1PLLCR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR5_DX8SL1PLLCR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR5_DX8SL1PLLCR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1PLLCR5_DX8SL1PLLCR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1DQSCTL          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1DQSCTL      */
/* Source filename: pub_lpddr4.csr, line: 5190                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1DQSCTL.DX8SL1DQSCTL_field */
/* Source filename: pub_lpddr4.csr, line: 5193                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DQSCTL_DX8SL1DQSCTL_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DQSCTL_DX8SL1DQSCTL_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DQSCTL_DX8SL1DQSCTL_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DQSCTL_DX8SL1DQSCTL_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DQSCTL_DX8SL1DQSCTL_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DQSCTL_DX8SL1DQSCTL_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DQSCTL_DX8SL1DQSCTL_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DQSCTL_DX8SL1DQSCTL_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DQSCTL_DX8SL1DQSCTL_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1TRNCTL          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1TRNCTL      */
/* Source filename: pub_lpddr4.csr, line: 5199                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1TRNCTL.DX8SL1TRNCTL_field */
/* Source filename: pub_lpddr4.csr, line: 5202                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1TRNCTL_DX8SL1TRNCTL_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1TRNCTL_DX8SL1TRNCTL_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1TRNCTL_DX8SL1TRNCTL_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1TRNCTL_DX8SL1TRNCTL_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1TRNCTL_DX8SL1TRNCTL_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1TRNCTL_DX8SL1TRNCTL_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1TRNCTL_DX8SL1TRNCTL_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1TRNCTL_DX8SL1TRNCTL_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1TRNCTL_DX8SL1TRNCTL_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1DDLCTL          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1DDLCTL      */
/* Source filename: pub_lpddr4.csr, line: 5208                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1DDLCTL.DX8SL1DDLCTL_field */
/* Source filename: pub_lpddr4.csr, line: 5211                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DDLCTL_DX8SL1DDLCTL_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DDLCTL_DX8SL1DDLCTL_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DDLCTL_DX8SL1DDLCTL_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DDLCTL_DX8SL1DDLCTL_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DDLCTL_DX8SL1DDLCTL_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DDLCTL_DX8SL1DDLCTL_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DDLCTL_DX8SL1DDLCTL_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DDLCTL_DX8SL1DDLCTL_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DDLCTL_DX8SL1DDLCTL_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1DXCTL1          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1DXCTL1      */
/* Source filename: pub_lpddr4.csr, line: 5217                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1DXCTL1.DX8SL1DXCTL1_field */
/* Source filename: pub_lpddr4.csr, line: 5220                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL1_DX8SL1DXCTL1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL1_DX8SL1DXCTL1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL1_DX8SL1DXCTL1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL1_DX8SL1DXCTL1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL1_DX8SL1DXCTL1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL1_DX8SL1DXCTL1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL1_DX8SL1DXCTL1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL1_DX8SL1DXCTL1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL1_DX8SL1DXCTL1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1DXCTL2          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1DXCTL2      */
/* Source filename: pub_lpddr4.csr, line: 5226                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1DXCTL2.DX8SL1DXCTL2_field */
/* Source filename: pub_lpddr4.csr, line: 5229                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL2_DX8SL1DXCTL2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL2_DX8SL1DXCTL2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL2_DX8SL1DXCTL2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL2_DX8SL1DXCTL2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL2_DX8SL1DXCTL2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL2_DX8SL1DXCTL2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL2_DX8SL1DXCTL2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL2_DX8SL1DXCTL2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1DXCTL2_DX8SL1DXCTL2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1IOCR            */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1IOCR        */
/* Source filename: pub_lpddr4.csr, line: 5235                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL1IOCR.DX8SL1IOCR_field */
/* Source filename: pub_lpddr4.csr, line: 5238                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1IOCR_DX8SL1IOCR_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1IOCR_DX8SL1IOCR_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1IOCR_DX8SL1IOCR_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1IOCR_DX8SL1IOCR_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1IOCR_DX8SL1IOCR_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1IOCR_DX8SL1IOCR_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1IOCR_DX8SL1IOCR_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1IOCR_DX8SL1IOCR_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL1IOCR_DX8SL1IOCR_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4SL1IOCR            */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4SL1IOCR        */
/* Source filename: pub_lpddr4.csr, line: 5244                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4SL1IOCR.DX4SL1IOCR_field */
/* Source filename: pub_lpddr4.csr, line: 5247                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL1IOCR_DX4SL1IOCR_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL1IOCR_DX4SL1IOCR_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL1IOCR_DX4SL1IOCR_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL1IOCR_DX4SL1IOCR_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL1IOCR_DX4SL1IOCR_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL1IOCR_DX4SL1IOCR_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL1IOCR_DX4SL1IOCR_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL1IOCR_DX4SL1IOCR_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL1IOCR_DX4SL1IOCR_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2OSC             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2OSC         */
/* Source filename: pub_lpddr4.csr, line: 5253                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2OSC.DX8SL2OSC_field */
/* Source filename: pub_lpddr4.csr, line: 5257                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2OSC_DX8SL2OSC_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2OSC_DX8SL2OSC_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2OSC_DX8SL2OSC_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2OSC_DX8SL2OSC_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2OSC_DX8SL2OSC_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2OSC_DX8SL2OSC_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2OSC_DX8SL2OSC_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2OSC_DX8SL2OSC_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2OSC_DX8SL2OSC_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2PLLCR0          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2PLLCR0      */
/* Source filename: pub_lpddr4.csr, line: 5263                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2PLLCR0.DX8SL2PLLCR0_field */
/* Source filename: pub_lpddr4.csr, line: 5266                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR0_DX8SL2PLLCR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR0_DX8SL2PLLCR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR0_DX8SL2PLLCR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR0_DX8SL2PLLCR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR0_DX8SL2PLLCR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR0_DX8SL2PLLCR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR0_DX8SL2PLLCR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR0_DX8SL2PLLCR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR0_DX8SL2PLLCR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2PLLCR1          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2PLLCR1      */
/* Source filename: pub_lpddr4.csr, line: 5272                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2PLLCR1.DX8SL2PLLCR1_field */
/* Source filename: pub_lpddr4.csr, line: 5275                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR1_DX8SL2PLLCR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR1_DX8SL2PLLCR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR1_DX8SL2PLLCR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR1_DX8SL2PLLCR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR1_DX8SL2PLLCR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR1_DX8SL2PLLCR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR1_DX8SL2PLLCR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR1_DX8SL2PLLCR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR1_DX8SL2PLLCR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2PLLCR2          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2PLLCR2      */
/* Source filename: pub_lpddr4.csr, line: 5281                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2PLLCR2.DX8SL2PLLCR2_field */
/* Source filename: pub_lpddr4.csr, line: 5284                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR2_DX8SL2PLLCR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR2_DX8SL2PLLCR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR2_DX8SL2PLLCR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR2_DX8SL2PLLCR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR2_DX8SL2PLLCR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR2_DX8SL2PLLCR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR2_DX8SL2PLLCR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR2_DX8SL2PLLCR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR2_DX8SL2PLLCR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2PLLCR3          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2PLLCR3      */
/* Source filename: pub_lpddr4.csr, line: 5290                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2PLLCR3.DX8SL2PLLCR3_field */
/* Source filename: pub_lpddr4.csr, line: 5293                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR3_DX8SL2PLLCR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR3_DX8SL2PLLCR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR3_DX8SL2PLLCR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR3_DX8SL2PLLCR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR3_DX8SL2PLLCR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR3_DX8SL2PLLCR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR3_DX8SL2PLLCR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR3_DX8SL2PLLCR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR3_DX8SL2PLLCR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2PLLCR4          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2PLLCR4      */
/* Source filename: pub_lpddr4.csr, line: 5299                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2PLLCR4.DX8SL2PLLCR4_field */
/* Source filename: pub_lpddr4.csr, line: 5302                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR4_DX8SL2PLLCR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR4_DX8SL2PLLCR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR4_DX8SL2PLLCR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR4_DX8SL2PLLCR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR4_DX8SL2PLLCR4_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR4_DX8SL2PLLCR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR4_DX8SL2PLLCR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR4_DX8SL2PLLCR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR4_DX8SL2PLLCR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2PLLCR5          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2PLLCR5      */
/* Source filename: pub_lpddr4.csr, line: 5308                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2PLLCR5.DX8SL2PLLCR5_field */
/* Source filename: pub_lpddr4.csr, line: 5311                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR5_DX8SL2PLLCR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR5_DX8SL2PLLCR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR5_DX8SL2PLLCR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR5_DX8SL2PLLCR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR5_DX8SL2PLLCR5_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR5_DX8SL2PLLCR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR5_DX8SL2PLLCR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR5_DX8SL2PLLCR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2PLLCR5_DX8SL2PLLCR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2DQSCTL          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2DQSCTL      */
/* Source filename: pub_lpddr4.csr, line: 5317                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2DQSCTL.DX8SL2DQSCTL_field */
/* Source filename: pub_lpddr4.csr, line: 5320                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DQSCTL_DX8SL2DQSCTL_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DQSCTL_DX8SL2DQSCTL_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DQSCTL_DX8SL2DQSCTL_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DQSCTL_DX8SL2DQSCTL_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DQSCTL_DX8SL2DQSCTL_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DQSCTL_DX8SL2DQSCTL_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DQSCTL_DX8SL2DQSCTL_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DQSCTL_DX8SL2DQSCTL_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DQSCTL_DX8SL2DQSCTL_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2TRNCTL          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2TRNCTL      */
/* Source filename: pub_lpddr4.csr, line: 5326                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2TRNCTL.DX8SL2TRNCTL_field */
/* Source filename: pub_lpddr4.csr, line: 5329                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2TRNCTL_DX8SL2TRNCTL_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2TRNCTL_DX8SL2TRNCTL_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2TRNCTL_DX8SL2TRNCTL_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2TRNCTL_DX8SL2TRNCTL_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2TRNCTL_DX8SL2TRNCTL_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2TRNCTL_DX8SL2TRNCTL_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2TRNCTL_DX8SL2TRNCTL_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2TRNCTL_DX8SL2TRNCTL_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2TRNCTL_DX8SL2TRNCTL_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2DDLCTL          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2DDLCTL      */
/* Source filename: pub_lpddr4.csr, line: 5335                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2DDLCTL.DX8SL2DDLCTL_field */
/* Source filename: pub_lpddr4.csr, line: 5338                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DDLCTL_DX8SL2DDLCTL_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DDLCTL_DX8SL2DDLCTL_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DDLCTL_DX8SL2DDLCTL_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DDLCTL_DX8SL2DDLCTL_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DDLCTL_DX8SL2DDLCTL_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DDLCTL_DX8SL2DDLCTL_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DDLCTL_DX8SL2DDLCTL_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DDLCTL_DX8SL2DDLCTL_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DDLCTL_DX8SL2DDLCTL_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2DXCTL1          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2DXCTL1      */
/* Source filename: pub_lpddr4.csr, line: 5344                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2DXCTL1.DX8SL2DXCTL1_field */
/* Source filename: pub_lpddr4.csr, line: 5347                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL1_DX8SL2DXCTL1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL1_DX8SL2DXCTL1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL1_DX8SL2DXCTL1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL1_DX8SL2DXCTL1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL1_DX8SL2DXCTL1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL1_DX8SL2DXCTL1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL1_DX8SL2DXCTL1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL1_DX8SL2DXCTL1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL1_DX8SL2DXCTL1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2DXCTL2          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2DXCTL2      */
/* Source filename: pub_lpddr4.csr, line: 5353                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2DXCTL2.DX8SL2DXCTL2_field */
/* Source filename: pub_lpddr4.csr, line: 5356                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL2_DX8SL2DXCTL2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL2_DX8SL2DXCTL2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL2_DX8SL2DXCTL2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL2_DX8SL2DXCTL2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL2_DX8SL2DXCTL2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL2_DX8SL2DXCTL2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL2_DX8SL2DXCTL2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL2_DX8SL2DXCTL2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2DXCTL2_DX8SL2DXCTL2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2IOCR            */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2IOCR        */
/* Source filename: pub_lpddr4.csr, line: 5362                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL2IOCR.DX8SL2IOCR_field */
/* Source filename: pub_lpddr4.csr, line: 5365                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2IOCR_DX8SL2IOCR_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2IOCR_DX8SL2IOCR_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2IOCR_DX8SL2IOCR_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2IOCR_DX8SL2IOCR_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2IOCR_DX8SL2IOCR_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2IOCR_DX8SL2IOCR_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2IOCR_DX8SL2IOCR_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2IOCR_DX8SL2IOCR_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL2IOCR_DX8SL2IOCR_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4SL2IOCR            */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4SL2IOCR        */
/* Source filename: pub_lpddr4.csr, line: 5371                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4SL2IOCR.DX4SL2IOCR_field */
/* Source filename: pub_lpddr4.csr, line: 5374                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL2IOCR_DX4SL2IOCR_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL2IOCR_DX4SL2IOCR_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL2IOCR_DX4SL2IOCR_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL2IOCR_DX4SL2IOCR_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL2IOCR_DX4SL2IOCR_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL2IOCR_DX4SL2IOCR_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL2IOCR_DX4SL2IOCR_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL2IOCR_DX4SL2IOCR_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL2IOCR_DX4SL2IOCR_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3OSC             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3OSC         */
/* Source filename: pub_lpddr4.csr, line: 5380                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3OSC.DX8SL3OSC_field */
/* Source filename: pub_lpddr4.csr, line: 5384                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3OSC_DX8SL3OSC_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3OSC_DX8SL3OSC_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3OSC_DX8SL3OSC_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3OSC_DX8SL3OSC_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3OSC_DX8SL3OSC_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3OSC_DX8SL3OSC_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3OSC_DX8SL3OSC_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3OSC_DX8SL3OSC_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3OSC_DX8SL3OSC_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3PLLCR0          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3PLLCR0      */
/* Source filename: pub_lpddr4.csr, line: 5390                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3PLLCR0.DX8SL3PLLCR0_field */
/* Source filename: pub_lpddr4.csr, line: 5393                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR0_DX8SL3PLLCR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR0_DX8SL3PLLCR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR0_DX8SL3PLLCR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR0_DX8SL3PLLCR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR0_DX8SL3PLLCR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR0_DX8SL3PLLCR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR0_DX8SL3PLLCR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR0_DX8SL3PLLCR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR0_DX8SL3PLLCR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3PLLCR1          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3PLLCR1      */
/* Source filename: pub_lpddr4.csr, line: 5399                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3PLLCR1.DX8SL3PLLCR1_field */
/* Source filename: pub_lpddr4.csr, line: 5402                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR1_DX8SL3PLLCR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR1_DX8SL3PLLCR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR1_DX8SL3PLLCR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR1_DX8SL3PLLCR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR1_DX8SL3PLLCR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR1_DX8SL3PLLCR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR1_DX8SL3PLLCR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR1_DX8SL3PLLCR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR1_DX8SL3PLLCR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3PLLCR2          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3PLLCR2      */
/* Source filename: pub_lpddr4.csr, line: 5408                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3PLLCR2.DX8SL3PLLCR2_field */
/* Source filename: pub_lpddr4.csr, line: 5411                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR2_DX8SL3PLLCR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR2_DX8SL3PLLCR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR2_DX8SL3PLLCR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR2_DX8SL3PLLCR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR2_DX8SL3PLLCR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR2_DX8SL3PLLCR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR2_DX8SL3PLLCR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR2_DX8SL3PLLCR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR2_DX8SL3PLLCR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3PLLCR3          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3PLLCR3      */
/* Source filename: pub_lpddr4.csr, line: 5417                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3PLLCR3.DX8SL3PLLCR3_field */
/* Source filename: pub_lpddr4.csr, line: 5420                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR3_DX8SL3PLLCR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR3_DX8SL3PLLCR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR3_DX8SL3PLLCR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR3_DX8SL3PLLCR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR3_DX8SL3PLLCR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR3_DX8SL3PLLCR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR3_DX8SL3PLLCR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR3_DX8SL3PLLCR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR3_DX8SL3PLLCR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3PLLCR4          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3PLLCR4      */
/* Source filename: pub_lpddr4.csr, line: 5426                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3PLLCR4.DX8SL3PLLCR4_field */
/* Source filename: pub_lpddr4.csr, line: 5429                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR4_DX8SL3PLLCR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR4_DX8SL3PLLCR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR4_DX8SL3PLLCR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR4_DX8SL3PLLCR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR4_DX8SL3PLLCR4_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR4_DX8SL3PLLCR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR4_DX8SL3PLLCR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR4_DX8SL3PLLCR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR4_DX8SL3PLLCR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3PLLCR5          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3PLLCR5      */
/* Source filename: pub_lpddr4.csr, line: 5435                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3PLLCR5.DX8SL3PLLCR5_field */
/* Source filename: pub_lpddr4.csr, line: 5438                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR5_DX8SL3PLLCR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR5_DX8SL3PLLCR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR5_DX8SL3PLLCR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR5_DX8SL3PLLCR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR5_DX8SL3PLLCR5_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR5_DX8SL3PLLCR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR5_DX8SL3PLLCR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR5_DX8SL3PLLCR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3PLLCR5_DX8SL3PLLCR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3DQSCTL          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3DQSCTL      */
/* Source filename: pub_lpddr4.csr, line: 5444                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3DQSCTL.DX8SL3DQSCTL_field */
/* Source filename: pub_lpddr4.csr, line: 5447                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DQSCTL_DX8SL3DQSCTL_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DQSCTL_DX8SL3DQSCTL_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DQSCTL_DX8SL3DQSCTL_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DQSCTL_DX8SL3DQSCTL_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DQSCTL_DX8SL3DQSCTL_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DQSCTL_DX8SL3DQSCTL_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DQSCTL_DX8SL3DQSCTL_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DQSCTL_DX8SL3DQSCTL_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DQSCTL_DX8SL3DQSCTL_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3TRNCTL          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3TRNCTL      */
/* Source filename: pub_lpddr4.csr, line: 5453                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3TRNCTL.DX8SL3TRNCTL_field */
/* Source filename: pub_lpddr4.csr, line: 5456                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3TRNCTL_DX8SL3TRNCTL_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3TRNCTL_DX8SL3TRNCTL_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3TRNCTL_DX8SL3TRNCTL_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3TRNCTL_DX8SL3TRNCTL_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3TRNCTL_DX8SL3TRNCTL_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3TRNCTL_DX8SL3TRNCTL_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3TRNCTL_DX8SL3TRNCTL_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3TRNCTL_DX8SL3TRNCTL_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3TRNCTL_DX8SL3TRNCTL_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3DDLCTL          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3DDLCTL      */
/* Source filename: pub_lpddr4.csr, line: 5462                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3DDLCTL.DX8SL3DDLCTL_field */
/* Source filename: pub_lpddr4.csr, line: 5465                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DDLCTL_DX8SL3DDLCTL_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DDLCTL_DX8SL3DDLCTL_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DDLCTL_DX8SL3DDLCTL_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DDLCTL_DX8SL3DDLCTL_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DDLCTL_DX8SL3DDLCTL_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DDLCTL_DX8SL3DDLCTL_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DDLCTL_DX8SL3DDLCTL_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DDLCTL_DX8SL3DDLCTL_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DDLCTL_DX8SL3DDLCTL_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3DXCTL1          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3DXCTL1      */
/* Source filename: pub_lpddr4.csr, line: 5471                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3DXCTL1.DX8SL3DXCTL1_field */
/* Source filename: pub_lpddr4.csr, line: 5474                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL1_DX8SL3DXCTL1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL1_DX8SL3DXCTL1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL1_DX8SL3DXCTL1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL1_DX8SL3DXCTL1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL1_DX8SL3DXCTL1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL1_DX8SL3DXCTL1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL1_DX8SL3DXCTL1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL1_DX8SL3DXCTL1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL1_DX8SL3DXCTL1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3DXCTL2          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3DXCTL2      */
/* Source filename: pub_lpddr4.csr, line: 5480                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3DXCTL2.DX8SL3DXCTL2_field */
/* Source filename: pub_lpddr4.csr, line: 5483                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL2_DX8SL3DXCTL2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL2_DX8SL3DXCTL2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL2_DX8SL3DXCTL2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL2_DX8SL3DXCTL2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL2_DX8SL3DXCTL2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL2_DX8SL3DXCTL2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL2_DX8SL3DXCTL2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL2_DX8SL3DXCTL2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3DXCTL2_DX8SL3DXCTL2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3IOCR            */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3IOCR        */
/* Source filename: pub_lpddr4.csr, line: 5489                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL3IOCR.DX8SL3IOCR_field */
/* Source filename: pub_lpddr4.csr, line: 5492                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3IOCR_DX8SL3IOCR_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3IOCR_DX8SL3IOCR_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3IOCR_DX8SL3IOCR_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3IOCR_DX8SL3IOCR_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3IOCR_DX8SL3IOCR_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3IOCR_DX8SL3IOCR_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3IOCR_DX8SL3IOCR_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3IOCR_DX8SL3IOCR_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL3IOCR_DX8SL3IOCR_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4SL3IOCR            */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4SL3IOCR        */
/* Source filename: pub_lpddr4.csr, line: 5498                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4SL3IOCR.DX4SL3IOCR_field */
/* Source filename: pub_lpddr4.csr, line: 5501                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL3IOCR_DX4SL3IOCR_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL3IOCR_DX4SL3IOCR_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL3IOCR_DX4SL3IOCR_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL3IOCR_DX4SL3IOCR_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL3IOCR_DX4SL3IOCR_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL3IOCR_DX4SL3IOCR_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL3IOCR_DX4SL3IOCR_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL3IOCR_DX4SL3IOCR_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL3IOCR_DX4SL3IOCR_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4OSC             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4OSC         */
/* Source filename: pub_lpddr4.csr, line: 5507                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4OSC.DX8SL4OSC_field */
/* Source filename: pub_lpddr4.csr, line: 5511                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4OSC_DX8SL4OSC_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4OSC_DX8SL4OSC_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4OSC_DX8SL4OSC_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4OSC_DX8SL4OSC_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4OSC_DX8SL4OSC_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4OSC_DX8SL4OSC_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4OSC_DX8SL4OSC_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4OSC_DX8SL4OSC_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4OSC_DX8SL4OSC_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4PLLCR0          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4PLLCR0      */
/* Source filename: pub_lpddr4.csr, line: 5517                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4PLLCR0.DX8SL4PLLCR0_field */
/* Source filename: pub_lpddr4.csr, line: 5520                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR0_DX8SL4PLLCR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR0_DX8SL4PLLCR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR0_DX8SL4PLLCR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR0_DX8SL4PLLCR0_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR0_DX8SL4PLLCR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR0_DX8SL4PLLCR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR0_DX8SL4PLLCR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR0_DX8SL4PLLCR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR0_DX8SL4PLLCR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4PLLCR1          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4PLLCR1      */
/* Source filename: pub_lpddr4.csr, line: 5526                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4PLLCR1.DX8SL4PLLCR1_field */
/* Source filename: pub_lpddr4.csr, line: 5529                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR1_DX8SL4PLLCR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR1_DX8SL4PLLCR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR1_DX8SL4PLLCR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR1_DX8SL4PLLCR1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR1_DX8SL4PLLCR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR1_DX8SL4PLLCR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR1_DX8SL4PLLCR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR1_DX8SL4PLLCR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR1_DX8SL4PLLCR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4PLLCR2          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4PLLCR2      */
/* Source filename: pub_lpddr4.csr, line: 5535                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4PLLCR2.DX8SL4PLLCR2_field */
/* Source filename: pub_lpddr4.csr, line: 5538                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR2_DX8SL4PLLCR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR2_DX8SL4PLLCR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR2_DX8SL4PLLCR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR2_DX8SL4PLLCR2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR2_DX8SL4PLLCR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR2_DX8SL4PLLCR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR2_DX8SL4PLLCR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR2_DX8SL4PLLCR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR2_DX8SL4PLLCR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4PLLCR3          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4PLLCR3      */
/* Source filename: pub_lpddr4.csr, line: 5544                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4PLLCR3.DX8SL4PLLCR3_field */
/* Source filename: pub_lpddr4.csr, line: 5547                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR3_DX8SL4PLLCR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR3_DX8SL4PLLCR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR3_DX8SL4PLLCR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR3_DX8SL4PLLCR3_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR3_DX8SL4PLLCR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR3_DX8SL4PLLCR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR3_DX8SL4PLLCR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR3_DX8SL4PLLCR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR3_DX8SL4PLLCR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4PLLCR4          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4PLLCR4      */
/* Source filename: pub_lpddr4.csr, line: 5553                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4PLLCR4.DX8SL4PLLCR4_field */
/* Source filename: pub_lpddr4.csr, line: 5556                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR4_DX8SL4PLLCR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR4_DX8SL4PLLCR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR4_DX8SL4PLLCR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR4_DX8SL4PLLCR4_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR4_DX8SL4PLLCR4_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR4_DX8SL4PLLCR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR4_DX8SL4PLLCR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR4_DX8SL4PLLCR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR4_DX8SL4PLLCR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4PLLCR5          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4PLLCR5      */
/* Source filename: pub_lpddr4.csr, line: 5562                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4PLLCR5.DX8SL4PLLCR5_field */
/* Source filename: pub_lpddr4.csr, line: 5565                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR5_DX8SL4PLLCR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR5_DX8SL4PLLCR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR5_DX8SL4PLLCR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR5_DX8SL4PLLCR5_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR5_DX8SL4PLLCR5_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR5_DX8SL4PLLCR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR5_DX8SL4PLLCR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR5_DX8SL4PLLCR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4PLLCR5_DX8SL4PLLCR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4DQSCTL          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4DQSCTL      */
/* Source filename: pub_lpddr4.csr, line: 5571                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4DQSCTL.DX8SL4DQSCTL_field */
/* Source filename: pub_lpddr4.csr, line: 5574                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DQSCTL_DX8SL4DQSCTL_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DQSCTL_DX8SL4DQSCTL_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DQSCTL_DX8SL4DQSCTL_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DQSCTL_DX8SL4DQSCTL_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DQSCTL_DX8SL4DQSCTL_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DQSCTL_DX8SL4DQSCTL_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DQSCTL_DX8SL4DQSCTL_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DQSCTL_DX8SL4DQSCTL_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DQSCTL_DX8SL4DQSCTL_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4TRNCTL          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4TRNCTL      */
/* Source filename: pub_lpddr4.csr, line: 5580                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4TRNCTL.DX8SL4TRNCTL_field */
/* Source filename: pub_lpddr4.csr, line: 5583                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4TRNCTL_DX8SL4TRNCTL_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4TRNCTL_DX8SL4TRNCTL_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4TRNCTL_DX8SL4TRNCTL_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4TRNCTL_DX8SL4TRNCTL_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4TRNCTL_DX8SL4TRNCTL_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4TRNCTL_DX8SL4TRNCTL_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4TRNCTL_DX8SL4TRNCTL_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4TRNCTL_DX8SL4TRNCTL_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4TRNCTL_DX8SL4TRNCTL_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4DDLCTL          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4DDLCTL      */
/* Source filename: pub_lpddr4.csr, line: 5589                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4DDLCTL.DX8SL4DDLCTL_field */
/* Source filename: pub_lpddr4.csr, line: 5592                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DDLCTL_DX8SL4DDLCTL_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DDLCTL_DX8SL4DDLCTL_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DDLCTL_DX8SL4DDLCTL_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DDLCTL_DX8SL4DDLCTL_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DDLCTL_DX8SL4DDLCTL_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DDLCTL_DX8SL4DDLCTL_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DDLCTL_DX8SL4DDLCTL_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DDLCTL_DX8SL4DDLCTL_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DDLCTL_DX8SL4DDLCTL_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4DXCTL1          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4DXCTL1      */
/* Source filename: pub_lpddr4.csr, line: 5598                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4DXCTL1.DX8SL4DXCTL1_field */
/* Source filename: pub_lpddr4.csr, line: 5601                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL1_DX8SL4DXCTL1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL1_DX8SL4DXCTL1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL1_DX8SL4DXCTL1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL1_DX8SL4DXCTL1_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL1_DX8SL4DXCTL1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL1_DX8SL4DXCTL1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL1_DX8SL4DXCTL1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL1_DX8SL4DXCTL1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL1_DX8SL4DXCTL1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4DXCTL2          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4DXCTL2      */
/* Source filename: pub_lpddr4.csr, line: 5607                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4DXCTL2.DX8SL4DXCTL2_field */
/* Source filename: pub_lpddr4.csr, line: 5610                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL2_DX8SL4DXCTL2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL2_DX8SL4DXCTL2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL2_DX8SL4DXCTL2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL2_DX8SL4DXCTL2_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL2_DX8SL4DXCTL2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL2_DX8SL4DXCTL2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL2_DX8SL4DXCTL2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL2_DX8SL4DXCTL2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4DXCTL2_DX8SL4DXCTL2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4IOCR            */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4IOCR        */
/* Source filename: pub_lpddr4.csr, line: 5616                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SL4IOCR.DX8SL4IOCR_field */
/* Source filename: pub_lpddr4.csr, line: 5619                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4IOCR_DX8SL4IOCR_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4IOCR_DX8SL4IOCR_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4IOCR_DX8SL4IOCR_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4IOCR_DX8SL4IOCR_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4IOCR_DX8SL4IOCR_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4IOCR_DX8SL4IOCR_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4IOCR_DX8SL4IOCR_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4IOCR_DX8SL4IOCR_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SL4IOCR_DX8SL4IOCR_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4SL4IOCR            */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4SL4IOCR        */
/* Source filename: pub_lpddr4.csr, line: 5625                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4SL4IOCR.DX4SL4IOCR_field */
/* Source filename: pub_lpddr4.csr, line: 5628                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL4IOCR_DX4SL4IOCR_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL4IOCR_DX4SL4IOCR_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL4IOCR_DX4SL4IOCR_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL4IOCR_DX4SL4IOCR_FIELD_READ_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL4IOCR_DX4SL4IOCR_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL4IOCR_DX4SL4IOCR_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL4IOCR_DX4SL4IOCR_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL4IOCR_DX4SL4IOCR_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SL4IOCR_DX4SL4IOCR_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBOSC             */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBOSC         */
/* Source filename: pub_lpddr4.csr, line: 5634                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBOSC.DX8SLBOSC_field */
/* Source filename: pub_lpddr4.csr, line: 5639                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBOSC_DX8SLBOSC_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBOSC_DX8SLBOSC_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBOSC_DX8SLBOSC_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBOSC_DX8SLBOSC_FIELD_READ_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBOSC_DX8SLBOSC_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBOSC_DX8SLBOSC_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBOSC_DX8SLBOSC_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBOSC_DX8SLBOSC_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBOSC_DX8SLBOSC_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBPLLCR0          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBPLLCR0      */
/* Source filename: pub_lpddr4.csr, line: 5645                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBPLLCR0.DX8SLBPLLCR0_field */
/* Source filename: pub_lpddr4.csr, line: 5649                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR0_DX8SLBPLLCR0_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR0_DX8SLBPLLCR0_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR0_DX8SLBPLLCR0_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR0_DX8SLBPLLCR0_FIELD_READ_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR0_DX8SLBPLLCR0_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR0_DX8SLBPLLCR0_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR0_DX8SLBPLLCR0_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR0_DX8SLBPLLCR0_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR0_DX8SLBPLLCR0_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBPLLCR1          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBPLLCR1      */
/* Source filename: pub_lpddr4.csr, line: 5655                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBPLLCR1.DX8SLBPLLCR1_field */
/* Source filename: pub_lpddr4.csr, line: 5659                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR1_DX8SLBPLLCR1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR1_DX8SLBPLLCR1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR1_DX8SLBPLLCR1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR1_DX8SLBPLLCR1_FIELD_READ_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR1_DX8SLBPLLCR1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR1_DX8SLBPLLCR1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR1_DX8SLBPLLCR1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR1_DX8SLBPLLCR1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR1_DX8SLBPLLCR1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBPLLCR2          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBPLLCR2      */
/* Source filename: pub_lpddr4.csr, line: 5665                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBPLLCR2.DX8SLBPLLCR2_field */
/* Source filename: pub_lpddr4.csr, line: 5669                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR2_DX8SLBPLLCR2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR2_DX8SLBPLLCR2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR2_DX8SLBPLLCR2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR2_DX8SLBPLLCR2_FIELD_READ_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR2_DX8SLBPLLCR2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR2_DX8SLBPLLCR2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR2_DX8SLBPLLCR2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR2_DX8SLBPLLCR2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR2_DX8SLBPLLCR2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBPLLCR3          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBPLLCR3      */
/* Source filename: pub_lpddr4.csr, line: 5675                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBPLLCR3.DX8SLBPLLCR3_field */
/* Source filename: pub_lpddr4.csr, line: 5679                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR3_DX8SLBPLLCR3_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR3_DX8SLBPLLCR3_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR3_DX8SLBPLLCR3_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR3_DX8SLBPLLCR3_FIELD_READ_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR3_DX8SLBPLLCR3_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR3_DX8SLBPLLCR3_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR3_DX8SLBPLLCR3_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR3_DX8SLBPLLCR3_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR3_DX8SLBPLLCR3_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBPLLCR4          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBPLLCR4      */
/* Source filename: pub_lpddr4.csr, line: 5685                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBPLLCR4.DX8SLBPLLCR4_field */
/* Source filename: pub_lpddr4.csr, line: 5689                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR4_DX8SLBPLLCR4_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR4_DX8SLBPLLCR4_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR4_DX8SLBPLLCR4_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR4_DX8SLBPLLCR4_FIELD_READ_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR4_DX8SLBPLLCR4_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR4_DX8SLBPLLCR4_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR4_DX8SLBPLLCR4_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR4_DX8SLBPLLCR4_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR4_DX8SLBPLLCR4_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBPLLCR5          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBPLLCR5      */
/* Source filename: pub_lpddr4.csr, line: 5695                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBPLLCR5.DX8SLBPLLCR5_field */
/* Source filename: pub_lpddr4.csr, line: 5699                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR5_DX8SLBPLLCR5_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR5_DX8SLBPLLCR5_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR5_DX8SLBPLLCR5_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR5_DX8SLBPLLCR5_FIELD_READ_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR5_DX8SLBPLLCR5_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR5_DX8SLBPLLCR5_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR5_DX8SLBPLLCR5_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR5_DX8SLBPLLCR5_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBPLLCR5_DX8SLBPLLCR5_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBDQSCTL          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBDQSCTL      */
/* Source filename: pub_lpddr4.csr, line: 5705                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBDQSCTL.DX8SLBDQSCTL_field */
/* Source filename: pub_lpddr4.csr, line: 5709                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDQSCTL_DX8SLBDQSCTL_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDQSCTL_DX8SLBDQSCTL_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDQSCTL_DX8SLBDQSCTL_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDQSCTL_DX8SLBDQSCTL_FIELD_READ_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDQSCTL_DX8SLBDQSCTL_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDQSCTL_DX8SLBDQSCTL_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDQSCTL_DX8SLBDQSCTL_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDQSCTL_DX8SLBDQSCTL_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDQSCTL_DX8SLBDQSCTL_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBTRNCTL          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBTRNCTL      */
/* Source filename: pub_lpddr4.csr, line: 5715                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBTRNCTL.DX8SLBTRNCTL_field */
/* Source filename: pub_lpddr4.csr, line: 5719                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBTRNCTL_DX8SLBTRNCTL_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBTRNCTL_DX8SLBTRNCTL_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBTRNCTL_DX8SLBTRNCTL_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBTRNCTL_DX8SLBTRNCTL_FIELD_READ_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBTRNCTL_DX8SLBTRNCTL_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBTRNCTL_DX8SLBTRNCTL_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBTRNCTL_DX8SLBTRNCTL_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBTRNCTL_DX8SLBTRNCTL_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBTRNCTL_DX8SLBTRNCTL_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBDDLCTL          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBDDLCTL      */
/* Source filename: pub_lpddr4.csr, line: 5725                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBDDLCTL.DX8SLBDDLCTL_field */
/* Source filename: pub_lpddr4.csr, line: 5729                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDDLCTL_DX8SLBDDLCTL_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDDLCTL_DX8SLBDDLCTL_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDDLCTL_DX8SLBDDLCTL_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDDLCTL_DX8SLBDDLCTL_FIELD_READ_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDDLCTL_DX8SLBDDLCTL_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDDLCTL_DX8SLBDDLCTL_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDDLCTL_DX8SLBDDLCTL_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDDLCTL_DX8SLBDDLCTL_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDDLCTL_DX8SLBDDLCTL_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBDXCTL1          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBDXCTL1      */
/* Source filename: pub_lpddr4.csr, line: 5735                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBDXCTL1.DX8SLBDXCTL1_field */
/* Source filename: pub_lpddr4.csr, line: 5739                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL1_DX8SLBDXCTL1_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL1_DX8SLBDXCTL1_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL1_DX8SLBDXCTL1_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL1_DX8SLBDXCTL1_FIELD_READ_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL1_DX8SLBDXCTL1_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL1_DX8SLBDXCTL1_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL1_DX8SLBDXCTL1_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL1_DX8SLBDXCTL1_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL1_DX8SLBDXCTL1_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBDXCTL2          */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBDXCTL2      */
/* Source filename: pub_lpddr4.csr, line: 5745                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBDXCTL2.DX8SLBDXCTL2_field */
/* Source filename: pub_lpddr4.csr, line: 5749                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL2_DX8SLBDXCTL2_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL2_DX8SLBDXCTL2_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL2_DX8SLBDXCTL2_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL2_DX8SLBDXCTL2_FIELD_READ_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL2_DX8SLBDXCTL2_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL2_DX8SLBDXCTL2_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL2_DX8SLBDXCTL2_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL2_DX8SLBDXCTL2_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBDXCTL2_DX8SLBDXCTL2_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBIOCR            */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBIOCR        */
/* Source filename: pub_lpddr4.csr, line: 5755                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX8SLBIOCR.DX8SLBIOCR_field */
/* Source filename: pub_lpddr4.csr, line: 5759                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBIOCR_DX8SLBIOCR_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBIOCR_DX8SLBIOCR_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBIOCR_DX8SLBIOCR_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBIOCR_DX8SLBIOCR_FIELD_READ_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBIOCR_DX8SLBIOCR_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBIOCR_DX8SLBIOCR_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBIOCR_DX8SLBIOCR_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBIOCR_DX8SLBIOCR_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX8SLBIOCR_DX8SLBIOCR_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* Register type: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4SLBIOCR            */
/* Register template: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4SLBIOCR        */
/* Source filename: pub_lpddr4.csr, line: 5765                             */
/* Field member: spio_DW_apb_gpio_DDR::DWC_PHY_PUB::DX4SLBIOCR.DX4SLBIOCR_field */
/* Source filename: pub_lpddr4.csr, line: 5769                             */
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SLBIOCR_DX4SLBIOCR_FIELD_MSB 31u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SLBIOCR_DX4SLBIOCR_FIELD_LSB 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SLBIOCR_DX4SLBIOCR_FIELD_WIDTH 32u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SLBIOCR_DX4SLBIOCR_FIELD_READ_ACCESS 0u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SLBIOCR_DX4SLBIOCR_FIELD_WRITE_ACCESS 1u
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SLBIOCR_DX4SLBIOCR_FIELD_FIELD_MASK 0xfffffffful
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SLBIOCR_DX4SLBIOCR_FIELD_GET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SLBIOCR_DX4SLBIOCR_FIELD_SET(x) \
   ((x) & 0xfffffffful)
#define SPIO_DW_APB_GPIO_DDR_DWC_PHY_PUB_DX4SLBIOCR_DX4SLBIOCR_FIELD_MODIFY(r, x) \
   ((x) & 0xfffffffful)

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */

/* Typedef for Group: spio_DW_apb_gpio_DDR::DWC_PHY_PUB                    */
/* Source filename: pub_lpddr4.csr, line: 21                               */
typedef struct {
   volatile uint32_t RIDR; /**< Offset 0x0 (R) */
   volatile uint32_t PIR; /**< Offset 0x4 (R/W) */
   uint8_t _pad0[0x8];
   volatile uint32_t PGCR0; /**< Offset 0x10 (R/W) */
   volatile uint32_t PGCR1; /**< Offset 0x14 (R/W) */
   volatile uint32_t PGCR2; /**< Offset 0x18 (R/W) */
   volatile uint32_t PGCR3; /**< Offset 0x1c (R/W) */
   volatile uint32_t PGCR4; /**< Offset 0x20 (R/W) */
   volatile uint32_t PGCR5; /**< Offset 0x24 (R/W) */
   volatile uint32_t PGCR6; /**< Offset 0x28 (R/W) */
   volatile uint32_t PGCR7; /**< Offset 0x2c (R/W) */
   volatile uint32_t PGSR0; /**< Offset 0x30 (R) */
   volatile uint32_t PGSR1; /**< Offset 0x34 (R) */
   volatile uint32_t PGSR2; /**< Offset 0x38 (R) */
   uint8_t _pad1[0x4];
   volatile uint32_t PTR0; /**< Offset 0x40 (R/W) */
   volatile uint32_t PTR1; /**< Offset 0x44 (R/W) */
   volatile uint32_t PTR2; /**< Offset 0x48 (R/W) */
   volatile uint32_t PTR3; /**< Offset 0x4c (R/W) */
   volatile uint32_t PTR4; /**< Offset 0x50 (R/W) */
   volatile uint32_t PTR5; /**< Offset 0x54 (R/W) */
   volatile uint32_t PTR6; /**< Offset 0x58 (R/W) */
   uint8_t _pad2[0xc];
   volatile uint32_t PLLCR; /**< Offset 0x68 (R/W) */
   volatile uint32_t PLLCR1; /**< Offset 0x6c (R/W) */
   volatile uint32_t PLLCR2; /**< Offset 0x70 (R/W) */
   volatile uint32_t PLLCR3; /**< Offset 0x74 (R/W) */
   volatile uint32_t PLLCR4; /**< Offset 0x78 (R/W) */
   volatile uint32_t PLLCR5; /**< Offset 0x7c (R/W) */
   uint8_t _pad3[0x8];
   volatile uint32_t DXCCR; /**< Offset 0x88 (R/W) */
   uint8_t _pad4[0x4];
   volatile uint32_t DSGCR; /**< Offset 0x90 (R/W) */
   uint8_t _pad5[0x4];
   volatile uint32_t ODTCR; /**< Offset 0x98 (R/W) */
   uint8_t _pad6[0x4];
   volatile uint32_t AACR; /**< Offset 0xa0 (R/W) */
   uint8_t _pad7[0x1c];
   volatile uint32_t GPR0; /**< Offset 0xc0 (R/W) */
   volatile uint32_t GPR1; /**< Offset 0xc4 (R/W) */
   uint8_t _pad8[0x38];
   volatile uint32_t DCR; /**< Offset 0x100 (R/W) */
   uint8_t _pad9[0xc];
   volatile uint32_t DTPR0; /**< Offset 0x110 (R/W) */
   volatile uint32_t DTPR1; /**< Offset 0x114 (R/W) */
   volatile uint32_t DTPR2; /**< Offset 0x118 (R/W) */
   volatile uint32_t DTPR3; /**< Offset 0x11c (R/W) */
   volatile uint32_t DTPR4; /**< Offset 0x120 (R/W) */
   volatile uint32_t DTPR5; /**< Offset 0x124 (R/W) */
   volatile uint32_t DTPR6; /**< Offset 0x128 (R/W) */
   uint8_t _pad10[0x14];
   volatile uint32_t RDIMMGCR0; /**< Offset 0x140 (R/W) */
   volatile uint32_t RDIMMGCR1; /**< Offset 0x144 (R/W) */
   volatile uint32_t RDIMMGCR2; /**< Offset 0x148 (R/W) */
   uint8_t _pad11[0x4];
   volatile uint32_t RDIMMCR0; /**< Offset 0x150 (R/W) */
   volatile uint32_t RDIMMCR1; /**< Offset 0x154 (R/W) */
   volatile uint32_t RDIMMCR2; /**< Offset 0x158 (R/W) */
   volatile uint32_t RDIMMCR3; /**< Offset 0x15c (R/W) */
   volatile uint32_t RDIMMCR4; /**< Offset 0x160 (R/W) */
   uint8_t _pad12[0x4];
   volatile uint32_t SCHCR0; /**< Offset 0x168 (R/W) */
   volatile uint32_t SCHCR1; /**< Offset 0x16c (R/W) */
   uint8_t _pad13[0x10];
   volatile uint32_t MR0; /**< Offset 0x180 (R/W) */
   volatile uint32_t MR1; /**< Offset 0x184 (R/W) */
   volatile uint32_t MR2; /**< Offset 0x188 (R/W) */
   volatile uint32_t MR3; /**< Offset 0x18c (R/W) */
   volatile uint32_t MR4; /**< Offset 0x190 (R/W) */
   volatile uint32_t MR5; /**< Offset 0x194 (R/W) */
   volatile uint32_t MR6; /**< Offset 0x198 (R/W) */
   volatile uint32_t MR7; /**< Offset 0x19c (R/W) */
   uint8_t _pad14[0xc];
   volatile uint32_t MR11; /**< Offset 0x1ac (R/W) */
   volatile uint32_t MR12; /**< Offset 0x1b0 (R/W) */
   volatile uint32_t MR13; /**< Offset 0x1b4 (R/W) */
   volatile uint32_t MR14; /**< Offset 0x1b8 (R/W) */
   uint8_t _pad15[0x1c];
   volatile uint32_t MR22; /**< Offset 0x1d8 (R/W) */
   uint8_t _pad16[0x24];
   volatile uint32_t DTCR; /**< Offset 0x200 (R/W) */
   volatile uint32_t DTCR1; /**< Offset 0x204 (R/W) */
   volatile uint32_t DTAR0; /**< Offset 0x208 (R/W) */
   volatile uint32_t DTAR1; /**< Offset 0x20c (R/W) */
   volatile uint32_t DTAR2; /**< Offset 0x210 (R/W) */
   uint8_t _pad17[0x4];
   volatile uint32_t DTDR0; /**< Offset 0x218 (R/W) */
   volatile uint32_t DTDR1; /**< Offset 0x21c (R/W) */
   uint8_t _pad18[0x10];
   volatile uint32_t DTEDR0; /**< Offset 0x230 (R/W) */
   volatile uint32_t DTEDR1; /**< Offset 0x234 (R/W) */
   volatile uint32_t DTEDR2; /**< Offset 0x238 (R/W) */
   volatile uint32_t VTDR; /**< Offset 0x23c (R/W) */
   volatile uint32_t CATR0; /**< Offset 0x240 (R/W) */
   volatile uint32_t CATR1; /**< Offset 0x244 (R/W) */
   volatile uint32_t PGCR8; /**< Offset 0x248 (R/W) */
   uint8_t _pad19[0x4];
   volatile uint32_t DQSDR0; /**< Offset 0x250 (R/W) */
   volatile uint32_t DQSDR1; /**< Offset 0x254 (R/W) */
   volatile uint32_t DQSDR2; /**< Offset 0x258 (R/W) */
   uint8_t _pad20[0xa4];
   volatile uint32_t DCUAR; /**< Offset 0x300 (R/W) */
   volatile uint32_t DCUDR; /**< Offset 0x304 (R/W) */
   volatile uint32_t DCURR; /**< Offset 0x308 (R/W) */
   volatile uint32_t DCULR; /**< Offset 0x30c (R/W) */
   volatile uint32_t DCUGCR; /**< Offset 0x310 (R/W) */
   volatile uint32_t DCUTPR; /**< Offset 0x314 (R/W) */
   volatile uint32_t DCUSR0; /**< Offset 0x318 (R/W) */
   volatile uint32_t DCUSR1; /**< Offset 0x31c (R/W) */
   uint8_t _pad21[0xe0];
   volatile uint32_t BISTRR; /**< Offset 0x400 (R/W) */
   volatile uint32_t BISTWCR; /**< Offset 0x404 (R/W) */
   volatile uint32_t BISTMSKR0; /**< Offset 0x408 (R/W) */
   volatile uint32_t BISTMSKR1; /**< Offset 0x40c (R/W) */
   volatile uint32_t BISTMSKR2; /**< Offset 0x410 (R/W) */
   volatile uint32_t BISTLSR; /**< Offset 0x414 (R/W) */
   volatile uint32_t BISTAR0; /**< Offset 0x418 (R/W) */
   volatile uint32_t BISTAR1; /**< Offset 0x41c (R/W) */
   volatile uint32_t BISTAR2; /**< Offset 0x420 (R/W) */
   volatile uint32_t BISTAR3; /**< Offset 0x424 (R/W) */
   volatile uint32_t BISTAR4; /**< Offset 0x428 (R/W) */
   volatile uint32_t BISTUDPR; /**< Offset 0x42c (R/W) */
   volatile uint32_t BISTGSR; /**< Offset 0x430 (R/W) */
   volatile uint32_t BISTWER0; /**< Offset 0x434 (R/W) */
   volatile uint32_t BISTWER1; /**< Offset 0x438 (R/W) */
   volatile uint32_t BISTBER0; /**< Offset 0x43c (R/W) */
   volatile uint32_t BISTBER1; /**< Offset 0x440 (R/W) */
   volatile uint32_t BISTBER2; /**< Offset 0x444 (R/W) */
   volatile uint32_t BISTBER3; /**< Offset 0x448 (R/W) */
   volatile uint32_t BISTBER4; /**< Offset 0x44c (R/W) */
   volatile uint32_t BISTWCSR; /**< Offset 0x450 (R/W) */
   volatile uint32_t BISTFWR0; /**< Offset 0x454 (R/W) */
   volatile uint32_t BISTFWR1; /**< Offset 0x458 (R/W) */
   volatile uint32_t BISTFWR2; /**< Offset 0x45c (R/W) */
   volatile uint32_t BISTBER5; /**< Offset 0x460 (R/W) */
   uint8_t _pad22[0x78];
   volatile uint32_t RANKIDR; /**< Offset 0x4dc (R/W) */
   volatile uint32_t RIOCR0; /**< Offset 0x4e0 (R/W) */
   volatile uint32_t RIOCR1; /**< Offset 0x4e4 (R/W) */
   volatile uint32_t RIOCR2; /**< Offset 0x4e8 (R/W) */
   volatile uint32_t RIOCR3; /**< Offset 0x4ec (R/W) */
   volatile uint32_t RIOCR4; /**< Offset 0x4f0 (R/W) */
   volatile uint32_t RIOCR5; /**< Offset 0x4f4 (R/W) */
   uint8_t _pad23[0x8];
   volatile uint32_t ACIOCR0; /**< Offset 0x500 (R/W) */
   volatile uint32_t ACIOCR1; /**< Offset 0x504 (R/W) */
   volatile uint32_t ACIOCR2; /**< Offset 0x508 (R/W) */
   volatile uint32_t ACIOCR3; /**< Offset 0x50c (R/W) */
   volatile uint32_t ACIOCR4; /**< Offset 0x510 (R/W) */
   volatile uint32_t ACIOCR5; /**< Offset 0x514 (R/W) */
   uint8_t _pad24[0x8];
   volatile uint32_t IOVCR0; /**< Offset 0x520 (R/W) */
   volatile uint32_t IOVCR1; /**< Offset 0x524 (R/W) */
   volatile uint32_t VTCR0; /**< Offset 0x528 (R/W) */
   volatile uint32_t VTCR1; /**< Offset 0x52c (R/W) */
   uint8_t _pad25[0x10];
   volatile uint32_t ACBDLR0; /**< Offset 0x540 (R/W) */
   volatile uint32_t ACBDLR1; /**< Offset 0x544 (R/W) */
   volatile uint32_t ACBDLR2; /**< Offset 0x548 (R/W) */
   volatile uint32_t ACBDLR3; /**< Offset 0x54c (R/W) */
   volatile uint32_t ACBDLR4; /**< Offset 0x550 (R/W) */
   volatile uint32_t ACBDLR5; /**< Offset 0x554 (R/W) */
   volatile uint32_t ACBDLR6; /**< Offset 0x558 (R/W) */
   volatile uint32_t ACBDLR7; /**< Offset 0x55c (R/W) */
   volatile uint32_t ACBDLR8; /**< Offset 0x560 (R/W) */
   volatile uint32_t ACBDLR9; /**< Offset 0x564 (R/W) */
   volatile uint32_t ACBDLR10; /**< Offset 0x568 (R/W) */
   volatile uint32_t ACBDLR11; /**< Offset 0x56c (R/W) */
   volatile uint32_t ACBDLR12; /**< Offset 0x570 (R/W) */
   volatile uint32_t ACBDLR13; /**< Offset 0x574 (R/W) */
   volatile uint32_t ACBDLR14; /**< Offset 0x578 (R/W) */
   volatile uint32_t ACBDLR15; /**< Offset 0x57c (R/W) */
   volatile uint32_t ACBDLR16; /**< Offset 0x580 (R/W) */
   volatile uint32_t ACLCDLR; /**< Offset 0x584 (R/W) */
   uint8_t _pad26[0x18];
   volatile uint32_t ACMDLR0; /**< Offset 0x5a0 (R/W) */
   volatile uint32_t ACMDLR1; /**< Offset 0x5a4 (R/W) */
   uint8_t _pad27[0xd8];
   volatile uint32_t ZQCR; /**< Offset 0x680 (R/W) */
   volatile uint32_t ZQ0PR0; /**< Offset 0x684 (R/W) */
   volatile uint32_t ZQ0PR1; /**< Offset 0x688 (R/W) */
   volatile uint32_t ZQ0DR0; /**< Offset 0x68c (R) */
   volatile uint32_t ZQ0DR1; /**< Offset 0x690 (R) */
   volatile uint32_t ZQ0OR0; /**< Offset 0x694 (R) */
   volatile uint32_t ZQ0OR1; /**< Offset 0x698 (R) */
   volatile uint32_t ZQ0SR; /**< Offset 0x69c (R) */
   uint8_t _pad28[0x4];
   volatile uint32_t ZQ1PR0; /**< Offset 0x6a4 (R/W) */
   volatile uint32_t ZQ1PR1; /**< Offset 0x6a8 (R/W) */
   volatile uint32_t ZQ1DR0; /**< Offset 0x6ac (R) */
   volatile uint32_t ZQ1DR1; /**< Offset 0x6b0 (R) */
   volatile uint32_t ZQ1OR0; /**< Offset 0x6b4 (R) */
   volatile uint32_t ZQ1OR1; /**< Offset 0x6b8 (R) */
   volatile uint32_t ZQ1SR; /**< Offset 0x6bc (R) */
   uint8_t _pad29[0x4];
   volatile uint32_t ZQ2PR0; /**< Offset 0x6c4 (R/W) */
   volatile uint32_t ZQ2PR1; /**< Offset 0x6c8 (R/W) */
   volatile uint32_t ZQ2DR0; /**< Offset 0x6cc (R) */
   volatile uint32_t ZQ2DR1; /**< Offset 0x6d0 (R) */
   volatile uint32_t ZQ2OR0; /**< Offset 0x6d4 (R) */
   volatile uint32_t ZQ2OR1; /**< Offset 0x6d8 (R) */
   volatile uint32_t ZQ2SR; /**< Offset 0x6dc (R) */
   uint8_t _pad30[0x4];
   volatile uint32_t ZQ3PR0; /**< Offset 0x6e4 (R/W) */
   volatile uint32_t ZQ3PR1; /**< Offset 0x6e8 (R/W) */
   volatile uint32_t ZQ3DR0; /**< Offset 0x6ec (R) */
   volatile uint32_t ZQ3DR1; /**< Offset 0x6f0 (R) */
   volatile uint32_t ZQ3OR0; /**< Offset 0x6f4 (R) */
   volatile uint32_t ZQ3OR1; /**< Offset 0x6f8 (R) */
   volatile uint32_t ZQ3SR; /**< Offset 0x6fc (R) */
   volatile uint32_t DX0GCR0; /**< Offset 0x700 (R/W) */
   volatile uint32_t DX0GCR1; /**< Offset 0x704 (R/W) */
   volatile uint32_t DX0GCR2; /**< Offset 0x708 (R/W) */
   volatile uint32_t DX0GCR3; /**< Offset 0x70c (R/W) */
   volatile uint32_t DX0GCR4; /**< Offset 0x710 (R/W) */
   volatile uint32_t DX0GCR5; /**< Offset 0x714 (R/W) */
   volatile uint32_t DX0GCR6; /**< Offset 0x718 (R/W) */
   volatile uint32_t DX0GCR7; /**< Offset 0x71c (R/W) */
   volatile uint32_t DX0GCR8; /**< Offset 0x720 (R/W) */
   volatile uint32_t DX0GCR9; /**< Offset 0x724 (R/W) */
   uint8_t _pad31[0x18];
   volatile uint32_t DX0BDLR0; /**< Offset 0x740 (R/W) */
   volatile uint32_t DX0BDLR1; /**< Offset 0x744 (R/W) */
   volatile uint32_t DX0BDLR2; /**< Offset 0x748 (R/W) */
   uint8_t _pad32[0x4];
   volatile uint32_t DX0BDLR3; /**< Offset 0x750 (R/W) */
   volatile uint32_t DX0BDLR4; /**< Offset 0x754 (R/W) */
   volatile uint32_t DX0BDLR5; /**< Offset 0x758 (R/W) */
   uint8_t _pad33[0x4];
   volatile uint32_t DX0BDLR6; /**< Offset 0x760 (R/W) */
   uint8_t _pad34[0x1c];
   volatile uint32_t DX0LCDLR0; /**< Offset 0x780 (R/W) */
   volatile uint32_t DX0LCDLR1; /**< Offset 0x784 (R/W) */
   volatile uint32_t DX0LCDLR2; /**< Offset 0x788 (R/W) */
   volatile uint32_t DX0LCDLR3; /**< Offset 0x78c (R/W) */
   volatile uint32_t DX0LCDLR4; /**< Offset 0x790 (R/W) */
   volatile uint32_t DX0LCDLR5; /**< Offset 0x794 (R/W) */
   uint8_t _pad35[0x8];
   volatile uint32_t DX0MDLR0; /**< Offset 0x7a0 (R/W) */
   volatile uint32_t DX0MDLR1; /**< Offset 0x7a4 (R/W) */
   uint8_t _pad36[0x18];
   volatile uint32_t DX0GTR0; /**< Offset 0x7c0 (R/W) */
   volatile uint32_t DX0GTR1; /**< Offset 0x7c4 (R/W) */
   volatile uint32_t DX0GTR2; /**< Offset 0x7c8 (R/W) */
   volatile uint32_t DX0GTR3; /**< Offset 0x7cc (R/W) */
   volatile uint32_t DX0RSR0; /**< Offset 0x7d0 (R) */
   volatile uint32_t DX0RSR1; /**< Offset 0x7d4 (R) */
   volatile uint32_t DX0RSR2; /**< Offset 0x7d8 (R) */
   volatile uint32_t DX0RSR3; /**< Offset 0x7dc (R) */
   volatile uint32_t DX0GSR0; /**< Offset 0x7e0 (R) */
   volatile uint32_t DX0GSR1; /**< Offset 0x7e4 (R) */
   volatile uint32_t DX0GSR2; /**< Offset 0x7e8 (R) */
   volatile uint32_t DX0GSR3; /**< Offset 0x7ec (R) */
   volatile uint32_t DX0GSR4; /**< Offset 0x7f0 (R) */
   volatile uint32_t DX0GSR5; /**< Offset 0x7f4 (R) */
   volatile uint32_t DX0GSR6; /**< Offset 0x7f8 (R) */
   uint8_t _pad37[0x4];
   volatile uint32_t DX1GCR0; /**< Offset 0x800 (R/W) */
   volatile uint32_t DX1GCR1; /**< Offset 0x804 (R/W) */
   volatile uint32_t DX1GCR2; /**< Offset 0x808 (R/W) */
   volatile uint32_t DX1GCR3; /**< Offset 0x80c (R/W) */
   volatile uint32_t DX1GCR4; /**< Offset 0x810 (R/W) */
   volatile uint32_t DX1GCR5; /**< Offset 0x814 (R/W) */
   volatile uint32_t DX1GCR6; /**< Offset 0x818 (R/W) */
   volatile uint32_t DX1GCR7; /**< Offset 0x81c (R/W) */
   volatile uint32_t DX1GCR8; /**< Offset 0x820 (R/W) */
   volatile uint32_t DX1GCR9; /**< Offset 0x824 (R/W) */
   uint8_t _pad38[0x18];
   volatile uint32_t DX1BDLR0; /**< Offset 0x840 (R/W) */
   volatile uint32_t DX1BDLR1; /**< Offset 0x844 (R/W) */
   volatile uint32_t DX1BDLR2; /**< Offset 0x848 (R/W) */
   uint8_t _pad39[0x4];
   volatile uint32_t DX1BDLR3; /**< Offset 0x850 (R/W) */
   volatile uint32_t DX1BDLR4; /**< Offset 0x854 (R/W) */
   volatile uint32_t DX1BDLR5; /**< Offset 0x858 (R/W) */
   uint8_t _pad40[0x4];
   volatile uint32_t DX1BDLR6; /**< Offset 0x860 (R/W) */
   uint8_t _pad41[0x1c];
   volatile uint32_t DX1LCDLR0; /**< Offset 0x880 (R/W) */
   volatile uint32_t DX1LCDLR1; /**< Offset 0x884 (R/W) */
   volatile uint32_t DX1LCDLR2; /**< Offset 0x888 (R/W) */
   volatile uint32_t DX1LCDLR3; /**< Offset 0x88c (R/W) */
   volatile uint32_t DX1LCDLR4; /**< Offset 0x890 (R/W) */
   volatile uint32_t DX1LCDLR5; /**< Offset 0x894 (R/W) */
   uint8_t _pad42[0x8];
   volatile uint32_t DX1MDLR0; /**< Offset 0x8a0 (R/W) */
   volatile uint32_t DX1MDLR1; /**< Offset 0x8a4 (R/W) */
   uint8_t _pad43[0x18];
   volatile uint32_t DX1GTR0; /**< Offset 0x8c0 (R/W) */
   volatile uint32_t DX1GTR1; /**< Offset 0x8c4 (R/W) */
   volatile uint32_t DX1GTR2; /**< Offset 0x8c8 (R/W) */
   volatile uint32_t DX1GTR3; /**< Offset 0x8cc (R/W) */
   volatile uint32_t DX1RSR0; /**< Offset 0x8d0 (R) */
   volatile uint32_t DX1RSR1; /**< Offset 0x8d4 (R) */
   volatile uint32_t DX1RSR2; /**< Offset 0x8d8 (R) */
   volatile uint32_t DX1RSR3; /**< Offset 0x8dc (R) */
   volatile uint32_t DX1GSR0; /**< Offset 0x8e0 (R) */
   volatile uint32_t DX1GSR1; /**< Offset 0x8e4 (R) */
   volatile uint32_t DX1GSR2; /**< Offset 0x8e8 (R) */
   volatile uint32_t DX1GSR3; /**< Offset 0x8ec (R) */
   volatile uint32_t DX1GSR4; /**< Offset 0x8f0 (R) */
   volatile uint32_t DX1GSR5; /**< Offset 0x8f4 (R) */
   volatile uint32_t DX1GSR6; /**< Offset 0x8f8 (R) */
   uint8_t _pad44[0x4];
   volatile uint32_t DX2GCR0; /**< Offset 0x900 (R/W) */
   volatile uint32_t DX2GCR1; /**< Offset 0x904 (R/W) */
   volatile uint32_t DX2GCR2; /**< Offset 0x908 (R/W) */
   volatile uint32_t DX2GCR3; /**< Offset 0x90c (R/W) */
   volatile uint32_t DX2GCR4; /**< Offset 0x910 (R/W) */
   volatile uint32_t DX2GCR5; /**< Offset 0x914 (R/W) */
   volatile uint32_t DX2GCR6; /**< Offset 0x918 (R/W) */
   volatile uint32_t DX2GCR7; /**< Offset 0x91c (R/W) */
   volatile uint32_t DX2GCR8; /**< Offset 0x920 (R/W) */
   volatile uint32_t DX2GCR9; /**< Offset 0x924 (R/W) */
   uint8_t _pad45[0x18];
   volatile uint32_t DX2BDLR0; /**< Offset 0x940 (R/W) */
   volatile uint32_t DX2BDLR1; /**< Offset 0x944 (R/W) */
   volatile uint32_t DX2BDLR2; /**< Offset 0x948 (R/W) */
   uint8_t _pad46[0x4];
   volatile uint32_t DX2BDLR3; /**< Offset 0x950 (R/W) */
   volatile uint32_t DX2BDLR4; /**< Offset 0x954 (R/W) */
   volatile uint32_t DX2BDLR5; /**< Offset 0x958 (R/W) */
   uint8_t _pad47[0x4];
   volatile uint32_t DX2BDLR6; /**< Offset 0x960 (R/W) */
   uint8_t _pad48[0x1c];
   volatile uint32_t DX2LCDLR0; /**< Offset 0x980 (R/W) */
   volatile uint32_t DX2LCDLR1; /**< Offset 0x984 (R/W) */
   volatile uint32_t DX2LCDLR2; /**< Offset 0x988 (R/W) */
   volatile uint32_t DX2LCDLR3; /**< Offset 0x98c (R/W) */
   volatile uint32_t DX2LCDLR4; /**< Offset 0x990 (R/W) */
   volatile uint32_t DX2LCDLR5; /**< Offset 0x994 (R/W) */
   uint8_t _pad49[0x8];
   volatile uint32_t DX2MDLR0; /**< Offset 0x9a0 (R/W) */
   volatile uint32_t DX2MDLR1; /**< Offset 0x9a4 (R/W) */
   uint8_t _pad50[0x18];
   volatile uint32_t DX2GTR0; /**< Offset 0x9c0 (R/W) */
   volatile uint32_t DX2GTR1; /**< Offset 0x9c4 (R/W) */
   volatile uint32_t DX2GTR2; /**< Offset 0x9c8 (R/W) */
   volatile uint32_t DX2GTR3; /**< Offset 0x9cc (R/W) */
   volatile uint32_t DX2RSR0; /**< Offset 0x9d0 (R) */
   volatile uint32_t DX2RSR1; /**< Offset 0x9d4 (R) */
   volatile uint32_t DX2RSR2; /**< Offset 0x9d8 (R) */
   volatile uint32_t DX2RSR3; /**< Offset 0x9dc (R) */
   volatile uint32_t DX2GSR0; /**< Offset 0x9e0 (R) */
   volatile uint32_t DX2GSR1; /**< Offset 0x9e4 (R) */
   volatile uint32_t DX2GSR2; /**< Offset 0x9e8 (R) */
   volatile uint32_t DX2GSR3; /**< Offset 0x9ec (R) */
   volatile uint32_t DX2GSR4; /**< Offset 0x9f0 (R) */
   volatile uint32_t DX2GSR5; /**< Offset 0x9f4 (R) */
   volatile uint32_t DX2GSR6; /**< Offset 0x9f8 (R) */
   uint8_t _pad51[0x4];
   volatile uint32_t DX3GCR0; /**< Offset 0xa00 (R/W) */
   volatile uint32_t DX3GCR1; /**< Offset 0xa04 (R/W) */
   volatile uint32_t DX3GCR2; /**< Offset 0xa08 (R/W) */
   volatile uint32_t DX3GCR3; /**< Offset 0xa0c (R/W) */
   volatile uint32_t DX3GCR4; /**< Offset 0xa10 (R/W) */
   volatile uint32_t DX3GCR5; /**< Offset 0xa14 (R/W) */
   volatile uint32_t DX3GCR6; /**< Offset 0xa18 (R/W) */
   volatile uint32_t DX3GCR7; /**< Offset 0xa1c (R/W) */
   volatile uint32_t DX3GCR8; /**< Offset 0xa20 (R/W) */
   volatile uint32_t DX3GCR9; /**< Offset 0xa24 (R/W) */
   uint8_t _pad52[0x18];
   volatile uint32_t DX3BDLR0; /**< Offset 0xa40 (R/W) */
   volatile uint32_t DX3BDLR1; /**< Offset 0xa44 (R/W) */
   volatile uint32_t DX3BDLR2; /**< Offset 0xa48 (R/W) */
   uint8_t _pad53[0x4];
   volatile uint32_t DX3BDLR3; /**< Offset 0xa50 (R/W) */
   volatile uint32_t DX3BDLR4; /**< Offset 0xa54 (R/W) */
   volatile uint32_t DX3BDLR5; /**< Offset 0xa58 (R/W) */
   uint8_t _pad54[0x4];
   volatile uint32_t DX3BDLR6; /**< Offset 0xa60 (R/W) */
   uint8_t _pad55[0x1c];
   volatile uint32_t DX3LCDLR0; /**< Offset 0xa80 (R/W) */
   volatile uint32_t DX3LCDLR1; /**< Offset 0xa84 (R/W) */
   volatile uint32_t DX3LCDLR2; /**< Offset 0xa88 (R/W) */
   volatile uint32_t DX3LCDLR3; /**< Offset 0xa8c (R/W) */
   volatile uint32_t DX3LCDLR4; /**< Offset 0xa90 (R/W) */
   volatile uint32_t DX3LCDLR5; /**< Offset 0xa94 (R/W) */
   uint8_t _pad56[0x8];
   volatile uint32_t DX3MDLR0; /**< Offset 0xaa0 (R/W) */
   volatile uint32_t DX3MDLR1; /**< Offset 0xaa4 (R/W) */
   uint8_t _pad57[0x18];
   volatile uint32_t DX3GTR0; /**< Offset 0xac0 (R/W) */
   volatile uint32_t DX3GTR1; /**< Offset 0xac4 (R/W) */
   volatile uint32_t DX3GTR2; /**< Offset 0xac8 (R/W) */
   volatile uint32_t DX3GTR3; /**< Offset 0xacc (R/W) */
   volatile uint32_t DX3RSR0; /**< Offset 0xad0 (R) */
   volatile uint32_t DX3RSR1; /**< Offset 0xad4 (R) */
   volatile uint32_t DX3RSR2; /**< Offset 0xad8 (R) */
   volatile uint32_t DX3RSR3; /**< Offset 0xadc (R) */
   volatile uint32_t DX3GSR0; /**< Offset 0xae0 (R) */
   volatile uint32_t DX3GSR1; /**< Offset 0xae4 (R) */
   volatile uint32_t DX3GSR2; /**< Offset 0xae8 (R) */
   volatile uint32_t DX3GSR3; /**< Offset 0xaec (R) */
   volatile uint32_t DX3GSR4; /**< Offset 0xaf0 (R) */
   volatile uint32_t DX3GSR5; /**< Offset 0xaf4 (R) */
   volatile uint32_t DX3GSR6; /**< Offset 0xaf8 (R) */
   uint8_t _pad58[0x4];
   volatile uint32_t DX4GCR0; /**< Offset 0xb00 (R/W) */
   volatile uint32_t DX4GCR1; /**< Offset 0xb04 (R/W) */
   volatile uint32_t DX4GCR2; /**< Offset 0xb08 (R/W) */
   volatile uint32_t DX4GCR3; /**< Offset 0xb0c (R/W) */
   volatile uint32_t DX4GCR4; /**< Offset 0xb10 (R/W) */
   volatile uint32_t DX4GCR5; /**< Offset 0xb14 (R/W) */
   volatile uint32_t DX4GCR6; /**< Offset 0xb18 (R/W) */
   volatile uint32_t DX4GCR7; /**< Offset 0xb1c (R/W) */
   volatile uint32_t DX4GCR8; /**< Offset 0xb20 (R/W) */
   volatile uint32_t DX4GCR9; /**< Offset 0xb24 (R/W) */
   uint8_t _pad59[0x18];
   volatile uint32_t DX4BDLR0; /**< Offset 0xb40 (R/W) */
   volatile uint32_t DX4BDLR1; /**< Offset 0xb44 (R/W) */
   volatile uint32_t DX4BDLR2; /**< Offset 0xb48 (R/W) */
   uint8_t _pad60[0x4];
   volatile uint32_t DX4BDLR3; /**< Offset 0xb50 (R/W) */
   volatile uint32_t DX4BDLR4; /**< Offset 0xb54 (R/W) */
   volatile uint32_t DX4BDLR5; /**< Offset 0xb58 (R/W) */
   uint8_t _pad61[0x4];
   volatile uint32_t DX4BDLR6; /**< Offset 0xb60 (R/W) */
   uint8_t _pad62[0x1c];
   volatile uint32_t DX4LCDLR0; /**< Offset 0xb80 (R/W) */
   volatile uint32_t DX4LCDLR1; /**< Offset 0xb84 (R/W) */
   volatile uint32_t DX4LCDLR2; /**< Offset 0xb88 (R/W) */
   volatile uint32_t DX4LCDLR3; /**< Offset 0xb8c (R/W) */
   volatile uint32_t DX4LCDLR4; /**< Offset 0xb90 (R/W) */
   volatile uint32_t DX4LCDLR5; /**< Offset 0xb94 (R/W) */
   uint8_t _pad63[0x8];
   volatile uint32_t DX4MDLR0; /**< Offset 0xba0 (R/W) */
   volatile uint32_t DX4MDLR1; /**< Offset 0xba4 (R/W) */
   uint8_t _pad64[0x18];
   volatile uint32_t DX4GTR0; /**< Offset 0xbc0 (R/W) */
   volatile uint32_t DX4GTR1; /**< Offset 0xbc4 (R/W) */
   volatile uint32_t DX4GTR2; /**< Offset 0xbc8 (R/W) */
   volatile uint32_t DX4GTR3; /**< Offset 0xbcc (R/W) */
   volatile uint32_t DX4RSR0; /**< Offset 0xbd0 (R) */
   volatile uint32_t DX4RSR1; /**< Offset 0xbd4 (R) */
   volatile uint32_t DX4RSR2; /**< Offset 0xbd8 (R) */
   volatile uint32_t DX4RSR3; /**< Offset 0xbdc (R) */
   volatile uint32_t DX4GSR0; /**< Offset 0xbe0 (R) */
   volatile uint32_t DX4GSR1; /**< Offset 0xbe4 (R) */
   volatile uint32_t DX4GSR2; /**< Offset 0xbe8 (R) */
   volatile uint32_t DX4GSR3; /**< Offset 0xbec (R) */
   volatile uint32_t DX4GSR4; /**< Offset 0xbf0 (R) */
   volatile uint32_t DX4GSR5; /**< Offset 0xbf4 (R) */
   volatile uint32_t DX4GSR6; /**< Offset 0xbf8 (R) */
   uint8_t _pad65[0x4];
   volatile uint32_t DX5GCR0; /**< Offset 0xc00 (R/W) */
   volatile uint32_t DX5GCR1; /**< Offset 0xc04 (R/W) */
   volatile uint32_t DX5GCR2; /**< Offset 0xc08 (R/W) */
   volatile uint32_t DX5GCR3; /**< Offset 0xc0c (R/W) */
   volatile uint32_t DX5GCR4; /**< Offset 0xc10 (R/W) */
   volatile uint32_t DX5GCR5; /**< Offset 0xc14 (R/W) */
   volatile uint32_t DX5GCR6; /**< Offset 0xc18 (R/W) */
   volatile uint32_t DX5GCR7; /**< Offset 0xc1c (R/W) */
   volatile uint32_t DX5GCR8; /**< Offset 0xc20 (R/W) */
   volatile uint32_t DX5GCR9; /**< Offset 0xc24 (R/W) */
   uint8_t _pad66[0x18];
   volatile uint32_t DX5BDLR0; /**< Offset 0xc40 (R/W) */
   volatile uint32_t DX5BDLR1; /**< Offset 0xc44 (R/W) */
   volatile uint32_t DX5BDLR2; /**< Offset 0xc48 (R/W) */
   uint8_t _pad67[0x4];
   volatile uint32_t DX5BDLR3; /**< Offset 0xc50 (R/W) */
   volatile uint32_t DX5BDLR4; /**< Offset 0xc54 (R/W) */
   volatile uint32_t DX5BDLR5; /**< Offset 0xc58 (R/W) */
   uint8_t _pad68[0x4];
   volatile uint32_t DX5BDLR6; /**< Offset 0xc60 (R/W) */
   uint8_t _pad69[0x1c];
   volatile uint32_t DX5LCDLR0; /**< Offset 0xc80 (R/W) */
   volatile uint32_t DX5LCDLR1; /**< Offset 0xc84 (R/W) */
   volatile uint32_t DX5LCDLR2; /**< Offset 0xc88 (R/W) */
   volatile uint32_t DX5LCDLR3; /**< Offset 0xc8c (R/W) */
   volatile uint32_t DX5LCDLR4; /**< Offset 0xc90 (R/W) */
   volatile uint32_t DX5LCDLR5; /**< Offset 0xc94 (R/W) */
   uint8_t _pad70[0x8];
   volatile uint32_t DX5MDLR0; /**< Offset 0xca0 (R/W) */
   volatile uint32_t DX5MDLR1; /**< Offset 0xca4 (R/W) */
   uint8_t _pad71[0x18];
   volatile uint32_t DX5GTR0; /**< Offset 0xcc0 (R/W) */
   volatile uint32_t DX5GTR1; /**< Offset 0xcc4 (R/W) */
   volatile uint32_t DX5GTR2; /**< Offset 0xcc8 (R/W) */
   volatile uint32_t DX5GTR3; /**< Offset 0xccc (R/W) */
   volatile uint32_t DX5RSR0; /**< Offset 0xcd0 (R) */
   volatile uint32_t DX5RSR1; /**< Offset 0xcd4 (R) */
   volatile uint32_t DX5RSR2; /**< Offset 0xcd8 (R) */
   volatile uint32_t DX5RSR3; /**< Offset 0xcdc (R) */
   volatile uint32_t DX5GSR0; /**< Offset 0xce0 (R) */
   volatile uint32_t DX5GSR1; /**< Offset 0xce4 (R) */
   volatile uint32_t DX5GSR2; /**< Offset 0xce8 (R) */
   volatile uint32_t DX5GSR3; /**< Offset 0xcec (R) */
   volatile uint32_t DX5GSR4; /**< Offset 0xcf0 (R) */
   volatile uint32_t DX5GSR5; /**< Offset 0xcf4 (R) */
   volatile uint32_t DX5GSR6; /**< Offset 0xcf8 (R) */
   uint8_t _pad72[0x4];
   volatile uint32_t DX6GCR0; /**< Offset 0xd00 (R/W) */
   volatile uint32_t DX6GCR1; /**< Offset 0xd04 (R/W) */
   volatile uint32_t DX6GCR2; /**< Offset 0xd08 (R/W) */
   volatile uint32_t DX6GCR3; /**< Offset 0xd0c (R/W) */
   volatile uint32_t DX6GCR4; /**< Offset 0xd10 (R/W) */
   volatile uint32_t DX6GCR5; /**< Offset 0xd14 (R/W) */
   volatile uint32_t DX6GCR6; /**< Offset 0xd18 (R/W) */
   volatile uint32_t DX6GCR7; /**< Offset 0xd1c (R/W) */
   volatile uint32_t DX6GCR8; /**< Offset 0xd20 (R/W) */
   volatile uint32_t DX6GCR9; /**< Offset 0xd24 (R/W) */
   uint8_t _pad73[0x18];
   volatile uint32_t DX6BDLR0; /**< Offset 0xd40 (R/W) */
   volatile uint32_t DX6BDLR1; /**< Offset 0xd44 (R/W) */
   volatile uint32_t DX6BDLR2; /**< Offset 0xd48 (R/W) */
   uint8_t _pad74[0x4];
   volatile uint32_t DX6BDLR3; /**< Offset 0xd50 (R/W) */
   volatile uint32_t DX6BDLR4; /**< Offset 0xd54 (R/W) */
   volatile uint32_t DX6BDLR5; /**< Offset 0xd58 (R/W) */
   uint8_t _pad75[0x4];
   volatile uint32_t DX6BDLR6; /**< Offset 0xd60 (R/W) */
   uint8_t _pad76[0x1c];
   volatile uint32_t DX6LCDLR0; /**< Offset 0xd80 (R/W) */
   volatile uint32_t DX6LCDLR1; /**< Offset 0xd84 (R/W) */
   volatile uint32_t DX6LCDLR2; /**< Offset 0xd88 (R/W) */
   volatile uint32_t DX6LCDLR3; /**< Offset 0xd8c (R/W) */
   volatile uint32_t DX6LCDLR4; /**< Offset 0xd90 (R/W) */
   volatile uint32_t DX6LCDLR5; /**< Offset 0xd94 (R/W) */
   uint8_t _pad77[0x8];
   volatile uint32_t DX6MDLR0; /**< Offset 0xda0 (R/W) */
   volatile uint32_t DX6MDLR1; /**< Offset 0xda4 (R/W) */
   uint8_t _pad78[0x18];
   volatile uint32_t DX6GTR0; /**< Offset 0xdc0 (R/W) */
   volatile uint32_t DX6GTR1; /**< Offset 0xdc4 (R/W) */
   volatile uint32_t DX6GTR2; /**< Offset 0xdc8 (R/W) */
   volatile uint32_t DX6GTR3; /**< Offset 0xdcc (R/W) */
   volatile uint32_t DX6RSR0; /**< Offset 0xdd0 (R) */
   volatile uint32_t DX6RSR1; /**< Offset 0xdd4 (R) */
   volatile uint32_t DX6RSR2; /**< Offset 0xdd8 (R) */
   volatile uint32_t DX6RSR3; /**< Offset 0xddc (R) */
   volatile uint32_t DX6GSR0; /**< Offset 0xde0 (R) */
   volatile uint32_t DX6GSR1; /**< Offset 0xde4 (R) */
   volatile uint32_t DX6GSR2; /**< Offset 0xde8 (R) */
   volatile uint32_t DX6GSR3; /**< Offset 0xdec (R) */
   volatile uint32_t DX6GSR4; /**< Offset 0xdf0 (R) */
   volatile uint32_t DX6GSR5; /**< Offset 0xdf4 (R) */
   volatile uint32_t DX6GSR6; /**< Offset 0xdf8 (R) */
   uint8_t _pad79[0x4];
   volatile uint32_t DX7GCR0; /**< Offset 0xe00 (R/W) */
   volatile uint32_t DX7GCR1; /**< Offset 0xe04 (R/W) */
   volatile uint32_t DX7GCR2; /**< Offset 0xe08 (R/W) */
   volatile uint32_t DX7GCR3; /**< Offset 0xe0c (R/W) */
   volatile uint32_t DX7GCR4; /**< Offset 0xe10 (R/W) */
   volatile uint32_t DX7GCR5; /**< Offset 0xe14 (R/W) */
   volatile uint32_t DX7GCR6; /**< Offset 0xe18 (R/W) */
   volatile uint32_t DX7GCR7; /**< Offset 0xe1c (R/W) */
   volatile uint32_t DX7GCR8; /**< Offset 0xe20 (R/W) */
   volatile uint32_t DX7GCR9; /**< Offset 0xe24 (R/W) */
   uint8_t _pad80[0x18];
   volatile uint32_t DX7BDLR0; /**< Offset 0xe40 (R/W) */
   volatile uint32_t DX7BDLR1; /**< Offset 0xe44 (R/W) */
   volatile uint32_t DX7BDLR2; /**< Offset 0xe48 (R/W) */
   uint8_t _pad81[0x4];
   volatile uint32_t DX7BDLR3; /**< Offset 0xe50 (R/W) */
   volatile uint32_t DX7BDLR4; /**< Offset 0xe54 (R/W) */
   volatile uint32_t DX7BDLR5; /**< Offset 0xe58 (R/W) */
   uint8_t _pad82[0x4];
   volatile uint32_t DX7BDLR6; /**< Offset 0xe60 (R/W) */
   uint8_t _pad83[0x1c];
   volatile uint32_t DX7LCDLR0; /**< Offset 0xe80 (R/W) */
   volatile uint32_t DX7LCDLR1; /**< Offset 0xe84 (R/W) */
   volatile uint32_t DX7LCDLR2; /**< Offset 0xe88 (R/W) */
   volatile uint32_t DX7LCDLR3; /**< Offset 0xe8c (R/W) */
   volatile uint32_t DX7LCDLR4; /**< Offset 0xe90 (R/W) */
   volatile uint32_t DX7LCDLR5; /**< Offset 0xe94 (R/W) */
   uint8_t _pad84[0x8];
   volatile uint32_t DX7MDLR0; /**< Offset 0xea0 (R/W) */
   volatile uint32_t DX7MDLR1; /**< Offset 0xea4 (R/W) */
   uint8_t _pad85[0x18];
   volatile uint32_t DX7GTR0; /**< Offset 0xec0 (R/W) */
   volatile uint32_t DX7GTR1; /**< Offset 0xec4 (R/W) */
   volatile uint32_t DX7GTR2; /**< Offset 0xec8 (R/W) */
   volatile uint32_t DX7GTR3; /**< Offset 0xecc (R/W) */
   volatile uint32_t DX7RSR0; /**< Offset 0xed0 (R) */
   volatile uint32_t DX7RSR1; /**< Offset 0xed4 (R) */
   volatile uint32_t DX7RSR2; /**< Offset 0xed8 (R) */
   volatile uint32_t DX7RSR3; /**< Offset 0xedc (R) */
   volatile uint32_t DX7GSR0; /**< Offset 0xee0 (R) */
   volatile uint32_t DX7GSR1; /**< Offset 0xee4 (R) */
   volatile uint32_t DX7GSR2; /**< Offset 0xee8 (R) */
   volatile uint32_t DX7GSR3; /**< Offset 0xeec (R) */
   volatile uint32_t DX7GSR4; /**< Offset 0xef0 (R) */
   volatile uint32_t DX7GSR5; /**< Offset 0xef4 (R) */
   volatile uint32_t DX7GSR6; /**< Offset 0xef8 (R) */
   uint8_t _pad86[0x4];
   volatile uint32_t DX8GCR0; /**< Offset 0xf00 (R/W) */
   volatile uint32_t DX8GCR1; /**< Offset 0xf04 (R/W) */
   volatile uint32_t DX8GCR2; /**< Offset 0xf08 (R/W) */
   volatile uint32_t DX8GCR3; /**< Offset 0xf0c (R/W) */
   volatile uint32_t DX8GCR4; /**< Offset 0xf10 (R/W) */
   volatile uint32_t DX8GCR5; /**< Offset 0xf14 (R/W) */
   volatile uint32_t DX8GCR6; /**< Offset 0xf18 (R/W) */
   volatile uint32_t DX8GCR7; /**< Offset 0xf1c (R/W) */
   volatile uint32_t DX8GCR8; /**< Offset 0xf20 (R/W) */
   volatile uint32_t DX8GCR9; /**< Offset 0xf24 (R/W) */
   uint8_t _pad87[0x18];
   volatile uint32_t DX8BDLR0; /**< Offset 0xf40 (R/W) */
   volatile uint32_t DX8BDLR1; /**< Offset 0xf44 (R/W) */
   volatile uint32_t DX8BDLR2; /**< Offset 0xf48 (R/W) */
   uint8_t _pad88[0x4];
   volatile uint32_t DX8BDLR3; /**< Offset 0xf50 (R/W) */
   volatile uint32_t DX8BDLR4; /**< Offset 0xf54 (R/W) */
   volatile uint32_t DX8BDLR5; /**< Offset 0xf58 (R/W) */
   uint8_t _pad89[0x4];
   volatile uint32_t DX8BDLR6; /**< Offset 0xf60 (R/W) */
   uint8_t _pad90[0x1c];
   volatile uint32_t DX8LCDLR0; /**< Offset 0xf80 (R/W) */
   volatile uint32_t DX8LCDLR1; /**< Offset 0xf84 (R/W) */
   volatile uint32_t DX8LCDLR2; /**< Offset 0xf88 (R/W) */
   volatile uint32_t DX8LCDLR3; /**< Offset 0xf8c (R/W) */
   volatile uint32_t DX8LCDLR4; /**< Offset 0xf90 (R/W) */
   volatile uint32_t DX8LCDLR5; /**< Offset 0xf94 (R/W) */
   uint8_t _pad91[0x8];
   volatile uint32_t DX8MDLR0; /**< Offset 0xfa0 (R/W) */
   volatile uint32_t DX8MDLR1; /**< Offset 0xfa4 (R/W) */
   uint8_t _pad92[0x18];
   volatile uint32_t DX8GTR0; /**< Offset 0xfc0 (R/W) */
   volatile uint32_t DX8GTR1; /**< Offset 0xfc4 (R/W) */
   volatile uint32_t DX8GTR2; /**< Offset 0xfc8 (R/W) */
   volatile uint32_t DX8GTR3; /**< Offset 0xfcc (R/W) */
   volatile uint32_t DX8RSR0; /**< Offset 0xfd0 (R) */
   volatile uint32_t DX8RSR1; /**< Offset 0xfd4 (R) */
   volatile uint32_t DX8RSR2; /**< Offset 0xfd8 (R) */
   volatile uint32_t DX8RSR3; /**< Offset 0xfdc (R) */
   volatile uint32_t DX8GSR0; /**< Offset 0xfe0 (R) */
   volatile uint32_t DX8GSR1; /**< Offset 0xfe4 (R) */
   volatile uint32_t DX8GSR2; /**< Offset 0xfe8 (R) */
   volatile uint32_t DX8GSR3; /**< Offset 0xfec (R) */
   volatile uint32_t DX8GSR4; /**< Offset 0xff0 (R) */
   volatile uint32_t DX8GSR5; /**< Offset 0xff4 (R) */
   volatile uint32_t DX8GSR6; /**< Offset 0xff8 (R) */
   uint8_t _pad93[0x404];
   volatile uint32_t DX8SL0OSC; /**< Offset 0x1400 (R/W) */
   volatile uint32_t DX8SL0PLLCR0; /**< Offset 0x1404 (R/W) */
   volatile uint32_t DX8SL0PLLCR1; /**< Offset 0x1408 (R/W) */
   volatile uint32_t DX8SL0PLLCR2; /**< Offset 0x140c (R/W) */
   volatile uint32_t DX8SL0PLLCR3; /**< Offset 0x1410 (R/W) */
   volatile uint32_t DX8SL0PLLCR4; /**< Offset 0x1414 (R/W) */
   volatile uint32_t DX8SL0PLLCR5; /**< Offset 0x1418 (R/W) */
   volatile uint32_t DX8SL0DQSCTL; /**< Offset 0x141c (R/W) */
   volatile uint32_t DX8SL0TRNCTL; /**< Offset 0x1420 (R/W) */
   volatile uint32_t DX8SL0DDLCTL; /**< Offset 0x1424 (R/W) */
   volatile uint32_t DX8SL0DXCTL1; /**< Offset 0x1428 (R/W) */
   volatile uint32_t DX8SL0DXCTL2; /**< Offset 0x142c (R/W) */
   volatile uint32_t DX8SL0IOCR; /**< Offset 0x1430 (R/W) */
   volatile uint32_t DX4SL0IOCR; /**< Offset 0x1434 (R/W) */
   uint8_t _pad94[0x8];
   volatile uint32_t DX8SL1OSC; /**< Offset 0x1440 (R/W) */
   volatile uint32_t DX8SL1PLLCR0; /**< Offset 0x1444 (R/W) */
   volatile uint32_t DX8SL1PLLCR1; /**< Offset 0x1448 (R/W) */
   volatile uint32_t DX8SL1PLLCR2; /**< Offset 0x144c (R/W) */
   volatile uint32_t DX8SL1PLLCR3; /**< Offset 0x1450 (R/W) */
   volatile uint32_t DX8SL1PLLCR4; /**< Offset 0x1454 (R/W) */
   volatile uint32_t DX8SL1PLLCR5; /**< Offset 0x1458 (R/W) */
   volatile uint32_t DX8SL1DQSCTL; /**< Offset 0x145c (R/W) */
   volatile uint32_t DX8SL1TRNCTL; /**< Offset 0x1460 (R/W) */
   volatile uint32_t DX8SL1DDLCTL; /**< Offset 0x1464 (R/W) */
   volatile uint32_t DX8SL1DXCTL1; /**< Offset 0x1468 (R/W) */
   volatile uint32_t DX8SL1DXCTL2; /**< Offset 0x146c (R/W) */
   volatile uint32_t DX8SL1IOCR; /**< Offset 0x1470 (R/W) */
   volatile uint32_t DX4SL1IOCR; /**< Offset 0x1474 (R/W) */
   uint8_t _pad95[0x8];
   volatile uint32_t DX8SL2OSC; /**< Offset 0x1480 (R/W) */
   volatile uint32_t DX8SL2PLLCR0; /**< Offset 0x1484 (R/W) */
   volatile uint32_t DX8SL2PLLCR1; /**< Offset 0x1488 (R/W) */
   volatile uint32_t DX8SL2PLLCR2; /**< Offset 0x148c (R/W) */
   volatile uint32_t DX8SL2PLLCR3; /**< Offset 0x1490 (R/W) */
   volatile uint32_t DX8SL2PLLCR4; /**< Offset 0x1494 (R/W) */
   volatile uint32_t DX8SL2PLLCR5; /**< Offset 0x1498 (R/W) */
   volatile uint32_t DX8SL2DQSCTL; /**< Offset 0x149c (R/W) */
   volatile uint32_t DX8SL2TRNCTL; /**< Offset 0x14a0 (R/W) */
   volatile uint32_t DX8SL2DDLCTL; /**< Offset 0x14a4 (R/W) */
   volatile uint32_t DX8SL2DXCTL1; /**< Offset 0x14a8 (R/W) */
   volatile uint32_t DX8SL2DXCTL2; /**< Offset 0x14ac (R/W) */
   volatile uint32_t DX8SL2IOCR; /**< Offset 0x14b0 (R/W) */
   volatile uint32_t DX4SL2IOCR; /**< Offset 0x14b4 (R/W) */
   uint8_t _pad96[0x8];
   volatile uint32_t DX8SL3OSC; /**< Offset 0x14c0 (R/W) */
   volatile uint32_t DX8SL3PLLCR0; /**< Offset 0x14c4 (R/W) */
   volatile uint32_t DX8SL3PLLCR1; /**< Offset 0x14c8 (R/W) */
   volatile uint32_t DX8SL3PLLCR2; /**< Offset 0x14cc (R/W) */
   volatile uint32_t DX8SL3PLLCR3; /**< Offset 0x14d0 (R/W) */
   volatile uint32_t DX8SL3PLLCR4; /**< Offset 0x14d4 (R/W) */
   volatile uint32_t DX8SL3PLLCR5; /**< Offset 0x14d8 (R/W) */
   volatile uint32_t DX8SL3DQSCTL; /**< Offset 0x14dc (R/W) */
   volatile uint32_t DX8SL3TRNCTL; /**< Offset 0x14e0 (R/W) */
   volatile uint32_t DX8SL3DDLCTL; /**< Offset 0x14e4 (R/W) */
   volatile uint32_t DX8SL3DXCTL1; /**< Offset 0x14e8 (R/W) */
   volatile uint32_t DX8SL3DXCTL2; /**< Offset 0x14ec (R/W) */
   volatile uint32_t DX8SL3IOCR; /**< Offset 0x14f0 (R/W) */
   volatile uint32_t DX4SL3IOCR; /**< Offset 0x14f4 (R/W) */
   uint8_t _pad97[0x8];
   volatile uint32_t DX8SL4OSC; /**< Offset 0x1500 (R/W) */
   volatile uint32_t DX8SL4PLLCR0; /**< Offset 0x1504 (R/W) */
   volatile uint32_t DX8SL4PLLCR1; /**< Offset 0x1508 (R/W) */
   volatile uint32_t DX8SL4PLLCR2; /**< Offset 0x150c (R/W) */
   volatile uint32_t DX8SL4PLLCR3; /**< Offset 0x1510 (R/W) */
   volatile uint32_t DX8SL4PLLCR4; /**< Offset 0x1514 (R/W) */
   volatile uint32_t DX8SL4PLLCR5; /**< Offset 0x1518 (R/W) */
   volatile uint32_t DX8SL4DQSCTL; /**< Offset 0x151c (R/W) */
   volatile uint32_t DX8SL4TRNCTL; /**< Offset 0x1520 (R/W) */
   volatile uint32_t DX8SL4DDLCTL; /**< Offset 0x1524 (R/W) */
   volatile uint32_t DX8SL4DXCTL1; /**< Offset 0x1528 (R/W) */
   volatile uint32_t DX8SL4DXCTL2; /**< Offset 0x152c (R/W) */
   volatile uint32_t DX8SL4IOCR; /**< Offset 0x1530 (R/W) */
   volatile uint32_t DX4SL4IOCR; /**< Offset 0x1534 (R/W) */
   uint8_t _pad98[0x288];
   volatile uint32_t DX8SLBOSC; /**< Offset 0x17c0 (W) */
   volatile uint32_t DX8SLBPLLCR0; /**< Offset 0x17c4 (W) */
   volatile uint32_t DX8SLBPLLCR1; /**< Offset 0x17c8 (W) */
   volatile uint32_t DX8SLBPLLCR2; /**< Offset 0x17cc (W) */
   volatile uint32_t DX8SLBPLLCR3; /**< Offset 0x17d0 (W) */
   volatile uint32_t DX8SLBPLLCR4; /**< Offset 0x17d4 (W) */
   volatile uint32_t DX8SLBPLLCR5; /**< Offset 0x17d8 (W) */
   volatile uint32_t DX8SLBDQSCTL; /**< Offset 0x17dc (W) */
   volatile uint32_t DX8SLBTRNCTL; /**< Offset 0x17e0 (W) */
   volatile uint32_t DX8SLBDDLCTL; /**< Offset 0x17e4 (W) */
   volatile uint32_t DX8SLBDXCTL1; /**< Offset 0x17e8 (W) */
   volatile uint32_t DX8SLBDXCTL2; /**< Offset 0x17ec (W) */
   volatile uint32_t DX8SLBIOCR; /**< Offset 0x17f0 (W) */
   volatile uint32_t DX4SLBIOCR; /**< Offset 0x17f4 (W) */
   uint8_t _pad99[0x808];
} Spio_DW_apb_gpio_DDR_DWC_PHY_PUB, *PTR_Spio_DW_apb_gpio_DDR_DWC_PHY_PUB;

/* Typedef for Addressmap: spio_DW_apb_gpio_DDR                            */
/* Source filename: pub_lpddr4.csr, line: 5776                             */
typedef struct {
   uint8_t _pad0[0x8000];
   Spio_DW_apb_gpio_DDR_DWC_PHY_PUB DWC_PHY_PUB; /**< Offset 0x8000 (R/W) */
} Spio_DW_apb_gpio_DDR, *PTR_Spio_DW_apb_gpio_DDR;

#endif
