// Seed: 3496555183
module module_0;
  wire id_1;
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    input uwire id_0
);
  module_0 modCall_1 ();
endmodule
module module_2 ();
  reg  id_1;
  wire id_2;
  always begin : LABEL_0
    if (1) id_1 <= 1;
    else begin : LABEL_0
      id_1 = 1;
    end
  end
  module_0 modCall_1 ();
  wire id_3;
endmodule
module module_3 (
    inout uwire id_0,
    input supply1 id_1,
    output wand id_2,
    output uwire id_3,
    input tri0 id_4,
    output wand id_5,
    input wire id_6,
    input tri id_7,
    output uwire id_8,
    output wand id_9,
    output wand id_10,
    input uwire id_11,
    input wire id_12,
    output wor id_13,
    output tri1 id_14,
    input supply0 id_15,
    input tri1 id_16,
    output tri id_17,
    input supply1 id_18,
    input tri id_19,
    input tri id_20,
    input uwire id_21,
    input supply1 id_22,
    input supply1 id_23,
    input tri1 id_24,
    input tri id_25,
    input supply0 id_26,
    input wor id_27
);
  module_0 modCall_1 ();
  assign id_17 = 1;
endmodule
