C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro\bin64\c_hdl.exe  -osyn  "C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\synthesis\synwork\PROC_SUBSYSTEM_comp.srs"  -top  PROC_SUBSYSTEM  -hdllog  "C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\synthesis\synlog\PROC_SUBSYSTEM_compiler.srr"  -encrypt  -mp  4  -verification_mode 0  -verilog  -prodtype  synplify_pro   -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram  -actel   -I "C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\synthesis\"  -I C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro\lib   -sysv  -devicelib  C:\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro\lib\generic\acg5.v  -encrypt  -pro  -dmgen  "C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\synthesis\dm"  -ui -fid2 -ram -sharing on -ll 2000 -autosm  -lib work C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\syn_comps.v -lib COREJTAGDEBUG_LIB C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_bufd.v -lib COREJTAGDEBUG_LIB C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_uj_jtag.v -lib COREJTAGDEBUG_LIB C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_ujtag_wrapper.v -lib COREJTAGDEBUG_LIB C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v -lib work C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\COREJTAGDEBUG_C0\COREJTAGDEBUG_C0.v -lib work C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v -lib work C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CORERESET_PF_C0\CORERESET_PF_C0.v -lib COREAPB3_LIB C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_muxptob3.v -lib COREAPB3_LIB C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_iaddr_reg.v -lib COREAPB3_LIB C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v -lib work C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreAPB3_C0\CoreAPB3_C0.v -lib work C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v -lib work C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreGPIO_C0\CoreGPIO_C0.v -lib CORETIMER_LIB C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v -lib work C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreTimer_C0\CoreTimer_C0.v -lib work C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Clock_gen.v -lib work C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Rx_async.v -lib work C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v -lib work C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\fifo_256x8_g5.v -lib work C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v -lib work C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUARTapb.v -lib work C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\CoreUARTapb_C0\CoreUARTapb_C0.v -lib work C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_hart_cfg_pkg.v -lib work C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v -lib work C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v -lib work C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_subsys_pkg.v -lib work C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v -lib work C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\memory\miv_rv32_ram_singleport_lp_ecc.v -lib work C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\Microsemi\MiV\MIV_RV32\3.1.200\memory\miv_rv32_ram_singleport_lp.v -lib work C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\MIV_RV32_C0\MIV_RV32_C0_0\rtl\miv_rv32.v -lib work C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\MIV_RV32_C0\MIV_RV32_C0.v -lib work C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PFSOC_INIT_MONITOR_C0\PFSOC_INIT_MONITOR_C0_0\PFSOC_INIT_MONITOR_C0_PFSOC_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR.v -lib work C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PFSOC_INIT_MONITOR_C0\PFSOC_INIT_MONITOR_C0.v -lib work C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v -lib work C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PF_CCC_C0\PF_CCC_C0.v -lib work C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PF_SRAM_AHBL_AXI_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v -lib work C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram_ECC.v -lib work C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v -lib work C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v -lib work C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PF_SRAM_AHBL_AXI_C0\PF_SRAM_AHBL_AXI_C0.v -lib work C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.v -lib work C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\component\MSS_syn_comps.v  -jobname  "compiler" 
relcom:..\..\..\..\..\..\..\..\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro\bin64\c_hdl.exe -osyn "C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\synthesis\synwork\PROC_SUBSYSTEM_comp.srs" -top PROC_SUBSYSTEM -hdllog "C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\synthesis\synlog\PROC_SUBSYSTEM_compiler.srr" -encrypt -mp 4 -verification_mode 0 -verilog -prodtype synplify_pro -infer_seqShift -primux -dspmac -pqdpadd -fixsmult -sdff_counter -divnmod -nram -actel -I "C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\synthesis\" -I ..\..\..\..\..\..\..\..\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro\lib -sysv -devicelib ..\..\..\..\..\..\..\..\Microchip\Libero_SoC_2025.1\Libero_SoC\Synplify_Pro\lib\generic\acg5.v -encrypt -pro -dmgen "C:\Mustafa\Courses&Learning\Microchip_FPGA-SoC_Training\RISC-V_for_PolarFire\Discovery_Mi-V_tutorial\PF_MiV_Tut\synthesis\dm" -ui -fid2 -ram -sharing on -ll 2000 -autosm -lib work ..\..\component\syn_comps.v -lib COREJTAGDEBUG_LIB ..\..\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_bufd.v -lib COREJTAGDEBUG_LIB ..\..\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_uj_jtag.v -lib COREJTAGDEBUG_LIB ..\..\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_ujtag_wrapper.v -lib COREJTAGDEBUG_LIB ..\..\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v -lib work ..\..\component\work\COREJTAGDEBUG_C0\COREJTAGDEBUG_C0.v -lib work ..\..\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v -lib work ..\..\component\work\CORERESET_PF_C0\CORERESET_PF_C0.v -lib COREAPB3_LIB ..\..\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_muxptob3.v -lib COREAPB3_LIB ..\..\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3_iaddr_reg.v -lib COREAPB3_LIB ..\..\component\Actel\DirectCore\CoreAPB3\4.2.100\rtl\vlog\core\coreapb3.v -lib work ..\..\component\work\CoreAPB3_C0\CoreAPB3_C0.v -lib work ..\..\component\work\CoreGPIO_C0\CoreGPIO_C0_0\rtl\vlog\core\coregpio.v -lib work ..\..\component\work\CoreGPIO_C0\CoreGPIO_C0.v -lib CORETIMER_LIB ..\..\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v -lib work ..\..\component\work\CoreTimer_C0\CoreTimer_C0.v -lib work ..\..\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Clock_gen.v -lib work ..\..\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Rx_async.v -lib work ..\..\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\Tx_async.v -lib work ..\..\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\fifo_256x8_g5.v -lib work ..\..\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUART.v -lib work ..\..\component\work\CoreUARTapb_C0\CoreUARTapb_C0_0\rtl\vlog\core\CoreUARTapb.v -lib work ..\..\component\work\CoreUARTapb_C0\CoreUARTapb_C0.v -lib work ..\..\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_hart_cfg_pkg.v -lib work ..\..\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v -lib work ..\..\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v -lib work ..\..\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_subsys_pkg.v -lib work ..\..\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v -lib work ..\..\component\Microsemi\MiV\MIV_RV32\3.1.200\memory\miv_rv32_ram_singleport_lp_ecc.v -lib work ..\..\component\Microsemi\MiV\MIV_RV32\3.1.200\memory\miv_rv32_ram_singleport_lp.v -lib work ..\..\component\work\MIV_RV32_C0\MIV_RV32_C0_0\rtl\miv_rv32.v -lib work ..\..\component\work\MIV_RV32_C0\MIV_RV32_C0.v -lib work ..\..\component\work\PFSOC_INIT_MONITOR_C0\PFSOC_INIT_MONITOR_C0_0\PFSOC_INIT_MONITOR_C0_PFSOC_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR.v -lib work ..\..\component\work\PFSOC_INIT_MONITOR_C0\PFSOC_INIT_MONITOR_C0.v -lib work ..\..\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v -lib work ..\..\component\work\PF_CCC_C0\PF_CCC_C0.v -lib work ..\..\component\work\PF_SRAM_AHBL_AXI_C0\PF_TPSRAM_AHB_AXI_0\PF_SRAM_AHBL_AXI_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM.v -lib work ..\..\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram_ECC.v -lib work ..\..\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v -lib work ..\..\component\work\PF_SRAM_AHBL_AXI_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v -lib work ..\..\component\work\PF_SRAM_AHBL_AXI_C0\PF_SRAM_AHBL_AXI_C0.v -lib work ..\..\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.v -lib work ..\..\component\MSS_syn_comps.v -jobname "compiler"
rc:0 success:1 runtime:32
file:..\synwork\proc_subsystem_comp.srs|io:o|time:1757190308|size:445926|exec:0|csum:
file:..\synlog\proc_subsystem_compiler.srr|io:o|time:1757190308|size:273515|exec:0|csum:
file:..\..\..\..\..\..\..\..\microchip\libero_soc_2025.1\libero_soc\synplify_pro\lib\generic\acg5.v|io:i|time:1745932376|size:43686|exec:0|csum:C5B8CD150154D193C7B0D4301122DDFB
file:..\..\component\syn_comps.v|io:i|time:1757190275|size:503210|exec:0|csum:61997591488512FD15E995A0BA926A34
file:..\..\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug_bufd.v|io:i|time:1757187321|size:1033|exec:0|csum:28EB13D1C0DABA4C84B6D6F5D6B624DB
file:..\..\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug_uj_jtag.v|io:i|time:1757187321|size:18296|exec:0|csum:34065F00937041F8F4CDF1D3A764A7F5
file:..\..\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug_ujtag_wrapper.v|io:i|time:1757187321|size:6203|exec:0|csum:6DE1B54A6BB0949154549E037D419ADA
file:..\..\component\actel\directcore\corejtagdebug\4.0.100\core\corejtagdebug.v|io:i|time:1757187321|size:24714|exec:0|csum:4FA4FDE2E2EB463F654B256326BBF3B3
file:..\..\component\work\corejtagdebug_c0\corejtagdebug_c0.v|io:i|time:1757187321|size:12060|exec:0|csum:DD0083EFB0889F48458B68FD4EBA45B5
file:..\..\component\work\corereset_pf_c0\corereset_pf_c0_0\core\corereset_pf.v|io:i|time:1757186968|size:2667|exec:0|csum:B4148674597D641DA5FF0DCB51A3E00B
file:..\..\component\work\corereset_pf_c0\corereset_pf_c0.v|io:i|time:1757186968|size:3421|exec:0|csum:978B2A06975124FE33D0FE1C289EE6B1
file:..\..\component\actel\directcore\coreapb3\4.2.100\rtl\vlog\core\coreapb3_muxptob3.v|io:i|time:1757185674|size:5708|exec:0|csum:62760A893104B8E7C9EE95AF6FE4EB76
file:..\..\component\actel\directcore\coreapb3\4.2.100\rtl\vlog\core\coreapb3_iaddr_reg.v|io:i|time:1757185674|size:4465|exec:0|csum:204785D2FD68CCDD40DD437A629883AA
file:..\..\component\actel\directcore\coreapb3\4.2.100\rtl\vlog\core\coreapb3.v|io:i|time:1757185674|size:29701|exec:0|csum:06515C562E664B424C2D2983DE6B783B
file:..\..\component\work\coreapb3_c0\coreapb3_c0.v|io:i|time:1757185674|size:13305|exec:0|csum:CBE0BB2C6BB36729CC02AE8D5BDC7A68
file:..\..\component\work\coregpio_c0\coregpio_c0_0\rtl\vlog\core\coregpio.v|io:i|time:1757186915|size:29302|exec:0|csum:0D71618264E4CFC27A4092F7DF21D3F6
file:..\..\component\work\coregpio_c0\coregpio_c0.v|io:i|time:1757186915|size:11024|exec:0|csum:68C6898E152735648CD68BDF5A6C0F4C
file:..\..\component\actel\directcore\coretimer\2.0.103\rtl\vlog\core\coretimer.v|io:i|time:1757187024|size:13865|exec:0|csum:984B8F42D53C81E8366DD50DDDF41262
file:..\..\component\work\coretimer_c0\coretimer_c0.v|io:i|time:1757187024|size:3047|exec:0|csum:355C3F2564B8F9926F454C770C5633AB
file:..\..\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\clock_gen.v|io:i|time:1757187096|size:13266|exec:0|csum:D3D925ED32E21DB1FF7475BBFBACD50D
file:..\..\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\rx_async.v|io:i|time:1757187096|size:21175|exec:0|csum:22B182BC9D7D7054B9649DAB495BA94F
file:..\..\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\tx_async.v|io:i|time:1757187096|size:8870|exec:0|csum:153D8CB812FF3D1E3880386AEA15536F
file:..\..\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\fifo_256x8_g5.v|io:i|time:1757187096|size:8310|exec:0|csum:7BC43997589EDBD4B4151A7CCEC7A5F5
file:..\..\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\coreuart.v|io:i|time:1757187096|size:14332|exec:0|csum:F3BCA61E0A6EF6AF4A9259CDC59D81B1
file:..\..\component\work\coreuartapb_c0\coreuartapb_c0_0\rtl\vlog\core\coreuartapb.v|io:i|time:1757187096|size:13971|exec:0|csum:D1CB56A76B1398056241B1EDF9C75186
file:..\..\component\work\coreuartapb_c0\coreuartapb_c0.v|io:i|time:1757187096|size:5300|exec:0|csum:4A11F73DA85F674437D708532109A80F
file:..\..\component\microsemi\miv\miv_rv32\3.1.200\pkg\miv_rv32_hart_cfg_pkg.v|io:i|time:1757187640|size:8274|exec:0|csum:24141E53E61B64B2A72BB0A4DF2B4080
file:..\..\component\microsemi\miv\miv_rv32\3.1.200\pkg\miv_rv32_pkg.v|io:i|time:1757187640|size:91878|exec:0|csum:02D23117CB25D3A34B6814334FF3B18A
file:..\..\component\microsemi\miv\miv_rv32\3.1.200\hart_merged\miv_rv32_hart_merged.v|io:i|time:1757187640|size:2231213|exec:0|csum:83DB46D03606EB2BB9BC16407D2C0C00
file:..\..\component\microsemi\miv\miv_rv32\3.1.200\pkg\miv_rv32_subsys_pkg.v|io:i|time:1757187640|size:18418|exec:0|csum:087AFF031ECCC6EFE85E5D38E0979882
file:..\..\component\microsemi\miv\miv_rv32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v|io:i|time:1757187640|size:769533|exec:0|csum:BEC9DF5BE15918D9BFED9F8AB2B4567F
file:..\..\component\microsemi\miv\miv_rv32\3.1.200\memory\miv_rv32_ram_singleport_lp_ecc.v|io:i|time:1757187640|size:2731825|exec:0|csum:AE0518B0A8233BE3FD9C713892BEB72E
file:..\..\component\microsemi\miv\miv_rv32\3.1.200\memory\miv_rv32_ram_singleport_lp.v|io:i|time:1757187640|size:2646538|exec:0|csum:468204FEE3443C3386696F2B78BDD0E3
file:..\..\component\work\miv_rv32_c0\miv_rv32_c0_0\rtl\miv_rv32.v|io:i|time:1757187640|size:33259|exec:0|csum:9AD84F17C23E45DF6EA034CC53C3BA00
file:..\..\component\work\miv_rv32_c0\miv_rv32_c0.v|io:i|time:1757187640|size:17535|exec:0|csum:079007AD03887F1CFDADF36DF81B3761
file:..\..\component\work\pfsoc_init_monitor_c0\pfsoc_init_monitor_c0_0\pfsoc_init_monitor_c0_pfsoc_init_monitor_c0_0_pfsoc_init_monitor.v|io:i|time:1757187237|size:1949|exec:0|csum:CFB5D76B1149DA3D8823027729EC6948
file:..\..\component\work\pfsoc_init_monitor_c0\pfsoc_init_monitor_c0.v|io:i|time:1757187237|size:8900|exec:0|csum:C7B9710EE34F0A627A17A98182DAF1FF
file:..\..\component\work\pf_ccc_c0\pf_ccc_c0_0\pf_ccc_c0_pf_ccc_c0_0_pf_ccc.v|io:i|time:1757186089|size:3891|exec:0|csum:A8E5D759F228B51AD6B80B8E53B3D274
file:..\..\component\work\pf_ccc_c0\pf_ccc_c0.v|io:i|time:1757186089|size:10314|exec:0|csum:A42AAA823A49AFAF80C61F9AEE299C00
file:..\..\component\work\pf_sram_ahbl_axi_c0\pf_tpsram_ahb_axi_0\pf_sram_ahbl_axi_c0_pf_tpsram_ahb_axi_0_pf_tpsram.v|io:i|time:1757186634|size:194196|exec:0|csum:DAFBF87B25AB96FEB10F8531FF6C7507
file:..\..\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram_ecc.v|io:i|time:1757186632|size:32283|exec:0|csum:BCBCDA089E842086A6F8345F8CFB0F49
file:..\..\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_ahblsram.v|io:i|time:1757186632|size:24926|exec:0|csum:4C291BC5A373FAB9D685506B3F8698D8
file:..\..\component\work\pf_sram_ahbl_axi_c0\coreahblsram_pf_0\rtl\vlog\core\coreahblsram_pf.v|io:i|time:1757186632|size:9635|exec:0|csum:ACCFDFF96C3989BE6497FD66E35BF0D7
file:..\..\component\work\pf_sram_ahbl_axi_c0\pf_sram_ahbl_axi_c0.v|io:i|time:1757186634|size:20759|exec:0|csum:D6A6F82B7F0C5CB861CFE2AAB615FDD8
file:..\..\component\work\proc_subsystem\proc_subsystem.v|io:i|time:1757188057|size:16190|exec:0|csum:9B908D38EA9A809F0F3A73B8945E2A70
file:..\..\component\mss_syn_comps.v|io:i|time:1757190275|size:229847|exec:0|csum:B628E42F03AC3A66D7845811767F6446
file:..\..\..\..\..\..\..\..\microchip\libero_soc_2025.1\libero_soc\synplify_pro\bin64\c_hdl.exe|io:i|time:1745943378|size:7451136|exec:1|csum:81E371ADEC4225EB70244ABCF02702E7
