{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1694799131546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1694799131546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 15 23:02:11 2023 " "Processing started: Fri Sep 15 23:02:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1694799131546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1694799131546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ic_tester -c ic_tester " "Command: quartus_map --read_settings_files=on --write_settings_files=off ic_tester -c ic_tester" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1694799131546 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1694799131902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_input_and.v 1 1 " "Found 1 design units, including 1 entities, in source file two_input_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_input_and " "Found entity 1: two_input_and" {  } { { "two_input_and.v" "" { Text "D:/Projects/FPGA Test/ic_tester/two_input_and.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799131944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799131944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_input_or.v 1 1 " "Found 1 design units, including 1 entities, in source file two_input_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_input_or " "Found entity 1: two_input_or" {  } { { "two_input_or.v" "" { Text "D:/Projects/FPGA Test/ic_tester/two_input_or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799131946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799131946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_input_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file two_input_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_input_checker " "Found entity 1: two_input_checker" {  } { { "two_input_checker.v" "" { Text "D:/Projects/FPGA Test/ic_tester/two_input_checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799131948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799131948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ic_tester.v 1 1 " "Found 1 design units, including 1 entities, in source file ic_tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 ic_tester " "Found entity 1: ic_tester" {  } { { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799131950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799131950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file not_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_gate " "Found entity 1: not_gate" {  } { { "not_gate.v" "" { Text "D:/Projects/FPGA Test/ic_tester/not_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799131951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799131951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_input_and.v 1 1 " "Found 1 design units, including 1 entities, in source file three_input_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_input_and " "Found entity 1: three_input_and" {  } { { "three_input_and.v" "" { Text "D:/Projects/FPGA Test/ic_tester/three_input_and.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799131953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799131953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_input_or.v 1 1 " "Found 1 design units, including 1 entities, in source file three_input_or.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_input_or " "Found entity 1: three_input_or" {  } { { "three_input_or.v" "" { Text "D:/Projects/FPGA Test/ic_tester/three_input_or.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799131954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799131954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_input_nand.v 1 1 " "Found 1 design units, including 1 entities, in source file two_input_nand.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_input_nand " "Found entity 1: two_input_nand" {  } { { "two_input_nand.v" "" { Text "D:/Projects/FPGA Test/ic_tester/two_input_nand.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799131956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799131956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_input_nor.v 1 1 " "Found 1 design units, including 1 entities, in source file two_input_nor.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_input_nor " "Found entity 1: two_input_nor" {  } { { "two_input_nor.v" "" { Text "D:/Projects/FPGA Test/ic_tester/two_input_nor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799131957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799131957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_input_nor.v 1 1 " "Found 1 design units, including 1 entities, in source file three_input_nor.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_input_nor " "Found entity 1: three_input_nor" {  } { { "three_input_nor.v" "" { Text "D:/Projects/FPGA Test/ic_tester/three_input_nor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799131959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799131959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_input_nand.v 1 1 " "Found 1 design units, including 1 entities, in source file three_input_nand.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_input_nand " "Found entity 1: three_input_nand" {  } { { "three_input_nand.v" "" { Text "D:/Projects/FPGA Test/ic_tester/three_input_nand.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799131960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799131960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_input_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file three_input_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_input_checker " "Found entity 1: three_input_checker" {  } { { "three_input_checker.v" "" { Text "D:/Projects/FPGA Test/ic_tester/three_input_checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799131962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799131962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_gate_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file not_gate_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_gate_checker " "Found entity 1: not_gate_checker" {  } { { "not_gate_checker.v" "" { Text "D:/Projects/FPGA Test/ic_tester/not_gate_checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799131964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799131964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_input_xor.v 1 1 " "Found 1 design units, including 1 entities, in source file two_input_xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_input_xor " "Found entity 1: two_input_xor" {  } { { "two_input_xor.v" "" { Text "D:/Projects/FPGA Test/ic_tester/two_input_xor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799131965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799131965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_input_nand.v 1 1 " "Found 1 design units, including 1 entities, in source file four_input_nand.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_input_nand " "Found entity 1: four_input_nand" {  } { { "four_input_nand.v" "" { Text "D:/Projects/FPGA Test/ic_tester/four_input_nand.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799131967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799131967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_input_and.v 1 1 " "Found 1 design units, including 1 entities, in source file four_input_and.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_input_and " "Found entity 1: four_input_and" {  } { { "four_input_and.v" "" { Text "D:/Projects/FPGA Test/ic_tester/four_input_and.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799131968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799131968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_input_nand.v 1 1 " "Found 1 design units, including 1 entities, in source file eight_input_nand.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_input_nand " "Found entity 1: eight_input_nand" {  } { { "eight_input_nand.v" "" { Text "D:/Projects/FPGA Test/ic_tester/eight_input_nand.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799131970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799131970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_input_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file four_input_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_input_checker " "Found entity 1: four_input_checker" {  } { { "four_input_checker.v" "" { Text "D:/Projects/FPGA Test/ic_tester/four_input_checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799131972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799131972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_input_checker.v 1 1 " "Found 1 design units, including 1 entities, in source file eight_input_checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 eight_input_checker " "Found entity 1: eight_input_checker" {  } { { "eight_input_checker.v" "" { Text "D:/Projects/FPGA Test/ic_tester/eight_input_checker.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799131974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799131974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_gate " "Found entity 1: mux_gate" {  } { { "mux_gate.v" "" { Text "D:/Projects/FPGA Test/ic_tester/mux_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799131975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799131975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_test.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_test " "Found entity 1: mux_test" {  } { { "mux_test.v" "" { Text "D:/Projects/FPGA Test/ic_tester/mux_test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799131977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799131977 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "logical_function_check.v(182) " "Verilog HDL information at logical_function_check.v(182): always construct contains both blocking and non-blocking assignments" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 182 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1694799131979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logical_function_check.v 1 1 " "Found 1 design units, including 1 entities, in source file logical_function_check.v" { { "Info" "ISGN_ENTITY_NAME" "1 logical_function_check " "Found entity 1: logical_function_check" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799131979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799131979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_input_xnor.v 1 1 " "Found 1 design units, including 1 entities, in source file two_input_xnor.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_input_xnor " "Found entity 1: two_input_xnor" {  } { { "two_input_xnor.v" "" { Text "D:/Projects/FPGA Test/ic_tester/two_input_xnor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799131981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799131981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "three_input_xor.v 1 1 " "Found 1 design units, including 1 entities, in source file three_input_xor.v" { { "Info" "ISGN_ENTITY_NAME" "1 three_input_xor " "Found entity 1: three_input_xor" {  } { { "three_input_xor.v" "" { Text "D:/Projects/FPGA Test/ic_tester/three_input_xor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799131982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799131982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file input_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 input_decoder " "Found entity 1: input_decoder" {  } { { "input_decoder.v" "" { Text "D:/Projects/FPGA Test/ic_tester/input_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799131984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799131984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "icnumber_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file icnumber_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 icNumber_decoder " "Found entity 1: icNumber_decoder" {  } { { "icNumber_decoder.v" "" { Text "D:/Projects/FPGA Test/ic_tester/icNumber_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799131985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799131985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testing_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file testing_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 testing_logic " "Found entity 1: testing_logic" {  } { { "testing_logic.v" "" { Text "D:/Projects/FPGA Test/ic_tester/testing_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799131987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799131987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll1.v 1 1 " "Found 1 design units, including 1 entities, in source file pll1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1 " "Found entity 1: pll1" {  } { { "pll1.v" "" { Text "D:/Projects/FPGA Test/ic_tester/pll1.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799131988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799131988 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "IR_RECEIVE.v(172) " "Verilog HDL information at IR_RECEIVE.v(172): always construct contains both blocking and non-blocking assignments" {  } { { "IR_RECEIVE.v" "" { Text "D:/Projects/FPGA Test/ic_tester/IR_RECEIVE.v" 172 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1694799131990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir_receive.v 1 1 " "Found 1 design units, including 1 entities, in source file ir_receive.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR_RECEIVE " "Found entity 1: IR_RECEIVE" {  } { { "IR_RECEIVE.v" "" { Text "D:/Projects/FPGA Test/ic_tester/IR_RECEIVE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799131990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799131990 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "State_machine.v(87) " "Verilog HDL information at State_machine.v(87): always construct contains both blocking and non-blocking assignments" {  } { { "State_machine.v" "" { Text "D:/Projects/FPGA Test/ic_tester/State_machine.v" 87 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1694799131992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 State_machine " "Found entity 1: State_machine" {  } { { "State_machine.v" "" { Text "D:/Projects/FPGA Test/ic_tester/State_machine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799131992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799131992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_reciver.v 1 1 " "Found 1 design units, including 1 entities, in source file input_reciver.v" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Reciver " "Found entity 1: Input_Reciver" {  } { { "Input_Reciver.v" "" { Text "D:/Projects/FPGA Test/ic_tester/Input_Reciver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799131994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799131994 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "generate_ic_number.v(13) " "Verilog HDL information at generate_ic_number.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "generate_ic_number.v" "" { Text "D:/Projects/FPGA Test/ic_tester/generate_ic_number.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1694799131995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "generate_ic_number.v 1 1 " "Found 1 design units, including 1 entities, in source file generate_ic_number.v" { { "Info" "ISGN_ENTITY_NAME" "1 generate_ic_number " "Found entity 1: generate_ic_number" {  } { { "generate_ic_number.v" "" { Text "D:/Projects/FPGA Test/ic_tester/generate_ic_number.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799131995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799131995 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "State_machine.v(100) " "Verilog HDL or VHDL warning at State_machine.v(100): conditional expression evaluates to a constant" {  } { { "State_machine.v" "" { Text "D:/Projects/FPGA Test/ic_tester/State_machine.v" 100 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1694799131997 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "ic_tester.v(48) " "Verilog HDL Instantiation warning at ic_tester.v(48): instance has no name" {  } { { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 48 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1694799131998 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ic_tester " "Elaborating entity \"ic_tester\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1694799132075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Reciver Input_Reciver:comb_3 " "Elaborating entity \"Input_Reciver\" for hierarchy \"Input_Reciver:comb_3\"" {  } { { "ic_tester.v" "comb_3" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132077 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[4\] Input_Reciver.v(24) " "Output port \"LEDR\[4\]\" at Input_Reciver.v(24) has no driver" {  } { { "Input_Reciver.v" "" { Text "D:/Projects/FPGA Test/ic_tester/Input_Reciver.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1694799132078 "|ic_tester|Input_Reciver:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1 Input_Reciver:comb_3\|pll1:u0 " "Elaborating entity \"pll1\" for hierarchy \"Input_Reciver:comb_3\|pll1:u0\"" {  } { { "Input_Reciver.v" "u0" { Text "D:/Projects/FPGA Test/ic_tester/Input_Reciver.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Input_Reciver:comb_3\|pll1:u0\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Input_Reciver:comb_3\|pll1:u0\|altpll:altpll_component\"" {  } { { "pll1.v" "altpll_component" { Text "D:/Projects/FPGA Test/ic_tester/pll1.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132115 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Input_Reciver:comb_3\|pll1:u0\|altpll:altpll_component " "Elaborated megafunction instantiation \"Input_Reciver:comb_3\|pll1:u0\|altpll:altpll_component\"" {  } { { "pll1.v" "" { Text "D:/Projects/FPGA Test/ic_tester/pll1.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694799132118 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Input_Reciver:comb_3\|pll1:u0\|altpll:altpll_component " "Instantiated megafunction \"Input_Reciver:comb_3\|pll1:u0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll1 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132119 ""}  } { { "pll1.v" "" { Text "D:/Projects/FPGA Test/ic_tester/pll1.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1694799132119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll1_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll1_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll1_altpll " "Found entity 1: pll1_altpll" {  } { { "db/pll1_altpll.v" "" { Text "D:/Projects/FPGA Test/ic_tester/db/pll1_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1694799132184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1694799132184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll1_altpll Input_Reciver:comb_3\|pll1:u0\|altpll:altpll_component\|pll1_altpll:auto_generated " "Elaborating entity \"pll1_altpll\" for hierarchy \"Input_Reciver:comb_3\|pll1:u0\|altpll:altpll_component\|pll1_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR_RECEIVE Input_Reciver:comb_3\|IR_RECEIVE:u1 " "Elaborating entity \"IR_RECEIVE\" for hierarchy \"Input_Reciver:comb_3\|IR_RECEIVE:u1\"" {  } { { "Input_Reciver.v" "u1" { Text "D:/Projects/FPGA Test/ic_tester/Input_Reciver.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "State_machine Input_Reciver:comb_3\|State_machine:u2 " "Elaborating entity \"State_machine\" for hierarchy \"Input_Reciver:comb_3\|State_machine:u2\"" {  } { { "Input_Reciver.v" "u2" { Text "D:/Projects/FPGA Test/ic_tester/Input_Reciver.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132190 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter State_machine.v(42) " "Verilog HDL or VHDL warning at State_machine.v(42): object \"counter\" assigned a value but never read" {  } { { "State_machine.v" "" { Text "D:/Projects/FPGA Test/ic_tester/State_machine.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1694799132191 "|ic_tester|Input_Reciver:comb_3|State_machine:u2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clutter_counter State_machine.v(43) " "Verilog HDL or VHDL warning at State_machine.v(43): object \"clutter_counter\" assigned a value but never read" {  } { { "State_machine.v" "" { Text "D:/Projects/FPGA Test/ic_tester/State_machine.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1694799132191 "|ic_tester|Input_Reciver:comb_3|State_machine:u2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_ready_delayed State_machine.v(44) " "Verilog HDL or VHDL warning at State_machine.v(44): object \"data_ready_delayed\" assigned a value but never read" {  } { { "State_machine.v" "" { Text "D:/Projects/FPGA Test/ic_tester/State_machine.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1694799132191 "|ic_tester|Input_Reciver:comb_3|State_machine:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 State_machine.v(138) " "Verilog HDL assignment warning at State_machine.v(138): truncated value with size 8 to match size of target (7)" {  } { { "State_machine.v" "" { Text "D:/Projects/FPGA Test/ic_tester/State_machine.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1694799132191 "|ic_tester|Input_Reciver:comb_3|State_machine:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 State_machine.v(164) " "Verilog HDL assignment warning at State_machine.v(164): truncated value with size 8 to match size of target (7)" {  } { { "State_machine.v" "" { Text "D:/Projects/FPGA Test/ic_tester/State_machine.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1694799132191 "|ic_tester|Input_Reciver:comb_3|State_machine:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 State_machine.v(190) " "Verilog HDL assignment warning at State_machine.v(190): truncated value with size 8 to match size of target (7)" {  } { { "State_machine.v" "" { Text "D:/Projects/FPGA Test/ic_tester/State_machine.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1694799132191 "|ic_tester|Input_Reciver:comb_3|State_machine:u2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 State_machine.v(216) " "Verilog HDL assignment warning at State_machine.v(216): truncated value with size 8 to match size of target (7)" {  } { { "State_machine.v" "" { Text "D:/Projects/FPGA Test/ic_tester/State_machine.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1694799132192 "|ic_tester|Input_Reciver:comb_3|State_machine:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generate_ic_number Input_Reciver:comb_3\|generate_ic_number:gin1 " "Elaborating entity \"generate_ic_number\" for hierarchy \"Input_Reciver:comb_3\|generate_ic_number:gin1\"" {  } { { "Input_Reciver.v" "gin1" { Text "D:/Projects/FPGA Test/ic_tester/Input_Reciver.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testing_logic testing_logic:tl1 " "Elaborating entity \"testing_logic\" for hierarchy \"testing_logic:tl1\"" {  } { { "ic_tester.v" "tl1" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "icNumber_decoder testing_logic:tl1\|icNumber_decoder:icd1 " "Elaborating entity \"icNumber_decoder\" for hierarchy \"testing_logic:tl1\|icNumber_decoder:icd1\"" {  } { { "testing_logic.v" "icd1" { Text "D:/Projects/FPGA Test/ic_tester/testing_logic.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132215 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "gate icNumber_decoder.v(14) " "Verilog HDL Always Construct warning at icNumber_decoder.v(14): inferring latch(es) for variable \"gate\", which holds its previous value in one or more paths through the always construct" {  } { { "icNumber_decoder.v" "" { Text "D:/Projects/FPGA Test/ic_tester/icNumber_decoder.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1694799132216 "|ic_tester|icNumber_decoder:icd1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "tester icNumber_decoder.v(14) " "Verilog HDL Always Construct warning at icNumber_decoder.v(14): inferring latch(es) for variable \"tester\", which holds its previous value in one or more paths through the always construct" {  } { { "icNumber_decoder.v" "" { Text "D:/Projects/FPGA Test/ic_tester/icNumber_decoder.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1694799132216 "|ic_tester|icNumber_decoder:icd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tester\[0\] icNumber_decoder.v(20) " "Inferred latch for \"tester\[0\]\" at icNumber_decoder.v(20)" {  } { { "icNumber_decoder.v" "" { Text "D:/Projects/FPGA Test/ic_tester/icNumber_decoder.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1694799132216 "|ic_tester|icNumber_decoder:icd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tester\[1\] icNumber_decoder.v(20) " "Inferred latch for \"tester\[1\]\" at icNumber_decoder.v(20)" {  } { { "icNumber_decoder.v" "" { Text "D:/Projects/FPGA Test/ic_tester/icNumber_decoder.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1694799132216 "|ic_tester|icNumber_decoder:icd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tester\[2\] icNumber_decoder.v(20) " "Inferred latch for \"tester\[2\]\" at icNumber_decoder.v(20)" {  } { { "icNumber_decoder.v" "" { Text "D:/Projects/FPGA Test/ic_tester/icNumber_decoder.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1694799132217 "|ic_tester|icNumber_decoder:icd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gate\[0\] icNumber_decoder.v(20) " "Inferred latch for \"gate\[0\]\" at icNumber_decoder.v(20)" {  } { { "icNumber_decoder.v" "" { Text "D:/Projects/FPGA Test/ic_tester/icNumber_decoder.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1694799132217 "|ic_tester|icNumber_decoder:icd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gate\[1\] icNumber_decoder.v(20) " "Inferred latch for \"gate\[1\]\" at icNumber_decoder.v(20)" {  } { { "icNumber_decoder.v" "" { Text "D:/Projects/FPGA Test/ic_tester/icNumber_decoder.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1694799132217 "|ic_tester|icNumber_decoder:icd1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gate\[2\] icNumber_decoder.v(20) " "Inferred latch for \"gate\[2\]\" at icNumber_decoder.v(20)" {  } { { "icNumber_decoder.v" "" { Text "D:/Projects/FPGA Test/ic_tester/icNumber_decoder.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1694799132217 "|ic_tester|icNumber_decoder:icd1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "logical_function_check testing_logic:tl1\|logical_function_check:lfc1 " "Elaborating entity \"logical_function_check\" for hierarchy \"testing_logic:tl1\|logical_function_check:lfc1\"" {  } { { "testing_logic.v" "lfc1" { Text "D:/Projects/FPGA Test/ic_tester/testing_logic.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132218 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mode logical_function_check.v(22) " "Verilog HDL or VHDL warning at logical_function_check.v(22): object \"mode\" assigned a value but never read" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 22 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1694799132219 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN3_WIRE2 logical_function_check.v(25) " "Verilog HDL warning at logical_function_check.v(25): object IN3_WIRE2 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 25 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132219 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN6_WIRE2 logical_function_check.v(25) " "Verilog HDL warning at logical_function_check.v(25): object IN6_WIRE2 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 25 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132219 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN8_WIRE2 logical_function_check.v(25) " "Verilog HDL warning at logical_function_check.v(25): object IN8_WIRE2 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 25 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132219 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN11_WIRE2 logical_function_check.v(25) " "Verilog HDL warning at logical_function_check.v(25): object IN11_WIRE2 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 25 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132219 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PASS5_WIRE2 logical_function_check.v(26) " "Verilog HDL warning at logical_function_check.v(26): object PASS5_WIRE2 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 26 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132219 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PASS6_WIRE2 logical_function_check.v(26) " "Verilog HDL warning at logical_function_check.v(26): object PASS6_WIRE2 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 26 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132220 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FAIL5_WIRE2 logical_function_check.v(26) " "Verilog HDL warning at logical_function_check.v(26): object FAIL5_WIRE2 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 26 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132220 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FAIL6_WIRE2 logical_function_check.v(26) " "Verilog HDL warning at logical_function_check.v(26): object FAIL6_WIRE2 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 26 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132220 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN6_WIRE3 logical_function_check.v(28) " "Verilog HDL warning at logical_function_check.v(28): object IN6_WIRE3 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 28 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132220 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN8_WIRE3 logical_function_check.v(28) " "Verilog HDL warning at logical_function_check.v(28): object IN8_WIRE3 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 28 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132220 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN12_WIRE3 logical_function_check.v(28) " "Verilog HDL warning at logical_function_check.v(28): object IN12_WIRE3 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 28 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132220 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PASS4_WIRE3 logical_function_check.v(29) " "Verilog HDL warning at logical_function_check.v(29): object PASS4_WIRE3 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 29 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132220 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PASS5_WIRE3 logical_function_check.v(29) " "Verilog HDL warning at logical_function_check.v(29): object PASS5_WIRE3 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 29 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132220 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PASS6_WIRE3 logical_function_check.v(29) " "Verilog HDL warning at logical_function_check.v(29): object PASS6_WIRE3 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 29 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132220 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FAIL4_WIRE3 logical_function_check.v(29) " "Verilog HDL warning at logical_function_check.v(29): object FAIL4_WIRE3 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 29 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132220 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FAIL5_WIRE3 logical_function_check.v(29) " "Verilog HDL warning at logical_function_check.v(29): object FAIL5_WIRE3 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 29 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132220 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FAIL6_WIRE3 logical_function_check.v(29) " "Verilog HDL warning at logical_function_check.v(29): object FAIL6_WIRE3 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 29 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132220 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN3_WIRE4 logical_function_check.v(31) " "Verilog HDL warning at logical_function_check.v(31): object IN3_WIRE4 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 31 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132220 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN6_WIRE4 logical_function_check.v(31) " "Verilog HDL warning at logical_function_check.v(31): object IN6_WIRE4 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 31 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132220 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN8_WIRE4 logical_function_check.v(31) " "Verilog HDL warning at logical_function_check.v(31): object IN8_WIRE4 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 31 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132220 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN11_WIRE4 logical_function_check.v(31) " "Verilog HDL warning at logical_function_check.v(31): object IN11_WIRE4 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 31 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132220 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PASS3_WIRE4 logical_function_check.v(32) " "Verilog HDL warning at logical_function_check.v(32): object PASS3_WIRE4 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 32 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132220 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PASS4_WIRE4 logical_function_check.v(32) " "Verilog HDL warning at logical_function_check.v(32): object PASS4_WIRE4 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 32 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132220 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PASS5_WIRE4 logical_function_check.v(32) " "Verilog HDL warning at logical_function_check.v(32): object PASS5_WIRE4 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 32 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132220 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PASS6_WIRE4 logical_function_check.v(32) " "Verilog HDL warning at logical_function_check.v(32): object PASS6_WIRE4 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 32 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132220 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FAIL3_WIRE4 logical_function_check.v(32) " "Verilog HDL warning at logical_function_check.v(32): object FAIL3_WIRE4 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 32 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132220 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FAIL4_WIRE4 logical_function_check.v(32) " "Verilog HDL warning at logical_function_check.v(32): object FAIL4_WIRE4 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 32 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132221 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FAIL5_WIRE4 logical_function_check.v(32) " "Verilog HDL warning at logical_function_check.v(32): object FAIL5_WIRE4 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 32 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132221 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FAIL6_WIRE4 logical_function_check.v(32) " "Verilog HDL warning at logical_function_check.v(32): object FAIL6_WIRE4 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 32 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132221 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN8_WIRE8 logical_function_check.v(34) " "Verilog HDL warning at logical_function_check.v(34): object IN8_WIRE8 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 34 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132221 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN9_WIRE8 logical_function_check.v(34) " "Verilog HDL warning at logical_function_check.v(34): object IN9_WIRE8 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 34 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132221 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN10_WIRE8 logical_function_check.v(34) " "Verilog HDL warning at logical_function_check.v(34): object IN10_WIRE8 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 34 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132221 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN13_WIRE8 logical_function_check.v(34) " "Verilog HDL warning at logical_function_check.v(34): object IN13_WIRE8 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 34 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132221 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PASS2_WIRE8 logical_function_check.v(35) " "Verilog HDL warning at logical_function_check.v(35): object PASS2_WIRE8 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 35 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132221 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PASS3_WIRE8 logical_function_check.v(35) " "Verilog HDL warning at logical_function_check.v(35): object PASS3_WIRE8 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 35 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132221 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PASS4_WIRE8 logical_function_check.v(35) " "Verilog HDL warning at logical_function_check.v(35): object PASS4_WIRE8 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 35 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132221 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PASS5_WIRE8 logical_function_check.v(35) " "Verilog HDL warning at logical_function_check.v(35): object PASS5_WIRE8 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 35 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132221 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "PASS6_WIRE8 logical_function_check.v(35) " "Verilog HDL warning at logical_function_check.v(35): object PASS6_WIRE8 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 35 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132221 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FAIL2_WIRE8 logical_function_check.v(35) " "Verilog HDL warning at logical_function_check.v(35): object FAIL2_WIRE8 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 35 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132221 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FAIL3_WIRE8 logical_function_check.v(35) " "Verilog HDL warning at logical_function_check.v(35): object FAIL3_WIRE8 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 35 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132221 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FAIL4_WIRE8 logical_function_check.v(35) " "Verilog HDL warning at logical_function_check.v(35): object FAIL4_WIRE8 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 35 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132221 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FAIL5_WIRE8 logical_function_check.v(35) " "Verilog HDL warning at logical_function_check.v(35): object FAIL5_WIRE8 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 35 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132221 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "FAIL6_WIRE8 logical_function_check.v(35) " "Verilog HDL warning at logical_function_check.v(35): object FAIL6_WIRE8 used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 35 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132221 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN2_WIRE_NOT logical_function_check.v(37) " "Verilog HDL warning at logical_function_check.v(37): object IN2_WIRE_NOT used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 37 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132221 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN4_WIRE_NOT logical_function_check.v(37) " "Verilog HDL warning at logical_function_check.v(37): object IN4_WIRE_NOT used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 37 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132221 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN6_WIRE_NOT logical_function_check.v(37) " "Verilog HDL warning at logical_function_check.v(37): object IN6_WIRE_NOT used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 37 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132222 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN8_WIRE_NOT logical_function_check.v(37) " "Verilog HDL warning at logical_function_check.v(37): object IN8_WIRE_NOT used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 37 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132222 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN10_WIRE_NOT logical_function_check.v(37) " "Verilog HDL warning at logical_function_check.v(37): object IN10_WIRE_NOT used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 37 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132222 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "IN12_WIRE_NOT logical_function_check.v(37) " "Verilog HDL warning at logical_function_check.v(37): object IN12_WIRE_NOT used but never assigned" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 37 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1694799132222 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 logical_function_check.v(22) " "Verilog HDL assignment warning at logical_function_check.v(22): truncated value with size 3 to match size of target (1)" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1694799132222 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN3_WIRE2 0 logical_function_check.v(25) " "Net \"IN3_WIRE2\" at logical_function_check.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132222 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN6_WIRE2 0 logical_function_check.v(25) " "Net \"IN6_WIRE2\" at logical_function_check.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132222 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN8_WIRE2 0 logical_function_check.v(25) " "Net \"IN8_WIRE2\" at logical_function_check.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132222 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN11_WIRE2 0 logical_function_check.v(25) " "Net \"IN11_WIRE2\" at logical_function_check.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132222 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PASS5_WIRE2 0 logical_function_check.v(26) " "Net \"PASS5_WIRE2\" at logical_function_check.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132222 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PASS6_WIRE2 0 logical_function_check.v(26) " "Net \"PASS6_WIRE2\" at logical_function_check.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132222 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "FAIL5_WIRE2 0 logical_function_check.v(26) " "Net \"FAIL5_WIRE2\" at logical_function_check.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132222 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "FAIL6_WIRE2 0 logical_function_check.v(26) " "Net \"FAIL6_WIRE2\" at logical_function_check.v(26) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 26 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132222 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN6_WIRE3 0 logical_function_check.v(28) " "Net \"IN6_WIRE3\" at logical_function_check.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132222 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN8_WIRE3 0 logical_function_check.v(28) " "Net \"IN8_WIRE3\" at logical_function_check.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132222 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN12_WIRE3 0 logical_function_check.v(28) " "Net \"IN12_WIRE3\" at logical_function_check.v(28) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 28 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132222 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PASS4_WIRE3 0 logical_function_check.v(29) " "Net \"PASS4_WIRE3\" at logical_function_check.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132222 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PASS5_WIRE3 0 logical_function_check.v(29) " "Net \"PASS5_WIRE3\" at logical_function_check.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132222 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PASS6_WIRE3 0 logical_function_check.v(29) " "Net \"PASS6_WIRE3\" at logical_function_check.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132222 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "FAIL4_WIRE3 0 logical_function_check.v(29) " "Net \"FAIL4_WIRE3\" at logical_function_check.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132222 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "FAIL5_WIRE3 0 logical_function_check.v(29) " "Net \"FAIL5_WIRE3\" at logical_function_check.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132222 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "FAIL6_WIRE3 0 logical_function_check.v(29) " "Net \"FAIL6_WIRE3\" at logical_function_check.v(29) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 29 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132223 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN3_WIRE4 0 logical_function_check.v(31) " "Net \"IN3_WIRE4\" at logical_function_check.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132223 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN6_WIRE4 0 logical_function_check.v(31) " "Net \"IN6_WIRE4\" at logical_function_check.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132223 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN8_WIRE4 0 logical_function_check.v(31) " "Net \"IN8_WIRE4\" at logical_function_check.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132223 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN11_WIRE4 0 logical_function_check.v(31) " "Net \"IN11_WIRE4\" at logical_function_check.v(31) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 31 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132223 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PASS3_WIRE4 0 logical_function_check.v(32) " "Net \"PASS3_WIRE4\" at logical_function_check.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132223 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PASS4_WIRE4 0 logical_function_check.v(32) " "Net \"PASS4_WIRE4\" at logical_function_check.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132223 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PASS5_WIRE4 0 logical_function_check.v(32) " "Net \"PASS5_WIRE4\" at logical_function_check.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132223 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PASS6_WIRE4 0 logical_function_check.v(32) " "Net \"PASS6_WIRE4\" at logical_function_check.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132223 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "FAIL3_WIRE4 0 logical_function_check.v(32) " "Net \"FAIL3_WIRE4\" at logical_function_check.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132223 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "FAIL4_WIRE4 0 logical_function_check.v(32) " "Net \"FAIL4_WIRE4\" at logical_function_check.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132223 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "FAIL5_WIRE4 0 logical_function_check.v(32) " "Net \"FAIL5_WIRE4\" at logical_function_check.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132223 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "FAIL6_WIRE4 0 logical_function_check.v(32) " "Net \"FAIL6_WIRE4\" at logical_function_check.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132223 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN8_WIRE8 0 logical_function_check.v(34) " "Net \"IN8_WIRE8\" at logical_function_check.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132223 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN9_WIRE8 0 logical_function_check.v(34) " "Net \"IN9_WIRE8\" at logical_function_check.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132223 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN10_WIRE8 0 logical_function_check.v(34) " "Net \"IN10_WIRE8\" at logical_function_check.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132223 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN13_WIRE8 0 logical_function_check.v(34) " "Net \"IN13_WIRE8\" at logical_function_check.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132223 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PASS2_WIRE8 0 logical_function_check.v(35) " "Net \"PASS2_WIRE8\" at logical_function_check.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132223 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PASS3_WIRE8 0 logical_function_check.v(35) " "Net \"PASS3_WIRE8\" at logical_function_check.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132223 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PASS4_WIRE8 0 logical_function_check.v(35) " "Net \"PASS4_WIRE8\" at logical_function_check.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132224 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PASS5_WIRE8 0 logical_function_check.v(35) " "Net \"PASS5_WIRE8\" at logical_function_check.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132224 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "PASS6_WIRE8 0 logical_function_check.v(35) " "Net \"PASS6_WIRE8\" at logical_function_check.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132224 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "FAIL2_WIRE8 0 logical_function_check.v(35) " "Net \"FAIL2_WIRE8\" at logical_function_check.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132224 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "FAIL3_WIRE8 0 logical_function_check.v(35) " "Net \"FAIL3_WIRE8\" at logical_function_check.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132224 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "FAIL4_WIRE8 0 logical_function_check.v(35) " "Net \"FAIL4_WIRE8\" at logical_function_check.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132224 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "FAIL5_WIRE8 0 logical_function_check.v(35) " "Net \"FAIL5_WIRE8\" at logical_function_check.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132224 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "FAIL6_WIRE8 0 logical_function_check.v(35) " "Net \"FAIL6_WIRE8\" at logical_function_check.v(35) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 35 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132224 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN2_WIRE_NOT 0 logical_function_check.v(37) " "Net \"IN2_WIRE_NOT\" at logical_function_check.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132224 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN4_WIRE_NOT 0 logical_function_check.v(37) " "Net \"IN4_WIRE_NOT\" at logical_function_check.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132224 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN6_WIRE_NOT 0 logical_function_check.v(37) " "Net \"IN6_WIRE_NOT\" at logical_function_check.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132224 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN8_WIRE_NOT 0 logical_function_check.v(37) " "Net \"IN8_WIRE_NOT\" at logical_function_check.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132224 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN10_WIRE_NOT 0 logical_function_check.v(37) " "Net \"IN10_WIRE_NOT\" at logical_function_check.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132224 "|ic_tester|logical_function_check:lfc1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "IN12_WIRE_NOT 0 logical_function_check.v(37) " "Net \"IN12_WIRE_NOT\" at logical_function_check.v(37) has no driver or initial value, using a default initial value '0'" {  } { { "logical_function_check.v" "" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 37 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1694799132224 "|ic_tester|logical_function_check:lfc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_test testing_logic:tl1\|logical_function_check:lfc1\|mux_test:mt1 " "Elaborating entity \"mux_test\" for hierarchy \"testing_logic:tl1\|logical_function_check:lfc1\|mux_test:mt1\"" {  } { { "logical_function_check.v" "mt1" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132225 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "W_NOT mux_test.v(9) " "Verilog HDL Always Construct warning at mux_test.v(9): inferring latch(es) for variable \"W_NOT\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_test.v" "" { Text "D:/Projects/FPGA Test/ic_tester/mux_test.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1694799132226 "|ic_tester|logical_function_check:lfc1|mux_test:mux_t1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "W_TWO mux_test.v(9) " "Verilog HDL Always Construct warning at mux_test.v(9): inferring latch(es) for variable \"W_TWO\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_test.v" "" { Text "D:/Projects/FPGA Test/ic_tester/mux_test.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1694799132226 "|ic_tester|logical_function_check:lfc1|mux_test:mux_t1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "W_THREE mux_test.v(9) " "Verilog HDL Always Construct warning at mux_test.v(9): inferring latch(es) for variable \"W_THREE\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_test.v" "" { Text "D:/Projects/FPGA Test/ic_tester/mux_test.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1694799132226 "|ic_tester|logical_function_check:lfc1|mux_test:mux_t1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "W_FOUR mux_test.v(9) " "Verilog HDL Always Construct warning at mux_test.v(9): inferring latch(es) for variable \"W_FOUR\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_test.v" "" { Text "D:/Projects/FPGA Test/ic_tester/mux_test.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1694799132226 "|ic_tester|logical_function_check:lfc1|mux_test:mux_t1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "W_EIGHT mux_test.v(9) " "Verilog HDL Always Construct warning at mux_test.v(9): inferring latch(es) for variable \"W_EIGHT\", which holds its previous value in one or more paths through the always construct" {  } { { "mux_test.v" "" { Text "D:/Projects/FPGA Test/ic_tester/mux_test.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1694799132226 "|ic_tester|logical_function_check:lfc1|mux_test:mux_t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_EIGHT mux_test.v(43) " "Inferred latch for \"W_EIGHT\" at mux_test.v(43)" {  } { { "mux_test.v" "" { Text "D:/Projects/FPGA Test/ic_tester/mux_test.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1694799132226 "|ic_tester|logical_function_check:lfc1|mux_test:mux_t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_FOUR mux_test.v(43) " "Inferred latch for \"W_FOUR\" at mux_test.v(43)" {  } { { "mux_test.v" "" { Text "D:/Projects/FPGA Test/ic_tester/mux_test.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1694799132226 "|ic_tester|logical_function_check:lfc1|mux_test:mux_t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_THREE mux_test.v(43) " "Inferred latch for \"W_THREE\" at mux_test.v(43)" {  } { { "mux_test.v" "" { Text "D:/Projects/FPGA Test/ic_tester/mux_test.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1694799132226 "|ic_tester|logical_function_check:lfc1|mux_test:mux_t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_TWO mux_test.v(43) " "Inferred latch for \"W_TWO\" at mux_test.v(43)" {  } { { "mux_test.v" "" { Text "D:/Projects/FPGA Test/ic_tester/mux_test.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1694799132226 "|ic_tester|logical_function_check:lfc1|mux_test:mux_t1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_NOT mux_test.v(43) " "Inferred latch for \"W_NOT\" at mux_test.v(43)" {  } { { "mux_test.v" "" { Text "D:/Projects/FPGA Test/ic_tester/mux_test.v" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1694799132226 "|ic_tester|logical_function_check:lfc1|mux_test:mux_t1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_input_checker testing_logic:tl1\|logical_function_check:lfc1\|two_input_checker:two_input_checker_inst " "Elaborating entity \"two_input_checker\" for hierarchy \"testing_logic:tl1\|logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\"" {  } { { "logical_function_check.v" "two_input_checker_inst" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_input_and testing_logic:tl1\|logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|two_input_and:and2 " "Elaborating entity \"two_input_and\" for hierarchy \"testing_logic:tl1\|logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|two_input_and:and2\"" {  } { { "two_input_checker.v" "and2" { Text "D:/Projects/FPGA Test/ic_tester/two_input_checker.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_input_or testing_logic:tl1\|logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|two_input_or:or2 " "Elaborating entity \"two_input_or\" for hierarchy \"testing_logic:tl1\|logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|two_input_or:or2\"" {  } { { "two_input_checker.v" "or2" { Text "D:/Projects/FPGA Test/ic_tester/two_input_checker.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_input_nand testing_logic:tl1\|logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|two_input_nand:nand2 " "Elaborating entity \"two_input_nand\" for hierarchy \"testing_logic:tl1\|logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|two_input_nand:nand2\"" {  } { { "two_input_checker.v" "nand2" { Text "D:/Projects/FPGA Test/ic_tester/two_input_checker.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_input_nor testing_logic:tl1\|logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|two_input_nor:nor2 " "Elaborating entity \"two_input_nor\" for hierarchy \"testing_logic:tl1\|logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|two_input_nor:nor2\"" {  } { { "two_input_checker.v" "nor2" { Text "D:/Projects/FPGA Test/ic_tester/two_input_checker.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_input_xor testing_logic:tl1\|logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|two_input_xor:xor2 " "Elaborating entity \"two_input_xor\" for hierarchy \"testing_logic:tl1\|logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|two_input_xor:xor2\"" {  } { { "two_input_checker.v" "xor2" { Text "D:/Projects/FPGA Test/ic_tester/two_input_checker.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132234 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_input_xnor testing_logic:tl1\|logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|two_input_xnor:xnor2 " "Elaborating entity \"two_input_xnor\" for hierarchy \"testing_logic:tl1\|logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|two_input_xnor:xnor2\"" {  } { { "two_input_checker.v" "xnor2" { Text "D:/Projects/FPGA Test/ic_tester/two_input_checker.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_gate testing_logic:tl1\|logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|mux_gate:m_gate1 " "Elaborating entity \"mux_gate\" for hierarchy \"testing_logic:tl1\|logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|mux_gate:m_gate1\"" {  } { { "two_input_checker.v" "m_gate1" { Text "D:/Projects/FPGA Test/ic_tester/two_input_checker.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_input_checker testing_logic:tl1\|logical_function_check:lfc1\|three_input_checker:three_input_checker_inst " "Elaborating entity \"three_input_checker\" for hierarchy \"testing_logic:tl1\|logical_function_check:lfc1\|three_input_checker:three_input_checker_inst\"" {  } { { "logical_function_check.v" "three_input_checker_inst" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_input_and testing_logic:tl1\|logical_function_check:lfc1\|three_input_checker:three_input_checker_inst\|three_input_and:and3 " "Elaborating entity \"three_input_and\" for hierarchy \"testing_logic:tl1\|logical_function_check:lfc1\|three_input_checker:three_input_checker_inst\|three_input_and:and3\"" {  } { { "three_input_checker.v" "and3" { Text "D:/Projects/FPGA Test/ic_tester/three_input_checker.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_input_or testing_logic:tl1\|logical_function_check:lfc1\|three_input_checker:three_input_checker_inst\|three_input_or:or3 " "Elaborating entity \"three_input_or\" for hierarchy \"testing_logic:tl1\|logical_function_check:lfc1\|three_input_checker:three_input_checker_inst\|three_input_or:or3\"" {  } { { "three_input_checker.v" "or3" { Text "D:/Projects/FPGA Test/ic_tester/three_input_checker.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_input_nand testing_logic:tl1\|logical_function_check:lfc1\|three_input_checker:three_input_checker_inst\|three_input_nand:nand3 " "Elaborating entity \"three_input_nand\" for hierarchy \"testing_logic:tl1\|logical_function_check:lfc1\|three_input_checker:three_input_checker_inst\|three_input_nand:nand3\"" {  } { { "three_input_checker.v" "nand3" { Text "D:/Projects/FPGA Test/ic_tester/three_input_checker.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_input_nor testing_logic:tl1\|logical_function_check:lfc1\|three_input_checker:three_input_checker_inst\|three_input_nor:nor3 " "Elaborating entity \"three_input_nor\" for hierarchy \"testing_logic:tl1\|logical_function_check:lfc1\|three_input_checker:three_input_checker_inst\|three_input_nor:nor3\"" {  } { { "three_input_checker.v" "nor3" { Text "D:/Projects/FPGA Test/ic_tester/three_input_checker.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_input_xor testing_logic:tl1\|logical_function_check:lfc1\|three_input_checker:three_input_checker_inst\|three_input_xor:xor3 " "Elaborating entity \"three_input_xor\" for hierarchy \"testing_logic:tl1\|logical_function_check:lfc1\|three_input_checker:three_input_checker_inst\|three_input_xor:xor3\"" {  } { { "three_input_checker.v" "xor3" { Text "D:/Projects/FPGA Test/ic_tester/three_input_checker.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_input_checker testing_logic:tl1\|logical_function_check:lfc1\|four_input_checker:four_input_checker_inst " "Elaborating entity \"four_input_checker\" for hierarchy \"testing_logic:tl1\|logical_function_check:lfc1\|four_input_checker:four_input_checker_inst\"" {  } { { "logical_function_check.v" "four_input_checker_inst" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_input_and testing_logic:tl1\|logical_function_check:lfc1\|four_input_checker:four_input_checker_inst\|four_input_and:and3 " "Elaborating entity \"four_input_and\" for hierarchy \"testing_logic:tl1\|logical_function_check:lfc1\|four_input_checker:four_input_checker_inst\|four_input_and:and3\"" {  } { { "four_input_checker.v" "and3" { Text "D:/Projects/FPGA Test/ic_tester/four_input_checker.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_input_nand testing_logic:tl1\|logical_function_check:lfc1\|four_input_checker:four_input_checker_inst\|four_input_nand:nand3 " "Elaborating entity \"four_input_nand\" for hierarchy \"testing_logic:tl1\|logical_function_check:lfc1\|four_input_checker:four_input_checker_inst\|four_input_nand:nand3\"" {  } { { "four_input_checker.v" "nand3" { Text "D:/Projects/FPGA Test/ic_tester/four_input_checker.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_input_checker testing_logic:tl1\|logical_function_check:lfc1\|eight_input_checker:eight_input_checker_inst " "Elaborating entity \"eight_input_checker\" for hierarchy \"testing_logic:tl1\|logical_function_check:lfc1\|eight_input_checker:eight_input_checker_inst\"" {  } { { "logical_function_check.v" "eight_input_checker_inst" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eight_input_nand testing_logic:tl1\|logical_function_check:lfc1\|eight_input_checker:eight_input_checker_inst\|eight_input_nand:nand3 " "Elaborating entity \"eight_input_nand\" for hierarchy \"testing_logic:tl1\|logical_function_check:lfc1\|eight_input_checker:eight_input_checker_inst\|eight_input_nand:nand3\"" {  } { { "eight_input_checker.v" "nand3" { Text "D:/Projects/FPGA Test/ic_tester/eight_input_checker.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate_checker testing_logic:tl1\|logical_function_check:lfc1\|not_gate_checker:not_gate_checker_inst " "Elaborating entity \"not_gate_checker\" for hierarchy \"testing_logic:tl1\|logical_function_check:lfc1\|not_gate_checker:not_gate_checker_inst\"" {  } { { "logical_function_check.v" "not_gate_checker_inst" { Text "D:/Projects/FPGA Test/ic_tester/logical_function_check.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not_gate testing_logic:tl1\|logical_function_check:lfc1\|not_gate_checker:not_gate_checker_inst\|not_gate:not_gate " "Elaborating entity \"not_gate\" for hierarchy \"testing_logic:tl1\|logical_function_check:lfc1\|not_gate_checker:not_gate_checker_inst\|not_gate:not_gate\"" {  } { { "not_gate_checker.v" "not_gate" { Text "D:/Projects/FPGA Test/ic_tester/not_gate_checker.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799132260 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "testing_logic:tl1\|logical_function_check:lfc1\|three_input_checker:three_input_checker_inst\|mux_gate:m_gate2\|Y " "Converted tri-state buffer \"testing_logic:tl1\|logical_function_check:lfc1\|three_input_checker:three_input_checker_inst\|mux_gate:m_gate2\|Y\" feeding internal logic into a wire" {  } { { "mux_gate.v" "" { Text "D:/Projects/FPGA Test/ic_tester/mux_gate.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1694799132515 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "testing_logic:tl1\|logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|mux_gate:m_gate1\|Y " "Converted tri-state buffer \"testing_logic:tl1\|logical_function_check:lfc1\|two_input_checker:two_input_checker_inst\|mux_gate:m_gate1\|Y\" feeding internal logic into a wire" {  } { { "mux_gate.v" "" { Text "D:/Projects/FPGA Test/ic_tester/mux_gate.v" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1694799132515 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1694799132515 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Input_Reciver:comb_3\|generate_ic_number:gin1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Input_Reciver:comb_3\|generate_ic_number:gin1\|Mult0\"" {  } { { "generate_ic_number.v" "Mult0" { Text "D:/Projects/FPGA Test/ic_tester/generate_ic_number.v" 68 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694799133229 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Input_Reciver:comb_3\|generate_ic_number:gin1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Input_Reciver:comb_3\|generate_ic_number:gin1\|Mult1\"" {  } { { "generate_ic_number.v" "Mult1" { Text "D:/Projects/FPGA Test/ic_tester/generate_ic_number.v" 68 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694799133229 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1694799133229 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult0\"" {  } { { "generate_ic_number.v" "" { Text "D:/Projects/FPGA Test/ic_tester/generate_ic_number.v" 68 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694799133269 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult0 " "Instantiated megafunction \"Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799133269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799133269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799133269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799133269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799133269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799133269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799133269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799133269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799133269 ""}  } { { "generate_ic_number.v" "" { Text "D:/Projects/FPGA Test/ic_tester/generate_ic_number.v" 68 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1694799133269 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult0\|multcore:mult_core Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "generate_ic_number.v" "" { Text "D:/Projects/FPGA Test/ic_tester/generate_ic_number.v" 68 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799133305 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "generate_ic_number.v" "" { Text "D:/Projects/FPGA Test/ic_tester/generate_ic_number.v" 68 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799133330 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult0\|altshift:external_latency_ffs Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "generate_ic_number.v" "" { Text "D:/Projects/FPGA Test/ic_tester/generate_ic_number.v" 68 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799133354 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult1\"" {  } { { "generate_ic_number.v" "" { Text "D:/Projects/FPGA Test/ic_tester/generate_ic_number.v" 68 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694799133364 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult1 " "Instantiated megafunction \"Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799133364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799133364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 11 " "Parameter \"LPM_WIDTHP\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799133364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 11 " "Parameter \"LPM_WIDTHR\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799133364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799133364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799133364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799133364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799133364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799133364 ""}  } { { "generate_ic_number.v" "" { Text "D:/Projects/FPGA Test/ic_tester/generate_ic_number.v" 68 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1694799133364 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult1\|multcore:mult_core Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 307 5 0 } } { "generate_ic_number.v" "" { Text "D:/Projects/FPGA Test/ic_tester/generate_ic_number.v" 68 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799133369 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "generate_ic_number.v" "" { Text "D:/Projects/FPGA Test/ic_tester/generate_ic_number.v" 68 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799133372 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult1\|altshift:external_latency_ffs Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Input_Reciver:comb_3\|generate_ic_number:gin1\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mult.tdf" 350 4 0 } } { "generate_ic_number.v" "" { Text "D:/Projects/FPGA Test/ic_tester/generate_ic_number.v" 68 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1694799133374 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "IN6 GND " "Pin \"IN6\" is stuck at GND" {  } { { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1694799134027 "|ic_tester|IN6"} { "Warning" "WMLS_MLS_STUCK_PIN" "IN8 GND " "Pin \"IN8\" is stuck at GND" {  } { { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1694799134027 "|ic_tester|IN8"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1694799134027 "|ic_tester|LEDR[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1694799134027 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1694799134230 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1694799134927 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projects/FPGA Test/ic_tester/output_files/ic_tester.map.smsg " "Generated suppressed messages file D:/Projects/FPGA Test/ic_tester/output_files/ic_tester.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1694799135055 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1694799135436 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694799135436 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "Input_Reciver:comb_3\|pll1:u0\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"Input_Reciver:comb_3\|pll1:u0\|altpll:altpll_component\|pll1_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll1_altpll.v" "" { Text "D:/Projects/FPGA Test/ic_tester/db/pll1_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll1.v" "" { Text "D:/Projects/FPGA Test/ic_tester/pll1.v" 59 0 0 } } { "Input_Reciver.v" "" { Text "D:/Projects/FPGA Test/ic_tester/Input_Reciver.v" 40 0 0 } } { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 48 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1694799135533 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OP1 " "No output dependent on input pin \"OP1\"" {  } { { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694799135715 "|ic_tester|OP1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OP5 " "No output dependent on input pin \"OP5\"" {  } { { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694799135715 "|ic_tester|OP5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OP9 " "No output dependent on input pin \"OP9\"" {  } { { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694799135715 "|ic_tester|OP9"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OP13 " "No output dependent on input pin \"OP13\"" {  } { { "ic_tester.v" "" { Text "D:/Projects/FPGA Test/ic_tester/ic_tester.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1694799135715 "|ic_tester|OP13"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1694799135715 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1272 " "Implemented 1272 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1694799135717 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1694799135717 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1196 " "Implemented 1196 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1694799135717 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1694799135717 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1694799135717 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 130 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 130 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1694799135798 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 15 23:02:15 2023 " "Processing ended: Fri Sep 15 23:02:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1694799135798 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1694799135798 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1694799135798 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1694799135798 ""}
