#ifndef OPLUS22017_TIANMA_ILI7838A_FHD_DSI_CMD_H
#define OPLUS22017_TIANMA_ILI7838A_FHD_DSI_CMD_H

#define REGFLAG_CMD       0xFFFA
#define REGFLAG_DELAY       0xFFFC
#define REGFLAG_UDELAY  0xFFFB
#define REGFLAG_END_OF_TABLE    0xFFFD

#define BRIGHTNESS_MAX    4095
#define BRIGHTNESS_HALF   2047
#define MAX_NORMAL_BRIGHTNESS   3515
#define LCM_BRIGHTNESS_TYPE 2


struct LCM_setting_table {
	unsigned int cmd;
	unsigned int count;
	unsigned char para_list[128];
};

enum MODE_ID {
	FHD_SDC60 = 0,
	FHD_SDC120 = 1,
	FHD_SDC90 = 2,
};


/* ------------------------- timming parameters ------------------------- */
/* --------------- timing@fhd_sdc_60 --------------- */
/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_sdc60[] = {
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x0B}},
	{REGFLAG_CMD, 2, {0x17,0xF3}},
	{REGFLAG_CMD, 2, {0x18,0xF3}},
	{REGFLAG_CMD, 2, {0x19,0xF3}},
	{REGFLAG_CMD, 2, {0x1A,0xF3}},
	{REGFLAG_CMD, 2, {0x1B,0xF3}},
	{REGFLAG_CMD, 2, {0x1C,0xF3}},
	{REGFLAG_CMD, 2, {0x1D,0xF3}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x0A}},
	{REGFLAG_CMD, 2, {0x37,0x4F}},
	{REGFLAG_CMD, 2, {0x38,0x70}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x55,0x03}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x08}},
	{REGFLAG_CMD, 2, {0x45,0x4C}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x02}},
	{REGFLAG_CMD, 2, {0x38,0x13}},   //60HZ
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x17}},
	{REGFLAG_CMD, 2, {0x20,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x07}},
	{REGFLAG_CMD, 2, {0x29,0x01}},
	{REGFLAG_CMD, 100, {0x20,0x00,0x00,0x00,0x00,0x00,0x11,0x00,0x00,0xAB,0x30,0xA0,
						0x09,0x6C,0x04,0x38,0x00,0x0C,0x02,0x1C,0x02,0xA3,0x01,0x9A,0x01,
						0xD8,0x00,0x19,0x01,0x03,0x00,0x0A,0x00,0x0C,0x08,0xBB,0x0A,0x5F,
						0x16,0x00,0x10,0xEC,0x07,0x10,0x20,0x00,0x06,0x0F,0x0F,0x33,0x0E,
						0x1C,0x2A,0x38,0x46,0x54,0x62,0x69,0x70,0x77,0x79,0x7B,0x7D,0x7E,
						0x01,0xC2,0x22,0x00,0x2A,0x40,0x32,0xBE,0x3A,0xFC,0x3A,0xFA,0x3A,
						0xF8,0x3B,0x38,0x3B,0x78,0x3B,0x76,0x4B,0xB6,0x4B,0xB6,0x4B,0xF4,
						0x5B,0xF4,0x7C,0x34,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x06}},
	{REGFLAG_CMD, 2, {0x99,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x95,0x10}},
	{REGFLAG_CMD, 3, {0x51,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x53,0x20}},
	{REGFLAG_CMD, 2, {0x35,0x00}},
	{REGFLAG_CMD, 2, {0x11,0x00}},
	{REGFLAG_UDELAY, 120000, {}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x08}},
	{REGFLAG_CMD, 2, {0x57,0x25}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x06}},
	{REGFLAG_CMD, 2, {0xC6,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x29,0x00}},
	{REGFLAG_UDELAY, 70000, {}},
};


/* --------------- timing@fhd_sdc_90 --------------- */
/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_sdc90[] = {
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x0B}},
	{REGFLAG_CMD, 2, {0x17,0xF3}},
	{REGFLAG_CMD, 2, {0x18,0xF3}},
	{REGFLAG_CMD, 2, {0x19,0xF3}},
	{REGFLAG_CMD, 2, {0x1A,0xF3}},
	{REGFLAG_CMD, 2, {0x1B,0xF3}},
	{REGFLAG_CMD, 2, {0x1C,0xF3}},
	{REGFLAG_CMD, 2, {0x1D,0xF3}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x0A}},
	{REGFLAG_CMD, 2, {0x37,0x4F}},
	{REGFLAG_CMD, 2, {0x38,0x70}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x55,0x03}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x08}},
	{REGFLAG_CMD, 2, {0x45,0x4C}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x02}},
	{REGFLAG_CMD, 2, {0x38,0x12}},   //90HZ
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x17}},
	{REGFLAG_CMD, 2, {0x20,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x07}},
	{REGFLAG_CMD, 2, {0x29,0x01}},
	{REGFLAG_CMD, 100, {0x20,0x00,0x00,0x00,0x00,0x00,0x11,0x00,0x00,0xAB,0x30,0xA0,
						0x09,0x6C,0x04,0x38,0x00,0x0C,0x02,0x1C,0x02,0xA3,0x01,0x9A,0x01,
						0xD8,0x00,0x19,0x01,0x03,0x00,0x0A,0x00,0x0C,0x08,0xBB,0x0A,0x5F,
						0x16,0x00,0x10,0xEC,0x07,0x10,0x20,0x00,0x06,0x0F,0x0F,0x33,0x0E,
						0x1C,0x2A,0x38,0x46,0x54,0x62,0x69,0x70,0x77,0x79,0x7B,0x7D,0x7E,
						0x01,0xC2,0x22,0x00,0x2A,0x40,0x32,0xBE,0x3A,0xFC,0x3A,0xFA,0x3A,
						0xF8,0x3B,0x38,0x3B,0x78,0x3B,0x76,0x4B,0xB6,0x4B,0xB6,0x4B,0xF4,
						0x5B,0xF4,0x7C,0x34,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x06}},
	{REGFLAG_CMD, 2, {0x99,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x95,0x10}},
	{REGFLAG_CMD, 3, {0x51,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x53,0x20}},
	{REGFLAG_CMD, 2, {0x35,0x00}},
	{REGFLAG_CMD, 2, {0x11,0x00}},
	{REGFLAG_UDELAY, 120000, {}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x08}},
	{REGFLAG_CMD, 2, {0x57,0x25}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x06}},
	{REGFLAG_CMD, 2, {0xC6,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x29,0x00}},
	{REGFLAG_UDELAY, 70000, {}},
};

/* --------------- timing@fhd_sdc_120 --------------- */
/* dsi-on cmd */
struct LCM_setting_table dsi_on_cmd_sdc120[] = {
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x0B}},
	{REGFLAG_CMD, 2, {0x17,0xF3}},
	{REGFLAG_CMD, 2, {0x18,0xF3}},
	{REGFLAG_CMD, 2, {0x19,0xF3}},
	{REGFLAG_CMD, 2, {0x1A,0xF3}},
	{REGFLAG_CMD, 2, {0x1B,0xF3}},
	{REGFLAG_CMD, 2, {0x1C,0xF3}},
	{REGFLAG_CMD, 2, {0x1D,0xF3}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x0A}},
	{REGFLAG_CMD, 2, {0x37,0x4F}},
	{REGFLAG_CMD, 2, {0x38,0x70}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x55,0x03}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x08}},
	{REGFLAG_CMD, 2, {0x45,0x4C}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x02}},
	{REGFLAG_CMD, 2, {0x38,0x11}},   //120HZ
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x17}},
	{REGFLAG_CMD, 2, {0x20,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x07}},
	{REGFLAG_CMD, 2, {0x29,0x01}},
	{REGFLAG_CMD, 100, {0x20,0x00,0x00,0x00,0x00,0x00,0x11,0x00,0x00,0xAB,0x30,0xA0,
						0x09,0x6C,0x04,0x38,0x00,0x0C,0x02,0x1C,0x02,0xA3,0x01,0x9A,0x01,
						0xD8,0x00,0x19,0x01,0x03,0x00,0x0A,0x00,0x0C,0x08,0xBB,0x0A,0x5F,
						0x16,0x00,0x10,0xEC,0x07,0x10,0x20,0x00,0x06,0x0F,0x0F,0x33,0x0E,
						0x1C,0x2A,0x38,0x46,0x54,0x62,0x69,0x70,0x77,0x79,0x7B,0x7D,0x7E,
						0x01,0xC2,0x22,0x00,0x2A,0x40,0x32,0xBE,0x3A,0xFC,0x3A,0xFA,0x3A,
						0xF8,0x3B,0x38,0x3B,0x78,0x3B,0x76,0x4B,0xB6,0x4B,0xB6,0x4B,0xF4,
						0x5B,0xF4,0x7C,0x34,0x00,0x00,0x00,0x00,0x00,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x06}},
	{REGFLAG_CMD, 2, {0x99,0x00}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x95,0x10}},
	{REGFLAG_CMD, 3, {0x51,0x00,0x00}},
	{REGFLAG_CMD, 2, {0x53,0x20}},
	{REGFLAG_CMD, 2, {0x35,0x00}},
	{REGFLAG_CMD, 2, {0x11,0x00}},
	{REGFLAG_UDELAY, 120000, {}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x08}},
	{REGFLAG_CMD, 2, {0x57,0x25}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x06}},
	{REGFLAG_CMD, 2, {0xC6,0x01}},
	{REGFLAG_CMD, 4, {0xFF,0x78,0x38,0x00}},
	{REGFLAG_CMD, 2, {0x29,0x00}},
	{REGFLAG_UDELAY, 70000, {}},
};

/* ------------------------- common parameters ------------------------- */

static struct LCM_setting_table lcm_setbrightness_normal[] = {
	{REGFLAG_CMD,3, {0x51, 0x00, 0x00}},
};

static struct LCM_setting_table lcm_finger_HBM_on_setting[] = {
    {REGFLAG_CMD,3, {0x51, 0x0f, 0xff}},
};

static struct LCM_setting_table lcm_aod_to_normal[] = {
	{REGFLAG_CMD,4, {0xFF, 0x78, 0x38, 0x00}},
	{REGFLAG_CMD,1, {0x38}},
	{REGFLAG_CMD,3, {0x51, 0x00, 0x00}},
	{REGFLAG_END_OF_TABLE, 0x00, {}}
};

static struct LCM_setting_table lcm_aod_high_mode[] = {
	{REGFLAG_CMD,4, {0xFF, 0x78, 0x38, 0x00}},
	{REGFLAG_CMD,1, {0x39}},
	{REGFLAG_CMD,4, {0xFF, 0x78, 0x38, 0x0C}},
	{REGFLAG_CMD,2, {0xBE, 0x01}},
	{REGFLAG_CMD,4, {0xFF, 0x78, 0x38, 0x00}},
	{REGFLAG_END_OF_TABLE, 0x00, {}}
};

static struct LCM_setting_table lcm_aod_low_mode[] = {
	{REGFLAG_CMD,4, {0xFF, 0x78, 0x38, 0x00}},
	{REGFLAG_CMD,1, {0x39}},
	{REGFLAG_CMD,4, {0xFF, 0x78, 0x38, 0x0C}},
	{REGFLAG_CMD,2, {0xBE, 0x00}},
	{REGFLAG_CMD,4, {0xFF, 0x78, 0x38, 0x00}},
	{REGFLAG_END_OF_TABLE, 0x00, {}}
};

#endif
