Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 504e06a1abd74246b8d17cfb8a77ed29 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot tb_PipelineALU_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.tb_PipelineALU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "tb_PipelineALU_time_impl.sdf", for root module "tb_PipelineALU/PipelineALU_test".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "tb_PipelineALU_time_impl.sdf", for root module "tb_PipelineALU/PipelineALU_test".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.latchsre_ldce
Compiling module simprims_ver.LDCE
Compiling module xil_defaultlib.SimpleALU
Compiling module xil_defaultlib.SimpleALU_0
Compiling module xil_defaultlib.SimpleALU_1
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.OBUF
Compiling module xil_defaultlib.PipelineALU
Compiling module xil_defaultlib.tb_PipelineALU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_PipelineALU_time_impl
