

================================================================
== Vitis HLS Report for 'stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2'
================================================================
* Date:           Wed Mar 29 23:43:14 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        stencil2d
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.657 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3923|     3923|  19.615 us|  19.615 us|  3923|  3923|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_8_1_VITIS_LOOP_10_2  |     3921|     3921|         7|          5|          1|   784|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    618|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   27|       0|    180|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    178|    -|
|Register         |        -|    -|     479|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   27|     479|    976|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    7|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+---+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U1  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U2  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U3  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U4  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U5  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U6  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U7  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U8  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U9  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+
    |Total                  |                    |        0|  27|  0| 180|    0|
    +-----------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln10_fu_597_p2      |         +|   0|  0|  12|           5|           1|
    |add_ln17_1_fu_462_p2    |         +|   0|  0|  17|          10|           1|
    |add_ln17_2_fu_500_p2    |         +|   0|  0|  17|          10|           2|
    |add_ln17_3_fu_473_p2    |         +|   0|  0|  17|          10|          10|
    |add_ln17_4_fu_524_p2    |         +|   0|  0|  17|          10|           1|
    |add_ln17_5_fu_534_p2    |         +|   0|  0|  17|          10|           2|
    |add_ln17_6_fu_479_p2    |         +|   0|  0|  17|          10|          10|
    |add_ln17_7_fu_558_p2    |         +|   0|  0|  17|          10|           1|
    |add_ln17_8_fu_583_p2    |         +|   0|  0|  17|          10|           2|
    |add_ln17_fu_451_p2      |         +|   0|  0|  17|          10|          10|
    |add_ln18_1_fu_593_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln18_2_fu_621_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln18_3_fu_625_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln18_4_fu_629_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln18_5_fu_633_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln18_6_fu_638_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln18_7_fu_644_p2    |         +|   0|  0|  32|          32|          32|
    |add_ln18_fu_617_p2      |         +|   0|  0|  39|          32|          32|
    |add_ln8_fu_368_p2       |         +|   0|  0|  17|          10|           1|
    |empty_6_fu_298_p2       |         +|   0|  0|  12|           5|           1|
    |empty_8_fu_330_p2       |         +|   0|  0|  12|           5|           2|
    |p_mid110_fu_407_p2      |         +|   0|  0|  12|           5|           2|
    |empty_7_fu_324_p2       |         -|   0|  0|  17|          10|          10|
    |empty_9_fu_356_p2       |         -|   0|  0|  17|          10|          10|
    |empty_fu_292_p2         |         -|   0|  0|  17|          10|          10|
    |p_mid112_fu_433_p2      |         -|   0|  0|  17|          10|          10|
    |icmp_ln10_fu_377_p2     |      icmp|   0|  0|   9|           5|           4|
    |icmp_ln8_fu_362_p2      |      icmp|   0|  0|  11|          10|           9|
    |select_ln8_1_fu_391_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln8_2_fu_399_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln8_3_fu_439_p3  |    select|   0|  0|  10|           1|          10|
    |select_ln8_4_fu_568_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln8_fu_383_p3    |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 618|         437|         393|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  31|          6|    1|          6|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_c_load               |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_r_1                  |   9|          2|    5|         10|
    |c_fu_84                               |   9|          2|    5|         10|
    |indvar_flatten_fu_92                  |   9|          2|   10|         20|
    |orig_address0                         |  31|          6|   10|         60|
    |orig_address1                         |  26|          5|   10|         50|
    |r_fu_88                               |   9|          2|    5|         10|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 178|         37|   65|        204|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add21_lcssa_lcssa_phi_fu_80        |  32|   0|   32|          0|
    |add_ln17_3_reg_776                 |  10|   0|   10|          0|
    |add_ln17_6_reg_783                 |  10|   0|   10|          0|
    |add_ln17_reg_756                   |  10|   0|   10|          0|
    |add_ln18_1_reg_865                 |  32|   0|   32|          0|
    |add_ln18_reg_875                   |  32|   0|   32|          0|
    |ap_CS_fsm                          |   5|   0|    5|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |c_fu_84                            |   5|   0|    5|          0|
    |empty_6_reg_737                    |   5|   0|    5|          0|
    |icmp_ln10_reg_746                  |   1|   0|    1|          0|
    |icmp_ln8_reg_742                   |   1|   0|    1|          0|
    |indvar_flatten_fu_92               |  10|   0|   10|          0|
    |mul_ln17_1_reg_795                 |  32|   0|   32|          0|
    |mul_ln17_2_reg_810                 |  32|   0|   32|          0|
    |mul_ln17_3_reg_815                 |  32|   0|   32|          0|
    |mul_ln17_4_reg_830                 |  32|   0|   32|          0|
    |mul_ln17_5_reg_835                 |  32|   0|   32|          0|
    |mul_ln17_6_reg_850                 |  32|   0|   32|          0|
    |mul_ln17_7_reg_855                 |  32|   0|   32|          0|
    |mul_ln17_8_reg_870                 |  32|   0|   32|          0|
    |mul_ln17_reg_790                   |  32|   0|   32|          0|
    |r_1_reg_732                        |   5|   0|    5|          0|
    |r_fu_88                            |   5|   0|    5|          0|
    |select_ln8_reg_751                 |   5|   0|    5|          0|
    |zext_ln17_4_reg_761                |  10|   0|   64|         54|
    |zext_ln17_4_reg_761_pp0_iter1_reg  |  10|   0|   64|         54|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 479|   0|  587|        108|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+----------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2|  return value|
|orig_address0                     |  out|   10|   ap_memory|                                                orig|         array|
|orig_ce0                          |  out|    1|   ap_memory|                                                orig|         array|
|orig_q0                           |   in|   32|   ap_memory|                                                orig|         array|
|orig_address1                     |  out|   10|   ap_memory|                                                orig|         array|
|orig_ce1                          |  out|    1|   ap_memory|                                                orig|         array|
|orig_q1                           |   in|   32|   ap_memory|                                                orig|         array|
|filter_load                       |   in|   32|     ap_none|                                         filter_load|        scalar|
|filter_load_1                     |   in|   32|     ap_none|                                       filter_load_1|        scalar|
|filter_load_2                     |   in|   32|     ap_none|                                       filter_load_2|        scalar|
|filter_load_3                     |   in|   32|     ap_none|                                       filter_load_3|        scalar|
|filter_load_4                     |   in|   32|     ap_none|                                       filter_load_4|        scalar|
|filter_load_5                     |   in|   32|     ap_none|                                       filter_load_5|        scalar|
|filter_load_6                     |   in|   32|     ap_none|                                       filter_load_6|        scalar|
|filter_load_7                     |   in|   32|     ap_none|                                       filter_load_7|        scalar|
|filter_load_8                     |   in|   32|     ap_none|                                       filter_load_8|        scalar|
|sol_address0                      |  out|   10|   ap_memory|                                                 sol|         array|
|sol_ce0                           |  out|    1|   ap_memory|                                                 sol|         array|
|sol_we0                           |  out|    1|   ap_memory|                                                 sol|         array|
|sol_d0                            |  out|   32|   ap_memory|                                                 sol|         array|
|add21_lcssa_lcssa_phi_out         |  out|   32|      ap_vld|                           add21_lcssa_lcssa_phi_out|       pointer|
|add21_lcssa_lcssa_phi_out_ap_vld  |  out|    1|      ap_vld|                           add21_lcssa_lcssa_phi_out|       pointer|
+----------------------------------+-----+-----+------------+----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 5, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%add21_lcssa_lcssa_phi = alloca i32 1"   --->   Operation 10 'alloca' 'add21_lcssa_lcssa_phi' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 11 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 12 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sol, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %orig, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%filter_load_8_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_8"   --->   Operation 16 'read' 'filter_load_8_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%filter_load_7_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_7"   --->   Operation 17 'read' 'filter_load_7_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%filter_load_6_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_6"   --->   Operation 18 'read' 'filter_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%filter_load_5_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_5"   --->   Operation 19 'read' 'filter_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%filter_load_4_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_4"   --->   Operation 20 'read' 'filter_load_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%filter_load_3_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_3"   --->   Operation 21 'read' 'filter_load_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%filter_load_2_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_2"   --->   Operation 22 'read' 'filter_load_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%filter_load_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load_1"   --->   Operation 23 'read' 'filter_load_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%filter_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %filter_load"   --->   Operation 24 'read' 'filter_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %r"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %c"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_13_3"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%r_1 = load i5 %r"   --->   Operation 29 'load' 'r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:8]   --->   Operation 30 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %r_1, i5 0"   --->   Operation 31 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %r_1, i1 0"   --->   Operation 32 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i6 %p_shl1"   --->   Operation 33 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.78ns)   --->   "%empty = sub i10 %p_shl, i10 %p_shl1_cast"   --->   Operation 34 'sub' 'empty' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.78ns)   --->   "%empty_6 = add i5 %r_1, i5 1"   --->   Operation 35 'add' 'empty_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%p_shl2_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_6, i5 0"   --->   Operation 36 'bitconcatenate' 'p_shl2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl3_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_6, i1 0"   --->   Operation 37 'bitconcatenate' 'p_shl3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_shl3_1_cast = zext i6 %p_shl3_1"   --->   Operation 38 'zext' 'p_shl3_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.78ns)   --->   "%empty_7 = sub i10 %p_shl2_1, i10 %p_shl3_1_cast"   --->   Operation 39 'sub' 'empty_7' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.78ns)   --->   "%empty_8 = add i5 %r_1, i5 2"   --->   Operation 40 'add' 'empty_8' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl2_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %empty_8, i5 0"   --->   Operation 41 'bitconcatenate' 'p_shl2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_shl3_2 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %empty_8, i1 0"   --->   Operation 42 'bitconcatenate' 'p_shl3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_shl3_2_cast = zext i6 %p_shl3_2"   --->   Operation 43 'zext' 'p_shl3_2_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.78ns)   --->   "%empty_9 = sub i10 %p_shl2_2, i10 %p_shl3_2_cast"   --->   Operation 44 'sub' 'empty_9' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 45 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.91ns)   --->   "%icmp_ln8 = icmp_eq  i10 %indvar_flatten_load, i10 784" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:8]   --->   Operation 46 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.78ns)   --->   "%add_ln8 = add i10 %indvar_flatten_load, i10 1" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:8]   --->   Operation 47 'add' 'add_ln8' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %for.inc32, void %for.end34.exitStub" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:8]   --->   Operation 48 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%c_load = load i5 %c" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:10]   --->   Operation 49 'load' 'c_load' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.75ns)   --->   "%icmp_ln10 = icmp_eq  i5 %c_load, i5 28" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:10]   --->   Operation 50 'icmp' 'icmp_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.41ns)   --->   "%select_ln8 = select i1 %icmp_ln10, i5 0, i5 %c_load" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:8]   --->   Operation 51 'select' 'select_ln8' <Predicate = (!icmp_ln8)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln17)   --->   "%select_ln8_1 = select i1 %icmp_ln10, i10 %empty_7, i10 %empty" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:8]   --->   Operation 52 'select' 'select_ln8_1' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln17_3)   --->   "%select_ln8_2 = select i1 %icmp_ln10, i10 %empty_9, i10 %empty_7" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:8]   --->   Operation 53 'select' 'select_ln8_2' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.78ns)   --->   "%p_mid110 = add i5 %r_1, i5 3"   --->   Operation 54 'add' 'p_mid110' <Predicate = (!icmp_ln8)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%p_shl2_2_mid1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %p_mid110, i5 0"   --->   Operation 55 'bitconcatenate' 'p_shl2_2_mid1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%p_shl3_2_mid1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %p_mid110, i1 0"   --->   Operation 56 'bitconcatenate' 'p_shl3_2_mid1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%p_shl3_2_cast_mid1 = zext i6 %p_shl3_2_mid1"   --->   Operation 57 'zext' 'p_shl3_2_cast_mid1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.78ns)   --->   "%p_mid112 = sub i10 %p_shl2_2_mid1, i10 %p_shl3_2_cast_mid1"   --->   Operation 58 'sub' 'p_mid112' <Predicate = (!icmp_ln8)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln17_6)   --->   "%select_ln8_3 = select i1 %icmp_ln10, i10 %p_mid112, i10 %empty_9" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:8]   --->   Operation 59 'select' 'select_ln8_3' <Predicate = (!icmp_ln8)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln17_3 = zext i5 %select_ln8" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 60 'zext' 'zext_ln17_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln17 = add i10 %select_ln8_1, i10 %zext_ln17_3" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 61 'add' 'add_ln17' <Predicate = (!icmp_ln8)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln17_4 = zext i10 %add_ln17" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 62 'zext' 'zext_ln17_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%orig_addr = getelementptr i32 %orig, i64 0, i64 %zext_ln17_4" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 63 'getelementptr' 'orig_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 64 [2/2] (1.23ns)   --->   "%orig_load = load i10 %orig_addr" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 64 'load' 'orig_load' <Predicate = (!icmp_ln8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_1 : Operation 65 [1/1] (0.78ns)   --->   "%add_ln17_1 = add i10 %add_ln17, i10 1" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 65 'add' 'add_ln17_1' <Predicate = (!icmp_ln8)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln17_5 = zext i10 %add_ln17_1" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 66 'zext' 'zext_ln17_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%orig_addr_1 = getelementptr i32 %orig, i64 0, i64 %zext_ln17_5" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 67 'getelementptr' 'orig_addr_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (1.23ns)   --->   "%orig_load_1 = load i10 %orig_addr_1" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 68 'load' 'orig_load_1' <Predicate = (!icmp_ln8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_1 : Operation 69 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln17_3 = add i10 %select_ln8_2, i10 %zext_ln17_3" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 69 'add' 'add_ln17_3' <Predicate = (!icmp_ln8)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln17_6 = add i10 %select_ln8_3, i10 %zext_ln17_3" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 70 'add' 'add_ln17_6' <Predicate = (!icmp_ln8)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln10 = store i10 %add_ln8, i10 %indvar_flatten" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:10]   --->   Operation 71 'store' 'store_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 4.65>
ST_2 : Operation 72 [1/2] (1.23ns)   --->   "%orig_load = load i10 %orig_addr" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 72 'load' 'orig_load' <Predicate = (!icmp_ln8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_2 : Operation 73 [1/1] (3.42ns)   --->   "%mul_ln17 = mul i32 %orig_load, i32 %filter_load_read" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 73 'mul' 'mul_ln17' <Predicate = (!icmp_ln8)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/2] (1.23ns)   --->   "%orig_load_1 = load i10 %orig_addr_1" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 74 'load' 'orig_load_1' <Predicate = (!icmp_ln8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_2 : Operation 75 [1/1] (3.42ns)   --->   "%mul_ln17_1 = mul i32 %orig_load_1, i32 %filter_load_1_read" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 75 'mul' 'mul_ln17_1' <Predicate = (!icmp_ln8)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.78ns)   --->   "%add_ln17_2 = add i10 %add_ln17, i10 2" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 76 'add' 'add_ln17_2' <Predicate = (!icmp_ln8)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln17_6 = zext i10 %add_ln17_2" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 77 'zext' 'zext_ln17_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%orig_addr_2 = getelementptr i32 %orig, i64 0, i64 %zext_ln17_6" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 78 'getelementptr' 'orig_addr_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 79 [2/2] (1.23ns)   --->   "%orig_load_2 = load i10 %orig_addr_2" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 79 'load' 'orig_load_2' <Predicate = (!icmp_ln8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln17_7 = zext i10 %add_ln17_3" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 80 'zext' 'zext_ln17_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%orig_addr_3 = getelementptr i32 %orig, i64 0, i64 %zext_ln17_7" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 81 'getelementptr' 'orig_addr_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 82 [2/2] (1.23ns)   --->   "%orig_load_3 = load i10 %orig_addr_3" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 82 'load' 'orig_load_3' <Predicate = (!icmp_ln8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%add21_lcssa_lcssa_phi_load = load i32 %add21_lcssa_lcssa_phi"   --->   Operation 136 'load' 'add21_lcssa_lcssa_phi_load' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %add21_lcssa_lcssa_phi_out, i32 %add21_lcssa_lcssa_phi_load"   --->   Operation 137 'write' 'write_ln0' <Predicate = (icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 138 'ret' 'ret_ln0' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.65>
ST_3 : Operation 83 [1/2] (1.23ns)   --->   "%orig_load_2 = load i10 %orig_addr_2" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 83 'load' 'orig_load_2' <Predicate = (!icmp_ln8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 84 [1/1] (3.42ns)   --->   "%mul_ln17_2 = mul i32 %orig_load_2, i32 %filter_load_2_read" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 84 'mul' 'mul_ln17_2' <Predicate = (!icmp_ln8)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/2] (1.23ns)   --->   "%orig_load_3 = load i10 %orig_addr_3" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 85 'load' 'orig_load_3' <Predicate = (!icmp_ln8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 86 [1/1] (3.42ns)   --->   "%mul_ln17_3 = mul i32 %orig_load_3, i32 %filter_load_3_read" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 86 'mul' 'mul_ln17_3' <Predicate = (!icmp_ln8)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.78ns)   --->   "%add_ln17_4 = add i10 %add_ln17_3, i10 1" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 87 'add' 'add_ln17_4' <Predicate = (!icmp_ln8)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln17_8 = zext i10 %add_ln17_4" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 88 'zext' 'zext_ln17_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%orig_addr_4 = getelementptr i32 %orig, i64 0, i64 %zext_ln17_8" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 89 'getelementptr' 'orig_addr_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 90 [2/2] (1.23ns)   --->   "%orig_load_4 = load i10 %orig_addr_4" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 90 'load' 'orig_load_4' <Predicate = (!icmp_ln8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_3 : Operation 91 [1/1] (0.78ns)   --->   "%add_ln17_5 = add i10 %add_ln17_3, i10 2" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 91 'add' 'add_ln17_5' <Predicate = (!icmp_ln8)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln17_9 = zext i10 %add_ln17_5" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 92 'zext' 'zext_ln17_9' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%orig_addr_5 = getelementptr i32 %orig, i64 0, i64 %zext_ln17_9" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 93 'getelementptr' 'orig_addr_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_3 : Operation 94 [2/2] (1.23ns)   --->   "%orig_load_5 = load i10 %orig_addr_5" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 94 'load' 'orig_load_5' <Predicate = (!icmp_ln8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>

State 4 <SV = 3> <Delay = 4.65>
ST_4 : Operation 95 [1/2] (1.23ns)   --->   "%orig_load_4 = load i10 %orig_addr_4" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 95 'load' 'orig_load_4' <Predicate = (!icmp_ln8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 96 [1/1] (3.42ns)   --->   "%mul_ln17_4 = mul i32 %orig_load_4, i32 %filter_load_4_read" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 96 'mul' 'mul_ln17_4' <Predicate = (!icmp_ln8)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/2] (1.23ns)   --->   "%orig_load_5 = load i10 %orig_addr_5" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 97 'load' 'orig_load_5' <Predicate = (!icmp_ln8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 98 [1/1] (3.42ns)   --->   "%mul_ln17_5 = mul i32 %orig_load_5, i32 %filter_load_5_read" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 98 'mul' 'mul_ln17_5' <Predicate = (!icmp_ln8)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i10 %add_ln17_6" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 99 'zext' 'zext_ln17' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%orig_addr_6 = getelementptr i32 %orig, i64 0, i64 %zext_ln17" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 100 'getelementptr' 'orig_addr_6' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 101 [2/2] (1.23ns)   --->   "%orig_load_6 = load i10 %orig_addr_6" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 101 'load' 'orig_load_6' <Predicate = (!icmp_ln8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_4 : Operation 102 [1/1] (0.78ns)   --->   "%add_ln17_7 = add i10 %add_ln17_6, i10 1" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 102 'add' 'add_ln17_7' <Predicate = (!icmp_ln8)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln17_1 = zext i10 %add_ln17_7" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 103 'zext' 'zext_ln17_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%orig_addr_7 = getelementptr i32 %orig, i64 0, i64 %zext_ln17_1" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 104 'getelementptr' 'orig_addr_7' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_4 : Operation 105 [2/2] (1.23ns)   --->   "%orig_load_7 = load i10 %orig_addr_7" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 105 'load' 'orig_load_7' <Predicate = (!icmp_ln8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>

State 5 <SV = 4> <Delay = 4.65>
ST_5 : Operation 106 [1/1] (0.41ns)   --->   "%select_ln8_4 = select i1 %icmp_ln10, i5 %empty_6, i5 %r_1" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:8]   --->   Operation 106 'select' 'select_ln8_4' <Predicate = (!icmp_ln8)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 107 [1/2] (1.23ns)   --->   "%orig_load_6 = load i10 %orig_addr_6" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 107 'load' 'orig_load_6' <Predicate = (!icmp_ln8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 108 [1/1] (3.42ns)   --->   "%mul_ln17_6 = mul i32 %orig_load_6, i32 %filter_load_6_read" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 108 'mul' 'mul_ln17_6' <Predicate = (!icmp_ln8)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/2] (1.23ns)   --->   "%orig_load_7 = load i10 %orig_addr_7" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 109 'load' 'orig_load_7' <Predicate = (!icmp_ln8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 110 [1/1] (3.42ns)   --->   "%mul_ln17_7 = mul i32 %orig_load_7, i32 %filter_load_7_read" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 110 'mul' 'mul_ln17_7' <Predicate = (!icmp_ln8)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.78ns)   --->   "%add_ln17_8 = add i10 %add_ln17_6, i10 2" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 111 'add' 'add_ln17_8' <Predicate = (!icmp_ln8)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln17_2 = zext i10 %add_ln17_8" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 112 'zext' 'zext_ln17_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%orig_addr_8 = getelementptr i32 %orig, i64 0, i64 %zext_ln17_2" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 113 'getelementptr' 'orig_addr_8' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_5 : Operation 114 [2/2] (1.23ns)   --->   "%orig_load_8 = load i10 %orig_addr_8" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 114 'load' 'orig_load_8' <Predicate = (!icmp_ln8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_5 : Operation 115 [1/1] (1.01ns)   --->   "%add_ln18_1 = add i32 %mul_ln17_5, i32 %mul_ln17_4" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:18]   --->   Operation 115 'add' 'add_ln18_1' <Predicate = (!icmp_ln8)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.78ns)   --->   "%add_ln10 = add i5 %select_ln8, i5 1" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:10]   --->   Operation 116 'add' 'add_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.42ns)   --->   "%store_ln10 = store i5 %select_ln8_4, i5 %r" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:10]   --->   Operation 117 'store' 'store_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.42>
ST_5 : Operation 118 [1/1] (0.42ns)   --->   "%store_ln10 = store i5 %add_ln10, i5 %c" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:10]   --->   Operation 118 'store' 'store_ln10' <Predicate = (!icmp_ln8)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 4.65>
ST_6 : Operation 119 [1/2] (1.23ns)   --->   "%orig_load_8 = load i10 %orig_addr_8" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 119 'load' 'orig_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_6 : Operation 120 [1/1] (3.42ns)   --->   "%mul_ln17_8 = mul i32 %orig_load_8, i32 %filter_load_8_read" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:17]   --->   Operation 120 'mul' 'mul_ln17_8' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 121 [1/1] (1.01ns)   --->   "%add_ln18 = add i32 %mul_ln17_6, i32 %mul_ln17_7" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:18]   --->   Operation 121 'add' 'add_ln18' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.43>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_8_1_VITIS_LOOP_10_2_str"   --->   Operation 122 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%empty_10 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 784, i64 784, i64 784"   --->   Operation 123 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 124 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:5]   --->   Operation 125 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_2 = add i32 %add_ln18_1, i32 %add_ln18" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:18]   --->   Operation 126 'add' 'add_ln18_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_3 = add i32 %mul_ln17, i32 %mul_ln17_1" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:18]   --->   Operation 127 'add' 'add_ln18_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln18_4 = add i32 %mul_ln17_2, i32 %mul_ln17_8" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:18]   --->   Operation 128 'add' 'add_ln18_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 129 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln18_5 = add i32 %add_ln18_4, i32 %mul_ln17_3" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:18]   --->   Operation 129 'add' 'add_ln18_5' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 130 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln18_6 = add i32 %add_ln18_5, i32 %add_ln18_3" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:18]   --->   Operation 130 'add' 'add_ln18_6' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 131 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln18_7 = add i32 %add_ln18_6, i32 %add_ln18_2" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:18]   --->   Operation 131 'add' 'add_ln18_7' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%sol_addr = getelementptr i32 %sol, i64 0, i64 %zext_ln17_4" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:21]   --->   Operation 132 'getelementptr' 'sol_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (1.23ns)   --->   "%store_ln21 = store i32 %add_ln18_7, i10 %sol_addr" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:21]   --->   Operation 133 'store' 'store_ln21' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 900> <RAM>
ST_7 : Operation 134 [1/1] (0.00ns)   --->   "%store_ln10 = store i32 %add_ln18_7, i32 %add21_lcssa_lcssa_phi" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:10]   --->   Operation 134 'store' 'store_ln10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln10 = br void %VITIS_LOOP_13_3" [../../../../Documents/LAP/Vitis/stencil2d/stencil2d.cpp:10]   --->   Operation 135 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ orig]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ filter_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ filter_load_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ filter_load_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ filter_load_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ filter_load_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ filter_load_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ filter_load_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ filter_load_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ filter_load_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sol]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ add21_lcssa_lcssa_phi_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
add21_lcssa_lcssa_phi      (alloca           ) [ 01111111]
c                          (alloca           ) [ 01111100]
r                          (alloca           ) [ 01111100]
indvar_flatten             (alloca           ) [ 01000000]
specinterface_ln0          (specinterface    ) [ 00000000]
specinterface_ln0          (specinterface    ) [ 00000000]
filter_load_8_read         (read             ) [ 01111110]
filter_load_7_read         (read             ) [ 00111100]
filter_load_6_read         (read             ) [ 00111100]
filter_load_5_read         (read             ) [ 00111000]
filter_load_4_read         (read             ) [ 00111000]
filter_load_3_read         (read             ) [ 00110000]
filter_load_2_read         (read             ) [ 00110000]
filter_load_1_read         (read             ) [ 00100000]
filter_load_read           (read             ) [ 00100000]
store_ln0                  (store            ) [ 00000000]
store_ln0                  (store            ) [ 00000000]
store_ln0                  (store            ) [ 00000000]
br_ln0                     (br               ) [ 00000000]
r_1                        (load             ) [ 00111100]
indvar_flatten_load        (load             ) [ 00000000]
p_shl                      (bitconcatenate   ) [ 00000000]
p_shl1                     (bitconcatenate   ) [ 00000000]
p_shl1_cast                (zext             ) [ 00000000]
empty                      (sub              ) [ 00000000]
empty_6                    (add              ) [ 00111100]
p_shl2_1                   (bitconcatenate   ) [ 00000000]
p_shl3_1                   (bitconcatenate   ) [ 00000000]
p_shl3_1_cast              (zext             ) [ 00000000]
empty_7                    (sub              ) [ 00000000]
empty_8                    (add              ) [ 00000000]
p_shl2_2                   (bitconcatenate   ) [ 00000000]
p_shl3_2                   (bitconcatenate   ) [ 00000000]
p_shl3_2_cast              (zext             ) [ 00000000]
empty_9                    (sub              ) [ 00000000]
specpipeline_ln0           (specpipeline     ) [ 00000000]
icmp_ln8                   (icmp             ) [ 01111100]
add_ln8                    (add              ) [ 00000000]
br_ln8                     (br               ) [ 00000000]
c_load                     (load             ) [ 00000000]
icmp_ln10                  (icmp             ) [ 00111100]
select_ln8                 (select           ) [ 00111100]
select_ln8_1               (select           ) [ 00000000]
select_ln8_2               (select           ) [ 00000000]
p_mid110                   (add              ) [ 00000000]
p_shl2_2_mid1              (bitconcatenate   ) [ 00000000]
p_shl3_2_mid1              (bitconcatenate   ) [ 00000000]
p_shl3_2_cast_mid1         (zext             ) [ 00000000]
p_mid112                   (sub              ) [ 00000000]
select_ln8_3               (select           ) [ 00000000]
zext_ln17_3                (zext             ) [ 00000000]
add_ln17                   (add              ) [ 00100000]
zext_ln17_4                (zext             ) [ 01111111]
orig_addr                  (getelementptr    ) [ 00100000]
add_ln17_1                 (add              ) [ 00000000]
zext_ln17_5                (zext             ) [ 00000000]
orig_addr_1                (getelementptr    ) [ 00100000]
add_ln17_3                 (add              ) [ 00110000]
add_ln17_6                 (add              ) [ 00111100]
store_ln10                 (store            ) [ 00000000]
orig_load                  (load             ) [ 00000000]
mul_ln17                   (mul              ) [ 01111111]
orig_load_1                (load             ) [ 00000000]
mul_ln17_1                 (mul              ) [ 01111111]
add_ln17_2                 (add              ) [ 00000000]
zext_ln17_6                (zext             ) [ 00000000]
orig_addr_2                (getelementptr    ) [ 00010000]
zext_ln17_7                (zext             ) [ 00000000]
orig_addr_3                (getelementptr    ) [ 00010000]
orig_load_2                (load             ) [ 00000000]
mul_ln17_2                 (mul              ) [ 01101111]
orig_load_3                (load             ) [ 00000000]
mul_ln17_3                 (mul              ) [ 01101111]
add_ln17_4                 (add              ) [ 00000000]
zext_ln17_8                (zext             ) [ 00000000]
orig_addr_4                (getelementptr    ) [ 00001000]
add_ln17_5                 (add              ) [ 00000000]
zext_ln17_9                (zext             ) [ 00000000]
orig_addr_5                (getelementptr    ) [ 00001000]
orig_load_4                (load             ) [ 00000000]
mul_ln17_4                 (mul              ) [ 00000100]
orig_load_5                (load             ) [ 00000000]
mul_ln17_5                 (mul              ) [ 00000100]
zext_ln17                  (zext             ) [ 00000000]
orig_addr_6                (getelementptr    ) [ 00000100]
add_ln17_7                 (add              ) [ 00000000]
zext_ln17_1                (zext             ) [ 00000000]
orig_addr_7                (getelementptr    ) [ 00000100]
select_ln8_4               (select           ) [ 00000000]
orig_load_6                (load             ) [ 00000000]
mul_ln17_6                 (mul              ) [ 01000010]
orig_load_7                (load             ) [ 00000000]
mul_ln17_7                 (mul              ) [ 01000010]
add_ln17_8                 (add              ) [ 00000000]
zext_ln17_2                (zext             ) [ 00000000]
orig_addr_8                (getelementptr    ) [ 01000010]
add_ln18_1                 (add              ) [ 01100011]
add_ln10                   (add              ) [ 00000000]
store_ln10                 (store            ) [ 00000000]
store_ln10                 (store            ) [ 00000000]
orig_load_8                (load             ) [ 00000000]
mul_ln17_8                 (mul              ) [ 00100001]
add_ln18                   (add              ) [ 00100001]
specloopname_ln0           (specloopname     ) [ 00000000]
empty_10                   (speclooptripcount) [ 00000000]
specpipeline_ln0           (specpipeline     ) [ 00000000]
specloopname_ln5           (specloopname     ) [ 00000000]
add_ln18_2                 (add              ) [ 00000000]
add_ln18_3                 (add              ) [ 00000000]
add_ln18_4                 (add              ) [ 00000000]
add_ln18_5                 (add              ) [ 00000000]
add_ln18_6                 (add              ) [ 00000000]
add_ln18_7                 (add              ) [ 00000000]
sol_addr                   (getelementptr    ) [ 00000000]
store_ln21                 (store            ) [ 00000000]
store_ln10                 (store            ) [ 00000000]
br_ln10                    (br               ) [ 00000000]
add21_lcssa_lcssa_phi_load (load             ) [ 00000000]
write_ln0                  (write            ) [ 00000000]
ret_ln0                    (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="orig">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="orig"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="filter_load">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_load"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="filter_load_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_load_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="filter_load_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_load_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="filter_load_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_load_3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="filter_load_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_load_4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="filter_load_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_load_5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="filter_load_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_load_6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="filter_load_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_load_7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="filter_load_8">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filter_load_8"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="sol">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sol"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="add21_lcssa_lcssa_phi_out">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add21_lcssa_lcssa_phi_out"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_8_1_VITIS_LOOP_10_2_str"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="add21_lcssa_lcssa_phi_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add21_lcssa_lcssa_phi/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="c_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="r_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="indvar_flatten_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="filter_load_8_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="filter_load_8_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="filter_load_7_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="filter_load_7_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="filter_load_6_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="filter_load_6_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="filter_load_5_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="filter_load_5_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="filter_load_4_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="filter_load_4_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="filter_load_3_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="filter_load_3_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="filter_load_2_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="filter_load_2_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="filter_load_1_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="filter_load_1_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="filter_load_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="filter_load_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="write_ln0_write_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="0" slack="0"/>
<pin id="152" dir="0" index="1" bw="32" slack="0"/>
<pin id="153" dir="0" index="2" bw="32" slack="0"/>
<pin id="154" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="orig_addr_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="10" slack="0"/>
<pin id="161" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_access_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="10" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="0" slack="0"/>
<pin id="169" dir="0" index="4" bw="10" slack="2147483647"/>
<pin id="170" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="171" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="3" bw="32" slack="0"/>
<pin id="172" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="orig_load/1 orig_load_1/1 orig_load_2/2 orig_load_3/2 orig_load_4/3 orig_load_5/3 orig_load_6/4 orig_load_7/4 orig_load_8/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="orig_addr_1_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="10" slack="0"/>
<pin id="178" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_1/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="orig_addr_2_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="10" slack="0"/>
<pin id="186" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_2/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="orig_addr_3_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="10" slack="0"/>
<pin id="194" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_3/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="orig_addr_4_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="10" slack="0"/>
<pin id="202" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_4/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="orig_addr_5_gep_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="1" slack="0"/>
<pin id="209" dir="0" index="2" bw="10" slack="0"/>
<pin id="210" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_5/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="orig_addr_6_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="10" slack="0"/>
<pin id="218" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_6/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="orig_addr_7_gep_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="32" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="0" index="2" bw="10" slack="0"/>
<pin id="226" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_7/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="orig_addr_8_gep_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="10" slack="0"/>
<pin id="234" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="orig_addr_8/5 "/>
</bind>
</comp>

<comp id="238" class="1004" name="sol_addr_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="10" slack="6"/>
<pin id="242" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sol_addr/7 "/>
</bind>
</comp>

<comp id="245" class="1004" name="store_ln21_access_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="10" slack="0"/>
<pin id="247" dir="0" index="1" bw="32" slack="0"/>
<pin id="248" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="249" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/7 "/>
</bind>
</comp>

<comp id="251" class="1004" name="store_ln0_store_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="10" slack="0"/>
<pin id="254" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln0_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="0"/>
<pin id="258" dir="0" index="1" bw="5" slack="0"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln0_store_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="5" slack="0"/>
<pin id="264" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="r_1_load_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="5" slack="0"/>
<pin id="268" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_1/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="indvar_flatten_load_load_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="10" slack="0"/>
<pin id="271" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_shl_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="10" slack="0"/>
<pin id="274" dir="0" index="1" bw="5" slack="0"/>
<pin id="275" dir="0" index="2" bw="1" slack="0"/>
<pin id="276" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="p_shl1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="6" slack="0"/>
<pin id="282" dir="0" index="1" bw="5" slack="0"/>
<pin id="283" dir="0" index="2" bw="1" slack="0"/>
<pin id="284" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="p_shl1_cast_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="6" slack="0"/>
<pin id="290" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="empty_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="10" slack="0"/>
<pin id="294" dir="0" index="1" bw="6" slack="0"/>
<pin id="295" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="empty_6_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="5" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_6/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="p_shl2_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="10" slack="0"/>
<pin id="306" dir="0" index="1" bw="5" slack="0"/>
<pin id="307" dir="0" index="2" bw="1" slack="0"/>
<pin id="308" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_1/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="p_shl3_1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="6" slack="0"/>
<pin id="314" dir="0" index="1" bw="5" slack="0"/>
<pin id="315" dir="0" index="2" bw="1" slack="0"/>
<pin id="316" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_1/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="p_shl3_1_cast_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="6" slack="0"/>
<pin id="322" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_1_cast/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="empty_7_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="10" slack="0"/>
<pin id="326" dir="0" index="1" bw="6" slack="0"/>
<pin id="327" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_7/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="empty_8_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="5" slack="0"/>
<pin id="332" dir="0" index="1" bw="3" slack="0"/>
<pin id="333" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_8/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="p_shl2_2_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="10" slack="0"/>
<pin id="338" dir="0" index="1" bw="5" slack="0"/>
<pin id="339" dir="0" index="2" bw="1" slack="0"/>
<pin id="340" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_2/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="p_shl3_2_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="6" slack="0"/>
<pin id="346" dir="0" index="1" bw="5" slack="0"/>
<pin id="347" dir="0" index="2" bw="1" slack="0"/>
<pin id="348" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_2/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="p_shl3_2_cast_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="6" slack="0"/>
<pin id="354" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_2_cast/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="empty_9_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="10" slack="0"/>
<pin id="358" dir="0" index="1" bw="6" slack="0"/>
<pin id="359" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty_9/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="icmp_ln8_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="10" slack="0"/>
<pin id="364" dir="0" index="1" bw="10" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add_ln8_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="10" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="c_load_load_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="5" slack="0"/>
<pin id="376" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="icmp_ln10_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="5" slack="0"/>
<pin id="379" dir="0" index="1" bw="5" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="select_ln8_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="5" slack="0"/>
<pin id="386" dir="0" index="2" bw="5" slack="0"/>
<pin id="387" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8/1 "/>
</bind>
</comp>

<comp id="391" class="1004" name="select_ln8_1_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="10" slack="0"/>
<pin id="394" dir="0" index="2" bw="10" slack="0"/>
<pin id="395" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8_1/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="select_ln8_2_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="0"/>
<pin id="401" dir="0" index="1" bw="10" slack="0"/>
<pin id="402" dir="0" index="2" bw="10" slack="0"/>
<pin id="403" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8_2/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="p_mid110_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="5" slack="0"/>
<pin id="409" dir="0" index="1" bw="3" slack="0"/>
<pin id="410" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid110/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="p_shl2_2_mid1_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="10" slack="0"/>
<pin id="415" dir="0" index="1" bw="5" slack="0"/>
<pin id="416" dir="0" index="2" bw="1" slack="0"/>
<pin id="417" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_2_mid1/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="p_shl3_2_mid1_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="6" slack="0"/>
<pin id="423" dir="0" index="1" bw="5" slack="0"/>
<pin id="424" dir="0" index="2" bw="1" slack="0"/>
<pin id="425" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_2_mid1/1 "/>
</bind>
</comp>

<comp id="429" class="1004" name="p_shl3_2_cast_mid1_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="6" slack="0"/>
<pin id="431" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl3_2_cast_mid1/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="p_mid112_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="10" slack="0"/>
<pin id="435" dir="0" index="1" bw="6" slack="0"/>
<pin id="436" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_mid112/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="select_ln8_3_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="10" slack="0"/>
<pin id="442" dir="0" index="2" bw="10" slack="0"/>
<pin id="443" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8_3/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="zext_ln17_3_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="5" slack="0"/>
<pin id="449" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_3/1 "/>
</bind>
</comp>

<comp id="451" class="1004" name="add_ln17_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="10" slack="0"/>
<pin id="453" dir="0" index="1" bw="5" slack="0"/>
<pin id="454" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/1 "/>
</bind>
</comp>

<comp id="457" class="1004" name="zext_ln17_4_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="10" slack="0"/>
<pin id="459" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_4/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="add_ln17_1_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="10" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_1/1 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln17_5_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="10" slack="0"/>
<pin id="470" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_5/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="add_ln17_3_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="10" slack="0"/>
<pin id="475" dir="0" index="1" bw="5" slack="0"/>
<pin id="476" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_3/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="add_ln17_6_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="10" slack="0"/>
<pin id="481" dir="0" index="1" bw="5" slack="0"/>
<pin id="482" dir="1" index="2" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_6/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="store_ln10_store_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="10" slack="0"/>
<pin id="487" dir="0" index="1" bw="10" slack="0"/>
<pin id="488" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="490" class="1004" name="mul_ln17_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="0"/>
<pin id="492" dir="0" index="1" bw="32" slack="1"/>
<pin id="493" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln17/2 "/>
</bind>
</comp>

<comp id="495" class="1004" name="mul_ln17_1_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="0" index="1" bw="32" slack="1"/>
<pin id="498" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln17_1/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="add_ln17_2_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="10" slack="1"/>
<pin id="502" dir="0" index="1" bw="3" slack="0"/>
<pin id="503" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_2/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln17_6_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="10" slack="0"/>
<pin id="507" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_6/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="zext_ln17_7_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="10" slack="1"/>
<pin id="512" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_7/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="mul_ln17_2_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="0"/>
<pin id="516" dir="0" index="1" bw="32" slack="2"/>
<pin id="517" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln17_2/3 "/>
</bind>
</comp>

<comp id="519" class="1004" name="mul_ln17_3_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="32" slack="0"/>
<pin id="521" dir="0" index="1" bw="32" slack="2"/>
<pin id="522" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln17_3/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="add_ln17_4_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="10" slack="2"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_4/3 "/>
</bind>
</comp>

<comp id="529" class="1004" name="zext_ln17_8_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="10" slack="0"/>
<pin id="531" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_8/3 "/>
</bind>
</comp>

<comp id="534" class="1004" name="add_ln17_5_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="10" slack="2"/>
<pin id="536" dir="0" index="1" bw="3" slack="0"/>
<pin id="537" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_5/3 "/>
</bind>
</comp>

<comp id="539" class="1004" name="zext_ln17_9_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="10" slack="0"/>
<pin id="541" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_9/3 "/>
</bind>
</comp>

<comp id="544" class="1004" name="mul_ln17_4_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="0"/>
<pin id="546" dir="0" index="1" bw="32" slack="3"/>
<pin id="547" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln17_4/4 "/>
</bind>
</comp>

<comp id="549" class="1004" name="mul_ln17_5_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="0"/>
<pin id="551" dir="0" index="1" bw="32" slack="3"/>
<pin id="552" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln17_5/4 "/>
</bind>
</comp>

<comp id="554" class="1004" name="zext_ln17_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="10" slack="3"/>
<pin id="556" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/4 "/>
</bind>
</comp>

<comp id="558" class="1004" name="add_ln17_7_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="10" slack="3"/>
<pin id="560" dir="0" index="1" bw="1" slack="0"/>
<pin id="561" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_7/4 "/>
</bind>
</comp>

<comp id="563" class="1004" name="zext_ln17_1_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="10" slack="0"/>
<pin id="565" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_1/4 "/>
</bind>
</comp>

<comp id="568" class="1004" name="select_ln8_4_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="1" slack="4"/>
<pin id="570" dir="0" index="1" bw="5" slack="4"/>
<pin id="571" dir="0" index="2" bw="5" slack="4"/>
<pin id="572" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln8_4/5 "/>
</bind>
</comp>

<comp id="573" class="1004" name="mul_ln17_6_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="0"/>
<pin id="575" dir="0" index="1" bw="32" slack="4"/>
<pin id="576" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln17_6/5 "/>
</bind>
</comp>

<comp id="578" class="1004" name="mul_ln17_7_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="0"/>
<pin id="580" dir="0" index="1" bw="32" slack="4"/>
<pin id="581" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln17_7/5 "/>
</bind>
</comp>

<comp id="583" class="1004" name="add_ln17_8_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="10" slack="4"/>
<pin id="585" dir="0" index="1" bw="3" slack="0"/>
<pin id="586" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_8/5 "/>
</bind>
</comp>

<comp id="588" class="1004" name="zext_ln17_2_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="10" slack="0"/>
<pin id="590" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17_2/5 "/>
</bind>
</comp>

<comp id="593" class="1004" name="add_ln18_1_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="1"/>
<pin id="595" dir="0" index="1" bw="32" slack="1"/>
<pin id="596" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_1/5 "/>
</bind>
</comp>

<comp id="597" class="1004" name="add_ln10_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="5" slack="4"/>
<pin id="599" dir="0" index="1" bw="1" slack="0"/>
<pin id="600" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/5 "/>
</bind>
</comp>

<comp id="602" class="1004" name="store_ln10_store_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="5" slack="0"/>
<pin id="604" dir="0" index="1" bw="5" slack="4"/>
<pin id="605" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/5 "/>
</bind>
</comp>

<comp id="607" class="1004" name="store_ln10_store_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="5" slack="0"/>
<pin id="609" dir="0" index="1" bw="5" slack="4"/>
<pin id="610" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/5 "/>
</bind>
</comp>

<comp id="612" class="1004" name="mul_ln17_8_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="32" slack="0"/>
<pin id="614" dir="0" index="1" bw="32" slack="5"/>
<pin id="615" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln17_8/6 "/>
</bind>
</comp>

<comp id="617" class="1004" name="add_ln18_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="32" slack="1"/>
<pin id="619" dir="0" index="1" bw="32" slack="1"/>
<pin id="620" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/6 "/>
</bind>
</comp>

<comp id="621" class="1004" name="add_ln18_2_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="32" slack="2"/>
<pin id="623" dir="0" index="1" bw="32" slack="1"/>
<pin id="624" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_2/7 "/>
</bind>
</comp>

<comp id="625" class="1004" name="add_ln18_3_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="32" slack="5"/>
<pin id="627" dir="0" index="1" bw="32" slack="5"/>
<pin id="628" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_3/7 "/>
</bind>
</comp>

<comp id="629" class="1004" name="add_ln18_4_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="4"/>
<pin id="631" dir="0" index="1" bw="32" slack="1"/>
<pin id="632" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_4/7 "/>
</bind>
</comp>

<comp id="633" class="1004" name="add_ln18_5_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="0"/>
<pin id="635" dir="0" index="1" bw="32" slack="4"/>
<pin id="636" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_5/7 "/>
</bind>
</comp>

<comp id="638" class="1004" name="add_ln18_6_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="0"/>
<pin id="640" dir="0" index="1" bw="32" slack="0"/>
<pin id="641" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_6/7 "/>
</bind>
</comp>

<comp id="644" class="1004" name="add_ln18_7_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="32" slack="0"/>
<pin id="646" dir="0" index="1" bw="32" slack="0"/>
<pin id="647" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_7/7 "/>
</bind>
</comp>

<comp id="651" class="1004" name="store_ln10_store_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="32" slack="0"/>
<pin id="653" dir="0" index="1" bw="32" slack="6"/>
<pin id="654" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/7 "/>
</bind>
</comp>

<comp id="656" class="1004" name="add21_lcssa_lcssa_phi_load_load_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="32" slack="1"/>
<pin id="658" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add21_lcssa_lcssa_phi_load/2 "/>
</bind>
</comp>

<comp id="660" class="1005" name="add21_lcssa_lcssa_phi_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="1"/>
<pin id="662" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add21_lcssa_lcssa_phi "/>
</bind>
</comp>

<comp id="666" class="1005" name="c_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="5" slack="0"/>
<pin id="668" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="673" class="1005" name="r_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="5" slack="0"/>
<pin id="675" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="680" class="1005" name="indvar_flatten_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="10" slack="0"/>
<pin id="682" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="687" class="1005" name="filter_load_8_read_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="5"/>
<pin id="689" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="filter_load_8_read "/>
</bind>
</comp>

<comp id="692" class="1005" name="filter_load_7_read_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="4"/>
<pin id="694" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="filter_load_7_read "/>
</bind>
</comp>

<comp id="697" class="1005" name="filter_load_6_read_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="32" slack="4"/>
<pin id="699" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="filter_load_6_read "/>
</bind>
</comp>

<comp id="702" class="1005" name="filter_load_5_read_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="32" slack="3"/>
<pin id="704" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="filter_load_5_read "/>
</bind>
</comp>

<comp id="707" class="1005" name="filter_load_4_read_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="32" slack="3"/>
<pin id="709" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="filter_load_4_read "/>
</bind>
</comp>

<comp id="712" class="1005" name="filter_load_3_read_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="32" slack="2"/>
<pin id="714" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="filter_load_3_read "/>
</bind>
</comp>

<comp id="717" class="1005" name="filter_load_2_read_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="32" slack="2"/>
<pin id="719" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="filter_load_2_read "/>
</bind>
</comp>

<comp id="722" class="1005" name="filter_load_1_read_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="1"/>
<pin id="724" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="filter_load_1_read "/>
</bind>
</comp>

<comp id="727" class="1005" name="filter_load_read_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="1"/>
<pin id="729" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="filter_load_read "/>
</bind>
</comp>

<comp id="732" class="1005" name="r_1_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="5" slack="4"/>
<pin id="734" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="r_1 "/>
</bind>
</comp>

<comp id="737" class="1005" name="empty_6_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="5" slack="4"/>
<pin id="739" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="empty_6 "/>
</bind>
</comp>

<comp id="742" class="1005" name="icmp_ln8_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="1"/>
<pin id="744" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="746" class="1005" name="icmp_ln10_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="4"/>
<pin id="748" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln10 "/>
</bind>
</comp>

<comp id="751" class="1005" name="select_ln8_reg_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="5" slack="4"/>
<pin id="753" dir="1" index="1" bw="5" slack="4"/>
</pin_list>
<bind>
<opset="select_ln8 "/>
</bind>
</comp>

<comp id="756" class="1005" name="add_ln17_reg_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="10" slack="1"/>
<pin id="758" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln17 "/>
</bind>
</comp>

<comp id="761" class="1005" name="zext_ln17_4_reg_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="64" slack="6"/>
<pin id="763" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="zext_ln17_4 "/>
</bind>
</comp>

<comp id="766" class="1005" name="orig_addr_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="10" slack="1"/>
<pin id="768" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr "/>
</bind>
</comp>

<comp id="771" class="1005" name="orig_addr_1_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="10" slack="1"/>
<pin id="773" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_1 "/>
</bind>
</comp>

<comp id="776" class="1005" name="add_ln17_3_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="10" slack="1"/>
<pin id="778" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln17_3 "/>
</bind>
</comp>

<comp id="783" class="1005" name="add_ln17_6_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="10" slack="3"/>
<pin id="785" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="add_ln17_6 "/>
</bind>
</comp>

<comp id="790" class="1005" name="mul_ln17_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="5"/>
<pin id="792" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="mul_ln17 "/>
</bind>
</comp>

<comp id="795" class="1005" name="mul_ln17_1_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="32" slack="5"/>
<pin id="797" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="mul_ln17_1 "/>
</bind>
</comp>

<comp id="800" class="1005" name="orig_addr_2_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="10" slack="1"/>
<pin id="802" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_2 "/>
</bind>
</comp>

<comp id="805" class="1005" name="orig_addr_3_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="10" slack="1"/>
<pin id="807" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_3 "/>
</bind>
</comp>

<comp id="810" class="1005" name="mul_ln17_2_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="32" slack="4"/>
<pin id="812" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="mul_ln17_2 "/>
</bind>
</comp>

<comp id="815" class="1005" name="mul_ln17_3_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="32" slack="4"/>
<pin id="817" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="mul_ln17_3 "/>
</bind>
</comp>

<comp id="820" class="1005" name="orig_addr_4_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="10" slack="1"/>
<pin id="822" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_4 "/>
</bind>
</comp>

<comp id="825" class="1005" name="orig_addr_5_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="10" slack="1"/>
<pin id="827" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_5 "/>
</bind>
</comp>

<comp id="830" class="1005" name="mul_ln17_4_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="1"/>
<pin id="832" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln17_4 "/>
</bind>
</comp>

<comp id="835" class="1005" name="mul_ln17_5_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="32" slack="1"/>
<pin id="837" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln17_5 "/>
</bind>
</comp>

<comp id="840" class="1005" name="orig_addr_6_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="10" slack="1"/>
<pin id="842" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_6 "/>
</bind>
</comp>

<comp id="845" class="1005" name="orig_addr_7_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="10" slack="1"/>
<pin id="847" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_7 "/>
</bind>
</comp>

<comp id="850" class="1005" name="mul_ln17_6_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="32" slack="1"/>
<pin id="852" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln17_6 "/>
</bind>
</comp>

<comp id="855" class="1005" name="mul_ln17_7_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="32" slack="1"/>
<pin id="857" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln17_7 "/>
</bind>
</comp>

<comp id="860" class="1005" name="orig_addr_8_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="10" slack="1"/>
<pin id="862" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="orig_addr_8 "/>
</bind>
</comp>

<comp id="865" class="1005" name="add_ln18_1_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="32" slack="2"/>
<pin id="867" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln18_1 "/>
</bind>
</comp>

<comp id="870" class="1005" name="mul_ln17_8_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="32" slack="1"/>
<pin id="872" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln17_8 "/>
</bind>
</comp>

<comp id="875" class="1005" name="add_ln18_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="1"/>
<pin id="877" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln18 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="24" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="36" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="36" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="36" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="14" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="36" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="12" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="36" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="10" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="36" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="36" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="36" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="2" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="155"><net_src comp="78" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="0" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="64" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="173"><net_src comp="157" pin="3"/><net_sink comp="164" pin=2"/></net>

<net id="179"><net_src comp="0" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="64" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="174" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="187"><net_src comp="0" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="64" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="182" pin="3"/><net_sink comp="164" pin=2"/></net>

<net id="195"><net_src comp="0" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="64" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="197"><net_src comp="190" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="203"><net_src comp="0" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="64" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="205"><net_src comp="198" pin="3"/><net_sink comp="164" pin=2"/></net>

<net id="211"><net_src comp="0" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="212"><net_src comp="64" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="213"><net_src comp="206" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="219"><net_src comp="0" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="64" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="214" pin="3"/><net_sink comp="164" pin=2"/></net>

<net id="227"><net_src comp="0" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="64" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="222" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="235"><net_src comp="0" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="64" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="230" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="243"><net_src comp="20" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="64" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="238" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="38" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="40" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="265"><net_src comp="40" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="277"><net_src comp="42" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="266" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="40" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="285"><net_src comp="44" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="266" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="46" pin="0"/><net_sink comp="280" pin=2"/></net>

<net id="291"><net_src comp="280" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="296"><net_src comp="272" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="288" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="302"><net_src comp="266" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="48" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="42" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="298" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="40" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="317"><net_src comp="44" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="318"><net_src comp="298" pin="2"/><net_sink comp="312" pin=1"/></net>

<net id="319"><net_src comp="46" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="323"><net_src comp="312" pin="3"/><net_sink comp="320" pin=0"/></net>

<net id="328"><net_src comp="304" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="320" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="266" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="50" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="341"><net_src comp="42" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="330" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="40" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="349"><net_src comp="44" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="330" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="46" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="355"><net_src comp="344" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="336" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="352" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="269" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="56" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="269" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="58" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="381"><net_src comp="374" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="60" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="388"><net_src comp="377" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="40" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="390"><net_src comp="374" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="396"><net_src comp="377" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="324" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="292" pin="2"/><net_sink comp="391" pin=2"/></net>

<net id="404"><net_src comp="377" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="356" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="324" pin="2"/><net_sink comp="399" pin=2"/></net>

<net id="411"><net_src comp="266" pin="1"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="62" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="418"><net_src comp="42" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="419"><net_src comp="407" pin="2"/><net_sink comp="413" pin=1"/></net>

<net id="420"><net_src comp="40" pin="0"/><net_sink comp="413" pin=2"/></net>

<net id="426"><net_src comp="44" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="407" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="46" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="432"><net_src comp="421" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="437"><net_src comp="413" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="429" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="444"><net_src comp="377" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="433" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="356" pin="2"/><net_sink comp="439" pin=2"/></net>

<net id="450"><net_src comp="383" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="391" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="447" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="460"><net_src comp="451" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="466"><net_src comp="451" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="58" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="471"><net_src comp="462" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="477"><net_src comp="399" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="447" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="439" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="447" pin="1"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="368" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="494"><net_src comp="164" pin="7"/><net_sink comp="490" pin=0"/></net>

<net id="499"><net_src comp="164" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="504"><net_src comp="66" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="508"><net_src comp="500" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="513"><net_src comp="510" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="518"><net_src comp="164" pin="7"/><net_sink comp="514" pin=0"/></net>

<net id="523"><net_src comp="164" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="528"><net_src comp="58" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="532"><net_src comp="524" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="538"><net_src comp="66" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="542"><net_src comp="534" pin="2"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="206" pin=2"/></net>

<net id="548"><net_src comp="164" pin="7"/><net_sink comp="544" pin=0"/></net>

<net id="553"><net_src comp="164" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="557"><net_src comp="554" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="562"><net_src comp="58" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="566"><net_src comp="558" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="577"><net_src comp="164" pin="7"/><net_sink comp="573" pin=0"/></net>

<net id="582"><net_src comp="164" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="587"><net_src comp="66" pin="0"/><net_sink comp="583" pin=1"/></net>

<net id="591"><net_src comp="583" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="601"><net_src comp="48" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="606"><net_src comp="568" pin="3"/><net_sink comp="602" pin=0"/></net>

<net id="611"><net_src comp="597" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="616"><net_src comp="164" pin="3"/><net_sink comp="612" pin=0"/></net>

<net id="637"><net_src comp="629" pin="2"/><net_sink comp="633" pin=0"/></net>

<net id="642"><net_src comp="633" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="625" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="648"><net_src comp="638" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="621" pin="2"/><net_sink comp="644" pin=1"/></net>

<net id="650"><net_src comp="644" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="655"><net_src comp="644" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="659"><net_src comp="656" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="663"><net_src comp="80" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="669"><net_src comp="84" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="671"><net_src comp="666" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="672"><net_src comp="666" pin="1"/><net_sink comp="607" pin=1"/></net>

<net id="676"><net_src comp="88" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="678"><net_src comp="673" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="679"><net_src comp="673" pin="1"/><net_sink comp="602" pin=1"/></net>

<net id="683"><net_src comp="92" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="685"><net_src comp="680" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="686"><net_src comp="680" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="690"><net_src comp="96" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="695"><net_src comp="102" pin="2"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="700"><net_src comp="108" pin="2"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="705"><net_src comp="114" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="706"><net_src comp="702" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="710"><net_src comp="120" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="544" pin=1"/></net>

<net id="715"><net_src comp="126" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="720"><net_src comp="132" pin="2"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="725"><net_src comp="138" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="730"><net_src comp="144" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="735"><net_src comp="266" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="568" pin=2"/></net>

<net id="740"><net_src comp="298" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="745"><net_src comp="362" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="749"><net_src comp="377" pin="2"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="754"><net_src comp="383" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="755"><net_src comp="751" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="759"><net_src comp="451" pin="2"/><net_sink comp="756" pin=0"/></net>

<net id="760"><net_src comp="756" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="764"><net_src comp="457" pin="1"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="769"><net_src comp="157" pin="3"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="774"><net_src comp="174" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="779"><net_src comp="473" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="781"><net_src comp="776" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="782"><net_src comp="776" pin="1"/><net_sink comp="534" pin=0"/></net>

<net id="786"><net_src comp="479" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="788"><net_src comp="783" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="789"><net_src comp="783" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="793"><net_src comp="490" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="798"><net_src comp="495" pin="2"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="803"><net_src comp="182" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="808"><net_src comp="190" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="813"><net_src comp="514" pin="2"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="818"><net_src comp="519" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="823"><net_src comp="198" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="828"><net_src comp="206" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="833"><net_src comp="544" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="838"><net_src comp="549" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="843"><net_src comp="214" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="848"><net_src comp="222" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="853"><net_src comp="573" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="858"><net_src comp="578" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="863"><net_src comp="230" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="868"><net_src comp="593" pin="2"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="873"><net_src comp="612" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="878"><net_src comp="617" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="621" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: orig | {}
	Port: sol | {7 }
	Port: add21_lcssa_lcssa_phi_out | {2 }
 - Input state : 
	Port: stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2 : orig | {1 2 3 4 5 6 }
	Port: stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2 : filter_load | {1 }
	Port: stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2 : filter_load_1 | {1 }
	Port: stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2 : filter_load_2 | {1 }
	Port: stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2 : filter_load_3 | {1 }
	Port: stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2 : filter_load_4 | {1 }
	Port: stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2 : filter_load_5 | {1 }
	Port: stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2 : filter_load_6 | {1 }
	Port: stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2 : filter_load_7 | {1 }
	Port: stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2 : filter_load_8 | {1 }
	Port: stencil_2d_Pipeline_VITIS_LOOP_8_1_VITIS_LOOP_10_2 : sol | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		r_1 : 1
		indvar_flatten_load : 1
		p_shl : 2
		p_shl1 : 2
		p_shl1_cast : 3
		empty : 4
		empty_6 : 2
		p_shl2_1 : 3
		p_shl3_1 : 3
		p_shl3_1_cast : 4
		empty_7 : 5
		empty_8 : 2
		p_shl2_2 : 3
		p_shl3_2 : 3
		p_shl3_2_cast : 4
		empty_9 : 5
		icmp_ln8 : 2
		add_ln8 : 2
		br_ln8 : 3
		c_load : 1
		icmp_ln10 : 2
		select_ln8 : 3
		select_ln8_1 : 6
		select_ln8_2 : 6
		p_mid110 : 2
		p_shl2_2_mid1 : 3
		p_shl3_2_mid1 : 3
		p_shl3_2_cast_mid1 : 4
		p_mid112 : 5
		select_ln8_3 : 6
		zext_ln17_3 : 4
		add_ln17 : 7
		zext_ln17_4 : 8
		orig_addr : 9
		orig_load : 10
		add_ln17_1 : 8
		zext_ln17_5 : 9
		orig_addr_1 : 10
		orig_load_1 : 11
		add_ln17_3 : 7
		add_ln17_6 : 7
		store_ln10 : 3
	State 2
		mul_ln17 : 1
		mul_ln17_1 : 1
		zext_ln17_6 : 1
		orig_addr_2 : 2
		orig_load_2 : 3
		orig_addr_3 : 1
		orig_load_3 : 2
		write_ln0 : 1
	State 3
		mul_ln17_2 : 1
		mul_ln17_3 : 1
		zext_ln17_8 : 1
		orig_addr_4 : 2
		orig_load_4 : 3
		zext_ln17_9 : 1
		orig_addr_5 : 2
		orig_load_5 : 3
	State 4
		mul_ln17_4 : 1
		mul_ln17_5 : 1
		orig_addr_6 : 1
		orig_load_6 : 2
		zext_ln17_1 : 1
		orig_addr_7 : 2
		orig_load_7 : 3
	State 5
		mul_ln17_6 : 1
		mul_ln17_7 : 1
		zext_ln17_2 : 1
		orig_addr_8 : 2
		orig_load_8 : 3
		store_ln10 : 1
		store_ln10 : 1
	State 6
		mul_ln17_8 : 1
	State 7
		add_ln18_5 : 1
		add_ln18_6 : 2
		add_ln18_7 : 3
		store_ln21 : 4
		store_ln10 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |         empty_6_fu_298         |    0    |    0    |    12   |
|          |         empty_8_fu_330         |    0    |    0    |    12   |
|          |         add_ln8_fu_368         |    0    |    0    |    17   |
|          |         p_mid110_fu_407        |    0    |    0    |    12   |
|          |         add_ln17_fu_451        |    0    |    0    |    17   |
|          |        add_ln17_1_fu_462       |    0    |    0    |    17   |
|          |        add_ln17_3_fu_473       |    0    |    0    |    17   |
|          |        add_ln17_6_fu_479       |    0    |    0    |    17   |
|          |        add_ln17_2_fu_500       |    0    |    0    |    17   |
|          |        add_ln17_4_fu_524       |    0    |    0    |    17   |
|    add   |        add_ln17_5_fu_534       |    0    |    0    |    17   |
|          |        add_ln17_7_fu_558       |    0    |    0    |    17   |
|          |        add_ln17_8_fu_583       |    0    |    0    |    17   |
|          |        add_ln18_1_fu_593       |    0    |    0    |    39   |
|          |         add_ln10_fu_597        |    0    |    0    |    12   |
|          |         add_ln18_fu_617        |    0    |    0    |    39   |
|          |        add_ln18_2_fu_621       |    0    |    0    |    32   |
|          |        add_ln18_3_fu_625       |    0    |    0    |    32   |
|          |        add_ln18_4_fu_629       |    0    |    0    |    32   |
|          |        add_ln18_5_fu_633       |    0    |    0    |    32   |
|          |        add_ln18_6_fu_638       |    0    |    0    |    32   |
|          |        add_ln18_7_fu_644       |    0    |    0    |    32   |
|----------|--------------------------------|---------|---------|---------|
|          |         mul_ln17_fu_490        |    3    |    0    |    20   |
|          |        mul_ln17_1_fu_495       |    3    |    0    |    20   |
|          |        mul_ln17_2_fu_514       |    3    |    0    |    20   |
|          |        mul_ln17_3_fu_519       |    3    |    0    |    20   |
|    mul   |        mul_ln17_4_fu_544       |    3    |    0    |    20   |
|          |        mul_ln17_5_fu_549       |    3    |    0    |    20   |
|          |        mul_ln17_6_fu_573       |    3    |    0    |    20   |
|          |        mul_ln17_7_fu_578       |    3    |    0    |    20   |
|          |        mul_ln17_8_fu_612       |    3    |    0    |    20   |
|----------|--------------------------------|---------|---------|---------|
|          |          empty_fu_292          |    0    |    0    |    17   |
|    sub   |         empty_7_fu_324         |    0    |    0    |    17   |
|          |         empty_9_fu_356         |    0    |    0    |    17   |
|          |         p_mid112_fu_433        |    0    |    0    |    17   |
|----------|--------------------------------|---------|---------|---------|
|          |        select_ln8_fu_383       |    0    |    0    |    5    |
|          |       select_ln8_1_fu_391      |    0    |    0    |    10   |
|  select  |       select_ln8_2_fu_399      |    0    |    0    |    10   |
|          |       select_ln8_3_fu_439      |    0    |    0    |    10   |
|          |       select_ln8_4_fu_568      |    0    |    0    |    5    |
|----------|--------------------------------|---------|---------|---------|
|   icmp   |         icmp_ln8_fu_362        |    0    |    0    |    11   |
|          |        icmp_ln10_fu_377        |    0    |    0    |    9    |
|----------|--------------------------------|---------|---------|---------|
|          |  filter_load_8_read_read_fu_96 |    0    |    0    |    0    |
|          | filter_load_7_read_read_fu_102 |    0    |    0    |    0    |
|          | filter_load_6_read_read_fu_108 |    0    |    0    |    0    |
|          | filter_load_5_read_read_fu_114 |    0    |    0    |    0    |
|   read   | filter_load_4_read_read_fu_120 |    0    |    0    |    0    |
|          | filter_load_3_read_read_fu_126 |    0    |    0    |    0    |
|          | filter_load_2_read_read_fu_132 |    0    |    0    |    0    |
|          | filter_load_1_read_read_fu_138 |    0    |    0    |    0    |
|          |  filter_load_read_read_fu_144  |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   write  |     write_ln0_write_fu_150     |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |          p_shl_fu_272          |    0    |    0    |    0    |
|          |          p_shl1_fu_280         |    0    |    0    |    0    |
|          |         p_shl2_1_fu_304        |    0    |    0    |    0    |
|bitconcatenate|         p_shl3_1_fu_312        |    0    |    0    |    0    |
|          |         p_shl2_2_fu_336        |    0    |    0    |    0    |
|          |         p_shl3_2_fu_344        |    0    |    0    |    0    |
|          |      p_shl2_2_mid1_fu_413      |    0    |    0    |    0    |
|          |      p_shl3_2_mid1_fu_421      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |       p_shl1_cast_fu_288       |    0    |    0    |    0    |
|          |      p_shl3_1_cast_fu_320      |    0    |    0    |    0    |
|          |      p_shl3_2_cast_fu_352      |    0    |    0    |    0    |
|          |    p_shl3_2_cast_mid1_fu_429   |    0    |    0    |    0    |
|          |       zext_ln17_3_fu_447       |    0    |    0    |    0    |
|          |       zext_ln17_4_fu_457       |    0    |    0    |    0    |
|   zext   |       zext_ln17_5_fu_468       |    0    |    0    |    0    |
|          |       zext_ln17_6_fu_505       |    0    |    0    |    0    |
|          |       zext_ln17_7_fu_510       |    0    |    0    |    0    |
|          |       zext_ln17_8_fu_529       |    0    |    0    |    0    |
|          |       zext_ln17_9_fu_539       |    0    |    0    |    0    |
|          |        zext_ln17_fu_554        |    0    |    0    |    0    |
|          |       zext_ln17_1_fu_563       |    0    |    0    |    0    |
|          |       zext_ln17_2_fu_588       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    27   |    0    |   796   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|add21_lcssa_lcssa_phi_reg_660|   32   |
|      add_ln17_3_reg_776     |   10   |
|      add_ln17_6_reg_783     |   10   |
|       add_ln17_reg_756      |   10   |
|      add_ln18_1_reg_865     |   32   |
|       add_ln18_reg_875      |   32   |
|          c_reg_666          |    5   |
|       empty_6_reg_737       |    5   |
|  filter_load_1_read_reg_722 |   32   |
|  filter_load_2_read_reg_717 |   32   |
|  filter_load_3_read_reg_712 |   32   |
|  filter_load_4_read_reg_707 |   32   |
|  filter_load_5_read_reg_702 |   32   |
|  filter_load_6_read_reg_697 |   32   |
|  filter_load_7_read_reg_692 |   32   |
|  filter_load_8_read_reg_687 |   32   |
|   filter_load_read_reg_727  |   32   |
|      icmp_ln10_reg_746      |    1   |
|       icmp_ln8_reg_742      |    1   |
|    indvar_flatten_reg_680   |   10   |
|      mul_ln17_1_reg_795     |   32   |
|      mul_ln17_2_reg_810     |   32   |
|      mul_ln17_3_reg_815     |   32   |
|      mul_ln17_4_reg_830     |   32   |
|      mul_ln17_5_reg_835     |   32   |
|      mul_ln17_6_reg_850     |   32   |
|      mul_ln17_7_reg_855     |   32   |
|      mul_ln17_8_reg_870     |   32   |
|       mul_ln17_reg_790      |   32   |
|     orig_addr_1_reg_771     |   10   |
|     orig_addr_2_reg_800     |   10   |
|     orig_addr_3_reg_805     |   10   |
|     orig_addr_4_reg_820     |   10   |
|     orig_addr_5_reg_825     |   10   |
|     orig_addr_6_reg_840     |   10   |
|     orig_addr_7_reg_845     |   10   |
|     orig_addr_8_reg_860     |   10   |
|      orig_addr_reg_766      |   10   |
|         r_1_reg_732         |    5   |
|          r_reg_673          |    5   |
|      select_ln8_reg_751     |    5   |
|     zext_ln17_4_reg_761     |   64   |
+-----------------------------+--------+
|            Total            |   893  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_164 |  p0  |  10  |  10  |   100  ||    54   |
| grp_access_fu_164 |  p2  |   8  |   0  |    0   ||    43   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   100  || 1.47533 ||    97   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   27   |    -   |    0   |   796  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   97   |
|  Register |    -   |    -   |   893  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   27   |    1   |   893  |   893  |
+-----------+--------+--------+--------+--------+
