Timing Analyzer report for cam_proj
Sun Nov 28 20:57:49 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk50'
 13. Slow 1200mV 85C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'
 15. Slow 1200mV 85C Model Setup: 'TOP:neiroset|memorywork:block|step[0]'
 16. Slow 1200mV 85C Model Setup: 'TOP:neiroset|conv_TOP:conv|STOP'
 17. Slow 1200mV 85C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Setup: 'sdram_controller:SDRAM|rd_ready_r'
 19. Slow 1200mV 85C Model Setup: 'sdram_controller:SDRAM|busy'
 20. Slow 1200mV 85C Model Setup: 'TOP:neiroset|nextstep'
 21. Slow 1200mV 85C Model Setup: 'PCLK_cam'
 22. Slow 1200mV 85C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'
 23. Slow 1200mV 85C Model Hold: 'PCLK_cam'
 24. Slow 1200mV 85C Model Hold: 'TOP:neiroset|conv_TOP:conv|STOP'
 25. Slow 1200mV 85C Model Hold: 'clk50'
 26. Slow 1200mV 85C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'
 27. Slow 1200mV 85C Model Hold: 'sdram_controller:SDRAM|rd_ready_r'
 28. Slow 1200mV 85C Model Hold: 'sdram_controller:SDRAM|busy'
 29. Slow 1200mV 85C Model Hold: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'
 30. Slow 1200mV 85C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 85C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 85C Model Hold: 'TOP:neiroset|memorywork:block|step[0]'
 33. Slow 1200mV 85C Model Hold: 'TOP:neiroset|nextstep'
 34. Slow 1200mV 85C Model Recovery: 'TOP:neiroset|conv_TOP:conv|STOP'
 35. Slow 1200mV 85C Model Removal: 'TOP:neiroset|conv_TOP:conv|STOP'
 36. Slow 1200mV 85C Model Metastability Summary
 37. Slow 1200mV 0C Model Fmax Summary
 38. Slow 1200mV 0C Model Setup Summary
 39. Slow 1200mV 0C Model Hold Summary
 40. Slow 1200mV 0C Model Recovery Summary
 41. Slow 1200mV 0C Model Removal Summary
 42. Slow 1200mV 0C Model Minimum Pulse Width Summary
 43. Slow 1200mV 0C Model Setup: 'clk50'
 44. Slow 1200mV 0C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'
 45. Slow 1200mV 0C Model Setup: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'
 46. Slow 1200mV 0C Model Setup: 'TOP:neiroset|memorywork:block|step[0]'
 47. Slow 1200mV 0C Model Setup: 'TOP:neiroset|conv_TOP:conv|STOP'
 48. Slow 1200mV 0C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 49. Slow 1200mV 0C Model Setup: 'sdram_controller:SDRAM|rd_ready_r'
 50. Slow 1200mV 0C Model Setup: 'sdram_controller:SDRAM|busy'
 51. Slow 1200mV 0C Model Setup: 'TOP:neiroset|nextstep'
 52. Slow 1200mV 0C Model Setup: 'PCLK_cam'
 53. Slow 1200mV 0C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'
 54. Slow 1200mV 0C Model Hold: 'PCLK_cam'
 55. Slow 1200mV 0C Model Hold: 'TOP:neiroset|conv_TOP:conv|STOP'
 56. Slow 1200mV 0C Model Hold: 'clk50'
 57. Slow 1200mV 0C Model Hold: 'sdram_controller:SDRAM|busy'
 58. Slow 1200mV 0C Model Hold: 'sdram_controller:SDRAM|rd_ready_r'
 59. Slow 1200mV 0C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'
 60. Slow 1200mV 0C Model Hold: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'
 61. Slow 1200mV 0C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'
 62. Slow 1200mV 0C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 63. Slow 1200mV 0C Model Hold: 'TOP:neiroset|nextstep'
 64. Slow 1200mV 0C Model Hold: 'TOP:neiroset|memorywork:block|step[0]'
 65. Slow 1200mV 0C Model Recovery: 'TOP:neiroset|conv_TOP:conv|STOP'
 66. Slow 1200mV 0C Model Removal: 'TOP:neiroset|conv_TOP:conv|STOP'
 67. Slow 1200mV 0C Model Metastability Summary
 68. Fast 1200mV 0C Model Setup Summary
 69. Fast 1200mV 0C Model Hold Summary
 70. Fast 1200mV 0C Model Recovery Summary
 71. Fast 1200mV 0C Model Removal Summary
 72. Fast 1200mV 0C Model Minimum Pulse Width Summary
 73. Fast 1200mV 0C Model Setup: 'clk50'
 74. Fast 1200mV 0C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'
 75. Fast 1200mV 0C Model Setup: 'TOP:neiroset|memorywork:block|step[0]'
 76. Fast 1200mV 0C Model Setup: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'
 77. Fast 1200mV 0C Model Setup: 'TOP:neiroset|conv_TOP:conv|STOP'
 78. Fast 1200mV 0C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 79. Fast 1200mV 0C Model Setup: 'sdram_controller:SDRAM|rd_ready_r'
 80. Fast 1200mV 0C Model Setup: 'sdram_controller:SDRAM|busy'
 81. Fast 1200mV 0C Model Setup: 'TOP:neiroset|nextstep'
 82. Fast 1200mV 0C Model Setup: 'PCLK_cam'
 83. Fast 1200mV 0C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'
 84. Fast 1200mV 0C Model Hold: 'PCLK_cam'
 85. Fast 1200mV 0C Model Hold: 'TOP:neiroset|conv_TOP:conv|STOP'
 86. Fast 1200mV 0C Model Hold: 'clk50'
 87. Fast 1200mV 0C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'
 88. Fast 1200mV 0C Model Hold: 'sdram_controller:SDRAM|rd_ready_r'
 89. Fast 1200mV 0C Model Hold: 'sdram_controller:SDRAM|busy'
 90. Fast 1200mV 0C Model Hold: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'
 91. Fast 1200mV 0C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'
 92. Fast 1200mV 0C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'
 93. Fast 1200mV 0C Model Hold: 'TOP:neiroset|memorywork:block|step[0]'
 94. Fast 1200mV 0C Model Hold: 'TOP:neiroset|nextstep'
 95. Fast 1200mV 0C Model Recovery: 'TOP:neiroset|conv_TOP:conv|STOP'
 96. Fast 1200mV 0C Model Removal: 'TOP:neiroset|conv_TOP:conv|STOP'
 97. Fast 1200mV 0C Model Metastability Summary
 98. Multicorner Timing Analysis Summary
 99. Board Trace Model Assignments
100. Input Transition Times
101. Signal Integrity Metrics (Slow 1200mv 0c Model)
102. Signal Integrity Metrics (Slow 1200mv 85c Model)
103. Signal Integrity Metrics (Fast 1200mv 0c Model)
104. Setup Transfers
105. Hold Transfers
106. Recovery Transfers
107. Removal Transfers
108. Report TCCS
109. Report RSKM
110. Unconstrained Paths Summary
111. Clock Status Summary
112. Unconstrained Input Ports
113. Unconstrained Output Ports
114. Unconstrained Input Ports
115. Unconstrained Output Ports
116. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; cam_proj                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.67        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  17.6%      ;
;     Processor 3            ;  14.4%      ;
;     Processor 4            ;  11.9%      ;
;     Processors 5-16        ;   1.9%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------------+-----------------------------------------------------------------+
; Clock Name                                                  ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                        ; Targets                                                         ;
+-------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------------+-----------------------------------------------------------------+
; clk50                                                       ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                               ; { clk50 }                                                       ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                               ; { hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble }       ;
; PCLK_cam                                                    ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                               ; { PCLK_cam }                                                    ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; Generated ; 6.990  ; 143.06 MHz ; 0.000 ; 3.495  ; 50.00      ; 36        ; 103         ;       ;        ;           ;            ; false    ; clk50  ; pll2|altpll_component|auto_generated|pll1|inclk[0]            ; { pll2|altpll_component|auto_generated|pll1|clk[0] }            ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; clk50  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|inclk[0] ; { pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] } ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clk50  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|inclk[0] ; { pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] } ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 41.666 ; 24.0 MHz   ; 0.000 ; 20.833 ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; clk50  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|inclk[0] ; { pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[3] } ;
; sdram_controller:SDRAM|busy                                 ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                               ; { sdram_controller:SDRAM|busy }                                 ;
; sdram_controller:SDRAM|rd_ready_r                           ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                               ; { sdram_controller:SDRAM|rd_ready_r }                           ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                               ; { TOP:neiroset|conv_TOP:conv|STOP }                             ;
; TOP:neiroset|memorywork:block|step[0]                       ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                               ; { TOP:neiroset|memorywork:block|step[0] }                       ;
; TOP:neiroset|nextstep                                       ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                               ; { TOP:neiroset|nextstep }                                       ;
+-------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+---------------------------------------------------------------+-----------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                                         ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                                          ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
; 43.81 MHz  ; 43.81 MHz       ; clk50                                                       ;                                                               ;
; 93.56 MHz  ; 93.56 MHz       ; TOP:neiroset|conv_TOP:conv|STOP                             ;                                                               ;
; 131.25 MHz ; 131.25 MHz      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ;                                                               ;
; 141.72 MHz ; 141.72 MHz      ; TOP:neiroset|memorywork:block|step[0]                       ;                                                               ;
; 145.75 MHz ; 145.75 MHz      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ;                                                               ;
; 180.7 MHz  ; 180.7 MHz       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 199.84 MHz ; 199.84 MHz      ; sdram_controller:SDRAM|rd_ready_r                           ;                                                               ;
; 217.77 MHz ; 217.77 MHz      ; pll2|altpll_component|auto_generated|pll1|clk[0]            ;                                                               ;
; 230.79 MHz ; 230.79 MHz      ; sdram_controller:SDRAM|busy                                 ;                                                               ;
; 349.28 MHz ; 250.0 MHz       ; PCLK_cam                                                    ; limit due to minimum period restriction (max I/O toggle rate) ;
; 606.8 MHz  ; 500.0 MHz       ; TOP:neiroset|nextstep                                       ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                   ;
+-------------------------------------------------------------+---------+---------------+
; Clock                                                       ; Slack   ; End Point TNS ;
+-------------------------------------------------------------+---------+---------------+
; clk50                                                       ; -18.036 ; -6184.970     ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -11.019 ; -88.056       ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; -5.861  ; -2738.144     ;
; TOP:neiroset|memorywork:block|step[0]                       ; -5.673  ; -93.598       ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; -5.236  ; -61.087       ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; -3.987  ; -137.469      ;
; sdram_controller:SDRAM|rd_ready_r                           ; -3.479  ; -234.617      ;
; sdram_controller:SDRAM|busy                                 ; -3.333  ; -245.177      ;
; TOP:neiroset|nextstep                                       ; -2.163  ; -10.815       ;
; PCLK_cam                                                    ; -1.863  ; -86.526       ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 32.381  ; 0.000         ;
+-------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                  ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; PCLK_cam                                                    ; 0.165 ; 0.000         ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; 0.217 ; 0.000         ;
; clk50                                                       ; 0.290 ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.312 ; 0.000         ;
; sdram_controller:SDRAM|rd_ready_r                           ; 0.314 ; 0.000         ;
; sdram_controller:SDRAM|busy                                 ; 0.343 ; 0.000         ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; 0.358 ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.358 ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 0.359 ; 0.000         ;
; TOP:neiroset|memorywork:block|step[0]                       ; 0.387 ; 0.000         ;
; TOP:neiroset|nextstep                                       ; 0.402 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                   ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; TOP:neiroset|conv_TOP:conv|STOP ; -1.493 ; -16.725       ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                   ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; TOP:neiroset|conv_TOP:conv|STOP ; 1.092 ; 0.000         ;
+---------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                    ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; PCLK_cam                                                    ; -3.000 ; -119.176      ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; -2.484 ; -24.420       ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; -2.174 ; -659.176      ;
; sdram_controller:SDRAM|busy                                 ; -2.174 ; -152.176      ;
; sdram_controller:SDRAM|rd_ready_r                           ; -2.174 ; -135.176      ;
; TOP:neiroset|nextstep                                       ; -1.000 ; -5.000        ;
; TOP:neiroset|memorywork:block|step[0]                       ; -0.142 ; -4.978        ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 3.245  ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 4.747  ; 0.000         ;
; clk50                                                       ; 9.411  ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 19.742 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk50'                                                                                                                                                                                 ;
+---------+--------------------------------------------------------------+----------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                    ; To Node                                      ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------+----------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -18.036 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.356     ; 15.165     ;
; -17.966 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.356     ; 15.095     ;
; -17.920 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.356     ; 15.049     ;
; -17.920 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.357     ; 15.048     ;
; -17.853 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.353     ; 14.985     ;
; -17.850 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.356     ; 14.979     ;
; -17.850 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.357     ; 14.978     ;
; -17.828 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.462     ; 14.851     ;
; -17.804 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.357     ; 14.932     ;
; -17.783 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.353     ; 14.915     ;
; -17.774 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.434     ; 14.825     ;
; -17.774 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.434     ; 14.825     ;
; -17.774 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.434     ; 14.825     ;
; -17.774 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.434     ; 14.825     ;
; -17.774 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.434     ; 14.825     ;
; -17.758 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.462     ; 14.781     ;
; -17.737 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.353     ; 14.869     ;
; -17.734 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.357     ; 14.862     ;
; -17.712 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.462     ; 14.735     ;
; -17.667 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.353     ; 14.799     ;
; -17.658 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.435     ; 14.708     ;
; -17.658 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.435     ; 14.708     ;
; -17.658 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.435     ; 14.708     ;
; -17.658 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.435     ; 14.708     ;
; -17.658 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.435     ; 14.708     ;
; -17.654 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.474     ; 15.165     ;
; -17.642 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.462     ; 14.665     ;
; -17.613 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[1]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.434     ; 14.664     ;
; -17.613 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.473     ; 14.625     ;
; -17.591 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.431     ; 14.645     ;
; -17.591 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.431     ; 14.645     ;
; -17.591 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.431     ; 14.645     ;
; -17.591 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.431     ; 14.645     ;
; -17.591 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.431     ; 14.645     ;
; -17.585 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.368     ; 14.702     ;
; -17.584 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.474     ; 15.095     ;
; -17.575 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.443     ; 14.617     ;
; -17.570 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.367     ; 14.688     ;
; -17.566 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.540     ; 14.511     ;
; -17.566 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.540     ; 14.511     ;
; -17.566 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.540     ; 14.511     ;
; -17.566 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.540     ; 14.511     ;
; -17.566 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.540     ; 14.511     ;
; -17.559 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.352     ; 14.692     ;
; -17.543 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.473     ; 14.555     ;
; -17.538 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.474     ; 15.049     ;
; -17.538 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.475     ; 15.048     ;
; -17.534 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.369     ; 14.650     ;
; -17.515 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.368     ; 14.632     ;
; -17.500 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.367     ; 14.618     ;
; -17.497 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.473     ; 14.509     ;
; -17.497 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i[1]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.435     ; 14.547     ;
; -17.489 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.352     ; 14.622     ;
; -17.483 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[8]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.434     ; 14.534     ;
; -17.483 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[9]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.434     ; 14.534     ;
; -17.481 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[5]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.434     ; 14.532     ;
; -17.480 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[2]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.434     ; 14.531     ;
; -17.480 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[4]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.434     ; 14.531     ;
; -17.479 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[0]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.434     ; 14.530     ;
; -17.471 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.471     ; 14.985     ;
; -17.469 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.368     ; 14.586     ;
; -17.468 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.474     ; 14.979     ;
; -17.468 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.475     ; 14.978     ;
; -17.464 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.369     ; 14.580     ;
; -17.459 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.444     ; 14.500     ;
; -17.454 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.367     ; 14.572     ;
; -17.446 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.580     ; 14.851     ;
; -17.443 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.352     ; 14.576     ;
; -17.430 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|i[1]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.431     ; 14.484     ;
; -17.427 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.473     ; 14.439     ;
; -17.422 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.475     ; 14.932     ;
; -17.418 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.369     ; 14.534     ;
; -17.405 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i[1]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.540     ; 14.350     ;
; -17.401 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.471     ; 14.915     ;
; -17.400 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[6]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.434     ; 14.451     ;
; -17.399 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.368     ; 14.516     ;
; -17.395 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[7]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.434     ; 14.446     ;
; -17.393 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.366     ; 14.512     ;
; -17.392 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.552     ; 14.825     ;
; -17.392 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.552     ; 14.825     ;
; -17.392 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.552     ; 14.825     ;
; -17.392 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.552     ; 14.825     ;
; -17.392 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.552     ; 14.825     ;
; -17.392 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.440     ; 14.437     ;
; -17.385 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.369     ; 14.501     ;
; -17.384 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.367     ; 14.502     ;
; -17.376 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.580     ; 14.781     ;
; -17.373 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.352     ; 14.506     ;
; -17.367 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.549     ; 14.303     ;
; -17.367 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i[8]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.435     ; 14.417     ;
; -17.367 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i[9]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.435     ; 14.417     ;
; -17.365 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i[5]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.435     ; 14.415     ;
; -17.364 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i[2]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.435     ; 14.414     ;
; -17.364 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i[4]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.435     ; 14.414     ;
; -17.363 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i[0]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.435     ; 14.413     ;
; -17.355 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.471     ; 14.869     ;
; -17.352 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.475     ; 14.862     ;
; -17.351 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.551     ; 14.285     ;
; -17.351 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9] ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.551     ; 14.285     ;
; -17.351 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.551     ; 14.285     ;
+---------+--------------------------------------------------------------+----------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                       ;
+---------+---------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                 ; To Node                                     ; Launch Clock                                          ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -11.019 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.479     ; 8.485      ;
; -11.018 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.479     ; 8.484      ;
; -11.017 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.479     ; 8.483      ;
; -11.015 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.479     ; 8.481      ;
; -11.006 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.479     ; 8.472      ;
; -11.005 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.479     ; 8.471      ;
; -11.004 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.479     ; 8.470      ;
; -11.002 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.479     ; 8.468      ;
; -10.983 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.479     ; 8.449      ;
; -10.982 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.479     ; 8.448      ;
; -10.981 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.479     ; 8.447      ;
; -10.979 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.479     ; 8.445      ;
; -10.789 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.127     ; 8.607      ;
; -10.787 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.127     ; 8.605      ;
; -10.784 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.479     ; 8.250      ;
; -10.783 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.479     ; 8.249      ;
; -10.782 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.479     ; 8.248      ;
; -10.780 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.479     ; 8.246      ;
; -10.776 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.127     ; 8.594      ;
; -10.774 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.127     ; 8.592      ;
; -10.773 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.127     ; 8.591      ;
; -10.769 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.127     ; 8.587      ;
; -10.768 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.127     ; 8.586      ;
; -10.767 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.127     ; 8.585      ;
; -10.741 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.127     ; 8.559      ;
; -10.740 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.127     ; 8.558      ;
; -10.738 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.127     ; 8.556      ;
; -10.737 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.127     ; 8.555      ;
; -10.639 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.479     ; 8.105      ;
; -10.638 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.479     ; 8.104      ;
; -10.637 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.479     ; 8.103      ;
; -10.635 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.479     ; 8.101      ;
; -10.613 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.479     ; 8.079      ;
; -10.612 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.479     ; 8.078      ;
; -10.611 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.479     ; 8.077      ;
; -10.609 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.479     ; 8.075      ;
; -10.565 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.127     ; 8.383      ;
; -10.553 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.479     ; 8.019      ;
; -10.552 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.479     ; 8.018      ;
; -10.551 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.479     ; 8.017      ;
; -10.549 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.479     ; 8.015      ;
; -10.547 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.127     ; 8.365      ;
; -10.546 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.127     ; 8.364      ;
; -10.545 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.127     ; 8.363      ;
; -10.404 ; hellosoc_top:TFT|x_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.496     ; 7.853      ;
; -10.403 ; hellosoc_top:TFT|x_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.496     ; 7.852      ;
; -10.402 ; hellosoc_top:TFT|x_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.496     ; 7.851      ;
; -10.400 ; hellosoc_top:TFT|x_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.496     ; 7.849      ;
; -10.400 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.127     ; 8.218      ;
; -10.397 ; hellosoc_top:TFT|x_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.496     ; 7.846      ;
; -10.397 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.127     ; 8.215      ;
; -10.396 ; hellosoc_top:TFT|x_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.496     ; 7.845      ;
; -10.396 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.127     ; 8.214      ;
; -10.395 ; hellosoc_top:TFT|x_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.496     ; 7.844      ;
; -10.394 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.127     ; 8.212      ;
; -10.393 ; hellosoc_top:TFT|x_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.496     ; 7.842      ;
; -10.393 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.127     ; 8.211      ;
; -10.390 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.479     ; 7.856      ;
; -10.388 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.479     ; 7.854      ;
; -10.384 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.479     ; 7.850      ;
; -10.384 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.479     ; 7.850      ;
; -10.382 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.127     ; 8.200      ;
; -10.381 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.127     ; 8.199      ;
; -10.380 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.127     ; 8.198      ;
; -10.340 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.127     ; 8.158      ;
; -10.322 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.127     ; 8.140      ;
; -10.321 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.127     ; 8.139      ;
; -10.320 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.127     ; 8.138      ;
; -10.286 ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.496     ; 7.735      ;
; -10.285 ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.496     ; 7.734      ;
; -10.284 ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.496     ; 7.733      ;
; -10.282 ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.496     ; 7.731      ;
; -10.257 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.496     ; 7.706      ;
; -10.256 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.496     ; 7.705      ;
; -10.255 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.496     ; 7.704      ;
; -10.253 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.496     ; 7.702      ;
; -10.233 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.479     ; 7.699      ;
; -10.232 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.479     ; 7.698      ;
; -10.231 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.479     ; 7.697      ;
; -10.231 ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.496     ; 7.680      ;
; -10.230 ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.496     ; 7.679      ;
; -10.229 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.479     ; 7.695      ;
; -10.229 ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.496     ; 7.678      ;
; -10.227 ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.496     ; 7.676      ;
; -10.182 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.127     ; 8.000      ;
; -10.164 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.127     ; 7.982      ;
; -10.163 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.127     ; 7.981      ;
; -10.162 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.127     ; 7.980      ;
; -10.162 ; hellosoc_top:TFT|x_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.144     ; 7.963      ;
; -10.161 ; hellosoc_top:TFT|x_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.144     ; 7.962      ;
; -10.159 ; hellosoc_top:TFT|x_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.144     ; 7.960      ;
; -10.158 ; hellosoc_top:TFT|x_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.144     ; 7.959      ;
; -10.155 ; hellosoc_top:TFT|x_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.144     ; 7.956      ;
; -10.154 ; hellosoc_top:TFT|x_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.144     ; 7.955      ;
; -10.152 ; hellosoc_top:TFT|x_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.144     ; 7.953      ;
; -10.151 ; hellosoc_top:TFT|x_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.144     ; 7.952      ;
; -10.141 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.479     ; 7.607      ;
; -10.141 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.479     ; 7.607      ;
; -10.139 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.479     ; 7.605      ;
; -10.137 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.479     ; 7.603      ;
+---------+---------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'                                                                                                                                                                                                                                        ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                           ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -5.861 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_1_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.030      ; 6.886      ;
; -5.828 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_23_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.024      ; 6.847      ;
; -5.804 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_17_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.027      ; 6.826      ;
; -5.796 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_20_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.033      ; 6.824      ;
; -5.796 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_8_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.030      ; 6.821      ;
; -5.777 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_11_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.025      ; 6.797      ;
; -5.772 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_2_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.039      ; 6.806      ;
; -5.770 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_4_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.037      ; 6.802      ;
; -5.766 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_21_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.035      ; 6.796      ;
; -5.765 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_24_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.029      ; 6.789      ;
; -5.761 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_14_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.054      ; 6.810      ;
; -5.756 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_13_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.027      ; 6.778      ;
; -5.745 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_1_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.030      ; 6.770      ;
; -5.745 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_1_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.030      ; 6.770      ;
; -5.727 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_16_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.052      ; 6.774      ;
; -5.723 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.285      ; 7.003      ;
; -5.712 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_23_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.024      ; 6.731      ;
; -5.706 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_23_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.024      ; 6.725      ;
; -5.700 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_27_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.028      ; 6.723      ;
; -5.697 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_14_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.054      ; 6.746      ;
; -5.691 ; pre_v2:grayscale|j[4]                                                                                                 ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.281      ; 6.967      ;
; -5.688 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_17_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.027      ; 6.710      ;
; -5.682 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_17_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.027      ; 6.704      ;
; -5.680 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_20_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.033      ; 6.708      ;
; -5.680 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_8_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.030      ; 6.705      ;
; -5.675 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.283      ; 6.953      ;
; -5.674 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_20_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.033      ; 6.702      ;
; -5.674 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_8_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.030      ; 6.699      ;
; -5.662 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_1_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.038      ; 6.695      ;
; -5.661 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_11_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.025      ; 6.681      ;
; -5.658 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_2_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.039      ; 6.692      ;
; -5.658 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.283      ; 6.936      ;
; -5.657 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_1_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.030      ; 6.682      ;
; -5.656 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_2_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.039      ; 6.690      ;
; -5.655 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_11_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.025      ; 6.675      ;
; -5.654 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_4_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.037      ; 6.686      ;
; -5.653 ; y_gray[0]                                                                                                             ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.285      ; 6.933      ;
; -5.650 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_21_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.035      ; 6.680      ;
; -5.650 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.283      ; 6.928      ;
; -5.649 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_24_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.029      ; 6.673      ;
; -5.648 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_4_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.037      ; 6.680      ;
; -5.645 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_14_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.054      ; 6.694      ;
; -5.644 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_21_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.035      ; 6.674      ;
; -5.643 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_24_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.029      ; 6.667      ;
; -5.640 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_13_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.027      ; 6.662      ;
; -5.640 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_13_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.027      ; 6.662      ;
; -5.629 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_23_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.032      ; 6.656      ;
; -5.629 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_1_0[13]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.030      ; 6.654      ;
; -5.629 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_1_0[12]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.030      ; 6.654      ;
; -5.624 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_23_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.024      ; 6.643      ;
; -5.623 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_27_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.028      ; 6.646      ;
; -5.615 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_26_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.026      ; 6.636      ;
; -5.614 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_1_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.030      ; 6.639      ;
; -5.611 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_16_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.052      ; 6.658      ;
; -5.605 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_17_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.035      ; 6.635      ;
; -5.605 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_16_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.052      ; 6.652      ;
; -5.605 ; y_gray[8]                                                                                                             ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.285      ; 6.885      ;
; -5.604 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_17_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.027      ; 6.626      ;
; -5.597 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_20_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.041      ; 6.633      ;
; -5.597 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_8_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.038      ; 6.630      ;
; -5.596 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_23_0[12] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.024      ; 6.615      ;
; -5.596 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_8_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.030      ; 6.621      ;
; -5.595 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_15_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.053      ; 6.643      ;
; -5.592 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_20_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.033      ; 6.620      ;
; -5.591 ; y_gray[2]                                                                                                             ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.285      ; 6.871      ;
; -5.590 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_23_0[13] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.024      ; 6.609      ;
; -5.584 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_27_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.028      ; 6.607      ;
; -5.581 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_14_0[13] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.054      ; 6.630      ;
; -5.580 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_0_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.037      ; 6.612      ;
; -5.578 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_11_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.033      ; 6.606      ;
; -5.578 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_5_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.025      ; 6.598      ;
; -5.577 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_11_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.025      ; 6.597      ;
; -5.574 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_23_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.024      ; 6.593      ;
; -5.573 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_2_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.047      ; 6.615      ;
; -5.572 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_17_0[12] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.027      ; 6.594      ;
; -5.571 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_4_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.045      ; 6.611      ;
; -5.570 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_4_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.037      ; 6.602      ;
; -5.568 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_3_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.036      ; 6.599      ;
; -5.568 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_2_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.039      ; 6.602      ;
; -5.568 ; pre_v2:grayscale|j[4]                                                                                                 ; pre_v2:grayscale|output_data[6]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.291      ; 6.854      ;
; -5.567 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_21_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.043      ; 6.605      ;
; -5.566 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_24_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.037      ; 6.598      ;
; -5.566 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_17_0[13] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.027      ; 6.588      ;
; -5.566 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_14_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.054      ; 6.615      ;
; -5.565 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_24_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.029      ; 6.589      ;
; -5.564 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_20_0[12] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.033      ; 6.592      ;
; -5.564 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_8_0[12]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.030      ; 6.589      ;
; -5.563 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_25_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.034      ; 6.592      ;
; -5.562 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_14_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.062      ; 6.619      ;
; -5.562 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_26_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.026      ; 6.583      ;
; -5.562 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_21_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.035      ; 6.592      ;
; -5.560 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_14_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.054      ; 6.609      ;
; -5.559 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_6_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.026      ; 6.580      ;
; -5.558 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_20_0[13] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.033      ; 6.586      ;
; -5.558 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_8_0[13]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.030      ; 6.583      ;
; -5.557 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_13_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.035      ; 6.587      ;
; -5.557 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_10_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.038      ; 6.590      ;
; -5.552 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_13_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.027      ; 6.574      ;
; -5.551 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_15_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.053      ; 6.599      ;
; -5.546 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_1_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.038      ; 6.579      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TOP:neiroset|memorywork:block|step[0]'                                                                                                                                                      ;
+--------+-----------------------------------------+---------------------------------------------------------------+-----------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                       ; Launch Clock          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+---------------------------------------------------------------+-----------------------+---------------------------------------+--------------+------------+------------+
; -5.673 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.690      ; 8.066      ;
; -5.535 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.707      ; 7.957      ;
; -5.513 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.690      ; 7.901      ;
; -5.496 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.696      ; 7.902      ;
; -5.444 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.808      ; 7.832      ;
; -5.424 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.706      ; 7.820      ;
; -5.415 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.708      ; 7.831      ;
; -5.398 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.689      ; 7.802      ;
; -5.380 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.705      ; 7.797      ;
; -5.367 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.690      ; 7.760      ;
; -5.355 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.692      ; 7.760      ;
; -5.346 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.706      ; 7.747      ;
; -5.318 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.696      ; 7.702      ;
; -5.229 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.707      ; 7.651      ;
; -5.190 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.696      ; 7.596      ;
; -5.151 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.706      ; 7.730      ;
; -5.118 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.706      ; 7.514      ;
; -5.109 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.708      ; 7.525      ;
; -5.092 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.689      ; 7.496      ;
; -5.049 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.692      ; 7.454      ;
; -5.040 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.706      ; 7.441      ;
; -5.026 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.691      ; 7.410      ;
; -5.026 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.705      ; 7.443      ;
; -5.023 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.695      ; 7.410      ;
; -4.980 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.707      ; 7.402      ;
; -4.972 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.797      ; 7.348      ;
; -4.923 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.940      ; 8.066      ;
; -4.882 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.690      ; 7.275      ;
; -4.845 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.706      ; 7.424      ;
; -4.794 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.690      ; 7.182      ;
; -4.785 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.957      ; 7.957      ;
; -4.763 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.940      ; 7.901      ;
; -4.746 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.946      ; 7.902      ;
; -4.744 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.707      ; 7.166      ;
; -4.725 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.808      ; 7.113      ;
; -4.719 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.691      ; 7.103      ;
; -4.717 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.695      ; 7.104      ;
; -4.705 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.696      ; 7.111      ;
; -4.694 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.058      ; 7.832      ;
; -4.674 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.956      ; 7.820      ;
; -4.670 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.707      ; 7.092      ;
; -4.665 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.958      ; 7.831      ;
; -4.651 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.797      ; 7.027      ;
; -4.648 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.939      ; 7.802      ;
; -4.643 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.706      ; 7.039      ;
; -4.630 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.955      ; 7.797      ;
; -4.624 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.708      ; 7.040      ;
; -4.617 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.940      ; 7.760      ;
; -4.607 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.689      ; 7.011      ;
; -4.605 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.942      ; 7.760      ;
; -4.605 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.696      ; 6.989      ;
; -4.596 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.956      ; 7.747      ;
; -4.568 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.946      ; 7.702      ;
; -4.564 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.692      ; 6.969      ;
; -4.555 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.706      ; 6.956      ;
; -4.541 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.705      ; 6.958      ;
; -4.479 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.957      ; 7.651      ;
; -4.440 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.946      ; 7.596      ;
; -4.401 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.956      ; 7.730      ;
; -4.386 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.706      ; 6.965      ;
; -4.368 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.956      ; 7.514      ;
; -4.359 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.958      ; 7.525      ;
; -4.342 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.939      ; 7.496      ;
; -4.299 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.942      ; 7.454      ;
; -4.292 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.691      ; 6.676      ;
; -4.290 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.956      ; 7.441      ;
; -4.276 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.941      ; 7.410      ;
; -4.276 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.955      ; 7.443      ;
; -4.273 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.945      ; 7.410      ;
; -4.244 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.690      ; 6.632      ;
; -4.243 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.707      ; 6.665      ;
; -4.234 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.695      ; 6.621      ;
; -4.230 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.957      ; 7.402      ;
; -4.224 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.797      ; 6.600      ;
; -4.222 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.047      ; 7.348      ;
; -4.189 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.808      ; 6.577      ;
; -4.163 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.696      ; 6.547      ;
; -4.132 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.940      ; 7.275      ;
; -4.095 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.956      ; 7.424      ;
; -4.044 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.940      ; 7.182      ;
; -3.994 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.957      ; 7.166      ;
; -3.975 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.058      ; 7.113      ;
; -3.969 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.941      ; 7.103      ;
; -3.967 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.945      ; 7.104      ;
; -3.955 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.946      ; 7.111      ;
; -3.920 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.957      ; 7.092      ;
; -3.901 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 3.047      ; 7.027      ;
; -3.893 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.956      ; 7.039      ;
; -3.874 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.958      ; 7.040      ;
; -3.857 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.939      ; 7.011      ;
; -3.855 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.946      ; 6.989      ;
; -3.814 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.942      ; 6.969      ;
; -3.805 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.956      ; 6.956      ;
; -3.791 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.955      ; 6.958      ;
; -3.636 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.956      ; 6.965      ;
; -3.542 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.941      ; 6.676      ;
; -3.538 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 4.156      ; 7.417      ;
; -3.534 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 4.156      ; 7.413      ;
; -3.494 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.940      ; 6.632      ;
; -3.493 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.957      ; 6.665      ;
+--------+-----------------------------------------+---------------------------------------------------------------+-----------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                                                            ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -5.236 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.174     ; 5.865      ;
; -5.196 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.174     ; 5.825      ;
; -5.180 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.174     ; 5.809      ;
; -5.143 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.173     ; 5.773      ;
; -5.103 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.173     ; 5.733      ;
; -5.087 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.173     ; 5.717      ;
; -5.048 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.174     ; 5.677      ;
; -4.955 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.173     ; 5.585      ;
; -4.844 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.094     ; 5.053      ;
; -4.823 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.094     ; 5.032      ;
; -4.804 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.094     ; 5.013      ;
; -4.788 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.094     ; 4.997      ;
; -4.783 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.094     ; 4.992      ;
; -4.767 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.094     ; 4.976      ;
; -4.656 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.094     ; 4.865      ;
; -4.635 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.094     ; 4.844      ;
; -4.465 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.585     ; 4.683      ;
; -4.425 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.585     ; 4.643      ;
; -4.424 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.585     ; 4.642      ;
; -4.332 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.585     ; 4.550      ;
; -4.332 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.559     ; 4.576      ;
; -4.316 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.585     ; 4.534      ;
; -4.292 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.585     ; 4.510      ;
; -4.292 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.559     ; 4.536      ;
; -4.291 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.536      ; 5.120      ;
; -4.290 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.559     ; 4.534      ;
; -4.276 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.585     ; 4.494      ;
; -4.274 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.301      ; 5.570      ;
; -4.251 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.536      ; 5.080      ;
; -4.235 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.536      ; 5.064      ;
; -4.214 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.174     ; 4.843      ;
; -4.209 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.585     ; 4.427      ;
; -4.186 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.301      ; 5.482      ;
; -4.181 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.302      ; 5.478      ;
; -4.180 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.559     ; 4.424      ;
; -4.179 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.536      ; 5.008      ;
; -4.169 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.585     ; 4.387      ;
; -4.169 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.301      ; 5.465      ;
; -4.153 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.585     ; 4.371      ;
; -4.144 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.585     ; 4.362      ;
; -4.139 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.536      ; 4.968      ;
; -4.125 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.301      ; 5.421      ;
; -4.123 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.536      ; 4.952      ;
; -4.121 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.173     ; 4.751      ;
; -4.103 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.536      ; 4.932      ;
; -4.093 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.302      ; 5.390      ;
; -4.076 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.302      ; 5.373      ;
; -4.032 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.302      ; 5.329      ;
; -4.021 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.585     ; 4.239      ;
; -3.991 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.536      ; 4.820      ;
; -3.881 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.382      ; 4.758      ;
; -3.860 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.382      ; 4.737      ;
; -3.822 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.094     ; 4.031      ;
; -3.801 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.094     ; 4.010      ;
; -3.793 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.382      ; 4.670      ;
; -3.776 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.382      ; 4.653      ;
; -3.772 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.382      ; 4.649      ;
; -3.755 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.382      ; 4.632      ;
; -3.732 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.382      ; 4.609      ;
; -3.711 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.382      ; 4.588      ;
; -3.478 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.078     ; 4.395      ;
; -3.476 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.059     ; 4.412      ;
; -3.473 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.526      ; 4.292      ;
; -3.446 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.309      ; 4.750      ;
; -3.446 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.309      ; 4.750      ;
; -3.444 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.526      ; 4.263      ;
; -3.433 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.526      ; 4.252      ;
; -3.383 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.078     ; 4.300      ;
; -3.383 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.058     ; 4.320      ;
; -3.376 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.084     ; 4.287      ;
; -3.366 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.078     ; 4.283      ;
; -3.358 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.585     ; 3.576      ;
; -3.353 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.310      ; 4.658      ;
; -3.353 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.310      ; 4.658      ;
; -3.338 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.078     ; 4.255      ;
; -3.336 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.526      ; 4.155      ;
; -3.322 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.078     ; 4.239      ;
; -3.318 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.585     ; 3.536      ;
; -3.317 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.585     ; 3.535      ;
; -3.313 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.027      ; 4.825      ;
; -3.310 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.585     ; 3.528      ;
; -3.282 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.084     ; 4.193      ;
; -3.275 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.526      ; 4.094      ;
; -3.269 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[1]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.536      ; 4.098      ;
; -3.265 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.084     ; 4.176      ;
; -3.250 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.078     ; 4.167      ;
; -3.246 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.526      ; 4.065      ;
; -3.235 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.526      ; 4.054      ;
; -3.233 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.078     ; 4.150      ;
; -3.225 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.027      ; 4.737      ;
; -3.221 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.084     ; 4.132      ;
; -3.215 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.078     ; 4.132      ;
; -3.209 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.585     ; 3.427      ;
; -3.208 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.027      ; 4.720      ;
; -3.201 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.027      ; 4.713      ;
; -3.189 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.078     ; 4.106      ;
; -3.185 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.307      ; 4.487      ;
; -3.164 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.027      ; 4.676      ;
; -3.157 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[1]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.536      ; 3.986      ;
; -3.138 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.526      ; 3.957      ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                              ; Launch Clock                      ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------+--------------------------------------------------+--------------+------------+------------+
; -3.987 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|state[3]      ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.861     ; 2.081      ;
; -3.593 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[0]  ; sdram_controller:SDRAM|wr_data_r[0]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.784     ; 1.764      ;
; -3.581 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[19]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.503     ; 2.033      ;
; -3.580 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[22]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.503     ; 2.032      ;
; -3.580 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[17]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.503     ; 2.032      ;
; -3.580 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[16]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.503     ; 2.032      ;
; -3.580 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[12]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.503     ; 2.032      ;
; -3.573 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[18]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.503     ; 2.025      ;
; -3.565 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[6]  ; sdram_controller:SDRAM|wr_data_r[6]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.785     ; 1.735      ;
; -3.553 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[11] ; sdram_controller:SDRAM|wr_data_r[11] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.787     ; 1.721      ;
; -3.552 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[10] ; sdram_controller:SDRAM|wr_data_r[10] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.787     ; 1.720      ;
; -3.532 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[7]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.520     ; 1.967      ;
; -3.494 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; sdram_controller:SDRAM|wr_data_r[1]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.784     ; 1.665      ;
; -3.489 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[14] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.527     ; 1.917      ;
; -3.489 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[15] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.527     ; 1.917      ;
; -3.489 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[13] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.527     ; 1.917      ;
; -3.489 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[4]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.527     ; 1.917      ;
; -3.489 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[5]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.527     ; 1.917      ;
; -3.487 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[3]  ; sdram_controller:SDRAM|wr_data_r[3]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.783     ; 1.659      ;
; -3.446 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[8]  ; sdram_controller:SDRAM|wr_data_r[8]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.782     ; 1.619      ;
; -3.429 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[20]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.503     ; 1.881      ;
; -3.428 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[23]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.503     ; 1.880      ;
; -3.427 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[15]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.503     ; 1.879      ;
; -3.427 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[13]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.503     ; 1.879      ;
; -3.422 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[14]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.503     ; 1.874      ;
; -3.383 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[9]  ; sdram_controller:SDRAM|wr_data_r[9]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.782     ; 1.556      ;
; -3.373 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[7]  ; sdram_controller:SDRAM|wr_data_r[7]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.777     ; 1.551      ;
; -3.362 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[12] ; sdram_controller:SDRAM|wr_data_r[12] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.776     ; 1.541      ;
; -3.338 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[9]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.508     ; 1.785      ;
; -3.337 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[11]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.508     ; 1.784      ;
; -3.337 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[6]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.508     ; 1.784      ;
; -3.332 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[1]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.508     ; 1.779      ;
; -3.323 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[7]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.508     ; 1.770      ;
; -3.323 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[5]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.508     ; 1.770      ;
; -3.321 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[10]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.508     ; 1.768      ;
; -3.317 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[2]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.508     ; 1.764      ;
; -3.288 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; sdram_controller:SDRAM|wr_data_r[2]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.783     ; 1.460      ;
; -3.245 ; rd_addr[2]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[2]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.192     ; 1.008      ;
; -3.243 ; rd_addr[18]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[18]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.189     ; 1.009      ;
; -3.242 ; rd_addr[16]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[16]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.189     ; 1.008      ;
; -3.241 ; rd_addr[19]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[19]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.189     ; 1.007      ;
; -3.226 ; rd_addr[12]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[12]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.189     ; 0.992      ;
; -3.215 ; rd_addr[22]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[22]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.189     ; 0.981      ;
; -3.215 ; rd_addr[17]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[17]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.189     ; 0.981      ;
; -3.211 ; rd_addr[11]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[11]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.192     ; 0.974      ;
; -3.205 ; rd_addr[0]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[0]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.192     ; 0.968      ;
; -3.198 ; rd_addr[4]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[4]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.183     ; 0.970      ;
; -3.190 ; rd_addr[6]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[6]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.192     ; 0.953      ;
; -3.180 ; rd_addr[1]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[1]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.192     ; 0.943      ;
; -3.172 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[5]  ; sdram_controller:SDRAM|wr_data_r[5]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.774     ; 1.353      ;
; -3.154 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[4]  ; sdram_controller:SDRAM|wr_data_r[4]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.774     ; 1.335      ;
; -3.148 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[13] ; sdram_controller:SDRAM|wr_data_r[13] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.775     ; 1.328      ;
; -3.137 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[15] ; sdram_controller:SDRAM|wr_data_r[15] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.772     ; 1.320      ;
; -3.124 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[14] ; sdram_controller:SDRAM|wr_data_r[14] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.772     ; 1.307      ;
; -3.106 ; rd_addr[9]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[9]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.192     ; 0.869      ;
; -3.104 ; rd_addr[14]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[14]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.189     ; 0.870      ;
; -3.104 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[12] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.528     ; 1.531      ;
; -3.104 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[10] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.528     ; 1.531      ;
; -3.104 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[11] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.528     ; 1.531      ;
; -3.104 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[8]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.528     ; 1.531      ;
; -3.104 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[9]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.528     ; 1.531      ;
; -3.104 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[6]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.528     ; 1.531      ;
; -3.104 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[2]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.528     ; 1.531      ;
; -3.104 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[3]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.528     ; 1.531      ;
; -3.104 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[0]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.528     ; 1.531      ;
; -3.104 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[1]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.528     ; 1.531      ;
; -3.103 ; rd_addr[7]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[7]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.192     ; 0.866      ;
; -3.103 ; rd_addr[5]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[5]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.192     ; 0.866      ;
; -3.101 ; rd_addr[23]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[23]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.189     ; 0.867      ;
; -3.086 ; rd_addr[13]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[13]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.189     ; 0.852      ;
; -3.085 ; rd_addr[10]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[10]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.192     ; 0.848      ;
; -3.083 ; rd_addr[8]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[8]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.183     ; 0.855      ;
; -3.078 ; rd_addr[15]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[15]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.189     ; 0.844      ;
; -3.076 ; rd_addr[20]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[20]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.189     ; 0.842      ;
; -3.061 ; rd_addr[3]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[3]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -2.183     ; 0.833      ;
; -3.033 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[0]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.508     ; 1.480      ;
; -2.966 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[4]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.499     ; 1.422      ;
; -2.882 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                               ; sdram_controller:SDRAM|haddr_r[3]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.490     ; 1.347      ;
; -2.857 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                               ; sdram_controller:SDRAM|haddr_r[0]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.499     ; 1.313      ;
; -2.854 ; cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                              ; sdram_controller:SDRAM|haddr_r[12]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.497     ; 1.312      ;
; -2.846 ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                               ; sdram_controller:SDRAM|haddr_r[8]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.490     ; 1.311      ;
; -2.823 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[3]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.499     ; 1.279      ;
; -2.823 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[8]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.499     ; 1.279      ;
; -2.705 ; cam_wrp:cam_wrp_0|addr_sdram[20]                                                                                              ; sdram_controller:SDRAM|haddr_r[20]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.497     ; 1.163      ;
; -2.702 ; cam_wrp:cam_wrp_0|addr_sdram[13]                                                                                              ; sdram_controller:SDRAM|haddr_r[13]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.497     ; 1.160      ;
; -2.685 ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                              ; sdram_controller:SDRAM|haddr_r[10]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.499     ; 1.141      ;
; -2.675 ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                              ; sdram_controller:SDRAM|haddr_r[22]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.497     ; 1.133      ;
; -2.671 ; cam_wrp:cam_wrp_0|addr_sdram[14]                                                                                              ; sdram_controller:SDRAM|haddr_r[14]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.497     ; 1.129      ;
; -2.670 ; cam_wrp:cam_wrp_0|addr_sdram[23]                                                                                              ; sdram_controller:SDRAM|haddr_r[23]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.497     ; 1.128      ;
; -2.670 ; cam_wrp:cam_wrp_0|addr_sdram[15]                                                                                              ; sdram_controller:SDRAM|haddr_r[15]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.497     ; 1.128      ;
; -2.651 ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                               ; sdram_controller:SDRAM|haddr_r[7]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.499     ; 1.107      ;
; -2.651 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                               ; sdram_controller:SDRAM|haddr_r[5]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.499     ; 1.107      ;
; -2.605 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                               ; sdram_controller:SDRAM|haddr_r[4]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.490     ; 1.070      ;
; -2.537 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                               ; sdram_controller:SDRAM|haddr_r[9]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.499     ; 0.993      ;
; -2.413 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                               ; sdram_controller:SDRAM|haddr_r[6]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.499     ; 0.869      ;
; -2.396 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                               ; sdram_controller:SDRAM|haddr_r[2]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.499     ; 0.852      ;
; -2.395 ; cam_wrp:cam_wrp_0|addr_sdram[18]                                                                                              ; sdram_controller:SDRAM|haddr_r[18]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.497     ; 0.853      ;
; -2.393 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                               ; sdram_controller:SDRAM|haddr_r[1]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.499     ; 0.849      ;
; -2.392 ; cam_wrp:cam_wrp_0|addr_sdram[17]                                                                                              ; sdram_controller:SDRAM|haddr_r[17]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.497     ; 0.850      ;
; -2.375 ; cam_wrp:cam_wrp_0|addr_sdram[19]                                                                                              ; sdram_controller:SDRAM|haddr_r[19]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.497     ; 0.833      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sdram_controller:SDRAM|rd_ready_r'                                                                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                                                         ; Launch Clock                                          ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; -3.479 ; x_sdram[1]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.060     ; 4.414      ;
; -3.423 ; x_sdram[6]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.060     ; 4.358      ;
; -3.396 ; x_sdram[9]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.060     ; 4.331      ;
; -3.393 ; x_sdram[0]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.060     ; 4.328      ;
; -3.368 ; x_sdram[3]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.060     ; 4.303      ;
; -3.355 ; sdram_controller:SDRAM|rd_data_r[12]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.368      ; 5.681      ;
; -3.353 ; x_sdram[8]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.060     ; 4.288      ;
; -3.291 ; sdram_controller:SDRAM|rd_data_r[5]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.369      ; 5.618      ;
; -3.230 ; sdram_controller:SDRAM|rd_data_r[3]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.367      ; 5.555      ;
; -3.218 ; sdram_controller:SDRAM|rd_data_r[14]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.365      ; 5.541      ;
; -3.173 ; x_sdram[2]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.060     ; 4.108      ;
; -3.140 ; sdram_controller:SDRAM|rd_data_r[6]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.360      ; 5.458      ;
; -3.136 ; x_sdram[5]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.060     ; 4.071      ;
; -3.107 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.617     ; 3.485      ;
; -3.104 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.617     ; 3.482      ;
; -3.091 ; sdram_controller:SDRAM|rd_data_r[4]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.370      ; 5.419      ;
; -3.088 ; sdram_controller:SDRAM|rd_data_r[13]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.365      ; 5.411      ;
; -3.086 ; sdram_controller:SDRAM|rd_data_r[15]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.369      ; 5.413      ;
; -3.078 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.617     ; 3.456      ;
; -3.070 ; sdram_controller:SDRAM|rd_data_r[0]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.371      ; 5.399      ;
; -3.053 ; x_sdram[4]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.060     ; 3.988      ;
; -3.027 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.617     ; 3.405      ;
; -3.022 ; x_sdram[7]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.060     ; 3.957      ;
; -3.021 ; rd_addr[6]                                                                                                          ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.954      ;
; -3.021 ; rd_addr[6]                                                                                                          ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.954      ;
; -3.021 ; rd_addr[6]                                                                                                          ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.954      ;
; -3.021 ; rd_addr[6]                                                                                                          ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.954      ;
; -3.021 ; rd_addr[6]                                                                                                          ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.954      ;
; -3.021 ; rd_addr[6]                                                                                                          ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.954      ;
; -3.021 ; rd_addr[6]                                                                                                          ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.954      ;
; -3.021 ; rd_addr[6]                                                                                                          ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.954      ;
; -3.021 ; rd_addr[6]                                                                                                          ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.954      ;
; -3.021 ; rd_addr[6]                                                                                                          ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.954      ;
; -3.021 ; rd_addr[6]                                                                                                          ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.954      ;
; -3.021 ; rd_addr[6]                                                                                                          ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.954      ;
; -3.010 ; rd_addr[1]                                                                                                          ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.943      ;
; -3.010 ; rd_addr[1]                                                                                                          ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.943      ;
; -3.010 ; rd_addr[1]                                                                                                          ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.943      ;
; -3.010 ; rd_addr[1]                                                                                                          ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.943      ;
; -3.010 ; rd_addr[1]                                                                                                          ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.943      ;
; -3.010 ; rd_addr[1]                                                                                                          ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.943      ;
; -3.010 ; rd_addr[1]                                                                                                          ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.943      ;
; -3.010 ; rd_addr[1]                                                                                                          ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.943      ;
; -3.010 ; rd_addr[1]                                                                                                          ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.943      ;
; -3.010 ; rd_addr[1]                                                                                                          ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.943      ;
; -3.010 ; rd_addr[1]                                                                                                          ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.943      ;
; -3.010 ; rd_addr[1]                                                                                                          ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.943      ;
; -3.001 ; rd_addr[0]                                                                                                          ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.934      ;
; -3.001 ; rd_addr[0]                                                                                                          ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.934      ;
; -3.001 ; rd_addr[0]                                                                                                          ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.934      ;
; -3.001 ; rd_addr[0]                                                                                                          ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.934      ;
; -3.001 ; rd_addr[0]                                                                                                          ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.934      ;
; -3.001 ; rd_addr[0]                                                                                                          ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.934      ;
; -3.001 ; rd_addr[0]                                                                                                          ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.934      ;
; -3.001 ; rd_addr[0]                                                                                                          ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.934      ;
; -3.001 ; rd_addr[0]                                                                                                          ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.934      ;
; -3.001 ; rd_addr[0]                                                                                                          ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.934      ;
; -3.001 ; rd_addr[0]                                                                                                          ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.934      ;
; -3.001 ; rd_addr[0]                                                                                                          ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.934      ;
; -3.000 ; sdram_controller:SDRAM|rd_data_r[7]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.360      ; 5.318      ;
; -2.995 ; sdram_controller:SDRAM|rd_data_r[10]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.371      ; 5.324      ;
; -2.978 ; sdram_controller:SDRAM|rd_data_r[9]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.364      ; 5.300      ;
; -2.972 ; sdram_controller:SDRAM|rd_data_r[1]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.372      ; 5.302      ;
; -2.971 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[6] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.617     ; 3.349      ;
; -2.966 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.617     ; 3.344      ;
; -2.960 ; x_sdram[1]                                                                                                          ; x_sdram[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.893      ;
; -2.959 ; x_sdram[3]                                                                                                          ; x_sdram[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.892      ;
; -2.958 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.617     ; 3.336      ;
; -2.958 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[5] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.617     ; 3.336      ;
; -2.952 ; x_sdram[1]                                                                                                          ; x_sdram[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.885      ;
; -2.951 ; x_sdram[3]                                                                                                          ; x_sdram[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.884      ;
; -2.929 ; rd_addr[9]                                                                                                          ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.862      ;
; -2.929 ; rd_addr[9]                                                                                                          ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.862      ;
; -2.929 ; rd_addr[9]                                                                                                          ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.862      ;
; -2.929 ; rd_addr[9]                                                                                                          ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.862      ;
; -2.929 ; rd_addr[9]                                                                                                          ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.862      ;
; -2.929 ; rd_addr[9]                                                                                                          ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.862      ;
; -2.929 ; rd_addr[9]                                                                                                          ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.862      ;
; -2.929 ; rd_addr[9]                                                                                                          ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.862      ;
; -2.929 ; rd_addr[9]                                                                                                          ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.862      ;
; -2.929 ; rd_addr[9]                                                                                                          ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.862      ;
; -2.929 ; rd_addr[9]                                                                                                          ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.862      ;
; -2.929 ; rd_addr[9]                                                                                                          ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.862      ;
; -2.912 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.617     ; 3.290      ;
; -2.898 ; sdram_controller:SDRAM|rd_data_r[2]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.365      ; 5.221      ;
; -2.897 ; x_sdram[0]                                                                                                          ; x_sdram[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.830      ;
; -2.885 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[1] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.617     ; 3.263      ;
; -2.876 ; x_sdram[1]                                                                                                          ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.809      ;
; -2.875 ; x_sdram[3]                                                                                                          ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.808      ;
; -2.874 ; x_sdram[0]                                                                                                          ; x_sdram[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.807      ;
; -2.871 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.617     ; 3.249      ;
; -2.866 ; x_sdram[0]                                                                                                          ; x_sdram[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.799      ;
; -2.865 ; x_sdram[1]                                                                                                          ; x_sdram[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.798      ;
; -2.864 ; x_sdram[3]                                                                                                          ; x_sdram[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.797      ;
; -2.848 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[4] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.617     ; 3.226      ;
; -2.842 ; sdram_controller:SDRAM|rd_data_r[11]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.366      ; 5.166      ;
; -2.839 ; rd_addr[4]                                                                                                          ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.772      ;
; -2.839 ; rd_addr[4]                                                                                                          ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.772      ;
; -2.839 ; rd_addr[4]                                                                                                          ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.772      ;
; -2.839 ; rd_addr[4]                                                                                                          ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.062     ; 3.772      ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sdram_controller:SDRAM|busy'                                                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                                                                                                              ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -3.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.067     ; 4.261      ;
; -3.271 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.067     ; 4.199      ;
; -3.193 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.067     ; 4.121      ;
; -3.181 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.068     ; 4.108      ;
; -3.124 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.067     ; 4.052      ;
; -3.113 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[1] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.067     ; 4.041      ;
; -3.072 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.068     ; 3.999      ;
; -3.055 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[7] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.068     ; 3.982      ;
; -3.052 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.067     ; 3.980      ;
; -3.026 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[4] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.067     ; 3.954      ;
; -2.939 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.067     ; 3.867      ;
; -2.934 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[9] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.070     ; 3.859      ;
; -2.913 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.846      ;
; -2.890 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[6] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.067     ; 3.818      ;
; -2.890 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.067     ; 3.818      ;
; -2.826 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[5] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.067     ; 3.754      ;
; -2.802 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.735      ;
; -2.802 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.735      ;
; -2.802 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.735      ;
; -2.802 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.735      ;
; -2.802 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.735      ;
; -2.802 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.735      ;
; -2.802 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.735      ;
; -2.802 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.735      ;
; -2.802 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.735      ;
; -2.802 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.735      ;
; -2.802 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.735      ;
; -2.802 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.735      ;
; -2.791 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[2]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.057     ; 3.729      ;
; -2.791 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[0]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.057     ; 3.729      ;
; -2.791 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[3]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.057     ; 3.729      ;
; -2.791 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[4]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.057     ; 3.729      ;
; -2.791 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[6]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.057     ; 3.729      ;
; -2.791 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[5]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.057     ; 3.729      ;
; -2.780 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.713      ;
; -2.780 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.713      ;
; -2.780 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.713      ;
; -2.780 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.713      ;
; -2.780 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.713      ;
; -2.780 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.713      ;
; -2.780 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.713      ;
; -2.780 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.713      ;
; -2.780 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.713      ;
; -2.780 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.713      ;
; -2.780 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.713      ;
; -2.780 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.713      ;
; -2.779 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.712      ;
; -2.779 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.712      ;
; -2.779 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.712      ;
; -2.779 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.712      ;
; -2.779 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.712      ;
; -2.779 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.712      ;
; -2.779 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.712      ;
; -2.779 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.712      ;
; -2.779 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.712      ;
; -2.779 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.712      ;
; -2.779 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.712      ;
; -2.779 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.712      ;
; -2.752 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[8] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.068     ; 3.679      ;
; -2.746 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[7] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.067     ; 3.674      ;
; -2.732 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[14]        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; 0.174      ; 3.835      ;
; -2.732 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[15]        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; 0.174      ; 3.835      ;
; -2.716 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[8]         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; 0.197      ; 3.842      ;
; -2.716 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[9]         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; 0.197      ; 3.842      ;
; -2.706 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; 0.199      ; 3.834      ;
; -2.706 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[3]         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; 0.199      ; 3.834      ;
; -2.699 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[4]         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; 0.175      ; 3.803      ;
; -2.699 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[5]         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; 0.175      ; 3.803      ;
; -2.697 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[8] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.067     ; 3.625      ;
; -2.672 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.605      ;
; -2.672 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.605      ;
; -2.672 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.605      ;
; -2.672 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.605      ;
; -2.672 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.605      ;
; -2.672 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.605      ;
; -2.672 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.605      ;
; -2.672 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.605      ;
; -2.672 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.605      ;
; -2.672 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.605      ;
; -2.672 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.605      ;
; -2.672 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.605      ;
; -2.639 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.572      ;
; -2.639 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.572      ;
; -2.639 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.572      ;
; -2.639 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.572      ;
; -2.639 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.572      ;
; -2.639 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.572      ;
; -2.639 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.572      ;
; -2.639 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.572      ;
; -2.639 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.572      ;
; -2.639 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.572      ;
; -2.639 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.572      ;
; -2.639 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.572      ;
; -2.630 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[6] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.067     ; 3.558      ;
; -2.590 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; 0.271      ; 3.856      ;
; -2.587 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; 0.271      ; 3.853      ;
; -2.545 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[10]        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; 0.202      ; 3.676      ;
; -2.545 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[11]        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; 0.202      ; 3.676      ;
; -2.538 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.471      ;
; -2.538 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.471      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'TOP:neiroset|nextstep'                                                                                                                                ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -2.163 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[4] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.434     ; 1.724      ;
; -2.163 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[3] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.434     ; 1.724      ;
; -2.163 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[1] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.434     ; 1.724      ;
; -2.163 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[2] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.434     ; 1.724      ;
; -2.163 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[0] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.434     ; 1.724      ;
; -0.648 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.041     ; 1.622      ;
; -0.568 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.041     ; 1.542      ;
; -0.535 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.041     ; 1.509      ;
; -0.532 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.041     ; 1.506      ;
; -0.529 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.041     ; 1.503      ;
; -0.526 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.041     ; 1.500      ;
; -0.453 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.041     ; 1.427      ;
; -0.452 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.041     ; 1.426      ;
; -0.415 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.041     ; 1.389      ;
; -0.413 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.041     ; 1.387      ;
; -0.018 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.038     ; 0.995      ;
; -0.017 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.038     ; 0.994      ;
; 0.003  ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.038     ; 0.974      ;
; 0.006  ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.038     ; 0.971      ;
; 0.276  ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.038     ; 0.701      ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PCLK_cam'                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                                                 ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; -1.863 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.013      ; 2.891      ;
; -1.861 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.013      ; 2.889      ;
; -1.830 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.081      ; 2.926      ;
; -1.826 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.081      ; 2.922      ;
; -1.798 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.228     ; 2.585      ;
; -1.694 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.043     ; 2.666      ;
; -1.690 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.043     ; 2.662      ;
; -1.673 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.043     ; 2.645      ;
; -1.629 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_we_reg       ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.159      ; 2.836      ;
; -1.629 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.159      ; 2.836      ;
; -1.627 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.164      ; 2.839      ;
; -1.625 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.043     ; 2.597      ;
; -1.584 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.201      ; 2.833      ;
; -1.584 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.201      ; 2.833      ;
; -1.582 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.206      ; 2.836      ;
; -1.579 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.150     ; 2.444      ;
; -1.577 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.150     ; 2.442      ;
; -1.567 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.209      ; 2.824      ;
; -1.567 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.209      ; 2.824      ;
; -1.565 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.214      ; 2.827      ;
; -1.550 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.069      ; 2.634      ;
; -1.549 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.150     ; 2.414      ;
; -1.546 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.082     ; 2.479      ;
; -1.543 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.082     ; 2.476      ;
; -1.539 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.057      ; 2.611      ;
; -1.537 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.057      ; 2.609      ;
; -1.521 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.228     ; 2.308      ;
; -1.517 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.082     ; 2.450      ;
; -1.506 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.188     ; 2.333      ;
; -1.502 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.069      ; 2.586      ;
; -1.499 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[1]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 1.000        ; -0.335     ; 2.149      ;
; -1.484 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[2]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 1.000        ; -0.335     ; 2.134      ;
; -1.481 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_we_reg       ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.524      ; 3.053      ;
; -1.481 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.524      ; 3.053      ;
; -1.479 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.529      ; 3.056      ;
; -1.464 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.051     ; 2.428      ;
; -1.459 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.057      ; 2.531      ;
; -1.457 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.057      ; 2.529      ;
; -1.436 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_we_reg       ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.312      ; 2.796      ;
; -1.436 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.312      ; 2.796      ;
; -1.435 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.231     ; 2.219      ;
; -1.434 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.317      ; 2.799      ;
; -1.433 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.036     ; 2.412      ;
; -1.432 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.231     ; 2.216      ;
; -1.431 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_we_reg       ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.527      ; 3.006      ;
; -1.431 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.527      ; 3.006      ;
; -1.429 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.532      ; 3.009      ;
; -1.428 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[11]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.146     ; 2.297      ;
; -1.428 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.146     ; 2.297      ;
; -1.428 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.146     ; 2.297      ;
; -1.428 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.146     ; 2.297      ;
; -1.428 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.146     ; 2.297      ;
; -1.428 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.146     ; 2.297      ;
; -1.428 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[12]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.146     ; 2.297      ;
; -1.428 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]               ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.146     ; 2.297      ;
; -1.428 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3]               ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.146     ; 2.297      ;
; -1.428 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.146     ; 2.297      ;
; -1.417 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.057      ; 2.489      ;
; -1.406 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.231     ; 2.190      ;
; -1.390 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.057      ; 2.462      ;
; -1.378 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_we_reg       ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.284      ; 2.710      ;
; -1.378 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.284      ; 2.710      ;
; -1.376 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.289      ; 2.713      ;
; -1.371 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.354      ; 2.773      ;
; -1.371 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.354      ; 2.773      ;
; -1.369 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.359      ; 2.776      ;
; -1.365 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.362      ; 2.775      ;
; -1.365 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.362      ; 2.775      ;
; -1.363 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.367      ; 2.778      ;
; -1.358 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.051     ; 2.322      ;
; -1.357 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[6]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 1.000        ; -0.335     ; 2.007      ;
; -1.355 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.536     ; 1.834      ;
; -1.347 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.428      ; 2.823      ;
; -1.347 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.428      ; 2.823      ;
; -1.345 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.433      ; 2.826      ;
; -1.342 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.069      ; 2.426      ;
; -1.333 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.326      ; 2.707      ;
; -1.333 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.326      ; 2.707      ;
; -1.331 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.331      ; 2.710      ;
; -1.320 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.069      ; 2.404      ;
; -1.316 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.334      ; 2.698      ;
; -1.316 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.334      ; 2.698      ;
; -1.314 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.339      ; 2.701      ;
; -1.312 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.196      ; 2.556      ;
; -1.312 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.196      ; 2.556      ;
; -1.310 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.201      ; 2.559      ;
; -1.292 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.108     ; 2.199      ;
; -1.286 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.211     ; 2.090      ;
; -1.284 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_we_reg       ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.677      ; 3.009      ;
; -1.284 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.677      ; 3.009      ;
; -1.283 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.069      ; 2.367      ;
; -1.282 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.682      ; 3.012      ;
; -1.281 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.069      ; 2.365      ;
; -1.278 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.107     ; 2.186      ;
; -1.277 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.051     ; 2.241      ;
; -1.274 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.043     ; 2.246      ;
; -1.272 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.043     ; 2.244      ;
; -1.260 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.266      ; 2.541      ;
; -1.255 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.106     ; 2.164      ;
; -1.253 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.106     ; 2.162      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                           ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                           ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 32.381 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[0]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.388     ; 7.226      ;
; 32.381 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[11]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.388     ; 7.226      ;
; 32.438 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[1]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.387     ; 7.170      ;
; 32.438 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[2]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.387     ; 7.170      ;
; 32.438 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[3]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.387     ; 7.170      ;
; 32.438 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[5]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.387     ; 7.170      ;
; 32.438 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[6]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.387     ; 7.170      ;
; 32.438 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[8]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.387     ; 7.170      ;
; 32.438 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[9]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.387     ; 7.170      ;
; 32.438 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[10]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.387     ; 7.170      ;
; 32.468 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.380     ; 7.147      ;
; 32.491 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[21]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.385     ; 7.119      ;
; 32.491 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[20]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.385     ; 7.119      ;
; 32.491 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[22]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.385     ; 7.119      ;
; 32.499 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[13]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.387     ; 7.109      ;
; 32.499 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[18]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.387     ; 7.109      ;
; 32.499 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[19]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.387     ; 7.109      ;
; 32.499 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[23]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.387     ; 7.109      ;
; 32.499 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[25]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.387     ; 7.109      ;
; 32.499 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[24]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.387     ; 7.109      ;
; 32.499 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[26]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.387     ; 7.109      ;
; 32.499 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[27]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.387     ; 7.109      ;
; 32.499 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[28]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.387     ; 7.109      ;
; 32.499 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[31]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.387     ; 7.109      ;
; 32.499 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[29]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.387     ; 7.109      ;
; 32.499 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[30]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.387     ; 7.109      ;
; 32.594 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.380     ; 7.021      ;
; 32.707 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.380     ; 6.908      ;
; 32.817 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.380     ; 6.798      ;
; 32.826 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.380     ; 6.789      ;
; 32.830 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[16]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.388     ; 6.777      ;
; 32.830 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[4]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.388     ; 6.777      ;
; 32.830 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[7]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.388     ; 6.777      ;
; 32.830 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[12]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.388     ; 6.777      ;
; 32.830 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[14]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.388     ; 6.777      ;
; 32.830 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[15]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.388     ; 6.777      ;
; 32.830 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[17]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.388     ; 6.777      ;
; 32.831 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.380     ; 6.784      ;
; 32.923 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.384     ; 6.688      ;
; 32.923 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[1] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.384     ; 6.688      ;
; 32.923 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.384     ; 6.688      ;
; 32.923 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[3] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.384     ; 6.688      ;
; 32.942 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.380     ; 6.673      ;
; 32.988 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.383     ; 6.624      ;
; 32.988 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[1] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.383     ; 6.624      ;
; 32.988 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.383     ; 6.624      ;
; 32.988 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[3] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.383     ; 6.624      ;
; 32.988 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[4] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.383     ; 6.624      ;
; 32.988 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[4] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.383     ; 6.624      ;
; 32.988 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[5] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.383     ; 6.624      ;
; 32.988 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[5] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.383     ; 6.624      ;
; 32.988 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[6] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.383     ; 6.624      ;
; 32.988 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[6] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.383     ; 6.624      ;
; 32.988 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[7] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.383     ; 6.624      ;
; 32.988 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[7] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.383     ; 6.624      ;
; 33.417 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.380     ; 6.198      ;
; 33.896 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER    ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.381     ; 5.718      ;
; 34.076 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_start   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.381     ; 5.538      ;
; 34.076 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.381     ; 5.538      ;
; 34.371 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.063     ; 5.561      ;
; 34.408 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 5.526      ;
; 34.408 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 5.526      ;
; 34.408 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 5.526      ;
; 34.409 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 5.525      ;
; 34.409 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 5.525      ;
; 34.410 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 5.524      ;
; 34.412 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 5.522      ;
; 34.416 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 5.518      ;
; 34.417 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 5.517      ;
; 34.418 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 5.516      ;
; 34.419 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 5.515      ;
; 34.428 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.063     ; 5.504      ;
; 34.429 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.063     ; 5.503      ;
; 34.430 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.063     ; 5.502      ;
; 34.432 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.063     ; 5.500      ;
; 34.432 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.063     ; 5.500      ;
; 34.433 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.063     ; 5.499      ;
; 34.440 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.063     ; 5.492      ;
; 34.466 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.062     ; 5.467      ;
; 34.473 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.062     ; 5.460      ;
; 34.503 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 5.432      ;
; 34.503 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 5.432      ;
; 34.503 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 5.432      ;
; 34.504 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 5.431      ;
; 34.504 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 5.431      ;
; 34.505 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 5.430      ;
; 34.507 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 5.428      ;
; 34.509 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.381     ; 5.105      ;
; 34.510 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 5.425      ;
; 34.510 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 5.425      ;
; 34.510 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 5.425      ;
; 34.511 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 5.424      ;
; 34.511 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 5.424      ;
; 34.511 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 5.424      ;
; 34.512 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 5.423      ;
; 34.512 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 5.423      ;
; 34.513 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 5.422      ;
; 34.514 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 5.421      ;
; 34.514 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 5.421      ;
; 34.518 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 5.417      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PCLK_cam'                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.165 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.792      ; 1.144      ;
; 0.169 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.691      ; 1.047      ;
; 0.347 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.792      ; 1.326      ;
; 0.362 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.784      ; 1.333      ;
; 0.369 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.269      ; 0.825      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.577      ;
; 0.385 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.580      ;
; 0.386 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.338      ; 0.911      ;
; 0.396 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.580      ; 1.163      ;
; 0.400 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.580      ; 1.167      ;
; 0.405 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.680      ; 1.272      ;
; 0.415 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.784      ; 1.386      ;
; 0.434 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.683      ; 1.304      ;
; 0.445 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.781      ; 1.413      ;
; 0.445 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.683      ; 1.315      ;
; 0.447 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.439      ; 1.073      ;
; 0.449 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[12]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.792      ; 1.428      ;
; 0.450 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.781      ; 1.418      ;
; 0.472 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.680      ; 1.339      ;
; 0.481 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.680      ; 1.348      ;
; 0.485 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.439      ; 1.111      ;
; 0.487 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; -0.013     ; 0.631      ;
; 0.492 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.044      ; 0.693      ;
; 0.501 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.681      ; 1.369      ;
; 0.515 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.439      ; 1.141      ;
; 0.516 ; cam_wrp:cam_wrp_0|data2fifo[4]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.432      ; 1.135      ;
; 0.518 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.579      ; 1.254      ;
; 0.523 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                 ; cam_wrp:cam_wrp_0|data2fifo[4]                                                                                                                          ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.486      ; 1.166      ;
; 0.523 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                 ; cam_wrp:cam_wrp_0|data2fifo[5]                                                                                                                          ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.486      ; 1.166      ;
; 0.523 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                 ; cam_wrp:cam_wrp_0|data2fifo[2]                                                                                                                          ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.486      ; 1.166      ;
; 0.523 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                 ; cam_wrp:cam_wrp_0|data2fifo[3]                                                                                                                          ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.486      ; 1.166      ;
; 0.523 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                 ; cam_wrp:cam_wrp_0|data2fifo[0]                                                                                                                          ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.486      ; 1.166      ;
; 0.525 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.130      ; 0.812      ;
; 0.527 ; cam_wrp:cam_wrp_0|data2fifo[12]                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.366      ; 1.080      ;
; 0.538 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.681      ; 1.406      ;
; 0.547 ; cam_wrp:cam_wrp_0|data2fifo[13]                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.366      ; 1.100      ;
; 0.559 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.236      ; 0.952      ;
; 0.559 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.236      ; 0.952      ;
; 0.565 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.580      ; 1.332      ;
; 0.572 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.044      ; 0.773      ;
; 0.575 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.044      ; 0.776      ;
; 0.587 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.150      ; 0.894      ;
; 0.589 ; cam_wrp:cam_wrp_0|data2fifo[7]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.088      ; 0.864      ;
; 0.590 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.231      ; 0.978      ;
; 0.590 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                                ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.150      ; 0.897      ;
; 0.592 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.231      ; 0.980      ;
; 0.594 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.074      ; 0.825      ;
; 0.602 ; cam_wrp:cam_wrp_0|data2fifo[6]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.088      ; 0.877      ;
; 0.602 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.344      ; 1.133      ;
; 0.609 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.041      ; 0.807      ;
; 0.612 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.344      ; 1.143      ;
; 0.614 ; cam_wrp:cam_wrp_0|data2fifo[0]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.093      ; 0.894      ;
; 0.621 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.041      ; 0.819      ;
; 0.622 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.041      ; 0.820      ;
; 0.623 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.041      ; 0.821      ;
; 0.625 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.041      ; 0.823      ;
; 0.633 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.781      ; 1.601      ;
; 0.636 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.300      ; 1.123      ;
; 0.643 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.344      ; 1.174      ;
; 0.644 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.792      ; 1.623      ;
; 0.646 ; cam_wrp:cam_wrp_0|data2fifo[2]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.079      ; 0.912      ;
; 0.648 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.792      ; 1.627      ;
; 0.648 ; cam_wrp:cam_wrp_0|data2fifo[3]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.079      ; 0.914      ;
; 0.650 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.580      ; 1.417      ;
; 0.656 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.834      ; 1.677      ;
; 0.658 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.236      ; 1.051      ;
; 0.660 ; cam_wrp:cam_wrp_0|data2fifo[5]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.432      ; 1.279      ;
; 0.661 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.352      ; 1.200      ;
; 0.664 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.344      ; 1.195      ;
; 0.667 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.352      ; 1.206      ;
; 0.669 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.781      ; 1.637      ;
; 0.669 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[0]                                         ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.424      ; 1.250      ;
; 0.675 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.300      ; 1.162      ;
; 0.680 ; cam_wrp:cam_wrp_0|data2fifo[8]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.273      ; 1.140      ;
; 0.681 ; cam_wrp:cam_wrp_0|data2fifo[11]                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; -0.007     ; 0.861      ;
; 0.687 ; cam_wrp:cam_wrp_0|data2fifo[9]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.273      ; 1.147      ;
; 0.688 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.691      ; 1.566      ;
; 0.688 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.041      ; 0.886      ;
; 0.689 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.041      ; 0.887      ;
; 0.693 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.344      ; 1.224      ;
; 0.697 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.236      ; 1.090      ;
; 0.699 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.300      ; 1.186      ;
; 0.701 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.300      ; 1.188      ;
; 0.702 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.236      ; 1.095      ;
; 0.713 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[12]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.781      ; 1.681      ;
; 0.714 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.453      ; 1.354      ;
; 0.718 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.691      ; 1.596      ;
; 0.720 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.580      ; 1.487      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                                                            ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.217 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.447      ; 0.821      ;
; 0.217 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.447      ; 0.821      ;
; 0.341 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 0.577      ;
; 0.357 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.063      ; 0.577      ;
; 0.360 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.063      ; 0.580      ;
; 0.361 ; TOP:neiroset|num[0]              ; TOP:neiroset|num[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.062      ; 0.580      ;
; 0.629 ; TOP:neiroset|mem[2]              ; TOP:neiroset|slvl[0]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.866      ; 1.182      ;
; 0.665 ; TOP:neiroset|mem[3]              ; TOP:neiroset|slvl[0]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.866      ; 1.218      ;
; 0.765 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.062      ; 0.984      ;
; 0.908 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.079      ; 1.144      ;
; 1.153 ; TOP:neiroset|mem[3]              ; TOP:neiroset|slvl[1]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.867      ; 1.707      ;
; 1.213 ; TOP:neiroset|filt[2]             ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.246      ; 2.146      ;
; 1.213 ; TOP:neiroset|filt[2]             ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.246      ; 2.146      ;
; 1.236 ; TOP:neiroset|filt[3]             ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.246      ; 2.169      ;
; 1.236 ; TOP:neiroset|filt[3]             ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.246      ; 2.169      ;
; 1.290 ; TOP:neiroset|filt[0]             ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.246      ; 2.223      ;
; 1.290 ; TOP:neiroset|filt[0]             ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.246      ; 2.223      ;
; 1.297 ; TOP:neiroset|mem[2]              ; TOP:neiroset|slvl[1]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.867      ; 1.851      ;
; 1.440 ; TOP:neiroset|filt[3]             ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.862      ; 1.989      ;
; 1.599 ; TOP:neiroset|filt[2]             ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.862      ; 2.148      ;
; 1.612 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.087      ; 1.856      ;
; 1.612 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.087      ; 1.856      ;
; 1.695 ; TOP:neiroset|filt[0]             ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.862      ; 2.244      ;
; 1.793 ; TOP:neiroset|num[0]              ; TOP:neiroset|num[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.062      ; 2.012      ;
; 1.858 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.064      ; 2.079      ;
; 1.886 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.255      ; 2.828      ;
; 1.886 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.255      ; 2.828      ;
; 1.896 ; TOP:neiroset|num[1]              ; TOP:neiroset|num[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.062      ; 2.115      ;
; 1.898 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.063      ; 2.118      ;
; 1.998 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.255      ; 2.940      ;
; 1.998 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.255      ; 2.940      ;
; 2.019 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.297     ; 1.879      ;
; 2.038 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.871      ; 2.596      ;
; 2.069 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.253      ; 3.009      ;
; 2.087 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.087      ; 2.331      ;
; 2.087 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.087      ; 2.331      ;
; 2.099 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.253      ; 3.039      ;
; 2.104 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.253      ; 3.044      ;
; 2.115 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.253      ; 3.055      ;
; 2.136 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.253      ; 3.076      ;
; 2.145 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.303     ; 1.999      ;
; 2.148 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.871      ; 2.706      ;
; 2.148 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.253      ; 3.088      ;
; 2.190 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.252      ; 3.129      ;
; 2.205 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.087      ; 2.449      ;
; 2.205 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.087      ; 2.449      ;
; 2.224 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.081      ; 2.462      ;
; 2.224 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.081      ; 2.462      ;
; 2.238 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.253      ; 3.178      ;
; 2.271 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.253      ; 3.211      ;
; 2.283 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.253      ; 3.223      ;
; 2.297 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.078      ; 2.532      ;
; 2.300 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.252      ; 3.239      ;
; 2.308 ; TOP:neiroset|num[1]              ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.146      ; 2.131      ;
; 2.313 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.253      ; 3.253      ;
; 2.329 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.253      ; 3.269      ;
; 2.343 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.087      ; 2.587      ;
; 2.343 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.087      ; 2.587      ;
; 2.399 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.297     ; 2.259      ;
; 2.441 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.262      ; 3.390      ;
; 2.452 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.253      ; 3.392      ;
; 2.471 ; TOP:neiroset|num[1]              ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.145      ; 2.293      ;
; 2.494 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.297     ; 2.354      ;
; 2.546 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.084      ; 2.787      ;
; 2.551 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.262      ; 3.500      ;
; 2.581 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.297     ; 2.441      ;
; 2.604 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.078      ; 2.839      ;
; 2.633 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.534      ; 2.844      ;
; 2.633 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.534      ; 2.844      ;
; 2.692 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.534      ; 2.903      ;
; 2.692 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.534      ; 2.903      ;
; 2.699 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.078      ; 2.934      ;
; 2.706 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.262      ; 3.655      ;
; 2.717 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.150      ; 2.544      ;
; 2.743 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.078      ; 2.978      ;
; 2.746 ; TOP:neiroset|num[0]              ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.146      ; 2.569      ;
; 2.750 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.262      ; 3.699      ;
; 2.776 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.150      ; 2.603      ;
; 2.797 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.104      ; 3.058      ;
; 2.803 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.078      ; 3.038      ;
; 2.816 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.262      ; 3.765      ;
; 2.841 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.104      ; 3.102      ;
; 2.842 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.262      ; 3.791      ;
; 2.858 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.104      ; 3.119      ;
; 2.860 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.262      ; 3.809      ;
; 2.866 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.078      ; 3.101      ;
; 2.869 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.531      ; 3.077      ;
; 2.869 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.452      ; 3.478      ;
; 2.869 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.452      ; 3.478      ;
; 2.883 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.078      ; 3.118      ;
; 2.909 ; TOP:neiroset|num[0]              ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.145      ; 2.731      ;
; 2.928 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.531      ; 3.136      ;
; 2.933 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.104      ; 3.194      ;
; 2.952 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.262      ; 3.901      ;
; 2.979 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.451      ; 3.587      ;
; 2.979 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.451      ; 3.587      ;
; 3.047 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.078      ; 3.282      ;
; 3.063 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.078      ; 3.298      ;
; 3.063 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.068      ; 3.288      ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk50'                                                                                                                                                                                                   ;
+-------+----------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.290 ; TOP:neiroset|memorywork:block|dw[67]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a51~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.393      ; 0.870      ;
; 0.297 ; TOP:neiroset|memorywork:block|dw[96]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a51~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.394      ; 0.878      ;
; 0.300 ; TOP:neiroset|memorywork:block|dw[98]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a51~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.393      ; 0.880      ;
; 0.301 ; TOP:neiroset|conv_TOP:conv|res1[0]     ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.383      ; 0.871      ;
; 0.303 ; TOP:neiroset|conv_TOP:conv|res1[1]     ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.383      ; 0.873      ;
; 0.303 ; TOP:neiroset|memorywork:block|dw[69]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a51~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.393      ; 0.883      ;
; 0.304 ; TOP:neiroset|memorywork:block|dw[33]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.873      ;
; 0.304 ; TOP:neiroset|memorywork:block|dw[34]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.873      ;
; 0.304 ; TOP:neiroset|memorywork:block|dw[48]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.381      ; 0.872      ;
; 0.304 ; TOP:neiroset|memorywork:block|dw[91]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.873      ;
; 0.304 ; TOP:neiroset|memorywork:block|dw[70]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a51~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.393      ; 0.884      ;
; 0.306 ; TOP:neiroset|memorywork:block|dw[49]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.381      ; 0.874      ;
; 0.310 ; TOP:neiroset|memorywork:block|dw[90]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.879      ;
; 0.311 ; TOP:neiroset|memorywork:block|dw[46]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.391      ; 0.889      ;
; 0.313 ; TOP:neiroset|memorywork:block|dw[39]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.882      ;
; 0.314 ; TOP:neiroset|memorywork:block|dw[93]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.883      ;
; 0.315 ; TOP:neiroset|memorywork:block|dw[29]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.884      ;
; 0.316 ; TOP:neiroset|conv_TOP:conv|res1[9]     ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a8~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.383      ; 0.886      ;
; 0.316 ; TOP:neiroset|memorywork:block|dw[88]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.885      ;
; 0.316 ; TOP:neiroset|memorywork:block|dw[66]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a51~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.393      ; 0.896      ;
; 0.317 ; TOP:neiroset|memorywork:block|dw[92]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.886      ;
; 0.318 ; TOP:neiroset|memorywork:block|dw[94]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.887      ;
; 0.320 ; TOP:neiroset|memorywork:block|dw[47]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.391      ; 0.898      ;
; 0.324 ; TOP:neiroset|memorywork:block|dw[31]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.893      ;
; 0.327 ; TOP:neiroset|memorywork:block|dw[45]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.381      ; 0.895      ;
; 0.327 ; TOP:neiroset|memorywork:block|dw[53]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a51~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.394      ; 0.908      ;
; 0.329 ; TOP:neiroset|conv_TOP:conv|res1[8]     ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a8~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.384      ; 0.900      ;
; 0.331 ; TOP:neiroset|memorywork:block|dw[72]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.379      ; 0.897      ;
; 0.331 ; TOP:neiroset|memorywork:block|dw[36]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.900      ;
; 0.332 ; TOP:neiroset|memorywork:block|dw[50]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.381      ; 0.900      ;
; 0.332 ; TOP:neiroset|memorywork:block|dw[89]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.901      ;
; 0.332 ; TOP:neiroset|memorywork:block|dw[51]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a51~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.901      ;
; 0.333 ; TOP:neiroset|conv_TOP:conv|res1[5]     ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a4~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.384      ; 0.904      ;
; 0.333 ; TOP:neiroset|memorywork:block|dw[71]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.379      ; 0.899      ;
; 0.336 ; TOP:neiroset|memorywork:block|dw[35]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.905      ;
; 0.337 ; TOP:neiroset|memorywork:block|dw[38]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.906      ;
; 0.337 ; TOP:neiroset|memorywork:block|addrw[2] ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a0~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.377      ; 0.901      ;
; 0.339 ; TOP:neiroset|conv_TOP:conv|res1[11]    ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a10~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.383      ; 0.909      ;
; 0.339 ; TOP:neiroset|memorywork:block|dw[37]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.382      ; 0.908      ;
; 0.343 ; TOP:neiroset|result:result|marker[1]   ; TOP:neiroset|result:result|marker[1]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|result:result|marker[2]   ; TOP:neiroset|result:result|marker[2]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[71] ; TOP:neiroset|memorywork:block|buff[71]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[72] ; TOP:neiroset|memorywork:block|buff[72]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[73] ; TOP:neiroset|memorywork:block|buff[73]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[74] ; TOP:neiroset|memorywork:block|buff[74]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[75] ; TOP:neiroset|memorywork:block|buff[75]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[76] ; TOP:neiroset|memorywork:block|buff[76]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[9]  ; TOP:neiroset|memorywork:block|buff[9]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[10] ; TOP:neiroset|memorywork:block|buff[10]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[20] ; TOP:neiroset|memorywork:block|buff[20]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[21] ; TOP:neiroset|memorywork:block|buff[21]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[88] ; TOP:neiroset|memorywork:block|buff[88]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[89] ; TOP:neiroset|memorywork:block|buff[89]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[90] ; TOP:neiroset|memorywork:block|buff[90]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[91] ; TOP:neiroset|memorywork:block|buff[91]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[92] ; TOP:neiroset|memorywork:block|buff[92]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[93] ; TOP:neiroset|memorywork:block|buff[93]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[94] ; TOP:neiroset|memorywork:block|buff[94]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[66] ; TOP:neiroset|memorywork:block|buff[66]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[67] ; TOP:neiroset|memorywork:block|buff[67]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[68] ; TOP:neiroset|memorywork:block|buff[68]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[69] ; TOP:neiroset|memorywork:block|buff[69]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[70] ; TOP:neiroset|memorywork:block|buff[70]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; TOP:neiroset|memorywork:block|buff[98] ; TOP:neiroset|memorywork:block|buff[98]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.077      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[22] ; TOP:neiroset|memorywork:block|buff[22]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[23] ; TOP:neiroset|memorywork:block|buff[23]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[77] ; TOP:neiroset|memorywork:block|buff[77]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[78] ; TOP:neiroset|memorywork:block|buff[78]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[79] ; TOP:neiroset|memorywork:block|buff[79]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[80] ; TOP:neiroset|memorywork:block|buff[80]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[81] ; TOP:neiroset|memorywork:block|buff[81]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[82] ; TOP:neiroset|memorywork:block|buff[82]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[83] ; TOP:neiroset|memorywork:block|buff[83]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[84] ; TOP:neiroset|memorywork:block|buff[84]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[85] ; TOP:neiroset|memorywork:block|buff[85]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[2]  ; TOP:neiroset|memorywork:block|buff[2]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[3]  ; TOP:neiroset|memorywork:block|buff[3]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[0]  ; TOP:neiroset|memorywork:block|buff[0]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[1]  ; TOP:neiroset|memorywork:block|buff[1]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[11] ; TOP:neiroset|memorywork:block|buff[11]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[12] ; TOP:neiroset|memorywork:block|buff[12]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[13] ; TOP:neiroset|memorywork:block|buff[13]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[14] ; TOP:neiroset|memorywork:block|buff[14]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[28] ; TOP:neiroset|memorywork:block|buff[28]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[30] ; TOP:neiroset|memorywork:block|buff[30]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[32] ; TOP:neiroset|memorywork:block|buff[32]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[86] ; TOP:neiroset|memorywork:block|buff[86]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[87] ; TOP:neiroset|memorywork:block|buff[87]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[95] ; TOP:neiroset|memorywork:block|buff[95]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[97] ; TOP:neiroset|memorywork:block|buff[97]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[60] ; TOP:neiroset|memorywork:block|buff[60]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[61] ; TOP:neiroset|memorywork:block|buff[61]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[64] ; TOP:neiroset|memorywork:block|buff[64]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[4]  ; TOP:neiroset|memorywork:block|buff[4]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[5]  ; TOP:neiroset|memorywork:block|buff[5]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[6]  ; TOP:neiroset|memorywork:block|buff[6]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[7]  ; TOP:neiroset|memorywork:block|buff[7]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[8]  ; TOP:neiroset|memorywork:block|buff[8]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[15] ; TOP:neiroset|memorywork:block|buff[15]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; TOP:neiroset|memorywork:block|buff[16] ; TOP:neiroset|memorywork:block|buff[16]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.076      ; 0.577      ;
+-------+----------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                                            ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.312 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.380      ; 0.879      ;
; 0.314 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.380      ; 0.881      ;
; 0.316 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.380      ; 0.883      ;
; 0.317 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.380      ; 0.884      ;
; 0.324 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.380      ; 0.891      ;
; 0.336 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.380      ; 0.903      ;
; 0.346 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.380      ; 0.913      ;
; 0.354 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.380      ; 0.921      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[0]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[0]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[2]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[2]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[3]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[3]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER                                                                       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE                                                                      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER             ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; strt[2]                                                                                    ; strt[2]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; strt[0]                                                                                    ; strt[0]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; strt[1]                                                                                    ; strt[1]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.061      ; 0.577      ;
; 0.374 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_4                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.593      ;
; 0.381 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|SIOD_oe                                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.600      ;
; 0.383 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_4        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.602      ;
; 0.396 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_START_SIGNAL        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.615      ;
; 0.396 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE                                                                      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.615      ;
; 0.399 ; strt[2]                                                                                    ; strt[0]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.618      ;
; 0.402 ; strt[2]                                                                                    ; strt[1]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.621      ;
; 0.403 ; strt[1]                                                                                    ; strt[2]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.622      ;
; 0.500 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_DONE                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[8]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.719      ;
; 0.517 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[5]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[6]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[4]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[5]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[3]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[4]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[1]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[2]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.736      ;
; 0.519 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[6]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[7]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.738      ;
; 0.521 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.740      ;
; 0.529 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[1]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[1]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.762      ;
; 0.538 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[2]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[2]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 0.771      ;
; 0.554 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.773      ;
; 0.555 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.774      ;
; 0.562 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.781      ;
; 0.565 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_3                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.784      ;
; 0.565 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.784      ;
; 0.566 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_3                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.785      ;
; 0.567 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_2                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.786      ;
; 0.567 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_4                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.786      ;
; 0.569 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_2           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.788      ;
; 0.577 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.796      ;
; 0.581 ; strt[0]                                                                                    ; strt[2]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.800      ;
; 0.583 ; strt[1]                                                                                    ; strt[0]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.802      ;
; 0.583 ; strt[0]                                                                                    ; strt[1]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.802      ;
; 0.591 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD          ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.810      ;
; 0.600 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.819      ;
; 0.605 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD          ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.824      ;
; 0.608 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.827      ;
; 0.610 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD          ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE                                                                      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.829      ;
; 0.612 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.831      ;
; 0.629 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.062      ; 0.848      ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sdram_controller:SDRAM|rd_ready_r'                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.314 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.389      ; 0.890      ;
; 0.344 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.076      ; 0.577      ;
; 0.351 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[10]                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.389      ; 0.927      ;
; 0.357 ; ready                                                                                                                              ; ready                                                                                                                                            ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; hellosoc_top:TFT|start                                                                                                             ; hellosoc_top:TFT|start                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.577      ;
; 0.359 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[9]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.389      ; 0.935      ;
; 0.370 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.590      ;
; 0.380 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.389      ; 0.956      ;
; 0.415 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.635      ;
; 0.418 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.638      ;
; 0.421 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.393      ; 0.971      ;
; 0.473 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.693      ;
; 0.517 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.736      ;
; 0.518 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[2]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.396      ; 1.101      ;
; 0.520 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[12]                                                ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.739      ;
; 0.535 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[10]                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.397      ; 1.119      ;
; 0.537 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[6]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.396      ; 1.120      ;
; 0.541 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[7]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.761      ;
; 0.542 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[9]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.761      ;
; 0.550 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.770      ;
; 0.551 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.389      ; 1.127      ;
; 0.552 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.772      ;
; 0.554 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.397      ; 1.138      ;
; 0.555 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.775      ;
; 0.557 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[6]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.777      ;
; 0.557 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[2]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.777      ;
; 0.559 ; rd_addr[21]                                                                                                                        ; rd_addr[21]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.779      ;
; 0.562 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[6]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.391      ; 1.140      ;
; 0.563 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[8]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.782      ;
; 0.565 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[5]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.785      ;
; 0.569 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.392      ; 1.148      ;
; 0.569 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.396      ; 1.152      ;
; 0.573 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9          ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.793      ;
; 0.574 ; rd_addr[6]                                                                                                                         ; rd_addr[6]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.793      ;
; 0.574 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[8]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.397      ; 1.158      ;
; 0.575 ; rd_addr[15]                                                                                                                        ; rd_addr[15]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.795      ;
; 0.576 ; rd_addr[9]                                                                                                                         ; rd_addr[9]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.795      ;
; 0.576 ; rd_addr[7]                                                                                                                         ; rd_addr[7]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.795      ;
; 0.576 ; rd_addr[11]                                                                                                                        ; rd_addr[11]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.795      ;
; 0.576 ; rd_addr[17]                                                                                                                        ; rd_addr[17]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.796      ;
; 0.577 ; rd_addr[1]                                                                                                                         ; rd_addr[1]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.796      ;
; 0.577 ; rd_addr[13]                                                                                                                        ; rd_addr[13]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.797      ;
; 0.578 ; rd_addr[2]                                                                                                                         ; rd_addr[2]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.797      ;
; 0.578 ; rd_addr[18]                                                                                                                        ; rd_addr[18]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.798      ;
; 0.578 ; rd_addr[23]                                                                                                                        ; rd_addr[23]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.798      ;
; 0.579 ; rd_addr[5]                                                                                                                         ; rd_addr[5]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.798      ;
; 0.579 ; rd_addr[14]                                                                                                                        ; rd_addr[14]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.799      ;
; 0.580 ; rd_addr[3]                                                                                                                         ; rd_addr[3]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.799      ;
; 0.580 ; rd_addr[8]                                                                                                                         ; rd_addr[8]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.799      ;
; 0.580 ; rd_addr[10]                                                                                                                        ; rd_addr[10]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.799      ;
; 0.580 ; rd_addr[16]                                                                                                                        ; rd_addr[16]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.800      ;
; 0.580 ; rd_addr[19]                                                                                                                        ; rd_addr[19]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.800      ;
; 0.580 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.397      ; 1.164      ;
; 0.581 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.392      ; 1.160      ;
; 0.582 ; rd_addr[4]                                                                                                                         ; rd_addr[4]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.801      ;
; 0.582 ; rd_addr[20]                                                                                                                        ; rd_addr[20]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.802      ;
; 0.582 ; rd_addr[22]                                                                                                                        ; rd_addr[22]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.802      ;
; 0.589 ; rd_addr[12]                                                                                                                        ; rd_addr[12]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.809      ;
; 0.591 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.392      ; 1.170      ;
; 0.599 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.819      ;
; 0.600 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[8]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.392      ; 1.179      ;
; 0.601 ; rd_addr[0]                                                                                                                         ; rd_addr[0]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.820      ;
; 0.602 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.393      ; 1.182      ;
; 0.602 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.822      ;
; 0.603 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.393      ; 1.183      ;
; 0.603 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.823      ;
; 0.604 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.824      ;
; 0.606 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.388      ; 1.181      ;
; 0.609 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.829      ;
; 0.619 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.388      ; 1.194      ;
; 0.629 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.388      ; 1.204      ;
; 0.642 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[6]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.387      ; 1.216      ;
; 0.657 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.389      ; 1.233      ;
; 0.661 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.880      ;
; 0.663 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.392      ; 1.242      ;
; 0.666 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[11]                                                ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.885      ;
; 0.702 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.921      ;
; 0.707 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.926      ;
; 0.709 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[6]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|delayed_wrptr_g[6]                                         ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.929      ;
; 0.711 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[10]                                                ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.062      ; 0.930      ;
; 0.712 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; -0.255     ; 0.614      ;
; 0.713 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[10]                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.401      ; 1.301      ;
; 0.723 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.393      ; 1.273      ;
; 0.728 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.397      ; 1.312      ;
; 0.732 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.952      ;
; 0.733 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.953      ;
; 0.740 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                        ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; sdram_controller:SDRAM|busy       ; sdram_controller:SDRAM|rd_ready_r ; -0.500       ; 1.171      ; 1.588      ;
; 0.745 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.063      ; 0.965      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sdram_controller:SDRAM|busy'                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                 ; To Node                                                                                                                                                 ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.343 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.577      ;
; 0.357 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                               ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.577      ;
; 0.372 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.592      ;
; 0.391 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.611      ;
; 0.422 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.642      ;
; 0.472 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.692      ;
; 0.494 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[1]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.714      ;
; 0.501 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.721      ;
; 0.544 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[2]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.763      ;
; 0.555 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.775      ;
; 0.557 ; cam_wrp:cam_wrp_0|sh_write[1]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[1]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.777      ;
; 0.558 ; cam_wrp:cam_wrp_0|sh_write[2]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[2]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.778      ;
; 0.559 ; cam_wrp:cam_wrp_0|sh_write[5]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[5]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.779      ;
; 0.560 ; cam_wrp:cam_wrp_0|sh_write[3]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[3]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.780      ;
; 0.561 ; cam_wrp:cam_wrp_0|addr_sdram[21]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[21]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.780      ;
; 0.562 ; cam_wrp:cam_wrp_0|sh_write[4]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[4]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.782      ;
; 0.571 ; cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.790      ;
; 0.572 ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.792      ;
; 0.573 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.807      ;
; 0.575 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.795      ;
; 0.576 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.795      ;
; 0.576 ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.795      ;
; 0.576 ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.795      ;
; 0.576 ; cam_wrp:cam_wrp_0|addr_sdram[15]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[15]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.795      ;
; 0.577 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.796      ;
; 0.578 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.797      ;
; 0.578 ; cam_wrp:cam_wrp_0|addr_sdram[13]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[13]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.797      ;
; 0.578 ; cam_wrp:cam_wrp_0|addr_sdram[18]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[18]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.797      ;
; 0.578 ; cam_wrp:cam_wrp_0|addr_sdram[17]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[17]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.797      ;
; 0.579 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.798      ;
; 0.579 ; cam_wrp:cam_wrp_0|addr_sdram[23]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[23]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.798      ;
; 0.579 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.813      ;
; 0.580 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.799      ;
; 0.580 ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.799      ;
; 0.580 ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.799      ;
; 0.580 ; cam_wrp:cam_wrp_0|addr_sdram[14]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[14]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.799      ;
; 0.581 ; cam_wrp:cam_wrp_0|addr_sdram[16]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[16]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.800      ;
; 0.581 ; cam_wrp:cam_wrp_0|addr_sdram[19]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[19]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.800      ;
; 0.581 ; cam_wrp:cam_wrp_0|sh_write[0]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[0]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.801      ;
; 0.582 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.801      ;
; 0.582 ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.801      ;
; 0.583 ; cam_wrp:cam_wrp_0|addr_sdram[20]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[20]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.802      ;
; 0.584 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.818      ;
; 0.585 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[2]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.805      ;
; 0.586 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.820      ;
; 0.586 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.820      ;
; 0.587 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.821      ;
; 0.590 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.810      ;
; 0.593 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.812      ;
; 0.597 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.831      ;
; 0.597 ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.817      ;
; 0.600 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 0.834      ;
; 0.601 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.820      ;
; 0.602 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.822      ;
; 0.604 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[2]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.824      ;
; 0.636 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.314      ; 1.137      ;
; 0.655 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.433      ; 1.245      ;
; 0.665 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.321      ; 1.173      ;
; 0.670 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[12] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[9]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.890      ;
; 0.681 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.433      ; 1.271      ;
; 0.682 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.433      ; 1.272      ;
; 0.685 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[11] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[9]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 0.905      ;
; 0.698 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.313      ; 1.198      ;
; 0.705 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[1]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.924      ;
; 0.720 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[0]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.062      ; 0.939      ;
; 0.726 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[7]                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_msb_aeb                                      ; PCLK_cam                    ; sdram_controller:SDRAM|busy ; 0.000        ; 0.359      ; 1.272      ;
; 0.726 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[8]                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_msb_aeb                                      ; PCLK_cam                    ; sdram_controller:SDRAM|busy ; 0.000        ; 0.359      ; 1.272      ;
; 0.732 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.433      ; 1.322      ;
; 0.744 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.433      ; 1.334      ;
; 0.751 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; -0.035     ; 0.903      ;
; 0.755 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; -0.035     ; 0.907      ;
; 0.768 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; -0.035     ; 0.920      ;
; 0.782 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 1.002      ;
; 0.791 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; -0.035     ; 0.943      ;
; 0.793 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; -0.035     ; 0.945      ;
; 0.799 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 1.033      ;
; 0.807 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[3]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 1.027      ;
; 0.808 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 1.042      ;
; 0.808 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[3]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 1.028      ;
; 0.812 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 1.046      ;
; 0.813 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[11]                                          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_msb_aeb                                      ; PCLK_cam                    ; sdram_controller:SDRAM|busy ; 0.000        ; 0.359      ; 1.359      ;
; 0.823 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 1.057      ;
; 0.823 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.077      ; 1.057      ;
; 0.823 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.317      ; 1.327      ;
; 0.827 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.433      ; 1.417      ;
; 0.832 ; cam_wrp:cam_wrp_0|sh_write[1]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[2]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 1.052      ;
; 0.833 ; cam_wrp:cam_wrp_0|sh_write[5]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 1.053      ;
; 0.834 ; cam_wrp:cam_wrp_0|sh_write[3]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[4]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.063      ; 1.054      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                         ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.358 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; pre_v2:grayscale|end_pre                                                                                                          ; pre_v2:grayscale|end_pre                                                                                                                        ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; start_gray                                                                                                                        ; start_gray                                                                                                                                      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; pre_v2:grayscale|j[3]                                                                                                             ; pre_v2:grayscale|j[3]                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; pre_v2:grayscale|j[2]                                                                                                             ; pre_v2:grayscale|j[2]                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; pre_v2:grayscale|j[1]                                                                                                             ; pre_v2:grayscale|j[1]                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.061      ; 0.577      ;
; 0.362 ; pre_v2:grayscale|j[0]                                                                                                             ; pre_v2:grayscale|j[0]                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.061      ; 0.580      ;
; 0.392 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[3]               ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.611      ;
; 0.404 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~portb_address_reg0 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.314      ; 0.905      ;
; 0.405 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.624      ;
; 0.417 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]               ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.636      ;
; 0.417 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.636      ;
; 0.440 ; pre_v2:grayscale|j[0]                                                                                                             ; pre_v2:grayscale|j[1]                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.061      ; 0.658      ;
; 0.474 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.693      ;
; 0.496 ; x_gray[0]                                                                                                                         ; x_gray[1]                                                                                                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.428      ; 1.081      ;
; 0.497 ; x_gray[8]                                                                                                                         ; x_gray[9]                                                                                                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.428      ; 1.082      ;
; 0.507 ; x_gray[3]                                                                                                                         ; x_gray[4]                                                                                                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.428      ; 1.092      ;
; 0.508 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]               ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.727      ;
; 0.508 ; x_gray[9]                                                                                                                         ; x_gray[9]                                                                                                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.742      ;
; 0.519 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]               ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.738      ;
; 0.529 ; x_gray[2]                                                                                                                         ; x_gray[4]                                                                                                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.428      ; 1.114      ;
; 0.530 ; y_gray[9]                                                                                                                         ; y_gray[9]                                                                                                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.061      ; 0.748      ;
; 0.531 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.062      ; 0.750      ;
; 0.535 ; pre_v2:grayscale|sr_data_3_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_3_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.769      ;
; 0.535 ; pre_v2:grayscale|sr_data_15_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_15_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.769      ;
; 0.535 ; pre_v2:grayscale|sr_data_10_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_10_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.769      ;
; 0.536 ; pre_v2:grayscale|sr_data_1_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_1_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.769      ;
; 0.536 ; pre_v2:grayscale|sr_data_2_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.769      ;
; 0.536 ; pre_v2:grayscale|sr_data_3_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_3_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.770      ;
; 0.536 ; pre_v2:grayscale|sr_data_4_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_4_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.769      ;
; 0.536 ; pre_v2:grayscale|sr_data_21_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_21_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.769      ;
; 0.536 ; pre_v2:grayscale|sr_data_0_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_0_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.769      ;
; 0.536 ; pre_v2:grayscale|sr_data_25_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_25_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.769      ;
; 0.536 ; pre_v2:grayscale|sr_data_22_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_22_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.769      ;
; 0.536 ; pre_v2:grayscale|sr_data_23_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_23_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.769      ;
; 0.536 ; pre_v2:grayscale|sr_data_27_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_27_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.769      ;
; 0.536 ; pre_v2:grayscale|sr_data_11_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_11_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.769      ;
; 0.536 ; pre_v2:grayscale|sr_data_12_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_12_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.769      ;
; 0.536 ; pre_v2:grayscale|sr_data_16_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_16_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.769      ;
; 0.536 ; pre_v2:grayscale|sr_data_15_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_15_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.770      ;
; 0.536 ; pre_v2:grayscale|sr_data_13_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_13_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.769      ;
; 0.536 ; pre_v2:grayscale|sr_data_7_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_7_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.769      ;
; 0.536 ; pre_v2:grayscale|sr_data_19_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_19_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.769      ;
; 0.536 ; pre_v2:grayscale|sr_data_20_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_20_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.769      ;
; 0.536 ; pre_v2:grayscale|sr_data_17_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_17_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.769      ;
; 0.536 ; pre_v2:grayscale|sr_data_6_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_6_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.769      ;
; 0.537 ; pre_v2:grayscale|sr_data_2_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.770      ;
; 0.537 ; pre_v2:grayscale|sr_data_3_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_3_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_4_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_4_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.770      ;
; 0.537 ; pre_v2:grayscale|sr_data_21_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_21_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.770      ;
; 0.537 ; pre_v2:grayscale|sr_data_0_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_0_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.770      ;
; 0.537 ; pre_v2:grayscale|sr_data_22_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_22_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.770      ;
; 0.537 ; pre_v2:grayscale|sr_data_27_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_27_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.770      ;
; 0.537 ; pre_v2:grayscale|sr_data_11_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_11_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.770      ;
; 0.537 ; pre_v2:grayscale|sr_data_12_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_12_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.770      ;
; 0.537 ; pre_v2:grayscale|sr_data_16_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_16_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.770      ;
; 0.537 ; pre_v2:grayscale|sr_data_9_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_9_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.770      ;
; 0.537 ; pre_v2:grayscale|sr_data_10_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_10_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_10_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_10_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_14_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_14_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.077      ; 0.771      ;
; 0.537 ; pre_v2:grayscale|sr_data_13_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_13_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.770      ;
; 0.537 ; pre_v2:grayscale|sr_data_7_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_7_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.770      ;
; 0.537 ; pre_v2:grayscale|sr_data_8_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_8_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.075      ; 0.769      ;
; 0.537 ; pre_v2:grayscale|sr_data_20_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_20_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.770      ;
; 0.537 ; pre_v2:grayscale|sr_data_17_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_17_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.770      ;
; 0.537 ; pre_v2:grayscale|sr_data_5_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_5_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.075      ; 0.769      ;
; 0.538 ; pre_v2:grayscale|sr_data_1_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_1_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.771      ;
; 0.538 ; pre_v2:grayscale|sr_data_2_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.771      ;
; 0.538 ; pre_v2:grayscale|sr_data_4_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_4_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.771      ;
; 0.538 ; pre_v2:grayscale|sr_data_0_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_0_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.771      ;
; 0.538 ; pre_v2:grayscale|sr_data_0_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_0_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.771      ;
; 0.538 ; pre_v2:grayscale|sr_data_25_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_25_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.771      ;
; 0.538 ; pre_v2:grayscale|sr_data_25_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_25_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.771      ;
; 0.538 ; pre_v2:grayscale|sr_data_22_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_22_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.771      ;
; 0.538 ; pre_v2:grayscale|sr_data_26_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_26_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.771      ;
; 0.538 ; pre_v2:grayscale|sr_data_26_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_26_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.771      ;
; 0.538 ; pre_v2:grayscale|sr_data_24_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_24_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.075      ; 0.770      ;
; 0.538 ; pre_v2:grayscale|sr_data_27_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_27_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.771      ;
; 0.538 ; pre_v2:grayscale|sr_data_11_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_11_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.771      ;
; 0.538 ; pre_v2:grayscale|sr_data_11_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_11_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.771      ;
; 0.538 ; pre_v2:grayscale|sr_data_12_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_12_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.771      ;
; 0.538 ; pre_v2:grayscale|sr_data_12_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_12_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.771      ;
; 0.538 ; pre_v2:grayscale|sr_data_16_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_16_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.771      ;
; 0.538 ; pre_v2:grayscale|sr_data_9_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_9_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.771      ;
; 0.538 ; pre_v2:grayscale|sr_data_9_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_9_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.771      ;
; 0.538 ; pre_v2:grayscale|sr_data_13_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_13_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.771      ;
; 0.538 ; pre_v2:grayscale|sr_data_8_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_8_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.075      ; 0.770      ;
; 0.538 ; pre_v2:grayscale|sr_data_19_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_19_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.076      ; 0.771      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                              ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.358 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle        ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]  ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]  ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                       ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                      ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ             ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[8]          ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[8]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]  ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.381 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]  ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.600      ;
; 0.397 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]  ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.616      ;
; 0.403 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                      ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.621      ;
; 0.405 ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP          ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.623      ;
; 0.405 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]  ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.624      ;
; 0.409 ; hellosoc_top:TFT|tft_ili9341:tft|state.START                     ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.627      ;
; 0.415 ; hellosoc_top:TFT|tft_ili9341:tft|state.START                     ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.633      ;
; 0.531 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[15]         ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[15]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.749      ;
; 0.535 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[19]         ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[19]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.754      ;
; 0.535 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 1.216      ;
; 0.536 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[20]         ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[20]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.755      ;
; 0.537 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[16]         ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[16]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.756      ;
; 0.542 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[3]          ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[3]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.761      ;
; 0.542 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[5]          ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[5]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.761      ;
; 0.542 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[7]          ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[7]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.761      ;
; 0.543 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[18]         ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[18]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.761      ;
; 0.543 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[12]         ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[12]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.762      ;
; 0.557 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle        ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.776      ;
; 0.560 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.778      ;
; 0.564 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]  ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|tft_sdi         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.783      ;
; 0.570 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.575 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble            ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.591      ; 1.622      ;
; 0.575 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble            ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.591      ; 1.622      ;
; 0.581 ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP          ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.799      ;
; 0.581 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble            ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 1.262      ;
; 0.583 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]               ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.800      ;
; 0.584 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble            ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 1.265      ;
; 0.585 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.804      ;
; 0.585 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.802      ;
; 0.587 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]  ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.806      ;
; 0.587 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble            ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 1.268      ;
; 0.588 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]               ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.805      ;
; 0.588 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble            ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 1.269      ;
; 0.596 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.815      ;
; 0.599 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ             ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.817      ;
; 0.609 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.828      ;
; 0.612 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.831      ;
; 0.615 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.833      ;
; 0.619 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.838      ;
; 0.621 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.840      ;
; 0.633 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.852      ;
; 0.634 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                      ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.852      ;
; 0.650 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ             ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.868      ;
; 0.667 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[17]         ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[17]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.886      ;
; 0.670 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[11]         ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[11]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.889      ;
; 0.675 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[13]         ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[13]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.893      ;
; 0.678 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[6]          ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[6]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.897      ;
; 0.680 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[9]          ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[9]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.899      ;
; 0.683 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0]                      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.902      ;
; 0.684 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4]                      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[4] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.903      ;
; 0.730 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2]                      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.949      ;
; 0.736 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble            ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.591      ; 1.783      ;
; 0.740 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble            ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.591      ; 1.787      ;
; 0.749 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle        ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.968      ;
; 0.752 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6]                      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[6] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.971      ;
; 0.796 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[8] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.019      ;
; 0.808 ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP          ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[15]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.029      ;
; 0.820 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.039      ;
; 0.883 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.102      ;
; 0.883 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.102      ;
; 0.885 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[14]         ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[14]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.104      ;
; 0.887 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle        ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.106      ;
; 0.891 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]  ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.110      ;
; 0.896 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.115      ;
; 0.897 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.116      ;
; 0.899 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.118      ;
; 0.920 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.139      ;
; 0.922 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.141      ;
; 0.957 ; hellosoc_top:TFT|tft_ili9341:tft|state.START                     ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.175      ;
; 0.993 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.212      ;
; 0.995 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.214      ;
; 1.000 ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP          ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[13]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.221      ;
; 1.006 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.225      ;
; 1.009 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.228      ;
; 1.011 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.230      ;
; 1.013 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[14]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.066      ; 1.236      ;
; 1.022 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[11]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.246      ;
; 1.022 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[12]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.246      ;
; 1.029 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.248      ;
; 1.032 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.251      ;
; 1.035 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 1.255      ;
; 1.040 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[20]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.264      ;
; 1.040 ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP          ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[9]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.067      ; 1.264      ;
; 1.040 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.258      ;
; 1.045 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[18]         ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[10]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.263      ;
; 1.045 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]               ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.262      ;
; 1.048 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[10]         ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[10]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.266      ;
; 1.052 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.271      ;
; 1.063 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ             ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.281      ;
; 1.068 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle        ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.287      ;
+-------+------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                       ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.359 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|state[0]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|state[2]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.362 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.378 ; sdram_controller:SDRAM|refresh_cnt[9] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.597      ;
; 0.389 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.607      ;
; 0.520 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.738      ;
; 0.556 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.775      ;
; 0.558 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[1] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.777      ;
; 0.558 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.777      ;
; 0.559 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.560 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.779      ;
; 0.561 ; sdram_controller:SDRAM|refresh_cnt[7] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.780      ;
; 0.562 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.781      ;
; 0.563 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.782      ;
; 0.578 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.797      ;
; 0.589 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.807      ;
; 0.621 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.839      ;
; 0.629 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.847      ;
; 0.678 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.896      ;
; 0.680 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.898      ;
; 0.728 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.946      ;
; 0.729 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.947      ;
; 0.775 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.993      ;
; 0.780 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.998      ;
; 0.830 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.048      ;
; 0.831 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.050      ;
; 0.831 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.049      ;
; 0.832 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.051      ;
; 0.833 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.052      ;
; 0.835 ; sdram_controller:SDRAM|refresh_cnt[7] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.054      ;
; 0.845 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[1] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.064      ;
; 0.847 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.066      ;
; 0.847 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.066      ;
; 0.847 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.066      ;
; 0.849 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.068      ;
; 0.849 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.068      ;
; 0.849 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.068      ;
; 0.850 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.069      ;
; 0.851 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.070      ;
; 0.874 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.092      ;
; 0.883 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.101      ;
; 0.941 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.159      ;
; 0.941 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.160      ;
; 0.942 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.161      ;
; 0.943 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.162      ;
; 0.943 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.162      ;
; 0.944 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.163      ;
; 0.945 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.164      ;
; 0.945 ; sdram_controller:SDRAM|refresh_cnt[7] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.164      ;
; 0.951 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.064      ; 1.172      ;
; 0.957 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.176      ;
; 0.959 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.178      ;
; 0.959 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.178      ;
; 0.959 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.178      ;
; 0.961 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.179      ;
; 0.961 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.180      ;
; 0.961 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.180      ;
; 0.963 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.182      ;
; 0.969 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.187      ;
; 1.053 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.272      ;
; 1.054 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.273      ;
; 1.055 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.274      ;
; 1.055 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.274      ;
; 1.056 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.275      ;
; 1.069 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.288      ;
; 1.071 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.290      ;
; 1.071 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.290      ;
; 1.073 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.292      ;
; 1.073 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.292      ;
; 1.084 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|state[4]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.302      ;
; 1.128 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.346      ;
; 1.142 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.360      ;
; 1.165 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.384      ;
; 1.166 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.385      ;
; 1.168 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.387      ;
; 1.181 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.400      ;
; 1.183 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.402      ;
; 1.183 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.402      ;
; 1.187 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|state[3]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.405      ;
; 1.278 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.497      ;
; 1.293 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.512      ;
; 1.295 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state[2]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.509      ;
; 1.298 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.512      ;
; 1.300 ; sdram_controller:SDRAM|refresh_cnt[9] ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.514      ;
; 1.317 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state[3]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.535      ;
; 1.319 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.534      ;
; 1.397 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state[2]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.611      ;
; 1.400 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.057      ; 1.614      ;
; 1.419 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state[3]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.637      ;
; 1.442 ; cam_wrp:cam_wrp_0|addr_sdram[16]      ; sdram_controller:SDRAM|haddr_r[16]    ; sdram_controller:SDRAM|busy                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.958     ; 0.741      ;
; 1.445 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|state[4]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 1.663      ;
; 1.445 ; cam_wrp:cam_wrp_0|addr_sdram[11]      ; sdram_controller:SDRAM|haddr_r[11]    ; sdram_controller:SDRAM|busy                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.960     ; 0.742      ;
; 1.448 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.663      ;
; 1.449 ; cam_wrp:cam_wrp_0|addr_sdram[19]      ; sdram_controller:SDRAM|haddr_r[19]    ; sdram_controller:SDRAM|busy                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.958     ; 0.748      ;
; 1.464 ; cam_wrp:cam_wrp_0|addr_sdram[18]      ; sdram_controller:SDRAM|haddr_r[18]    ; sdram_controller:SDRAM|busy                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.958     ; 0.763      ;
; 1.464 ; cam_wrp:cam_wrp_0|addr_sdram[17]      ; sdram_controller:SDRAM|haddr_r[17]    ; sdram_controller:SDRAM|busy                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.958     ; 0.763      ;
; 1.465 ; cam_wrp:cam_wrp_0|addr_sdram[2]       ; sdram_controller:SDRAM|haddr_r[2]     ; sdram_controller:SDRAM|busy                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.960     ; 0.762      ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TOP:neiroset|memorywork:block|step[0]'                                                                                                                                                                      ;
+-------+-----------------------------------------+---------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                       ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+---------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.387 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.637      ; 6.223      ;
; 0.470 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.639      ; 6.308      ;
; 0.474 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.622      ; 6.295      ;
; 0.534 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.639      ; 6.372      ;
; 0.543 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.743      ; 6.485      ;
; 0.572 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.912      ; 5.494      ;
; 0.580 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.639      ; 6.418      ;
; 0.630 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.519      ; 6.348      ;
; 0.638 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.018      ; 5.666      ;
; 0.640 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.732      ; 6.571      ;
; 0.642 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.626      ; 6.467      ;
; 0.655 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.914      ; 5.579      ;
; 0.659 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.897      ; 5.566      ;
; 0.661 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.623      ; 6.483      ;
; 0.683 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.620      ; 6.502      ;
; 0.709 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.621      ; 6.529      ;
; 0.713 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.521      ; 6.433      ;
; 0.716 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.007      ; 5.733      ;
; 0.717 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.504      ; 6.420      ;
; 0.720 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.914      ; 5.644      ;
; 0.720 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.627      ; 6.546      ;
; 0.734 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.625      ; 6.558      ;
; 0.765 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.914      ; 5.689      ;
; 0.778 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.521      ; 6.498      ;
; 0.796 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.902      ; 5.708      ;
; 0.802 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.914      ; 5.726      ;
; 0.802 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.614      ; 6.615      ;
; 0.804 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.896      ; 5.710      ;
; 0.807 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.901      ; 5.718      ;
; 0.823 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.505      ; 6.527      ;
; 0.823 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.521      ; 6.543      ;
; 0.831 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.901      ; 5.742      ;
; 0.847 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.912      ; 5.769      ;
; 0.848 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.898      ; 5.756      ;
; 0.850 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.914      ; 5.774      ;
; 0.851 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.897      ; 5.758      ;
; 0.866 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.912      ; 5.788      ;
; 0.868 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.895      ; 5.773      ;
; 0.882 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.509      ; 6.590      ;
; 0.884 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.638      ; 6.721      ;
; 0.890 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.636      ; 6.725      ;
; 0.890 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.508      ; 6.597      ;
; 0.891 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.627      ; 6.717      ;
; 0.896 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.621      ; 6.716      ;
; 0.897 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.638      ; 6.734      ;
; 0.900 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.503      ; 6.602      ;
; 0.911 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.018      ; 5.939      ;
; 0.926 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.502      ; 6.627      ;
; 0.934 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.897      ; 5.841      ;
; 0.938 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.896      ; 5.844      ;
; 0.949 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.914      ; 5.873      ;
; 0.949 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.914      ; 5.873      ;
; 0.953 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.897      ; 5.860      ;
; 0.985 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.519      ; 6.223      ;
; 0.992 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.637      ; 6.348      ;
; 0.994 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.914      ; 5.918      ;
; 1.003 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.018      ; 6.031      ;
; 1.008 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.007      ; 6.025      ;
; 1.013 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.914      ; 5.937      ;
; 1.022 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.018      ; 6.050      ;
; 1.049 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.622      ; 6.870      ;
; 1.059 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.914      ; 5.983      ;
; 1.061 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.912      ; 5.983      ;
; 1.066 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.007      ; 6.083      ;
; 1.068 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.521      ; 6.308      ;
; 1.072 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.504      ; 6.295      ;
; 1.073 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.913      ; 5.996      ;
; 1.075 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.639      ; 6.433      ;
; 1.077 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.896      ; 5.983      ;
; 1.079 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.911      ; 6.000      ;
; 1.079 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.622      ; 6.420      ;
; 1.080 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.902      ; 5.992      ;
; 1.082 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.911      ; 6.003      ;
; 1.086 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.913      ; 6.009      ;
; 1.087 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.503      ; 6.789      ;
; 1.088 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.902      ; 6.000      ;
; 1.092 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.913      ; 6.015      ;
; 1.096 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.743      ; 6.558      ;
; 1.102 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.896      ; 6.008      ;
; 1.102 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.901      ; 6.013      ;
; 1.107 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.520      ; 6.826      ;
; 1.109 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.898      ; 6.017      ;
; 1.111 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.518      ; 6.828      ;
; 1.119 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.007      ; 6.136      ;
; 1.121 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.901      ; 6.032      ;
; 1.130 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.898      ; 6.038      ;
; 1.132 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.913      ; 6.055      ;
; 1.132 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.521      ; 6.372      ;
; 1.136 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.895      ; 6.041      ;
; 1.136 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.911      ; 6.057      ;
; 1.140 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.898      ; 6.048      ;
; 1.140 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.639      ; 6.498      ;
; 1.141 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.625      ; 6.485      ;
; 1.143 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.895      ; 6.048      ;
; 1.162 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.895      ; 6.067      ;
; 1.163 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.509      ; 6.871      ;
; 1.164 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.732      ; 6.615      ;
; 1.169 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.520      ; 6.888      ;
; 1.178 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.521      ; 6.418      ;
; 1.180 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.902      ; 6.092      ;
+-------+-----------------------------------------+---------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'TOP:neiroset|nextstep'                                                                                                                                ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.402 ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.038      ; 0.597      ;
; 0.580 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.038      ; 0.775      ;
; 0.582 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.038      ; 0.777      ;
; 0.586 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.038      ; 0.781      ;
; 0.604 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.038      ; 0.799      ;
; 0.852 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.041      ; 1.050      ;
; 0.854 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.041      ; 1.052      ;
; 0.868 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.041      ; 1.066      ;
; 0.870 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.041      ; 1.068      ;
; 0.870 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.041      ; 1.068      ;
; 0.872 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.041      ; 1.070      ;
; 0.962 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.041      ; 1.160      ;
; 0.964 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.041      ; 1.162      ;
; 0.980 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.041      ; 1.178      ;
; 0.982 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.041      ; 1.180      ;
; 2.600 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[4] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.301     ; 1.476      ;
; 2.600 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[3] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.301     ; 1.476      ;
; 2.600 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[1] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.301     ; 1.476      ;
; 2.600 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[2] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.301     ; 1.476      ;
; 2.600 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[0] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.301     ; 1.476      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                 ;
+--------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node                          ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; -1.493 ; GO_NEIROSET ; TOP:neiroset|lvl[0]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.532      ; 2.318      ;
; -1.493 ; GO_NEIROSET ; TOP:neiroset|lvl[2]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.532      ; 2.318      ;
; -1.493 ; GO_NEIROSET ; TOP:neiroset|lvl[3]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.532      ; 2.318      ;
; -1.493 ; GO_NEIROSET ; TOP:neiroset|lvl[4]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.532      ; 2.318      ;
; -1.493 ; GO_NEIROSET ; TOP:neiroset|lvl[1]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.532      ; 2.318      ;
; -1.369 ; GO_NEIROSET ; TOP:neiroset|slvl[0]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.642      ; 2.496      ;
; -1.305 ; GO_NEIROSET ; TOP:neiroset|slvl[1]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.643      ; 2.433      ;
; -1.123 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[0]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.647      ; 2.255      ;
; -0.794 ; GO_NEIROSET ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.023      ; 2.302      ;
; -0.794 ; GO_NEIROSET ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.023      ; 2.302      ;
; -0.794 ; GO_NEIROSET ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.023      ; 2.302      ;
; -0.794 ; GO_NEIROSET ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.023      ; 2.302      ;
; -0.777 ; GO_NEIROSET ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.013      ; 2.275      ;
; -0.755 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[1]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.015      ; 2.255      ;
; -0.755 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[2]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 1.015      ; 2.255      ;
+--------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                 ;
+-------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node   ; To Node                          ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; 1.092 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[1]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.252      ; 2.031      ;
; 1.092 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[2]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.252      ; 2.031      ;
; 1.114 ; GO_NEIROSET ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.249      ; 2.050      ;
; 1.124 ; GO_NEIROSET ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.259      ; 2.070      ;
; 1.124 ; GO_NEIROSET ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.259      ; 2.070      ;
; 1.124 ; GO_NEIROSET ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.259      ; 2.070      ;
; 1.124 ; GO_NEIROSET ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.259      ; 2.070      ;
; 1.476 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[0]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.868      ; 2.031      ;
; 1.609 ; GO_NEIROSET ; TOP:neiroset|slvl[1]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.864      ; 2.160      ;
; 1.658 ; GO_NEIROSET ; TOP:neiroset|slvl[0]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.863      ; 2.208      ;
; 1.935 ; GO_NEIROSET ; TOP:neiroset|lvl[0]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.786      ; 2.074      ;
; 1.935 ; GO_NEIROSET ; TOP:neiroset|lvl[2]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.786      ; 2.074      ;
; 1.935 ; GO_NEIROSET ; TOP:neiroset|lvl[3]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.786      ; 2.074      ;
; 1.935 ; GO_NEIROSET ; TOP:neiroset|lvl[4]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.786      ; 2.074      ;
; 1.935 ; GO_NEIROSET ; TOP:neiroset|lvl[1]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.786      ; 2.074      ;
+-------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 107
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 15.884 ns




+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                                          ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                  ; Note                                                          ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
; 48.88 MHz  ; 48.88 MHz       ; clk50                                                       ;                                                               ;
; 102.44 MHz ; 102.44 MHz      ; TOP:neiroset|conv_TOP:conv|STOP                             ;                                                               ;
; 145.6 MHz  ; 145.6 MHz       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ;                                                               ;
; 154.27 MHz ; 154.27 MHz      ; TOP:neiroset|memorywork:block|step[0]                       ;                                                               ;
; 162.05 MHz ; 162.05 MHz      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ;                                                               ;
; 199.6 MHz  ; 199.6 MHz       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ;                                                               ;
; 217.58 MHz ; 217.58 MHz      ; sdram_controller:SDRAM|rd_ready_r                           ;                                                               ;
; 243.49 MHz ; 243.49 MHz      ; pll2|altpll_component|auto_generated|pll1|clk[0]            ;                                                               ;
; 258.73 MHz ; 258.73 MHz      ; sdram_controller:SDRAM|busy                                 ;                                                               ;
; 386.25 MHz ; 250.0 MHz       ; PCLK_cam                                                    ; limit due to minimum period restriction (max I/O toggle rate) ;
; 684.93 MHz ; 500.0 MHz       ; TOP:neiroset|nextstep                                       ; limit due to minimum period restriction (tmin)                ;
+------------+-----------------+-------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                    ;
+-------------------------------------------------------------+---------+---------------+
; Clock                                                       ; Slack   ; End Point TNS ;
+-------------------------------------------------------------+---------+---------------+
; clk50                                                       ; -15.897 ; -5435.125     ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -9.747  ; -77.777       ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; -5.171  ; -2400.898     ;
; TOP:neiroset|memorywork:block|step[0]                       ; -5.094  ; -84.214       ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; -4.607  ; -53.373       ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; -3.522  ; -121.104      ;
; sdram_controller:SDRAM|rd_ready_r                           ; -3.045  ; -201.537      ;
; sdram_controller:SDRAM|busy                                 ; -2.865  ; -211.819      ;
; TOP:neiroset|nextstep                                       ; -1.856  ; -9.280        ;
; PCLK_cam                                                    ; -1.589  ; -70.627       ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 33.132  ; 0.000         ;
+-------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                   ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; PCLK_cam                                                    ; 0.172 ; 0.000         ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; 0.204 ; 0.000         ;
; clk50                                                       ; 0.281 ; 0.000         ;
; sdram_controller:SDRAM|busy                                 ; 0.300 ; 0.000         ;
; sdram_controller:SDRAM|rd_ready_r                           ; 0.301 ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.302 ; 0.000         ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; 0.311 ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.312 ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 0.313 ; 0.000         ;
; TOP:neiroset|nextstep                                       ; 0.358 ; 0.000         ;
; TOP:neiroset|memorywork:block|step[0]                       ; 0.454 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                    ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; TOP:neiroset|conv_TOP:conv|STOP ; -1.338 ; -14.851       ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                    ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; TOP:neiroset|conv_TOP:conv|STOP ; 1.135 ; 0.000         ;
+---------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                     ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; PCLK_cam                                                    ; -3.000 ; -119.176      ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; -2.484 ; -24.420       ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; -2.174 ; -659.176      ;
; sdram_controller:SDRAM|busy                                 ; -2.174 ; -152.176      ;
; sdram_controller:SDRAM|rd_ready_r                           ; -2.174 ; -135.176      ;
; TOP:neiroset|nextstep                                       ; -1.000 ; -5.000        ;
; TOP:neiroset|memorywork:block|step[0]                       ; 0.006  ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 3.235  ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 4.743  ; 0.000         ;
; clk50                                                       ; 9.434  ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 19.743 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk50'                                                                                                                                                                                  ;
+---------+--------------------------------------------------------------+----------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                    ; To Node                                      ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------+----------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -15.897 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.920     ; 13.462     ;
; -15.892 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.920     ; 13.457     ;
; -15.798 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.922     ; 13.361     ;
; -15.797 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.920     ; 13.362     ;
; -15.793 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.922     ; 13.356     ;
; -15.792 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.920     ; 13.357     ;
; -15.744 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.918     ; 13.311     ;
; -15.739 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.918     ; 13.306     ;
; -15.734 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.021     ; 13.198     ;
; -15.729 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.021     ; 13.193     ;
; -15.703 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.997     ; 13.191     ;
; -15.703 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.997     ; 13.191     ;
; -15.703 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.997     ; 13.191     ;
; -15.703 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.997     ; 13.191     ;
; -15.703 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.997     ; 13.191     ;
; -15.698 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.922     ; 13.261     ;
; -15.693 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.922     ; 13.256     ;
; -15.644 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.918     ; 13.211     ;
; -15.639 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.918     ; 13.206     ;
; -15.634 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.021     ; 13.098     ;
; -15.629 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.021     ; 13.093     ;
; -15.604 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.999     ; 13.090     ;
; -15.604 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.999     ; 13.090     ;
; -15.604 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.999     ; 13.090     ;
; -15.604 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.999     ; 13.090     ;
; -15.604 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.999     ; 13.090     ;
; -15.557 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[1]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.997     ; 13.045     ;
; -15.550 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.995     ; 13.040     ;
; -15.550 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.995     ; 13.040     ;
; -15.550 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.995     ; 13.040     ;
; -15.550 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.995     ; 13.040     ;
; -15.550 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.995     ; 13.040     ;
; -15.540 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.098     ; 12.927     ;
; -15.540 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.098     ; 12.927     ;
; -15.540 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.098     ; 12.927     ;
; -15.540 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.098     ; 12.927     ;
; -15.540 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.098     ; 12.927     ;
; -15.526 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.049     ; 13.462     ;
; -15.521 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.049     ; 13.457     ;
; -15.514 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.029     ; 12.970     ;
; -15.509 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.029     ; 12.965     ;
; -15.494 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.005     ; 12.974     ;
; -15.484 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.933     ; 13.036     ;
; -15.479 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.933     ; 13.031     ;
; -15.473 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.930     ; 13.028     ;
; -15.468 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.930     ; 13.023     ;
; -15.458 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i[1]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.999     ; 12.944     ;
; -15.457 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.931     ; 13.011     ;
; -15.457 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.916     ; 13.026     ;
; -15.452 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.931     ; 13.006     ;
; -15.452 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.916     ; 13.021     ;
; -15.436 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[8]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.996     ; 12.925     ;
; -15.436 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[9]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.996     ; 12.925     ;
; -15.434 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[5]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.996     ; 12.923     ;
; -15.433 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[2]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.996     ; 12.922     ;
; -15.433 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[4]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.996     ; 12.922     ;
; -15.432 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[0]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.996     ; 12.921     ;
; -15.427 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.051     ; 13.361     ;
; -15.426 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.049     ; 13.362     ;
; -15.422 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.051     ; 13.356     ;
; -15.421 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.049     ; 13.357     ;
; -15.414 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.029     ; 12.870     ;
; -15.409 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.029     ; 12.865     ;
; -15.404 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|i[1]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.995     ; 12.894     ;
; -15.395 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.007     ; 12.873     ;
; -15.394 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i[1]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.098     ; 12.781     ;
; -15.384 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.933     ; 12.936     ;
; -15.379 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.933     ; 12.931     ;
; -15.373 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.047     ; 13.311     ;
; -15.373 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.930     ; 12.928     ;
; -15.368 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.047     ; 13.306     ;
; -15.368 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.930     ; 12.923     ;
; -15.363 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.150     ; 13.198     ;
; -15.360 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[6]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.997     ; 12.848     ;
; -15.358 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.150     ; 13.193     ;
; -15.357 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.931     ; 12.911     ;
; -15.357 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.916     ; 12.926     ;
; -15.355 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[7]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.997     ; 12.843     ;
; -15.352 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.931     ; 12.906     ;
; -15.352 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.916     ; 12.921     ;
; -15.341 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.003     ; 12.823     ;
; -15.337 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i[8]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.998     ; 12.824     ;
; -15.337 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i[9]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.998     ; 12.824     ;
; -15.335 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i[5]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.998     ; 12.822     ;
; -15.334 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i[2]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.998     ; 12.821     ;
; -15.334 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i[4]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.998     ; 12.821     ;
; -15.333 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i[0]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.998     ; 12.820     ;
; -15.332 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.126     ; 13.191     ;
; -15.332 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.126     ; 13.191     ;
; -15.332 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.126     ; 13.191     ;
; -15.332 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.126     ; 13.191     ;
; -15.332 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.126     ; 13.191     ;
; -15.331 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.106     ; 12.710     ;
; -15.327 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.051     ; 13.261     ;
; -15.327 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.933     ; 12.879     ;
; -15.322 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 1.000        ; -3.051     ; 13.256     ;
; -15.322 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.933     ; 12.874     ;
; -15.320 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.106     ; 12.699     ;
; -15.320 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9] ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.106     ; 12.699     ;
; -15.320 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -3.106     ; 12.699     ;
+---------+--------------------------------------------------------------+----------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                       ;
+--------+---------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                     ; Launch Clock                                          ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -9.747 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.084     ; 7.608      ;
; -9.746 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.084     ; 7.607      ;
; -9.746 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.084     ; 7.607      ;
; -9.744 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.084     ; 7.605      ;
; -9.728 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.084     ; 7.589      ;
; -9.727 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.084     ; 7.588      ;
; -9.727 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.084     ; 7.588      ;
; -9.725 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.084     ; 7.586      ;
; -9.724 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.084     ; 7.585      ;
; -9.723 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.084     ; 7.584      ;
; -9.723 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.084     ; 7.584      ;
; -9.721 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.084     ; 7.582      ;
; -9.538 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.084     ; 7.399      ;
; -9.537 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.084     ; 7.398      ;
; -9.537 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.084     ; 7.398      ;
; -9.535 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.084     ; 7.396      ;
; -9.532 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.770     ; 7.707      ;
; -9.526 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.770     ; 7.701      ;
; -9.525 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.770     ; 7.700      ;
; -9.525 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.770     ; 7.700      ;
; -9.513 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.770     ; 7.688      ;
; -9.509 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.770     ; 7.684      ;
; -9.507 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.770     ; 7.682      ;
; -9.506 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.770     ; 7.681      ;
; -9.506 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.770     ; 7.681      ;
; -9.503 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.770     ; 7.678      ;
; -9.502 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.770     ; 7.677      ;
; -9.502 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.770     ; 7.677      ;
; -9.466 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.084     ; 7.327      ;
; -9.465 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.084     ; 7.326      ;
; -9.465 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.084     ; 7.326      ;
; -9.463 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.084     ; 7.324      ;
; -9.394 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.084     ; 7.255      ;
; -9.393 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.084     ; 7.254      ;
; -9.393 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.084     ; 7.254      ;
; -9.391 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.084     ; 7.252      ;
; -9.323 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.770     ; 7.498      ;
; -9.317 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.770     ; 7.492      ;
; -9.316 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.770     ; 7.491      ;
; -9.316 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.770     ; 7.491      ;
; -9.311 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.084     ; 7.172      ;
; -9.310 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.084     ; 7.171      ;
; -9.310 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.084     ; 7.171      ;
; -9.308 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.084     ; 7.169      ;
; -9.256 ; hellosoc_top:TFT|x_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.100     ; 7.101      ;
; -9.255 ; hellosoc_top:TFT|x_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.100     ; 7.100      ;
; -9.255 ; hellosoc_top:TFT|x_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.100     ; 7.100      ;
; -9.253 ; hellosoc_top:TFT|x_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.100     ; 7.098      ;
; -9.251 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.770     ; 7.426      ;
; -9.245 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.770     ; 7.420      ;
; -9.244 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.770     ; 7.419      ;
; -9.244 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.770     ; 7.419      ;
; -9.223 ; hellosoc_top:TFT|x_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.100     ; 7.068      ;
; -9.222 ; hellosoc_top:TFT|x_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.100     ; 7.067      ;
; -9.222 ; hellosoc_top:TFT|x_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.100     ; 7.067      ;
; -9.220 ; hellosoc_top:TFT|x_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.100     ; 7.065      ;
; -9.202 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.770     ; 7.377      ;
; -9.191 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.770     ; 7.366      ;
; -9.190 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.770     ; 7.365      ;
; -9.189 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.770     ; 7.364      ;
; -9.176 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.084     ; 7.037      ;
; -9.176 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.084     ; 7.037      ;
; -9.171 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.084     ; 7.032      ;
; -9.170 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.084     ; 7.031      ;
; -9.166 ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.100     ; 7.011      ;
; -9.165 ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.100     ; 7.010      ;
; -9.165 ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.100     ; 7.010      ;
; -9.163 ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.100     ; 7.008      ;
; -9.104 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.100     ; 6.949      ;
; -9.103 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.100     ; 6.948      ;
; -9.103 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.100     ; 6.948      ;
; -9.101 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.100     ; 6.946      ;
; -9.099 ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.100     ; 6.944      ;
; -9.098 ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.100     ; 6.943      ;
; -9.098 ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.100     ; 6.943      ;
; -9.096 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.770     ; 7.271      ;
; -9.096 ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.100     ; 6.941      ;
; -9.090 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.770     ; 7.265      ;
; -9.089 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.770     ; 7.264      ;
; -9.089 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.770     ; 7.264      ;
; -9.073 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.084     ; 6.934      ;
; -9.072 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.084     ; 6.933      ;
; -9.072 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.084     ; 6.933      ;
; -9.070 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.084     ; 6.931      ;
; -9.041 ; hellosoc_top:TFT|x_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.786     ; 7.200      ;
; -9.035 ; hellosoc_top:TFT|x_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.786     ; 7.194      ;
; -9.034 ; hellosoc_top:TFT|x_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.786     ; 7.193      ;
; -9.034 ; hellosoc_top:TFT|x_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.786     ; 7.193      ;
; -9.008 ; hellosoc_top:TFT|x_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.786     ; 7.167      ;
; -9.006 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.084     ; 6.867      ;
; -9.006 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.084     ; 6.867      ;
; -9.002 ; hellosoc_top:TFT|x_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.786     ; 7.161      ;
; -9.001 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.084     ; 6.862      ;
; -9.001 ; hellosoc_top:TFT|x_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.786     ; 7.160      ;
; -9.001 ; hellosoc_top:TFT|x_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.786     ; 7.160      ;
; -9.000 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -3.084     ; 6.861      ;
; -8.992 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.770     ; 7.167      ;
; -8.981 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.770     ; 7.156      ;
; -8.980 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.770     ; 7.155      ;
; -8.979 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.770     ; 7.154      ;
+--------+---------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                           ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -5.171 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.254      ; 6.420      ;
; -5.144 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_1_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.033      ; 6.172      ;
; -5.107 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_23_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.027      ; 6.129      ;
; -5.101 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.251      ; 6.347      ;
; -5.088 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_17_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.030      ; 6.113      ;
; -5.083 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_20_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.034      ; 6.112      ;
; -5.078 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_8_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.032      ; 6.105      ;
; -5.076 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.251      ; 6.322      ;
; -5.070 ; y_gray[0]                                                                                                             ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.254      ; 6.319      ;
; -5.064 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.251      ; 6.310      ;
; -5.060 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_11_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.027      ; 6.082      ;
; -5.057 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_2_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.041      ; 6.093      ;
; -5.056 ; pre_v2:grayscale|j[4]                                                                                                 ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.252      ; 6.303      ;
; -5.055 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_4_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.038      ; 6.088      ;
; -5.054 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_24_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.029      ; 6.078      ;
; -5.049 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_14_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.056      ; 6.100      ;
; -5.046 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_13_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.030      ; 6.071      ;
; -5.044 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_21_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.036      ; 6.075      ;
; -5.044 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_1_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.033      ; 6.072      ;
; -5.027 ; y_gray[8]                                                                                                             ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.254      ; 6.276      ;
; -5.026 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_1_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.033      ; 6.054      ;
; -5.018 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_16_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.053      ; 6.066      ;
; -5.007 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_23_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.027      ; 6.029      ;
; -4.999 ; y_gray[2]                                                                                                             ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.254      ; 6.248      ;
; -4.992 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_27_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.029      ; 6.016      ;
; -4.989 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_23_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.027      ; 6.011      ;
; -4.988 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_17_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.030      ; 6.013      ;
; -4.983 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_20_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.034      ; 6.012      ;
; -4.978 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_8_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.032      ; 6.005      ;
; -4.970 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_17_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.030      ; 5.995      ;
; -4.965 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_20_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.034      ; 5.994      ;
; -4.965 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_14_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.056      ; 6.016      ;
; -4.960 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_8_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.032      ; 5.987      ;
; -4.960 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_11_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.027      ; 5.982      ;
; -4.958 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_1_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.039      ; 5.992      ;
; -4.957 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_2_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.041      ; 5.993      ;
; -4.955 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_4_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.038      ; 5.988      ;
; -4.955 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[3]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.281      ; 6.231      ;
; -4.955 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[2]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.281      ; 6.231      ;
; -4.954 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_24_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.029      ; 5.978      ;
; -4.949 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_14_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.056      ; 6.000      ;
; -4.946 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_13_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.030      ; 5.971      ;
; -4.946 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.251      ; 6.192      ;
; -4.944 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_21_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.036      ; 5.975      ;
; -4.944 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_1_0[12]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.033      ; 5.972      ;
; -4.942 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_11_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.027      ; 5.964      ;
; -4.939 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_2_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.041      ; 5.975      ;
; -4.937 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_4_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.038      ; 5.970      ;
; -4.936 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_24_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.029      ; 5.960      ;
; -4.928 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_13_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.030      ; 5.953      ;
; -4.926 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_21_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.036      ; 5.957      ;
; -4.926 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_1_0[13]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.033      ; 5.954      ;
; -4.921 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_23_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.033      ; 5.949      ;
; -4.918 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_16_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.053      ; 5.966      ;
; -4.916 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[8]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.263      ; 6.174      ;
; -4.916 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[7]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.263      ; 6.174      ;
; -4.907 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_23_0[12] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.027      ; 5.929      ;
; -4.907 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_26_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.029      ; 5.931      ;
; -4.906 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_1_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.033      ; 5.934      ;
; -4.904 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[9]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.258      ; 6.157      ;
; -4.902 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_17_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.036      ; 5.933      ;
; -4.900 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_16_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.053      ; 5.948      ;
; -4.897 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_20_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.040      ; 5.932      ;
; -4.892 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_8_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.038      ; 5.925      ;
; -4.892 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_27_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.029      ; 5.916      ;
; -4.892 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.254      ; 6.141      ;
; -4.889 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_15_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.055      ; 5.939      ;
; -4.889 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_27_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.029      ; 5.913      ;
; -4.889 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_23_0[13] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.027      ; 5.911      ;
; -4.888 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_17_0[12] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.030      ; 5.913      ;
; -4.886 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_0_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.038      ; 5.919      ;
; -4.885 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[3]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.278      ; 6.158      ;
; -4.885 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[2]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.278      ; 6.158      ;
; -4.883 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_20_0[12] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.034      ; 5.912      ;
; -4.878 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_8_0[12]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.032      ; 5.905      ;
; -4.877 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_5_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.027      ; 5.899      ;
; -4.874 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_11_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.033      ; 5.902      ;
; -4.871 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_2_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.047      ; 5.913      ;
; -4.871 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_3_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.038      ; 5.904      ;
; -4.870 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_17_0[13] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.030      ; 5.895      ;
; -4.869 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_4_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.044      ; 5.908      ;
; -4.869 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_23_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.027      ; 5.891      ;
; -4.869 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.264      ; 6.128      ;
; -4.868 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_24_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.035      ; 5.898      ;
; -4.868 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_25_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.035      ; 5.898      ;
; -4.867 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[6]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.264      ; 6.126      ;
; -4.866 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[10]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.264      ; 6.125      ;
; -4.865 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_6_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.029      ; 5.889      ;
; -4.865 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_20_0[13] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.034      ; 5.894      ;
; -4.865 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_14_0[13] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.056      ; 5.916      ;
; -4.863 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_14_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.062      ; 5.920      ;
; -4.860 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_13_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.036      ; 5.891      ;
; -4.860 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_8_0[13]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.032      ; 5.887      ;
; -4.860 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_11_0[12] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.027      ; 5.882      ;
; -4.860 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[3]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.278      ; 6.133      ;
; -4.860 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[2]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.278      ; 6.133      ;
; -4.858 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_21_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.042      ; 5.895      ;
; -4.858 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_1_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.039      ; 5.892      ;
; -4.858 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_10_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.040      ; 5.893      ;
; -4.858 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_17_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.030      ; 5.883      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TOP:neiroset|memorywork:block|step[0]'                                                                                                                                                       ;
+--------+-----------------------------------------+---------------------------------------------------------------+-----------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                       ; Launch Clock          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+---------------------------------------------------------------+-----------------------+---------------------------------------+--------------+------------+------------+
; -5.094 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.350      ; 7.229      ;
; -4.972 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.368      ; 7.136      ;
; -4.912 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.356      ; 7.059      ;
; -4.900 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.458      ; 7.034      ;
; -4.895 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.350      ; 7.024      ;
; -4.884 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.367      ; 7.023      ;
; -4.862 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.350      ; 6.997      ;
; -4.857 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.366      ; 7.012      ;
; -4.845 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.349      ; 6.989      ;
; -4.821 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.363      ; 6.977      ;
; -4.819 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.353      ; 6.965      ;
; -4.817 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.356      ; 6.943      ;
; -4.776 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.365      ; 6.918      ;
; -4.740 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.368      ; 6.904      ;
; -4.702 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.356      ; 6.849      ;
; -4.652 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.367      ; 6.791      ;
; -4.640 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.364      ; 6.931      ;
; -4.625 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.366      ; 6.780      ;
; -4.613 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.349      ; 6.757      ;
; -4.587 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.353      ; 6.733      ;
; -4.555 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.355      ; 6.685      ;
; -4.553 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.352      ; 6.681      ;
; -4.548 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.365      ; 6.690      ;
; -4.540 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.363      ; 6.696      ;
; -4.521 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.450      ; 6.645      ;
; -4.494 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.368      ; 6.658      ;
; -4.432 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.350      ; 6.567      ;
; -4.413 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.364      ; 6.704      ;
; -4.359 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.585      ; 7.229      ;
; -4.312 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.368      ; 6.476      ;
; -4.305 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.352      ; 6.433      ;
; -4.302 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.356      ; 6.449      ;
; -4.301 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.355      ; 6.431      ;
; -4.272 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.350      ; 6.401      ;
; -4.255 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.450      ; 6.379      ;
; -4.242 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.368      ; 6.406      ;
; -4.240 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.458      ; 6.374      ;
; -4.239 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.356      ; 6.365      ;
; -4.237 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.603      ; 7.136      ;
; -4.237 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.367      ; 6.376      ;
; -4.207 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.366      ; 6.362      ;
; -4.183 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.349      ; 6.327      ;
; -4.177 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.591      ; 7.059      ;
; -4.165 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.693      ; 7.034      ;
; -4.161 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.353      ; 6.307      ;
; -4.160 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.585      ; 7.024      ;
; -4.149 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.602      ; 7.023      ;
; -4.148 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.365      ; 6.290      ;
; -4.140 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.363      ; 6.296      ;
; -4.127 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.585      ; 6.997      ;
; -4.122 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.601      ; 7.012      ;
; -4.110 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.584      ; 6.989      ;
; -4.086 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.598      ; 6.977      ;
; -4.084 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.588      ; 6.965      ;
; -4.082 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.591      ; 6.943      ;
; -4.041 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.600      ; 6.918      ;
; -4.013 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.364      ; 6.304      ;
; -4.005 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.603      ; 6.904      ;
; -3.967 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.591      ; 6.849      ;
; -3.917 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.602      ; 6.791      ;
; -3.905 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.599      ; 6.931      ;
; -3.905 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.352      ; 6.033      ;
; -3.891 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.355      ; 6.021      ;
; -3.890 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.601      ; 6.780      ;
; -3.878 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.584      ; 6.757      ;
; -3.864 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.350      ; 5.993      ;
; -3.852 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.588      ; 6.733      ;
; -3.837 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.368      ; 6.001      ;
; -3.830 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.458      ; 5.964      ;
; -3.825 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.450      ; 5.949      ;
; -3.820 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.590      ; 6.685      ;
; -3.818 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.587      ; 6.681      ;
; -3.813 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.600      ; 6.690      ;
; -3.809 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.356      ; 5.935      ;
; -3.805 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.598      ; 6.696      ;
; -3.786 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.685      ; 6.645      ;
; -3.759 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.603      ; 6.658      ;
; -3.697 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.585      ; 6.567      ;
; -3.678 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.599      ; 6.704      ;
; -3.577 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.603      ; 6.476      ;
; -3.570 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.587      ; 6.433      ;
; -3.567 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.591      ; 6.449      ;
; -3.566 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.590      ; 6.431      ;
; -3.537 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.585      ; 6.401      ;
; -3.520 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.685      ; 6.379      ;
; -3.507 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.603      ; 6.406      ;
; -3.505 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.693      ; 6.374      ;
; -3.504 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.591      ; 6.365      ;
; -3.502 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.602      ; 6.376      ;
; -3.472 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.601      ; 6.362      ;
; -3.448 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.584      ; 6.327      ;
; -3.426 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.588      ; 6.307      ;
; -3.413 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.600      ; 6.290      ;
; -3.405 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.598      ; 6.296      ;
; -3.278 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.599      ; 6.304      ;
; -3.187 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.674      ; 6.666      ;
; -3.180 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.674      ; 6.659      ;
; -3.170 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.587      ; 6.033      ;
; -3.156 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 2.590      ; 6.021      ;
; -3.142 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 3.782      ; 6.620      ;
+--------+-----------------------------------------+---------------------------------------------------------------+-----------------------+---------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                                                             ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -4.607 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.158     ; 5.268      ;
; -4.572 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.158     ; 5.233      ;
; -4.556 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.158     ; 5.217      ;
; -4.523 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.157     ; 5.185      ;
; -4.488 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.157     ; 5.150      ;
; -4.472 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.157     ; 5.134      ;
; -4.430 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.158     ; 5.091      ;
; -4.381 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.152     ; 4.548      ;
; -4.360 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.152     ; 4.527      ;
; -4.346 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.152     ; 4.513      ;
; -4.346 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.157     ; 5.008      ;
; -4.330 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.152     ; 4.497      ;
; -4.325 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.152     ; 4.492      ;
; -4.309 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.152     ; 4.476      ;
; -4.204 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.152     ; 4.371      ;
; -4.183 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.152     ; 4.350      ;
; -3.926 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.520     ; 4.225      ;
; -3.891 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.520     ; 4.190      ;
; -3.887 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.426      ; 4.622      ;
; -3.875 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.520     ; 4.174      ;
; -3.852 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.426      ; 4.587      ;
; -3.841 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.520     ; 4.140      ;
; -3.836 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.426      ; 4.571      ;
; -3.806 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.520     ; 4.105      ;
; -3.804 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.497     ; 4.126      ;
; -3.790 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.520     ; 4.089      ;
; -3.782 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.426      ; 4.517      ;
; -3.769 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.497     ; 4.091      ;
; -3.753 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.497     ; 4.075      ;
; -3.749 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.520     ; 4.048      ;
; -3.747 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.426      ; 4.482      ;
; -3.735 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.520     ; 4.034      ;
; -3.731 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.426      ; 4.466      ;
; -3.727 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.265      ; 4.987      ;
; -3.710 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.426      ; 4.445      ;
; -3.707 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.158     ; 4.368      ;
; -3.700 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.520     ; 3.999      ;
; -3.684 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.520     ; 3.983      ;
; -3.664 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.520     ; 3.963      ;
; -3.643 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.266      ; 4.904      ;
; -3.635 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.265      ; 4.895      ;
; -3.633 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.265      ; 4.893      ;
; -3.626 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.497     ; 3.948      ;
; -3.623 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.157     ; 4.285      ;
; -3.605 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.426      ; 4.340      ;
; -3.590 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.265      ; 4.850      ;
; -3.558 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.520     ; 3.857      ;
; -3.551 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.266      ; 4.812      ;
; -3.549 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.266      ; 4.810      ;
; -3.506 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.266      ; 4.767      ;
; -3.500 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.272      ; 4.267      ;
; -3.481 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.152     ; 3.648      ;
; -3.479 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.272      ; 4.246      ;
; -3.460 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; -0.152     ; 3.627      ;
; -3.408 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.272      ; 4.175      ;
; -3.406 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.272      ; 4.173      ;
; -3.387 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.272      ; 4.154      ;
; -3.385 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.272      ; 4.152      ;
; -3.363 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.272      ; 4.130      ;
; -3.342 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.272      ; 4.109      ;
; -3.166 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.417      ; 3.892      ;
; -3.131 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.417      ; 3.857      ;
; -3.115 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.417      ; 3.841      ;
; -3.018 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.069     ; 3.944      ;
; -2.993 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.863      ; 4.341      ;
; -2.989 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.417      ; 3.715      ;
; -2.987 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[1]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.426      ; 3.722      ;
; -2.986 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.051     ; 3.930      ;
; -2.983 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.417      ; 3.709      ;
; -2.960 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.520     ; 3.259      ;
; -2.956 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.272      ; 4.223      ;
; -2.956 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.272      ; 4.223      ;
; -2.948 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.417      ; 3.674      ;
; -2.941 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.520     ; 3.240      ;
; -2.933 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.069     ; 3.859      ;
; -2.932 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.417      ; 3.658      ;
; -2.926 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.069     ; 3.852      ;
; -2.925 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.520     ; 3.224      ;
; -2.924 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.074     ; 3.845      ;
; -2.924 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.069     ; 3.850      ;
; -2.909 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.520     ; 3.208      ;
; -2.902 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.050     ; 3.847      ;
; -2.901 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.863      ; 4.249      ;
; -2.899 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.863      ; 4.247      ;
; -2.888 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.863      ; 4.236      ;
; -2.886 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.417      ; 3.612      ;
; -2.882 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[1]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.426      ; 3.617      ;
; -2.881 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.069     ; 3.807      ;
; -2.872 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.273      ; 4.140      ;
; -2.872 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.273      ; 4.140      ;
; -2.856 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.863      ; 4.204      ;
; -2.851 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.417      ; 3.577      ;
; -2.841 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.069     ; 3.767      ;
; -2.839 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.069     ; 3.765      ;
; -2.835 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.417      ; 3.561      ;
; -2.832 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.074     ; 3.753      ;
; -2.830 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.074     ; 3.751      ;
; -2.827 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.069     ; 3.753      ;
; -2.806 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.417      ; 3.532      ;
; -2.796 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.863      ; 4.144      ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                              ; Launch Clock                      ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------+--------------------------------------------------+--------------+------------+------------+
; -3.522 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|state[3]      ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.609     ; 1.868      ;
; -3.187 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[0]  ; sdram_controller:SDRAM|wr_data_r[0]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.536     ; 1.606      ;
; -3.166 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[6]  ; sdram_controller:SDRAM|wr_data_r[6]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.537     ; 1.584      ;
; -3.162 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[11] ; sdram_controller:SDRAM|wr_data_r[11] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.538     ; 1.579      ;
; -3.137 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[10] ; sdram_controller:SDRAM|wr_data_r[10] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.538     ; 1.554      ;
; -3.134 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[7]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.304     ; 1.785      ;
; -3.127 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[22]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.290     ; 1.792      ;
; -3.124 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[19]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.290     ; 1.789      ;
; -3.124 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[17]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.290     ; 1.789      ;
; -3.123 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[16]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.290     ; 1.788      ;
; -3.123 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[12]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.290     ; 1.788      ;
; -3.114 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[18]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.290     ; 1.779      ;
; -3.111 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[14] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.313     ; 1.753      ;
; -3.111 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[15] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.313     ; 1.753      ;
; -3.111 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[13] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.313     ; 1.753      ;
; -3.111 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[4]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.313     ; 1.753      ;
; -3.111 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[5]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.313     ; 1.753      ;
; -3.107 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; sdram_controller:SDRAM|wr_data_r[1]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.536     ; 1.526      ;
; -3.083 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[3]  ; sdram_controller:SDRAM|wr_data_r[3]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.536     ; 1.502      ;
; -3.067 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[8]  ; sdram_controller:SDRAM|wr_data_r[8]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.534     ; 1.488      ;
; -2.996 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[20]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.290     ; 1.661      ;
; -2.995 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[23]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.290     ; 1.660      ;
; -2.994 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[15]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.290     ; 1.659      ;
; -2.993 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[13]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.290     ; 1.658      ;
; -2.989 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[14]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.290     ; 1.654      ;
; -2.982 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[9]  ; sdram_controller:SDRAM|wr_data_r[9]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.534     ; 1.403      ;
; -2.974 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[12] ; sdram_controller:SDRAM|wr_data_r[12] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.528     ; 1.401      ;
; -2.964 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[7]  ; sdram_controller:SDRAM|wr_data_r[7]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.530     ; 1.389      ;
; -2.920 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[11]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.293     ; 1.582      ;
; -2.920 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[6]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.293     ; 1.582      ;
; -2.919 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[9]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.293     ; 1.581      ;
; -2.916 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[1]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.293     ; 1.578      ;
; -2.915 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[7]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.293     ; 1.577      ;
; -2.914 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[5]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.293     ; 1.576      ;
; -2.912 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[10]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.293     ; 1.574      ;
; -2.903 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[2]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.293     ; 1.565      ;
; -2.895 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; sdram_controller:SDRAM|wr_data_r[2]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.536     ; 1.314      ;
; -2.867 ; rd_addr[2]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[2]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.929     ; 0.893      ;
; -2.866 ; rd_addr[18]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[18]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.928     ; 0.893      ;
; -2.866 ; rd_addr[16]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[16]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.928     ; 0.893      ;
; -2.865 ; rd_addr[19]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[19]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.928     ; 0.892      ;
; -2.862 ; rd_addr[12]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[12]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.928     ; 0.889      ;
; -2.846 ; rd_addr[11]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[11]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.929     ; 0.872      ;
; -2.843 ; rd_addr[22]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[22]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.928     ; 0.870      ;
; -2.843 ; rd_addr[17]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[17]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.928     ; 0.870      ;
; -2.838 ; rd_addr[0]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[0]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.929     ; 0.864      ;
; -2.833 ; rd_addr[4]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[4]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.922     ; 0.866      ;
; -2.827 ; rd_addr[6]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[6]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.929     ; 0.853      ;
; -2.818 ; rd_addr[1]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[1]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.929     ; 0.844      ;
; -2.803 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[4]  ; sdram_controller:SDRAM|wr_data_r[4]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.530     ; 1.228      ;
; -2.791 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[5]  ; sdram_controller:SDRAM|wr_data_r[5]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.530     ; 1.216      ;
; -2.779 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[15] ; sdram_controller:SDRAM|wr_data_r[15] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.528     ; 1.206      ;
; -2.772 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[13] ; sdram_controller:SDRAM|wr_data_r[13] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.530     ; 1.197      ;
; -2.766 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[14] ; sdram_controller:SDRAM|wr_data_r[14] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.528     ; 1.193      ;
; -2.747 ; rd_addr[14]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[14]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.928     ; 0.774      ;
; -2.747 ; rd_addr[9]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[9]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.929     ; 0.773      ;
; -2.739 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[12] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.311     ; 1.383      ;
; -2.739 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[10] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.311     ; 1.383      ;
; -2.739 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[11] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.311     ; 1.383      ;
; -2.739 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[8]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.311     ; 1.383      ;
; -2.739 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[9]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.311     ; 1.383      ;
; -2.739 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[6]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.311     ; 1.383      ;
; -2.739 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[2]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.311     ; 1.383      ;
; -2.739 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[3]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.311     ; 1.383      ;
; -2.739 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[0]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.311     ; 1.383      ;
; -2.739 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[1]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.311     ; 1.383      ;
; -2.737 ; rd_addr[23]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[23]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.928     ; 0.764      ;
; -2.736 ; rd_addr[7]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[7]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.929     ; 0.762      ;
; -2.736 ; rd_addr[5]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[5]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.929     ; 0.762      ;
; -2.735 ; rd_addr[8]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[8]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.922     ; 0.768      ;
; -2.732 ; rd_addr[13]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[13]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.928     ; 0.759      ;
; -2.724 ; rd_addr[15]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[15]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.928     ; 0.751      ;
; -2.721 ; rd_addr[10]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[10]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.929     ; 0.747      ;
; -2.715 ; rd_addr[20]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[20]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.928     ; 0.742      ;
; -2.706 ; rd_addr[3]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[3]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.922     ; 0.739      ;
; -2.660 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[0]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.293     ; 1.322      ;
; -2.595 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[4]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.286     ; 1.264      ;
; -2.511 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                               ; sdram_controller:SDRAM|haddr_r[3]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.277     ; 1.189      ;
; -2.488 ; cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                              ; sdram_controller:SDRAM|haddr_r[12]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.283     ; 1.160      ;
; -2.488 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                               ; sdram_controller:SDRAM|haddr_r[0]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.284     ; 1.159      ;
; -2.482 ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                               ; sdram_controller:SDRAM|haddr_r[8]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.277     ; 1.160      ;
; -2.474 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[3]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.286     ; 1.143      ;
; -2.474 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[8]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.286     ; 1.143      ;
; -2.362 ; cam_wrp:cam_wrp_0|addr_sdram[20]                                                                                              ; sdram_controller:SDRAM|haddr_r[20]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.283     ; 1.034      ;
; -2.359 ; cam_wrp:cam_wrp_0|addr_sdram[13]                                                                                              ; sdram_controller:SDRAM|haddr_r[13]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.283     ; 1.031      ;
; -2.343 ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                              ; sdram_controller:SDRAM|haddr_r[10]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.284     ; 1.014      ;
; -2.335 ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                              ; sdram_controller:SDRAM|haddr_r[22]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.283     ; 1.007      ;
; -2.332 ; cam_wrp:cam_wrp_0|addr_sdram[14]                                                                                              ; sdram_controller:SDRAM|haddr_r[14]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.283     ; 1.004      ;
; -2.331 ; cam_wrp:cam_wrp_0|addr_sdram[23]                                                                                              ; sdram_controller:SDRAM|haddr_r[23]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.283     ; 1.003      ;
; -2.329 ; cam_wrp:cam_wrp_0|addr_sdram[15]                                                                                              ; sdram_controller:SDRAM|haddr_r[15]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.283     ; 1.001      ;
; -2.313 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                               ; sdram_controller:SDRAM|haddr_r[5]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.284     ; 0.984      ;
; -2.313 ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                               ; sdram_controller:SDRAM|haddr_r[7]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.284     ; 0.984      ;
; -2.270 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                               ; sdram_controller:SDRAM|haddr_r[4]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.277     ; 0.948      ;
; -2.216 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                               ; sdram_controller:SDRAM|haddr_r[9]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.284     ; 0.887      ;
; -2.103 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                               ; sdram_controller:SDRAM|haddr_r[6]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.284     ; 0.774      ;
; -2.087 ; cam_wrp:cam_wrp_0|addr_sdram[18]                                                                                              ; sdram_controller:SDRAM|haddr_r[18]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.283     ; 0.759      ;
; -2.085 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                               ; sdram_controller:SDRAM|haddr_r[2]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.284     ; 0.756      ;
; -2.084 ; cam_wrp:cam_wrp_0|addr_sdram[17]                                                                                              ; sdram_controller:SDRAM|haddr_r[17]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.283     ; 0.756      ;
; -2.084 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                               ; sdram_controller:SDRAM|haddr_r[1]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.284     ; 0.755      ;
; -2.067 ; cam_wrp:cam_wrp_0|addr_sdram[19]                                                                                              ; sdram_controller:SDRAM|haddr_r[19]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.283     ; 0.739      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sdram_controller:SDRAM|rd_ready_r'                                                                                                                                                                                                                                                                                                                                                     ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                           ; To Node                                                                                                                                         ; Launch Clock                                          ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; -3.045 ; sdram_controller:SDRAM|rd_data_r[3]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.074      ; 5.069      ;
; -3.030 ; sdram_controller:SDRAM|rd_data_r[12]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.074      ; 5.054      ;
; -3.027 ; x_sdram[1]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.051     ; 3.971      ;
; -2.978 ; x_sdram[6]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.051     ; 3.922      ;
; -2.968 ; sdram_controller:SDRAM|rd_data_r[6]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.067      ; 4.985      ;
; -2.963 ; sdram_controller:SDRAM|rd_data_r[5]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.074      ; 4.987      ;
; -2.955 ; x_sdram[9]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.051     ; 3.899      ;
; -2.954 ; x_sdram[0]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.051     ; 3.898      ;
; -2.929 ; sdram_controller:SDRAM|rd_data_r[14]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.071      ; 4.950      ;
; -2.920 ; x_sdram[8]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.051     ; 3.864      ;
; -2.899 ; sdram_controller:SDRAM|rd_data_r[4]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.079      ; 4.928      ;
; -2.865 ; x_sdram[3]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.051     ; 3.809      ;
; -2.845 ; sdram_controller:SDRAM|rd_data_r[10]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.078      ; 4.873      ;
; -2.839 ; sdram_controller:SDRAM|rd_data_r[9]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.071      ; 4.860      ;
; -2.809 ; sdram_controller:SDRAM|rd_data_r[0]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.078      ; 4.837      ;
; -2.807 ; sdram_controller:SDRAM|rd_data_r[13]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.071      ; 4.828      ;
; -2.803 ; sdram_controller:SDRAM|rd_data_r[7]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.067      ; 4.820      ;
; -2.801 ; sdram_controller:SDRAM|rd_data_r[15]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.074      ; 4.825      ;
; -2.771 ; sdram_controller:SDRAM|rd_data_r[1]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.080      ; 4.801      ;
; -2.743 ; sdram_controller:SDRAM|rd_data_r[2]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.071      ; 4.764      ;
; -2.708 ; sdram_controller:SDRAM|rd_data_r[8]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.071      ; 4.729      ;
; -2.702 ; x_sdram[2]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.051     ; 3.646      ;
; -2.688 ; sdram_controller:SDRAM|rd_data_r[11]                                                                                ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 2.072      ; 4.710      ;
; -2.687 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.568     ; 3.114      ;
; -2.666 ; x_sdram[5]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.051     ; 3.610      ;
; -2.659 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.568     ; 3.086      ;
; -2.649 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.569     ; 3.075      ;
; -2.625 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.568     ; 3.052      ;
; -2.613 ; x_sdram[7]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.051     ; 3.557      ;
; -2.612 ; rd_addr[1]                                                                                                          ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.553      ;
; -2.612 ; rd_addr[1]                                                                                                          ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.553      ;
; -2.612 ; rd_addr[1]                                                                                                          ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.553      ;
; -2.612 ; rd_addr[1]                                                                                                          ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.553      ;
; -2.612 ; rd_addr[1]                                                                                                          ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.553      ;
; -2.612 ; rd_addr[1]                                                                                                          ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.553      ;
; -2.612 ; rd_addr[1]                                                                                                          ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.553      ;
; -2.612 ; rd_addr[1]                                                                                                          ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.553      ;
; -2.612 ; rd_addr[1]                                                                                                          ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.553      ;
; -2.612 ; rd_addr[1]                                                                                                          ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.553      ;
; -2.612 ; rd_addr[1]                                                                                                          ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.553      ;
; -2.612 ; rd_addr[1]                                                                                                          ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.553      ;
; -2.612 ; rd_addr[6]                                                                                                          ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.553      ;
; -2.612 ; rd_addr[6]                                                                                                          ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.553      ;
; -2.612 ; rd_addr[6]                                                                                                          ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.553      ;
; -2.612 ; rd_addr[6]                                                                                                          ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.553      ;
; -2.612 ; rd_addr[6]                                                                                                          ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.553      ;
; -2.612 ; rd_addr[6]                                                                                                          ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.553      ;
; -2.612 ; rd_addr[6]                                                                                                          ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.553      ;
; -2.612 ; rd_addr[6]                                                                                                          ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.553      ;
; -2.612 ; rd_addr[6]                                                                                                          ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.553      ;
; -2.612 ; rd_addr[6]                                                                                                          ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.553      ;
; -2.612 ; rd_addr[6]                                                                                                          ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.553      ;
; -2.612 ; rd_addr[6]                                                                                                          ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.553      ;
; -2.605 ; rd_addr[0]                                                                                                          ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.546      ;
; -2.605 ; rd_addr[0]                                                                                                          ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.546      ;
; -2.605 ; rd_addr[0]                                                                                                          ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.546      ;
; -2.605 ; rd_addr[0]                                                                                                          ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.546      ;
; -2.605 ; rd_addr[0]                                                                                                          ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.546      ;
; -2.605 ; rd_addr[0]                                                                                                          ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.546      ;
; -2.605 ; rd_addr[0]                                                                                                          ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.546      ;
; -2.605 ; rd_addr[0]                                                                                                          ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.546      ;
; -2.605 ; rd_addr[0]                                                                                                          ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.546      ;
; -2.605 ; rd_addr[0]                                                                                                          ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.546      ;
; -2.605 ; rd_addr[0]                                                                                                          ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.546      ;
; -2.605 ; rd_addr[0]                                                                                                          ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.546      ;
; -2.600 ; x_sdram[4]                                                                                                          ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.051     ; 3.544      ;
; -2.584 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[6] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.568     ; 3.011      ;
; -2.562 ; x_sdram[1]                                                                                                          ; x_sdram[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.502      ;
; -2.560 ; x_sdram[3]                                                                                                          ; x_sdram[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.500      ;
; -2.559 ; x_sdram[1]                                                                                                          ; x_sdram[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.499      ;
; -2.557 ; x_sdram[3]                                                                                                          ; x_sdram[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.497      ;
; -2.554 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[5] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.569     ; 2.980      ;
; -2.553 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.569     ; 2.979      ;
; -2.547 ; rd_addr[9]                                                                                                          ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.488      ;
; -2.547 ; rd_addr[9]                                                                                                          ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.488      ;
; -2.547 ; rd_addr[9]                                                                                                          ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.488      ;
; -2.547 ; rd_addr[9]                                                                                                          ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.488      ;
; -2.547 ; rd_addr[9]                                                                                                          ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.488      ;
; -2.547 ; rd_addr[9]                                                                                                          ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.488      ;
; -2.547 ; rd_addr[9]                                                                                                          ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.488      ;
; -2.547 ; rd_addr[9]                                                                                                          ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.488      ;
; -2.547 ; rd_addr[9]                                                                                                          ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.488      ;
; -2.547 ; rd_addr[9]                                                                                                          ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.488      ;
; -2.547 ; rd_addr[9]                                                                                                          ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.488      ;
; -2.547 ; rd_addr[9]                                                                                                          ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.488      ;
; -2.530 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.568     ; 2.957      ;
; -2.526 ; x_sdram[0]                                                                                                          ; x_sdram[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.466      ;
; -2.525 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.568     ; 2.952      ;
; -2.489 ; x_sdram[0]                                                                                                          ; x_sdram[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.429      ;
; -2.487 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[1] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.569     ; 2.913      ;
; -2.486 ; x_sdram[0]                                                                                                          ; x_sdram[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.426      ;
; -2.483 ; x_sdram[1]                                                                                                          ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.423      ;
; -2.481 ; x_sdram[3]                                                                                                          ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.421      ;
; -2.480 ; x_sdram[1]                                                                                                          ; x_sdram[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.420      ;
; -2.478 ; x_sdram[3]                                                                                                          ; x_sdram[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.055     ; 3.418      ;
; -2.474 ; rd_addr[4]                                                                                                          ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.415      ;
; -2.474 ; rd_addr[4]                                                                                                          ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.415      ;
; -2.474 ; rd_addr[4]                                                                                                          ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.415      ;
; -2.474 ; rd_addr[4]                                                                                                          ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.415      ;
; -2.474 ; rd_addr[4]                                                                                                          ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.054     ; 3.415      ;
+--------+---------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sdram_controller:SDRAM|busy'                                                                                                                                                                                                                                                                                                                       ;
+--------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                                                                                                              ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -2.865 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.059     ; 3.801      ;
; -2.808 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.059     ; 3.744      ;
; -2.745 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.059     ; 3.681      ;
; -2.727 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.060     ; 3.662      ;
; -2.703 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.059     ; 3.639      ;
; -2.678 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[1] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.059     ; 3.614      ;
; -2.657 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.060     ; 3.592      ;
; -2.627 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.059     ; 3.563      ;
; -2.620 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[7] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.060     ; 3.555      ;
; -2.579 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[4] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.059     ; 3.515      ;
; -2.531 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.059     ; 3.467      ;
; -2.514 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[9] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.062     ; 3.447      ;
; -2.507 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb                   ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.055     ; 3.447      ;
; -2.466 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.059     ; 3.402      ;
; -2.462 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[6] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.059     ; 3.398      ;
; -2.449 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[2]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.049     ; 3.395      ;
; -2.449 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[0]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.049     ; 3.395      ;
; -2.449 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[3]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.049     ; 3.395      ;
; -2.449 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[4]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.049     ; 3.395      ;
; -2.449 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[6]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.049     ; 3.395      ;
; -2.449 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[5]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.049     ; 3.395      ;
; -2.447 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.388      ;
; -2.447 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.388      ;
; -2.447 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.388      ;
; -2.447 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.388      ;
; -2.447 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.388      ;
; -2.447 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.388      ;
; -2.447 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.388      ;
; -2.447 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.388      ;
; -2.447 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.388      ;
; -2.447 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.388      ;
; -2.447 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.388      ;
; -2.447 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.388      ;
; -2.428 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.369      ;
; -2.428 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.369      ;
; -2.428 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.369      ;
; -2.428 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.369      ;
; -2.428 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.369      ;
; -2.428 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.369      ;
; -2.428 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.369      ;
; -2.428 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.369      ;
; -2.428 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.369      ;
; -2.428 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.369      ;
; -2.428 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.369      ;
; -2.428 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.369      ;
; -2.428 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[5] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.059     ; 3.364      ;
; -2.427 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.368      ;
; -2.427 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.368      ;
; -2.427 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.368      ;
; -2.427 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.368      ;
; -2.427 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.368      ;
; -2.427 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.368      ;
; -2.427 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.368      ;
; -2.427 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.368      ;
; -2.427 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.368      ;
; -2.427 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.368      ;
; -2.427 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.368      ;
; -2.427 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.368      ;
; -2.393 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[14]        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; 0.150      ; 3.481      ;
; -2.393 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[15]        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; 0.150      ; 3.481      ;
; -2.374 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[8]         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; 0.172      ; 3.484      ;
; -2.374 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[9]         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; 0.172      ; 3.484      ;
; -2.364 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; 0.174      ; 3.476      ;
; -2.364 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[3]         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; 0.174      ; 3.476      ;
; -2.362 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[4]         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; 0.152      ; 3.452      ;
; -2.362 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[5]         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; 0.152      ; 3.452      ;
; -2.351 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[8] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.060     ; 3.286      ;
; -2.339 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[7] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.059     ; 3.275      ;
; -2.334 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.275      ;
; -2.334 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.275      ;
; -2.334 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.275      ;
; -2.334 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.275      ;
; -2.334 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.275      ;
; -2.334 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.275      ;
; -2.334 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.275      ;
; -2.334 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.275      ;
; -2.334 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.275      ;
; -2.334 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.275      ;
; -2.334 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.275      ;
; -2.334 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.275      ;
; -2.320 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[8] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.059     ; 3.256      ;
; -2.309 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.250      ;
; -2.309 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.250      ;
; -2.309 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.250      ;
; -2.309 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.250      ;
; -2.309 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.250      ;
; -2.309 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.250      ;
; -2.309 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.250      ;
; -2.309 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.250      ;
; -2.309 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.250      ;
; -2.309 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.250      ;
; -2.309 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.250      ;
; -2.309 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.250      ;
; -2.243 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[6] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                          ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.059     ; 3.179      ;
; -2.242 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; 0.242      ; 3.479      ;
; -2.240 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; 0.242      ; 3.477      ;
; -2.221 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[10]        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; 0.176      ; 3.335      ;
; -2.221 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[11]        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; 0.176      ; 3.335      ;
; -2.216 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.157      ;
; -2.216 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.054     ; 3.157      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'TOP:neiroset|nextstep'                                                                                                                                 ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -1.856 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[4] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.287     ; 1.564      ;
; -1.856 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[3] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.287     ; 1.564      ;
; -1.856 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[1] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.287     ; 1.564      ;
; -1.856 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[2] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.287     ; 1.564      ;
; -1.856 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[0] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -1.287     ; 1.564      ;
; -0.460 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.038     ; 1.437      ;
; -0.392 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.038     ; 1.369      ;
; -0.363 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.038     ; 1.340      ;
; -0.360 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.038     ; 1.337      ;
; -0.358 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.038     ; 1.335      ;
; -0.342 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.038     ; 1.319      ;
; -0.293 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.038     ; 1.270      ;
; -0.292 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.038     ; 1.269      ;
; -0.259 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.038     ; 1.236      ;
; -0.258 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.038     ; 1.235      ;
; 0.099  ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.034     ; 0.882      ;
; 0.100  ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.034     ; 0.881      ;
; 0.107  ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.034     ; 0.874      ;
; 0.110  ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.034     ; 0.871      ;
; 0.350  ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.034     ; 0.631      ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PCLK_cam'                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                                                 ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; -1.589 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.022      ; 2.626      ;
; -1.587 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.022      ; 2.624      ;
; -1.531 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.207     ; 2.339      ;
; -1.503 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.086      ; 2.604      ;
; -1.499 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.086      ; 2.600      ;
; -1.448 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.036     ; 2.427      ;
; -1.446 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.036     ; 2.425      ;
; -1.412 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.036     ; 2.391      ;
; -1.391 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_we_reg       ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.124      ; 2.555      ;
; -1.391 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.128      ; 2.559      ;
; -1.391 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.124      ; 2.555      ;
; -1.366 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.036     ; 2.345      ;
; -1.349 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.162      ; 2.551      ;
; -1.349 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.166      ; 2.555      ;
; -1.349 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.162      ; 2.551      ;
; -1.336 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.168      ; 2.544      ;
; -1.336 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.172      ; 2.548      ;
; -1.336 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.168      ; 2.544      ;
; -1.324 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.132     ; 2.207      ;
; -1.322 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.132     ; 2.205      ;
; -1.298 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.132     ; 2.181      ;
; -1.296 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.062      ; 2.373      ;
; -1.294 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.062      ; 2.371      ;
; -1.278 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.181     ; 2.112      ;
; -1.265 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.068     ; 2.212      ;
; -1.262 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.068     ; 2.209      ;
; -1.262 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.071      ; 2.348      ;
; -1.262 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_we_reg       ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.462      ; 2.764      ;
; -1.262 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.466      ; 2.768      ;
; -1.262 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.462      ; 2.764      ;
; -1.238 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.068     ; 2.185      ;
; -1.237 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.207     ; 2.045      ;
; -1.218 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_we_reg       ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.465      ; 2.723      ;
; -1.218 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.469      ; 2.727      ;
; -1.218 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.465      ; 2.723      ;
; -1.216 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.071      ; 2.302      ;
; -1.215 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.062      ; 2.292      ;
; -1.213 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.062      ; 2.290      ;
; -1.209 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.216     ; 2.008      ;
; -1.207 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[11]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.143     ; 2.079      ;
; -1.207 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.143     ; 2.079      ;
; -1.207 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.143     ; 2.079      ;
; -1.207 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.143     ; 2.079      ;
; -1.207 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.143     ; 2.079      ;
; -1.207 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.143     ; 2.079      ;
; -1.207 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[12]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.143     ; 2.079      ;
; -1.207 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]               ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.143     ; 2.079      ;
; -1.207 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3]               ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.143     ; 2.079      ;
; -1.207 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.143     ; 2.079      ;
; -1.207 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.216     ; 2.006      ;
; -1.186 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.048     ; 2.153      ;
; -1.185 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.062      ; 2.262      ;
; -1.183 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.216     ; 1.982      ;
; -1.174 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_we_reg       ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.270      ; 2.484      ;
; -1.174 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.270      ; 2.484      ;
; -1.173 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.274      ; 2.487      ;
; -1.169 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[1]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 1.000        ; -0.227     ; 1.927      ;
; -1.152 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_we_reg       ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.248      ; 2.440      ;
; -1.152 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.252      ; 2.444      ;
; -1.152 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.248      ; 2.440      ;
; -1.150 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.030     ; 2.135      ;
; -1.145 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.062      ; 2.222      ;
; -1.138 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.308      ; 2.486      ;
; -1.138 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.308      ; 2.486      ;
; -1.137 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.312      ; 2.489      ;
; -1.136 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[2]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 1.000        ; -0.228     ; 1.893      ;
; -1.128 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.370      ; 2.538      ;
; -1.128 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.374      ; 2.542      ;
; -1.128 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.370      ; 2.538      ;
; -1.118 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.491     ; 1.642      ;
; -1.114 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.314      ; 2.468      ;
; -1.114 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.314      ; 2.468      ;
; -1.113 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.318      ; 2.471      ;
; -1.110 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.286      ; 2.436      ;
; -1.110 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.290      ; 2.440      ;
; -1.110 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.286      ; 2.436      ;
; -1.102 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.048     ; 2.069      ;
; -1.100 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.157      ; 2.297      ;
; -1.100 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.161      ; 2.301      ;
; -1.100 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.157      ; 2.297      ;
; -1.097 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.292      ; 2.429      ;
; -1.097 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.296      ; 2.433      ;
; -1.097 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.292      ; 2.429      ;
; -1.092 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.071      ; 2.178      ;
; -1.080 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.204     ; 1.891      ;
; -1.068 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.071      ; 2.154      ;
; -1.065 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.071      ; 2.151      ;
; -1.063 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.071      ; 2.149      ;
; -1.063 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.235      ; 2.313      ;
; -1.057 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.097     ; 1.975      ;
; -1.055 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.036     ; 2.034      ;
; -1.053 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.036     ; 2.032      ;
; -1.052 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.088     ; 1.979      ;
; -1.033 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_we_reg       ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.608      ; 2.681      ;
; -1.033 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.608      ; 2.681      ;
; -1.032 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[6]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 1.000        ; -0.228     ; 1.789      ;
; -1.032 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.612      ; 2.684      ;
; -1.031 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.092     ; 1.954      ;
; -1.029 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.092     ; 1.952      ;
; -1.023 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_we_reg       ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.586      ; 2.649      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                           ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 33.132 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[0]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.346     ; 6.517      ;
; 33.132 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[11]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.346     ; 6.517      ;
; 33.227 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[1]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.345     ; 6.423      ;
; 33.227 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[2]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.345     ; 6.423      ;
; 33.227 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[3]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.345     ; 6.423      ;
; 33.227 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[5]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.345     ; 6.423      ;
; 33.227 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[6]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.345     ; 6.423      ;
; 33.227 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[8]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.345     ; 6.423      ;
; 33.227 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[9]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.345     ; 6.423      ;
; 33.227 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[10]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.345     ; 6.423      ;
; 33.257 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[21]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 6.395      ;
; 33.257 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[20]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 6.395      ;
; 33.257 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[22]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 6.395      ;
; 33.273 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.340     ; 6.382      ;
; 33.276 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[13]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.344     ; 6.375      ;
; 33.276 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[18]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.344     ; 6.375      ;
; 33.276 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[19]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.344     ; 6.375      ;
; 33.276 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[23]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.344     ; 6.375      ;
; 33.276 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[25]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.344     ; 6.375      ;
; 33.276 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[24]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.344     ; 6.375      ;
; 33.276 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[26]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.344     ; 6.375      ;
; 33.276 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[27]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.344     ; 6.375      ;
; 33.276 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[28]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.344     ; 6.375      ;
; 33.276 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[31]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.344     ; 6.375      ;
; 33.276 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[29]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.344     ; 6.375      ;
; 33.276 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[30]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.344     ; 6.375      ;
; 33.370 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.340     ; 6.285      ;
; 33.468 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.340     ; 6.187      ;
; 33.534 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[16]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.346     ; 6.115      ;
; 33.534 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[4]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.346     ; 6.115      ;
; 33.534 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[7]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.346     ; 6.115      ;
; 33.534 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[12]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.346     ; 6.115      ;
; 33.534 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[14]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.346     ; 6.115      ;
; 33.534 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[15]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.346     ; 6.115      ;
; 33.534 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[17]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.346     ; 6.115      ;
; 33.569 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.340     ; 6.086      ;
; 33.578 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.340     ; 6.077      ;
; 33.591 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.340     ; 6.064      ;
; 33.623 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 6.029      ;
; 33.623 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[1] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 6.029      ;
; 33.623 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 6.029      ;
; 33.623 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[3] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.343     ; 6.029      ;
; 33.669 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.340     ; 5.986      ;
; 33.685 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 5.968      ;
; 33.685 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[1] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 5.968      ;
; 33.685 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 5.968      ;
; 33.685 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[3] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 5.968      ;
; 33.685 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[4] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 5.968      ;
; 33.685 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[4] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 5.968      ;
; 33.685 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[5] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 5.968      ;
; 33.685 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[5] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 5.968      ;
; 33.685 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[6] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 5.968      ;
; 33.685 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[6] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 5.968      ;
; 33.685 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[7] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 5.968      ;
; 33.685 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[7] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.342     ; 5.968      ;
; 34.114 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.340     ; 5.541      ;
; 34.544 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER    ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.340     ; 5.111      ;
; 34.679 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_start   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.340     ; 4.976      ;
; 34.679 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.340     ; 4.976      ;
; 34.996 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 4.943      ;
; 35.034 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 4.908      ;
; 35.034 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 4.908      ;
; 35.035 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 4.907      ;
; 35.035 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 4.907      ;
; 35.035 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 4.907      ;
; 35.039 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 4.903      ;
; 35.039 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 4.903      ;
; 35.042 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 4.900      ;
; 35.043 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 4.899      ;
; 35.044 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 4.898      ;
; 35.045 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.053     ; 4.897      ;
; 35.046 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 4.893      ;
; 35.047 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 4.892      ;
; 35.048 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 4.891      ;
; 35.048 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 4.891      ;
; 35.048 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 4.891      ;
; 35.049 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 4.890      ;
; 35.052 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.056     ; 4.887      ;
; 35.081 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.055     ; 4.859      ;
; 35.086 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.055     ; 4.854      ;
; 35.088 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.340     ; 4.567      ;
; 35.119 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.824      ;
; 35.119 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.824      ;
; 35.120 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.823      ;
; 35.120 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.823      ;
; 35.120 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.823      ;
; 35.124 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.819      ;
; 35.124 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.819      ;
; 35.124 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.819      ;
; 35.124 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.819      ;
; 35.125 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.818      ;
; 35.125 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.818      ;
; 35.125 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.818      ;
; 35.127 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.816      ;
; 35.128 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.815      ;
; 35.129 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.814      ;
; 35.129 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.814      ;
; 35.129 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.814      ;
; 35.130 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.052     ; 4.813      ;
; 35.131 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.055     ; 4.809      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PCLK_cam'                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.172 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.719      ; 1.060      ;
; 0.181 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.626      ; 0.976      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.511      ;
; 0.341 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.034      ; 0.519      ;
; 0.346 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.719      ; 1.234      ;
; 0.355 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.714      ; 1.238      ;
; 0.359 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.236      ; 0.764      ;
; 0.375 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.299      ; 0.843      ;
; 0.380 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.521      ; 1.070      ;
; 0.389 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.521      ; 1.079      ;
; 0.397 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.617      ; 1.183      ;
; 0.399 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[12]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.719      ; 1.287      ;
; 0.402 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.714      ; 1.285      ;
; 0.419 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.621      ; 1.209      ;
; 0.428 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.392      ; 0.989      ;
; 0.429 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.710      ; 1.308      ;
; 0.432 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.621      ; 1.222      ;
; 0.433 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.710      ; 1.312      ;
; 0.438 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.620      ;
; 0.444 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; -0.022     ; 0.566      ;
; 0.460 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.617      ; 1.246      ;
; 0.462 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.392      ; 1.023      ;
; 0.463 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                 ; cam_wrp:cam_wrp_0|data2fifo[4]                                                                                                                          ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.445      ; 1.052      ;
; 0.463 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                 ; cam_wrp:cam_wrp_0|data2fifo[5]                                                                                                                          ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.445      ; 1.052      ;
; 0.463 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                 ; cam_wrp:cam_wrp_0|data2fifo[2]                                                                                                                          ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.445      ; 1.052      ;
; 0.463 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                 ; cam_wrp:cam_wrp_0|data2fifo[3]                                                                                                                          ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.445      ; 1.052      ;
; 0.463 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                 ; cam_wrp:cam_wrp_0|data2fifo[0]                                                                                                                          ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.445      ; 1.052      ;
; 0.463 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.617      ; 1.249      ;
; 0.468 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.120      ; 0.732      ;
; 0.474 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.526      ; 1.144      ;
; 0.477 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.614      ; 1.260      ;
; 0.485 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.392      ; 1.046      ;
; 0.501 ; cam_wrp:cam_wrp_0|data2fifo[4]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.389      ; 1.059      ;
; 0.505 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.614      ; 1.288      ;
; 0.511 ; cam_wrp:cam_wrp_0|data2fifo[12]                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.328      ; 1.008      ;
; 0.515 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.697      ;
; 0.516 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.213      ; 0.873      ;
; 0.518 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.700      ;
; 0.519 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.213      ; 0.876      ;
; 0.528 ; cam_wrp:cam_wrp_0|data2fifo[13]                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.328      ; 1.025      ;
; 0.529 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.216      ; 0.889      ;
; 0.530 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.216      ; 0.890      ;
; 0.531 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.071      ; 0.746      ;
; 0.534 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.132      ; 0.810      ;
; 0.534 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.521      ; 1.224      ;
; 0.542 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                                ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.132      ; 0.818      ;
; 0.547 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.729      ;
; 0.552 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.734      ;
; 0.553 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.735      ;
; 0.557 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.739      ;
; 0.559 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.741      ;
; 0.567 ; cam_wrp:cam_wrp_0|data2fifo[7]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.065      ; 0.801      ;
; 0.570 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.305      ; 1.044      ;
; 0.577 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.305      ; 1.051      ;
; 0.579 ; cam_wrp:cam_wrp_0|data2fifo[6]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.065      ; 0.813      ;
; 0.583 ; cam_wrp:cam_wrp_0|data2fifo[0]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.074      ; 0.826      ;
; 0.583 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_we_reg        ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.757      ; 1.509      ;
; 0.598 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.265      ; 1.032      ;
; 0.599 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.213      ; 0.956      ;
; 0.603 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.710      ; 1.482      ;
; 0.608 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[0]                                         ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.394      ; 1.146      ;
; 0.610 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.305      ; 1.084      ;
; 0.612 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.794      ;
; 0.613 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.521      ; 1.303      ;
; 0.614 ; cam_wrp:cam_wrp_0|data2fifo[2]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.062      ; 0.845      ;
; 0.614 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.719      ; 1.502      ;
; 0.614 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.038      ; 0.796      ;
; 0.617 ; cam_wrp:cam_wrp_0|data2fifo[3]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.062      ; 0.848      ;
; 0.620 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.719      ; 1.508      ;
; 0.627 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.311      ; 1.107      ;
; 0.628 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.311      ; 1.108      ;
; 0.631 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.305      ; 1.105      ;
; 0.637 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.265      ; 1.071      ;
; 0.639 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.710      ; 1.518      ;
; 0.640 ; cam_wrp:cam_wrp_0|data2fifo[5]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.389      ; 1.198      ;
; 0.642 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.213      ; 0.999      ;
; 0.644 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.213      ; 1.001      ;
; 0.645 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[12]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.714      ; 1.528      ;
; 0.647 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[12]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.710      ; 1.526      ;
; 0.653 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.305      ; 1.127      ;
; 0.654 ; cam_wrp:cam_wrp_0|data2fifo[11]                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; -0.025     ; 0.798      ;
; 0.656 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.120      ; 0.920      ;
; 0.656 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.265      ; 1.090      ;
; 0.657 ; cam_wrp:cam_wrp_0|data2fifo[8]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.231      ; 1.057      ;
; 0.658 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.626      ; 1.453      ;
; 0.660 ; cam_wrp:cam_wrp_0|data2fifo[9]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.231      ; 1.060      ;
; 0.661 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.213      ; 1.018      ;
; 0.663 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.265      ; 1.097      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                                                             ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.204 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.391      ; 0.739      ;
; 0.204 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.391      ; 0.739      ;
; 0.299 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.068      ; 0.511      ;
; 0.312 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.055      ; 0.511      ;
; 0.319 ; TOP:neiroset|num[0]              ; TOP:neiroset|num[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.055      ; 0.519      ;
; 0.686 ; TOP:neiroset|mem[2]              ; TOP:neiroset|slvl[0]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.721      ; 1.081      ;
; 0.703 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.054      ; 0.901      ;
; 0.720 ; TOP:neiroset|mem[3]              ; TOP:neiroset|slvl[0]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.721      ; 1.115      ;
; 0.835 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.068      ; 1.047      ;
; 1.166 ; TOP:neiroset|mem[3]              ; TOP:neiroset|slvl[1]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.722      ; 1.562      ;
; 1.222 ; TOP:neiroset|filt[2]             ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.054      ; 1.950      ;
; 1.223 ; TOP:neiroset|filt[2]             ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.054      ; 1.951      ;
; 1.252 ; TOP:neiroset|filt[3]             ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.054      ; 1.980      ;
; 1.253 ; TOP:neiroset|filt[3]             ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.054      ; 1.981      ;
; 1.290 ; TOP:neiroset|filt[0]             ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.054      ; 2.018      ;
; 1.291 ; TOP:neiroset|filt[0]             ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.054      ; 2.019      ;
; 1.294 ; TOP:neiroset|mem[2]              ; TOP:neiroset|slvl[1]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.722      ; 1.690      ;
; 1.429 ; TOP:neiroset|filt[3]             ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.718      ; 1.821      ;
; 1.479 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.075      ; 1.698      ;
; 1.480 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.075      ; 1.699      ;
; 1.567 ; TOP:neiroset|filt[2]             ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.718      ; 1.959      ;
; 1.628 ; TOP:neiroset|num[0]              ; TOP:neiroset|num[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.056      ; 1.828      ;
; 1.646 ; TOP:neiroset|filt[0]             ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.718      ; 2.038      ;
; 1.687 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.056      ; 1.887      ;
; 1.744 ; TOP:neiroset|num[1]              ; TOP:neiroset|num[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.056      ; 1.944      ;
; 1.754 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.055      ; 1.953      ;
; 1.797 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.062      ; 2.533      ;
; 1.798 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.062      ; 2.534      ;
; 1.837 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.261     ; 1.720      ;
; 1.896 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.062      ; 2.632      ;
; 1.897 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.062      ; 2.633      ;
; 1.900 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.075      ; 2.119      ;
; 1.901 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.075      ; 2.120      ;
; 1.946 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.726      ; 2.346      ;
; 1.950 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.267     ; 1.827      ;
; 1.987 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.062      ; 2.723      ;
; 2.002 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.075      ; 2.221      ;
; 2.003 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.075      ; 2.222      ;
; 2.023 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.062      ; 2.759      ;
; 2.024 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.069      ; 2.237      ;
; 2.025 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.069      ; 2.238      ;
; 2.029 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.062      ; 2.765      ;
; 2.031 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.062      ; 2.767      ;
; 2.043 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.726      ; 2.443      ;
; 2.067 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.062      ; 2.803      ;
; 2.072 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.062      ; 2.808      ;
; 2.096 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.061      ; 2.831      ;
; 2.103 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.068      ; 2.315      ;
; 2.138 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.075      ; 2.357      ;
; 2.139 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.075      ; 2.358      ;
; 2.141 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.062      ; 2.877      ;
; 2.155 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.261     ; 2.038      ;
; 2.182 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.062      ; 2.918      ;
; 2.188 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.062      ; 2.924      ;
; 2.195 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.061      ; 2.930      ;
; 2.210 ; TOP:neiroset|num[1]              ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.064      ; 1.938      ;
; 2.224 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.062      ; 2.960      ;
; 2.232 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.062      ; 2.968      ;
; 2.258 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.261     ; 2.141      ;
; 2.301 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.074      ; 2.519      ;
; 2.320 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.070      ; 3.064      ;
; 2.342 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.062      ; 3.078      ;
; 2.343 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.261     ; 2.226      ;
; 2.351 ; TOP:neiroset|num[1]              ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.063      ; 2.078      ;
; 2.387 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.069      ; 2.600      ;
; 2.419 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.070      ; 3.163      ;
; 2.451 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.069      ; 2.664      ;
; 2.489 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.069      ; 2.702      ;
; 2.491 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.404      ; 2.559      ;
; 2.492 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.404      ; 2.560      ;
; 2.547 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.404      ; 2.615      ;
; 2.548 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.404      ; 2.616      ;
; 2.562 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.069      ; 2.775      ;
; 2.567 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.068      ; 2.299      ;
; 2.568 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.091      ; 2.803      ;
; 2.578 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.070      ; 3.322      ;
; 2.585 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.396      ; 3.125      ;
; 2.586 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.396      ; 3.126      ;
; 2.604 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.069      ; 2.817      ;
; 2.612 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.091      ; 2.847      ;
; 2.615 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.091      ; 2.850      ;
; 2.616 ; TOP:neiroset|num[0]              ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.064      ; 2.344      ;
; 2.622 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.070      ; 3.366      ;
; 2.631 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.068      ; 2.363      ;
; 2.637 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.069      ; 2.850      ;
; 2.675 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.070      ; 3.419      ;
; 2.693 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.091      ; 2.928      ;
; 2.698 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.395      ; 3.237      ;
; 2.699 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.395      ; 3.238      ;
; 2.703 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.070      ; 3.447      ;
; 2.719 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.070      ; 3.463      ;
; 2.720 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.403      ; 2.787      ;
; 2.755 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.060      ; 2.959      ;
; 2.757 ; TOP:neiroset|num[0]              ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.063      ; 2.484      ;
; 2.769 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.069      ; 2.982      ;
; 2.777 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.069      ; 2.990      ;
; 2.784 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.403      ; 2.851      ;
; 2.800 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.070      ; 3.544      ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk50'                                                                                                                                                                                                    ;
+-------+----------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.281 ; TOP:neiroset|memorywork:block|dw[67]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a51~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.354      ; 0.804      ;
; 0.287 ; TOP:neiroset|memorywork:block|dw[96]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a51~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.355      ; 0.811      ;
; 0.287 ; TOP:neiroset|memorywork:block|dw[98]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a51~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.354      ; 0.810      ;
; 0.292 ; TOP:neiroset|conv_TOP:conv|res1[0]     ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.342      ; 0.803      ;
; 0.293 ; TOP:neiroset|memorywork:block|dw[69]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a51~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.354      ; 0.816      ;
; 0.293 ; TOP:neiroset|memorywork:block|dw[70]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a51~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.354      ; 0.816      ;
; 0.294 ; TOP:neiroset|memorywork:block|dw[91]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.342      ; 0.805      ;
; 0.295 ; TOP:neiroset|memorywork:block|dw[33]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.341      ; 0.805      ;
; 0.295 ; TOP:neiroset|memorywork:block|dw[34]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.341      ; 0.805      ;
; 0.296 ; TOP:neiroset|memorywork:block|dw[48]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.341      ; 0.806      ;
; 0.298 ; TOP:neiroset|conv_TOP:conv|res1[1]     ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.342      ; 0.809      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[71] ; TOP:neiroset|memorywork:block|buff[71]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[72] ; TOP:neiroset|memorywork:block|buff[72]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[73] ; TOP:neiroset|memorywork:block|buff[73]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[74] ; TOP:neiroset|memorywork:block|buff[74]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[75] ; TOP:neiroset|memorywork:block|buff[75]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[76] ; TOP:neiroset|memorywork:block|buff[76]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[9]  ; TOP:neiroset|memorywork:block|buff[9]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[10] ; TOP:neiroset|memorywork:block|buff[10]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[20] ; TOP:neiroset|memorywork:block|buff[20]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[21] ; TOP:neiroset|memorywork:block|buff[21]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|dw[49]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.341      ; 0.808      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[88] ; TOP:neiroset|memorywork:block|buff[88]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[89] ; TOP:neiroset|memorywork:block|buff[89]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[90] ; TOP:neiroset|memorywork:block|buff[90]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[91] ; TOP:neiroset|memorywork:block|buff[91]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[92] ; TOP:neiroset|memorywork:block|buff[92]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[93] ; TOP:neiroset|memorywork:block|buff[93]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[94] ; TOP:neiroset|memorywork:block|buff[94]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[66] ; TOP:neiroset|memorywork:block|buff[66]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[67] ; TOP:neiroset|memorywork:block|buff[67]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[68] ; TOP:neiroset|memorywork:block|buff[68]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[69] ; TOP:neiroset|memorywork:block|buff[69]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[70] ; TOP:neiroset|memorywork:block|buff[70]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; TOP:neiroset|memorywork:block|buff[98] ; TOP:neiroset|memorywork:block|buff[98]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[95] ; TOP:neiroset|memorywork:block|buff[95]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[97] ; TOP:neiroset|memorywork:block|buff[97]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[60] ; TOP:neiroset|memorywork:block|buff[60]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[61] ; TOP:neiroset|memorywork:block|buff[61]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[64] ; TOP:neiroset|memorywork:block|buff[64]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[8]  ; TOP:neiroset|memorywork:block|buff[8]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[19] ; TOP:neiroset|memorywork:block|buff[19]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|dw[90]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.342      ; 0.810      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[44] ; TOP:neiroset|memorywork:block|buff[44]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[45] ; TOP:neiroset|memorywork:block|buff[45]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[48] ; TOP:neiroset|memorywork:block|buff[48]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[49] ; TOP:neiroset|memorywork:block|buff[49]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[50] ; TOP:neiroset|memorywork:block|buff[50]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[52] ; TOP:neiroset|memorywork:block|buff[52]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[53] ; TOP:neiroset|memorywork:block|buff[53]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[55] ; TOP:neiroset|memorywork:block|buff[55]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[56] ; TOP:neiroset|memorywork:block|buff[56]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[57] ; TOP:neiroset|memorywork:block|buff[57]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[58] ; TOP:neiroset|memorywork:block|buff[58]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[59] ; TOP:neiroset|memorywork:block|buff[59]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|memorywork:block|buff[96] ; TOP:neiroset|memorywork:block|buff[96]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|result:result|marker[1]   ; TOP:neiroset|result:result|marker[1]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; TOP:neiroset|result:result|marker[2]   ; TOP:neiroset|result:result|marker[2]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[22] ; TOP:neiroset|memorywork:block|buff[22]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[23] ; TOP:neiroset|memorywork:block|buff[23]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[77] ; TOP:neiroset|memorywork:block|buff[77]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[78] ; TOP:neiroset|memorywork:block|buff[78]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[79] ; TOP:neiroset|memorywork:block|buff[79]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[80] ; TOP:neiroset|memorywork:block|buff[80]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[81] ; TOP:neiroset|memorywork:block|buff[81]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[82] ; TOP:neiroset|memorywork:block|buff[82]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[83] ; TOP:neiroset|memorywork:block|buff[83]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[84] ; TOP:neiroset|memorywork:block|buff[84]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[85] ; TOP:neiroset|memorywork:block|buff[85]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[2]  ; TOP:neiroset|memorywork:block|buff[2]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[3]  ; TOP:neiroset|memorywork:block|buff[3]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[0]  ; TOP:neiroset|memorywork:block|buff[0]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[1]  ; TOP:neiroset|memorywork:block|buff[1]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[11] ; TOP:neiroset|memorywork:block|buff[11]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[12] ; TOP:neiroset|memorywork:block|buff[12]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[13] ; TOP:neiroset|memorywork:block|buff[13]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[14] ; TOP:neiroset|memorywork:block|buff[14]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[28] ; TOP:neiroset|memorywork:block|buff[28]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[30] ; TOP:neiroset|memorywork:block|buff[30]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[32] ; TOP:neiroset|memorywork:block|buff[32]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[86] ; TOP:neiroset|memorywork:block|buff[86]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[87] ; TOP:neiroset|memorywork:block|buff[87]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[4]  ; TOP:neiroset|memorywork:block|buff[4]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[5]  ; TOP:neiroset|memorywork:block|buff[5]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[6]  ; TOP:neiroset|memorywork:block|buff[6]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[7]  ; TOP:neiroset|memorywork:block|buff[7]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[15] ; TOP:neiroset|memorywork:block|buff[15]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[16] ; TOP:neiroset|memorywork:block|buff[16]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[17] ; TOP:neiroset|memorywork:block|buff[17]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; TOP:neiroset|memorywork:block|buff[18] ; TOP:neiroset|memorywork:block|buff[18]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.067      ; 0.511      ;
; 0.303 ; TOP:neiroset|memorywork:block|dw[93]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.342      ; 0.814      ;
; 0.305 ; TOP:neiroset|conv_TOP:conv|res1[9]     ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a8~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.343      ; 0.817      ;
; 0.305 ; TOP:neiroset|memorywork:block|dw[29]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.342      ; 0.816      ;
; 0.305 ; TOP:neiroset|memorywork:block|dw[88]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.342      ; 0.816      ;
; 0.305 ; TOP:neiroset|memorywork:block|dw[66]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a51~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.354      ; 0.828      ;
; 0.306 ; TOP:neiroset|memorywork:block|dw[39]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.341      ; 0.816      ;
; 0.306 ; TOP:neiroset|memorywork:block|dw[46]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.348      ; 0.823      ;
; 0.307 ; TOP:neiroset|memorywork:block|dw[92]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.342      ; 0.818      ;
; 0.307 ; TOP:neiroset|memorywork:block|dw[94]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.342      ; 0.818      ;
; 0.307 ; TOP:neiroset|result:result|marker[0]   ; TOP:neiroset|result:result|marker[0]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.068      ; 0.519      ;
+-------+----------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sdram_controller:SDRAM|busy'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                 ; To Node                                                                                                                                                 ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.300 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.067      ; 0.511      ;
; 0.312 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                               ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.511      ;
; 0.332 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.531      ;
; 0.350 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.549      ;
; 0.376 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.575      ;
; 0.420 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.619      ;
; 0.440 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[1]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.639      ;
; 0.445 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.644      ;
; 0.494 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[2]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.692      ;
; 0.500 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.699      ;
; 0.502 ; cam_wrp:cam_wrp_0|sh_write[2]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[2]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; cam_wrp:cam_wrp_0|sh_write[1]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[1]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; cam_wrp:cam_wrp_0|sh_write[3]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[3]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.702      ;
; 0.504 ; cam_wrp:cam_wrp_0|addr_sdram[21]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[21]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.702      ;
; 0.504 ; cam_wrp:cam_wrp_0|sh_write[5]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[5]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.703      ;
; 0.505 ; cam_wrp:cam_wrp_0|sh_write[4]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[4]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.704      ;
; 0.515 ; cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.713      ;
; 0.515 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.067      ; 0.726      ;
; 0.515 ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.714      ;
; 0.516 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.715      ;
; 0.517 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.715      ;
; 0.518 ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.716      ;
; 0.519 ; cam_wrp:cam_wrp_0|addr_sdram[13]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[13]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.717      ;
; 0.519 ; cam_wrp:cam_wrp_0|addr_sdram[15]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[15]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.717      ;
; 0.520 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.718      ;
; 0.520 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.718      ;
; 0.520 ; cam_wrp:cam_wrp_0|addr_sdram[17]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[17]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.718      ;
; 0.520 ; cam_wrp:cam_wrp_0|addr_sdram[23]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[23]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.718      ;
; 0.521 ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.719      ;
; 0.521 ; cam_wrp:cam_wrp_0|addr_sdram[18]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[18]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.719      ;
; 0.521 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.067      ; 0.732      ;
; 0.521 ; cam_wrp:cam_wrp_0|sh_write[0]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[0]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.720      ;
; 0.522 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.720      ;
; 0.522 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.720      ;
; 0.522 ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.720      ;
; 0.522 ; cam_wrp:cam_wrp_0|addr_sdram[14]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[14]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.720      ;
; 0.522 ; cam_wrp:cam_wrp_0|addr_sdram[19]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[19]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.720      ;
; 0.523 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.721      ;
; 0.523 ; cam_wrp:cam_wrp_0|addr_sdram[16]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[16]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.721      ;
; 0.524 ; cam_wrp:cam_wrp_0|addr_sdram[20]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[20]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.722      ;
; 0.524 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.067      ; 0.735      ;
; 0.525 ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.723      ;
; 0.525 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[2]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.724      ;
; 0.526 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.067      ; 0.737      ;
; 0.528 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.067      ; 0.739      ;
; 0.529 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.067      ; 0.740      ;
; 0.532 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.731      ;
; 0.534 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.732      ;
; 0.535 ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.734      ;
; 0.538 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.736      ;
; 0.538 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.067      ; 0.749      ;
; 0.540 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[2]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.739      ;
; 0.541 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.067      ; 0.752      ;
; 0.543 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.742      ;
; 0.596 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[12] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[9]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.795      ;
; 0.597 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.385      ; 1.126      ;
; 0.604 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.276      ; 1.049      ;
; 0.614 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[11] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[9]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.813      ;
; 0.619 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.385      ; 1.148      ;
; 0.621 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.385      ; 1.150      ;
; 0.640 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.282      ; 1.091      ;
; 0.643 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[1]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.841      ;
; 0.654 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.385      ; 1.183      ;
; 0.657 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.276      ; 1.102      ;
; 0.659 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[0]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.857      ;
; 0.665 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.385      ; 1.194      ;
; 0.705 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; -0.036     ; 0.838      ;
; 0.712 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; -0.036     ; 0.845      ;
; 0.714 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.913      ;
; 0.717 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[3]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.916      ;
; 0.718 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.067      ; 0.929      ;
; 0.718 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.067      ; 0.929      ;
; 0.718 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[3]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.917      ;
; 0.721 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.067      ; 0.932      ;
; 0.723 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; -0.036     ; 0.856      ;
; 0.734 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.067      ; 0.945      ;
; 0.734 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.067      ; 0.945      ;
; 0.734 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[8]                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_msb_aeb                                      ; PCLK_cam                    ; sdram_controller:SDRAM|busy ; 0.000        ; 0.245      ; 1.153      ;
; 0.736 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[7]                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_msb_aeb                                      ; PCLK_cam                    ; sdram_controller:SDRAM|busy ; 0.000        ; 0.245      ; 1.155      ;
; 0.744 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; -0.036     ; 0.877      ;
; 0.745 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; -0.036     ; 0.878      ;
; 0.746 ; cam_wrp:cam_wrp_0|sh_write[1]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[2]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.945      ;
; 0.748 ; cam_wrp:cam_wrp_0|sh_write[3]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[4]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.947      ;
; 0.748 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[5]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.947      ;
; 0.749 ; cam_wrp:cam_wrp_0|addr_sdram[21]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.054      ; 0.947      ;
; 0.749 ; cam_wrp:cam_wrp_0|sh_write[5]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.948      ;
; 0.749 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[5]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.055      ; 0.948      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sdram_controller:SDRAM|rd_ready_r'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.301 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.066      ; 0.511      ;
; 0.307 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.347      ; 0.823      ;
; 0.311 ; ready                                                                                                                              ; ready                                                                                                                                            ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|start                                                                                                             ; hellosoc_top:TFT|start                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.511      ;
; 0.332 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.530      ;
; 0.339 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[10]                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.347      ; 0.855      ;
; 0.346 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[9]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.347      ; 0.862      ;
; 0.366 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.347      ; 0.882      ;
; 0.372 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.570      ;
; 0.374 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.572      ;
; 0.393 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.346      ; 0.883      ;
; 0.422 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.620      ;
; 0.476 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.674      ;
; 0.480 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[12]                                                ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.678      ;
; 0.489 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[7]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.688      ;
; 0.497 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.696      ;
; 0.498 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.696      ;
; 0.500 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[9]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.698      ;
; 0.500 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[6]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.699      ;
; 0.502 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.700      ;
; 0.503 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[2]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.702      ;
; 0.505 ; rd_addr[21]                                                                                                                        ; rd_addr[21]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.703      ;
; 0.507 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[2]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.353      ; 1.029      ;
; 0.510 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[5]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.709      ;
; 0.513 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[8]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.711      ;
; 0.515 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[10]                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.353      ; 1.037      ;
; 0.517 ; rd_addr[6]                                                                                                                         ; rd_addr[6]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; rd_addr[9]                                                                                                                         ; rd_addr[9]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; rd_addr[11]                                                                                                                        ; rd_addr[11]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.715      ;
; 0.517 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9          ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.715      ;
; 0.518 ; rd_addr[7]                                                                                                                         ; rd_addr[7]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.716      ;
; 0.519 ; rd_addr[13]                                                                                                                        ; rd_addr[13]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.717      ;
; 0.519 ; rd_addr[15]                                                                                                                        ; rd_addr[15]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.717      ;
; 0.520 ; rd_addr[1]                                                                                                                         ; rd_addr[1]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.718      ;
; 0.520 ; rd_addr[2]                                                                                                                         ; rd_addr[2]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.718      ;
; 0.520 ; rd_addr[17]                                                                                                                        ; rd_addr[17]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.718      ;
; 0.520 ; rd_addr[23]                                                                                                                        ; rd_addr[23]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.718      ;
; 0.520 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.347      ; 1.036      ;
; 0.521 ; rd_addr[10]                                                                                                                        ; rd_addr[10]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.719      ;
; 0.521 ; rd_addr[18]                                                                                                                        ; rd_addr[18]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.719      ;
; 0.522 ; rd_addr[5]                                                                                                                         ; rd_addr[5]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.720      ;
; 0.522 ; rd_addr[3]                                                                                                                         ; rd_addr[3]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.720      ;
; 0.522 ; rd_addr[8]                                                                                                                         ; rd_addr[8]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.720      ;
; 0.522 ; rd_addr[14]                                                                                                                        ; rd_addr[14]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.720      ;
; 0.522 ; rd_addr[19]                                                                                                                        ; rd_addr[19]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.720      ;
; 0.523 ; rd_addr[4]                                                                                                                         ; rd_addr[4]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.721      ;
; 0.523 ; rd_addr[16]                                                                                                                        ; rd_addr[16]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.721      ;
; 0.524 ; rd_addr[20]                                                                                                                        ; rd_addr[20]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.722      ;
; 0.524 ; rd_addr[22]                                                                                                                        ; rd_addr[22]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.722      ;
; 0.524 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[6]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.353      ; 1.046      ;
; 0.531 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.353      ; 1.053      ;
; 0.532 ; rd_addr[12]                                                                                                                        ; rd_addr[12]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.730      ;
; 0.537 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[6]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.349      ; 1.055      ;
; 0.538 ; rd_addr[0]                                                                                                                         ; rd_addr[0]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.736      ;
; 0.538 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.737      ;
; 0.540 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.349      ; 1.058      ;
; 0.540 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.739      ;
; 0.541 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.740      ;
; 0.543 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.742      ;
; 0.548 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.349      ; 1.066      ;
; 0.548 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.747      ;
; 0.549 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.353      ; 1.071      ;
; 0.553 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[8]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.353      ; 1.075      ;
; 0.560 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.349      ; 1.078      ;
; 0.562 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.353      ; 1.084      ;
; 0.566 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[8]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.349      ; 1.084      ;
; 0.569 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.351      ; 1.089      ;
; 0.571 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.351      ; 1.091      ;
; 0.571 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.344      ; 1.084      ;
; 0.585 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.344      ; 1.098      ;
; 0.595 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.344      ; 1.108      ;
; 0.596 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.794      ;
; 0.609 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[6]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.344      ; 1.122      ;
; 0.610 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[11]                                                ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.808      ;
; 0.618 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.347      ; 1.134      ;
; 0.625 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.349      ; 1.143      ;
; 0.639 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; -0.226     ; 0.557      ;
; 0.639 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.837      ;
; 0.646 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.844      ;
; 0.653 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[10]                                                ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.851      ;
; 0.653 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[6]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|delayed_wrptr_g[6]                                         ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.852      ;
; 0.665 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.864      ;
; 0.666 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.346      ; 1.156      ;
; 0.666 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.865      ;
; 0.677 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.055      ; 0.876      ;
; 0.689 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[10]                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.358      ; 1.216      ;
; 0.690 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.054      ; 0.888      ;
; 0.701 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.353      ; 1.223      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                                            ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.302 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.340      ; 0.811      ;
; 0.305 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.340      ; 0.814      ;
; 0.308 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.340      ; 0.817      ;
; 0.310 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.340      ; 0.819      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[0]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[0]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[2]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[2]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[3]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[3]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER                                                                       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE                                                                      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER             ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; strt[2]                                                                                    ; strt[2]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; strt[0]                                                                                    ; strt[0]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; strt[1]                                                                                    ; strt[1]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.511      ;
; 0.314 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.340      ; 0.823      ;
; 0.326 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.340      ; 0.835      ;
; 0.335 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.340      ; 0.844      ;
; 0.340 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_4                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.539      ;
; 0.344 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.340      ; 0.853      ;
; 0.345 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|SIOD_oe                                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.544      ;
; 0.348 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_4        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.547      ;
; 0.353 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE                                                                      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.551      ;
; 0.359 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_START_SIGNAL        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.558      ;
; 0.362 ; strt[2]                                                                                    ; strt[0]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.560      ;
; 0.365 ; strt[1]                                                                                    ; strt[2]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.563      ;
; 0.366 ; strt[2]                                                                                    ; strt[1]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.564      ;
; 0.451 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_DONE                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[8]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.650      ;
; 0.466 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[3]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[4]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.665      ;
; 0.467 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[5]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[6]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.666      ;
; 0.467 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[4]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[5]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.666      ;
; 0.467 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[1]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[2]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.666      ;
; 0.468 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[6]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[7]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.667      ;
; 0.468 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.667      ;
; 0.489 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[1]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[1]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.700      ;
; 0.496 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[2]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[2]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 0.707      ;
; 0.499 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.698      ;
; 0.505 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.704      ;
; 0.510 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_3                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.709      ;
; 0.511 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_3                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_2           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.710      ;
; 0.512 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_2                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_4                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.711      ;
; 0.519 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.718      ;
; 0.522 ; strt[0]                                                                                    ; strt[2]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.720      ;
; 0.524 ; strt[0]                                                                                    ; strt[1]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.722      ;
; 0.526 ; strt[1]                                                                                    ; strt[0]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.724      ;
; 0.536 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.735      ;
; 0.540 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD          ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.738      ;
; 0.544 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD          ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE                                                                      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 0.742      ;
; 0.544 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD          ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.743      ;
; 0.546 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.745      ;
; 0.550 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.749      ;
; 0.556 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 0.755      ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                         ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.311 ; pre_v2:grayscale|end_pre                                                                                                          ; pre_v2:grayscale|end_pre                                                                                                                        ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; start_gray                                                                                                                        ; start_gray                                                                                                                                      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; pre_v2:grayscale|j[3]                                                                                                             ; pre_v2:grayscale|j[3]                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; pre_v2:grayscale|j[2]                                                                                                             ; pre_v2:grayscale|j[2]                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; pre_v2:grayscale|j[1]                                                                                                             ; pre_v2:grayscale|j[1]                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.511      ;
; 0.319 ; pre_v2:grayscale|j[0]                                                                                                             ; pre_v2:grayscale|j[0]                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.519      ;
; 0.354 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[3]               ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.554      ;
; 0.357 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.557      ;
; 0.371 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]               ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.571      ;
; 0.371 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.571      ;
; 0.390 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~portb_address_reg0 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.277      ; 0.836      ;
; 0.392 ; pre_v2:grayscale|j[0]                                                                                                             ; pre_v2:grayscale|j[1]                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.592      ;
; 0.420 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.620      ;
; 0.437 ; x_gray[0]                                                                                                                         ; x_gray[1]                                                                                                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.384      ; 0.965      ;
; 0.438 ; x_gray[8]                                                                                                                         ; x_gray[9]                                                                                                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.384      ; 0.966      ;
; 0.450 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]               ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.650      ;
; 0.453 ; x_gray[3]                                                                                                                         ; x_gray[4]                                                                                                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.384      ; 0.981      ;
; 0.455 ; x_gray[9]                                                                                                                         ; x_gray[9]                                                                                                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.668      ;
; 0.460 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]               ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.660      ;
; 0.468 ; x_gray[2]                                                                                                                         ; x_gray[4]                                                                                                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.384      ; 0.996      ;
; 0.478 ; y_gray[9]                                                                                                                         ; y_gray[9]                                                                                                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.055      ; 0.677      ;
; 0.479 ; pre_v2:grayscale|sr_data_16_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_16_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.693      ;
; 0.480 ; pre_v2:grayscale|sr_data_4_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_4_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.693      ;
; 0.480 ; pre_v2:grayscale|sr_data_21_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_21_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.693      ;
; 0.480 ; pre_v2:grayscale|sr_data_0_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_0_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.693      ;
; 0.480 ; pre_v2:grayscale|sr_data_25_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_25_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.693      ;
; 0.480 ; pre_v2:grayscale|sr_data_16_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_16_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.694      ;
; 0.480 ; pre_v2:grayscale|sr_data_15_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_15_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.693      ;
; 0.480 ; pre_v2:grayscale|sr_data_10_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_10_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.693      ;
; 0.480 ; pre_v2:grayscale|sr_data_5_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_5_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.693      ;
; 0.481 ; pre_v2:grayscale|sr_data_1_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_1_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.693      ;
; 0.481 ; pre_v2:grayscale|sr_data_2_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.693      ;
; 0.481 ; pre_v2:grayscale|sr_data_3_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_3_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.693      ;
; 0.481 ; pre_v2:grayscale|sr_data_4_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_4_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.694      ;
; 0.481 ; pre_v2:grayscale|sr_data_21_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_21_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.694      ;
; 0.481 ; pre_v2:grayscale|sr_data_0_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_0_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.694      ;
; 0.481 ; pre_v2:grayscale|sr_data_22_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_22_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.693      ;
; 0.481 ; pre_v2:grayscale|sr_data_23_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_23_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.693      ;
; 0.481 ; pre_v2:grayscale|sr_data_24_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_24_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.694      ;
; 0.481 ; pre_v2:grayscale|sr_data_27_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_27_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.693      ;
; 0.481 ; pre_v2:grayscale|sr_data_11_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_11_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.693      ;
; 0.481 ; pre_v2:grayscale|sr_data_12_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_12_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.693      ;
; 0.481 ; pre_v2:grayscale|sr_data_15_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_15_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.694      ;
; 0.481 ; pre_v2:grayscale|sr_data_13_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_13_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.693      ;
; 0.481 ; pre_v2:grayscale|sr_data_7_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_7_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.693      ;
; 0.481 ; pre_v2:grayscale|sr_data_8_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_8_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.693      ;
; 0.481 ; pre_v2:grayscale|sr_data_19_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_19_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.693      ;
; 0.481 ; pre_v2:grayscale|sr_data_20_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_20_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.693      ;
; 0.481 ; pre_v2:grayscale|sr_data_17_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_17_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.693      ;
; 0.481 ; pre_v2:grayscale|sr_data_5_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_5_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.694      ;
; 0.481 ; pre_v2:grayscale|sr_data_6_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_6_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.693      ;
; 0.482 ; pre_v2:grayscale|sr_data_2_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.694      ;
; 0.482 ; pre_v2:grayscale|sr_data_3_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_3_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.694      ;
; 0.482 ; pre_v2:grayscale|sr_data_22_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_22_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.694      ;
; 0.482 ; pre_v2:grayscale|sr_data_27_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_27_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.694      ;
; 0.482 ; pre_v2:grayscale|sr_data_11_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_11_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.694      ;
; 0.482 ; pre_v2:grayscale|sr_data_12_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_12_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.694      ;
; 0.482 ; pre_v2:grayscale|sr_data_16_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_16_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.070      ; 0.696      ;
; 0.482 ; pre_v2:grayscale|sr_data_9_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_9_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.694      ;
; 0.482 ; pre_v2:grayscale|sr_data_13_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_13_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.694      ;
; 0.482 ; pre_v2:grayscale|sr_data_7_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_7_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.694      ;
; 0.482 ; pre_v2:grayscale|sr_data_8_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_8_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.694      ;
; 0.482 ; pre_v2:grayscale|sr_data_20_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_20_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.694      ;
; 0.482 ; pre_v2:grayscale|sr_data_17_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_17_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.694      ;
; 0.482 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.056      ; 0.682      ;
; 0.483 ; pre_v2:grayscale|sr_data_4_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_4_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.696      ;
; 0.483 ; pre_v2:grayscale|sr_data_0_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_0_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.696      ;
; 0.483 ; pre_v2:grayscale|sr_data_0_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_0_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.696      ;
; 0.483 ; pre_v2:grayscale|sr_data_25_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_25_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.696      ;
; 0.483 ; pre_v2:grayscale|sr_data_25_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_25_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.696      ;
; 0.483 ; pre_v2:grayscale|sr_data_24_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_24_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.696      ;
; 0.483 ; pre_v2:grayscale|sr_data_24_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_24_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.696      ;
; 0.483 ; pre_v2:grayscale|sr_data_10_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_10_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.696      ;
; 0.483 ; pre_v2:grayscale|sr_data_10_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_10_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.696      ;
; 0.483 ; pre_v2:grayscale|sr_data_14_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_14_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.069      ; 0.696      ;
; 0.484 ; pre_v2:grayscale|sr_data_1_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_1_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.696      ;
; 0.484 ; pre_v2:grayscale|sr_data_2_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.696      ;
; 0.484 ; pre_v2:grayscale|sr_data_3_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_3_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.696      ;
; 0.484 ; pre_v2:grayscale|sr_data_22_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_22_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.696      ;
; 0.484 ; pre_v2:grayscale|sr_data_26_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_26_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.696      ;
; 0.484 ; pre_v2:grayscale|sr_data_26_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_26_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.696      ;
; 0.484 ; pre_v2:grayscale|sr_data_27_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_27_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.696      ;
; 0.484 ; pre_v2:grayscale|sr_data_11_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_11_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.696      ;
; 0.484 ; pre_v2:grayscale|sr_data_11_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_11_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.696      ;
; 0.484 ; pre_v2:grayscale|sr_data_12_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_12_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.696      ;
; 0.484 ; pre_v2:grayscale|sr_data_12_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_12_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.696      ;
; 0.484 ; pre_v2:grayscale|sr_data_9_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_9_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.068      ; 0.696      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                              ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.312 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[8]          ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[8]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle        ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]  ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]  ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                       ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                      ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ             ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.320 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]  ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.338 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]  ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.353 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]  ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.552      ;
; 0.361 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]  ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.560      ;
; 0.364 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                      ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.562      ;
; 0.365 ; hellosoc_top:TFT|tft_ili9341:tft|state.START                     ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.563      ;
; 0.366 ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP          ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.564      ;
; 0.371 ; hellosoc_top:TFT|tft_ili9341:tft|state.START                     ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.569      ;
; 0.426 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 1.106      ;
; 0.443 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble            ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.582      ; 1.449      ;
; 0.444 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble            ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.582      ; 1.450      ;
; 0.450 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble            ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 1.130      ;
; 0.454 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble            ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 1.134      ;
; 0.455 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble            ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 1.135      ;
; 0.457 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble            ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.256      ; 1.137      ;
; 0.479 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[15]         ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[15]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.677      ;
; 0.482 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[19]         ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[19]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.681      ;
; 0.484 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[16]         ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[16]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.683      ;
; 0.484 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[20]         ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[20]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.683      ;
; 0.488 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[3]          ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[3]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.687      ;
; 0.488 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[5]          ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[5]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.687      ;
; 0.488 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[7]          ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[7]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.687      ;
; 0.489 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[18]         ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[18]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.687      ;
; 0.489 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[12]         ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[12]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.688      ;
; 0.503 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.701      ;
; 0.506 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle        ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.705      ;
; 0.508 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]  ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|tft_sdi         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.707      ;
; 0.513 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.522 ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP          ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.720      ;
; 0.523 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.722      ;
; 0.528 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]  ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.727      ;
; 0.534 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]               ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.731      ;
; 0.534 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ             ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.732      ;
; 0.536 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.734      ;
; 0.537 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.734      ;
; 0.544 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.743      ;
; 0.545 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]               ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.742      ;
; 0.546 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.744      ;
; 0.548 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.746      ;
; 0.555 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.753      ;
; 0.560 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.758      ;
; 0.564 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.762      ;
; 0.568 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                      ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.766      ;
; 0.577 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ             ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.775      ;
; 0.595 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble            ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.582      ; 1.601      ;
; 0.602 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble            ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.582      ; 1.608      ;
; 0.609 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[17]         ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[17]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.808      ;
; 0.611 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[11]         ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[11]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.810      ;
; 0.618 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[13]         ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[13]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.816      ;
; 0.623 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[6]          ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[6]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.822      ;
; 0.623 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[9]          ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[9]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.822      ;
; 0.627 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0]                      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.826      ;
; 0.628 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4]                      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[4] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.827      ;
; 0.676 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2]                      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.875      ;
; 0.679 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle        ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.878      ;
; 0.695 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6]                      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[6] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.894      ;
; 0.729 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.928      ;
; 0.734 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[8] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 0.937      ;
; 0.746 ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP          ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[15]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 0.948      ;
; 0.785 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.983      ;
; 0.791 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.989      ;
; 0.799 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.997      ;
; 0.799 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.997      ;
; 0.799 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle        ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.998      ;
; 0.804 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]  ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.003      ;
; 0.806 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.004      ;
; 0.813 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.011      ;
; 0.816 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[14]         ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[14]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.015      ;
; 0.820 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.018      ;
; 0.853 ; hellosoc_top:TFT|tft_ili9341:tft|state.START                     ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.051      ;
; 0.880 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.078      ;
; 0.887 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.085      ;
; 0.888 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.086      ;
; 0.895 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.093      ;
; 0.902 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.100      ;
; 0.909 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.107      ;
; 0.916 ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP          ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[13]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.058      ; 1.118      ;
; 0.917 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.116      ;
; 0.931 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[14]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.134      ;
; 0.932 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.131      ;
; 0.933 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[12]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.137      ;
; 0.933 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 1.132      ;
; 0.934 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[11]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.138      ;
; 0.935 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.133      ;
; 0.940 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[18]         ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[10]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.138      ;
; 0.945 ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP          ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[9]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.149      ;
; 0.945 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[10]         ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[10]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.143      ;
; 0.947 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[20]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 1.151      ;
; 0.951 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]               ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 1.148      ;
; 0.951 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.256      ; 1.131      ;
; 0.952 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ             ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.150      ;
+-------+------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                        ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.313 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|state[0]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|state[2]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.321 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.519      ;
; 0.338 ; sdram_controller:SDRAM|refresh_cnt[9] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.536      ;
; 0.353 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.551      ;
; 0.465 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.663      ;
; 0.501 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[1] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.699      ;
; 0.501 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.699      ;
; 0.503 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.701      ;
; 0.503 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.701      ;
; 0.504 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.702      ;
; 0.504 ; sdram_controller:SDRAM|refresh_cnt[7] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.702      ;
; 0.506 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.704      ;
; 0.506 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.704      ;
; 0.519 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.717      ;
; 0.532 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.730      ;
; 0.558 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.756      ;
; 0.568 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.766      ;
; 0.608 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.806      ;
; 0.610 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.808      ;
; 0.661 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.859      ;
; 0.661 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.859      ;
; 0.699 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.897      ;
; 0.707 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.905      ;
; 0.745 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.943      ;
; 0.746 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.944      ;
; 0.747 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.945      ;
; 0.749 ; sdram_controller:SDRAM|refresh_cnt[7] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.947      ;
; 0.751 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.949      ;
; 0.751 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.949      ;
; 0.752 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[1] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.950      ;
; 0.752 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.950      ;
; 0.753 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.951      ;
; 0.755 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.953      ;
; 0.755 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.953      ;
; 0.759 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.957      ;
; 0.759 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.957      ;
; 0.760 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.958      ;
; 0.762 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.960      ;
; 0.790 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.988      ;
; 0.800 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.998      ;
; 0.834 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.032      ;
; 0.835 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.033      ;
; 0.836 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.034      ;
; 0.838 ; sdram_controller:SDRAM|refresh_cnt[7] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.036      ;
; 0.841 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.039      ;
; 0.841 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.039      ;
; 0.842 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.040      ;
; 0.843 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.041      ;
; 0.848 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.046      ;
; 0.848 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.046      ;
; 0.849 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.047      ;
; 0.851 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.049      ;
; 0.853 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.059      ; 1.056      ;
; 0.855 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.053      ;
; 0.856 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.054      ;
; 0.858 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.056      ;
; 0.871 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.069      ;
; 0.873 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.071      ;
; 0.930 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.128      ;
; 0.931 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.129      ;
; 0.932 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.130      ;
; 0.937 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.135      ;
; 0.938 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.136      ;
; 0.944 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.142      ;
; 0.945 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.143      ;
; 0.947 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.145      ;
; 0.951 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.149      ;
; 0.952 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.150      ;
; 0.974 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|state[4]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.172      ;
; 1.009 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.207      ;
; 1.011 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.209      ;
; 1.026 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.224      ;
; 1.027 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.225      ;
; 1.034 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.232      ;
; 1.040 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.238      ;
; 1.041 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.239      ;
; 1.047 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.245      ;
; 1.075 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|state[3]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.273      ;
; 1.123 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.321      ;
; 1.136 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.334      ;
; 1.190 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state[2]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.384      ;
; 1.194 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.388      ;
; 1.197 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.390      ;
; 1.198 ; sdram_controller:SDRAM|refresh_cnt[9] ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.392      ;
; 1.200 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state[3]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.398      ;
; 1.240 ; cam_wrp:cam_wrp_0|addr_sdram[16]      ; sdram_controller:SDRAM|haddr_r[16]    ; sdram_controller:SDRAM|busy                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.805     ; 0.679      ;
; 1.243 ; cam_wrp:cam_wrp_0|addr_sdram[11]      ; sdram_controller:SDRAM|haddr_r[11]    ; sdram_controller:SDRAM|busy                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.806     ; 0.681      ;
; 1.250 ; cam_wrp:cam_wrp_0|addr_sdram[19]      ; sdram_controller:SDRAM|haddr_r[19]    ; sdram_controller:SDRAM|busy                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.805     ; 0.689      ;
; 1.258 ; cam_wrp:cam_wrp_0|addr_sdram[17]      ; sdram_controller:SDRAM|haddr_r[17]    ; sdram_controller:SDRAM|busy                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.805     ; 0.697      ;
; 1.259 ; cam_wrp:cam_wrp_0|addr_sdram[18]      ; sdram_controller:SDRAM|haddr_r[18]    ; sdram_controller:SDRAM|busy                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.805     ; 0.698      ;
; 1.259 ; cam_wrp:cam_wrp_0|addr_sdram[2]       ; sdram_controller:SDRAM|haddr_r[2]     ; sdram_controller:SDRAM|busy                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.806     ; 0.697      ;
; 1.259 ; cam_wrp:cam_wrp_0|addr_sdram[1]       ; sdram_controller:SDRAM|haddr_r[1]     ; sdram_controller:SDRAM|busy                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.806     ; 0.697      ;
; 1.278 ; cam_wrp:cam_wrp_0|addr_sdram[6]       ; sdram_controller:SDRAM|haddr_r[6]     ; sdram_controller:SDRAM|busy                      ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -0.806     ; 0.716      ;
; 1.280 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state[2]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.474      ;
; 1.284 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.478      ;
; 1.290 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state[3]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 1.488      ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TOP:neiroset|nextstep'                                                                                                                                 ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.358 ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.034      ; 0.536      ;
; 0.521 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.034      ; 0.699      ;
; 0.523 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.034      ; 0.701      ;
; 0.525 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.034      ; 0.703      ;
; 0.540 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.034      ; 0.718      ;
; 0.761 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.038      ; 0.943      ;
; 0.763 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.038      ; 0.945      ;
; 0.769 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.038      ; 0.951      ;
; 0.770 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.038      ; 0.952      ;
; 0.776 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.038      ; 0.958      ;
; 0.777 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.038      ; 0.959      ;
; 0.850 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.038      ; 1.032      ;
; 0.857 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.038      ; 1.039      ;
; 0.865 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.038      ; 1.047      ;
; 0.872 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.038      ; 1.054      ;
; 2.362 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[4] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.170     ; 1.356      ;
; 2.362 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[3] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.170     ; 1.356      ;
; 2.362 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[1] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.170     ; 1.356      ;
; 2.362 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[2] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.170     ; 1.356      ;
; 2.362 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[0] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -1.170     ; 1.356      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'TOP:neiroset|memorywork:block|step[0]'                                                                                                                                                                       ;
+-------+-----------------------------------------+---------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                       ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+---------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.454 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.006      ; 5.640      ;
; 0.521 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.007      ; 5.708      ;
; 0.572 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.992      ; 5.744      ;
; 0.573 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.009      ; 5.762      ;
; 0.603 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.009      ; 5.792      ;
; 0.617 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.348      ; 4.975      ;
; 0.655 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.105      ; 5.940      ;
; 0.663 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.097      ; 5.940      ;
; 0.664 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.877      ; 5.721      ;
; 0.684 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.349      ; 5.043      ;
; 0.688 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.996      ; 5.864      ;
; 0.706 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.994      ; 5.880      ;
; 0.731 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.439      ; 5.180      ;
; 0.731 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.878      ; 5.789      ;
; 0.735 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.334      ; 5.079      ;
; 0.736 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.351      ; 5.097      ;
; 0.744 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.447      ; 5.201      ;
; 0.750 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.998      ; 5.928      ;
; 0.766 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.351      ; 5.127      ;
; 0.769 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.990      ; 5.939      ;
; 0.782 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.863      ; 5.825      ;
; 0.783 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.880      ; 5.843      ;
; 0.785 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.991      ; 5.956      ;
; 0.803 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.968      ; 5.951      ;
; 0.813 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.349      ; 5.172      ;
; 0.813 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.880      ; 5.873      ;
; 0.818 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.340      ; 5.168      ;
; 0.819 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.976      ; 5.975      ;
; 0.846 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.865      ; 5.891      ;
; 0.851 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.338      ; 5.199      ;
; 0.858 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.348      ; 5.216      ;
; 0.868 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.336      ; 5.214      ;
; 0.870 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.351      ; 5.231      ;
; 0.874 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.333      ; 5.217      ;
; 0.874 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.348      ; 5.232      ;
; 0.876 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.338      ; 5.224      ;
; 0.890 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.869      ; 5.939      ;
; 0.898 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.867      ; 5.945      ;
; 0.913 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.334      ; 5.257      ;
; 0.924 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.998      ; 6.102      ;
; 0.932 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.332      ; 5.274      ;
; 0.941 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.349      ; 5.300      ;
; 0.949 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.862      ; 5.991      ;
; 0.952 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.351      ; 5.313      ;
; 0.972 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.333      ; 5.315      ;
; 0.975 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.991      ; 6.146      ;
; 0.976 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.334      ; 5.320      ;
; 0.976 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.009      ; 6.165      ;
; 0.977 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.351      ; 5.338      ;
; 0.979 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.861      ; 6.020      ;
; 0.980 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.447      ; 5.437      ;
; 0.988 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.439      ; 5.437      ;
; 0.992 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.334      ; 5.336      ;
; 0.992 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.006      ; 6.178      ;
; 0.993 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.351      ; 5.354      ;
; 0.997 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 5.005      ; 6.182      ;
; 1.015 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.006      ; 5.721      ;
; 1.023 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.351      ; 5.384      ;
; 1.059 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.447      ; 5.516      ;
; 1.063 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 4.877      ; 5.640      ;
; 1.067 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.439      ; 5.516      ;
; 1.075 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.340      ; 5.425      ;
; 1.075 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.447      ; 5.532      ;
; 1.082 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.007      ; 5.789      ;
; 1.083 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.439      ; 5.532      ;
; 1.087 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.340      ; 5.437      ;
; 1.092 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.338      ; 5.440      ;
; 1.108 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.338      ; 5.456      ;
; 1.110 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.333      ; 5.453      ;
; 1.115 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.862      ; 6.157      ;
; 1.126 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.336      ; 5.472      ;
; 1.129 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.336      ; 5.475      ;
; 1.130 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 4.878      ; 5.708      ;
; 1.133 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 4.992      ; 5.825      ;
; 1.134 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.009      ; 5.843      ;
; 1.134 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.869      ; 6.183      ;
; 1.137 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.333      ; 5.480      ;
; 1.139 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.351      ; 5.500      ;
; 1.146 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.348      ; 5.504      ;
; 1.154 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.340      ; 5.504      ;
; 1.154 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.097      ; 5.951      ;
; 1.155 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.348      ; 5.513      ;
; 1.155 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.992      ; 6.327      ;
; 1.156 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.880      ; 6.216      ;
; 1.160 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.347      ; 5.517      ;
; 1.164 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.009      ; 5.873      ;
; 1.170 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.340      ; 5.520      ;
; 1.170 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 5.105      ; 5.975      ;
; 1.173 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.332      ; 5.515      ;
; 1.173 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.347      ; 5.530      ;
; 1.176 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.876      ; 6.232      ;
; 1.178 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.336      ; 5.524      ;
; 1.178 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.351      ; 5.539      ;
; 1.178 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.348      ; 5.536      ;
; 1.181 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 4.863      ; 5.744      ;
; 1.182 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 4.880      ; 5.762      ;
; 1.189 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.332      ; 5.531      ;
; 1.197 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; -0.500       ; 4.994      ; 5.891      ;
; 1.198 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.347      ; 5.555      ;
; 1.202 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 4.877      ; 6.259      ;
+-------+-----------------------------------------+---------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                  ;
+--------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node                          ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; -1.338 ; GO_NEIROSET ; TOP:neiroset|lvl[0]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.420      ; 2.067      ;
; -1.338 ; GO_NEIROSET ; TOP:neiroset|lvl[2]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.420      ; 2.067      ;
; -1.338 ; GO_NEIROSET ; TOP:neiroset|lvl[3]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.420      ; 2.067      ;
; -1.338 ; GO_NEIROSET ; TOP:neiroset|lvl[4]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.420      ; 2.067      ;
; -1.338 ; GO_NEIROSET ; TOP:neiroset|lvl[1]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.420      ; 2.067      ;
; -1.216 ; GO_NEIROSET ; TOP:neiroset|slvl[0]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.522      ; 2.223      ;
; -1.157 ; GO_NEIROSET ; TOP:neiroset|slvl[1]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.523      ; 2.165      ;
; -0.990 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[0]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.527      ; 2.002      ;
; -0.695 ; GO_NEIROSET ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.857      ; 2.037      ;
; -0.695 ; GO_NEIROSET ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.857      ; 2.037      ;
; -0.695 ; GO_NEIROSET ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.857      ; 2.037      ;
; -0.695 ; GO_NEIROSET ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.857      ; 2.037      ;
; -0.684 ; GO_NEIROSET ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.849      ; 2.018      ;
; -0.667 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[1]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.850      ; 2.002      ;
; -0.667 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[2]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.850      ; 2.002      ;
+--------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                  ;
+-------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node   ; To Node                          ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; 1.135 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[1]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.056      ; 1.865      ;
; 1.135 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[2]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.056      ; 1.865      ;
; 1.150 ; GO_NEIROSET ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.055      ; 1.879      ;
; 1.151 ; GO_NEIROSET ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.064      ; 1.889      ;
; 1.151 ; GO_NEIROSET ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.064      ; 1.889      ;
; 1.151 ; GO_NEIROSET ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.064      ; 1.889      ;
; 1.151 ; GO_NEIROSET ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 1.064      ; 1.889      ;
; 1.471 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[0]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.720      ; 1.865      ;
; 1.591 ; GO_NEIROSET ; TOP:neiroset|slvl[1]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.716      ; 1.981      ;
; 1.637 ; GO_NEIROSET ; TOP:neiroset|slvl[0]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.715      ; 2.026      ;
; 1.871 ; GO_NEIROSET ; TOP:neiroset|lvl[0]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.644      ; 1.884      ;
; 1.871 ; GO_NEIROSET ; TOP:neiroset|lvl[2]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.644      ; 1.884      ;
; 1.871 ; GO_NEIROSET ; TOP:neiroset|lvl[3]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.644      ; 1.884      ;
; 1.871 ; GO_NEIROSET ; TOP:neiroset|lvl[4]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.644      ; 1.884      ;
; 1.871 ; GO_NEIROSET ; TOP:neiroset|lvl[1]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.644      ; 1.884      ;
+-------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 107
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 16.313 ns




+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                    ;
+-------------------------------------------------------------+---------+---------------+
; Clock                                                       ; Slack   ; End Point TNS ;
+-------------------------------------------------------------+---------+---------------+
; clk50                                                       ; -10.145 ; -3461.784     ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -5.993  ; -47.879       ;
; TOP:neiroset|memorywork:block|step[0]                       ; -3.248  ; -52.657       ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; -2.898  ; -1302.841     ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; -2.586  ; -28.421       ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; -2.440  ; -85.762       ;
; sdram_controller:SDRAM|rd_ready_r                           ; -2.101  ; -94.265       ;
; sdram_controller:SDRAM|busy                                 ; -1.439  ; -91.017       ;
; TOP:neiroset|nextstep                                       ; -0.771  ; -3.855        ;
; PCLK_cam                                                    ; -0.581  ; -18.728       ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 35.845  ; 0.000         ;
+-------------------------------------------------------------+---------+---------------+


+-------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                   ;
+-------------------------------------------------------------+-------+---------------+
; Clock                                                       ; Slack ; End Point TNS ;
+-------------------------------------------------------------+-------+---------------+
; PCLK_cam                                                    ; 0.060 ; 0.000         ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; 0.094 ; 0.000         ;
; clk50                                                       ; 0.135 ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.154 ; 0.000         ;
; sdram_controller:SDRAM|rd_ready_r                           ; 0.168 ; 0.000         ;
; sdram_controller:SDRAM|busy                                 ; 0.179 ; 0.000         ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; 0.186 ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.186 ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 0.187 ; 0.000         ;
; TOP:neiroset|memorywork:block|step[0]                       ; 0.195 ; 0.000         ;
; TOP:neiroset|nextstep                                       ; 0.212 ; 0.000         ;
+-------------------------------------------------------------+-------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                    ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; TOP:neiroset|conv_TOP:conv|STOP ; -0.551 ; -4.829        ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                    ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; TOP:neiroset|conv_TOP:conv|STOP ; 0.634 ; 0.000         ;
+---------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                     ;
+-------------------------------------------------------------+--------+---------------+
; Clock                                                       ; Slack  ; End Point TNS ;
+-------------------------------------------------------------+--------+---------------+
; PCLK_cam                                                    ; -3.000 ; -101.761      ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; -1.000 ; -631.000      ;
; sdram_controller:SDRAM|busy                                 ; -1.000 ; -124.000      ;
; sdram_controller:SDRAM|rd_ready_r                           ; -1.000 ; -107.000      ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; -1.000 ; -17.000       ;
; TOP:neiroset|nextstep                                       ; -1.000 ; -5.000        ;
; TOP:neiroset|memorywork:block|step[0]                       ; 0.036  ; 0.000         ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 3.278  ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 4.782  ; 0.000         ;
; clk50                                                       ; 9.206  ; 0.000         ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 19.750 ; 0.000         ;
+-------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk50'                                                                                                                                                                                  ;
+---------+--------------------------------------------------------------+----------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                    ; To Node                                      ; Launch Clock                          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------------------------------------------------------+----------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+
; -10.145 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.070     ; 8.552      ;
; -10.081 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.070     ; 8.488      ;
; -10.077 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.070     ; 8.484      ;
; -10.076 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.071     ; 8.482      ;
; -10.025 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.146     ; 8.356      ;
; -10.025 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.146     ; 8.356      ;
; -10.025 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.146     ; 8.356      ;
; -10.025 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.146     ; 8.356      ;
; -10.025 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.146     ; 8.356      ;
; -10.013 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.070     ; 8.420      ;
; -10.013 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.124     ; 8.366      ;
; -10.012 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.071     ; 8.418      ;
; -10.008 ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.071     ; 8.414      ;
; -9.986  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.068     ; 8.395      ;
; -9.956  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.147     ; 8.286      ;
; -9.956  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.147     ; 8.286      ;
; -9.956  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.147     ; 8.286      ;
; -9.956  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.147     ; 8.286      ;
; -9.956  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.147     ; 8.286      ;
; -9.949  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.124     ; 8.302      ;
; -9.945  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.124     ; 8.298      ;
; -9.944  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.071     ; 8.350      ;
; -9.922  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.151     ; 8.248      ;
; -9.922  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.068     ; 8.331      ;
; -9.918  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.068     ; 8.327      ;
; -9.893  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.200     ; 8.170      ;
; -9.893  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.200     ; 8.170      ;
; -9.893  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.200     ; 8.170      ;
; -9.893  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.200     ; 8.170      ;
; -9.893  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.200     ; 8.170      ;
; -9.888  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[1]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.146     ; 8.219      ;
; -9.881  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.124     ; 8.234      ;
; -9.869  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.131     ; 8.215      ;
; -9.866  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.144     ; 8.199      ;
; -9.866  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.144     ; 8.199      ;
; -9.866  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.144     ; 8.199      ;
; -9.866  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.144     ; 8.199      ;
; -9.866  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.144     ; 8.199      ;
; -9.861  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.079     ; 8.259      ;
; -9.856  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.077     ; 8.256      ;
; -9.854  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.068     ; 8.263      ;
; -9.853  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.152     ; 8.178      ;
; -9.832  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.069     ; 8.240      ;
; -9.819  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i[1]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.147     ; 8.149      ;
; -9.818  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[8]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.144     ; 8.151      ;
; -9.818  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[9]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.144     ; 8.151      ;
; -9.816  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[0]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.144     ; 8.149      ;
; -9.816  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[2]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.144     ; 8.149      ;
; -9.815  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[4]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.144     ; 8.148      ;
; -9.815  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[5]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.144     ; 8.148      ;
; -9.805  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.131     ; 8.151      ;
; -9.801  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.131     ; 8.147      ;
; -9.799  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.078     ; 8.198      ;
; -9.797  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.079     ; 8.195      ;
; -9.793  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.079     ; 8.191      ;
; -9.792  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.077     ; 8.192      ;
; -9.790  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.205     ; 8.062      ;
; -9.788  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.077     ; 8.188      ;
; -9.777  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[6]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.146     ; 8.108      ;
; -9.771  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i[7]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.146     ; 8.102      ;
; -9.768  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|step[3]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.069     ; 8.176      ;
; -9.764  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]  ; TOP:neiroset|memorywork:block|step[2]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.069     ; 8.172      ;
; -9.763  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]  ; TOP:neiroset|memorywork:block|step[0]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.149     ; 8.091      ;
; -9.756  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]  ; TOP:neiroset|memorywork:block|step[4]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.075     ; 8.158      ;
; -9.756  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5] ; TOP:neiroset|memorywork:block|i[1]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.200     ; 8.033      ;
; -9.749  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.207     ; 8.019      ;
; -9.749  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9] ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.207     ; 8.019      ;
; -9.749  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.207     ; 8.019      ;
; -9.749  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9] ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.207     ; 8.019      ;
; -9.749  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9] ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.207     ; 8.019      ;
; -9.749  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i[8]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.145     ; 8.081      ;
; -9.749  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i[9]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.145     ; 8.081      ;
; -9.747  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i[0]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.145     ; 8.079      ;
; -9.747  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i[2]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.145     ; 8.079      ;
; -9.746  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i[4]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.145     ; 8.078      ;
; -9.746  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4] ; TOP:neiroset|memorywork:block|i[5]           ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.145     ; 8.078      ;
; -9.741  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.155     ; 8.063      ;
; -9.741  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.155     ; 8.063      ;
; -9.741  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.155     ; 8.063      ;
; -9.741  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.155     ; 8.063      ;
; -9.741  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6] ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.155     ; 8.063      ;
; -9.737  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9] ; TOP:neiroset|memorywork:block|step[1]        ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.131     ; 8.083      ;
; -9.736  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i1[12]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.970     ; 8.243      ;
; -9.736  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i1[0]          ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.970     ; 8.243      ;
; -9.736  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i1[1]          ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.970     ; 8.243      ;
; -9.736  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i1[2]          ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.970     ; 8.243      ;
; -9.736  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i1[3]          ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.970     ; 8.243      ;
; -9.736  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i1[4]          ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.970     ; 8.243      ;
; -9.736  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i1[5]          ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.970     ; 8.243      ;
; -9.736  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i1[6]          ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.970     ; 8.243      ;
; -9.736  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i1[7]          ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.970     ; 8.243      ;
; -9.736  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i1[8]          ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.970     ; 8.243      ;
; -9.736  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i1[9]          ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.970     ; 8.243      ;
; -9.736  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i1[10]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.970     ; 8.243      ;
; -9.736  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2] ; TOP:neiroset|memorywork:block|i1[11]         ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -1.970     ; 8.243      ;
; -9.736  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[1] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.153     ; 8.060      ;
; -9.736  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[2] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.153     ; 8.060      ;
; -9.736  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[0] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.153     ; 8.060      ;
; -9.736  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[3] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.153     ; 8.060      ;
; -9.736  ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]  ; TOP:neiroset|memorywork:block|weight_case[4] ; TOP:neiroset|memorywork:block|step[0] ; clk50       ; 0.500        ; -2.153     ; 8.060      ;
+---------+--------------------------------------------------------------+----------------------------------------------+---------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                       ;
+--------+---------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                                     ; Launch Clock                                          ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; -5.993 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.170     ; 4.760      ;
; -5.991 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.170     ; 4.758      ;
; -5.989 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.170     ; 4.756      ;
; -5.989 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.170     ; 4.756      ;
; -5.988 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.170     ; 4.755      ;
; -5.987 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.170     ; 4.754      ;
; -5.985 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.170     ; 4.752      ;
; -5.984 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.170     ; 4.751      ;
; -5.951 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.170     ; 4.718      ;
; -5.949 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.170     ; 4.716      ;
; -5.947 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.170     ; 4.714      ;
; -5.946 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.170     ; 4.713      ;
; -5.877 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.981     ; 4.833      ;
; -5.873 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.981     ; 4.829      ;
; -5.873 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.981     ; 4.829      ;
; -5.869 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.981     ; 4.825      ;
; -5.869 ; hellosoc_top:TFT|y_out[1] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.981     ; 4.825      ;
; -5.869 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.981     ; 4.825      ;
; -5.865 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.981     ; 4.821      ;
; -5.865 ; hellosoc_top:TFT|y_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.981     ; 4.821      ;
; -5.860 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.170     ; 4.627      ;
; -5.858 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.170     ; 4.625      ;
; -5.856 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.170     ; 4.623      ;
; -5.855 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.170     ; 4.622      ;
; -5.835 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.981     ; 4.791      ;
; -5.831 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.981     ; 4.787      ;
; -5.827 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.981     ; 4.783      ;
; -5.827 ; hellosoc_top:TFT|y_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.981     ; 4.783      ;
; -5.779 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.170     ; 4.546      ;
; -5.777 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.170     ; 4.544      ;
; -5.775 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.170     ; 4.542      ;
; -5.774 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.170     ; 4.541      ;
; -5.744 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.981     ; 4.700      ;
; -5.741 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.170     ; 4.508      ;
; -5.740 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.981     ; 4.696      ;
; -5.739 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.170     ; 4.506      ;
; -5.737 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.170     ; 4.504      ;
; -5.736 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.170     ; 4.503      ;
; -5.736 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.981     ; 4.692      ;
; -5.736 ; hellosoc_top:TFT|y_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.981     ; 4.692      ;
; -5.709 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.170     ; 4.476      ;
; -5.707 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.170     ; 4.474      ;
; -5.705 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.170     ; 4.472      ;
; -5.704 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.170     ; 4.471      ;
; -5.663 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.981     ; 4.619      ;
; -5.659 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.981     ; 4.615      ;
; -5.655 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.981     ; 4.611      ;
; -5.655 ; hellosoc_top:TFT|y_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.981     ; 4.611      ;
; -5.632 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.170     ; 4.399      ;
; -5.630 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.170     ; 4.397      ;
; -5.628 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.170     ; 4.395      ;
; -5.627 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.170     ; 4.394      ;
; -5.625 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.981     ; 4.581      ;
; -5.625 ; hellosoc_top:TFT|x_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.180     ; 4.382      ;
; -5.624 ; hellosoc_top:TFT|x_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.180     ; 4.381      ;
; -5.621 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.981     ; 4.577      ;
; -5.621 ; hellosoc_top:TFT|x_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.180     ; 4.378      ;
; -5.620 ; hellosoc_top:TFT|x_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.180     ; 4.377      ;
; -5.617 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.981     ; 4.573      ;
; -5.617 ; hellosoc_top:TFT|y_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.981     ; 4.573      ;
; -5.593 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.981     ; 4.549      ;
; -5.589 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.981     ; 4.545      ;
; -5.585 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.981     ; 4.541      ;
; -5.585 ; hellosoc_top:TFT|y_out[7] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.981     ; 4.541      ;
; -5.583 ; hellosoc_top:TFT|x_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.180     ; 4.340      ;
; -5.581 ; hellosoc_top:TFT|x_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.180     ; 4.338      ;
; -5.579 ; hellosoc_top:TFT|x_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.180     ; 4.336      ;
; -5.578 ; hellosoc_top:TFT|x_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.180     ; 4.335      ;
; -5.550 ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.180     ; 4.307      ;
; -5.548 ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.180     ; 4.305      ;
; -5.546 ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.180     ; 4.303      ;
; -5.545 ; hellosoc_top:TFT|x_out[3] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.180     ; 4.302      ;
; -5.535 ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.180     ; 4.292      ;
; -5.534 ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.180     ; 4.291      ;
; -5.531 ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.180     ; 4.288      ;
; -5.530 ; hellosoc_top:TFT|x_out[0] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.180     ; 4.287      ;
; -5.516 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.981     ; 4.472      ;
; -5.512 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.981     ; 4.468      ;
; -5.508 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.981     ; 4.464      ;
; -5.508 ; hellosoc_top:TFT|y_out[6] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.981     ; 4.464      ;
; -5.505 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.180     ; 4.262      ;
; -5.503 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.180     ; 4.260      ;
; -5.501 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.180     ; 4.258      ;
; -5.500 ; hellosoc_top:TFT|x_out[5] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.180     ; 4.257      ;
; -5.500 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.170     ; 4.267      ;
; -5.499 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.170     ; 4.266      ;
; -5.497 ; hellosoc_top:TFT|x_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.991     ; 4.443      ;
; -5.496 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.170     ; 4.263      ;
; -5.495 ; hellosoc_top:TFT|y_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.170     ; 4.262      ;
; -5.494 ; hellosoc_top:TFT|x_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.991     ; 4.440      ;
; -5.494 ; hellosoc_top:TFT|x_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.991     ; 4.440      ;
; -5.490 ; hellosoc_top:TFT|x_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.180     ; 4.247      ;
; -5.488 ; hellosoc_top:TFT|x_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.180     ; 4.245      ;
; -5.487 ; hellosoc_top:TFT|x_out[4] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -1.991     ; 4.433      ;
; -5.486 ; hellosoc_top:TFT|x_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.180     ; 4.243      ;
; -5.485 ; hellosoc_top:TFT|x_out[8] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.180     ; 4.242      ;
; -5.477 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.170     ; 4.244      ;
; -5.476 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.170     ; 4.243      ;
; -5.473 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.170     ; 4.240      ;
; -5.472 ; hellosoc_top:TFT|x_out[2] ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -2.170     ; 4.239      ;
+--------+---------------------------+---------------------------------------------+-------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TOP:neiroset|memorywork:block|step[0]'                                                                                                                                                       ;
+--------+-----------------------------------------+---------------------------------------------------------------+-----------------------+---------------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                                       ; Launch Clock          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+---------------------------------------------------------------+-----------------------+---------------------------------------+--------------+------------+------------+
; -3.248 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.671      ; 4.961      ;
; -3.146 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.684      ; 4.880      ;
; -3.109 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.675      ; 4.833      ;
; -3.089 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.683      ; 4.808      ;
; -3.075 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.681      ; 4.805      ;
; -3.071 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.671      ; 4.784      ;
; -3.060 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.732      ; 4.767      ;
; -3.054 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.670      ; 4.775      ;
; -3.026 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.671      ; 4.739      ;
; -3.021 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.672      ; 4.742      ;
; -3.013 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.679      ; 4.741      ;
; -3.012 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.680      ; 4.729      ;
; -2.924 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.684      ; 4.658      ;
; -2.914 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.675      ; 4.626      ;
; -2.913 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.680      ; 4.737      ;
; -2.887 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.675      ; 4.611      ;
; -2.884 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.726      ; 4.586      ;
; -2.867 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.683      ; 4.586      ;
; -2.853 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.681      ; 4.583      ;
; -2.836 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.673      ; 4.546      ;
; -2.832 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.670      ; 4.553      ;
; -2.803 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.671      ; 4.516      ;
; -2.799 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.672      ; 4.520      ;
; -2.791 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.679      ; 4.519      ;
; -2.790 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.680      ; 4.507      ;
; -2.701 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.684      ; 4.435      ;
; -2.692 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.684      ; 4.425      ;
; -2.691 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.680      ; 4.515      ;
; -2.676 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.674      ; 4.386      ;
; -2.665 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.671      ; 4.378      ;
; -2.664 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.675      ; 4.388      ;
; -2.654 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.732      ; 4.361      ;
; -2.644 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.683      ; 4.363      ;
; -2.630 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.681      ; 4.360      ;
; -2.617 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.802      ; 4.961      ;
; -2.609 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.670      ; 4.330      ;
; -2.576 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.672      ; 4.297      ;
; -2.568 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.679      ; 4.296      ;
; -2.567 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.680      ; 4.284      ;
; -2.515 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.815      ; 4.880      ;
; -2.508 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.675      ; 4.220      ;
; -2.478 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.806      ; 4.833      ;
; -2.470 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.684      ; 4.203      ;
; -2.468 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.680      ; 4.292      ;
; -2.458 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.814      ; 4.808      ;
; -2.454 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.674      ; 4.164      ;
; -2.444 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.812      ; 4.805      ;
; -2.441 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.673      ; 4.151      ;
; -2.440 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.802      ; 4.784      ;
; -2.429 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.863      ; 4.767      ;
; -2.423 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.801      ; 4.775      ;
; -2.423 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.726      ; 4.125      ;
; -2.395 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.802      ; 4.739      ;
; -2.390 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.803      ; 4.742      ;
; -2.382 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.810      ; 4.741      ;
; -2.381 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.811      ; 4.729      ;
; -2.293 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.815      ; 4.658      ;
; -2.283 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.806      ; 4.626      ;
; -2.282 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.811      ; 4.737      ;
; -2.263 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.674      ; 3.973      ;
; -2.256 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.806      ; 4.611      ;
; -2.255 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.673      ; 3.965      ;
; -2.253 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.857      ; 4.586      ;
; -2.247 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.684      ; 3.980      ;
; -2.242 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.671      ; 3.955      ;
; -2.236 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.814      ; 4.586      ;
; -2.235 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.732      ; 3.942      ;
; -2.222 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.812      ; 4.583      ;
; -2.213 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.726      ; 3.915      ;
; -2.205 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.804      ; 4.546      ;
; -2.201 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.801      ; 4.553      ;
; -2.185 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 1.675      ; 3.897      ;
; -2.172 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.802      ; 4.516      ;
; -2.168 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.803      ; 4.520      ;
; -2.160 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.810      ; 4.519      ;
; -2.159 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.811      ; 4.507      ;
; -2.070 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.815      ; 4.435      ;
; -2.061 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.815      ; 4.425      ;
; -2.060 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.811      ; 4.515      ;
; -2.045 ; TOP:neiroset|memorywork:block|step[1]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.805      ; 4.386      ;
; -2.034 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.802      ; 4.378      ;
; -2.033 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.806      ; 4.388      ;
; -2.024 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.476      ; 4.562      ;
; -2.023 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.863      ; 4.361      ;
; -2.013 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.814      ; 4.363      ;
; -2.012 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.476      ; 4.550      ;
; -2.011 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.537      ; 4.543      ;
; -1.999 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.812      ; 4.360      ;
; -1.978 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.801      ; 4.330      ;
; -1.945 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.803      ; 4.297      ;
; -1.943 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.476      ; 4.481      ;
; -1.937 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.810      ; 4.296      ;
; -1.936 ; TOP:neiroset|memorywork:block|step[3]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.811      ; 4.284      ;
; -1.922 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.489      ; 4.481      ;
; -1.911 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.485      ; 4.453      ;
; -1.910 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.489      ; 4.469      ;
; -1.901 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.531      ; 4.428      ;
; -1.885 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.480      ; 4.434      ;
; -1.877 ; TOP:neiroset|memorywork:block|step[2]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; clk50                 ; TOP:neiroset|memorywork:block|step[0] ; 1.000        ; 1.806      ; 4.220      ;
; -1.873 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep ; TOP:neiroset|memorywork:block|step[0] ; 0.500        ; 2.480      ; 4.410      ;
+--------+-----------------------------------------+---------------------------------------------------------------+-----------------------+---------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                           ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -2.898 ; pre_v2:grayscale|j[4]                                                                                                 ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.144      ; 4.029      ;
; -2.885 ; y_gray[0]                                                                                                             ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.147      ; 4.019      ;
; -2.870 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.147      ; 4.004      ;
; -2.869 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_1_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.008      ; 3.864      ;
; -2.865 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_1_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.008      ; 3.860      ;
; -2.859 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.145      ; 3.991      ;
; -2.847 ; y_gray[2]                                                                                                             ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.147      ; 3.981      ;
; -2.842 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_23_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.002      ; 3.831      ;
; -2.839 ; y_gray[8]                                                                                                             ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.147      ; 3.973      ;
; -2.838 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_14_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.017      ; 3.842      ;
; -2.838 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_23_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.002      ; 3.827      ;
; -2.836 ; pre_v2:grayscale|j[4]                                                                                                 ; pre_v2:grayscale|output_data[6]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.153      ; 3.976      ;
; -2.834 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_14_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.017      ; 3.838      ;
; -2.830 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.145      ; 3.962      ;
; -2.823 ; y_gray[0]                                                                                                             ; pre_v2:grayscale|output_data[6]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.156      ; 3.966      ;
; -2.822 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.145      ; 3.954      ;
; -2.808 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[6]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.156      ; 3.951      ;
; -2.807 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_17_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.005      ; 3.799      ;
; -2.807 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_8_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.007      ; 3.801      ;
; -2.801 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_1_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.008      ; 3.796      ;
; -2.799 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_11_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.003      ; 3.789      ;
; -2.797 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_4_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.010      ; 3.794      ;
; -2.797 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_1_0[13]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.008      ; 3.792      ;
; -2.797 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_1_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.008      ; 3.792      ;
; -2.797 ; pre_v2:grayscale|j[4]                                                                                                 ; pre_v2:grayscale|output_data[2]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.158      ; 3.942      ;
; -2.797 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[6]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.154      ; 3.938      ;
; -2.796 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_2_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.011      ; 3.794      ;
; -2.793 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_1_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.008      ; 3.788      ;
; -2.792 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_20_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.007      ; 3.786      ;
; -2.791 ; pre_v2:grayscale|j[4]                                                                                                 ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.153      ; 3.931      ;
; -2.790 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_24_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.004      ; 3.781      ;
; -2.789 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_11_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.003      ; 3.779      ;
; -2.789 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_4_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.010      ; 3.786      ;
; -2.789 ; pre_v2:grayscale|j[4]                                                                                                 ; pre_v2:grayscale|output_data[10]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.153      ; 3.929      ;
; -2.787 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_17_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.005      ; 3.779      ;
; -2.787 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_13_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.004      ; 3.778      ;
; -2.786 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_8_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.007      ; 3.780      ;
; -2.786 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_24_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.004      ; 3.777      ;
; -2.785 ; y_gray[2]                                                                                                             ; pre_v2:grayscale|output_data[6]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.156      ; 3.928      ;
; -2.784 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_27_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.004      ; 3.775      ;
; -2.784 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_2_0[15]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.011      ; 3.782      ;
; -2.784 ; pre_v2:grayscale|j[3]                                                                                                 ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.145      ; 3.916      ;
; -2.784 ; y_gray[0]                                                                                                             ; pre_v2:grayscale|output_data[2]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.161      ; 3.932      ;
; -2.780 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_16_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.016      ; 3.783      ;
; -2.780 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_27_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.004      ; 3.771      ;
; -2.778 ; y_gray[0]                                                                                                             ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.156      ; 3.921      ;
; -2.777 ; y_gray[8]                                                                                                             ; pre_v2:grayscale|output_data[6]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.156      ; 3.920      ;
; -2.776 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_20_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.007      ; 3.770      ;
; -2.776 ; y_gray[0]                                                                                                             ; pre_v2:grayscale|output_data[10]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.156      ; 3.919      ;
; -2.774 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_23_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.002      ; 3.763      ;
; -2.771 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_13_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.004      ; 3.762      ;
; -2.771 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_21_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.009      ; 3.767      ;
; -2.770 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_14_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.017      ; 3.774      ;
; -2.770 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_23_0[13] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.002      ; 3.759      ;
; -2.770 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_23_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.002      ; 3.759      ;
; -2.769 ; y_gray[1]                                                                                                             ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.147      ; 3.903      ;
; -2.769 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[2]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.161      ; 3.917      ;
; -2.768 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[6]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.154      ; 3.909      ;
; -2.767 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_16_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.016      ; 3.770      ;
; -2.766 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_14_0[13] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.017      ; 3.770      ;
; -2.766 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_14_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.017      ; 3.770      ;
; -2.766 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_23_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.002      ; 3.755      ;
; -2.763 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.156      ; 3.906      ;
; -2.762 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_15_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.017      ; 3.766      ;
; -2.762 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_14_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.017      ; 3.766      ;
; -2.762 ; pre_v2:grayscale|j[4]                                                                                                 ; pre_v2:grayscale|output_data[3]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.158      ; 3.907      ;
; -2.761 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[10]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.156      ; 3.904      ;
; -2.760 ; pre_v2:grayscale|j[1]                                                                                                 ; pre_v2:grayscale|output_data[6]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.154      ; 3.901      ;
; -2.758 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_15_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.017      ; 3.762      ;
; -2.758 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[2]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.159      ; 3.904      ;
; -2.755 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_26_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.004      ; 3.746      ;
; -2.755 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_21_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.009      ; 3.751      ;
; -2.752 ; pre_v2:grayscale|j[4]                                                                                                 ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.149      ; 3.888      ;
; -2.752 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.154      ; 3.893      ;
; -2.751 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_26_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.004      ; 3.742      ;
; -2.750 ; pre_v2:grayscale|j[2]                                                                                                 ; pre_v2:grayscale|output_data[10]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.154      ; 3.891      ;
; -2.749 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_10_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.011      ; 3.747      ;
; -2.749 ; y_gray[0]                                                                                                             ; pre_v2:grayscale|output_data[3]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.161      ; 3.897      ;
; -2.746 ; y_gray[2]                                                                                                             ; pre_v2:grayscale|output_data[2]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.161      ; 3.894      ;
; -2.745 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_10_0[15] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.011      ; 3.743      ;
; -2.745 ; y_gray[7]                                                                                                             ; pre_v2:grayscale|output_data[1]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.144      ; 3.876      ;
; -2.740 ; y_gray[2]                                                                                                             ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.156      ; 3.883      ;
; -2.739 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_17_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.005      ; 3.731      ;
; -2.739 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_8_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.007      ; 3.733      ;
; -2.739 ; y_gray[0]                                                                                                             ; pre_v2:grayscale|output_data[5]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.152      ; 3.878      ;
; -2.738 ; y_gray[8]                                                                                                             ; pre_v2:grayscale|output_data[2]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.161      ; 3.886      ;
; -2.738 ; y_gray[2]                                                                                                             ; pre_v2:grayscale|output_data[10]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.156      ; 3.881      ;
; -2.735 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_17_0[16] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.005      ; 3.727      ;
; -2.735 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_8_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.007      ; 3.729      ;
; -2.734 ; y_gray[9]                                                                                                             ; pre_v2:grayscale|output_data[3]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.161      ; 3.882      ;
; -2.733 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_1_0[12]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.008      ; 3.728      ;
; -2.732 ; y_gray[8]                                                                                                             ; pre_v2:grayscale|output_data[4]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.156      ; 3.875      ;
; -2.731 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_11_0[14] ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.003      ; 3.721      ;
; -2.730 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[0] ; pre_v2:grayscale|sr_data_1_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.012      ; 3.729      ;
; -2.730 ; y_gray[8]                                                                                                             ; pre_v2:grayscale|output_data[10]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.156      ; 3.873      ;
; -2.729 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_4_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.010      ; 3.726      ;
; -2.729 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_1_0[11]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.008      ; 3.724      ;
; -2.729 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[2] ; pre_v2:grayscale|sr_data_1_0[14]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.008      ; 3.724      ;
; -2.729 ; pre_v2:grayscale|j[0]                                                                                                 ; pre_v2:grayscale|output_data[2]   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.159      ; 3.875      ;
; -2.728 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|q_b[1] ; pre_v2:grayscale|sr_data_6_0[16]  ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 1.000        ; 0.004      ; 3.719      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                                                             ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -2.586 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.099     ; 3.359      ;
; -2.560 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.099     ; 3.333      ;
; -2.559 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.099     ; 3.332      ;
; -2.533 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.099     ; 3.306      ;
; -2.512 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.002      ; 2.886      ;
; -2.507 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.099     ; 3.280      ;
; -2.506 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.099     ; 3.279      ;
; -2.499 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.002      ; 2.873      ;
; -2.486 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.002      ; 2.860      ;
; -2.485 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.002      ; 2.859      ;
; -2.482 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.099     ; 3.255      ;
; -2.473 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.002      ; 2.847      ;
; -2.472 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.002      ; 2.846      ;
; -2.429 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.099     ; 3.202      ;
; -2.408 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.002      ; 2.782      ;
; -2.395 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.002      ; 2.769      ;
; -2.209 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.346     ; 2.735      ;
; -2.183 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.346     ; 2.709      ;
; -2.182 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.346     ; 2.708      ;
; -2.112 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.329     ; 2.655      ;
; -2.105 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.346     ; 2.631      ;
; -2.088 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.329     ; 2.631      ;
; -2.084 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.329     ; 2.627      ;
; -2.067 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.475      ; 2.904      ;
; -2.055 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.346     ; 2.581      ;
; -2.046 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.099     ; 2.819      ;
; -2.041 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.475      ; 2.878      ;
; -2.040 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.475      ; 2.877      ;
; -2.031 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.346     ; 2.557      ;
; -2.027 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.346     ; 2.553      ;
; -2.009 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.178      ; 3.174      ;
; -2.009 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.329     ; 2.552      ;
; -2.008 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.475      ; 2.845      ;
; -1.993 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.099     ; 2.766      ;
; -1.982 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.475      ; 2.819      ;
; -1.981 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.475      ; 2.818      ;
; -1.975 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.346     ; 2.501      ;
; -1.972 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.002      ; 2.346      ;
; -1.963 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.475      ; 2.800      ;
; -1.959 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.002      ; 2.333      ;
; -1.956 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.178      ; 3.121      ;
; -1.952 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.346     ; 2.478      ;
; -1.949 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.346     ; 2.475      ;
; -1.948 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.346     ; 2.474      ;
; -1.934 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.280      ; 2.701      ;
; -1.923 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.178      ; 3.088      ;
; -1.921 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.280      ; 2.688      ;
; -1.917 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.178      ; 3.082      ;
; -1.904 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.475      ; 2.741      ;
; -1.887 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.178      ; 3.052      ;
; -1.871 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.346     ; 2.397      ;
; -1.870 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.178      ; 3.035      ;
; -1.864 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.178      ; 3.029      ;
; -1.848 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.280      ; 2.615      ;
; -1.842 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.280      ; 2.609      ;
; -1.835 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.280      ; 2.602      ;
; -1.834 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.178      ; 2.999      ;
; -1.829 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.280      ; 2.596      ;
; -1.812 ; TOP:neiroset|num[1]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.280      ; 2.579      ;
; -1.799 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.280      ; 2.566      ;
; -1.676 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.468      ; 2.506      ;
; -1.650 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.468      ; 2.480      ;
; -1.649 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.468      ; 2.479      ;
; -1.610 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.047     ; 2.550      ;
; -1.572 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.468      ; 2.402      ;
; -1.570 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.346     ; 2.096      ;
; -1.559 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.033     ; 2.513      ;
; -1.554 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.468      ; 2.384      ;
; -1.544 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[3]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.346     ; 2.070      ;
; -1.543 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[4]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.346     ; 2.069      ;
; -1.537 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.052     ; 2.472      ;
; -1.528 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.468      ; 2.358      ;
; -1.527 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[1]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.475      ; 2.364      ;
; -1.527 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.468      ; 2.357      ;
; -1.524 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.047     ; 2.464      ;
; -1.518 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.185      ; 2.690      ;
; -1.518 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.185      ; 2.690      ;
; -1.518 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.047     ; 2.458      ;
; -1.506 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.033     ; 2.460      ;
; -1.500 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[0]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.468      ; 2.330      ;
; -1.497 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.346     ; 2.023      ;
; -1.488 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.047     ; 2.428      ;
; -1.485 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.068      ; 2.040      ;
; -1.479 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.763      ; 2.719      ;
; -1.474 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[3]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.468      ; 2.304      ;
; -1.473 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[4]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.468      ; 2.303      ;
; -1.472 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.068      ; 2.027      ;
; -1.468 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[1]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.475      ; 2.305      ;
; -1.466 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[2]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.346     ; 1.992      ;
; -1.465 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.185      ; 2.637      ;
; -1.465 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; 0.185      ; 2.637      ;
; -1.458 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.047     ; 2.398      ;
; -1.450 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[2]              ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.468      ; 2.280      ;
; -1.449 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.052     ; 2.384      ;
; -1.444 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.286      ; 2.217      ;
; -1.444 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.286      ; 2.217      ;
; -1.442 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 1.000        ; -0.052     ; 2.377      ;
; -1.431 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.286      ; 2.204      ;
; -1.431 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.286      ; 2.204      ;
; -1.420 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.763      ; 2.660      ;
+--------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                     ; To Node                              ; Launch Clock                      ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------+--------------------------------------------------+--------------+------------+------------+
; -2.440 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|state[3]      ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.199     ; 1.188      ;
; -2.276 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[6]  ; sdram_controller:SDRAM|wr_data_r[6]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.164     ; 1.059      ;
; -2.275 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[0]  ; sdram_controller:SDRAM|wr_data_r[0]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.163     ; 1.059      ;
; -2.273 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[11] ; sdram_controller:SDRAM|wr_data_r[11] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.164     ; 1.056      ;
; -2.266 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[10] ; sdram_controller:SDRAM|wr_data_r[10] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.164     ; 1.049      ;
; -2.240 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[22]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.003     ; 1.184      ;
; -2.239 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[17]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.003     ; 1.183      ;
; -2.237 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[19]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.003     ; 1.181      ;
; -2.237 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[16]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.003     ; 1.181      ;
; -2.235 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[12]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.003     ; 1.179      ;
; -2.233 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[18]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.003     ; 1.177      ;
; -2.224 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[1]  ; sdram_controller:SDRAM|wr_data_r[1]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.163     ; 1.008      ;
; -2.211 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[3]  ; sdram_controller:SDRAM|wr_data_r[3]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.161     ; 0.997      ;
; -2.195 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[8]  ; sdram_controller:SDRAM|wr_data_r[8]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.160     ; 0.982      ;
; -2.150 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[23]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.003     ; 1.094      ;
; -2.150 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[15]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.003     ; 1.094      ;
; -2.148 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[20]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.003     ; 1.092      ;
; -2.147 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[13]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.003     ; 1.091      ;
; -2.146 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[14]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.003     ; 1.090      ;
; -2.145 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[9]  ; sdram_controller:SDRAM|wr_data_r[9]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.160     ; 0.932      ;
; -2.134 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[7]  ; sdram_controller:SDRAM|wr_data_r[7]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.156     ; 0.925      ;
; -2.133 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[7]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.008     ; 1.072      ;
; -2.129 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[12] ; sdram_controller:SDRAM|wr_data_r[12] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.157     ; 0.919      ;
; -2.107 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[14] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.016     ; 1.038      ;
; -2.107 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[15] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.016     ; 1.038      ;
; -2.107 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[13] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.016     ; 1.038      ;
; -2.107 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[4]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.016     ; 1.038      ;
; -2.107 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[5]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.016     ; 1.038      ;
; -2.095 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]  ; sdram_controller:SDRAM|wr_data_r[2]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.161     ; 0.881      ;
; -2.087 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[6]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.007     ; 1.027      ;
; -2.086 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[9]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.007     ; 1.026      ;
; -2.085 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[11]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.007     ; 1.025      ;
; -2.084 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[1]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.007     ; 1.024      ;
; -2.082 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[7]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.007     ; 1.022      ;
; -2.082 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[5]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.007     ; 1.022      ;
; -2.080 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[10]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.007     ; 1.020      ;
; -2.074 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[2]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.007     ; 1.014      ;
; -2.007 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[5]  ; sdram_controller:SDRAM|wr_data_r[5]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.156     ; 0.798      ;
; -2.006 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[4]  ; sdram_controller:SDRAM|wr_data_r[4]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.156     ; 0.797      ;
; -1.997 ; rd_addr[2]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[2]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.390     ; 0.554      ;
; -1.996 ; rd_addr[18]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[18]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.387     ; 0.556      ;
; -1.995 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[13] ; sdram_controller:SDRAM|wr_data_r[13] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.157     ; 0.785      ;
; -1.994 ; rd_addr[16]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[16]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.387     ; 0.554      ;
; -1.993 ; rd_addr[19]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[19]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.387     ; 0.553      ;
; -1.993 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[15] ; sdram_controller:SDRAM|wr_data_r[15] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.155     ; 0.785      ;
; -1.986 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[14] ; sdram_controller:SDRAM|wr_data_r[14] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.155     ; 0.778      ;
; -1.982 ; rd_addr[12]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[12]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.387     ; 0.542      ;
; -1.978 ; rd_addr[22]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[22]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.387     ; 0.538      ;
; -1.978 ; rd_addr[17]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[17]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.387     ; 0.538      ;
; -1.973 ; rd_addr[11]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[11]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.390     ; 0.530      ;
; -1.970 ; rd_addr[4]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[4]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.385     ; 0.532      ;
; -1.969 ; rd_addr[0]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[0]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.390     ; 0.526      ;
; -1.961 ; rd_addr[6]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[6]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.390     ; 0.518      ;
; -1.955 ; rd_addr[1]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[1]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.390     ; 0.512      ;
; -1.921 ; rd_addr[5]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[5]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.390     ; 0.478      ;
; -1.920 ; rd_addr[7]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[7]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.390     ; 0.477      ;
; -1.919 ; rd_addr[23]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[23]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.387     ; 0.479      ;
; -1.916 ; rd_addr[14]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[14]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.387     ; 0.476      ;
; -1.916 ; rd_addr[9]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[9]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.390     ; 0.473      ;
; -1.916 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[0]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.007     ; 0.856      ;
; -1.912 ; rd_addr[10]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[10]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.390     ; 0.469      ;
; -1.905 ; rd_addr[13]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[13]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.387     ; 0.465      ;
; -1.905 ; rd_addr[8]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[8]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.385     ; 0.467      ;
; -1.904 ; rd_addr[20]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[20]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.387     ; 0.464      ;
; -1.902 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[12] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.016     ; 0.833      ;
; -1.902 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[10] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.016     ; 0.833      ;
; -1.902 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[11] ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.016     ; 0.833      ;
; -1.902 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[8]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.016     ; 0.833      ;
; -1.902 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[9]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.016     ; 0.833      ;
; -1.902 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[6]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.016     ; 0.833      ;
; -1.902 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[2]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.016     ; 0.833      ;
; -1.902 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[3]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.016     ; 0.833      ;
; -1.902 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[0]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.016     ; 0.833      ;
; -1.902 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|wr_data_r[1]  ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.016     ; 0.833      ;
; -1.900 ; rd_addr[15]                                                                                                                   ; sdram_controller:SDRAM|haddr_r[15]   ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.387     ; 0.460      ;
; -1.898 ; rd_addr[3]                                                                                                                    ; sdram_controller:SDRAM|haddr_r[3]    ; sdram_controller:SDRAM|rd_ready_r ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.385     ; 0.460      ;
; -1.860 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[4]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.002     ; 0.805      ;
; -1.808 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                               ; sdram_controller:SDRAM|haddr_r[3]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.996     ; 0.759      ;
; -1.789 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                               ; sdram_controller:SDRAM|haddr_r[0]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.001     ; 0.735      ;
; -1.784 ; cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                              ; sdram_controller:SDRAM|haddr_r[12]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.999     ; 0.732      ;
; -1.783 ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                               ; sdram_controller:SDRAM|haddr_r[8]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.996     ; 0.734      ;
; -1.777 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[8]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.002     ; 0.722      ;
; -1.776 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                   ; sdram_controller:SDRAM|haddr_r[3]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.002     ; 0.721      ;
; -1.696 ; cam_wrp:cam_wrp_0|addr_sdram[20]                                                                                              ; sdram_controller:SDRAM|haddr_r[20]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.999     ; 0.644      ;
; -1.694 ; cam_wrp:cam_wrp_0|addr_sdram[13]                                                                                              ; sdram_controller:SDRAM|haddr_r[13]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.999     ; 0.642      ;
; -1.685 ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                              ; sdram_controller:SDRAM|haddr_r[10]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.001     ; 0.631      ;
; -1.680 ; cam_wrp:cam_wrp_0|addr_sdram[23]                                                                                              ; sdram_controller:SDRAM|haddr_r[23]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.999     ; 0.628      ;
; -1.680 ; cam_wrp:cam_wrp_0|addr_sdram[14]                                                                                              ; sdram_controller:SDRAM|haddr_r[14]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.999     ; 0.628      ;
; -1.678 ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                              ; sdram_controller:SDRAM|haddr_r[22]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.999     ; 0.626      ;
; -1.677 ; cam_wrp:cam_wrp_0|addr_sdram[15]                                                                                              ; sdram_controller:SDRAM|haddr_r[15]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.999     ; 0.625      ;
; -1.665 ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                               ; sdram_controller:SDRAM|haddr_r[7]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.001     ; 0.611      ;
; -1.665 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                               ; sdram_controller:SDRAM|haddr_r[5]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.001     ; 0.611      ;
; -1.651 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                               ; sdram_controller:SDRAM|haddr_r[4]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.996     ; 0.602      ;
; -1.600 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                               ; sdram_controller:SDRAM|haddr_r[9]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.001     ; 0.546      ;
; -1.535 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                               ; sdram_controller:SDRAM|haddr_r[6]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.001     ; 0.481      ;
; -1.524 ; cam_wrp:cam_wrp_0|addr_sdram[18]                                                                                              ; sdram_controller:SDRAM|haddr_r[18]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.999     ; 0.472      ;
; -1.524 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                               ; sdram_controller:SDRAM|haddr_r[1]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.001     ; 0.470      ;
; -1.524 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                               ; sdram_controller:SDRAM|haddr_r[2]    ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -1.001     ; 0.470      ;
; -1.522 ; cam_wrp:cam_wrp_0|addr_sdram[17]                                                                                              ; sdram_controller:SDRAM|haddr_r[17]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.999     ; 0.470      ;
; -1.511 ; cam_wrp:cam_wrp_0|addr_sdram[19]                                                                                              ; sdram_controller:SDRAM|haddr_r[19]   ; sdram_controller:SDRAM|busy       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.010        ; -0.999     ; 0.459      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-----------------------------------+--------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sdram_controller:SDRAM|rd_ready_r'                                                                                                                                                                                                                                                                                                                                                      ;
+--------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                                                                         ; Launch Clock                                          ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------+--------------+------------+------------+
; -2.101 ; sdram_controller:SDRAM|rd_data_r[12]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.530      ; 3.570      ;
; -2.026 ; sdram_controller:SDRAM|rd_data_r[5]                                                                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.531      ; 3.496      ;
; -1.988 ; sdram_controller:SDRAM|rd_data_r[3]                                                                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.530      ; 3.457      ;
; -1.978 ; sdram_controller:SDRAM|rd_data_r[14]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.528      ; 3.445      ;
; -1.927 ; sdram_controller:SDRAM|rd_data_r[6]                                                                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.525      ; 3.391      ;
; -1.913 ; sdram_controller:SDRAM|rd_data_r[4]                                                                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.534      ; 3.386      ;
; -1.913 ; sdram_controller:SDRAM|rd_data_r[13]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.528      ; 3.380      ;
; -1.884 ; sdram_controller:SDRAM|rd_data_r[15]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.531      ; 3.354      ;
; -1.853 ; sdram_controller:SDRAM|rd_data_r[0]                                                                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.534      ; 3.326      ;
; -1.834 ; sdram_controller:SDRAM|rd_data_r[9]                                                                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.529      ; 3.302      ;
; -1.821 ; sdram_controller:SDRAM|rd_data_r[7]                                                                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.525      ; 3.285      ;
; -1.816 ; sdram_controller:SDRAM|rd_data_r[1]                                                                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.534      ; 3.289      ;
; -1.806 ; sdram_controller:SDRAM|rd_data_r[2]                                                                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.528      ; 3.273      ;
; -1.797 ; sdram_controller:SDRAM|rd_data_r[10]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.534      ; 3.270      ;
; -1.737 ; sdram_controller:SDRAM|rd_data_r[11]                                                                                 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_datain_reg0 ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.528      ; 3.204      ;
; -1.702 ; sdram_controller:SDRAM|rd_data_r[8]                                                                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0  ; pll2|altpll_component|auto_generated|pll1|clk[0]      ; sdram_controller:SDRAM|rd_ready_r ; 0.010        ; 1.529      ; 3.170      ;
; -1.461 ; x_sdram[1]                                                                                                           ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.033     ; 2.415      ;
; -1.449 ; x_sdram[3]                                                                                                           ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.033     ; 2.403      ;
; -1.412 ; x_sdram[6]                                                                                                           ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.033     ; 2.366      ;
; -1.409 ; x_sdram[0]                                                                                                           ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.033     ; 2.363      ;
; -1.401 ; x_sdram[9]                                                                                                           ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.033     ; 2.355      ;
; -1.372 ; x_sdram[8]                                                                                                           ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.033     ; 2.326      ;
; -1.333 ; x_sdram[2]                                                                                                           ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.033     ; 2.287      ;
; -1.328 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1]  ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.380     ; 1.935      ;
; -1.311 ; x_sdram[5]                                                                                                           ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.033     ; 2.265      ;
; -1.295 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0]  ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.380     ; 1.902      ;
; -1.291 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0]  ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.380     ; 1.898      ;
; -1.269 ; x_sdram[1]                                                                                                           ; x_sdram[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.220      ;
; -1.268 ; x_sdram[3]                                                                                                           ; x_sdram[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.219      ;
; -1.263 ; x_sdram[4]                                                                                                           ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.033     ; 2.217      ;
; -1.249 ; rd_addr[6]                                                                                                           ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.199      ;
; -1.249 ; rd_addr[6]                                                                                                           ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.199      ;
; -1.249 ; rd_addr[6]                                                                                                           ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.199      ;
; -1.249 ; rd_addr[6]                                                                                                           ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.199      ;
; -1.249 ; rd_addr[6]                                                                                                           ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.199      ;
; -1.249 ; rd_addr[6]                                                                                                           ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.199      ;
; -1.249 ; rd_addr[6]                                                                                                           ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.199      ;
; -1.249 ; rd_addr[6]                                                                                                           ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.199      ;
; -1.249 ; rd_addr[6]                                                                                                           ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.199      ;
; -1.249 ; rd_addr[6]                                                                                                           ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.199      ;
; -1.249 ; rd_addr[6]                                                                                                           ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.199      ;
; -1.249 ; rd_addr[6]                                                                                                           ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.199      ;
; -1.248 ; x_sdram[7]                                                                                                           ; ready                                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.033     ; 2.202      ;
; -1.246 ; x_sdram[1]                                                                                                           ; x_sdram[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.197      ;
; -1.245 ; x_sdram[3]                                                                                                           ; x_sdram[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.196      ;
; -1.239 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3]  ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.380     ; 1.846      ;
; -1.239 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]  ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.380     ; 1.846      ;
; -1.232 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2]  ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.380     ; 1.839      ;
; -1.232 ; x_sdram[1]                                                                                                           ; x_sdram[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.183      ;
; -1.232 ; rd_addr[1]                                                                                                           ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.182      ;
; -1.232 ; rd_addr[1]                                                                                                           ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.182      ;
; -1.232 ; rd_addr[1]                                                                                                           ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.182      ;
; -1.232 ; rd_addr[1]                                                                                                           ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.182      ;
; -1.232 ; rd_addr[1]                                                                                                           ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.182      ;
; -1.232 ; rd_addr[1]                                                                                                           ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.182      ;
; -1.232 ; rd_addr[1]                                                                                                           ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.182      ;
; -1.232 ; rd_addr[1]                                                                                                           ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.182      ;
; -1.232 ; rd_addr[1]                                                                                                           ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.182      ;
; -1.232 ; rd_addr[1]                                                                                                           ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.182      ;
; -1.232 ; rd_addr[1]                                                                                                           ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.182      ;
; -1.232 ; rd_addr[1]                                                                                                           ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.182      ;
; -1.231 ; x_sdram[3]                                                                                                           ; x_sdram[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.182      ;
; -1.227 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[5]  ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.380     ; 1.834      ;
; -1.227 ; rd_addr[0]                                                                                                           ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.177      ;
; -1.227 ; rd_addr[0]                                                                                                           ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.177      ;
; -1.227 ; rd_addr[0]                                                                                                           ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.177      ;
; -1.227 ; rd_addr[0]                                                                                                           ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.177      ;
; -1.227 ; rd_addr[0]                                                                                                           ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.177      ;
; -1.227 ; rd_addr[0]                                                                                                           ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.177      ;
; -1.227 ; rd_addr[0]                                                                                                           ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.177      ;
; -1.227 ; rd_addr[0]                                                                                                           ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.177      ;
; -1.227 ; rd_addr[0]                                                                                                           ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.177      ;
; -1.227 ; rd_addr[0]                                                                                                           ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.177      ;
; -1.227 ; rd_addr[0]                                                                                                           ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.177      ;
; -1.227 ; rd_addr[0]                                                                                                           ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.177      ;
; -1.217 ; x_sdram[0]                                                                                                           ; x_sdram[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.168      ;
; -1.214 ; x_sdram[0]                                                                                                           ; x_sdram[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.165      ;
; -1.197 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[6]  ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.380     ; 1.804      ;
; -1.194 ; x_sdram[0]                                                                                                           ; x_sdram[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.145      ;
; -1.191 ; hellosoc_top:TFT|y_out[4]                                                                                            ; hellosoc_top:TFT|start                                                                                                                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 0.500        ; -0.274     ; 1.404      ;
; -1.188 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5]  ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.380     ; 1.795      ;
; -1.185 ; rd_addr[9]                                                                                                           ; rd_addr[0]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.135      ;
; -1.185 ; rd_addr[9]                                                                                                           ; rd_addr[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.135      ;
; -1.185 ; rd_addr[9]                                                                                                           ; rd_addr[1]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.135      ;
; -1.185 ; rd_addr[9]                                                                                                           ; rd_addr[2]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.135      ;
; -1.185 ; rd_addr[9]                                                                                                           ; rd_addr[3]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.135      ;
; -1.185 ; rd_addr[9]                                                                                                           ; rd_addr[4]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.135      ;
; -1.185 ; rd_addr[9]                                                                                                           ; rd_addr[6]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.135      ;
; -1.185 ; rd_addr[9]                                                                                                           ; rd_addr[9]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.135      ;
; -1.185 ; rd_addr[9]                                                                                                           ; rd_addr[7]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.135      ;
; -1.185 ; rd_addr[9]                                                                                                           ; rd_addr[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.135      ;
; -1.185 ; rd_addr[9]                                                                                                           ; rd_addr[11]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.135      ;
; -1.185 ; rd_addr[9]                                                                                                           ; rd_addr[10]                                                                                                                                     ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.037     ; 2.135      ;
; -1.183 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_brp|dffe12a[1]  ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.380     ; 1.790      ;
; -1.180 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[10] ; ready                                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.380     ; 1.787      ;
; -1.179 ; x_sdram[1]                                                                                                           ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.130      ;
; -1.178 ; x_sdram[3]                                                                                                           ; x_sdram[8]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.129      ;
; -1.174 ; hellosoc_top:TFT|x_out[7]                                                                                            ; hellosoc_top:TFT|start                                                                                                                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; sdram_controller:SDRAM|rd_ready_r ; 0.500        ; -0.280     ; 1.381      ;
; -1.173 ; x_sdram[1]                                                                                                           ; x_sdram[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.124      ;
; -1.172 ; x_sdram[3]                                                                                                           ; x_sdram[5]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r                     ; sdram_controller:SDRAM|rd_ready_r ; 1.000        ; -0.036     ; 2.123      ;
+--------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sdram_controller:SDRAM|busy'                                                                                                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                  ; To Node                                                                                                                                                 ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; -1.439 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[0] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.386      ;
; -1.418 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[3] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.365      ;
; -1.360 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.307      ;
; -1.358 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[2] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.305      ;
; -1.312 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[1] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.259      ;
; -1.308 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb         ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_lsb_aeb                                      ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.259      ;
; -1.300 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[7] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.247      ;
; -1.296 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[4] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.243      ;
; -1.280 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[4] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.227      ;
; -1.273 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[9] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.043     ; 2.217      ;
; -1.267 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.214      ;
; -1.266 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.213      ;
; -1.218 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[3] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.165      ;
; -1.203 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[6] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.150      ;
; -1.195 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[5] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.142      ;
; -1.164 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[2]                                                 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.031     ; 2.120      ;
; -1.164 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[0]                                                 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.031     ; 2.120      ;
; -1.164 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[3]                                                 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.031     ; 2.120      ;
; -1.164 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[4]                                                 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.031     ; 2.120      ;
; -1.164 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[6]                                                 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.031     ; 2.120      ;
; -1.164 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[5]                                                 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.031     ; 2.120      ;
; -1.164 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[14]                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; 0.095      ; 2.214      ;
; -1.164 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[15]                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; 0.095      ; 2.214      ;
; -1.164 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[5] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.111      ;
; -1.140 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[8]                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; 0.110      ; 2.205      ;
; -1.140 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[9]                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; 0.110      ; 2.205      ;
; -1.136 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[2]                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; 0.111      ; 2.202      ;
; -1.136 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[3]                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; 0.111      ; 2.202      ;
; -1.135 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[4]                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; 0.096      ; 2.186      ;
; -1.135 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[5]                            ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; 0.096      ; 2.186      ;
; -1.127 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[7] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.074      ;
; -1.123 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_brp|dffe12a[8] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.070      ;
; -1.096 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.047      ;
; -1.096 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.047      ;
; -1.096 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.047      ;
; -1.096 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.047      ;
; -1.096 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.047      ;
; -1.096 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.047      ;
; -1.096 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.047      ;
; -1.096 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.047      ;
; -1.096 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.047      ;
; -1.096 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.047      ;
; -1.096 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.047      ;
; -1.096 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.047      ;
; -1.091 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.042      ;
; -1.091 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.042      ;
; -1.091 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.042      ;
; -1.091 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.042      ;
; -1.091 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.042      ;
; -1.091 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.042      ;
; -1.091 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.042      ;
; -1.091 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.042      ;
; -1.091 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.042      ;
; -1.091 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.042      ;
; -1.091 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.042      ;
; -1.091 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.042      ;
; -1.090 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.041      ;
; -1.090 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.041      ;
; -1.090 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.041      ;
; -1.090 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.041      ;
; -1.090 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.041      ;
; -1.090 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.041      ;
; -1.090 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.041      ;
; -1.090 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.041      ;
; -1.090 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.041      ;
; -1.090 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.041      ;
; -1.090 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.041      ;
; -1.090 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 2.041      ;
; -1.062 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[8] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 2.009      ;
; -1.039 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[6] ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.040     ; 1.986      ;
; -1.029 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; 0.143      ; 2.159      ;
; -1.025 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; 0.143      ; 2.155      ;
; -1.024 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[10]                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; 0.114      ; 2.093      ;
; -1.024 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|q_b[11]                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; 0.114      ; 2.093      ;
; -1.023 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.974      ;
; -1.023 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.974      ;
; -1.023 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.974      ;
; -1.023 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.974      ;
; -1.023 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.974      ;
; -1.023 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.974      ;
; -1.023 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.974      ;
; -1.023 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.974      ;
; -1.023 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.974      ;
; -1.023 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.974      ;
; -1.023 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.974      ;
; -1.023 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.974      ;
; -1.019 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.970      ;
; -1.019 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.970      ;
; -1.019 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.970      ;
; -1.019 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.970      ;
; -1.019 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.970      ;
; -1.019 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.970      ;
; -1.019 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.970      ;
; -1.019 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.970      ;
; -1.019 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.970      ;
; -1.019 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.970      ;
; -1.019 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.970      ;
; -1.019 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                            ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.036     ; 1.970      ;
; -1.016 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; 0.114      ; 2.139      ;
; -1.013 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[1]                                                 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 1.000        ; -0.032     ; 1.968      ;
+--------+----------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'TOP:neiroset|nextstep'                                                                                                                                 ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -0.771 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[4] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -0.755     ; 1.003      ;
; -0.771 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[3] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -0.755     ; 1.003      ;
; -0.771 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[1] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -0.755     ; 1.003      ;
; -0.771 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[2] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -0.755     ; 1.003      ;
; -0.771 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[0] ; clk50                 ; TOP:neiroset|nextstep ; 1.000        ; -0.755     ; 1.003      ;
; 0.087  ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.024     ; 0.896      ;
; 0.133  ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.024     ; 0.850      ;
; 0.151  ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.024     ; 0.832      ;
; 0.155  ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.024     ; 0.828      ;
; 0.156  ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.024     ; 0.827      ;
; 0.165  ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.024     ; 0.818      ;
; 0.201  ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.024     ; 0.782      ;
; 0.201  ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.024     ; 0.782      ;
; 0.232  ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.024     ; 0.751      ;
; 0.233  ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.024     ; 0.750      ;
; 0.439  ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.022     ; 0.546      ;
; 0.439  ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.022     ; 0.546      ;
; 0.449  ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.022     ; 0.536      ;
; 0.450  ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.022     ; 0.535      ;
; 0.607  ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 1.000        ; -0.022     ; 0.378      ;
+--------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PCLK_cam'                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                                                 ; Launch Clock                ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+
; -0.581 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[1]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 1.000        ; -0.286     ; 1.272      ;
; -0.570 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.047      ; 1.624      ;
; -0.570 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.047      ; 1.624      ;
; -0.562 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.011      ; 1.580      ;
; -0.562 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.011      ; 1.580      ;
; -0.556 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.126     ; 1.437      ;
; -0.498 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[2]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 1.000        ; -0.287     ; 1.188      ;
; -0.486 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.025     ; 1.468      ;
; -0.478 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.025     ; 1.460      ;
; -0.478 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.025     ; 1.460      ;
; -0.473 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_we_reg       ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.087      ; 1.589      ;
; -0.473 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.090      ; 1.592      ;
; -0.473 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.087      ; 1.589      ;
; -0.459 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.025     ; 1.441      ;
; -0.448 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.033      ; 1.488      ;
; -0.443 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.111      ; 1.583      ;
; -0.443 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.114      ; 1.586      ;
; -0.443 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.111      ; 1.583      ;
; -0.431 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.114      ; 1.574      ;
; -0.431 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.117      ; 1.577      ;
; -0.431 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.114      ; 1.574      ;
; -0.421 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.033      ; 1.461      ;
; -0.418 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[6]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 1.000        ; -0.287     ; 1.108      ;
; -0.408 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.126     ; 1.289      ;
; -0.407 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.040     ; 1.374      ;
; -0.403 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.035     ; 1.375      ;
; -0.402 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.040     ; 1.369      ;
; -0.402 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_we_reg       ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.168      ; 1.599      ;
; -0.402 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.168      ; 1.599      ;
; -0.400 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.171      ; 1.600      ;
; -0.399 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.076     ; 1.330      ;
; -0.394 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.076     ; 1.325      ;
; -0.386 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.040     ; 1.353      ;
; -0.384 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_we_reg       ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.301      ; 1.714      ;
; -0.384 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.301      ; 1.714      ;
; -0.383 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.107     ; 1.283      ;
; -0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.032      ; 1.421      ;
; -0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.032      ; 1.421      ;
; -0.382 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.304      ; 1.715      ;
; -0.380 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9    ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.076     ; 1.311      ;
; -0.376 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.192      ; 1.597      ;
; -0.376 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.192      ; 1.597      ;
; -0.374 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.195      ; 1.598      ;
; -0.372 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.019     ; 1.360      ;
; -0.362 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.195      ; 1.586      ;
; -0.362 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.195      ; 1.586      ;
; -0.360 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.198      ; 1.587      ;
; -0.356 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[3]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 1.000        ; -0.287     ; 1.046      ;
; -0.355 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_we_reg       ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.294      ; 1.678      ;
; -0.355 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.297      ; 1.681      ;
; -0.355 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.294      ; 1.678      ;
; -0.354 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.032      ; 1.393      ;
; -0.343 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[8]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 1.000        ; -0.220     ; 1.100      ;
; -0.337 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[5]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 1.000        ; -0.287     ; 1.027      ;
; -0.336 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[11]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.087     ; 1.256      ;
; -0.336 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.087     ; 1.256      ;
; -0.336 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.087     ; 1.256      ;
; -0.336 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.087     ; 1.256      ;
; -0.336 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.087     ; 1.256      ;
; -0.336 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.087     ; 1.256      ;
; -0.336 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[12]                                                ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.087     ; 1.256      ;
; -0.336 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]               ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.087     ; 1.256      ;
; -0.336 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3]               ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.087     ; 1.256      ;
; -0.336 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.087     ; 1.256      ;
; -0.333 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.032      ; 1.372      ;
; -0.333 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.032      ; 1.372      ;
; -0.330 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_we_reg       ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.158      ; 1.517      ;
; -0.330 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.161      ; 1.520      ;
; -0.330 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.158      ; 1.517      ;
; -0.329 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.126     ; 1.210      ;
; -0.327 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.032      ; 1.366      ;
; -0.327 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.290     ; 1.044      ;
; -0.324 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.126     ; 1.205      ;
; -0.323 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.033      ; 1.363      ;
; -0.323 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.035     ; 1.295      ;
; -0.323 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_we_reg       ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.382      ; 1.734      ;
; -0.323 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.382      ; 1.734      ;
; -0.321 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.385      ; 1.735      ;
; -0.319 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.033      ; 1.359      ;
; -0.308 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.126     ; 1.189      ;
; -0.301 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.232      ; 1.562      ;
; -0.301 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.235      ; 1.565      ;
; -0.301 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.232      ; 1.562      ;
; -0.300 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.182      ; 1.511      ;
; -0.300 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.185      ; 1.514      ;
; -0.300 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.182      ; 1.511      ;
; -0.293 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_we_reg       ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.375      ; 1.697      ;
; -0.293 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.375      ; 1.697      ;
; -0.291 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.378      ; 1.698      ;
; -0.289 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.058     ; 1.238      ;
; -0.288 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.185      ; 1.502      ;
; -0.288 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.188      ; 1.505      ;
; -0.288 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.185      ; 1.502      ;
; -0.285 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.057     ; 1.235      ;
; -0.283 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[0]                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 1.000        ; -0.287     ; 0.973      ;
; -0.281 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                 ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; -0.035     ; 1.253      ;
; -0.281 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_we_reg        ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.114      ; 1.424      ;
; -0.281 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.117      ; 1.427      ;
; -0.281 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam                    ; PCLK_cam    ; 1.000        ; 0.114      ; 1.424      ;
; -0.274 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdptr_g[10]                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrfull_eq_comp_msb_mux_reg                                 ; sdram_controller:SDRAM|busy ; PCLK_cam    ; 1.000        ; -0.220     ; 1.031      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                            ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                          ; To Node                                                                           ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 35.845 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[0]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.227     ; 3.915      ;
; 35.845 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[11]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.227     ; 3.915      ;
; 35.901 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[1]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 3.861      ;
; 35.901 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[2]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 3.861      ;
; 35.901 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[3]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 3.861      ;
; 35.901 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[5]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 3.861      ;
; 35.901 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[6]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 3.861      ;
; 35.901 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[8]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 3.861      ;
; 35.901 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[9]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 3.861      ;
; 35.901 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[10]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 3.861      ;
; 35.919 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[21]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 3.844      ;
; 35.919 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[20]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 3.844      ;
; 35.919 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[22]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 3.844      ;
; 35.924 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[13]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 3.838      ;
; 35.924 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[18]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 3.838      ;
; 35.924 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[19]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 3.838      ;
; 35.924 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[23]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 3.838      ;
; 35.924 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[25]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 3.838      ;
; 35.924 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[24]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 3.838      ;
; 35.924 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[26]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 3.838      ;
; 35.924 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[27]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 3.838      ;
; 35.924 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[28]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 3.838      ;
; 35.924 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[31]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 3.838      ;
; 35.924 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[29]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 3.838      ;
; 35.924 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[30]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.225     ; 3.838      ;
; 35.961 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 3.804      ;
; 36.043 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 3.722      ;
; 36.108 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 3.657      ;
; 36.123 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[16]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.227     ; 3.637      ;
; 36.123 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[4]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.227     ; 3.637      ;
; 36.123 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[7]               ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.227     ; 3.637      ;
; 36.123 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[12]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.227     ; 3.637      ;
; 36.123 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[14]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.227     ; 3.637      ;
; 36.123 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[15]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.227     ; 3.637      ;
; 36.123 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|timer[17]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.227     ; 3.637      ;
; 36.160 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 3.605      ;
; 36.169 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 3.596      ;
; 36.178 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 3.587      ;
; 36.247 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 3.518      ;
; 36.247 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.226     ; 3.514      ;
; 36.247 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[1] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.226     ; 3.514      ;
; 36.247 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.226     ; 3.514      ;
; 36.247 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[3] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.226     ; 3.514      ;
; 36.276 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 3.487      ;
; 36.276 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[1] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 3.487      ;
; 36.276 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 3.487      ;
; 36.276 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[3] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 3.487      ;
; 36.276 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[4] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 3.487      ;
; 36.276 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[4] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 3.487      ;
; 36.276 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[5] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 3.487      ;
; 36.276 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[5] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 3.487      ;
; 36.276 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[6] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 3.487      ;
; 36.276 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[6] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 3.487      ;
; 36.276 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_addr[7] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 3.487      ;
; 36.276 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[7] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.224     ; 3.487      ;
; 36.474 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.222     ; 3.291      ;
; 36.695 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 3.255      ;
; 36.717 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 3.235      ;
; 36.717 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 3.235      ;
; 36.718 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 3.234      ;
; 36.719 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 3.233      ;
; 36.720 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 3.232      ;
; 36.721 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 3.231      ;
; 36.724 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 3.228      ;
; 36.725 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 3.227      ;
; 36.725 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 3.225      ;
; 36.725 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 3.225      ;
; 36.725 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 3.227      ;
; 36.726 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 3.224      ;
; 36.726 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 3.226      ;
; 36.727 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 3.225      ;
; 36.728 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 3.222      ;
; 36.728 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 3.222      ;
; 36.729 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 3.221      ;
; 36.729 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.037     ; 3.221      ;
; 36.745 ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER    ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.223     ; 3.019      ;
; 36.779 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 3.172      ;
; 36.783 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 3.168      ;
; 36.801 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 3.152      ;
; 36.801 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 3.152      ;
; 36.802 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 3.151      ;
; 36.803 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 3.150      ;
; 36.804 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 3.149      ;
; 36.805 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 3.148      ;
; 36.805 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 3.148      ;
; 36.805 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 3.148      ;
; 36.806 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 3.147      ;
; 36.807 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 3.146      ;
; 36.808 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 3.145      ;
; 36.808 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 3.145      ;
; 36.809 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 3.144      ;
; 36.809 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 3.144      ;
; 36.809 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 3.142      ;
; 36.809 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 3.142      ;
; 36.809 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 3.144      ;
; 36.810 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 3.141      ;
; 36.810 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 3.143      ;
; 36.811 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 3.142      ;
; 36.812 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 3.141      ;
; 36.812 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 3.139      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PCLK_cam'                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                 ; To Node                                                                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.060 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.458      ; 0.622      ;
; 0.061 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.400      ; 0.565      ;
; 0.160 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.458      ; 0.722      ;
; 0.179 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.164      ; 0.447      ;
; 0.179 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.453      ; 0.736      ;
; 0.183 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.208      ; 0.495      ;
; 0.192 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.403      ; 0.699      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.307      ;
; 0.204 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.453      ; 0.761      ;
; 0.207 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.461      ; 0.772      ;
; 0.207 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.330      ; 0.641      ;
; 0.208 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.330      ; 0.642      ;
; 0.211 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[12]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.458      ; 0.773      ;
; 0.211 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.395      ; 0.710      ;
; 0.214 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.461      ; 0.779      ;
; 0.217 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.266      ; 0.587      ;
; 0.221 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.403      ; 0.728      ;
; 0.223 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.395      ; 0.722      ;
; 0.228 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.403      ; 0.735      ;
; 0.235 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.266      ; 0.605      ;
; 0.245 ; cam_wrp:cam_wrp_0|data2fifo[4]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.267      ; 0.616      ;
; 0.248 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.266      ; 0.618      ;
; 0.256 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.388      ; 0.748      ;
; 0.257 ; cam_wrp:cam_wrp_0|data2fifo[12]                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.225      ; 0.586      ;
; 0.265 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.025      ; 0.374      ;
; 0.267 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; -0.011     ; 0.340      ;
; 0.269 ; cam_wrp:cam_wrp_0|data2fifo[13]                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.225      ; 0.598      ;
; 0.270 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[1]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.309      ; 0.663      ;
; 0.273 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.072      ; 0.429      ;
; 0.277 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.388      ; 0.769      ;
; 0.288 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                 ; cam_wrp:cam_wrp_0|data2fifo[4]                                                                                                                          ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.258      ; 0.630      ;
; 0.288 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                 ; cam_wrp:cam_wrp_0|data2fifo[5]                                                                                                                          ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.258      ; 0.630      ;
; 0.288 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                 ; cam_wrp:cam_wrp_0|data2fifo[2]                                                                                                                          ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.258      ; 0.630      ;
; 0.288 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                 ; cam_wrp:cam_wrp_0|data2fifo[3]                                                                                                                          ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.258      ; 0.630      ;
; 0.288 ; cam_wrp:cam_wrp_0|wr_fifo                                                                                                                 ; cam_wrp:cam_wrp_0|data2fifo[0]                                                                                                                          ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.258      ; 0.630      ;
; 0.291 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.330      ; 0.725      ;
; 0.293 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.125      ; 0.502      ;
; 0.295 ; cam_wrp:cam_wrp_0|data2fifo[7]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.067      ; 0.466      ;
; 0.296 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.125      ; 0.505      ;
; 0.300 ; cam_wrp:cam_wrp_0|data2fifo[6]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.067      ; 0.471      ;
; 0.303 ; cam_wrp:cam_wrp_0|data2fifo[0]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.075      ; 0.482      ;
; 0.309 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.025      ; 0.418      ;
; 0.310 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.025      ; 0.419      ;
; 0.311 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.126      ; 0.521      ;
; 0.311 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.050      ; 0.445      ;
; 0.311 ; cam_wrp:cam_wrp_0|data2fifo[2]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.075      ; 0.490      ;
; 0.312 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.126      ; 0.522      ;
; 0.312 ; cam_wrp:cam_wrp_0|data2fifo[3]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.075      ; 0.491      ;
; 0.312 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.204      ; 0.620      ;
; 0.314 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                                ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.076      ; 0.474      ;
; 0.314 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.461      ; 0.879      ;
; 0.315 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.076      ; 0.475      ;
; 0.321 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.204      ; 0.629      ;
; 0.326 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[10]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.461      ; 0.891      ;
; 0.327 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.024      ; 0.435      ;
; 0.328 ; cam_wrp:cam_wrp_0|data2fifo[5]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.267      ; 0.699      ;
; 0.331 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.180      ; 0.615      ;
; 0.334 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[8]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.458      ; 0.896      ;
; 0.335 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.024      ; 0.443      ;
; 0.335 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.024      ; 0.443      ;
; 0.336 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.024      ; 0.444      ;
; 0.336 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.458      ; 0.898      ;
; 0.338 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.024      ; 0.446      ;
; 0.344 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.208      ; 0.656      ;
; 0.346 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.204      ; 0.654      ;
; 0.347 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.208      ; 0.659      ;
; 0.348 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[12]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.461      ; 0.913      ;
; 0.348 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.204      ; 0.656      ;
; 0.350 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1]               ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.125      ; 0.559      ;
; 0.351 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[0]                                         ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.235      ; 0.670      ;
; 0.352 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[3]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.330      ; 0.786      ;
; 0.356 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[12]                                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.453      ; 0.913      ;
; 0.358 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.266      ; 0.728      ;
; 0.359 ; cam_wrp:cam_wrp_0|data2fifo[11]                                                                                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_datain_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.001      ; 0.464      ;
; 0.361 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a4~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.400      ; 0.865      ;
; 0.362 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.024      ; 0.470      ;
; 0.362 ; cam_wrp:cam_wrp_0|sh_HREF_cam                                                                                                             ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.024      ; 0.470      ;
; 0.362 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a10~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.180      ; 0.646      ;
; 0.364 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[6]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.125      ; 0.573      ;
; 0.364 ; cam_wrp:cam_wrp_0|data2fifo[9]                                                                                                            ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_datain_reg0   ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.151      ; 0.619      ;
; 0.366 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[7]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.204      ; 0.674      ;
; 0.367 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.125      ; 0.576      ;
; 0.371 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[0]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.262      ; 0.737      ;
; 0.372 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[9]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.388      ; 0.864      ;
; 0.374 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[2]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a14~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.403      ; 0.881      ;
; 0.374 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[5]                                   ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~porta_address_reg0 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.395      ; 0.873      ;
; 0.375 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|wrptr_g[4]                                                 ; PCLK_cam     ; PCLK_cam    ; 0.000        ; 0.125      ; 0.584      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                                                             ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.094 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.265      ; 0.443      ;
; 0.095 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.265      ; 0.444      ;
; 0.176 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 0.307      ;
; 0.176 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 0.307      ;
; 0.186 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.037      ; 0.307      ;
; 0.192 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.038      ; 0.314      ;
; 0.194 ; TOP:neiroset|num[0]              ; TOP:neiroset|num[0]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.036      ; 0.314      ;
; 0.357 ; TOP:neiroset|mem[2]              ; TOP:neiroset|slvl[0]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.668      ; 0.639      ;
; 0.376 ; TOP:neiroset|mem[3]              ; TOP:neiroset|slvl[0]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.668      ; 0.658      ;
; 0.400 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.038      ; 0.522      ;
; 0.472 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 0.603      ;
; 0.629 ; TOP:neiroset|mem[3]              ; TOP:neiroset|slvl[1]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.668      ; 0.911      ;
; 0.650 ; TOP:neiroset|filt[2]             ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.894      ; 1.158      ;
; 0.650 ; TOP:neiroset|filt[2]             ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.894      ; 1.158      ;
; 0.654 ; TOP:neiroset|filt[3]             ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.894      ; 1.162      ;
; 0.654 ; TOP:neiroset|filt[3]             ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.894      ; 1.162      ;
; 0.691 ; TOP:neiroset|mem[2]              ; TOP:neiroset|slvl[1]             ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.668      ; 0.973      ;
; 0.694 ; TOP:neiroset|filt[0]             ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.894      ; 1.202      ;
; 0.694 ; TOP:neiroset|filt[0]             ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.894      ; 1.202      ;
; 0.771 ; TOP:neiroset|filt[3]             ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.666      ; 1.051      ;
; 0.855 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.054      ; 0.993      ;
; 0.855 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.054      ; 0.993      ;
; 0.871 ; TOP:neiroset|filt[2]             ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.666      ; 1.151      ;
; 0.932 ; TOP:neiroset|filt[0]             ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.666      ; 1.212      ;
; 0.956 ; TOP:neiroset|num[0]              ; TOP:neiroset|num[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.036      ; 1.076      ;
; 0.989 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.038      ; 1.111      ;
; 1.012 ; TOP:neiroset|num[1]              ; TOP:neiroset|num[1]              ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.036      ; 1.132      ;
; 1.013 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.038      ; 1.135      ;
; 1.051 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.900      ; 1.565      ;
; 1.051 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.900      ; 1.565      ;
; 1.093 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.174     ; 1.003      ;
; 1.110 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[1]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.900      ; 1.624      ;
; 1.110 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[2]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.900      ; 1.624      ;
; 1.119 ; TOP:neiroset|mem[2]              ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.672      ; 1.405      ;
; 1.123 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.054      ; 1.261      ;
; 1.123 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.054      ; 1.261      ;
; 1.135 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.898      ; 1.647      ;
; 1.147 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.898      ; 1.659      ;
; 1.151 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.898      ; 1.663      ;
; 1.162 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.898      ; 1.674      ;
; 1.166 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.898      ; 1.678      ;
; 1.168 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.898      ; 1.680      ;
; 1.175 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.898      ; 1.687      ;
; 1.178 ; TOP:neiroset|mem[3]              ; TOP:neiroset|TOPlvl_conv[0]      ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.672      ; 1.464      ;
; 1.184 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.179     ; 1.089      ;
; 1.184 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.054      ; 1.322      ;
; 1.184 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.054      ; 1.322      ;
; 1.202 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.049      ; 1.335      ;
; 1.202 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.049      ; 1.335      ;
; 1.222 ; TOP:neiroset|filt[2]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.898      ; 1.734      ;
; 1.227 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.898      ; 1.739      ;
; 1.233 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.364      ;
; 1.236 ; TOP:neiroset|filt[3]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.898      ; 1.748      ;
; 1.256 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.898      ; 1.768      ;
; 1.265 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.054      ; 1.403      ;
; 1.265 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.054      ; 1.403      ;
; 1.272 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.898      ; 1.784      ;
; 1.283 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.898      ; 1.795      ;
; 1.307 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.904      ; 1.825      ;
; 1.312 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.174     ; 1.222      ;
; 1.343 ; TOP:neiroset|filt[0]             ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.898      ; 1.855      ;
; 1.361 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.052      ; 1.497      ;
; 1.361 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.174     ; 1.271      ;
; 1.366 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.904      ; 1.884      ;
; 1.393 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.524      ;
; 1.414 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; -0.174     ; 1.324      ;
; 1.416 ; TOP:neiroset|num[1]              ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.141      ; 1.161      ;
; 1.459 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.904      ; 1.977      ;
; 1.464 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.595      ;
; 1.479 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.904      ; 1.997      ;
; 1.492 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.623      ;
; 1.501 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.632      ;
; 1.513 ; TOP:neiroset|num[1]              ; TOP:neiroset|slvl[0]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.141      ; 1.258      ;
; 1.513 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.064      ; 1.661      ;
; 1.518 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.904      ; 2.036      ;
; 1.533 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.064      ; 1.681      ;
; 1.538 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.904      ; 2.056      ;
; 1.541 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.064      ; 1.689      ;
; 1.542 ; TOP:neiroset|mem[2]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.904      ; 2.060      ;
; 1.552 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.683      ;
; 1.553 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.684      ;
; 1.559 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.373      ; 1.536      ;
; 1.559 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.373      ; 1.536      ;
; 1.578 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.270      ; 1.932      ;
; 1.578 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.270      ; 1.932      ;
; 1.580 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.373      ; 1.557      ;
; 1.580 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.373      ; 1.557      ;
; 1.596 ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|lvl[3]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.064      ; 1.744      ;
; 1.601 ; TOP:neiroset|mem[3]              ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50                           ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.904      ; 2.119      ;
; 1.627 ; TOP:neiroset|num[0]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.145      ; 1.376      ;
; 1.636 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[2]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.270      ; 1.990      ;
; 1.636 ; TOP:neiroset|slvl[1]             ; TOP:neiroset|TOPlvl_conv[1]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.270      ; 1.990      ;
; 1.648 ; TOP:neiroset|num[1]              ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.145      ; 1.397      ;
; 1.659 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.790      ;
; 1.663 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.794      ;
; 1.670 ; TOP:neiroset|lvl[2]~_Duplicate_1 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.801      ;
; 1.671 ; TOP:neiroset|slvl[0]             ; TOP:neiroset|TOPlvl_conv[0]      ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.042      ; 1.797      ;
; 1.676 ; TOP:neiroset|num[0]              ; TOP:neiroset|lvl[1]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.371      ; 1.651      ;
; 1.677 ; TOP:neiroset|num[0]              ; TOP:neiroset|slvl[1]             ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.141      ; 1.422      ;
; 1.683 ; TOP:neiroset|lvl[0]~_Duplicate_1 ; TOP:neiroset|lvl[4]~_Duplicate_1 ; TOP:neiroset|conv_TOP:conv|STOP ; TOP:neiroset|conv_TOP:conv|STOP ; 0.000        ; 0.047      ; 1.814      ;
+-------+----------------------------------+----------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk50'                                                                                                                                                                                                    ;
+-------+----------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.135 ; TOP:neiroset|memorywork:block|dw[67]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a51~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.230      ; 0.469      ;
; 0.137 ; TOP:neiroset|memorywork:block|dw[96]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a51~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.231      ; 0.472      ;
; 0.141 ; TOP:neiroset|memorywork:block|dw[98]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a51~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.230      ; 0.475      ;
; 0.143 ; TOP:neiroset|conv_TOP:conv|res1[0]     ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.222      ; 0.469      ;
; 0.143 ; TOP:neiroset|memorywork:block|dw[69]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a51~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.230      ; 0.477      ;
; 0.143 ; TOP:neiroset|memorywork:block|dw[70]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a51~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.230      ; 0.477      ;
; 0.145 ; TOP:neiroset|memorywork:block|dw[34]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.470      ;
; 0.145 ; TOP:neiroset|memorywork:block|dw[48]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.470      ;
; 0.147 ; TOP:neiroset|conv_TOP:conv|res1[1]     ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a0~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.222      ; 0.473      ;
; 0.147 ; TOP:neiroset|memorywork:block|dw[33]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.472      ;
; 0.147 ; TOP:neiroset|memorywork:block|dw[91]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.472      ;
; 0.148 ; TOP:neiroset|memorywork:block|dw[49]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.473      ;
; 0.148 ; TOP:neiroset|memorywork:block|dw[66]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a51~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.230      ; 0.482      ;
; 0.149 ; TOP:neiroset|memorywork:block|dw[29]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.222      ; 0.475      ;
; 0.150 ; TOP:neiroset|memorywork:block|dw[90]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.475      ;
; 0.151 ; TOP:neiroset|memorywork:block|dw[92]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.476      ;
; 0.152 ; TOP:neiroset|conv_TOP:conv|res1[9]     ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a8~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.223      ; 0.479      ;
; 0.152 ; TOP:neiroset|memorywork:block|dw[93]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.477      ;
; 0.153 ; TOP:neiroset|memorywork:block|dw[39]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.478      ;
; 0.154 ; TOP:neiroset|memorywork:block|dw[88]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.479      ;
; 0.154 ; TOP:neiroset|memorywork:block|dw[94]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.479      ;
; 0.154 ; TOP:neiroset|memorywork:block|dw[53]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a51~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.231      ; 0.489      ;
; 0.156 ; TOP:neiroset|memorywork:block|dw[31]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a0~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.222      ; 0.482      ;
; 0.157 ; TOP:neiroset|conv_TOP:conv|res1[8]     ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a8~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.223      ; 0.484      ;
; 0.158 ; TOP:neiroset|memorywork:block|dw[45]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.483      ;
; 0.159 ; TOP:neiroset|memorywork:block|dw[36]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.484      ;
; 0.159 ; TOP:neiroset|memorywork:block|dw[50]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.484      ;
; 0.159 ; TOP:neiroset|memorywork:block|dw[51]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a51~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.222      ; 0.485      ;
; 0.160 ; TOP:neiroset|memorywork:block|dw[89]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.485      ;
; 0.161 ; TOP:neiroset|memorywork:block|dw[46]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.225      ; 0.490      ;
; 0.162 ; TOP:neiroset|memorywork:block|dw[47]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.225      ; 0.491      ;
; 0.163 ; TOP:neiroset|memorywork:block|dw[35]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.488      ;
; 0.164 ; TOP:neiroset|conv_TOP:conv|res1[5]     ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a4~porta_datain_reg0   ; clk50        ; clk50       ; 0.000        ; 0.224      ; 0.492      ;
; 0.164 ; TOP:neiroset|memorywork:block|dw[38]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.489      ;
; 0.166 ; TOP:neiroset|memorywork:block|dw[37]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.491      ;
; 0.166 ; TOP:neiroset|memorywork:block|addrw[2] ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a0~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.219      ; 0.489      ;
; 0.169 ; TOP:neiroset|memorywork:block|dw[71]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.219      ; 0.492      ;
; 0.169 ; TOP:neiroset|memorywork:block|dw[72]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a22~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.219      ; 0.492      ;
; 0.172 ; TOP:neiroset|conv_TOP:conv|res1[11]    ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a10~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.225      ; 0.501      ;
; 0.172 ; TOP:neiroset|memorywork:block|addrw[0] ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a0~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.219      ; 0.495      ;
; 0.172 ; TOP:neiroset|memorywork:block|addrw[1] ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a0~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.219      ; 0.495      ;
; 0.173 ; TOP:neiroset|memorywork:block|dw[44]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a42~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.221      ; 0.498      ;
; 0.175 ; TOP:neiroset|memorywork:block|dw[41]   ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a33~porta_datain_reg0 ; clk50        ; clk50       ; 0.000        ; 0.213      ; 0.492      ;
; 0.175 ; TOP:neiroset|memorywork:block|addrw[7] ; TOP:neiroset|RAM:memory|altsyncram:weight_rtl_0|altsyncram_otd1:auto_generated|ram_block1a0~porta_address_reg0 ; clk50        ; clk50       ; 0.000        ; 0.219      ; 0.498      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[22] ; TOP:neiroset|memorywork:block|buff[22]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[23] ; TOP:neiroset|memorywork:block|buff[23]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[77] ; TOP:neiroset|memorywork:block|buff[77]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[78] ; TOP:neiroset|memorywork:block|buff[78]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[2]  ; TOP:neiroset|memorywork:block|buff[2]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[3]  ; TOP:neiroset|memorywork:block|buff[3]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[0]  ; TOP:neiroset|memorywork:block|buff[0]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[1]  ; TOP:neiroset|memorywork:block|buff[1]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[11] ; TOP:neiroset|memorywork:block|buff[11]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[12] ; TOP:neiroset|memorywork:block|buff[12]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[13] ; TOP:neiroset|memorywork:block|buff[13]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[14] ; TOP:neiroset|memorywork:block|buff[14]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[28] ; TOP:neiroset|memorywork:block|buff[28]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[30] ; TOP:neiroset|memorywork:block|buff[30]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[32] ; TOP:neiroset|memorywork:block|buff[32]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[87] ; TOP:neiroset|memorywork:block|buff[87]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|conv_TOP:conv|res1[20]    ; TOP:neiroset|RAM:memory|altsyncram:mem_t_rtl_0|altsyncram_vki1:auto_generated|ram_block1a20~porta_datain_reg0  ; clk50        ; clk50       ; 0.000        ; 0.223      ; 0.505      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[73] ; TOP:neiroset|memorywork:block|buff[73]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[74] ; TOP:neiroset|memorywork:block|buff[74]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[75] ; TOP:neiroset|memorywork:block|buff[75]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[76] ; TOP:neiroset|memorywork:block|buff[76]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[9]  ; TOP:neiroset|memorywork:block|buff[9]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[10] ; TOP:neiroset|memorywork:block|buff[10]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[20] ; TOP:neiroset|memorywork:block|buff[20]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; TOP:neiroset|memorywork:block|buff[21] ; TOP:neiroset|memorywork:block|buff[21]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[79] ; TOP:neiroset|memorywork:block|buff[79]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[80] ; TOP:neiroset|memorywork:block|buff[80]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[81] ; TOP:neiroset|memorywork:block|buff[81]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[82] ; TOP:neiroset|memorywork:block|buff[82]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[83] ; TOP:neiroset|memorywork:block|buff[83]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[84] ; TOP:neiroset|memorywork:block|buff[84]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[85] ; TOP:neiroset|memorywork:block|buff[85]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[86] ; TOP:neiroset|memorywork:block|buff[86]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[95] ; TOP:neiroset|memorywork:block|buff[95]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[97] ; TOP:neiroset|memorywork:block|buff[97]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|result:result|marker[1]   ; TOP:neiroset|result:result|marker[1]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|result:result|marker[2]   ; TOP:neiroset|result:result|marker[2]                                                                           ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[60] ; TOP:neiroset|memorywork:block|buff[60]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[61] ; TOP:neiroset|memorywork:block|buff[61]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[64] ; TOP:neiroset|memorywork:block|buff[64]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[71] ; TOP:neiroset|memorywork:block|buff[71]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[72] ; TOP:neiroset|memorywork:block|buff[72]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[4]  ; TOP:neiroset|memorywork:block|buff[4]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[5]  ; TOP:neiroset|memorywork:block|buff[5]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[6]  ; TOP:neiroset|memorywork:block|buff[6]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[7]  ; TOP:neiroset|memorywork:block|buff[7]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[8]  ; TOP:neiroset|memorywork:block|buff[8]                                                                          ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[15] ; TOP:neiroset|memorywork:block|buff[15]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[16] ; TOP:neiroset|memorywork:block|buff[16]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[17] ; TOP:neiroset|memorywork:block|buff[17]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[18] ; TOP:neiroset|memorywork:block|buff[18]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[19] ; TOP:neiroset|memorywork:block|buff[19]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[44] ; TOP:neiroset|memorywork:block|buff[44]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[45] ; TOP:neiroset|memorywork:block|buff[45]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[48] ; TOP:neiroset|memorywork:block|buff[48]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; TOP:neiroset|memorywork:block|buff[49] ; TOP:neiroset|memorywork:block|buff[49]                                                                         ; clk50        ; clk50       ; 0.000        ; 0.044      ; 0.307      ;
+-------+----------------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                                                                            ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.154 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.480      ;
; 0.155 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.481      ;
; 0.157 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.483      ;
; 0.158 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.484      ;
; 0.160 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.486      ;
; 0.163 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.489      ;
; 0.168 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.494      ;
; 0.172 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                     ; camera_configure:camera_configure_0|OV7670_config_rom:rom1|altsyncram:WideOr0_rtl_0|altsyncram_e801:auto_generated|ram_block1a0~porta_address_reg0 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.222      ; 0.498      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[9]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[10]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[11]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[24]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[25]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[26]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[27]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[28]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[29]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[30]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[31]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[0]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[0]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[2]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[2]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[3]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[3]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[12]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[13]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[14]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[15]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[16]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[17]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[18]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[19]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[20]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[21]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[22]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                         ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[23]                                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER               ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TIMER                                                                       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|ready                                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE                                                                      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[0]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[1]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[2]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[3]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[4]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[5]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                     ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[7]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER             ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; strt[2]                                                                                    ; strt[2]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; strt[0]                                                                                    ; strt[0]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; strt[1]                                                                                    ; strt[1]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_4    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_4                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.314      ;
; 0.199 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|SIOD_oe                                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.319      ;
; 0.201 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_4        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_DONE                                                                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.321      ;
; 0.208 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_START_SIGNAL        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.328      ;
; 0.208 ; strt[2]                                                                                    ; strt[0]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.328      ;
; 0.211 ; strt[2]                                                                                    ; strt[1]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.331      ;
; 0.212 ; strt[1]                                                                                    ; strt[2]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.332      ;
; 0.212 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE              ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_IDLE                                                                      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.332      ;
; 0.267 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_DONE                ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|timer[8]                                                                                  ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[3]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[4]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[1]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[2]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[4]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[5]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.389      ;
; 0.270 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[6]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[7]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.390      ;
; 0.270 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[5]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[6]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.390      ;
; 0.276 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[1]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[1]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.405      ;
; 0.278 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[1]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.398      ;
; 0.281 ; camera_configure:camera_configure_0|OV7670_config:config_1|SCCB_interface_data[2]          ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|latched_data[2]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.045      ; 0.410      ;
; 0.295 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.0000             ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.0000                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.415      ;
; 0.297 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_LOAD_BYTE    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.417      ;
; 0.299 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3                                                         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.419      ;
; 0.301 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_3                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_2 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_2                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.421      ;
; 0.302 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_3 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_3                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.422      ;
; 0.303 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_END_SIGNAL_4 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_4                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_2    ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_2                                                                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.424      ;
; 0.306 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_TX_BYTE_2           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_return_state.FSM_TX_BYTE_3                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.426      ;
; 0.310 ; strt[0]                                                                                    ; strt[2]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.430      ;
; 0.312 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[0]                     ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_index[1]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD          ; camera_configure:camera_configure_0|OV7670_config:config_1|rom_addr[6]                                                                             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.433      ;
; 0.313 ; strt[0]                                                                                    ; strt[1]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.433      ;
; 0.314 ; strt[1]                                                                                    ; strt[0]                                                                                                                                            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.434      ;
; 0.323 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                   ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.443      ;
; 0.326 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD          ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_TIMER                                                                     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.446      ;
; 0.328 ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_SEND_CMD          ; camera_configure:camera_configure_0|OV7670_config:config_1|FSM_state.FSM_DONE                                                                      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.448      ;
; 0.331 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|byte_counter[0]                                                                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.451      ;
; 0.334 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_LOAD_BYTE           ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|FSM_state.FSM_END_SIGNAL_1                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.454      ;
; 0.335 ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[0]                        ; camera_configure:camera_configure_0|SCCB_interface:SCCB1|tx_byte[1]                                                                                ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.455      ;
+-------+--------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sdram_controller:SDRAM|rd_ready_r'                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                                          ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.168 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.214      ; 0.486      ;
; 0.177 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.046      ; 0.307      ;
; 0.185 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; hellosoc_top:TFT|start                                                                                                             ; hellosoc_top:TFT|start                                                                                                                           ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.307      ;
; 0.187 ; ready                                                                                                                              ; ready                                                                                                                                            ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.307      ;
; 0.190 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[9]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.214      ; 0.508      ;
; 0.190 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[10]                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.214      ; 0.508      ;
; 0.193 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.315      ;
; 0.202 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.233      ; 0.519      ;
; 0.203 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.214      ; 0.521      ;
; 0.219 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.341      ;
; 0.225 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.347      ;
; 0.251 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.373      ;
; 0.264 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[3]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.386      ;
; 0.266 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[12]                                                ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.388      ;
; 0.279 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[2]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.220      ; 0.603      ;
; 0.280 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[7]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.402      ;
; 0.280 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[9]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.402      ;
; 0.281 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[10]                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.220      ; 0.605      ;
; 0.286 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a1       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.408      ;
; 0.287 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[8]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.409      ;
; 0.289 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[6]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.411      ;
; 0.291 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[2]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.413      ;
; 0.293 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[1] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.415      ;
; 0.294 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9                        ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.416      ;
; 0.295 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[6]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.220      ; 0.619      ;
; 0.296 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[5]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.418      ;
; 0.298 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.220      ; 0.622      ;
; 0.299 ; rd_addr[21]                                                                                                                        ; rd_addr[21]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a3~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.214      ; 0.617      ;
; 0.301 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[1]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.220      ; 0.625      ;
; 0.305 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|parity9          ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a0                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.427      ;
; 0.306 ; rd_addr[6]                                                                                                                         ; rd_addr[6]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; rd_addr[11]                                                                                                                        ; rd_addr[11]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; rd_addr[9]                                                                                                                         ; rd_addr[9]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.216      ; 0.627      ;
; 0.308 ; rd_addr[2]                                                                                                                         ; rd_addr[2]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.429      ;
; 0.308 ; rd_addr[7]                                                                                                                         ; rd_addr[7]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; rd_addr[5]                                                                                                                         ; rd_addr[5]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; rd_addr[1]                                                                                                                         ; rd_addr[1]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; rd_addr[3]                                                                                                                         ; rd_addr[3]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; rd_addr[10]                                                                                                                        ; rd_addr[10]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.430      ;
; 0.309 ; rd_addr[13]                                                                                                                        ; rd_addr[13]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; rd_addr[15]                                                                                                                        ; rd_addr[15]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; rd_addr[17]                                                                                                                        ; rd_addr[17]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; rd_addr[4]                                                                                                                         ; rd_addr[4]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; rd_addr[8]                                                                                                                         ; rd_addr[8]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; rd_addr[23]                                                                                                                        ; rd_addr[23]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; rd_addr[14]                                                                                                                        ; rd_addr[14]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; rd_addr[19]                                                                                                                        ; rd_addr[19]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; rd_addr[18]                                                                                                                        ; rd_addr[18]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; rd_addr[16]                                                                                                                        ; rd_addr[16]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; rd_addr[20]                                                                                                                        ; rd_addr[20]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; rd_addr[22]                                                                                                                        ; rd_addr[22]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.433      ;
; 0.313 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.216      ; 0.633      ;
; 0.317 ; rd_addr[12]                                                                                                                        ; rd_addr[12]                                                                                                                                      ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[8]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.220      ; 0.641      ;
; 0.318 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[6]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.216      ; 0.638      ;
; 0.319 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.216      ; 0.639      ;
; 0.320 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.442      ;
; 0.321 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.220      ; 0.645      ;
; 0.322 ; rd_addr[0]                                                                                                                         ; rd_addr[0]                                                                                                                                       ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.037      ; 0.443      ;
; 0.322 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.218      ; 0.644      ;
; 0.323 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.445      ;
; 0.325 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a12                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.447      ;
; 0.326 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a5       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.448      ;
; 0.327 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.212      ; 0.643      ;
; 0.327 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.212      ; 0.643      ;
; 0.328 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a6       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a7                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.450      ;
; 0.334 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a0~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.218      ; 0.656      ;
; 0.339 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[8]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.216      ; 0.659      ;
; 0.339 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[11]                                                ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.461      ;
; 0.342 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.212      ; 0.658      ;
; 0.348 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[6]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a5~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.212      ; 0.664      ;
; 0.348 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[0]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.470      ;
; 0.357 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a11~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.214      ; 0.675      ;
; 0.360 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a13~porta_address_reg0 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.216      ; 0.680      ;
; 0.362 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a3       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[3]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.484      ;
; 0.364 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[6]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|delayed_wrptr_g[6]                                         ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.486      ;
; 0.366 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[10]                                                ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.488      ;
; 0.367 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a2       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.233      ; 0.684      ;
; 0.370 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a11      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.492      ;
; 0.383 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.505      ;
; 0.384 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9                     ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.506      ;
; 0.391 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a4       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[4]                                                 ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; -0.149     ; 0.326      ;
; 0.392 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a9       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a10                    ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.514      ;
; 0.396 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|counter8a8       ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_4lc:wrptr_g1p|sub_parity10a[2]               ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.038      ; 0.518      ;
; 0.398 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[10]                                  ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.223      ; 0.725      ;
; 0.398 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|wrptr_g[0]                                   ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a6~porta_address_reg0  ; sdram_controller:SDRAM|rd_ready_r ; sdram_controller:SDRAM|rd_ready_r ; 0.000        ; 0.220      ; 0.722      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sdram_controller:SDRAM|busy'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                 ; To Node                                                                                                                                                 ; Launch Clock                ; Latch Clock                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+
; 0.179 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.044      ; 0.307      ;
; 0.187 ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                               ; cam_wrp:cam_wrp_0|wr_enable                                                                                                                             ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.307      ;
; 0.197 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.317      ;
; 0.207 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.327      ;
; 0.225 ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[8]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.345      ;
; 0.251 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[1]                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.371      ;
; 0.265 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[1]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.385      ;
; 0.266 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[7]                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_msb_aeb                                      ; PCLK_cam                    ; sdram_controller:SDRAM|busy ; 0.000        ; 0.295      ; 0.675      ;
; 0.267 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[8]                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_msb_aeb                                      ; PCLK_cam                    ; sdram_controller:SDRAM|busy ; 0.000        ; 0.295      ; 0.676      ;
; 0.268 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.388      ;
; 0.280 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[2]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.400      ;
; 0.297 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]                  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.417      ;
; 0.299 ; cam_wrp:cam_wrp_0|sh_write[5]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[5]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; cam_wrp:cam_wrp_0|sh_write[3]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[3]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; cam_wrp:cam_wrp_0|sh_write[2]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[2]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; cam_wrp:cam_wrp_0|sh_write[1]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[1]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; cam_wrp:cam_wrp_0|addr_sdram[21]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[21]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; cam_wrp:cam_wrp_0|sh_write[4]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[4]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.420      ;
; 0.306 ; cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[12]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.044      ; 0.434      ;
; 0.307 ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[11]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[11]                                          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_msb_aeb                                      ; PCLK_cam                    ; sdram_controller:SDRAM|busy ; 0.000        ; 0.295      ; 0.716      ;
; 0.308 ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[9]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.428      ;
; 0.309 ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[2]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[7]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; cam_wrp:cam_wrp_0|addr_sdram[13]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[13]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; cam_wrp:cam_wrp_0|addr_sdram[15]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[15]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[7]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[5]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[1]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[3]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[10]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; cam_wrp:cam_wrp_0|addr_sdram[18]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[18]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; cam_wrp:cam_wrp_0|addr_sdram[17]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[17]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; cam_wrp:cam_wrp_0|addr_sdram[23]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[23]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[4]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[8]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; cam_wrp:cam_wrp_0|addr_sdram[14]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[14]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; cam_wrp:cam_wrp_0|addr_sdram[19]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[19]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; cam_wrp:cam_wrp_0|addr_sdram[16]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[16]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; cam_wrp:cam_wrp_0|addr_sdram[20]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[20]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                                                          ; cam_wrp:cam_wrp_0|addr_sdram[22]                                                                                                                        ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.044      ; 0.440      ;
; 0.312 ; cam_wrp:cam_wrp_0|sh_write[0]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[0]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.044      ; 0.441      ;
; 0.314 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[2]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.434      ;
; 0.316 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.044      ; 0.444      ;
; 0.316 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.044      ; 0.444      ;
; 0.316 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.044      ; 0.444      ;
; 0.319 ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[6]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.439      ;
; 0.320 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.440      ;
; 0.322 ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[6]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.442      ;
; 0.322 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.442      ;
; 0.323 ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                           ; cam_wrp:cam_wrp_0|addr_sdram[0]                                                                                                                         ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.443      ;
; 0.324 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.044      ; 0.452      ;
; 0.325 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[2]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.445      ;
; 0.328 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.044      ; 0.456      ;
; 0.351 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[12] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[9]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.471      ;
; 0.354 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a8~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.177      ; 0.635      ;
; 0.356 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.236      ; 0.676      ;
; 0.359 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[11] ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[9]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.479      ;
; 0.360 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[9]                                           ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_msb_aeb                                      ; PCLK_cam                    ; sdram_controller:SDRAM|busy ; 0.000        ; 0.295      ; 0.769      ;
; 0.367 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.181      ; 0.652      ;
; 0.369 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.236      ; 0.689      ;
; 0.371 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[12]                                          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_msb_aeb                                      ; PCLK_cam                    ; sdram_controller:SDRAM|busy ; 0.000        ; 0.295      ; 0.780      ;
; 0.372 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[1]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.492      ;
; 0.373 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.236      ; 0.693      ;
; 0.377 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[0]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[0]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.497      ;
; 0.387 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a2~portb_address_reg0  ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.175      ; 0.666      ;
; 0.399 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                      ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; -0.011     ; 0.492      ;
; 0.400 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.520      ;
; 0.405 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; -0.011     ; 0.498      ;
; 0.414 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; -0.011     ; 0.507      ;
; 0.419 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|delayed_wrptr_g[10]                                          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|rdemp_eq_comp_msb_aeb                                      ; PCLK_cam                    ; sdram_controller:SDRAM|busy ; 0.000        ; 0.295      ; 0.828      ;
; 0.421 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                          ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.236      ; 0.741      ;
; 0.423 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[3]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.543      ;
; 0.423 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[3]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.543      ;
; 0.425 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; -0.011     ; 0.518      ;
; 0.425 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a12~portb_address_reg0 ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; -0.011     ; 0.518      ;
; 0.425 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.044      ; 0.553      ;
; 0.428 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.236      ; 0.748      ;
; 0.439 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.044      ; 0.567      ;
; 0.442 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                    ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.044      ; 0.570      ;
; 0.442 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[5]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[1]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|alt_synch_pipe_1e8:rs_dgwp|dffpipe_se9:dffpipe13|dffe14a[5]  ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|dffpipe_re9:rs_bwp|dffe12a[2]                              ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.562      ;
; 0.444 ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                       ; cam_wrp:cam_wrp_0|fifo_1024x16:input_fifo|dcfifo:dcfifo_component|dcfifo_p0o1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                     ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.236      ; 0.764      ;
; 0.448 ; cam_wrp:cam_wrp_0|sh_write[1]                                                                                                                             ; cam_wrp:cam_wrp_0|sh_write[2]                                                                                                                           ; sdram_controller:SDRAM|busy ; sdram_controller:SDRAM|busy ; 0.000        ; 0.036      ; 0.568      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+-----------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble'                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                         ; To Node                                                                                                                                         ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.186 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a11                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10                   ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a6                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a7                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a5                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; pre_v2:grayscale|end_pre                                                                                                          ; pre_v2:grayscale|end_pre                                                                                                                        ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; start_gray                                                                                                                        ; start_gray                                                                                                                                      ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pre_v2:grayscale|j[3]                                                                                                             ; pre_v2:grayscale|j[3]                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pre_v2:grayscale|j[2]                                                                                                             ; pre_v2:grayscale|j[2]                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; pre_v2:grayscale|j[1]                                                                                                             ; pre_v2:grayscale|j[1]                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a2                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a8                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; pre_v2:grayscale|j[0]                                                                                                             ; pre_v2:grayscale|j[0]                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.036      ; 0.314      ;
; 0.203 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a12     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[3]               ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.037      ; 0.324      ;
; 0.211 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a3      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a4                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.037      ; 0.332      ;
; 0.214 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a10     ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|altsyncram_c271:fifo_ram|ram_block11a1~portb_address_reg0 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.178      ; 0.496      ;
; 0.221 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]               ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.036      ; 0.341      ;
; 0.221 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a0      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1                    ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.036      ; 0.341      ;
; 0.236 ; pre_v2:grayscale|j[0]                                                                                                             ; pre_v2:grayscale|j[1]                                                                                                                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.036      ; 0.356      ;
; 0.253 ; GO_NEIROSET                                                                                                                       ; start_gray                                                                                                                                      ; clk50                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.835      ; 1.202      ;
; 0.254 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.036      ; 0.374      ;
; 0.264 ; x_gray[9]                                                                                                                         ; x_gray[9]                                                                                                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.392      ;
; 0.270 ; x_gray[0]                                                                                                                         ; x_gray[1]                                                                                                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.234      ; 0.588      ;
; 0.270 ; x_gray[8]                                                                                                                         ; x_gray[9]                                                                                                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.234      ; 0.588      ;
; 0.271 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2] ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|parity6                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.037      ; 0.392      ;
; 0.272 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a1      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[0]               ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.036      ; 0.392      ;
; 0.273 ; x_gray[3]                                                                                                                         ; x_gray[4]                                                                                                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.234      ; 0.591      ;
; 0.276 ; y_gray[9]                                                                                                                         ; y_gray[9]                                                                                                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.036      ; 0.396      ;
; 0.278 ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|counter5a9      ; hellosoc_top:TFT|fifo_big:fifo_tft|dcfifo:dcfifo_component|dcfifo_kul1:auto_generated|a_graycounter_877:rdptr_g1p|sub_parity7a[2]               ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.037      ; 0.399      ;
; 0.286 ; pre_v2:grayscale|sr_data_1_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_1_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_2_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_2_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_3_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_3_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_3_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_3_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_4_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_4_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_4_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_4_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_21_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_21_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_21_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_21_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_0_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_0_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_0_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_0_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_25_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_25_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_23_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_23_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_24_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_24_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_11_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_11_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_11_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_11_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_12_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_12_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_12_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_12_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_16_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_16_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_16_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_16_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_15_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_15_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_15_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_15_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_9_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_9_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_10_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_10_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_13_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_13_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_13_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_13_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_7_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_7_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_7_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_7_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_8_0[4]                                                                                                   ; pre_v2:grayscale|sr_data_8_0[4]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_8_0[3]                                                                                                   ; pre_v2:grayscale|sr_data_8_0[3]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_19_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_19_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_20_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_20_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_20_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_20_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_17_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_17_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; pre_v2:grayscale|sr_data_17_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_17_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.414      ;
; 0.287 ; pre_v2:grayscale|sr_data_1_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_1_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_2_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_2_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_3_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_3_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_4_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_4_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_0_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_0_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_0_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_0_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_25_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_25_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_25_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_25_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_22_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_22_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.043      ; 0.414      ;
; 0.287 ; pre_v2:grayscale|sr_data_22_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_22_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.043      ; 0.414      ;
; 0.287 ; pre_v2:grayscale|sr_data_24_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_24_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_24_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_24_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_27_0[4]                                                                                                  ; pre_v2:grayscale|sr_data_27_0[4]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.043      ; 0.414      ;
; 0.287 ; pre_v2:grayscale|sr_data_27_0[3]                                                                                                  ; pre_v2:grayscale|sr_data_27_0[3]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.043      ; 0.414      ;
; 0.287 ; pre_v2:grayscale|sr_data_11_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_11_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_11_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_11_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_12_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_12_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_12_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_12_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_16_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_16_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_9_0[5]                                                                                                   ; pre_v2:grayscale|sr_data_9_0[5]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_9_0[2]                                                                                                   ; pre_v2:grayscale|sr_data_9_0[2]                                                                                                                 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_10_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_10_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_10_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_10_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_14_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_14_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_13_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_13_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_19_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_19_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_20_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_20_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_18_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_18_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_18_0[2]                                                                                                  ; pre_v2:grayscale|sr_data_18_0[2]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; pre_v2:grayscale|sr_data_17_0[5]                                                                                                  ; pre_v2:grayscale|sr_data_17_0[5]                                                                                                                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble ; 0.000        ; 0.044      ; 0.415      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                             ;
+-------+------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                        ; To Node                                                              ; Launch Clock                                                ; Latch Clock                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+
; 0.186 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[8]          ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[8]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                       ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs          ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                      ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ             ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle        ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]  ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]  ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]  ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.206 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]  ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.209 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]  ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.329      ;
; 0.210 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                      ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.212 ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP          ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.332      ;
; 0.215 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]  ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.335      ;
; 0.219 ; hellosoc_top:TFT|tft_ili9341:tft|state.START                     ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.339      ;
; 0.224 ; hellosoc_top:TFT|tft_ili9341:tft|state.START                     ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                    ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.344      ;
; 0.274 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[15]         ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[15]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.394      ;
; 0.278 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[16]         ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[16]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[20]         ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[20]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[19]         ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[19]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.281 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[18]         ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[18]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.402      ;
; 0.281 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[5]          ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[5]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.401      ;
; 0.281 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[7]          ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[7]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.401      ;
; 0.283 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[3]          ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[3]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.403      ;
; 0.283 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[12]         ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[12]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.403      ;
; 0.291 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.411      ;
; 0.292 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle        ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.412      ;
; 0.303 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]  ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|tft_sdi         ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.305 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]               ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.307 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]               ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.310 ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP          ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ                 ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.315 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[2]  ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.318 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.438      ;
; 0.320 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.440      ;
; 0.321 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ             ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.441      ;
; 0.327 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.447      ;
; 0.330 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|cs              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.450      ;
; 0.332 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                ; hellosoc_top:TFT|tft_ili9341:tft|tft_reset                           ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.452      ;
; 0.333 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.453      ;
; 0.336 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.456      ;
; 0.341 ; hellosoc_top:TFT|tft_ili9341:tft|state.LOOP                      ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.461      ;
; 0.343 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[17]         ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[17]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.463      ;
; 0.343 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.463      ;
; 0.344 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[11]         ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[11]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.464      ;
; 0.345 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble            ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble                ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.007      ; 0.641      ;
; 0.346 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[13]         ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[13]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.466      ;
; 0.348 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4]                      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[4] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.468      ;
; 0.348 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0]                      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.468      ;
; 0.350 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[6]          ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[6]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.470      ;
; 0.350 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[9]          ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[9]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.470      ;
; 0.351 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ             ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.471      ;
; 0.377 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2]                      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.497      ;
; 0.387 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6]                      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[6] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.507      ;
; 0.398 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle        ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.518      ;
; 0.408 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble            ; hellosoc_top:TFT|tft_ili9341:tft|spiData[0]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.007      ; 0.704      ;
; 0.412 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble            ; hellosoc_top:TFT|tft_ili9341:tft|spiData[4]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.007      ; 0.708      ;
; 0.415 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble            ; hellosoc_top:TFT|tft_ili9341:tft|spiData[2]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.007      ; 0.711      ;
; 0.417 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble            ; hellosoc_top:TFT|tft_ili9341:tft|spiData[6]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.007      ; 0.713      ;
; 0.426 ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                      ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalData[8] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.550      ;
; 0.431 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble            ; hellosoc_top:TFT|tft_ili9341:tft|spiData[7]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.204      ; 0.924      ;
; 0.432 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble            ; hellosoc_top:TFT|tft_ili9341:tft|spiData[1]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.204      ; 0.925      ;
; 0.436 ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP          ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[15]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.559      ;
; 0.447 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.452 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[14]         ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[14]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.572      ;
; 0.472 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle        ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck     ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.474 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[1]  ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.594      ;
; 0.476 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.596      ;
; 0.478 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.598      ;
; 0.485 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.605      ;
; 0.486 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.606      ;
; 0.489 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.609      ;
; 0.501 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.621      ;
; 0.504 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.624      ;
; 0.509 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble            ; hellosoc_top:TFT|tft_ili9341:tft|spiData[3]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.204      ; 1.002      ;
; 0.510 ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble            ; hellosoc_top:TFT|tft_ili9341:tft|spiData[5]                          ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.204      ; 1.003      ;
; 0.530 ; hellosoc_top:TFT|tft_ili9341:tft|state.START                     ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.650      ;
; 0.539 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.659      ;
; 0.542 ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP          ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[13]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.665      ;
; 0.542 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[2]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.662      ;
; 0.547 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[0]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.667      ;
; 0.548 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.668      ;
; 0.551 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ             ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[14]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.675      ;
; 0.552 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[4]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.672      ;
; 0.555 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[1]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[5]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.675      ;
; 0.560 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[18]         ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[10]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.681      ;
; 0.560 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                ; hellosoc_top:TFT|tft_ili9341:tft|spiData[8]                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.680      ;
; 0.563 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[12]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.688      ;
; 0.564 ; hellosoc_top:TFT|tft_ili9341:tft|state.HOLD_RESET                ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[11]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.689      ;
; 0.564 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]               ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.684      ;
; 0.564 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[10]         ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[10]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.685      ;
; 0.566 ; hellosoc_top:TFT|tft_ili9341:tft|state.WAIT_FOR_POWERUP          ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[9]              ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.041      ; 0.691      ;
; 0.566 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle            ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.686      ;
; 0.567 ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[3]               ; hellosoc_top:TFT|tft_ili9341:tft|initSeqCounter[6]                   ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.687      ;
; 0.570 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|internalSck ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.690      ;
; 0.571 ; hellosoc_top:TFT|tft_ili9341:tft|state.SEND_INIT_SEQ             ; hellosoc_top:TFT|tft_ili9341:tft|spiDataSet                          ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.691      ;
; 0.573 ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[17]         ; hellosoc_top:TFT|tft_ili9341:tft|remainingDelayTicks[10]             ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.693      ;
; 0.575 ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|idle        ; hellosoc_top:TFT|tft_ili9341:tft|tft_ili9341_spi:spi|counter[0]      ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.695      ;
+-------+------------------------------------------------------------------+----------------------------------------------------------------------+-------------------------------------------------------------+-------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                        ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.187 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.188 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|state[0]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|state[2]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.307      ;
; 0.194 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.198 ; sdram_controller:SDRAM|refresh_cnt[9] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.318      ;
; 0.202 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.322      ;
; 0.278 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.397      ;
; 0.298 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[1] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; sdram_controller:SDRAM|refresh_cnt[7] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.309 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.317 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.335 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.455      ;
; 0.342 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[3]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.462      ;
; 0.354 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.474      ;
; 0.371 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.490      ;
; 0.381 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.501      ;
; 0.382 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.502      ;
; 0.409 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.529      ;
; 0.421 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.540      ;
; 0.439 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.559      ;
; 0.440 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.560      ;
; 0.447 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; sdram_controller:SDRAM|refresh_cnt[7] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.456 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[1] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[2] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.582      ;
; 0.466 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.586      ;
; 0.472 ; sdram_controller:SDRAM|state_cnt[0]   ; sdram_controller:SDRAM|state_cnt[2]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.501 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.620      ;
; 0.509 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.632      ;
; 0.510 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.630      ;
; 0.510 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.630      ;
; 0.511 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.631      ;
; 0.511 ; sdram_controller:SDRAM|refresh_cnt[7] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.631      ;
; 0.513 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.633      ;
; 0.513 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.633      ;
; 0.514 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.634      ;
; 0.517 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state_cnt[0]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.637      ;
; 0.522 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.641      ;
; 0.522 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[3] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.523 ; sdram_controller:SDRAM|refresh_cnt[6] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.643      ;
; 0.524 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.525 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.525 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[4] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.527 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.647      ;
; 0.528 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.648      ;
; 0.576 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.696      ;
; 0.576 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.696      ;
; 0.577 ; sdram_controller:SDRAM|refresh_cnt[5] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.697      ;
; 0.579 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.699      ;
; 0.579 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.699      ;
; 0.585 ; sdram_controller:SDRAM|state[4]       ; sdram_controller:SDRAM|state[4]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.704      ;
; 0.588 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[5] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.708      ;
; 0.590 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.710      ;
; 0.591 ; sdram_controller:SDRAM|refresh_cnt[4] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.711      ;
; 0.591 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[6] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.711      ;
; 0.593 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.713      ;
; 0.612 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|command[4]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.731      ;
; 0.624 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.743      ;
; 0.627 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|state[3]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.747      ;
; 0.642 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.762      ;
; 0.642 ; sdram_controller:SDRAM|refresh_cnt[3] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.762      ;
; 0.645 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.765      ;
; 0.654 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[7] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.774      ;
; 0.656 ; sdram_controller:SDRAM|refresh_cnt[2] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.776      ;
; 0.657 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[8] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.777      ;
; 0.686 ; sdram_controller:SDRAM|refresh_cnt[9] ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.801      ;
; 0.690 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state[3]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.810      ;
; 0.697 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state[2]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.813      ;
; 0.698 ; sdram_controller:SDRAM|state_cnt[2]   ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.814      ;
; 0.706 ; sdram_controller:SDRAM|state[2]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.821      ;
; 0.708 ; sdram_controller:SDRAM|refresh_cnt[1] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.828      ;
; 0.720 ; sdram_controller:SDRAM|refresh_cnt[0] ; sdram_controller:SDRAM|refresh_cnt[9] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.840      ;
; 0.748 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state[3]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.868      ;
; 0.755 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state[2]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.871      ;
; 0.756 ; sdram_controller:SDRAM|state_cnt[3]   ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.872      ;
; 0.761 ; sdram_controller:SDRAM|state[1]       ; sdram_controller:SDRAM|command[5]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.876      ;
; 0.786 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|state[4]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.905      ;
; 0.793 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|state[1]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.916      ;
; 0.794 ; sdram_controller:SDRAM|refresh_cnt[8] ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.031      ; 0.909      ;
; 0.813 ; sdram_controller:SDRAM|state[0]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.039      ; 0.936      ;
; 0.813 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|state_cnt[1]   ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.933      ;
; 0.822 ; sdram_controller:SDRAM|state[3]       ; sdram_controller:SDRAM|command[0]     ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.032      ; 0.938      ;
; 0.826 ; sdram_controller:SDRAM|state_cnt[1]   ; sdram_controller:SDRAM|state[3]       ; pll2|altpll_component|auto_generated|pll1|clk[0] ; pll2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.946      ;
+-------+---------------------------------------+---------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TOP:neiroset|memorywork:block|step[0]'                                                                                                                                                                       ;
+-------+-----------------------------------------+---------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                                       ; Launch Clock                          ; Latch Clock                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+---------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+
; 0.195 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.296      ; 3.596      ;
; 0.245 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.288      ; 3.638      ;
; 0.250 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.297      ; 3.652      ;
; 0.283 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.893      ; 3.186      ;
; 0.312 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.300      ; 3.717      ;
; 0.313 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.290      ; 3.708      ;
; 0.333 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.885      ; 3.228      ;
; 0.334 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.350      ; 3.789      ;
; 0.335 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.259      ; 3.699      ;
; 0.337 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.285      ; 3.727      ;
; 0.341 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.290      ; 3.736      ;
; 0.344 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.894      ; 3.248      ;
; 0.348 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.300      ; 3.753      ;
; 0.349 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.287      ; 3.741      ;
; 0.358 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.289      ; 3.752      ;
; 0.373 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.296      ; 3.774      ;
; 0.380 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.298      ; 3.783      ;
; 0.385 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.251      ; 3.741      ;
; 0.386 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.294      ; 3.785      ;
; 0.399 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.343      ; 3.847      ;
; 0.405 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.260      ; 3.770      ;
; 0.406 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.897      ; 3.313      ;
; 0.407 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.887      ; 3.304      ;
; 0.425 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.882      ; 3.317      ;
; 0.428 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.947      ; 3.385      ;
; 0.430 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.940      ; 3.380      ;
; 0.435 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.887      ; 3.332      ;
; 0.437 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.893      ; 3.340      ;
; 0.442 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.897      ; 3.349      ;
; 0.443 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.884      ; 3.337      ;
; 0.446 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.886      ; 3.342      ;
; 0.450 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.286      ; 3.841      ;
; 0.451 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.893      ; 3.354      ;
; 0.454 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.286      ; 3.845      ;
; 0.467 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.947      ; 3.424      ;
; 0.467 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.893      ; 3.370      ;
; 0.467 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.263      ; 3.835      ;
; 0.468 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.253      ; 3.826      ;
; 0.471 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[5]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.893      ; 3.374      ;
; 0.474 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.895      ; 3.379      ;
; 0.477 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.248      ; 3.830      ;
; 0.480 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.891      ; 3.381      ;
; 0.482 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.887      ; 3.379      ;
; 0.487 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.885      ; 3.382      ;
; 0.489 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.313      ; 3.907      ;
; 0.492 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.894      ; 3.396      ;
; 0.494 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.306      ; 3.905      ;
; 0.496 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.253      ; 3.854      ;
; 0.498 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.252      ; 3.855      ;
; 0.499 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.893      ; 3.402      ;
; 0.501 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.885      ; 3.396      ;
; 0.503 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.263      ; 3.871      ;
; 0.504 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.250      ; 3.859      ;
; 0.505 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.897      ; 3.412      ;
; 0.506 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.891      ; 3.407      ;
; 0.506 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.894      ; 3.410      ;
; 0.516 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.884      ; 3.410      ;
; 0.519 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.882      ; 3.411      ;
; 0.526 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.886      ; 3.422      ;
; 0.527 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.883      ; 3.420      ;
; 0.528 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.259      ; 3.892      ;
; 0.529 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[2]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.288      ; 3.922      ;
; 0.530 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.884      ; 3.424      ;
; 0.532 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[10]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.885      ; 3.427      ;
; 0.535 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.261      ; 3.901      ;
; 0.541 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.257      ; 3.903      ;
; 0.544 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.883      ; 3.437      ;
; 0.548 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.883      ; 3.441      ;
; 0.554 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.897      ; 3.461      ;
; 0.555 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.887      ; 3.452      ;
; 0.564 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[6]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.894      ; 3.468      ;
; 0.564 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.895      ; 3.469      ;
; 0.565 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.940      ; 3.515      ;
; 0.567 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.882      ; 3.459      ;
; 0.568 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.897      ; 3.475      ;
; 0.569 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.887      ; 3.466      ;
; 0.576 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.947      ; 3.533      ;
; 0.579 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[12]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.887      ; 3.476      ;
; 0.583 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.887      ; 3.480      ;
; 0.587 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.895      ; 3.492      ;
; 0.589 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.940      ; 3.539      ;
; 0.590 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.897      ; 3.497      ;
; 0.590 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.891      ; 3.491      ;
; 0.590 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[9]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.947      ; 3.547      ;
; 0.593 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[11]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.882      ; 3.485      ;
; 0.597 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[4]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.887      ; 3.494      ;
; 0.598 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.249      ; 3.952      ;
; 0.600 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.886      ; 3.496      ;
; 0.600 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[10] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.883      ; 3.493      ;
; 0.604 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[9]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.897      ; 3.511      ;
; 0.605 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[4]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.884      ; 3.499      ;
; 0.605 ; TOP:neiroset|memorywork:block|step[0]   ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|memorywork:block|step[0] ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 3.249      ; 3.959      ;
; 0.614 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[8]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.897      ; 3.521      ;
; 0.614 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[2]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.886      ; 3.510      ;
; 0.615 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.893      ; 3.518      ;
; 0.621 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[11] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.883      ; 3.514      ;
; 0.629 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[12] ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.893      ; 3.532      ;
; 0.636 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[6]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.895      ; 3.541      ;
; 0.642 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|lastaddr[7]   ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.891      ; 3.543      ;
; 0.655 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|addressRAM:inst_1|firstaddr[5]  ; TOP:neiroset|nextstep                 ; TOP:neiroset|memorywork:block|step[0] ; 0.000        ; 2.940      ; 3.605      ;
+-------+-----------------------------------------+---------------------------------------------------------------+---------------------------------------+---------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'TOP:neiroset|nextstep'                                                                                                                                 ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.212 ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.022      ; 0.318      ;
; 0.312 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.022      ; 0.418      ;
; 0.313 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.022      ; 0.419      ;
; 0.314 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.022      ; 0.420      ;
; 0.325 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.022      ; 0.431      ;
; 0.459 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.024      ; 0.567      ;
; 0.460 ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.024      ; 0.568      ;
; 0.470 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.024      ; 0.578      ;
; 0.470 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.024      ; 0.578      ;
; 0.473 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.024      ; 0.581      ;
; 0.473 ; TOP:neiroset|memorywork:block|step_n[2] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.024      ; 0.581      ;
; 0.522 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.024      ; 0.630      ;
; 0.525 ; TOP:neiroset|memorywork:block|step_n[1] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.024      ; 0.633      ;
; 0.536 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[3] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.024      ; 0.644      ;
; 0.539 ; TOP:neiroset|memorywork:block|step_n[0] ; TOP:neiroset|memorywork:block|step_n[4] ; TOP:neiroset|nextstep ; TOP:neiroset|nextstep ; 0.000        ; 0.024      ; 0.647      ;
; 1.398 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[4] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -0.676     ; 0.826      ;
; 1.398 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[3] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -0.676     ; 0.826      ;
; 1.398 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[1] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -0.676     ; 0.826      ;
; 1.398 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[2] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -0.676     ; 0.826      ;
; 1.398 ; GO_NEIROSET                             ; TOP:neiroset|memorywork:block|step_n[0] ; clk50                 ; TOP:neiroset|nextstep ; 0.000        ; -0.676     ; 0.826      ;
+-------+-----------------------------------------+-----------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                  ;
+--------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node   ; To Node                          ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; -0.551 ; GO_NEIROSET ; TOP:neiroset|lvl[0]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.468      ; 1.381      ;
; -0.551 ; GO_NEIROSET ; TOP:neiroset|lvl[2]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.468      ; 1.381      ;
; -0.551 ; GO_NEIROSET ; TOP:neiroset|lvl[3]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.468      ; 1.381      ;
; -0.551 ; GO_NEIROSET ; TOP:neiroset|lvl[4]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.468      ; 1.381      ;
; -0.551 ; GO_NEIROSET ; TOP:neiroset|lvl[1]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.468      ; 1.381      ;
; -0.480 ; GO_NEIROSET ; TOP:neiroset|slvl[0]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.529      ; 1.486      ;
; -0.445 ; GO_NEIROSET ; TOP:neiroset|slvl[1]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.529      ; 1.451      ;
; -0.326 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[0]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.534      ; 1.337      ;
; -0.122 ; GO_NEIROSET ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.756      ; 1.355      ;
; -0.122 ; GO_NEIROSET ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.756      ; 1.355      ;
; -0.122 ; GO_NEIROSET ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.756      ; 1.355      ;
; -0.122 ; GO_NEIROSET ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.756      ; 1.355      ;
; -0.119 ; GO_NEIROSET ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.750      ; 1.346      ;
; -0.108 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[1]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.752      ; 1.337      ;
; -0.108 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[2]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; 0.500        ; 0.752      ; 1.337      ;
+--------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'TOP:neiroset|conv_TOP:conv|STOP'                                                                                  ;
+-------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node   ; To Node                          ; Launch Clock ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+
; 0.634 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[1]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.894      ; 1.142      ;
; 0.634 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[2]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.894      ; 1.142      ;
; 0.636 ; GO_NEIROSET ; TOP:neiroset|lvl[0]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.898      ; 1.148      ;
; 0.636 ; GO_NEIROSET ; TOP:neiroset|lvl[2]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.898      ; 1.148      ;
; 0.636 ; GO_NEIROSET ; TOP:neiroset|lvl[3]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.898      ; 1.148      ;
; 0.636 ; GO_NEIROSET ; TOP:neiroset|lvl[4]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.898      ; 1.148      ;
; 0.645 ; GO_NEIROSET ; TOP:neiroset|lvl[1]~_Duplicate_1 ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.892      ; 1.151      ;
; 0.862 ; GO_NEIROSET ; TOP:neiroset|TOPlvl_conv[0]      ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.666      ; 1.142      ;
; 0.944 ; GO_NEIROSET ; TOP:neiroset|slvl[1]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.662      ; 1.220      ;
; 0.963 ; GO_NEIROSET ; TOP:neiroset|slvl[0]             ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.662      ; 1.239      ;
; 1.160 ; GO_NEIROSET ; TOP:neiroset|lvl[0]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.618      ; 1.185      ;
; 1.160 ; GO_NEIROSET ; TOP:neiroset|lvl[2]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.618      ; 1.185      ;
; 1.160 ; GO_NEIROSET ; TOP:neiroset|lvl[3]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.618      ; 1.185      ;
; 1.160 ; GO_NEIROSET ; TOP:neiroset|lvl[4]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.618      ; 1.185      ;
; 1.160 ; GO_NEIROSET ; TOP:neiroset|lvl[1]              ; clk50        ; TOP:neiroset|conv_TOP:conv|STOP ; -0.500       ; 0.618      ; 1.185      ;
+-------+-------------+----------------------------------+--------------+---------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 107
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 17.636 ns




+-----------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                         ;
+--------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Clock                                                        ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack                                             ; -18.036   ; 0.060 ; -1.493   ; 0.634   ; -3.000              ;
;  PCLK_cam                                                    ; -1.863    ; 0.060 ; N/A      ; N/A     ; -3.000              ;
;  TOP:neiroset|conv_TOP:conv|STOP                             ; -5.236    ; 0.094 ; -1.493   ; 0.634   ; -2.484              ;
;  TOP:neiroset|memorywork:block|step[0]                       ; -5.673    ; 0.195 ; N/A      ; N/A     ; -0.142              ;
;  TOP:neiroset|nextstep                                       ; -2.163    ; 0.212 ; N/A      ; N/A     ; -1.000              ;
;  clk50                                                       ; -18.036   ; 0.135 ; N/A      ; N/A     ; 9.206               ;
;  hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; -5.861    ; 0.186 ; N/A      ; N/A     ; -2.174              ;
;  pll2|altpll_component|auto_generated|pll1|clk[0]            ; -3.987    ; 0.187 ; N/A      ; N/A     ; 3.235               ;
;  pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -11.019   ; 0.186 ; N/A      ; N/A     ; 4.743               ;
;  pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 32.381    ; 0.154 ; N/A      ; N/A     ; 19.742              ;
;  sdram_controller:SDRAM|busy                                 ; -3.333    ; 0.179 ; N/A      ; N/A     ; -2.174              ;
;  sdram_controller:SDRAM|rd_ready_r                           ; -3.479    ; 0.168 ; N/A      ; N/A     ; -2.174              ;
; Design-wide TNS                                              ; -9880.459 ; 0.0   ; -16.725  ; 0.0     ; -1100.102           ;
;  PCLK_cam                                                    ; -86.526   ; 0.000 ; N/A      ; N/A     ; -119.176            ;
;  TOP:neiroset|conv_TOP:conv|STOP                             ; -61.087   ; 0.000 ; -16.725  ; 0.000   ; -24.420             ;
;  TOP:neiroset|memorywork:block|step[0]                       ; -93.598   ; 0.000 ; N/A      ; N/A     ; -4.978              ;
;  TOP:neiroset|nextstep                                       ; -10.815   ; 0.000 ; N/A      ; N/A     ; -5.000              ;
;  clk50                                                       ; -6184.970 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; -2738.144 ; 0.000 ; N/A      ; N/A     ; -659.176            ;
;  pll2|altpll_component|auto_generated|pll1|clk[0]            ; -137.469  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; -88.056   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 0.000     ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  sdram_controller:SDRAM|busy                                 ; -245.177  ; 0.000 ; N/A      ; N/A     ; -152.176            ;
;  sdram_controller:SDRAM|rd_ready_r                           ; -234.617  ; 0.000 ; N/A      ; N/A     ; -135.176            ;
+--------------------------------------------------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; XCLK_cam      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; res_cam       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; on_off_cam    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sioc          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; siod          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; r[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; g[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; b[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cs_n          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ras_n         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; cas_n         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; we_n          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dqm[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dqm[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_addr[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ba[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ba[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Cke           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_clk     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_sck       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_sdi       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_dc        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_reset     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_cs        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sd_data[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; start_gray_kn           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; VSYNC_cam               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; tft_sdo                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sd_data[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rst                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk50                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PCLK_cam                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HREF_cam                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_cam[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_cam[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_cam[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_cam[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_cam[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_cam[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_cam[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; data_cam[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; XCLK_cam      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; res_cam       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; on_off_cam    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; sioc          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; siod          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; r[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; r[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; r[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; r[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; r[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; g[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; g[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; g[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; g[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; g[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; g[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; b[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; b[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; b[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; b[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; b[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; cs_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.09 V              ; -0.0123 V           ; 0.281 V                              ; 0.305 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.09 V             ; -0.0123 V          ; 0.281 V                             ; 0.305 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; ras_n         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; cas_n         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; we_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; dqm[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; dqm[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_addr[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sd_addr[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_addr[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_addr[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_addr[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_addr[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_addr[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_addr[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_addr[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; sd_addr[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sd_addr[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sd_addr[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ba[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; ba[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; Cke           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sdram_clk     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; tft_sck       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; tft_sdi       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; tft_dc        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; tft_reset     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; tft_cs        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.09 V              ; -0.0119 V           ; 0.277 V                              ; 0.297 V                              ; 4.54e-09 s                  ; 3.32e-09 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.09 V             ; -0.0119 V          ; 0.277 V                             ; 0.297 V                             ; 4.54e-09 s                 ; 3.32e-09 s                 ; No                        ; No                        ;
; sd_data[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sd_data[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sd_data[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_data[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.16 V              ; -0.11 V             ; 0.302 V                              ; 0.22 V                               ; 4.82e-10 s                  ; 4.27e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.16 V             ; -0.11 V            ; 0.302 V                             ; 0.22 V                              ; 4.82e-10 s                 ; 4.27e-10 s                 ; Yes                       ; No                        ;
; sd_data[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sd_data[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sd_data[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; sd_data[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_data[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_data[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_data[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_data[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_data[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_data[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_data[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.24e-08 V                   ; 3.14 V              ; -0.115 V            ; 0.31 V                               ; 0.241 V                              ; 5.06e-10 s                  ; 4.37e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 2.24e-08 V                  ; 3.14 V             ; -0.115 V           ; 0.31 V                              ; 0.241 V                             ; 5.06e-10 s                 ; 4.37e-10 s                 ; No                        ; No                        ;
; sd_data[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.05e-09 V                   ; 3.21 V              ; -0.181 V            ; 0.16 V                               ; 0.253 V                              ; 2.77e-10 s                  ; 2.32e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.05e-09 V                  ; 3.21 V             ; -0.181 V           ; 0.16 V                              ; 0.253 V                             ; 2.77e-10 s                 ; 2.32e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.54e-08 V                   ; 3.14 V              ; -0.074 V            ; 0.343 V                              ; 0.194 V                              ; 7.35e-10 s                  ; 6.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.54e-08 V                  ; 3.14 V             ; -0.074 V           ; 0.343 V                             ; 0.194 V                             ; 7.35e-10 s                 ; 6.36e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; XCLK_cam      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; res_cam       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; on_off_cam    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; sioc          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; siod          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; r[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; r[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; r[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; r[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; r[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; g[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; g[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; g[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; g[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; g[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; g[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; b[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; b[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; b[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; b[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; b[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; cs_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.08 V              ; -0.00675 V          ; 0.232 V                              ; 0.283 V                              ; 5.31e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.08 V             ; -0.00675 V         ; 0.232 V                             ; 0.283 V                             ; 5.31e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; ras_n         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; cas_n         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; we_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; dqm[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; dqm[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_addr[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sd_addr[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_addr[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_addr[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_addr[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_addr[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_addr[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_addr[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_addr[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; sd_addr[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sd_addr[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sd_addr[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ba[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; ba[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; Cke           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sdram_clk     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; tft_sck       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; tft_sdi       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; tft_dc        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; tft_reset     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; tft_cs        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.08 V              ; -0.00666 V          ; 0.298 V                              ; 0.277 V                              ; 5.29e-09 s                  ; 4.2e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.08 V             ; -0.00666 V         ; 0.298 V                             ; 0.277 V                             ; 5.29e-09 s                 ; 4.2e-09 s                  ; Yes                       ; No                        ;
; sd_data[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sd_data[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sd_data[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_data[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.13 V              ; -0.0781 V           ; 0.202 V                              ; 0.359 V                              ; 6.54e-10 s                  ; 5e-10 s                     ; No                         ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.13 V             ; -0.0781 V          ; 0.202 V                             ; 0.359 V                             ; 6.54e-10 s                 ; 5e-10 s                    ; No                        ; No                        ;
; sd_data[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sd_data[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sd_data[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; sd_data[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_data[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_data[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_data[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_data[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_data[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_data[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_data[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.99e-06 V                   ; 3.11 V              ; -0.0717 V           ; 0.209 V                              ; 0.168 V                              ; 6.66e-10 s                  ; 6.19e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.99e-06 V                  ; 3.11 V             ; -0.0717 V          ; 0.209 V                             ; 0.168 V                             ; 6.66e-10 s                 ; 6.19e-10 s                 ; Yes                       ; No                        ;
; sd_data[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.02e-06 V                   ; 3.14 V              ; -0.123 V            ; 0.134 V                              ; 0.323 V                              ; 3.02e-10 s                  ; 2.85e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.02e-06 V                  ; 3.14 V             ; -0.123 V           ; 0.134 V                             ; 0.323 V                             ; 3.02e-10 s                 ; 2.85e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2e-06 V                      ; 3.12 V              ; -0.0547 V           ; 0.276 V                              ; 0.181 V                              ; 9.17e-10 s                  ; 8.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2e-06 V                     ; 3.12 V             ; -0.0547 V          ; 0.276 V                             ; 0.181 V                             ; 9.17e-10 s                 ; 8.31e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; XCLK_cam      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; res_cam       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; on_off_cam    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sioc          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; siod          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; r[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; r[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; r[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; r[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; r[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; g[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; g[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; g[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; g[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; g[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; g[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; b[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; b[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; b[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; b[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; b[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; cs_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; ras_n         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; cas_n         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; we_n          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; dqm[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; dqm[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_addr[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_addr[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_addr[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_addr[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_addr[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_addr[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_addr[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_addr[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_addr[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sd_addr[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_addr[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_addr[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ba[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ba[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Cke           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_clk     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tft_sck       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tft_sdi       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tft_dc        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tft_reset     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tft_cs        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LED[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LED[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LED[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; LED[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; sd_data[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_data[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_data[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_data[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; sd_data[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_data[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_data[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sd_data[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_data[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_data[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_data[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_data[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_data[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_data[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_data[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sd_data[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                           ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
; clk50                                                       ; clk50                                                       ; > 2147483647 ; 0        ; 0        ; 0        ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; clk50                                                       ; 9593         ; 0        ; 0        ; 0        ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; clk50                                                       ; 75317        ; 185116   ; 0        ; 0        ;
; TOP:neiroset|memorywork:block|step[0]                       ; clk50                                                       ; 42319277     ; 42319277 ; 0        ; 0        ;
; TOP:neiroset|nextstep                                       ; clk50                                                       ; 782227       ; 0        ; 0        ; 0        ;
; clk50                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; 1            ; 0        ; 0        ; 0        ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; 285884       ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|rd_ready_r                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; 0            ; 118      ; 0        ; 0        ;
; PCLK_cam                                                    ; PCLK_cam                                                    ; 577          ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|busy                                 ; PCLK_cam                                                    ; 25           ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 481          ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|busy                                 ; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 79           ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|rd_ready_r                           ; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 23           ; 0        ; 0        ; 0        ;
; clk50                                                       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 171          ; 0        ; 0        ; 0        ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 30638        ; 19       ; 0        ; 0        ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 2474         ; 0        ; 0        ; 0        ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 5604         ; 0        ; 0        ; 0        ;
; PCLK_cam                                                    ; sdram_controller:SDRAM|busy                                 ; 39           ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|busy                                 ; sdram_controller:SDRAM|busy                                 ; 2227         ; 0        ; 0        ; 0        ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; sdram_controller:SDRAM|rd_ready_r                           ; 156          ; 0        ; 61       ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; sdram_controller:SDRAM|rd_ready_r                           ; 0            ; 0        ; 16       ; 0        ;
; sdram_controller:SDRAM|busy                                 ; sdram_controller:SDRAM|rd_ready_r                           ; 45           ; 0        ; 67       ; 0        ;
; sdram_controller:SDRAM|rd_ready_r                           ; sdram_controller:SDRAM|rd_ready_r                           ; 1131         ; 0        ; 67       ; 412      ;
; clk50                                                       ; TOP:neiroset|conv_TOP:conv|STOP                             ; 0            ; 0        ; 222      ; 0        ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; TOP:neiroset|conv_TOP:conv|STOP                             ; 3            ; 0        ; 134      ; 335      ;
; clk50                                                       ; TOP:neiroset|memorywork:block|step[0]                       ; 196          ; 0        ; 196      ; 0        ;
; TOP:neiroset|memorywork:block|step[0]                       ; TOP:neiroset|memorywork:block|step[0]                       ; 100          ; 100      ; 100      ; 100      ;
; TOP:neiroset|nextstep                                       ; TOP:neiroset|memorywork:block|step[0]                       ; 296          ; 0        ; 296      ; 0        ;
; clk50                                                       ; TOP:neiroset|nextstep                                       ; 5            ; 0        ; 0        ; 0        ;
; TOP:neiroset|nextstep                                       ; TOP:neiroset|nextstep                                       ; 15           ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                            ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
; From Clock                                                  ; To Clock                                                    ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
; clk50                                                       ; clk50                                                       ; > 2147483647 ; 0        ; 0        ; 0        ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; clk50                                                       ; 9593         ; 0        ; 0        ; 0        ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; clk50                                                       ; 75317        ; 185116   ; 0        ; 0        ;
; TOP:neiroset|memorywork:block|step[0]                       ; clk50                                                       ; 42319277     ; 42319277 ; 0        ; 0        ;
; TOP:neiroset|nextstep                                       ; clk50                                                       ; 782227       ; 0        ; 0        ; 0        ;
; clk50                                                       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; 1            ; 0        ; 0        ; 0        ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; 285884       ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|rd_ready_r                           ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; 0            ; 118      ; 0        ; 0        ;
; PCLK_cam                                                    ; PCLK_cam                                                    ; 577          ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|busy                                 ; PCLK_cam                                                    ; 25           ; 0        ; 0        ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 481          ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|busy                                 ; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 79           ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|rd_ready_r                           ; pll2|altpll_component|auto_generated|pll1|clk[0]            ; 23           ; 0        ; 0        ; 0        ;
; clk50                                                       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 171          ; 0        ; 0        ; 0        ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 30638        ; 19       ; 0        ; 0        ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; 2474         ; 0        ; 0        ; 0        ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; 5604         ; 0        ; 0        ; 0        ;
; PCLK_cam                                                    ; sdram_controller:SDRAM|busy                                 ; 39           ; 0        ; 0        ; 0        ;
; sdram_controller:SDRAM|busy                                 ; sdram_controller:SDRAM|busy                                 ; 2227         ; 0        ; 0        ; 0        ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; sdram_controller:SDRAM|rd_ready_r                           ; 156          ; 0        ; 61       ; 0        ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; sdram_controller:SDRAM|rd_ready_r                           ; 0            ; 0        ; 16       ; 0        ;
; sdram_controller:SDRAM|busy                                 ; sdram_controller:SDRAM|rd_ready_r                           ; 45           ; 0        ; 67       ; 0        ;
; sdram_controller:SDRAM|rd_ready_r                           ; sdram_controller:SDRAM|rd_ready_r                           ; 1131         ; 0        ; 67       ; 412      ;
; clk50                                                       ; TOP:neiroset|conv_TOP:conv|STOP                             ; 0            ; 0        ; 222      ; 0        ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; TOP:neiroset|conv_TOP:conv|STOP                             ; 3            ; 0        ; 134      ; 335      ;
; clk50                                                       ; TOP:neiroset|memorywork:block|step[0]                       ; 196          ; 0        ; 196      ; 0        ;
; TOP:neiroset|memorywork:block|step[0]                       ; TOP:neiroset|memorywork:block|step[0]                       ; 100          ; 100      ; 100      ; 100      ;
; TOP:neiroset|nextstep                                       ; TOP:neiroset|memorywork:block|step[0]                       ; 296          ; 0        ; 296      ; 0        ;
; clk50                                                       ; TOP:neiroset|nextstep                                       ; 5            ; 0        ; 0        ; 0        ;
; TOP:neiroset|nextstep                                       ; TOP:neiroset|nextstep                                       ; 15           ; 0        ; 0        ; 0        ;
+-------------------------------------------------------------+-------------------------------------------------------------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                       ;
+------------+---------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+---------------------------------+----------+----------+----------+----------+
; clk50      ; TOP:neiroset|conv_TOP:conv|STOP ; 0        ; 0        ; 15       ; 0        ;
+------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------------------------------------------------+
; Removal Transfers                                                                        ;
+------------+---------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+---------------------------------+----------+----------+----------+----------+
; clk50      ; TOP:neiroset|conv_TOP:conv|STOP ; 0        ; 0        ; 15       ; 0        ;
+------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 26    ; 26   ;
; Unconstrained Input Port Paths  ; 1027  ; 1027 ;
; Unconstrained Output Ports      ; 64    ; 64   ;
; Unconstrained Output Port Paths ; 220   ; 220  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+
; Target                                                      ; Clock                                                       ; Type      ; Status      ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+
; PCLK_cam                                                    ; PCLK_cam                                                    ; Base      ; Constrained ;
; TOP:neiroset|conv_TOP:conv|STOP                             ; TOP:neiroset|conv_TOP:conv|STOP                             ; Base      ; Constrained ;
; TOP:neiroset|memorywork:block|step[0]                       ; TOP:neiroset|memorywork:block|step[0]                       ; Base      ; Constrained ;
; TOP:neiroset|nextstep                                       ; TOP:neiroset|nextstep                                       ; Base      ; Constrained ;
; clk50                                                       ; clk50                                                       ; Base      ; Constrained ;
; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble       ; Base      ; Constrained ;
; pll2|altpll_component|auto_generated|pll1|clk[0]            ; pll2|altpll_component|auto_generated|pll1|clk[0]            ; Generated ; Constrained ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[3] ; pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[3] ; Generated ; Constrained ;
; sdram_controller:SDRAM|busy                                 ; sdram_controller:SDRAM|busy                                 ; Base      ; Constrained ;
; sdram_controller:SDRAM|rd_ready_r                           ; sdram_controller:SDRAM|rd_ready_r                           ; Base      ; Constrained ;
+-------------------------------------------------------------+-------------------------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; HREF_cam    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; XCLK_cam    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ba[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ba[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cas_n       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dqm[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dqm[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; on_off_cam  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ras_n       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; res_cam     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_clk   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sioc        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siod        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_cs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_dc      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_reset   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_sck     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_sdi     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; we_n        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; HREF_cam    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; data_cam[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[0]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[1]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[12] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[13] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[14] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[15] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LED[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; XCLK_cam    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; b[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ba[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ba[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; cas_n       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dqm[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dqm[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; g[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; on_off_cam  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ras_n       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; res_cam     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_addr[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sd_data[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_clk   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sioc        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; siod        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_cs      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_dc      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_reset   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_sck     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_sdi     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; we_n        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sun Nov 28 20:57:44 2021
Info: Command: quartus_sta cam_proj -c cam_proj
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 18 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_kul1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ve9:dffpipe7|dffe8a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_ue9:dffpipe5|dffe6a* 
    Info (332165): Entity dcfifo_p0o1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_te9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_se9:dffpipe13|dffe14a* 
Warning (332174): Ignored filter at qsta_default_script.tcl(1297): *ws_dgrp|dffpipe_ve9:dffpipe7|dffe8a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/vvh413/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID File: /home/vvh413/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
    Info (332050): read_sdc File: /home/vvh413/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
Warning (332174): Ignored filter at qsta_default_script.tcl(1297): *ws_dgrp|dffpipe_te9:dffpipe15|dffe16a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/vvh413/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID File: /home/vvh413/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
    Info (332050): read_sdc File: /home/vvh413/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
Critical Warning (332012): Synopsys Design Constraints File file not found: 'cam_proj.out.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk50 clk50
    Info (332110): create_generated_clock -source {pll_for_sdram_0|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]} {pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_for_sdram_0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]} {pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {pll_for_sdram_0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[3]} {pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {pll2|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 36 -multiply_by 103 -duty_cycle 50.00 -name {pll2|altpll_component|auto_generated|pll1|clk[0]} {pll2|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble
    Info (332105): create_clock -period 1.000 -name sdram_controller:SDRAM|rd_ready_r sdram_controller:SDRAM|rd_ready_r
    Info (332105): create_clock -period 1.000 -name sdram_controller:SDRAM|busy sdram_controller:SDRAM|busy
    Info (332105): create_clock -period 1.000 -name PCLK_cam PCLK_cam
    Info (332105): create_clock -period 1.000 -name TOP:neiroset|conv_TOP:conv|STOP TOP:neiroset|conv_TOP:conv|STOP
    Info (332105): create_clock -period 1.000 -name TOP:neiroset|nextstep TOP:neiroset|nextstep
    Info (332105): create_clock -period 1.000 -name TOP:neiroset|memorywork:block|step[0] TOP:neiroset|memorywork:block|step[0]
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: dataa  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datab  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datac  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datad  to: combout
    Info (332098): Cell: neiroset|block|step_out[0]~0  from: dataa  to: combout
    Info (332098): Cell: neiroset|block|step_out[1]~2  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[2]~4  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[3]~6  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[4]~8  from: cin  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -18.036
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -18.036           -6184.970 clk50 
    Info (332119):   -11.019             -88.056 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.861           -2738.144 hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble 
    Info (332119):    -5.673             -93.598 TOP:neiroset|memorywork:block|step[0] 
    Info (332119):    -5.236             -61.087 TOP:neiroset|conv_TOP:conv|STOP 
    Info (332119):    -3.987            -137.469 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.479            -234.617 sdram_controller:SDRAM|rd_ready_r 
    Info (332119):    -3.333            -245.177 sdram_controller:SDRAM|busy 
    Info (332119):    -2.163             -10.815 TOP:neiroset|nextstep 
    Info (332119):    -1.863             -86.526 PCLK_cam 
    Info (332119):    32.381               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.165
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.165               0.000 PCLK_cam 
    Info (332119):     0.217               0.000 TOP:neiroset|conv_TOP:conv|STOP 
    Info (332119):     0.290               0.000 clk50 
    Info (332119):     0.312               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.314               0.000 sdram_controller:SDRAM|rd_ready_r 
    Info (332119):     0.343               0.000 sdram_controller:SDRAM|busy 
    Info (332119):     0.358               0.000 hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble 
    Info (332119):     0.358               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.359               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.387               0.000 TOP:neiroset|memorywork:block|step[0] 
    Info (332119):     0.402               0.000 TOP:neiroset|nextstep 
Info (332146): Worst-case recovery slack is -1.493
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.493             -16.725 TOP:neiroset|conv_TOP:conv|STOP 
Info (332146): Worst-case removal slack is 1.092
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.092               0.000 TOP:neiroset|conv_TOP:conv|STOP 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -119.176 PCLK_cam 
    Info (332119):    -2.484             -24.420 TOP:neiroset|conv_TOP:conv|STOP 
    Info (332119):    -2.174            -659.176 hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble 
    Info (332119):    -2.174            -152.176 sdram_controller:SDRAM|busy 
    Info (332119):    -2.174            -135.176 sdram_controller:SDRAM|rd_ready_r 
    Info (332119):    -1.000              -5.000 TOP:neiroset|nextstep 
    Info (332119):    -0.142              -4.978 TOP:neiroset|memorywork:block|step[0] 
    Info (332119):     3.245               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.747               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.411               0.000 clk50 
    Info (332119):    19.742               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 107 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 107
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 15.884 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: dataa  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datab  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datac  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datad  to: combout
    Info (332098): Cell: neiroset|block|step_out[0]~0  from: dataa  to: combout
    Info (332098): Cell: neiroset|block|step_out[1]~2  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[2]~4  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[3]~6  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[4]~8  from: cin  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -15.897
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -15.897           -5435.125 clk50 
    Info (332119):    -9.747             -77.777 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -5.171           -2400.898 hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble 
    Info (332119):    -5.094             -84.214 TOP:neiroset|memorywork:block|step[0] 
    Info (332119):    -4.607             -53.373 TOP:neiroset|conv_TOP:conv|STOP 
    Info (332119):    -3.522            -121.104 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.045            -201.537 sdram_controller:SDRAM|rd_ready_r 
    Info (332119):    -2.865            -211.819 sdram_controller:SDRAM|busy 
    Info (332119):    -1.856              -9.280 TOP:neiroset|nextstep 
    Info (332119):    -1.589             -70.627 PCLK_cam 
    Info (332119):    33.132               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.172
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.172               0.000 PCLK_cam 
    Info (332119):     0.204               0.000 TOP:neiroset|conv_TOP:conv|STOP 
    Info (332119):     0.281               0.000 clk50 
    Info (332119):     0.300               0.000 sdram_controller:SDRAM|busy 
    Info (332119):     0.301               0.000 sdram_controller:SDRAM|rd_ready_r 
    Info (332119):     0.302               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.311               0.000 hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble 
    Info (332119):     0.312               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.313               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.358               0.000 TOP:neiroset|nextstep 
    Info (332119):     0.454               0.000 TOP:neiroset|memorywork:block|step[0] 
Info (332146): Worst-case recovery slack is -1.338
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.338             -14.851 TOP:neiroset|conv_TOP:conv|STOP 
Info (332146): Worst-case removal slack is 1.135
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.135               0.000 TOP:neiroset|conv_TOP:conv|STOP 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -119.176 PCLK_cam 
    Info (332119):    -2.484             -24.420 TOP:neiroset|conv_TOP:conv|STOP 
    Info (332119):    -2.174            -659.176 hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble 
    Info (332119):    -2.174            -152.176 sdram_controller:SDRAM|busy 
    Info (332119):    -2.174            -135.176 sdram_controller:SDRAM|rd_ready_r 
    Info (332119):    -1.000              -5.000 TOP:neiroset|nextstep 
    Info (332119):     0.006               0.000 TOP:neiroset|memorywork:block|step[0] 
    Info (332119):     3.235               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.743               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.434               0.000 clk50 
    Info (332119):    19.743               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 107 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 107
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 16.313 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: dataa  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datab  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datac  to: combout
    Info (332098): Cell: neiroset|block|inst_1|WideOr0~0  from: datad  to: combout
    Info (332098): Cell: neiroset|block|step_out[0]~0  from: dataa  to: combout
    Info (332098): Cell: neiroset|block|step_out[1]~2  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[2]~4  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[3]~6  from: cin  to: combout
    Info (332098): Cell: neiroset|block|step_out[4]~8  from: cin  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -10.145
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.145           -3461.784 clk50 
    Info (332119):    -5.993             -47.879 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.248             -52.657 TOP:neiroset|memorywork:block|step[0] 
    Info (332119):    -2.898           -1302.841 hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble 
    Info (332119):    -2.586             -28.421 TOP:neiroset|conv_TOP:conv|STOP 
    Info (332119):    -2.440             -85.762 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.101             -94.265 sdram_controller:SDRAM|rd_ready_r 
    Info (332119):    -1.439             -91.017 sdram_controller:SDRAM|busy 
    Info (332119):    -0.771              -3.855 TOP:neiroset|nextstep 
    Info (332119):    -0.581             -18.728 PCLK_cam 
    Info (332119):    35.845               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.060
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.060               0.000 PCLK_cam 
    Info (332119):     0.094               0.000 TOP:neiroset|conv_TOP:conv|STOP 
    Info (332119):     0.135               0.000 clk50 
    Info (332119):     0.154               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.168               0.000 sdram_controller:SDRAM|rd_ready_r 
    Info (332119):     0.179               0.000 sdram_controller:SDRAM|busy 
    Info (332119):     0.186               0.000 hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble 
    Info (332119):     0.186               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.187               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.195               0.000 TOP:neiroset|memorywork:block|step[0] 
    Info (332119):     0.212               0.000 TOP:neiroset|nextstep 
Info (332146): Worst-case recovery slack is -0.551
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.551              -4.829 TOP:neiroset|conv_TOP:conv|STOP 
Info (332146): Worst-case removal slack is 0.634
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.634               0.000 TOP:neiroset|conv_TOP:conv|STOP 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -101.761 PCLK_cam 
    Info (332119):    -1.000            -631.000 hellosoc_top:TFT|tft_ili9341:tft|frameBufferLowNibble 
    Info (332119):    -1.000            -124.000 sdram_controller:SDRAM|busy 
    Info (332119):    -1.000            -107.000 sdram_controller:SDRAM|rd_ready_r 
    Info (332119):    -1.000             -17.000 TOP:neiroset|conv_TOP:conv|STOP 
    Info (332119):    -1.000              -5.000 TOP:neiroset|nextstep 
    Info (332119):     0.036               0.000 TOP:neiroset|memorywork:block|step[0] 
    Info (332119):     3.278               0.000 pll2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.782               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.206               0.000 clk50 
    Info (332119):    19.750               0.000 pll_for_sdram_0|altpll_component|auto_generated|pll1|clk[2] 
Info (332114): Report Metastability: Found 107 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 107
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 17.636 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 702 megabytes
    Info: Processing ended: Sun Nov 28 20:57:49 2021
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:06


