// Seed: 1808660325
module module_0 (
    output tri0  id_0,
    output tri0  id_1,
    output wand  id_2,
    input  wor   id_3,
    output tri0  id_4,
    input  wire  id_5,
    input  wor   id_6,
    input  wor   id_7,
    output tri0  id_8,
    output wand  id_9,
    input  uwire id_10
);
  assign id_4 = 1 - 1;
  assign id_1 = id_7;
endmodule
module module_0 (
    input tri id_0,
    input supply1 module_1,
    output logic id_2,
    output logic id_3,
    input tri id_4,
    output supply1 id_5,
    output supply0 id_6
);
  always @(id_4) begin
    id_3 = #1 id_6++;
  end
  always @(posedge id_1, posedge 1'b0) id_2 <= id_0 !== 1;
  module_0(
      id_5, id_6, id_6, id_4, id_6, id_4, id_4, id_4, id_6, id_6, id_4
  );
endmodule
