
---------- Begin Simulation Statistics ----------
final_tick                                15025247500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 258689                       # Simulator instruction rate (inst/s)
host_mem_usage                                4434544                       # Number of bytes of host memory used
host_op_rate                                   425775                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    48.99                       # Real time elapsed on the host
host_tick_rate                              306693361                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    12673447                       # Number of instructions simulated
sim_ops                                      20859201                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.015025                       # Number of seconds simulated
sim_ticks                                 15025247500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               43                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               87                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             34                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              34                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     87                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           21                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16927931                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              3.005050                       # CPI: cycles per instruction
system.cpu0.discardedOps                      2871850                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    4157403                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2431                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    2003141                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                         1711                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                        7115393                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.332773                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    2443046                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          202                       # TLB misses on write requests
system.cpu0.numCycles                        30050495                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              31838      0.19%      0.19% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               11081465     65.46%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    77      0.00%     65.65% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1369      0.01%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  223      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  176      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     65.66% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   952      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   988      0.01%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     65.67% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1344      0.01%     65.68% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  912      0.01%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 333      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     65.69% # Class of committed instruction
system.cpu0.op_class_0::MemRead               3833806     22.65%     88.34% # Class of committed instruction
system.cpu0.op_class_0::MemWrite              1911134     11.29%     99.63% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            31918      0.19%     99.81% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           31396      0.19%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16927931                       # Class of committed instruction
system.cpu0.tickCycles                       22935102                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   43                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               85                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     85                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    2673447                       # Number of instructions committed
system.cpu1.committedOps                      3931270                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             11.240340                       # CPI: cycles per instruction
system.cpu1.discardedOps                       544464                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                     516194                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                        94584                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    1865994                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                         7281                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       24590381                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.088965                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                     634635                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          264                       # TLB misses on write requests
system.cpu1.numCycles                        30050454                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               1997      0.05%      0.05% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                1456857     37.06%     37.11% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    36      0.00%     37.11% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1447      0.04%     37.15% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               277506      7.06%     44.21% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     44.21% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  112      0.00%     44.21% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     44.21% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     44.21% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     44.21% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     44.21% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     44.21% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1140      0.03%     44.24% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     44.24% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1367      0.03%     44.27% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     44.27% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1866      0.05%     44.32% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                 1287      0.03%     44.35% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     44.35% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     44.35% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 426      0.01%     44.36% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     44.36% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     44.36% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     44.36% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     44.36% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     44.36% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     44.36% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                2      0.00%     44.36% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     44.36% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     44.36% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     44.36% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     44.36% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     44.36% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     44.36% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     44.36% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     44.36% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     44.36% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     44.36% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     44.36% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     44.36% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     44.36% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     44.36% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     44.36% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     44.36% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     44.36% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     44.36% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     44.36% # Class of committed instruction
system.cpu1.op_class_0::MemRead                 42409      1.08%     45.44% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               107742      2.74%     48.18% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead           279588      7.11%     55.29% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         1757476     44.71%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 3931270                       # Class of committed instruction
system.cpu1.tickCycles                        5460073                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   40                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       266226                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        533508                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       488312                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         7696                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       976690                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           7696                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              24615                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       242621                       # Transaction distribution
system.membus.trans_dist::CleanEvict            23605                       # Transaction distribution
system.membus.trans_dist::ReadExReq            242667                       # Transaction distribution
system.membus.trans_dist::ReadExResp           242665                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         24615                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       800788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       800788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 800788                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     32633664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     32633664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                32633664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            267282                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  267282    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              267282                       # Request fanout histogram
system.membus.reqLayer4.occupancy          1600954000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              10.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1399220500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  15025247500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      2429276                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2429276                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2429276                       # number of overall hits
system.cpu0.icache.overall_hits::total        2429276                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        13723                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         13723                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        13723                       # number of overall misses
system.cpu0.icache.overall_misses::total        13723                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    649883000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    649883000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    649883000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    649883000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2442999                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2442999                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2442999                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2442999                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.005617                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005617                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.005617                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005617                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 47357.210522                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 47357.210522                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 47357.210522                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 47357.210522                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        13707                       # number of writebacks
system.cpu0.icache.writebacks::total            13707                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        13723                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        13723                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        13723                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        13723                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    636160000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    636160000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    636160000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    636160000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.005617                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.005617                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.005617                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.005617                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 46357.210522                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 46357.210522                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 46357.210522                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 46357.210522                       # average overall mshr miss latency
system.cpu0.icache.replacements                 13707                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2429276                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2429276                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        13723                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        13723                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    649883000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    649883000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2442999                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2442999                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.005617                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005617                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 47357.210522                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 47357.210522                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        13723                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        13723                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    636160000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    636160000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.005617                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.005617                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 46357.210522                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 46357.210522                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  15025247500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999098                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2442999                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            13723                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           178.022225                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999098                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999944                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999944                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         19557715                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        19557715                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15025247500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15025247500                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  15025247500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15025247500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  15025247500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15025247500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      5861346                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         5861346                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      5864466                       # number of overall hits
system.cpu0.dcache.overall_hits::total        5864466                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       226548                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        226548                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       230819                       # number of overall misses
system.cpu0.dcache.overall_misses::total       230819                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   5174311495                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   5174311495                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   5174311495                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   5174311495                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      6087894                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      6087894                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      6095285                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      6095285                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.037213                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.037213                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.037868                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.037868                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 22839.802139                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 22839.802139                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 22417.181839                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 22417.181839                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         1076                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs   153.714286                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks        58015                       # number of writebacks
system.cpu0.dcache.writebacks::total            58015                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data         8925                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8925                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data         8925                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8925                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       217623                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       217623                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       221366                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       221366                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   4438559500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4438559500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   4783350000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4783350000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.035747                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.035747                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.036318                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.036318                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 20395.636031                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20395.636031                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 21608.331903                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 21608.331903                       # average overall mshr miss latency
system.cpu0.dcache.replacements                221350                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      3983208                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        3983208                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       162997                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       162997                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   2932498000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2932498000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      4146205                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      4146205                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.039312                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.039312                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 17991.116401                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 17991.116401                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          372                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          372                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       162625                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       162625                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   2752066000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2752066000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.039223                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.039223                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16922.773251                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16922.773251                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1878138                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1878138                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        63551                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        63551                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   2241813495                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   2241813495                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1941689                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032730                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032730                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 35275.817768                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 35275.817768                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8553                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8553                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        54998                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        54998                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   1686493500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   1686493500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028325                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028325                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 30664.633259                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 30664.633259                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data         3120                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total         3120                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data         4271                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total         4271                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total         7391                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.577865                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.577865                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total         3743                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data    344790500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total    344790500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.506427                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 92116.083356                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 92116.083356                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  15025247500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999019                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            6085832                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           221366                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            27.492171                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999019                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999939                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999939                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         48983646                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        48983646                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15025247500                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  15025247500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15025247500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst       623455                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          623455                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst       623455                       # number of overall hits
system.cpu1.icache.overall_hits::total         623455                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11113                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11113                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11113                       # number of overall misses
system.cpu1.icache.overall_misses::total        11113                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    272226500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    272226500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    272226500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    272226500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst       634568                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       634568                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst       634568                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       634568                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.017513                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.017513                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.017513                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.017513                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 24496.220642                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 24496.220642                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 24496.220642                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 24496.220642                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11097                       # number of writebacks
system.cpu1.icache.writebacks::total            11097                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11113                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11113                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11113                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11113                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    261113500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    261113500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    261113500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    261113500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.017513                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.017513                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.017513                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.017513                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 23496.220642                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 23496.220642                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 23496.220642                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 23496.220642                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11097                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst       623455                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         623455                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11113                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11113                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    272226500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    272226500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst       634568                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       634568                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.017513                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.017513                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 24496.220642                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 24496.220642                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11113                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11113                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    261113500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    261113500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.017513                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.017513                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 23496.220642                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 23496.220642                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  15025247500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999064                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             634568                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11113                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            57.101413                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999064                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999941                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999941                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          5087657                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         5087657                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15025247500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15025247500                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  15025247500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15025247500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  15025247500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15025247500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1900689                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1900689                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1900689                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1900689                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       382069                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        382069                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       382069                       # number of overall misses
system.cpu1.dcache.overall_misses::total       382069                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  25147359000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  25147359000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  25147359000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  25147359000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      2282758                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2282758                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      2282758                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2282758                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.167372                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.167372                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.167372                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.167372                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 65818.893969                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 65818.893969                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 65818.893969                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 65818.893969                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       235618                       # number of writebacks
system.cpu1.dcache.writebacks::total           235618                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       139893                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       139893                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       139893                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       139893                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       242176                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       242176                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       242176                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       242176                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  19895838000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  19895838000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  19895838000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  19895838000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.106089                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.106089                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.106089                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.106089                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 82154.457915                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 82154.457915                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 82154.457915                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 82154.457915                       # average overall mshr miss latency
system.cpu1.dcache.replacements                242158                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data       411789                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         411789                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         9374                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9374                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    325046000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    325046000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data       421163                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       421163                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.022257                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.022257                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 34675.272029                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34675.272029                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          334                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          334                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         9040                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9040                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    302018500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    302018500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.021464                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.021464                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 33409.126106                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 33409.126106                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1488900                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1488900                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       372695                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       372695                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  24822313000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  24822313000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1861595                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1861595                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.200202                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.200202                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 66602.216289                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 66602.216289                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       139559                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       139559                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       233136                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       233136                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  19593819500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  19593819500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.125235                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.125235                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 84044.589853                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 84044.589853                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  15025247500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999123                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2142863                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           242174                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.848444                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999123                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999945                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         18504238                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        18504238                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15025247500                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  15025247500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  15025247500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                7563                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              196436                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9355                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                7742                       # number of demand (read+write) hits
system.l2.demand_hits::total                   221096                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               7563                       # number of overall hits
system.l2.overall_hits::.cpu0.data             196436                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9355                       # number of overall hits
system.l2.overall_hits::.cpu1.data               7742                       # number of overall hits
system.l2.overall_hits::total                  221096                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              6160                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data             24930                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1758                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            234434                       # number of demand (read+write) misses
system.l2.demand_misses::total                 267282                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             6160                       # number of overall misses
system.l2.overall_misses::.cpu0.data            24930                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1758                       # number of overall misses
system.l2.overall_misses::.cpu1.data           234434                       # number of overall misses
system.l2.overall_misses::total                267282                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    530197000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data   2238200000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    140992500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  19447655500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      22357045000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    530197000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data   2238200000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    140992500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  19447655500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     22357045000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           13723                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          221366                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11113                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          242176                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               488378                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          13723                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         221366                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11113                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         242176                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              488378                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.448881                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.112619                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.158193                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.968032                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.547285                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.448881                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.112619                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.158193                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.968032                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.547285                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86070.941558                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 89779.382270                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80200.511945                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 82955.780731                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83645.905822                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86070.941558                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 89779.382270                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80200.511945                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 82955.780731                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83645.905822                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              242621                       # number of writebacks
system.l2.writebacks::total                    242621                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         6160                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data        24930                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1758                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       234434                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            267282                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         6160                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data        24930                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1758                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       234434                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           267282                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    468597000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data   1988900000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    123412500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  17103335500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  19684245000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    468597000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data   1988900000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    123412500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  17103335500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  19684245000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.448881                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.112619                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.158193                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.968032                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.547285                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.448881                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.112619                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.158193                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.968032                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.547285                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76070.941558                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 79779.382270                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70200.511945                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 72955.866043                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73645.980650                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76070.941558                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 79779.382270                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70200.511945                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 72955.866043                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73645.980650                       # average overall mshr miss latency
system.l2.replacements                         271398                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       293633                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           293633                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       293633                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       293633                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        24804                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            24804                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        24804                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        24804                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2524                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2524                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data            44059                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1408                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 45467                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          10939                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         231728                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              242667                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    994485000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  19227269500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20221754500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        54998                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       233136                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            288134                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.198898                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.993961                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.842202                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 90911.874943                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 82973.440844                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83331.291441                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        10939                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       231728                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         242667                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    885095000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  16910009500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  17795104500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.198898                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.993961                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.842202                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 80911.874943                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 72973.527153                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73331.373858                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          7563                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9355                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              16918                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         6160                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1758                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             7918                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    530197000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    140992500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    671189500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        13723                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11113                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          24836                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.448881                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.158193                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.318811                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86070.941558                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80200.511945                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84767.554938                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         6160                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1758                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         7918                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    468597000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    123412500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    592009500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.448881                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.158193                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.318811                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76070.941558                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70200.511945                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74767.554938                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       152377                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         6334                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            158711                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data        13991                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2706                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           16697                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data   1243715000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    220386000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1464101000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       166368                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         9040                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        175408                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.084097                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.299336                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.095190                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 88893.931813                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 81443.458980                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87686.470623                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data        13991                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2706                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        16697                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data   1103805000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    193326000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1297131000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.084097                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.299336                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.095190                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 78893.931813                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 71443.458980                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77686.470623                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  15025247500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1021.745503                       # Cycle average of tags in use
system.l2.tags.total_refs                      974163                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    272422                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.575934                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.020967                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       17.591517                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      113.468795                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst       10.630969                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      860.033255                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.019552                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.017179                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.110809                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.010382                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.839876                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997798                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          169                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          824                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8085934                       # Number of tag accesses
system.l2.tags.data_accesses                  8085934                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  15025247500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        394240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data       1595520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        112512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      15003648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           17105920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       394240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       112512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        506752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     15527744                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        15527744                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           6160                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data          24930                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1758                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         234432                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              267280                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       242621                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             242621                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         26238503                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        106189266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          7488196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        998562453                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1138478418                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     26238503                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      7488196                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         33726699                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1033443476                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1033443476                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1033443476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        26238503                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       106189266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         7488196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       998562453                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2171921893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    242576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      6160.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples     24758.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1758.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    234402.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000264243000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        15107                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        15107                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              742775                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             227766                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      267282                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     242621                       # Number of write requests accepted
system.mem_ctrls.readBursts                    267282                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   242621                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    204                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    45                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             17032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             16363                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             16960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             15661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             16038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             15996                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18620                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             16113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15909                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            20511                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            16078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15694                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             15161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             14807                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             14974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             14930                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             14789                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             15047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             15216                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             14974                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             14926                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             14968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            14597                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            14710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            17453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            14964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            14729                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.68                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.21                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   3662695750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1335390000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8670408250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13713.96                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32463.96                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   237752                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  222777                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.02                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.84                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                267282                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               242621                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  154334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  102993                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    8485                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      65                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8605                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  15198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  15433                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  15311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  15314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  15347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  15294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  16234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  16759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  15578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  16394                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  16472                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  15270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  15216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  15126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        49096                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    664.299821                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   442.904438                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   413.970823                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8071     16.44%     16.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         6076     12.38%     28.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2491      5.07%     33.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1696      3.45%     37.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1738      3.54%     40.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1322      2.69%     43.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         1261      2.57%     46.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1239      2.52%     48.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        25202     51.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        49096                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        15107                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.678493                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.987677                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.327867                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          14951     98.97%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            91      0.60%     99.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            18      0.12%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           11      0.07%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            9      0.06%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            9      0.06%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            6      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            4      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            2      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         15107                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        15107                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.055603                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.051235                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.398037                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            14751     97.64%     97.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              111      0.73%     98.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               71      0.47%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              120      0.79%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               44      0.29%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         15107                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               17092992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   13056                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                15523328                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                17106048                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             15527744                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1137.62                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1033.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1138.49                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1033.44                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        16.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.89                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   15025225500                       # Total gap between requests
system.mem_ctrls.avgGap                      29466.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       394240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data      1584512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       112512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     15001728                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     15523328                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 26238502.893213573843                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 105456632.245159357786                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 7488196.117900886573                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 998434668.047897338867                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1033149570.414730310440                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         6160                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data        24930                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1758                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       234434                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       242621                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    214801500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    959842750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     51311250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   7444452750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 377075615750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34870.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     38501.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29187.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     31755.00                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1554175.51                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.36                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            184083480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             97827510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           957702480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          640253880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1185640560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       6362749260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        411590400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         9839847570                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        654.887553                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    988673500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    501540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  13535034000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            166497660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             88491810                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           949234440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          625867560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1185640560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       6234784830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        519349920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         9769866780                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        650.230007                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1261348250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    501540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  13262359250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  15025247500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            200244                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       536254                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        24804                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          198652                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           288134                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          288132                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         24836                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       175408                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        41153                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       664082                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        33323                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       726508                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1465066                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1755520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     17880384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1421440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     30578688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               51636032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          271398                       # Total snoops (count)
system.tol2bus.snoopTraffic                  15527744                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           759776                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.010131                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.100140                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 752079     98.99%     98.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7697      1.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             759776                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          806782000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.4                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         364057903                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          16679979                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         332076944                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          20602464                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  15025247500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
