{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1580536401549 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1580536401552 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 01 13:53:21 2020 " "Processing started: Sat Feb 01 13:53:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1580536401552 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1580536401552 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off wavelet -c wavelet " "Command: quartus_eda --read_settings_files=off --write_settings_files=off wavelet -c wavelet" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1580536401552 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wavelet_8_1200mv_85c_slow.vo C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/ simulation " "Generated file wavelet_8_1200mv_85c_slow.vo in folder \"C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580536402992 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wavelet_8_1200mv_0c_slow.vo C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/ simulation " "Generated file wavelet_8_1200mv_0c_slow.vo in folder \"C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580536403521 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wavelet_min_1200mv_0c_fast.vo C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/ simulation " "Generated file wavelet_min_1200mv_0c_fast.vo in folder \"C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580536404044 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wavelet.vo C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/ simulation " "Generated file wavelet.vo in folder \"C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580536404565 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wavelet_8_1200mv_85c_v_slow.sdo C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/ simulation " "Generated file wavelet_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580536404909 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wavelet_8_1200mv_0c_v_slow.sdo C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/ simulation " "Generated file wavelet_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580536405248 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wavelet_min_1200mv_0c_v_fast.sdo C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/ simulation " "Generated file wavelet_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580536405589 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "wavelet_v.sdo C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/ simulation " "Generated file wavelet_v.sdo in folder \"C:/Users/wxn/Desktop/Graduation-Project-Code/code-FPGA/img_coder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1580536405934 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "379 " "Peak virtual memory: 379 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1580536406053 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 01 13:53:26 2020 " "Processing ended: Sat Feb 01 13:53:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1580536406053 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1580536406053 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1580536406053 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1580536406053 ""}
