# Verilog Final Project CP

Final Project writen mostly in Verilog

## Author

* Anuruth Lertpiya (BobbyL2k)
* Jirapat Atiwattanachai
* Trairat Punya
* Peeranut Jariyarakvarakul

## License

MIT
