(* use_dsp48="no" *) (* use_dsp="no" *) module top
#(parameter param11 = ((((!(8'ha3)) > ((8'haa) ? (8'hb0) : (8'hae))) ? ({(8'ha9)} ^ ((8'ha5) ? (8'ha7) : (8'ha3))) : (((8'haf) <<< (8'h9d)) ? (&(8'h9f)) : ((8'ha8) < (8'ha0)))) ? ((((8'ha6) ? (8'ha1) : (8'hae)) > (|(8'haf))) ? {{(8'ha1)}} : ({(8'ha0)} ~^ {(8'h9d)})) : (({(8'ha4)} ? ((8'ha6) ? (8'haf) : (8'ha8)) : (&(8'ha9))) ? (~&((8'h9f) << (8'ha9))) : ({(8'h9e)} ? (!(8'hb0)) : ((8'haf) ? (8'ha0) : (8'ha6))))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h25):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'hb):(1'h0)] wire3;
  input wire signed [(3'h4):(1'h0)] wire2;
  input wire signed [(3'h6):(1'h0)] wire1;
  input wire signed [(3'h4):(1'h0)] wire0;
  wire [(4'h9):(1'h0)] wire10;
  wire signed [(3'h4):(1'h0)] wire9;
  wire signed [(2'h2):(1'h0)] wire8;
  wire signed [(3'h6):(1'h0)] wire7;
  wire [(3'h5):(1'h0)] wire6;
  wire signed [(4'h8):(1'h0)] wire5;
  wire [(2'h2):(1'h0)] wire4;
  assign y = {wire10, wire9, wire8, wire7, wire6, wire5, wire4, (1'h0)};
  assign wire4 = $unsigned(wire2[(3'h4):(2'h3)]);
  assign wire5 = ($unsigned($unsigned($unsigned(wire0))) && ($signed($unsigned(wire4)) ?
                     ((wire3 + (8'ha1)) <<< ((8'ha0) + wire3)) : (wire0 & (^~(8'hae)))));
  assign wire6 = $signed(((wire4 ^~ (wire4 ? (8'h9f) : wire4)) == (&wire1)));
  assign wire7 = ($unsigned((wire6 && {(8'ha0)})) + ((^(^~wire6)) >= (|(wire0 ?
                     wire4 : wire5))));
  assign wire8 = wire5;
  assign wire9 = wire7[(3'h4):(2'h2)];
  assign wire10 = $signed($unsigned(wire1[(1'h0):(1'h0)]));
endmodule