load ./res.so

verilog

resva  r1  (n, p);
spice
.dc dm

rgnd n 0 1
v1 p n 1
r2 n p 100

*.dc dm

.print dc v(nodes) v(r1) v(r2) i(r*) i(r1.v_p_n)
.print tran v(nodes) i(r1) v(r1) i(v1)

.dc trace=i
.tran 0 1 .1 trace=n
.end
