#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Feb 24 17:12:16 2020
# Process ID: 37276
# Current directory: D:/Boards/KU040/CH26/fpga_prj/uisrc/03_ip/uihdmitx/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13072 D:\Boards\KU040\CH26\fpga_prj\uisrc\03_ip\uihdmitx\project_1\project_1.xpr
# Log file: D:/Boards/KU040/CH26/fpga_prj/uisrc/03_ip/uihdmitx/project_1/vivado.log
# Journal file: D:/Boards/KU040/CH26/fpga_prj/uisrc/03_ip/uihdmitx/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Boards/KU040/CH26/fpga_prj/uisrc/03_ip/uihdmitx/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Boards/KU040/CH26/fpga_prj/uisrc/03_ip/uihdmitx'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'd:/Boards/KU040/CH26/fpga_prj/uisrc/03_ip/uihdmitx' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'd:/Boards/KU040/CH26/fpga_prj/uisrc/03_ip/uihdmitx/project_1'.)
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/v2020/s01/ch26/fpga_prj/uisrc/03_ip/uihdmitx'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:uihdmitx:1.0'. The one found in IP location 'g:/v2020/s01/ch26/fpga_prj/uisrc/03_ip/uihdmitx' will take precedence over the same IP in location d:/Boards/KU040/CH26/fpga_prj/uisrc/03_ip/uihdmitx
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 910.027 ; gain = 211.469
update_compile_order -fileset sources_1
ipx::package_project -root_dir d:/boards/ku040/ch26/fpga_prj/uisrc/03_ip/uihdmitx -vendor xilinx.com -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-5107] Inferred bus interface 'TMDS_TX_CLK_N' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'TMDS_TX_CLK_P' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'TMDS_TX_CLK_N': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-4751] Bus Interface 'TMDS_TX_CLK_N': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-3153] Bus Interface 'TMDS_TX_CLK_P': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-4751] Bus Interface 'TMDS_TX_CLK_P': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/Boards/KU040/CH26/fpga_prj/uisrc/03_ip/uihdmitx
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Boards/KU040/CH26/fpga_prj/uisrc/03_ip/uihdmitx'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:uihdmitx:1.0'. The one found in IP location 'g:/v2020/s01/ch26/fpga_prj/uisrc/03_ip/uihdmitx' will take precedence over the same IP in location d:/Boards/KU040/CH26/fpga_prj/uisrc/03_ip/uihdmitx
ipx::package_project -root_dir d:/boards/ku040/ch26/fpga_prj/uisrc/03_ip/uihdmitx -vendor xilinx.com -library user -taxonomy /UserIP -force
INFO: [IP_Flow 19-5107] Inferred bus interface 'TMDS_TX_CLK_N' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'TMDS_TX_CLK_P' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'TMDS_TX_CLK_N': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-4751] Bus Interface 'TMDS_TX_CLK_N': FREQ_HZ bus parameter is missing for output clock interface.
WARNING: [IP_Flow 19-3153] Bus Interface 'TMDS_TX_CLK_P': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-4751] Bus Interface 'TMDS_TX_CLK_P': FREQ_HZ bus parameter is missing for output clock interface.
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/Boards/KU040/CH26/fpga_prj/uisrc/03_ip/uihdmitx
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Boards/KU040/CH26/fpga_prj/uisrc/03_ip/uihdmitx'
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:uihdmitx:1.0'. The one found in IP location 'g:/v2020/s01/ch26/fpga_prj/uisrc/03_ip/uihdmitx' will take precedence over the same IP in location d:/Boards/KU040/CH26/fpga_prj/uisrc/03_ip/uihdmitx
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 24 18:05:47 2020...
