// Seed: 1353335492
module module_0 (
    input  tri   id_0
    , id_9,
    input  tri   id_1,
    output uwire id_2,
    input  tri1  id_3,
    output wor   id_4,
    input  tri   id_5,
    input  tri1  id_6
    , id_10,
    output wor   id_7
);
  always @(1) begin
    id_4 = 1;
  end
endmodule
module module_1 (
    input tri id_0,
    output tri1 id_1,
    input tri id_2,
    input supply1 id_3,
    input tri id_4,
    input uwire id_5,
    input uwire id_6,
    input wor id_7,
    input wire id_8,
    output tri1 id_9
);
  always @(1 or id_8) begin
    id_9 = 1'b0;
  end
  module_0(
      id_2, id_6, id_1, id_7, id_9, id_6, id_7, id_1
  );
endmodule
