Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 18 15:25:54 2022
| Host         : LAPTOP-MQNOE1QL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (19)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: slowclock/M_ctr_q_reg[25]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.702      -18.846                     75                 1904        0.158        0.000                      0                 1904        4.500        0.000                       0                   745  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.702      -18.846                     75                 1904        0.158        0.000                      0                 1904        4.500        0.000                       0                   745  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           75  Failing Endpoints,  Worst Slack       -0.702ns,  Total Violation      -18.846ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.702ns  (required time - arrival time)
  Source:                 button_cond_gen_0[12].button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile_machine/M_registers_q_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.583ns  (logic 1.882ns (17.783%)  route 8.701ns (82.217%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.551     5.135    button_cond_gen_0[12].button_cond/clk_IBUF_BUFG
    SLICE_X56Y25         FDRE                                         r  button_cond_gen_0[12].button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  button_cond_gen_0[12].button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.807     6.460    button_cond_gen_0[12].button_cond/M_ctr_q_reg[11]
    SLICE_X57Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.584 r  button_cond_gen_0[12].button_cond/M_last_q_i_3__2/O
                         net (fo=1, routed)           0.807     7.392    button_cond_gen_0[12].button_cond/M_last_q_i_3__2_n_0
    SLICE_X57Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.516 r  button_cond_gen_0[12].button_cond/M_last_q_i_1__2/O
                         net (fo=4, routed)           0.778     8.294    button_cond_gen_0[0].button_cond/FSM_onehot_M_game_state_q[17]_i_3[0]
    SLICE_X52Y27         LUT6 (Prop_lut6_I2_O)        0.124     8.418 r  button_cond_gen_0[0].button_cond/FSM_onehot_M_game_state_q[17]_i_10/O
                         net (fo=2, routed)           0.813     9.231    game_sm/M_registers_q_reg[59]_1
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  game_sm/FSM_onehot_M_game_state_q[17]_i_3/O
                         net (fo=32, routed)          0.765    10.120    button_cond_gen_0[14].button_cond/M_game_sm_bsel
    SLICE_X48Y32         LUT4 (Prop_lut4_I2_O)        0.124    10.244 f  button_cond_gen_0[14].button_cond/out__3_i_5/O
                         net (fo=13, routed)          1.017    11.261    alu_machine/inverterModule/M_alu_machine_b[14]
    SLICE_X52Y30         LUT6 (Prop_lut6_I4_O)        0.124    11.385 f  alu_machine/inverterModule/out__4/O
                         net (fo=1, routed)           1.036    12.421    alu_machine/inverterModule/out__4_n_0
    SLICE_X45Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.545 r  alu_machine/inverterModule/out__5/O
                         net (fo=11, routed)          0.360    12.904    game_sm/M_registers_q[96]_i_4_1
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124    13.028 f  game_sm/M_registers_q[111]_i_20/O
                         net (fo=16, routed)          0.586    13.615    regfile_machine/M_registers_q_reg[54]_1
    SLICE_X42Y28         LUT5 (Prop_lut5_I1_O)        0.124    13.739 r  regfile_machine/M_registers_q[55]_i_5/O
                         net (fo=1, routed)           0.658    14.397    regfile_machine/M_registers_q[55]_i_5_n_0
    SLICE_X42Y28         LUT6 (Prop_lut6_I5_O)        0.124    14.521 r  regfile_machine/M_registers_q[55]_i_1/O
                         net (fo=4, routed)           0.450    14.971    game_sm/M_regfile_machine_write_data[2]
    SLICE_X39Y28         LUT3 (Prop_lut3_I1_O)        0.124    15.095 r  game_sm/M_registers_q[71]_i_1/O
                         net (fo=2, routed)           0.623    15.719    regfile_machine/M_registers_q_reg[7]_0
    SLICE_X38Y28         FDRE                                         r  regfile_machine/M_registers_q_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.433    14.838    regfile_machine/clk_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  regfile_machine/M_registers_q_reg[71]/C
                         clock pessimism              0.259    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X38Y28         FDRE (Setup_fdre_C_D)       -0.045    15.017    regfile_machine/M_registers_q_reg[71]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -15.719    
  -------------------------------------------------------------------
                         slack                                 -0.702    

Slack (VIOLATED) :        -0.532ns  (required time - arrival time)
  Source:                 button_cond_gen_0[12].button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile_machine/M_registers_q_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.394ns  (logic 1.882ns (18.107%)  route 8.512ns (81.893%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.551     5.135    button_cond_gen_0[12].button_cond/clk_IBUF_BUFG
    SLICE_X56Y25         FDRE                                         r  button_cond_gen_0[12].button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  button_cond_gen_0[12].button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.807     6.460    button_cond_gen_0[12].button_cond/M_ctr_q_reg[11]
    SLICE_X57Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.584 r  button_cond_gen_0[12].button_cond/M_last_q_i_3__2/O
                         net (fo=1, routed)           0.807     7.392    button_cond_gen_0[12].button_cond/M_last_q_i_3__2_n_0
    SLICE_X57Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.516 r  button_cond_gen_0[12].button_cond/M_last_q_i_1__2/O
                         net (fo=4, routed)           0.778     8.294    button_cond_gen_0[0].button_cond/FSM_onehot_M_game_state_q[17]_i_3[0]
    SLICE_X52Y27         LUT6 (Prop_lut6_I2_O)        0.124     8.418 r  button_cond_gen_0[0].button_cond/FSM_onehot_M_game_state_q[17]_i_10/O
                         net (fo=2, routed)           0.813     9.231    game_sm/M_registers_q_reg[59]_1
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  game_sm/FSM_onehot_M_game_state_q[17]_i_3/O
                         net (fo=32, routed)          0.765    10.120    button_cond_gen_0[14].button_cond/M_game_sm_bsel
    SLICE_X48Y32         LUT4 (Prop_lut4_I2_O)        0.124    10.244 f  button_cond_gen_0[14].button_cond/out__3_i_5/O
                         net (fo=13, routed)          1.017    11.261    alu_machine/inverterModule/M_alu_machine_b[14]
    SLICE_X52Y30         LUT6 (Prop_lut6_I4_O)        0.124    11.385 f  alu_machine/inverterModule/out__4/O
                         net (fo=1, routed)           1.036    12.421    alu_machine/inverterModule/out__4_n_0
    SLICE_X45Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.545 r  alu_machine/inverterModule/out__5/O
                         net (fo=11, routed)          0.360    12.904    game_sm/M_registers_q[96]_i_4_1
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124    13.028 f  game_sm/M_registers_q[111]_i_20/O
                         net (fo=16, routed)          0.586    13.615    regfile_machine/M_registers_q_reg[54]_1
    SLICE_X42Y28         LUT5 (Prop_lut5_I1_O)        0.124    13.739 r  regfile_machine/M_registers_q[55]_i_5/O
                         net (fo=1, routed)           0.658    14.397    regfile_machine/M_registers_q[55]_i_5_n_0
    SLICE_X42Y28         LUT6 (Prop_lut6_I5_O)        0.124    14.521 r  regfile_machine/M_registers_q[55]_i_1/O
                         net (fo=4, routed)           0.338    14.859    game_sm/M_regfile_machine_write_data[2]
    SLICE_X39Y28         LUT3 (Prop_lut3_I2_O)        0.124    14.983 r  game_sm/M_registers_q[103]_i_1/O
                         net (fo=2, routed)           0.546    15.529    regfile_machine/M_registers_q_reg[103]_1
    SLICE_X40Y28         FDRE                                         r  regfile_machine/M_registers_q_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.435    14.840    regfile_machine/clk_IBUF_BUFG
    SLICE_X40Y28         FDRE                                         r  regfile_machine/M_registers_q_reg[103]/C
                         clock pessimism              0.259    15.099    
                         clock uncertainty           -0.035    15.064    
    SLICE_X40Y28         FDRE (Setup_fdre_C_D)       -0.067    14.997    regfile_machine/M_registers_q_reg[103]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -15.529    
  -------------------------------------------------------------------
                         slack                                 -0.532    

Slack (VIOLATED) :        -0.506ns  (required time - arrival time)
  Source:                 button_cond_gen_0[12].button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile_machine/M_registers_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.352ns  (logic 1.882ns (18.181%)  route 8.470ns (81.819%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.551     5.135    button_cond_gen_0[12].button_cond/clk_IBUF_BUFG
    SLICE_X56Y25         FDRE                                         r  button_cond_gen_0[12].button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  button_cond_gen_0[12].button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.807     6.460    button_cond_gen_0[12].button_cond/M_ctr_q_reg[11]
    SLICE_X57Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.584 r  button_cond_gen_0[12].button_cond/M_last_q_i_3__2/O
                         net (fo=1, routed)           0.807     7.392    button_cond_gen_0[12].button_cond/M_last_q_i_3__2_n_0
    SLICE_X57Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.516 r  button_cond_gen_0[12].button_cond/M_last_q_i_1__2/O
                         net (fo=4, routed)           0.778     8.294    button_cond_gen_0[0].button_cond/FSM_onehot_M_game_state_q[17]_i_3[0]
    SLICE_X52Y27         LUT6 (Prop_lut6_I2_O)        0.124     8.418 r  button_cond_gen_0[0].button_cond/FSM_onehot_M_game_state_q[17]_i_10/O
                         net (fo=2, routed)           0.813     9.231    game_sm/M_registers_q_reg[59]_1
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  game_sm/FSM_onehot_M_game_state_q[17]_i_3/O
                         net (fo=32, routed)          0.765    10.120    button_cond_gen_0[14].button_cond/M_game_sm_bsel
    SLICE_X48Y32         LUT4 (Prop_lut4_I2_O)        0.124    10.244 f  button_cond_gen_0[14].button_cond/out__3_i_5/O
                         net (fo=13, routed)          1.017    11.261    alu_machine/inverterModule/M_alu_machine_b[14]
    SLICE_X52Y30         LUT6 (Prop_lut6_I4_O)        0.124    11.385 f  alu_machine/inverterModule/out__4/O
                         net (fo=1, routed)           1.036    12.421    alu_machine/inverterModule/out__4_n_0
    SLICE_X45Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.545 r  alu_machine/inverterModule/out__5/O
                         net (fo=11, routed)          0.360    12.904    game_sm/M_registers_q[96]_i_4_1
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124    13.028 f  game_sm/M_registers_q[111]_i_20/O
                         net (fo=16, routed)          0.586    13.615    regfile_machine/M_registers_q_reg[54]_1
    SLICE_X42Y28         LUT5 (Prop_lut5_I1_O)        0.124    13.739 r  regfile_machine/M_registers_q[55]_i_5/O
                         net (fo=1, routed)           0.658    14.397    regfile_machine/M_registers_q[55]_i_5_n_0
    SLICE_X42Y28         LUT6 (Prop_lut6_I5_O)        0.124    14.521 r  regfile_machine/M_registers_q[55]_i_1/O
                         net (fo=4, routed)           0.450    14.971    game_sm/M_regfile_machine_write_data[2]
    SLICE_X39Y28         LUT3 (Prop_lut3_I1_O)        0.124    15.095 r  game_sm/M_registers_q[71]_i_1/O
                         net (fo=2, routed)           0.392    15.487    regfile_machine/M_registers_q_reg[7]_0
    SLICE_X39Y28         FDRE                                         r  regfile_machine/M_registers_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.433    14.838    regfile_machine/clk_IBUF_BUFG
    SLICE_X39Y28         FDRE                                         r  regfile_machine/M_registers_q_reg[7]/C
                         clock pessimism              0.259    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X39Y28         FDRE (Setup_fdre_C_D)       -0.081    14.981    regfile_machine/M_registers_q_reg[7]
  -------------------------------------------------------------------
                         required time                         14.981    
                         arrival time                         -15.487    
  -------------------------------------------------------------------
                         slack                                 -0.506    

Slack (VIOLATED) :        -0.493ns  (required time - arrival time)
  Source:                 button_cond_gen_0[12].button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile_machine/M_registers_q_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.320ns  (logic 1.758ns (17.035%)  route 8.562ns (82.965%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.551     5.135    button_cond_gen_0[12].button_cond/clk_IBUF_BUFG
    SLICE_X56Y25         FDRE                                         r  button_cond_gen_0[12].button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  button_cond_gen_0[12].button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.807     6.460    button_cond_gen_0[12].button_cond/M_ctr_q_reg[11]
    SLICE_X57Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.584 r  button_cond_gen_0[12].button_cond/M_last_q_i_3__2/O
                         net (fo=1, routed)           0.807     7.392    button_cond_gen_0[12].button_cond/M_last_q_i_3__2_n_0
    SLICE_X57Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.516 r  button_cond_gen_0[12].button_cond/M_last_q_i_1__2/O
                         net (fo=4, routed)           0.778     8.294    button_cond_gen_0[0].button_cond/FSM_onehot_M_game_state_q[17]_i_3[0]
    SLICE_X52Y27         LUT6 (Prop_lut6_I2_O)        0.124     8.418 r  button_cond_gen_0[0].button_cond/FSM_onehot_M_game_state_q[17]_i_10/O
                         net (fo=2, routed)           0.813     9.231    game_sm/M_registers_q_reg[59]_1
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  game_sm/FSM_onehot_M_game_state_q[17]_i_3/O
                         net (fo=32, routed)          0.765    10.120    button_cond_gen_0[14].button_cond/M_game_sm_bsel
    SLICE_X48Y32         LUT4 (Prop_lut4_I2_O)        0.124    10.244 r  button_cond_gen_0[14].button_cond/out__3_i_5/O
                         net (fo=13, routed)          1.017    11.261    alu_machine/inverterModule/M_alu_machine_b[14]
    SLICE_X52Y30         LUT6 (Prop_lut6_I4_O)        0.124    11.385 r  alu_machine/inverterModule/out__4/O
                         net (fo=1, routed)           1.036    12.421    alu_machine/inverterModule/out__4_n_0
    SLICE_X45Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.545 f  alu_machine/inverterModule/out__5/O
                         net (fo=11, routed)          0.642    13.186    button_cond_gen_0[12].button_cond/M_registers_q_reg[54]
    SLICE_X44Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.310 r  button_cond_gen_0[12].button_cond/M_registers_q[54]_i_4/O
                         net (fo=4, routed)           0.792    14.103    regfile_machine/M_registers_q_reg[54]_3
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124    14.227 r  regfile_machine/M_registers_q[54]_i_1/O
                         net (fo=4, routed)           0.449    14.675    game_sm/M_regfile_machine_write_data[1]
    SLICE_X40Y29         LUT3 (Prop_lut3_I1_O)        0.124    14.799 r  game_sm/M_registers_q[70]_i_1/O
                         net (fo=2, routed)           0.656    15.455    regfile_machine/M_registers_q_reg[6]_0
    SLICE_X41Y29         FDRE                                         r  regfile_machine/M_registers_q_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.436    14.841    regfile_machine/clk_IBUF_BUFG
    SLICE_X41Y29         FDRE                                         r  regfile_machine/M_registers_q_reg[70]/C
                         clock pessimism              0.259    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X41Y29         FDRE (Setup_fdre_C_D)       -0.103    14.962    regfile_machine/M_registers_q_reg[70]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                         -15.455    
  -------------------------------------------------------------------
                         slack                                 -0.493    

Slack (VIOLATED) :        -0.481ns  (required time - arrival time)
  Source:                 button_cond_gen_0[12].button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile_machine/M_registers_q_reg[105]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.344ns  (logic 1.882ns (18.193%)  route 8.462ns (81.807%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.551     5.135    button_cond_gen_0[12].button_cond/clk_IBUF_BUFG
    SLICE_X56Y25         FDRE                                         r  button_cond_gen_0[12].button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  button_cond_gen_0[12].button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.807     6.460    button_cond_gen_0[12].button_cond/M_ctr_q_reg[11]
    SLICE_X57Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.584 r  button_cond_gen_0[12].button_cond/M_last_q_i_3__2/O
                         net (fo=1, routed)           0.807     7.392    button_cond_gen_0[12].button_cond/M_last_q_i_3__2_n_0
    SLICE_X57Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.516 r  button_cond_gen_0[12].button_cond/M_last_q_i_1__2/O
                         net (fo=4, routed)           0.778     8.294    button_cond_gen_0[0].button_cond/FSM_onehot_M_game_state_q[17]_i_3[0]
    SLICE_X52Y27         LUT6 (Prop_lut6_I2_O)        0.124     8.418 r  button_cond_gen_0[0].button_cond/FSM_onehot_M_game_state_q[17]_i_10/O
                         net (fo=2, routed)           0.813     9.231    game_sm/M_registers_q_reg[59]_1
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  game_sm/FSM_onehot_M_game_state_q[17]_i_3/O
                         net (fo=32, routed)          0.765    10.120    button_cond_gen_0[14].button_cond/M_game_sm_bsel
    SLICE_X48Y32         LUT4 (Prop_lut4_I2_O)        0.124    10.244 f  button_cond_gen_0[14].button_cond/out__3_i_5/O
                         net (fo=13, routed)          1.017    11.261    alu_machine/inverterModule/M_alu_machine_b[14]
    SLICE_X52Y30         LUT6 (Prop_lut6_I4_O)        0.124    11.385 f  alu_machine/inverterModule/out__4/O
                         net (fo=1, routed)           1.036    12.421    alu_machine/inverterModule/out__4_n_0
    SLICE_X45Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.545 r  alu_machine/inverterModule/out__5/O
                         net (fo=11, routed)          0.360    12.904    game_sm/M_registers_q[96]_i_4_1
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124    13.028 f  game_sm/M_registers_q[111]_i_20/O
                         net (fo=16, routed)          0.546    13.574    regfile_machine/M_registers_q_reg[54]_1
    SLICE_X44Y30         LUT5 (Prop_lut5_I1_O)        0.124    13.698 r  regfile_machine/M_registers_q[57]_i_3/O
                         net (fo=1, routed)           0.575    14.273    regfile_machine/M_registers_q[57]_i_3_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I2_O)        0.124    14.397 r  regfile_machine/M_registers_q[57]_i_1/O
                         net (fo=4, routed)           0.476    14.873    game_sm/M_regfile_machine_write_data[4]
    SLICE_X43Y31         LUT3 (Prop_lut3_I2_O)        0.124    14.997 r  game_sm/M_registers_q[105]_i_1/O
                         net (fo=2, routed)           0.483    15.480    regfile_machine/M_registers_q_reg[105]_1
    SLICE_X43Y31         FDRE                                         r  regfile_machine/M_registers_q_reg[105]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.437    14.842    regfile_machine/clk_IBUF_BUFG
    SLICE_X43Y31         FDRE                                         r  regfile_machine/M_registers_q_reg[105]/C
                         clock pessimism              0.259    15.101    
                         clock uncertainty           -0.035    15.066    
    SLICE_X43Y31         FDRE (Setup_fdre_C_D)       -0.067    14.999    regfile_machine/M_registers_q_reg[105]
  -------------------------------------------------------------------
                         required time                         14.999    
                         arrival time                         -15.480    
  -------------------------------------------------------------------
                         slack                                 -0.481    

Slack (VIOLATED) :        -0.467ns  (required time - arrival time)
  Source:                 button_cond_gen_0[12].button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile_machine/M_registers_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.286ns  (logic 1.882ns (18.297%)  route 8.404ns (81.703%))
  Logic Levels:           11  (LUT2=1 LUT4=3 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.551     5.135    button_cond_gen_0[12].button_cond/clk_IBUF_BUFG
    SLICE_X56Y25         FDRE                                         r  button_cond_gen_0[12].button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  button_cond_gen_0[12].button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.807     6.460    button_cond_gen_0[12].button_cond/M_ctr_q_reg[11]
    SLICE_X57Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.584 r  button_cond_gen_0[12].button_cond/M_last_q_i_3__2/O
                         net (fo=1, routed)           0.807     7.392    button_cond_gen_0[12].button_cond/M_last_q_i_3__2_n_0
    SLICE_X57Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.516 r  button_cond_gen_0[12].button_cond/M_last_q_i_1__2/O
                         net (fo=4, routed)           0.778     8.294    button_cond_gen_0[0].button_cond/FSM_onehot_M_game_state_q[17]_i_3[0]
    SLICE_X52Y27         LUT6 (Prop_lut6_I2_O)        0.124     8.418 r  button_cond_gen_0[0].button_cond/FSM_onehot_M_game_state_q[17]_i_10/O
                         net (fo=2, routed)           0.813     9.231    game_sm/M_registers_q_reg[59]_1
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  game_sm/FSM_onehot_M_game_state_q[17]_i_3/O
                         net (fo=32, routed)          0.765    10.120    button_cond_gen_0[14].button_cond/M_game_sm_bsel
    SLICE_X48Y32         LUT4 (Prop_lut4_I2_O)        0.124    10.244 f  button_cond_gen_0[14].button_cond/out__3_i_5/O
                         net (fo=13, routed)          1.017    11.261    alu_machine/inverterModule/M_alu_machine_b[14]
    SLICE_X52Y30         LUT6 (Prop_lut6_I4_O)        0.124    11.385 f  alu_machine/inverterModule/out__4/O
                         net (fo=1, routed)           1.036    12.421    alu_machine/inverterModule/out__4_n_0
    SLICE_X45Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.545 r  alu_machine/inverterModule/out__5/O
                         net (fo=11, routed)          0.360    12.904    game_sm/M_registers_q[96]_i_4_1
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124    13.028 f  game_sm/M_registers_q[111]_i_20/O
                         net (fo=16, routed)          0.683    13.712    button_cond_gen_0[1].button_cond/M_registers_q[97]_i_4
    SLICE_X45Y27         LUT5 (Prop_lut5_I1_O)        0.124    13.836 f  button_cond_gen_0[1].button_cond/M_registers_q[97]_i_8/O
                         net (fo=1, routed)           0.300    14.136    regfile_machine/M_registers_q_reg[49]_2
    SLICE_X44Y26         LUT4 (Prop_lut4_I0_O)        0.124    14.260 f  regfile_machine/M_registers_q[97]_i_4/O
                         net (fo=4, routed)           0.463    14.722    game_sm/M_registers_q_reg[1]
    SLICE_X43Y27         LUT5 (Prop_lut5_I3_O)        0.124    14.846 r  game_sm/M_registers_q[65]_i_1/O
                         net (fo=2, routed)           0.575    15.421    regfile_machine/M_registers_q_reg[1]_0
    SLICE_X41Y27         FDRE                                         r  regfile_machine/M_registers_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.433    14.838    regfile_machine/clk_IBUF_BUFG
    SLICE_X41Y27         FDRE                                         r  regfile_machine/M_registers_q_reg[1]/C
                         clock pessimism              0.259    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X41Y27         FDRE (Setup_fdre_C_D)       -0.108    14.954    regfile_machine/M_registers_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.954    
                         arrival time                         -15.421    
  -------------------------------------------------------------------
                         slack                                 -0.467    

Slack (VIOLATED) :        -0.453ns  (required time - arrival time)
  Source:                 button_cond_gen_0[12].button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile_machine/M_registers_q_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.279ns  (logic 1.758ns (17.102%)  route 8.521ns (82.898%))
  Logic Levels:           10  (LUT3=1 LUT4=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.551     5.135    button_cond_gen_0[12].button_cond/clk_IBUF_BUFG
    SLICE_X56Y25         FDRE                                         r  button_cond_gen_0[12].button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  button_cond_gen_0[12].button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.807     6.460    button_cond_gen_0[12].button_cond/M_ctr_q_reg[11]
    SLICE_X57Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.584 r  button_cond_gen_0[12].button_cond/M_last_q_i_3__2/O
                         net (fo=1, routed)           0.807     7.392    button_cond_gen_0[12].button_cond/M_last_q_i_3__2_n_0
    SLICE_X57Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.516 r  button_cond_gen_0[12].button_cond/M_last_q_i_1__2/O
                         net (fo=4, routed)           0.778     8.294    button_cond_gen_0[0].button_cond/FSM_onehot_M_game_state_q[17]_i_3[0]
    SLICE_X52Y27         LUT6 (Prop_lut6_I2_O)        0.124     8.418 r  button_cond_gen_0[0].button_cond/FSM_onehot_M_game_state_q[17]_i_10/O
                         net (fo=2, routed)           0.813     9.231    game_sm/M_registers_q_reg[59]_1
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  game_sm/FSM_onehot_M_game_state_q[17]_i_3/O
                         net (fo=32, routed)          0.765    10.120    button_cond_gen_0[14].button_cond/M_game_sm_bsel
    SLICE_X48Y32         LUT4 (Prop_lut4_I2_O)        0.124    10.244 r  button_cond_gen_0[14].button_cond/out__3_i_5/O
                         net (fo=13, routed)          1.017    11.261    alu_machine/inverterModule/M_alu_machine_b[14]
    SLICE_X52Y30         LUT6 (Prop_lut6_I4_O)        0.124    11.385 r  alu_machine/inverterModule/out__4/O
                         net (fo=1, routed)           1.036    12.421    alu_machine/inverterModule/out__4_n_0
    SLICE_X45Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.545 f  alu_machine/inverterModule/out__5/O
                         net (fo=11, routed)          0.642    13.186    button_cond_gen_0[12].button_cond/M_registers_q_reg[54]
    SLICE_X44Y27         LUT6 (Prop_lut6_I1_O)        0.124    13.310 r  button_cond_gen_0[12].button_cond/M_registers_q[54]_i_4/O
                         net (fo=4, routed)           0.792    14.103    regfile_machine/M_registers_q_reg[54]_3
    SLICE_X42Y29         LUT6 (Prop_lut6_I2_O)        0.124    14.227 r  regfile_machine/M_registers_q[54]_i_1/O
                         net (fo=4, routed)           0.487    14.713    game_sm/M_regfile_machine_write_data[1]
    SLICE_X43Y30         LUT3 (Prop_lut3_I2_O)        0.124    14.837 r  game_sm/M_registers_q[102]_i_1/O
                         net (fo=2, routed)           0.578    15.415    regfile_machine/M_registers_q_reg[102]_1
    SLICE_X41Y30         FDRE                                         r  regfile_machine/M_registers_q_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.436    14.841    regfile_machine/clk_IBUF_BUFG
    SLICE_X41Y30         FDRE                                         r  regfile_machine/M_registers_q_reg[102]/C
                         clock pessimism              0.259    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X41Y30         FDRE (Setup_fdre_C_D)       -0.103    14.962    regfile_machine/M_registers_q_reg[102]
  -------------------------------------------------------------------
                         required time                         14.962    
                         arrival time                         -15.415    
  -------------------------------------------------------------------
                         slack                                 -0.453    

Slack (VIOLATED) :        -0.431ns  (required time - arrival time)
  Source:                 button_cond_gen_0[12].button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile_machine/M_registers_q_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.331ns  (logic 1.882ns (18.218%)  route 8.449ns (81.782%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.551     5.135    button_cond_gen_0[12].button_cond/clk_IBUF_BUFG
    SLICE_X56Y25         FDRE                                         r  button_cond_gen_0[12].button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  button_cond_gen_0[12].button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.807     6.460    button_cond_gen_0[12].button_cond/M_ctr_q_reg[11]
    SLICE_X57Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.584 r  button_cond_gen_0[12].button_cond/M_last_q_i_3__2/O
                         net (fo=1, routed)           0.807     7.392    button_cond_gen_0[12].button_cond/M_last_q_i_3__2_n_0
    SLICE_X57Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.516 r  button_cond_gen_0[12].button_cond/M_last_q_i_1__2/O
                         net (fo=4, routed)           0.778     8.294    button_cond_gen_0[0].button_cond/FSM_onehot_M_game_state_q[17]_i_3[0]
    SLICE_X52Y27         LUT6 (Prop_lut6_I2_O)        0.124     8.418 r  button_cond_gen_0[0].button_cond/FSM_onehot_M_game_state_q[17]_i_10/O
                         net (fo=2, routed)           0.813     9.231    game_sm/M_registers_q_reg[59]_1
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  game_sm/FSM_onehot_M_game_state_q[17]_i_3/O
                         net (fo=32, routed)          0.765    10.120    button_cond_gen_0[14].button_cond/M_game_sm_bsel
    SLICE_X48Y32         LUT4 (Prop_lut4_I2_O)        0.124    10.244 f  button_cond_gen_0[14].button_cond/out__3_i_5/O
                         net (fo=13, routed)          1.017    11.261    alu_machine/inverterModule/M_alu_machine_b[14]
    SLICE_X52Y30         LUT6 (Prop_lut6_I4_O)        0.124    11.385 f  alu_machine/inverterModule/out__4/O
                         net (fo=1, routed)           1.036    12.421    alu_machine/inverterModule/out__4_n_0
    SLICE_X45Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.545 r  alu_machine/inverterModule/out__5/O
                         net (fo=11, routed)          0.360    12.904    game_sm/M_registers_q[96]_i_4_1
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124    13.028 f  game_sm/M_registers_q[111]_i_20/O
                         net (fo=16, routed)          0.586    13.615    regfile_machine/M_registers_q_reg[54]_1
    SLICE_X42Y28         LUT5 (Prop_lut5_I1_O)        0.124    13.739 r  regfile_machine/M_registers_q[55]_i_5/O
                         net (fo=1, routed)           0.658    14.397    regfile_machine/M_registers_q[55]_i_5_n_0
    SLICE_X42Y28         LUT6 (Prop_lut6_I5_O)        0.124    14.521 r  regfile_machine/M_registers_q[55]_i_1/O
                         net (fo=4, routed)           0.338    14.859    game_sm/M_regfile_machine_write_data[2]
    SLICE_X39Y28         LUT3 (Prop_lut3_I2_O)        0.124    14.983 r  game_sm/M_registers_q[103]_i_1/O
                         net (fo=2, routed)           0.483    15.466    regfile_machine/M_registers_q_reg[103]_1
    SLICE_X38Y29         FDRE                                         r  regfile_machine/M_registers_q_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.434    14.839    regfile_machine/clk_IBUF_BUFG
    SLICE_X38Y29         FDRE                                         r  regfile_machine/M_registers_q_reg[39]/C
                         clock pessimism              0.259    15.098    
                         clock uncertainty           -0.035    15.063    
    SLICE_X38Y29         FDRE (Setup_fdre_C_D)       -0.028    15.035    regfile_machine/M_registers_q_reg[39]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -15.466    
  -------------------------------------------------------------------
                         slack                                 -0.431    

Slack (VIOLATED) :        -0.403ns  (required time - arrival time)
  Source:                 button_cond_gen_0[12].button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile_machine/M_registers_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.262ns  (logic 1.882ns (18.339%)  route 8.380ns (81.661%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.551     5.135    button_cond_gen_0[12].button_cond/clk_IBUF_BUFG
    SLICE_X56Y25         FDRE                                         r  button_cond_gen_0[12].button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  button_cond_gen_0[12].button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.807     6.460    button_cond_gen_0[12].button_cond/M_ctr_q_reg[11]
    SLICE_X57Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.584 r  button_cond_gen_0[12].button_cond/M_last_q_i_3__2/O
                         net (fo=1, routed)           0.807     7.392    button_cond_gen_0[12].button_cond/M_last_q_i_3__2_n_0
    SLICE_X57Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.516 r  button_cond_gen_0[12].button_cond/M_last_q_i_1__2/O
                         net (fo=4, routed)           0.778     8.294    button_cond_gen_0[0].button_cond/FSM_onehot_M_game_state_q[17]_i_3[0]
    SLICE_X52Y27         LUT6 (Prop_lut6_I2_O)        0.124     8.418 r  button_cond_gen_0[0].button_cond/FSM_onehot_M_game_state_q[17]_i_10/O
                         net (fo=2, routed)           0.813     9.231    game_sm/M_registers_q_reg[59]_1
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  game_sm/FSM_onehot_M_game_state_q[17]_i_3/O
                         net (fo=32, routed)          0.765    10.120    button_cond_gen_0[14].button_cond/M_game_sm_bsel
    SLICE_X48Y32         LUT4 (Prop_lut4_I2_O)        0.124    10.244 f  button_cond_gen_0[14].button_cond/out__3_i_5/O
                         net (fo=13, routed)          1.017    11.261    alu_machine/inverterModule/M_alu_machine_b[14]
    SLICE_X52Y30         LUT6 (Prop_lut6_I4_O)        0.124    11.385 f  alu_machine/inverterModule/out__4/O
                         net (fo=1, routed)           1.036    12.421    alu_machine/inverterModule/out__4_n_0
    SLICE_X45Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.545 r  alu_machine/inverterModule/out__5/O
                         net (fo=11, routed)          0.360    12.904    game_sm/M_registers_q[96]_i_4_1
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124    13.028 f  game_sm/M_registers_q[111]_i_20/O
                         net (fo=16, routed)          0.592    13.621    game_sm/FSM_onehot_M_game_state_q_reg[1]_3
    SLICE_X42Y28         LUT5 (Prop_lut5_I4_O)        0.124    13.745 r  game_sm/M_registers_q[52]_i_5/O
                         net (fo=1, routed)           0.436    14.181    game_sm/M_registers_q[52]_i_5_n_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I5_O)        0.124    14.305 r  game_sm/M_registers_q[52]_i_1/O
                         net (fo=4, routed)           0.486    14.791    game_sm/M_registers_q_reg[16][0]
    SLICE_X39Y28         LUT3 (Prop_lut3_I1_O)        0.124    14.915 r  game_sm/M_registers_q[68]_i_1/O
                         net (fo=2, routed)           0.483    15.398    regfile_machine/M_registers_q_reg[4]_0
    SLICE_X39Y28         FDRE                                         r  regfile_machine/M_registers_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.433    14.838    regfile_machine/clk_IBUF_BUFG
    SLICE_X39Y28         FDRE                                         r  regfile_machine/M_registers_q_reg[4]/C
                         clock pessimism              0.259    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X39Y28         FDRE (Setup_fdre_C_D)       -0.067    14.995    regfile_machine/M_registers_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                         -15.398    
  -------------------------------------------------------------------
                         slack                                 -0.403    

Slack (VIOLATED) :        -0.396ns  (required time - arrival time)
  Source:                 button_cond_gen_0[12].button_cond/M_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            regfile_machine/M_registers_q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.281ns  (logic 1.882ns (18.306%)  route 8.399ns (81.694%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 14.841 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.551     5.135    button_cond_gen_0[12].button_cond/clk_IBUF_BUFG
    SLICE_X56Y25         FDRE                                         r  button_cond_gen_0[12].button_cond/M_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y25         FDRE (Prop_fdre_C_Q)         0.518     5.653 r  button_cond_gen_0[12].button_cond/M_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.807     6.460    button_cond_gen_0[12].button_cond/M_ctr_q_reg[11]
    SLICE_X57Y26         LUT4 (Prop_lut4_I0_O)        0.124     6.584 r  button_cond_gen_0[12].button_cond/M_last_q_i_3__2/O
                         net (fo=1, routed)           0.807     7.392    button_cond_gen_0[12].button_cond/M_last_q_i_3__2_n_0
    SLICE_X57Y27         LUT5 (Prop_lut5_I1_O)        0.124     7.516 r  button_cond_gen_0[12].button_cond/M_last_q_i_1__2/O
                         net (fo=4, routed)           0.778     8.294    button_cond_gen_0[0].button_cond/FSM_onehot_M_game_state_q[17]_i_3[0]
    SLICE_X52Y27         LUT6 (Prop_lut6_I2_O)        0.124     8.418 r  button_cond_gen_0[0].button_cond/FSM_onehot_M_game_state_q[17]_i_10/O
                         net (fo=2, routed)           0.813     9.231    game_sm/M_registers_q_reg[59]_1
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.124     9.355 r  game_sm/FSM_onehot_M_game_state_q[17]_i_3/O
                         net (fo=32, routed)          0.765    10.120    button_cond_gen_0[14].button_cond/M_game_sm_bsel
    SLICE_X48Y32         LUT4 (Prop_lut4_I2_O)        0.124    10.244 f  button_cond_gen_0[14].button_cond/out__3_i_5/O
                         net (fo=13, routed)          1.017    11.261    alu_machine/inverterModule/M_alu_machine_b[14]
    SLICE_X52Y30         LUT6 (Prop_lut6_I4_O)        0.124    11.385 f  alu_machine/inverterModule/out__4/O
                         net (fo=1, routed)           1.036    12.421    alu_machine/inverterModule/out__4_n_0
    SLICE_X45Y28         LUT6 (Prop_lut6_I5_O)        0.124    12.545 r  alu_machine/inverterModule/out__5/O
                         net (fo=11, routed)          0.360    12.904    game_sm/M_registers_q[96]_i_4_1
    SLICE_X45Y29         LUT2 (Prop_lut2_I1_O)        0.124    13.028 f  game_sm/M_registers_q[111]_i_20/O
                         net (fo=16, routed)          0.592    13.621    game_sm/FSM_onehot_M_game_state_q_reg[1]_3
    SLICE_X42Y28         LUT5 (Prop_lut5_I4_O)        0.124    13.745 r  game_sm/M_registers_q[52]_i_5/O
                         net (fo=1, routed)           0.436    14.181    game_sm/M_registers_q[52]_i_5_n_0
    SLICE_X38Y28         LUT6 (Prop_lut6_I5_O)        0.124    14.305 r  game_sm/M_registers_q[52]_i_1/O
                         net (fo=4, routed)           0.500    14.805    game_sm/M_registers_q_reg[16][0]
    SLICE_X38Y28         LUT3 (Prop_lut3_I0_O)        0.124    14.929 r  game_sm/M_registers_q[84]_i_1/O
                         net (fo=2, routed)           0.487    15.416    regfile_machine/M_registers_q_reg[20]_0
    SLICE_X42Y29         FDRE                                         r  regfile_machine/M_registers_q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         1.436    14.841    regfile_machine/clk_IBUF_BUFG
    SLICE_X42Y29         FDRE                                         r  regfile_machine/M_registers_q_reg[20]/C
                         clock pessimism              0.259    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X42Y29         FDRE (Setup_fdre_C_D)       -0.045    15.020    regfile_machine/M_registers_q_reg[20]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -15.416    
  -------------------------------------------------------------------
                         slack                                 -0.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 led_out/display1/M_bit_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out/display1/M_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.189ns (62.518%)  route 0.113ns (37.482%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.562     1.506    led_out/display1/clk_IBUF_BUFG
    SLICE_X51Y35         FDRE                                         r  led_out/display1/M_bit_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y35         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  led_out/display1/M_bit_ctr_q_reg[3]/Q
                         net (fo=4, routed)           0.113     1.760    led_out/display1/M_bit_ctr_q[3]
    SLICE_X50Y35         LUT5 (Prop_lut5_I4_O)        0.048     1.808 r  led_out/display1/M_bit_ctr_q[4]_i_2__0/O
                         net (fo=1, routed)           0.000     1.808    led_out/display1/M_bit_ctr_q[4]_i_2__0_n_0
    SLICE_X50Y35         FDRE                                         r  led_out/display1/M_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.832     2.022    led_out/display1/clk_IBUF_BUFG
    SLICE_X50Y35         FDRE                                         r  led_out/display1/M_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.503     1.519    
    SLICE_X50Y35         FDRE (Hold_fdre_C_D)         0.131     1.650    led_out/display1/M_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 led_out/display2/M_bit_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out/display2/M_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.190ns (61.072%)  route 0.121ns (38.927%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.589     1.533    led_out/display2/clk_IBUF_BUFG
    SLICE_X59Y33         FDRE                                         r  led_out/display2/M_bit_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  led_out/display2/M_bit_ctr_q_reg[3]/Q
                         net (fo=4, routed)           0.121     1.795    led_out/display2/M_bit_ctr_q[3]
    SLICE_X58Y33         LUT5 (Prop_lut5_I4_O)        0.049     1.844 r  led_out/display2/M_bit_ctr_q[4]_i_2__1/O
                         net (fo=1, routed)           0.000     1.844    led_out/display2/M_bit_ctr_q[4]_i_2__1_n_0
    SLICE_X58Y33         FDRE                                         r  led_out/display2/M_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.857     2.047    led_out/display2/clk_IBUF_BUFG
    SLICE_X58Y33         FDRE                                         r  led_out/display2/M_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.501     1.546    
    SLICE_X58Y33         FDRE (Hold_fdre_C_D)         0.107     1.653    led_out/display2/M_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 led_out/display0/M_bit_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out/display0/M_bit_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.190ns (61.060%)  route 0.121ns (38.940%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.561     1.505    led_out/display0/clk_IBUF_BUFG
    SLICE_X49Y16         FDRE                                         r  led_out/display0/M_bit_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y16         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  led_out/display0/M_bit_ctr_q_reg[3]/Q
                         net (fo=4, routed)           0.121     1.767    led_out/display0/M_bit_ctr_q[3]
    SLICE_X48Y16         LUT5 (Prop_lut5_I4_O)        0.049     1.816 r  led_out/display0/M_bit_ctr_q[4]_i_2/O
                         net (fo=1, routed)           0.000     1.816    led_out/display0/M_bit_ctr_q[4]_i_2_n_0
    SLICE_X48Y16         FDRE                                         r  led_out/display0/M_bit_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.829     2.019    led_out/display0/clk_IBUF_BUFG
    SLICE_X48Y16         FDRE                                         r  led_out/display0/M_bit_ctr_q_reg[4]/C
                         clock pessimism             -0.501     1.518    
    SLICE_X48Y16         FDRE (Hold_fdre_C_D)         0.107     1.625    led_out/display0/M_bit_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 game_sm/FSM_onehot_M_game_state_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_sm/FSM_onehot_M_game_state_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.053%)  route 0.141ns (49.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.551     1.495    game_sm/clk_IBUF_BUFG
    SLICE_X45Y24         FDRE                                         r  game_sm/FSM_onehot_M_game_state_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y24         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  game_sm/FSM_onehot_M_game_state_q_reg[4]/Q
                         net (fo=4, routed)           0.141     1.776    game_sm/FSM_onehot_M_game_state_q_reg_n_0_[4]
    SLICE_X42Y24         FDRE                                         r  game_sm/FSM_onehot_M_game_state_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.817     2.007    game_sm/clk_IBUF_BUFG
    SLICE_X42Y24         FDRE                                         r  game_sm/FSM_onehot_M_game_state_q_reg[5]/C
                         clock pessimism             -0.480     1.527    
    SLICE_X42Y24         FDRE (Hold_fdre_C_D)         0.052     1.579    game_sm/FSM_onehot_M_game_state_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 led_out/display1/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out/display1/M_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.212ns (64.534%)  route 0.117ns (35.466%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.564     1.508    led_out/display1/clk_IBUF_BUFG
    SLICE_X50Y38         FDRE                                         r  led_out/display1/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  led_out/display1/M_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.117     1.788    led_out/display1/M_ctr_q[0]
    SLICE_X51Y38         LUT5 (Prop_lut5_I2_O)        0.048     1.836 r  led_out/display1/M_ctr_q[3]_i_1__1/O
                         net (fo=1, routed)           0.000     1.836    led_out/display1/M_ctr_q[3]_i_1__1_n_0
    SLICE_X51Y38         FDRE                                         r  led_out/display1/M_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.835     2.025    led_out/display1/clk_IBUF_BUFG
    SLICE_X51Y38         FDRE                                         r  led_out/display1/M_ctr_q_reg[3]/C
                         clock pessimism             -0.504     1.521    
    SLICE_X51Y38         FDRE (Hold_fdre_C_D)         0.107     1.628    led_out/display1/M_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 game_sm/FSM_onehot_M_game_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_sm/FSM_onehot_M_game_state_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.189ns (52.149%)  route 0.173ns (47.851%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.552     1.496    game_sm/clk_IBUF_BUFG
    SLICE_X44Y23         FDRE                                         r  game_sm/FSM_onehot_M_game_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  game_sm/FSM_onehot_M_game_state_q_reg[1]/Q
                         net (fo=9, routed)           0.173     1.810    game_sm/Q[1]
    SLICE_X46Y24         LUT5 (Prop_lut5_I2_O)        0.048     1.858 r  game_sm/FSM_onehot_M_game_state_q[13]_i_1/O
                         net (fo=1, routed)           0.000     1.858    game_sm/FSM_onehot_M_game_state_q[13]_i_1_n_0
    SLICE_X46Y24         FDRE                                         r  game_sm/FSM_onehot_M_game_state_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.818     2.008    game_sm/clk_IBUF_BUFG
    SLICE_X46Y24         FDRE                                         r  game_sm/FSM_onehot_M_game_state_q_reg[13]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X46Y24         FDRE (Hold_fdre_C_D)         0.131     1.639    game_sm/FSM_onehot_M_game_state_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 led_out/display1/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out/display1/M_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.209ns (64.207%)  route 0.117ns (35.793%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.564     1.508    led_out/display1/clk_IBUF_BUFG
    SLICE_X50Y38         FDRE                                         r  led_out/display1/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  led_out/display1/M_ctr_q_reg[0]/Q
                         net (fo=7, routed)           0.117     1.788    led_out/display1/M_ctr_q[0]
    SLICE_X51Y38         LUT4 (Prop_lut4_I2_O)        0.045     1.833 r  led_out/display1/M_ctr_q[2]_i_1__1/O
                         net (fo=1, routed)           0.000     1.833    led_out/display1/M_ctr_q[2]_i_1__1_n_0
    SLICE_X51Y38         FDRE                                         r  led_out/display1/M_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.835     2.025    led_out/display1/clk_IBUF_BUFG
    SLICE_X51Y38         FDRE                                         r  led_out/display1/M_ctr_q_reg[2]/C
                         clock pessimism             -0.504     1.521    
    SLICE_X51Y38         FDRE (Hold_fdre_C_D)         0.091     1.612    led_out/display1/M_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 game_sm/FSM_onehot_M_game_state_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_sm/FSM_onehot_M_game_state_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.178%)  route 0.152ns (51.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.551     1.495    game_sm/clk_IBUF_BUFG
    SLICE_X45Y24         FDRE                                         r  game_sm/FSM_onehot_M_game_state_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y24         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  game_sm/FSM_onehot_M_game_state_q_reg[16]/Q
                         net (fo=5, routed)           0.152     1.787    game_sm/FSM_onehot_M_game_state_q_reg_n_0_[16]
    SLICE_X45Y24         FDRE                                         r  game_sm/FSM_onehot_M_game_state_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.818     2.008    game_sm/clk_IBUF_BUFG
    SLICE_X45Y24         FDRE                                         r  game_sm/FSM_onehot_M_game_state_q_reg[17]/C
                         clock pessimism             -0.513     1.495    
    SLICE_X45Y24         FDRE (Hold_fdre_C_D)         0.071     1.566    game_sm/FSM_onehot_M_game_state_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 game_sm/FSM_onehot_M_game_state_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_sm/FSM_onehot_M_game_state_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.750%)  route 0.173ns (48.250%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.552     1.496    game_sm/clk_IBUF_BUFG
    SLICE_X44Y23         FDRE                                         r  game_sm/FSM_onehot_M_game_state_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  game_sm/FSM_onehot_M_game_state_q_reg[1]/Q
                         net (fo=9, routed)           0.173     1.810    game_sm/Q[1]
    SLICE_X46Y24         LUT5 (Prop_lut5_I2_O)        0.045     1.855 r  game_sm/FSM_onehot_M_game_state_q[12]_i_1/O
                         net (fo=1, routed)           0.000     1.855    game_sm/FSM_onehot_M_game_state_q[12]_i_1_n_0
    SLICE_X46Y24         FDRE                                         r  game_sm/FSM_onehot_M_game_state_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.818     2.008    game_sm/clk_IBUF_BUFG
    SLICE_X46Y24         FDRE                                         r  game_sm/FSM_onehot_M_game_state_q_reg[12]/C
                         clock pessimism             -0.500     1.508    
    SLICE_X46Y24         FDRE (Hold_fdre_C_D)         0.120     1.628    game_sm/FSM_onehot_M_game_state_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 game_sm/FSM_onehot_M_game_state_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_sm/FSM_onehot_M_game_state_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.067%)  route 0.134ns (41.933%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.552     1.496    game_sm/clk_IBUF_BUFG
    SLICE_X44Y23         FDRE                                         r  game_sm/FSM_onehot_M_game_state_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y23         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  game_sm/FSM_onehot_M_game_state_q_reg[2]/Q
                         net (fo=4, routed)           0.134     1.771    game_sm/FSM_onehot_M_game_state_q_reg_n_0_[2]
    SLICE_X44Y23         LUT6 (Prop_lut6_I5_O)        0.045     1.816 r  game_sm/FSM_onehot_M_game_state_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.816    game_sm/FSM_onehot_M_game_state_q[1]_i_1_n_0
    SLICE_X44Y23         FDRE                                         r  game_sm/FSM_onehot_M_game_state_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=744, routed)         0.819     2.009    game_sm/clk_IBUF_BUFG
    SLICE_X44Y23         FDRE                                         r  game_sm/FSM_onehot_M_game_state_q_reg[1]/C
                         clock pessimism             -0.513     1.496    
    SLICE_X44Y23         FDRE (Hold_fdre_C_D)         0.092     1.588    game_sm/FSM_onehot_M_game_state_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.228    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y28   button_cond_gen_0[10].button_cond/M_ctr_q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y31   button_cond_gen_0[10].button_cond/M_ctr_q_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y28   button_cond_gen_0[10].button_cond/M_ctr_q_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y29   button_cond_gen_0[10].button_cond/M_ctr_q_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y29   button_cond_gen_0[10].button_cond/M_ctr_q_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y24   button_cond_gen_0[12].button_cond/M_ctr_q_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y24   button_cond_gen_0[12].button_cond/M_ctr_q_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y25   button_cond_gen_0[12].button_cond/M_ctr_q_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y25   button_cond_gen_0[12].button_cond/M_ctr_q_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y24   button_cond_gen_0[12].button_cond/M_ctr_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y24   button_cond_gen_0[12].button_cond/M_ctr_q_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y25   button_cond_gen_0[12].button_cond/M_ctr_q_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y25   button_cond_gen_0[12].button_cond/M_ctr_q_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y23   button_cond_gen_0[15].button_cond/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y27   button_cond_gen_0[6].button_cond/M_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y27   regfile_machine/M_registers_q_reg[78]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y23   button_cond_gen_0[13].button_cond/M_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y23   button_cond_gen_0[13].button_cond/M_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y26   button_cond_gen_0[15].button_cond/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y28   button_cond_gen_0[10].button_cond/M_ctr_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y28   button_cond_gen_0[10].button_cond/M_ctr_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y29   button_cond_gen_0[10].button_cond/M_ctr_q_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y29   button_cond_gen_0[10].button_cond/M_ctr_q_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y28   button_cond_gen_0[14].button_cond/M_ctr_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y29   button_cond_gen_0[14].button_cond/M_ctr_q_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y29   button_cond_gen_0[14].button_cond/M_ctr_q_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y26   button_cond_gen_0[3].button_cond/M_ctr_q_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y16   button_cond_gen_0[3].button_cond/sync/M_pipe_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y16   button_cond_gen_0[3].button_cond/sync/M_pipe_q_reg[1]/C



