
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.097713                       # Number of seconds simulated
sim_ticks                                 97712975880                       # Number of ticks simulated
final_tick                                97712975880                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 211323                       # Simulator instruction rate (inst/s)
host_op_rate                                   294797                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               24910330                       # Simulator tick rate (ticks/s)
host_mem_usage                               33871380                       # Number of bytes of host memory used
host_seconds                                  3922.59                       # Real time elapsed on the host
sim_insts                                   828934041                       # Number of instructions simulated
sim_ops                                    1156366839                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu0.inst         123584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu0.data      120814016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.inst         122752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu1.data      119926400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.inst         123840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu2.data      120394112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.inst         123072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu3.data      120483264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          482111040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu0.inst       123584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu1.inst       122752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu2.inst       123840                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu3.inst       123072                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        493248                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    128394944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       128394944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu0.inst            1931                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu0.data         1887719                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.inst            1918                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu1.data         1873850                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.inst            1935                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu2.data         1881158                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.inst            1923                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu3.data         1882551                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7532985                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       2006171                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2006171                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu0.inst           1264765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu0.data        1236417322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.inst           1256251                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu1.data        1227333411                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.inst           1267385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu2.data        1232120002                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.inst           1259526                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu3.data        1233032388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4933951051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu0.inst      1264765                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu1.inst      1256251                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu2.inst      1267385                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu3.inst      1259526                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5047927                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1314000959                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1314000959                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1314000959                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.inst          1264765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu0.data       1236417322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.inst          1256251                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu1.data       1227333411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.inst          1267385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu2.data       1232120002                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.inst          1259526                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu3.data       1233032388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6247952009                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu0.branchPred.lookups               12410991                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         12410991                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect           157889                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups             9971416                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                1029703                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect             16111                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.indirectLookups        9971416                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectHits           7856022                       # Number of indirect target hits.
system.cpu0.branchPred.indirectMisses         2115394                       # Number of indirect misses.
system.cpu0.branchPredindirectMispredicted        49679                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                   55889221                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                   15228389                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                       237430                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                        20250                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                   21999062                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                          366                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                   80                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::ON    97712975880                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                       293432361                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles          22164337                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     214116946                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   12410991                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches           8885725                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                    270927534                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                 319852                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.MiscStallCycles                 709                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         1662                       # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles          174                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines                 21998801                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                39423                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples         293254348                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.025375                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            2.491383                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               243527318     83.04%     83.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                 4562048      1.56%     84.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 2655615      0.91%     85.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 3657393      1.25%     86.75% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 2994935      1.02%     87.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2764101      0.94%     88.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2943269      1.00%     89.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 4807132      1.64%     91.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                25342537      8.64%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           293254348                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.042296                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       0.729698                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                13482279                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles            238012290                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 29433204                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles             12166649                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                159926                       # Number of cycles decode is squashing
system.cpu0.decode.DecodedInsts             299392128                       # Number of instructions handled by decode
system.cpu0.rename.SquashCycles                159926                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                18498686                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles              151817021                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          9159                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 36098724                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles             86670832                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             298569616                       # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents              4092962                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents              21430958                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents              24732039                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents              40623981                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands          349627200                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            755071146                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       281374469                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups        314668429                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            339262157                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                10364935                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts               249                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts           255                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                 67713562                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            51961170                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           15412378                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads          2003055                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1593316                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 297330728                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded               2236                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                298684048                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued            21314                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined        7702023                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined      9776622                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved          1862                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples    293254348                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        1.018515                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.940133                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          206343626     70.36%     70.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           18771023      6.40%     76.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           17116448      5.84%     82.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           14705371      5.01%     87.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11370028      3.88%     91.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            7931808      2.70%     94.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            7391298      2.52%     96.72% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            4920892      1.68%     98.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            4703854      1.60%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      293254348                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 848612     22.39%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     22.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd              1561092     41.18%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     63.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 65138      1.72%     65.29% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                32261      0.85%     66.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead          1277062     33.69%     99.82% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite            6655      0.18%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass           228255      0.08%      0.08% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            147354541     49.33%     49.41% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult              315132      0.11%     49.52% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1344418      0.45%     49.97% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd           78248573     26.20%     76.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     76.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     76.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     76.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     76.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     76.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     76.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     76.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     76.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     76.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     76.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     76.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     76.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     76.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     76.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     76.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     76.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     76.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     76.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     76.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     76.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     76.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     76.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     76.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     76.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     76.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.16% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     76.16% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             7679217      2.57%     78.74% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            3377462      1.13%     79.87% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       48255373     16.16%     96.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      11881077      3.98%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             298684048                       # Type of FU issued
system.cpu0.iq.rate                          1.017897                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                    3790820                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.012692                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         547330197                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        132961048                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    126147800                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads          347104381                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes         172075995                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses    167793918                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             127269098                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses              174977515                       # Number of floating point alu accesses
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iew.lsq.thread0.forwLoads         2272353                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads      1031494                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses         1465                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation         2098                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores       392857                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads          238                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked      4570834                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                159926                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles              113568219                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles             21232143                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          297332964                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts            11279                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             51961170                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts            15412378                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts               905                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents               1032577                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents             19495903                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents          2098                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect         74257                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect       106338                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts              180595                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            298347728                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             55889012                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           336320                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_refs                    71117367                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                11795247                       # Number of branches executed
system.cpu0.iew.exec_stores                  15228355                       # Number of stores executed
system.cpu0.iew.exec_rate                    1.016751                       # Inst execution rate
system.cpu0.iew.wb_sent                     294001017                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    293941718                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                225459386                       # num instructions producing a value
system.cpu0.iew.wb_consumers                392192539                       # num instructions consuming a value
system.cpu0.iew.wb_rate                      1.001736                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.574869                       # average fanout of values written-back
system.cpu0.commit.commitSquashedInsts        7702515                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls            374                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts           158070                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples    292194206                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.991227                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     2.358748                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    233538152     79.93%     79.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     10231084      3.50%     83.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      8655845      2.96%     86.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4863655      1.66%     88.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4026687      1.38%     89.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      1858374      0.64%     90.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3460564      1.18%     91.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3143660      1.08%     92.33% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     22416185      7.67%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    292194206                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts           207663301                       # Number of instructions committed
system.cpu0.commit.committedOps             289630841                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      65949173                       # Number of memory references committed
system.cpu0.commit.loads                     50929654                       # Number of loads committed
system.cpu0.commit.membars                        196                       # Number of memory barriers committed
system.cpu0.commit.branches                  11577539                       # Number of branches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.commit.fp_insts                 166605388                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                178693763                       # Number of committed integer instructions.
system.cpu0.commit.function_calls              955862                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass       204933      0.07%      0.07% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       144086270     49.75%     49.82% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult         305103      0.11%     49.92% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1344329      0.46%     50.39% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd      77741033     26.84%     77.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     77.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     77.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     77.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     77.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     77.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     77.23% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     77.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     77.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     77.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     77.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     77.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     77.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     77.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     77.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     77.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     77.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     77.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     77.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     77.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     77.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     77.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     77.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     77.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     77.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     77.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.23% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.23% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        7263321      2.51%     79.74% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       3166903      1.09%     80.83% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     43666333     15.08%     95.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     11852616      4.09%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        289630841                       # Class of committed instruction
system.cpu0.commit.bw_lim_events             22416185                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   567111377                       # The number of ROB reads
system.cpu0.rob.rob_writes                  595732453                       # The number of ROB writes
system.cpu0.timesIdled                           1189                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                         178013                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                  207663301                       # Number of Instructions Simulated
system.cpu0.committedOps                    289630841                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.413020                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.413020                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              0.707704                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.707704                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               284715525                       # number of integer regfile reads
system.cpu0.int_regfile_writes              114199162                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                310890343                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               155363161                       # number of floating regfile writes
system.cpu0.cc_regfile_reads                 63117818                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                74518640                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               96413191                       # number of misc regfile reads
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements          2740681                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          511.819368                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           53272655                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2741193                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            19.434113                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           150183                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   511.819368                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.999647                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999647                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          155                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          351                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        517591633                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       517591633                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::cpu0.data     38857882                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       38857882                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     14170966                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      14170966                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::cpu0.data     53028848                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        53028848                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     53028848                       # number of overall hits
system.cpu0.dcache.overall_hits::total       53028848                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data     10478887                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     10478887                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data       848570                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       848570                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::cpu0.data     11327457                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11327457                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data     11327457                       # number of overall misses
system.cpu0.dcache.overall_misses::total     11327457                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 573195280617                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 573195280617                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data  31798980914                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  31798980914                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data 604994261531                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 604994261531                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data 604994261531                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 604994261531                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     49336769                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     49336769                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     15019536                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     15019536                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     64356305                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     64356305                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     64356305                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     64356305                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.212395                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.212395                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.056498                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.056498                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.176012                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.176012                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.176012                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.176012                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 54700.015433                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 54700.015433                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 37473.609619                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 37473.609619                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 53409.539452                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 53409.539452                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 53409.539452                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 53409.539452                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     35833048                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets           11                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           671902                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    53.330765                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets           11                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks      1129337                       # number of writebacks
system.cpu0.dcache.writebacks::total          1129337                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data      8353547                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8353547                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data          292                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          292                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data      8353839                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8353839                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data      8353839                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8353839                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data      2125340                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      2125340                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data       848278                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       848278                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data      2973618                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      2973618                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data      2973618                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      2973618                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 138875392926                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 138875392926                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data  31226286849                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  31226286849                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 170101679775                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 170101679775                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 170101679775                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 170101679775                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.043078                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.043078                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.056478                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.056478                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.046206                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.046206                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.046206                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.046206                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 65342.671255                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 65342.671255                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 36811.383590                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 36811.383590                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 57203.608458                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 57203.608458                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 57203.608458                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 57203.608458                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements             2553                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.915928                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           21995062                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             3065                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          7176.202936                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            76257                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   511.915928                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.999836                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999836                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          511                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        175993449                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       175993449                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::cpu0.inst     21995062                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       21995062                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst     21995062                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        21995062                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst     21995062                       # number of overall hits
system.cpu0.icache.overall_hits::total       21995062                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst         3736                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         3736                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst         3736                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          3736                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst         3736                       # number of overall misses
system.cpu0.icache.overall_misses::total         3736                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst    188701773                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    188701773                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst    188701773                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    188701773                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst    188701773                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    188701773                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst     21998798                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     21998798                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst     21998798                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     21998798                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst     21998798                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     21998798                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.000170                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000170                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.000170                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000170                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.000170                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000170                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 50509.039882                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 50509.039882                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 50509.039882                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 50509.039882                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 50509.039882                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 50509.039882                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3298                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               39                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    84.564103                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks         2553                       # number of writebacks
system.cpu0.icache.writebacks::total             2553                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst          671                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          671                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst          671                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          671                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst          671                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          671                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst         3065                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         3065                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst         3065                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         3065                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst         3065                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         3065                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst    151417096                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    151417096                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst    151417096                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    151417096                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst    151417096                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    151417096                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.000139                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000139                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.000139                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000139                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.000139                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000139                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 49401.988907                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 49401.988907                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 49401.988907                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 49401.988907                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 49401.988907                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 49401.988907                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.replacements         2578760                       # number of replacements
system.cpu0.l2cache.tags.tagsinuse        4090.669045                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           3136732                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs         2582856                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            1.214443                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle           73000                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::writebacks    31.103370                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.inst    39.675299                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::cpu0.data  4019.890376                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::writebacks     0.007594                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.inst     0.009686                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::cpu0.data     0.981419                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.998698                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          336                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          893                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         2560                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          307                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        25462480                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       25462480                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.WritebackDirty_hits::writebacks      1129337                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      1129337                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackClean_hits::writebacks         2549                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total         2549                       # number of WritebackClean hits
system.cpu0.l2cache.UpgradeReq_hits::cpu0.data       232422                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total       232422                       # number of UpgradeReq hits
system.cpu0.l2cache.ReadExReq_hits::cpu0.data        69935                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        69935                       # number of ReadExReq hits
system.cpu0.l2cache.ReadCleanReq_hits::cpu0.inst          951                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::total          951                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadSharedReq_hits::cpu0.data        92033                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total        92033                       # number of ReadSharedReq hits
system.cpu0.l2cache.demand_hits::cpu0.inst          951                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::cpu0.data       161968                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total         162919                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::cpu0.inst          951                       # number of overall hits
system.cpu0.l2cache.overall_hits::cpu0.data       161968                       # number of overall hits
system.cpu0.l2cache.overall_hits::total        162919                       # number of overall hits
system.cpu0.l2cache.UpgradeReq_misses::cpu0.data            2                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu0.l2cache.ReadExReq_misses::cpu0.data       545921                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       545921                       # number of ReadExReq misses
system.cpu0.l2cache.ReadCleanReq_misses::cpu0.inst         2114                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total         2114                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadSharedReq_misses::cpu0.data      2033307                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      2033307                       # number of ReadSharedReq misses
system.cpu0.l2cache.demand_misses::cpu0.inst         2114                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::cpu0.data      2579228                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total      2581342                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::cpu0.inst         2114                       # number of overall misses
system.cpu0.l2cache.overall_misses::cpu0.data      2579228                       # number of overall misses
system.cpu0.l2cache.overall_misses::total      2581342                       # number of overall misses
system.cpu0.l2cache.ReadExReq_miss_latency::cpu0.data  29439213651                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total  29439213651                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::cpu0.inst    145433754                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total    145433754                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::cpu0.data 136375009846                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total 136375009846                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.inst    145433754                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::cpu0.data 165814223497                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 165959657251                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.inst    145433754                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::cpu0.data 165814223497                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 165959657251                       # number of overall miss cycles
system.cpu0.l2cache.WritebackDirty_accesses::writebacks      1129337                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      1129337                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::writebacks         2549                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total         2549                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::cpu0.data       232424                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total       232424                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::cpu0.data       615856                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total       615856                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::cpu0.inst         3065                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total         3065                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::cpu0.data      2125340                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      2125340                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.demand_accesses::cpu0.inst         3065                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::cpu0.data      2741196                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      2744261                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.inst         3065                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::cpu0.data      2741196                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      2744261                       # number of overall (read+write) accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::cpu0.data     0.000009                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.000009                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::cpu0.data     0.886443                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.886443                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::cpu0.inst     0.689723                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.689723                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::cpu0.data     0.956697                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.956697                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.inst     0.689723                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::cpu0.data     0.940913                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.940633                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.inst     0.689723                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::cpu0.data     0.940913                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.940633                       # miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::cpu0.data 53925.776167                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 53925.776167                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::cpu0.inst 68795.531693                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 68795.531693                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::cpu0.data 67070.545592                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 67070.545592                       # average ReadSharedReq miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.inst 68795.531693                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::cpu0.data 64288.315534                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 64292.006736                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.inst 68795.531693                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::cpu0.data 64288.315534                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 64292.006736                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::writebacks      1106238                       # number of writebacks
system.cpu0.l2cache.writebacks::total         1106238                       # number of writebacks
system.cpu0.l2cache.CleanEvict_mshr_misses::writebacks          311                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.CleanEvict_mshr_misses::total          311                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::cpu0.data            2                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::cpu0.data       545921                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       545921                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::cpu0.inst         2114                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total         2114                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::cpu0.data      2033307                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      2033307                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.inst         2114                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::cpu0.data      2579228                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total      2581342                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.inst         2114                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::cpu0.data      2579228                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total      2581342                       # number of overall MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::cpu0.data        24323                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total        24323                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::cpu0.data  27894231119                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  27894231119                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::cpu0.inst    139445902                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total    139445902                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::cpu0.data 130620794996                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 130620794996                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.inst    139445902                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::cpu0.data 158515026115                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 158654472017                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.inst    139445902                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::cpu0.data 158515026115                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 158654472017                       # number of overall MSHR miss cycles
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::cpu0.data     0.000009                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::cpu0.data     0.886443                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.886443                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::cpu0.inst     0.689723                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.689723                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::cpu0.data     0.956697                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.956697                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.inst     0.689723                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::cpu0.data     0.940913                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.940633                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.inst     0.689723                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::cpu0.data     0.940913                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.940633                       # mshr miss rate for overall accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu0.data 12161.500000                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total 12161.500000                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::cpu0.data 51095.728354                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 51095.728354                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu0.inst 65963.056764                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 65963.056764                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 64240.567212                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 64240.567212                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.inst 65963.056764                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::cpu0.data 61458.322457                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 61462.011627                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.inst 65963.056764                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::cpu0.data 61458.322457                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 61462.011627                       # average overall mshr miss latency
system.cpu0.toL2Bus.snoop_filter.tot_requests      5720413                       # Total number of requests made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_requests      2976050                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.snoop_filter.tot_snoops         3332                       # Total number of snoops made to the snoop filter.
system.cpu0.toL2Bus.snoop_filter.hit_single_snoops         3332                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.toL2Bus.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu0.toL2Bus.trans_dist::ReadResp      2128402                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackDirty      2235575                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::WritebackClean         2553                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::CleanEvict      3085924                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeReq       232424                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::UpgradeResp       232424                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExReq       615856                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadExResp       615856                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadCleanReq         3065                       # Transaction distribution
system.cpu0.toL2Bus.trans_dist::ReadSharedReq      2125340                       # Transaction distribution
system.cpu0.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side         8683                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side      8687918                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_count::total          8696601                       # Packet count per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side       359552                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side    247713920                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.pkt_size::total         248073472                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.toL2Bus.snoops                    2580818                       # Total snoops (count)
system.cpu0.toL2Bus.snoopTraffic             70799232                       # Total snoop traffic (bytes)
system.cpu0.toL2Bus.snoop_fanout::samples      5557706                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::mean       0.000602                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::stdev      0.024526                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::0           5554361     99.94%     99.94% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::1              3345      0.06%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.toL2Bus.snoop_fanout::total       5557706                       # Request fanout histogram
system.cpu0.toL2Bus.reqLayer0.occupancy    2658801128                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.reqLayer0.utilization          2.7                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer0.occupancy      3062267                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.toL2Bus.respLayer1.occupancy   2815878748                       # Layer occupancy (ticks)
system.cpu0.toL2Bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu1.branchPred.lookups               12609182                       # Number of BP lookups
system.cpu1.branchPred.condPredicted         12609182                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           200028                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups            10195679                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                1069559                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect             16017                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.indirectLookups       10195679                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectHits           7808002                       # Number of indirect target hits.
system.cpu1.branchPred.indirectMisses         2387677                       # Number of indirect misses.
system.cpu1.branchPredindirectMispredicted        91805                       # Number of mispredicted indirect branches.
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                   55742115                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                   15190439                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                       236670                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                        20327                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                   22048693                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                          421                       # TLB misses on write requests
system.cpu1.workload.numSyscalls                   80                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::ON    97712975880                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                       293432361                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles          22240311                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                     214276983                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                   12609182                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           8877561                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                    270809809                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                 404040                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                 265                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles         2189                       # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles          287                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                 22048378                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes                57373                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples         293254887                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.028103                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            2.494526                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               243421432     83.01%     83.01% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 4554131      1.55%     84.56% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 2665792      0.91%     85.47% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3666550      1.25%     86.72% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2997578      1.02%     87.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2764168      0.94%     88.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 2944198      1.00%     89.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 4793651      1.63%     91.32% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                25447387      8.68%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           293254887                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.042971                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       0.730243                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                13635765                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles            237693763                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 29596146                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles             12127193                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                202020                       # Number of cycles decode is squashing
system.cpu1.decode.DecodedInsts             299892159                       # Number of instructions handled by decode
system.cpu1.rename.SquashCycles                202020                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                18644781                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles              150177585                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles         11459                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                 36221708                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles             87997334                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts             298779741                       # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents              4147415                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents              21589978                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents              26128559                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents              40633618                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.RenamedOperands          349739124                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            755126547                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups       282336137                       # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups        313483414                       # Number of floating rename lookups
system.cpu1.rename.CommittedMaps            338403972                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                11335144                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts               242                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts           258                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                 67291721                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads            51875858                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           15397221                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads          2015909                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1641644                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                 297197568                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded               2480                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                298427369                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued            53472                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined        8348241                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     10180456                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved          2106                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples    293254887                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        1.017638                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.939031                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          206311505     70.35%     70.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           18843638      6.43%     76.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           17198578      5.86%     82.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           14616274      4.98%     87.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           11385913      3.88%     91.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            7956313      2.71%     94.22% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            7308472      2.49%     96.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            4911848      1.67%     98.39% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            4722346      1.61%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      293254887                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 897487     23.61%     23.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     23.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     23.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd              1542939     40.59%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     64.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 62885      1.65%     65.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                32278      0.85%     66.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead          1258596     33.11%     99.82% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite            6663      0.18%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass           229266      0.08%      0.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            147535507     49.44%     49.51% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              313840      0.11%     49.62% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              1344417      0.45%     50.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd           77967218     26.13%     76.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     76.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     76.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     76.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     76.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     76.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     76.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     76.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     76.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     76.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     76.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     76.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     76.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     76.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     76.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     76.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     76.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     76.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     76.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     76.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     76.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     76.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     76.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     76.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     76.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     76.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.20% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     76.20% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             7706072      2.58%     78.78% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3373990      1.13%     79.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       48103343     16.12%     96.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      11853716      3.97%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             298427369                       # Type of FU issued
system.cpu1.iq.rate                          1.017023                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                    3800848                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.012736                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         548103075                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes        134045654                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses    126313931                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads          345860870                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes         171504614                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses    167206057                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses             127661603                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses              174337348                       # Number of floating point alu accesses
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iew.lsq.thread0.forwLoads         2286717                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads      1095479                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses         1452                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation         2020                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       408509                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads          204                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked      4540632                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                202020                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles              112039176                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles             21304860                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts          297200048                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts            55415                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts             51875858                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts            15397221                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts               984                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents               1032969                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents             19566938                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents          2020                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect         73598                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       161037                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              234635                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts            297923608                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts             55741901                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           503761                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_refs                    70932304                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                11809901                       # Number of branches executed
system.cpu1.iew.exec_stores                  15190403                       # Number of stores executed
system.cpu1.iew.exec_rate                    1.015306                       # Inst execution rate
system.cpu1.iew.wb_sent                     293592943                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                    293519988                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                225054049                       # num instructions producing a value
system.cpu1.iew.wb_consumers                391462433                       # num instructions consuming a value
system.cpu1.iew.wb_rate                      1.000299                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.574906                       # average fanout of values written-back
system.cpu1.commit.commitSquashedInsts        8348935                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls            374                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           200244                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples    292097241                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.988889                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     2.355481                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    233492246     79.94%     79.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     10289524      3.52%     83.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8640977      2.96%     86.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      4881007      1.67%     88.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      4031004      1.38%     89.47% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      1846643      0.63%     90.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3462026      1.19%     91.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      3122595      1.07%     92.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     22331219      7.65%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    292097241                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts           207047452                       # Number of instructions committed
system.cpu1.commit.committedOps             288851803                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                      65769091                       # Number of memory references committed
system.cpu1.commit.loads                     50780379                       # Number of loads committed
system.cpu1.commit.membars                        196                       # Number of memory barriers committed
system.cpu1.commit.branches                  11561052                       # Number of branches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.commit.fp_insts                 166017204                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                178338555                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              954432                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass       204932      0.07%      0.07% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       143769861     49.77%     49.84% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         305103      0.11%     49.95% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         1344329      0.47%     50.41% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd      77458487     26.82%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.23% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        7251028      2.51%     79.74% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3163470      1.10%     80.84% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     43529351     15.07%     95.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     11825242      4.09%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        288851803                       # Class of committed instruction
system.cpu1.commit.bw_lim_events             22331219                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                   566966760                       # The number of ROB reads
system.cpu1.rob.rob_writes                  595564735                       # The number of ROB writes
system.cpu1.timesIdled                           1202                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                         177474                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.committedInsts                  207047452                       # Number of Instructions Simulated
system.cpu1.committedOps                    288851803                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.417223                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.417223                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.705605                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.705605                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads               284489874                       # number of integer regfile reads
system.cpu1.int_regfile_writes              114373463                       # number of integer regfile writes
system.cpu1.fp_regfile_reads                309734199                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               154801711                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                 63112750                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                74552639                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               96269868                       # number of misc regfile reads
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements          2731993                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          511.820868                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           53162050                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2732505                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            19.455426                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           155178                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   511.820868                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.999650                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999650                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          276                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          236                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        516287449                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       516287449                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::cpu1.data     38774732                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       38774732                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data     14143701                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      14143701                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::cpu1.data     52918433                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        52918433                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data     52918433                       # number of overall hits
system.cpu1.dcache.overall_hits::total       52918433                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data     10430938                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     10430938                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       844997                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       844997                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::cpu1.data     11275935                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      11275935                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data     11275935                       # number of overall misses
system.cpu1.dcache.overall_misses::total     11275935                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data 567412255764                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 567412255764                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data  32074086168                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  32074086168                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data 599486341932                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 599486341932                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data 599486341932                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 599486341932                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data     49205670                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     49205670                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data     14988698                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     14988698                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data     64194368                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     64194368                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data     64194368                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     64194368                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.211987                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.211987                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.056376                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.056376                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.175653                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.175653                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.175653                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.175653                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 54397.049984                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 54397.049984                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 37957.633184                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 37957.633184                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 53165.111535                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 53165.111535                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 53165.111535                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 53165.111535                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs     35765595                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           668442                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    53.505906                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks      1127181                       # number of writebacks
system.cpu1.dcache.writebacks::total          1127181                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data      8312235                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      8312235                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data          285                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          285                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data      8312520                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      8312520                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data      8312520                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      8312520                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data      2118703                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2118703                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data       844712                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       844712                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data      2963415                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2963415                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data      2963415                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2963415                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data 138796723674                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 138796723674                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data  31503965194                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  31503965194                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data 170300688868                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 170300688868                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data 170300688868                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 170300688868                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.043058                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.043058                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.056357                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.056357                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.046163                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046163                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.046163                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046163                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 65510.231342                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 65510.231342                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 37295.510415                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 37295.510415                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 57467.715075                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 57467.715075                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 57467.715075                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 57467.715075                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements             2545                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.914786                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           22044633                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3057                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          7211.198234                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            81252                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   511.914786                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.999834                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999834                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        176390081                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       176390081                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::cpu1.inst     22044633                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       22044633                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst     22044633                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        22044633                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst     22044633                       # number of overall hits
system.cpu1.icache.overall_hits::total       22044633                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         3745                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3745                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         3745                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3745                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         3745                       # number of overall misses
system.cpu1.icache.overall_misses::total         3745                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst    185688786                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    185688786                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst    185688786                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    185688786                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst    185688786                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    185688786                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst     22048378                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     22048378                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst     22048378                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     22048378                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst     22048378                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     22048378                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000170                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000170                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000170                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000170                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000170                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000170                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 49583.120427                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 49583.120427                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 49583.120427                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 49583.120427                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 49583.120427                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 49583.120427                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2656                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               41                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    64.780488                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks         2545                       # number of writebacks
system.cpu1.icache.writebacks::total             2545                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst          688                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          688                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst          688                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          688                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst          688                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          688                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         3057                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         3057                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         3057                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         3057                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         3057                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         3057                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst    149144035                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    149144035                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst    149144035                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    149144035                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst    149144035                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    149144035                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000139                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000139                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000139                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000139                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000139                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000139                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 48787.711809                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 48787.711809                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 48787.711809                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 48787.711809                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 48787.711809                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 48787.711809                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.replacements         2561183                       # number of replacements
system.cpu1.l2cache.tags.tagsinuse        4090.882497                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs           3135382                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         2565279                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            1.222238                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle           78000                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::writebacks    32.461413                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.inst    39.086825                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::cpu1.data  4019.334259                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::writebacks     0.007925                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.inst     0.009543                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::cpu1.data     0.981283                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.998751                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          276                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         2124                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          857                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          839                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses        25369279                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses       25369279                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.WritebackDirty_hits::writebacks      1127181                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      1127181                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackClean_hits::writebacks         2541                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total         2541                       # number of WritebackClean hits
system.cpu1.l2cache.UpgradeReq_hits::cpu1.data       230909                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total       230909                       # number of UpgradeReq hits
system.cpu1.l2cache.ReadExReq_hits::cpu1.data        78752                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        78752                       # number of ReadExReq hits
system.cpu1.l2cache.ReadCleanReq_hits::cpu1.inst          947                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadCleanReq_hits::total          947                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadSharedReq_hits::cpu1.data        92063                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total        92063                       # number of ReadSharedReq hits
system.cpu1.l2cache.demand_hits::cpu1.inst          947                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::cpu1.data       170815                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         171762                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::cpu1.inst          947                       # number of overall hits
system.cpu1.l2cache.overall_hits::cpu1.data       170815                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        171762                       # number of overall hits
system.cpu1.l2cache.UpgradeReq_misses::cpu1.data            2                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu1.l2cache.ReadExReq_misses::cpu1.data       535051                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       535051                       # number of ReadExReq misses
system.cpu1.l2cache.ReadCleanReq_misses::cpu1.inst         2110                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total         2110                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadSharedReq_misses::cpu1.data      2026640                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      2026640                       # number of ReadSharedReq misses
system.cpu1.l2cache.demand_misses::cpu1.inst         2110                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::cpu1.data      2561691                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      2563801                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::cpu1.inst         2110                       # number of overall misses
system.cpu1.l2cache.overall_misses::cpu1.data      2561691                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      2563801                       # number of overall misses
system.cpu1.l2cache.ReadExReq_miss_latency::cpu1.data  29690093520                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total  29690093520                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::cpu1.inst    143178345                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total    143178345                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::cpu1.data 136291776805                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 136291776805                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.inst    143178345                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::cpu1.data 165981870325                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 166125048670                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.inst    143178345                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::cpu1.data 165981870325                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 166125048670                       # number of overall miss cycles
system.cpu1.l2cache.WritebackDirty_accesses::writebacks      1127181                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      1127181                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::writebacks         2541                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total         2541                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::cpu1.data       230911                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total       230911                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::cpu1.data       613803                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total       613803                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::cpu1.inst         3057                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total         3057                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::cpu1.data      2118703                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      2118703                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.demand_accesses::cpu1.inst         3057                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::cpu1.data      2732506                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      2735563                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.inst         3057                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::cpu1.data      2732506                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      2735563                       # number of overall (read+write) accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::cpu1.data     0.000009                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.000009                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::cpu1.data     0.871698                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.871698                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::cpu1.inst     0.690219                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.690219                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::cpu1.data     0.956547                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.956547                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.inst     0.690219                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::cpu1.data     0.937488                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.937211                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.inst     0.690219                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::cpu1.data     0.937488                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.937211                       # miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::cpu1.data 55490.212185                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 55490.212185                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::cpu1.inst 67857.035545                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 67857.035545                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::cpu1.data 67250.116846                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 67250.116846                       # average ReadSharedReq miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.inst 67857.035545                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::cpu1.data 64793.868708                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 64796.389685                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.inst 67857.035545                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::cpu1.data 64793.868708                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 64796.389685                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::writebacks      1110993                       # number of writebacks
system.cpu1.l2cache.writebacks::total         1110993                       # number of writebacks
system.cpu1.l2cache.CleanEvict_mshr_misses::writebacks          317                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_misses::total          317                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::cpu1.data            2                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::cpu1.data       535051                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       535051                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::cpu1.inst         2110                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total         2110                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::cpu1.data      2026640                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      2026640                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.inst         2110                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::cpu1.data      2561691                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      2563801                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.inst         2110                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::cpu1.data      2561691                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      2563801                       # number of overall MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::cpu1.data        25297                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        25297                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::cpu1.data  28175839139                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  28175839139                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::cpu1.inst    137205461                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total    137205461                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::cpu1.data 130556554120                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 130556554120                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.inst    137205461                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::cpu1.data 158732393259                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 158869598720                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.inst    137205461                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::cpu1.data 158732393259                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 158869598720                       # number of overall MSHR miss cycles
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::cpu1.data     0.000009                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::cpu1.data     0.871698                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.871698                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::cpu1.inst     0.690219                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.690219                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::cpu1.data     0.956547                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.956547                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.inst     0.690219                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::cpu1.data     0.937488                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.937211                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.inst     0.690219                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::cpu1.data     0.937488                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.937211                       # mshr miss rate for overall accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu1.data 12648.500000                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 12648.500000                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::cpu1.data 52660.099951                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 52660.099951                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu1.inst 65026.284834                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 65026.284834                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 64420.199996                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 64420.199996                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.inst 65026.284834                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::cpu1.data 61963.911049                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 61966.431373                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.inst 65026.284834                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::cpu1.data 61963.911049                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 61966.431373                       # average overall mshr miss latency
system.cpu1.toL2Bus.snoop_filter.tot_requests      5704688                       # Total number of requests made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_requests      2968511                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.snoop_filter.tot_snoops         3283                       # Total number of snoops made to the snoop filter.
system.cpu1.toL2Bus.snoop_filter.hit_single_snoops         3283                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.toL2Bus.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu1.toL2Bus.trans_dist::ReadResp      2121760                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackDirty      2238174                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::WritebackClean         2545                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::CleanEvict      3056019                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeReq       230911                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::UpgradeResp       230911                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExReq       613803                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadExResp       613802                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadCleanReq         3057                       # Transaction distribution
system.cpu1.toL2Bus.trans_dist::ReadSharedReq      2118703                       # Transaction distribution
system.cpu1.toL2Bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side         8659                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side      8658826                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_count::total          8667485                       # Packet count per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side       358528                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side    247019904                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.pkt_size::total         247378432                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.toL2Bus.snoops                    2562200                       # Total snoops (count)
system.cpu1.toL2Bus.snoopTraffic             71103552                       # Total snoop traffic (bytes)
system.cpu1.toL2Bus.snoop_fanout::samples      5529955                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::mean       0.000596                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::stdev      0.024403                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::0           5526660     99.94%     99.94% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::1              3295      0.06%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.toL2Bus.snoop_fanout::total       5529955                       # Request fanout histogram
system.cpu1.toL2Bus.reqLayer0.occupancy    2652560921                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.reqLayer0.utilization          2.7                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer0.occupancy      3053943                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.toL2Bus.respLayer1.occupancy   2806861253                       # Layer occupancy (ticks)
system.cpu1.toL2Bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu2.branchPred.lookups               12372341                       # Number of BP lookups
system.cpu2.branchPred.condPredicted         12372341                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           143874                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups            10083313                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                1017854                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect              7478                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.indirectLookups       10083313                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectHits           7838964                       # Number of indirect target hits.
system.cpu2.branchPred.indirectMisses         2244349                       # Number of indirect misses.
system.cpu2.branchPredindirectMispredicted        45562                       # Number of mispredicted indirect branches.
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                   55654646                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                   15174988                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                       236543                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                        20396                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                   21880868                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                          740                       # TLB misses on write requests
system.cpu2.workload.numSyscalls                   80                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::ON    97712975880                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                       293432361                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles          22041829                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                     213115182                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                   12372341                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           8856818                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                    271054212                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                 291300                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.TlbCycles                        24                       # Number of cycles fetch has spent waiting for tlb
system.cpu2.fetch.MiscStallCycles                 495                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles         5514                       # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles          211                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines                 21880233                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes                32463                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples         293247941                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.020576                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            2.486373                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               243741054     83.12%     83.12% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 4548648      1.55%     84.67% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 2647887      0.90%     85.57% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 3643290      1.24%     86.81% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2981558      1.02%     87.83% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 2746175      0.94%     88.77% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 2936275      1.00%     89.77% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 4791806      1.63%     91.40% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                25211248      8.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           293247941                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.042164                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       0.726284                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                13388795                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles            238293477                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                 29284179                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles             12135840                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                145650                       # Number of cycles decode is squashing
system.cpu2.decode.DecodedInsts             298068793                       # Number of instructions handled by decode
system.cpu2.rename.SquashCycles                145650                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                18380508                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles              150812448                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles         13251                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                 35943708                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles             87952376                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts             297312574                       # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents              4125850                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents              21451728                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents              25474447                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents              41203777                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.RenamedOperands          348294518                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups            751903097                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups       280335272                       # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups        313009128                       # Number of floating rename lookups
system.cpu2.rename.CommittedMaps            338559872                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                 9734498                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts               277                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts           289                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                 67525527                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads            51761496                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores           15332627                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads          2013497                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores         1620932                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                 296183516                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded               2377                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                297704786                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued            20725                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined        7201290                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined      9092280                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved          2003                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples    293247941                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        1.015198                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.937463                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          206576158     70.44%     70.44% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           18739007      6.39%     76.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           17075105      5.82%     82.66% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           14691657      5.01%     87.67% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           11323381      3.86%     91.53% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            7891138      2.69%     94.22% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            7354256      2.51%     96.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            4912064      1.68%     98.40% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8            4685175      1.60%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      293247941                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 843703     22.45%     22.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     22.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     22.45% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd              1549534     41.23%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     63.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 63242      1.68%     65.36% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                32496      0.86%     66.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead          1262712     33.60%     99.82% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite            6670      0.18%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass           229262      0.08%      0.08% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            146939171     49.36%     49.43% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult              311684      0.10%     49.54% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv              1344425      0.45%     49.99% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd           77986947     26.20%     76.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     76.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     76.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     76.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     76.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     76.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     76.19% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     76.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     76.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     76.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     76.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     76.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     76.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     76.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     76.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     76.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     76.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     76.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     76.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     76.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     76.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     76.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     76.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     76.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     76.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     76.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.19% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     76.19% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             7628795      2.56%     78.75% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            3338654      1.12%     79.87% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead       48065586     16.15%     96.02% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite      11860262      3.98%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             297704786                       # Type of FU issued
system.cpu2.iq.rate                          1.014560                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                    3758357                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.012624                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads         546665982                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes        132328545                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses    125855787                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads          345770612                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes         171060233                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses    167201638                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses             126936384                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses              174297497                       # Number of floating point alu accesses
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iew.lsq.thread0.forwLoads         2267081                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads       954870                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses         1168                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation         1644                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       336723                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads          224                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked      4520046                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                145650                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles              112417307                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles             21352634                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts          296185893                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts             8044                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts             51761496                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts            15332627                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts               968                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents               1031170                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents             19619384                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents          1644                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect         60636                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       103536                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              164172                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts            297401544                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts             55654426                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           303241                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_refs                    70829371                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                11776460                       # Number of branches executed
system.cpu2.iew.exec_stores                  15174945                       # Number of stores executed
system.cpu2.iew.exec_rate                    1.013527                       # Inst execution rate
system.cpu2.iew.wb_sent                     293112051                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                    293057425                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                224780854                       # num instructions producing a value
system.cpu2.iew.wb_consumers                391042664                       # num instructions consuming a value
system.cpu2.iew.wb_rate                      0.998722                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.574824                       # average fanout of values written-back
system.cpu2.commit.commitSquashedInsts        7202014                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls            374                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           144243                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples    292254183                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.988812                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     2.357624                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    233787721     79.99%     79.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     10222753      3.50%     83.49% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      8597670      2.94%     86.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      4830487      1.65%     88.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      3976238      1.36%     89.45% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      1847863      0.63%     90.08% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6      3435654      1.18%     91.26% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      3129647      1.07%     92.33% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8     22426150      7.67%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    292254183                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts           207145586                       # Number of instructions committed
system.cpu2.commit.committedOps             288984474                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                      65802501                       # Number of memory references committed
system.cpu2.commit.loads                     50806602                       # Number of loads committed
system.cpu2.commit.membars                        196                       # Number of memory barriers committed
system.cpu2.commit.branches                  11565109                       # Number of branches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.commit.fp_insts                 166094499                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                178416589                       # Number of committed integer instructions.
system.cpu2.commit.function_calls              954618                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass       204933      0.07%      0.07% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       143832700     49.77%     49.84% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult         305103      0.11%     49.95% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv         1344329      0.47%     50.41% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd      77494908     26.82%     77.23% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     77.23% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     77.23% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     77.23% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     77.23% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     77.23% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     77.23% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     77.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     77.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     77.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     77.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     77.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     77.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     77.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     77.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     77.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     77.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     77.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     77.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     77.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     77.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     77.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     77.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     77.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     77.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     77.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.23% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.23% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        7259589      2.51%     79.74% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       3165659      1.10%     80.84% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead     43547013     15.07%     95.91% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite     11830240      4.09%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        288984474                       # Class of committed instruction
system.cpu2.commit.bw_lim_events             22426150                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                   566014521                       # The number of ROB reads
system.cpu2.rob.rob_writes                  593372055                       # The number of ROB writes
system.cpu2.timesIdled                           1201                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                         184420                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.committedInsts                  207145586                       # Number of Instructions Simulated
system.cpu2.committedOps                    288984474                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.416551                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.416551                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.705940                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.705940                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads               283846113                       # number of integer regfile reads
system.cpu2.int_regfile_writes              113953109                       # number of integer regfile writes
system.cpu2.fp_regfile_reads                309737129                       # number of floating regfile reads
system.cpu2.fp_regfile_writes               154786771                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                 63063361                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                74392760                       # number of cc regfile writes
system.cpu2.misc_regfile_reads               96079207                       # number of misc regfile reads
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements          2733700                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.819274                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           53113393                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2734212                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            19.425485                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle           145188                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   511.819274                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.999647                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999647                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          169                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          343                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        515970836                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       515970836                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::cpu2.data     38719826                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       38719826                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data     14149225                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      14149225                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::cpu2.data     52869051                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        52869051                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data     52869051                       # number of overall hits
system.cpu2.dcache.overall_hits::total       52869051                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data     10438843                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     10438843                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       846684                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       846684                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::cpu2.data     11285527                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      11285527                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data     11285527                       # number of overall misses
system.cpu2.dcache.overall_misses::total     11285527                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data 570903764760                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 570903764760                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data  32047764215                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  32047764215                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data 602951528975                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 602951528975                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data 602951528975                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 602951528975                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data     49158669                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     49158669                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data     14995909                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     14995909                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data     64154578                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     64154578                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data     64154578                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     64154578                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.212350                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.212350                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.056461                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.056461                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.175911                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.175911                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.175911                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.175911                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 54690.329643                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 54690.329643                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 37850.915117                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 37850.915117                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 53426.971463                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 53426.971463                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 53426.971463                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 53426.971463                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs     35303415                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets           44                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           666834                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    52.941834                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets           44                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks      1129664                       # number of writebacks
system.cpu2.dcache.writebacks::total          1129664                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data      8319094                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      8319094                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data          310                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          310                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data      8319404                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      8319404                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data      8319404                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      8319404                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data      2119749                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      2119749                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data       846374                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       846374                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data      2966123                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      2966123                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data      2966123                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      2966123                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data 138643427457                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 138643427457                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data  31476265620                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  31476265620                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data 170119693077                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 170119693077                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data 170119693077                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 170119693077                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.043121                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.043121                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.056440                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.056440                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.046234                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.046234                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.046234                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.046234                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 65405.586915                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 65405.586915                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 37189.546962                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 37189.546962                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 57354.227413                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 57354.227413                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 57354.227413                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 57354.227413                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements             2501                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.914768                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           21876538                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             3013                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          7260.716230                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle            71262                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   511.914768                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.999834                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999834                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          509                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        175044869                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       175044869                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::cpu2.inst     21876538                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       21876538                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst     21876538                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        21876538                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst     21876538                       # number of overall hits
system.cpu2.icache.overall_hits::total       21876538                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         3694                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         3694                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         3694                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          3694                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         3694                       # number of overall misses
system.cpu2.icache.overall_misses::total         3694                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst    189176297                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    189176297                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst    189176297                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    189176297                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst    189176297                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    189176297                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst     21880232                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     21880232                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst     21880232                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     21880232                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst     21880232                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     21880232                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000169                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000169                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000169                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000169                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000169                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000169                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 51211.775041                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 51211.775041                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 51211.775041                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 51211.775041                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 51211.775041                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 51211.775041                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1762                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               38                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    46.368421                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks         2501                       # number of writebacks
system.cpu2.icache.writebacks::total             2501                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst          681                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          681                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst          681                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          681                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst          681                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          681                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst         3013                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         3013                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst         3013                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         3013                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst         3013                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         3013                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst    152430081                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    152430081                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst    152430081                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    152430081                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst    152430081                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    152430081                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000138                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000138                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000138                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000138                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000138                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000138                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 50590.800199                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 50590.800199                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 50590.800199                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 50590.800199                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 50590.800199                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 50590.800199                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.replacements         2552380                       # number of replacements
system.cpu2.l2cache.tags.tagsinuse        4090.668144                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs           3148474                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         2556476                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            1.231568                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle           68000                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::writebacks    32.458886                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.inst    37.714930                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::cpu2.data  4020.494329                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::writebacks     0.007925                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.inst     0.009208                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::cpu2.data     0.981566                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.998698                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          452                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         2366                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2          602                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          676                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses        25377796                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses       25377796                       # Number of data accesses
system.cpu2.l2cache.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.WritebackDirty_hits::writebacks      1129664                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      1129664                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackClean_hits::writebacks         2497                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total         2497                       # number of WritebackClean hits
system.cpu2.l2cache.UpgradeReq_hits::cpu2.data       231907                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total       231907                       # number of UpgradeReq hits
system.cpu2.l2cache.ReadExReq_hits::cpu2.data        87702                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total        87702                       # number of ReadExReq hits
system.cpu2.l2cache.ReadCleanReq_hits::cpu2.inst          901                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadCleanReq_hits::total          901                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadSharedReq_hits::cpu2.data        93711                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total        93711                       # number of ReadSharedReq hits
system.cpu2.l2cache.demand_hits::cpu2.inst          901                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::cpu2.data       181413                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total         182314                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::cpu2.inst          901                       # number of overall hits
system.cpu2.l2cache.overall_hits::cpu2.data       181413                       # number of overall hits
system.cpu2.l2cache.overall_hits::total        182314                       # number of overall hits
system.cpu2.l2cache.UpgradeReq_misses::cpu2.data            2                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu2.l2cache.ReadExReq_misses::cpu2.data       526765                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       526765                       # number of ReadExReq misses
system.cpu2.l2cache.ReadCleanReq_misses::cpu2.inst         2112                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadCleanReq_misses::total         2112                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadSharedReq_misses::cpu2.data      2026038                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      2026038                       # number of ReadSharedReq misses
system.cpu2.l2cache.demand_misses::cpu2.inst         2112                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::cpu2.data      2552803                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      2554915                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::cpu2.inst         2112                       # number of overall misses
system.cpu2.l2cache.overall_misses::cpu2.data      2552803                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      2554915                       # number of overall misses
system.cpu2.l2cache.ReadExReq_miss_latency::cpu2.data  29628344842                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total  29628344842                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::cpu2.inst    146652867                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::total    146652867                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::cpu2.data 136128496069                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 136128496069                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.inst    146652867                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::cpu2.data 165756840911                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 165903493778                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.inst    146652867                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::cpu2.data 165756840911                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 165903493778                       # number of overall miss cycles
system.cpu2.l2cache.WritebackDirty_accesses::writebacks      1129664                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      1129664                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::writebacks         2497                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total         2497                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::cpu2.data       231909                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total       231909                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::cpu2.data       614467                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       614467                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::cpu2.inst         3013                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::total         3013                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::cpu2.data      2119749                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      2119749                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.demand_accesses::cpu2.inst         3013                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::cpu2.data      2734216                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      2737229                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.inst         3013                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::cpu2.data      2734216                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      2737229                       # number of overall (read+write) accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::cpu2.data     0.000009                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.000009                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::cpu2.data     0.857271                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.857271                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::cpu2.inst     0.700962                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::total     0.700962                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::cpu2.data     0.955791                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.955791                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.inst     0.700962                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::cpu2.data     0.933651                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.933395                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.inst     0.700962                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::cpu2.data     0.933651                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.933395                       # miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::cpu2.data 56245.849367                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 56245.849367                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::cpu2.inst 69437.910511                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::total 69437.910511                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::cpu2.data 67189.507832                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 67189.507832                       # average ReadSharedReq miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.inst 69437.910511                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::cpu2.data 64931.309197                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 64935.034542                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.inst 69437.910511                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::cpu2.data 64931.309197                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 64935.034542                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::writebacks      1092468                       # number of writebacks
system.cpu2.l2cache.writebacks::total         1092468                       # number of writebacks
system.cpu2.l2cache.CleanEvict_mshr_misses::writebacks          371                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.CleanEvict_mshr_misses::total          371                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::cpu2.data            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::cpu2.data       526765                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       526765                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::cpu2.inst         2112                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::total         2112                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::cpu2.data      2026038                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      2026038                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.inst         2112                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::cpu2.data      2552803                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      2554915                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.inst         2112                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::cpu2.data      2552803                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      2554915                       # number of overall MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::cpu2.data        26495                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        26495                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::cpu2.data  28137488949                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total  28137488949                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::cpu2.inst    140678310                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::total    140678310                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::cpu2.data 130394847242                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 130394847242                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.inst    140678310                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::cpu2.data 158532336191                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 158673014501                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.inst    140678310                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::cpu2.data 158532336191                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 158673014501                       # number of overall MSHR miss cycles
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::cpu2.data     0.000009                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::cpu2.data     0.857271                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.857271                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::cpu2.inst     0.700962                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::total     0.700962                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::cpu2.data     0.955791                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.955791                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.inst     0.700962                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::cpu2.data     0.933651                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.933395                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.inst     0.700962                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::cpu2.data     0.933651                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.933395                       # mshr miss rate for overall accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu2.data 13247.500000                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total 13247.500000                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::cpu2.data 53415.638755                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 53415.638755                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu2.inst 66609.048295                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 66609.048295                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 64359.526940                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 64359.526940                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.inst 66609.048295                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::cpu2.data 62101.280902                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 62105.007212                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.inst 66609.048295                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::cpu2.data 62101.280902                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 62105.007212                       # average overall mshr miss latency
system.cpu2.toL2Bus.snoop_filter.tot_requests      5709967                       # Total number of requests made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_requests      2971888                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.snoop_filter.tot_snoops         3425                       # Total number of snoops made to the snoop filter.
system.cpu2.toL2Bus.snoop_filter.hit_single_snoops         3425                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.toL2Bus.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu2.toL2Bus.trans_dist::ReadResp      2122759                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackDirty      2222132                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::WritebackClean         2501                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::CleanEvict      3064947                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeReq       231909                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::UpgradeResp       231909                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExReq       614467                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadExResp       614466                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadCleanReq         3013                       # Transaction distribution
system.cpu2.toL2Bus.trans_dist::ReadSharedReq      2119749                       # Transaction distribution
system.cpu2.toL2Bus.pkt_count_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side         8527                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side      8665946                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_count::total          8674473                       # Packet count per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side       352896                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side    247288064                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.pkt_size::total         247640960                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.toL2Bus.snoops                    2553379                       # Total snoops (count)
system.cpu2.toL2Bus.snoopTraffic             69917952                       # Total snoop traffic (bytes)
system.cpu2.toL2Bus.snoop_fanout::samples      5524147                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::mean       0.000622                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::stdev      0.024925                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::0           5520713     99.94%     99.94% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::1              3434      0.06%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.toL2Bus.snoop_fanout::total       5524147                       # Request fanout histogram
system.cpu2.toL2Bus.reqLayer0.occupancy    2656076970                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.reqLayer0.utilization          2.7                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer0.occupancy      3010319                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.toL2Bus.respLayer1.occupancy   2808949386                       # Layer occupancy (ticks)
system.cpu2.toL2Bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.cpu3.branchPred.lookups               12437407                       # Number of BP lookups
system.cpu3.branchPred.condPredicted         12437407                       # Number of conditional branches predicted
system.cpu3.branchPred.condIncorrect           170604                       # Number of conditional branches incorrect
system.cpu3.branchPred.BTBLookups             9946670                       # Number of BTB lookups
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct             0.000000                       # BTB Hit Percentage
system.cpu3.branchPred.usedRAS                1034622                       # Number of times the RAS was used to get a target.
system.cpu3.branchPred.RASInCorrect              8361                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.indirectLookups        9946670                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectHits           7832244                       # Number of indirect target hits.
system.cpu3.branchPred.indirectMisses         2114426                       # Number of indirect misses.
system.cpu3.branchPredindirectMispredicted        70097                       # Number of mispredicted indirect branches.
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                   55659253                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                   15175905                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                       236043                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                        20510                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                5328                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                   21940410                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                          388                       # TLB misses on write requests
system.cpu3.workload.numSyscalls                   80                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::ON    97712975880                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                       293432361                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.fetch.icacheStallCycles          22119662                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.Insts                     213500542                       # Number of instructions fetch has processed
system.cpu3.fetch.Branches                   12437407                       # Number of branches that fetch encountered
system.cpu3.fetch.predictedBranches           8866866                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.Cycles                    270961113                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.SquashCycles                 344856                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.TlbCycles                         6                       # Number of cycles fetch has spent waiting for tlb
system.cpu3.fetch.MiscStallCycles                 404                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.PendingTrapStallCycles         1878                       # Number of stall cycles due to pending traps
system.cpu3.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu3.fetch.IcacheWaitRetryStallCycles          357                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.CacheLines                 21940132                       # Number of cache lines fetched
system.cpu3.fetch.IcacheSquashes                36794                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.rateDist::samples         293255854                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             1.022699                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            2.488683                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               243647613     83.08%     83.08% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 4555733      1.55%     84.64% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 2660202      0.91%     85.54% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 3654035      1.25%     86.79% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2982995      1.02%     87.81% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 2748507      0.94%     88.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 2936272      1.00%     89.75% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 4781856      1.63%     91.38% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                25288641      8.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           293255854                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.branchRate                 0.042386                       # Number of branch fetches per cycle
system.cpu3.fetch.rate                       0.727597                       # Number of inst fetches per cycle
system.cpu3.decode.IdleCycles                13489153                       # Number of cycles decode is idle
system.cpu3.decode.BlockedCycles            238088774                       # Number of cycles decode is blocked
system.cpu3.decode.RunCycles                 29345785                       # Number of cycles decode is running
system.cpu3.decode.UnblockCycles             12159714                       # Number of cycles decode is unblocking
system.cpu3.decode.SquashCycles                172428                       # Number of cycles decode is squashing
system.cpu3.decode.DecodedInsts             298524592                       # Number of instructions handled by decode
system.cpu3.rename.SquashCycles                172428                       # Number of cycles rename is squashing
system.cpu3.rename.IdleCycles                18489071                       # Number of cycles rename is idle
system.cpu3.rename.BlockCycles              150608487                       # Number of cycles rename is blocking
system.cpu3.rename.serializeStallCycles         11906                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.RunCycles                 36012721                       # Number of cycles rename is running
system.cpu3.rename.UnblockCycles             87961241                       # Number of cycles rename is unblocking
system.cpu3.rename.RenamedInsts             297714030                       # Number of instructions processed by rename
system.cpu3.rename.ROBFullEvents              4104980                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.IQFullEvents              21777991                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.LQFullEvents              26401755                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.SQFullEvents              40312877                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.FullRegisterEvents               1                       # Number of times there has been no free registers
system.cpu3.rename.RenamedOperands          348773772                       # Number of destination operands rename has renamed
system.cpu3.rename.RenameLookups            752675540                       # Number of register rename lookups that rename has made
system.cpu3.rename.int_rename_lookups       281057735                       # Number of integer rename lookups
system.cpu3.rename.fp_rename_lookups        312805730                       # Number of floating rename lookups
system.cpu3.rename.CommittedMaps            338467767                       # Number of HB maps that are committed
system.cpu3.rename.UndoneMaps                10305897                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.serializingInsts               252                       # count of serializing insts renamed
system.cpu3.rename.tempSerializingInsts           267                       # count of temporary serializing insts renamed
system.cpu3.rename.skidInsts                 67555656                       # count of insts added to the skid buffer
system.cpu3.memDep0.insertedLoads            51775120                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores           15337539                       # Number of stores inserted to the mem dependence unit.
system.cpu3.memDep0.conflictingLoads          2020733                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores         1635398                       # Number of conflicting stores.
system.cpu3.iq.iqInstsAdded                 296309048                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqNonSpecInstsAdded               2352                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqInstsIssued                297843810                       # Number of instructions issued
system.cpu3.iq.iqSquashedInstsIssued            21418                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedInstsExamined        7411579                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedOperandsExamined      9107509                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.iqSquashedNonSpecRemoved          1978                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.issued_per_cycle::samples    293255854                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        1.015645                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.937802                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          206516093     70.42%     70.42% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           18775062      6.40%     76.82% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           17135953      5.84%     82.67% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           14633866      4.99%     87.66% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           11337231      3.87%     91.52% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            7907076      2.70%     94.22% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            7336979      2.50%     96.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            4919686      1.68%     98.40% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8            4693908      1.60%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      293255854                       # Number of insts issued each cycle
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 869828     23.04%     23.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     23.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     23.04% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd              1542980     40.87%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     63.91% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 65643      1.74%     65.65% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                32493      0.86%     66.51% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead          1257615     33.31%     99.82% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite            6661      0.18%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.FU_type_0::No_OpClass           230704      0.08%      0.08% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            147104213     49.39%     49.47% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult              312525      0.10%     49.57% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv              1344411      0.45%     50.02% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd           77941607     26.17%     76.19% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     76.19% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     76.19% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     76.19% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     76.19% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     76.19% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     76.19% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     76.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     76.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     76.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     76.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     76.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     76.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     76.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     76.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     76.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     76.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     76.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     76.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     76.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     76.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     76.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     76.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     76.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     76.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     76.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.19% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     76.19% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             7649487      2.57%     78.76% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            3344872      1.12%     79.88% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead       48058721     16.14%     96.02% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite      11857270      3.98%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             297843810                       # Type of FU issued
system.cpu3.iq.rate                          1.015034                       # Inst issue rate
system.cpu3.iq.fu_busy_cnt                    3775220                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.012675                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.int_inst_queue_reads         547170897                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_writes        132854515                       # Number of integer instruction queue writes
system.cpu3.iq.int_inst_queue_wakeup_accesses    126013145                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_reads          345569215                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_writes         170870307                       # Number of floating instruction queue writes
system.cpu3.iq.fp_inst_queue_wakeup_accesses    167093973                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.int_alu_accesses             127197619                       # Number of integer alu accesses
system.cpu3.iq.fp_alu_accesses              174190707                       # Number of floating point alu accesses
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iew.lsq.thread0.forwLoads         2278286                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.squashedLoads       984638                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.ignoredResponses         1516                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.memOrderViolation         1892                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.squashedStores       344732                       # Number of stores squashed
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.rescheduledLoads          184                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.cacheBlocked      4519505                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewSquashCycles                172428                       # Number of cycles IEW is squashing
system.cpu3.iew.iewBlockCycles              112239367                       # Number of cycles IEW is blocking
system.cpu3.iew.iewUnblockCycles             21349762                       # Number of cycles IEW is unblocking
system.cpu3.iew.iewDispatchedInsts          296311400                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewDispSquashedInsts            64308                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispLoadInsts             51775120                       # Number of dispatched load instructions
system.cpu3.iew.iewDispStoreInsts            15337539                       # Number of dispatched store instructions
system.cpu3.iew.iewDispNonSpecInsts               946                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewIQFullEvents               1034832                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewLSQFullEvents             19611111                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.memOrderViolationEvents          1892                       # Number of memory order violations
system.cpu3.iew.predictedTakenIncorrect         63436                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.predictedNotTakenIncorrect       128983                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.branchMispredicts              192419                       # Number of branch mispredicts detected at execute
system.cpu3.iew.iewExecutedInsts            297462188                       # Number of executed instructions
system.cpu3.iew.iewExecLoadInsts             55659025                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           381622                       # Number of squashed instructions skipped in execute
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_refs                    70834882                       # number of memory reference insts executed
system.cpu3.iew.exec_branches                11782743                       # Number of branches executed
system.cpu3.iew.exec_stores                  15175857                       # Number of stores executed
system.cpu3.iew.exec_rate                    1.013733                       # Inst execution rate
system.cpu3.iew.wb_sent                     293164109                       # cumulative count of insts sent to commit
system.cpu3.iew.wb_count                    293107118                       # cumulative count of insts written-back
system.cpu3.iew.wb_producers                224787377                       # num instructions producing a value
system.cpu3.iew.wb_consumers                391071659                       # num instructions consuming a value
system.cpu3.iew.wb_rate                      0.998892                       # insts written-back per cycle
system.cpu3.iew.wb_fanout                    0.574798                       # average fanout of values written-back
system.cpu3.commit.commitSquashedInsts        7412076                       # The number of squashed insts skipped by commit
system.cpu3.commit.commitNonSpecStalls            374                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.branchMispredicts           170790                       # The number of times a branch was mispredicted
system.cpu3.commit.committed_per_cycle::samples    292220430                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.988636                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     2.356728                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    233700036     79.97%     79.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     10264595      3.51%     83.49% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      8611681      2.95%     86.43% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      4852364      1.66%     88.09% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      3984510      1.36%     89.46% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      1849794      0.63%     90.09% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6      3439949      1.18%     91.27% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      3112040      1.06%     92.33% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8     22405461      7.67%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    292220430                       # Number of insts commited each cycle
system.cpu3.commit.committedInsts           207077702                       # Number of instructions committed
system.cpu3.commit.committedOps             288899721                       # Number of ops (including micro ops) committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.refs                      65783265                       # Number of memory references committed
system.cpu3.commit.loads                     50790460                       # Number of loads committed
system.cpu3.commit.membars                        196                       # Number of memory barriers committed
system.cpu3.commit.branches                  11563479                       # Number of branches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.commit.fp_insts                 166027522                       # Number of committed floating point instructions.
system.cpu3.commit.int_insts                178380225                       # Number of committed integer instructions.
system.cpu3.commit.function_calls              954456                       # Number of function calls committed.
system.cpu3.commit.op_class_0::No_OpClass       204933      0.07%      0.07% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       143799446     49.77%     49.85% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult         305103      0.11%     49.95% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv         1344329      0.47%     50.42% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd      77462645     26.81%     77.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     77.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     77.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     77.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     77.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     77.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     77.23% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     77.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     77.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     77.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     77.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     77.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     77.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     77.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     77.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     77.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     77.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     77.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     77.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     77.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     77.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     77.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     77.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     77.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     77.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     77.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.23% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.23% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        7259103      2.51%     79.74% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3165497      1.10%     80.84% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead     43531357     15.07%     95.91% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite     11827308      4.09%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        288899721                       # Class of committed instruction
system.cpu3.commit.bw_lim_events             22405461                       # number cycles where commit BW limit reached
system.cpu3.rob.rob_reads                   566126766                       # The number of ROB reads
system.cpu3.rob.rob_writes                  593664607                       # The number of ROB writes
system.cpu3.timesIdled                           1213                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.idleCycles                         176507                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.committedInsts                  207077702                       # Number of Instructions Simulated
system.cpu3.committedOps                    288899721                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              1.417016                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        1.417016                       # CPI: Total CPI of All Threads
system.cpu3.ipc                              0.705708                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.705708                       # IPC: Total IPC of All Threads
system.cpu3.int_regfile_reads               284010243                       # number of integer regfile reads
system.cpu3.int_regfile_writes              114100497                       # number of integer regfile writes
system.cpu3.fp_regfile_reads                309522826                       # number of floating regfile reads
system.cpu3.fp_regfile_writes               154684778                       # number of floating regfile writes
system.cpu3.cc_regfile_reads                 63083422                       # number of cc regfile reads
system.cpu3.cc_regfile_writes                74479548                       # number of cc regfile writes
system.cpu3.misc_regfile_reads               96100602                       # number of misc regfile reads
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements          2732642                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          511.816856                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           53102093                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          2733154                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            19.428870                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle           140193                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   511.816856                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.999642                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999642                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          374                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          138                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        515896186                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       515896186                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::cpu3.data     38710862                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       38710862                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::cpu3.data     14148502                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      14148502                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::cpu3.data     52859364                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        52859364                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::cpu3.data     52859364                       # number of overall hits
system.cpu3.dcache.overall_hits::total       52859364                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::cpu3.data     10441695                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     10441695                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::cpu3.data       844320                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       844320                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::cpu3.data     11286015                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      11286015                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::cpu3.data     11286015                       # number of overall misses
system.cpu3.dcache.overall_misses::total     11286015                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::cpu3.data 567286474671                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 567286474671                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::cpu3.data  32069274625                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  32069274625                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::cpu3.data 599355749296                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 599355749296                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::cpu3.data 599355749296                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 599355749296                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::cpu3.data     49152557                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     49152557                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::cpu3.data     14992822                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     14992822                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::cpu3.data     64145379                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     64145379                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::cpu3.data     64145379                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     64145379                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::cpu3.data     0.212434                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.212434                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::cpu3.data     0.056315                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.056315                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::cpu3.data     0.175944                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.175944                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::cpu3.data     0.175944                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.175944                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::cpu3.data 54328.964279                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 54328.964279                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::cpu3.data 37982.369984                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 37982.369984                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::cpu3.data 53106.056415                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 53106.056415                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::cpu3.data 53106.056415                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 53106.056415                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     36097041                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          180                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           663496                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    54.404308                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          180                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks      1125762                       # number of writebacks
system.cpu3.dcache.writebacks::total          1125762                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::cpu3.data      8322266                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      8322266                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::cpu3.data          303                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          303                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::cpu3.data      8322569                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      8322569                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::cpu3.data      8322569                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      8322569                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::cpu3.data      2119429                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      2119429                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::cpu3.data       844017                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       844017                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::cpu3.data      2963446                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      2963446                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::cpu3.data      2963446                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      2963446                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::cpu3.data 139355518653                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 139355518653                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::cpu3.data  31498446026                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  31498446026                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::cpu3.data 170853964679                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 170853964679                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::cpu3.data 170853964679                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 170853964679                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::cpu3.data     0.043119                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.043119                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::cpu3.data     0.056295                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.056295                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::cpu3.data     0.046199                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.046199                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::cpu3.data     0.046199                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.046199                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::cpu3.data 65751.444683                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 65751.444683                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::cpu3.data 37319.681980                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 37319.681980                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::cpu3.data 57653.814066                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 57653.814066                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::cpu3.data 57653.814066                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 57653.814066                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements             2596                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.913068                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           21936360                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             3108                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          7058.030888                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle            66267                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   511.913068                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.999830                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999830                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        175524132                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       175524132                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::cpu3.inst     21936360                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       21936360                       # number of ReadReq hits
system.cpu3.icache.demand_hits::cpu3.inst     21936360                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        21936360                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::cpu3.inst     21936360                       # number of overall hits
system.cpu3.icache.overall_hits::total       21936360                       # number of overall hits
system.cpu3.icache.ReadReq_misses::cpu3.inst         3768                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3768                       # number of ReadReq misses
system.cpu3.icache.demand_misses::cpu3.inst         3768                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3768                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::cpu3.inst         3768                       # number of overall misses
system.cpu3.icache.overall_misses::total         3768                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::cpu3.inst    183717757                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    183717757                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::cpu3.inst    183717757                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    183717757                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::cpu3.inst    183717757                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    183717757                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::cpu3.inst     21940128                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     21940128                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::cpu3.inst     21940128                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     21940128                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::cpu3.inst     21940128                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     21940128                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::cpu3.inst     0.000172                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000172                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::cpu3.inst     0.000172                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000172                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::cpu3.inst     0.000172                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000172                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::cpu3.inst 48757.366507                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 48757.366507                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::cpu3.inst 48757.366507                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 48757.366507                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::cpu3.inst 48757.366507                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 48757.366507                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         2943                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               62                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    47.467742                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks         2596                       # number of writebacks
system.cpu3.icache.writebacks::total             2596                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::cpu3.inst          660                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          660                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::cpu3.inst          660                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          660                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::cpu3.inst          660                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          660                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::cpu3.inst         3108                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         3108                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::cpu3.inst         3108                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         3108                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::cpu3.inst         3108                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         3108                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::cpu3.inst    149676167                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    149676167                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::cpu3.inst    149676167                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    149676167                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::cpu3.inst    149676167                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    149676167                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::cpu3.inst     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000142                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::cpu3.inst     0.000142                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000142                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::cpu3.inst     0.000142                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000142                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::cpu3.inst 48158.354891                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 48158.354891                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::cpu3.inst 48158.354891                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 48158.354891                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::cpu3.inst 48158.354891                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 48158.354891                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.replacements         2554885                       # number of replacements
system.cpu3.l2cache.tags.tagsinuse        4090.259395                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs           3142439                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs         2558981                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            1.228004                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle           63000                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::writebacks    30.106906                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.inst    37.797078                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::cpu3.data  4022.355412                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::writebacks     0.007350                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.inst     0.009228                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::cpu3.data     0.982020                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.998598                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          440                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1         2270                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2          607                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          779                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses        25366117                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses       25366117                       # Number of data accesses
system.cpu3.l2cache.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.WritebackDirty_hits::writebacks      1125762                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total      1125762                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackClean_hits::writebacks         2592                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total         2592                       # number of WritebackClean hits
system.cpu3.l2cache.UpgradeReq_hits::cpu3.data       230289                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total       230289                       # number of UpgradeReq hits
system.cpu3.l2cache.ReadExReq_hits::cpu3.data        87801                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        87801                       # number of ReadExReq hits
system.cpu3.l2cache.ReadCleanReq_hits::cpu3.inst         1005                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadCleanReq_hits::total         1005                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadSharedReq_hits::cpu3.data        89967                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total        89967                       # number of ReadSharedReq hits
system.cpu3.l2cache.demand_hits::cpu3.inst         1005                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::cpu3.data       177768                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         178773                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::cpu3.inst         1005                       # number of overall hits
system.cpu3.l2cache.overall_hits::cpu3.data       177768                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        178773                       # number of overall hits
system.cpu3.l2cache.UpgradeReq_misses::cpu3.data            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu3.l2cache.ReadExReq_misses::cpu3.data       525927                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       525927                       # number of ReadExReq misses
system.cpu3.l2cache.ReadCleanReq_misses::cpu3.inst         2103                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadCleanReq_misses::total         2103                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadSharedReq_misses::cpu3.data      2029462                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total      2029462                       # number of ReadSharedReq misses
system.cpu3.l2cache.demand_misses::cpu3.inst         2103                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::cpu3.data      2555389                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      2557492                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::cpu3.inst         2103                       # number of overall misses
system.cpu3.l2cache.overall_misses::cpu3.data      2555389                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      2557492                       # number of overall misses
system.cpu3.l2cache.ReadExReq_miss_latency::cpu3.data  29659758219                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  29659758219                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::cpu3.inst    143484372                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::total    143484372                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::cpu3.data 136854270422                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total 136854270422                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.inst    143484372                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::cpu3.data 166514028641                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total 166657513013                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.inst    143484372                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::cpu3.data 166514028641                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total 166657513013                       # number of overall miss cycles
system.cpu3.l2cache.WritebackDirty_accesses::writebacks      1125762                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total      1125762                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::writebacks         2592                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total         2592                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::cpu3.data       230291                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total       230291                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::cpu3.data       613728                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total       613728                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::cpu3.inst         3108                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::total         3108                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::cpu3.data      2119429                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      2119429                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.demand_accesses::cpu3.inst         3108                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::cpu3.data      2733157                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      2736265                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.inst         3108                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::cpu3.data      2733157                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      2736265                       # number of overall (read+write) accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::cpu3.data     0.000009                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.000009                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::cpu3.data     0.856938                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.856938                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::cpu3.inst     0.676641                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::total     0.676641                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::cpu3.data     0.957551                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.957551                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.inst     0.676641                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::cpu3.data     0.934959                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.934665                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.inst     0.676641                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::cpu3.data     0.934959                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.934665                       # miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::cpu3.data 56395.199750                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 56395.199750                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::cpu3.inst 68228.422254                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::total 68228.422254                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::cpu3.data 67433.768369                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 67433.768369                       # average ReadSharedReq miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.inst 68228.422254                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::cpu3.data 65161.910238                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 65164.431800                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.inst 68228.422254                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::cpu3.data 65161.910238                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 65164.431800                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::writebacks      1105992                       # number of writebacks
system.cpu3.l2cache.writebacks::total         1105992                       # number of writebacks
system.cpu3.l2cache.CleanEvict_mshr_misses::writebacks          345                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.CleanEvict_mshr_misses::total          345                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::cpu3.data            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::cpu3.data       525927                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       525927                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::cpu3.inst         2103                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::total         2103                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::cpu3.data      2029462                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total      2029462                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.inst         2103                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::cpu3.data      2555389                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      2557492                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.inst         2103                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::cpu3.data      2555389                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      2557492                       # number of overall MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::cpu3.data        27621                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        27621                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::cpu3.data  28171357323                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  28171357323                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::cpu3.inst    137531809                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::total    137531809                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::cpu3.data 131110917232                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total 131110917232                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.inst    137531809                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::cpu3.data 159282274555                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total 159419806364                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.inst    137531809                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::cpu3.data 159282274555                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total 159419806364                       # number of overall MSHR miss cycles
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::cpu3.data     0.000009                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::cpu3.data     0.856938                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.856938                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::cpu3.inst     0.676641                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::total     0.676641                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::cpu3.data     0.957551                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.957551                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.inst     0.676641                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::cpu3.data     0.934959                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.934665                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.inst     0.676641                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::cpu3.data     0.934959                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.934665                       # mshr miss rate for overall accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu3.data 13810.500000                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total 13810.500000                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::cpu3.data 53565.147488                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 53565.147488                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu3.inst 65397.912030                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 65397.912030                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 64603.780328                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 64603.780328                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.inst 65397.912030                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::cpu3.data 62331.908979                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 62334.430123                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.inst 65397.912030                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::cpu3.data 62331.908979                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 62334.430123                       # average overall mshr miss latency
system.cpu3.toL2Bus.snoop_filter.tot_requests      5705328                       # Total number of requests made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_requests      2968459                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_requests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.snoop_filter.tot_snoops         3310                       # Total number of snoops made to the snoop filter.
system.cpu3.toL2Bus.snoop_filter.hit_single_snoops         3310                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.toL2Bus.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.cpu3.toL2Bus.trans_dist::ReadResp      2122534                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackDirty      2231754                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::WritebackClean         2596                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::CleanEvict      3057613                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeReq       230291                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::UpgradeResp       230291                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExReq       613728                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadExResp       613728                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadCleanReq         3108                       # Transaction distribution
system.cpu3.toL2Bus.trans_dist::ReadSharedReq      2119429                       # Transaction distribution
system.cpu3.toL2Bus.pkt_count_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side         8812                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side      8659535                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_count::total          8668347                       # Packet count per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side       365056                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side    246970624                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.pkt_size::total         247335680                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.toL2Bus.snoops                    2556725                       # Total snoops (count)
system.cpu3.toL2Bus.snoopTraffic             70783488                       # Total snoop traffic (bytes)
system.cpu3.toL2Bus.snoop_fanout::samples      5524494                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::mean       0.000601                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::stdev      0.024507                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::0           5521174     99.94%     99.94% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::1              3320      0.06%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.toL2Bus.snoop_fanout::total       5524494                       # Request fanout histogram
system.cpu3.toL2Bus.reqLayer0.occupancy    2651847886                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.reqLayer0.utilization          2.7                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer0.occupancy      3105224                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.toL2Bus.respLayer1.occupancy   2807292309                       # Layer occupancy (ticks)
system.cpu3.toL2Bus.respLayer1.utilization          2.9                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.l3.tags.replacements                   7403965                       # number of replacements
system.l3.tags.tagsinuse                 117170.199111                       # Cycle average of tags in use
system.l3.tags.total_refs                    12960039                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   7535037                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.719970                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                     55000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks       81.127253                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.inst       316.101766                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu0.data     26989.534997                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.inst       307.381643                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu1.data     29504.055356                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.inst       305.952416                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu2.data     27080.279564                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.inst       332.980824                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu3.data     32252.785291                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.000619                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.inst        0.002412                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu0.data        0.205914                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.inst        0.002345                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu1.data        0.225098                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.inst        0.002334                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu2.data        0.206606                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.inst        0.002540                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu3.data        0.246069                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.893938                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024        131072                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          733                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         4824                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2        31361                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        24525                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        69629                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 335488813                       # Number of tag accesses
system.l3.tags.data_accesses                335488813                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks      4415691                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          4415691                       # number of WritebackDirty hits
system.l3.UpgradeReq_hits::cpu0.data                2                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::cpu1.data                2                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::cpu2.data                2                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::cpu3.data                2                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                    8                       # number of UpgradeReq hits
system.l3.ReadExReq_hits::cpu0.data            236837                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu1.data            224308                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu2.data            215106                       # number of ReadExReq hits
system.l3.ReadExReq_hits::cpu3.data            214192                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                890443                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu0.inst           183                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu0.data        454669                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.inst           192                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu1.data        463532                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.inst           177                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu2.data        456536                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.inst           180                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu3.data        458646                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total           1834115                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu0.inst                  183                       # number of demand (read+write) hits
system.l3.demand_hits::cpu0.data               691506                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.inst                  192                       # number of demand (read+write) hits
system.l3.demand_hits::cpu1.data               687840                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.inst                  177                       # number of demand (read+write) hits
system.l3.demand_hits::cpu2.data               671642                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.inst                  180                       # number of demand (read+write) hits
system.l3.demand_hits::cpu3.data               672838                       # number of demand (read+write) hits
system.l3.demand_hits::total                  2724558                       # number of demand (read+write) hits
system.l3.overall_hits::cpu0.inst                 183                       # number of overall hits
system.l3.overall_hits::cpu0.data              691506                       # number of overall hits
system.l3.overall_hits::cpu1.inst                 192                       # number of overall hits
system.l3.overall_hits::cpu1.data              687840                       # number of overall hits
system.l3.overall_hits::cpu2.inst                 177                       # number of overall hits
system.l3.overall_hits::cpu2.data              671642                       # number of overall hits
system.l3.overall_hits::cpu3.inst                 180                       # number of overall hits
system.l3.overall_hits::cpu3.data              672838                       # number of overall hits
system.l3.overall_hits::total                 2724558                       # number of overall hits
system.l3.ReadExReq_misses::cpu0.data          309084                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu1.data          310742                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu2.data          311659                       # number of ReadExReq misses
system.l3.ReadExReq_misses::cpu3.data          311735                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total             1243220                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu0.inst         1931                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu0.data      1578638                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.inst         1918                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu1.data      1563108                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.inst         1935                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu2.data      1569500                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.inst         1923                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu3.data      1570816                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total         6289769                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu0.inst               1931                       # number of demand (read+write) misses
system.l3.demand_misses::cpu0.data            1887722                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.inst               1918                       # number of demand (read+write) misses
system.l3.demand_misses::cpu1.data            1873850                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.inst               1935                       # number of demand (read+write) misses
system.l3.demand_misses::cpu2.data            1881159                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.inst               1923                       # number of demand (read+write) misses
system.l3.demand_misses::cpu3.data            1882551                       # number of demand (read+write) misses
system.l3.demand_misses::total                7532989                       # number of demand (read+write) misses
system.l3.overall_misses::cpu0.inst              1931                       # number of overall misses
system.l3.overall_misses::cpu0.data           1887722                       # number of overall misses
system.l3.overall_misses::cpu1.inst              1918                       # number of overall misses
system.l3.overall_misses::cpu1.data           1873850                       # number of overall misses
system.l3.overall_misses::cpu2.inst              1935                       # number of overall misses
system.l3.overall_misses::cpu2.data           1881159                       # number of overall misses
system.l3.overall_misses::cpu3.inst              1923                       # number of overall misses
system.l3.overall_misses::cpu3.data           1882551                       # number of overall misses
system.l3.overall_misses::total               7532989                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu0.data  23331755752                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu1.data  23785107162                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu2.data  23854191659                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::cpu3.data  23904587822                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   94875642395                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.inst    127551816                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu0.data 116065001444                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.inst    125329217                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu1.data 115803766236                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.inst    128754307                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu2.data 115679377189                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.inst    125789664                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu3.data 116416655371                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 464472225244                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu0.inst    127551816                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu0.data 139396757196                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.inst    125329217                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu1.data 139588873398                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.inst    128754307                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu2.data 139533568848                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.inst    125789664                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu3.data 140321243193                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     559347867639                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu0.inst    127551816                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu0.data 139396757196                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.inst    125329217                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu1.data 139588873398                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.inst    128754307                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu2.data 139533568848                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.inst    125789664                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu3.data 140321243193                       # number of overall miss cycles
system.l3.overall_miss_latency::total    559347867639                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks      4415691                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      4415691                       # number of WritebackDirty accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu0.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu1.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::cpu3.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total                8                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu0.data        545921                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu1.data        535050                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu2.data        526765                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu3.data        525927                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total           2133663                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.inst         2114                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu0.data      2033307                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.inst         2110                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu1.data      2026640                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.inst         2112                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu2.data      2026036                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.inst         2103                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu3.data      2029462                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       8123884                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu0.inst             2114                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu0.data          2579228                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.inst             2110                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu1.data          2561690                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.inst             2112                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu2.data          2552801                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.inst             2103                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu3.data          2555389                       # number of demand (read+write) accesses
system.l3.demand_accesses::total             10257547                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu0.inst            2114                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu0.data         2579228                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.inst            2110                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu1.data         2561690                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.inst            2112                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu2.data         2552801                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.inst            2103                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu3.data         2555389                       # number of overall (read+write) accesses
system.l3.overall_accesses::total            10257547                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu0.data     0.566170                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu1.data     0.580772                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu2.data     0.591647                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::cpu3.data     0.592734                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.582669                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.inst     0.913434                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu0.data     0.776389                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.inst     0.909005                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu1.data     0.771281                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.inst     0.916193                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu2.data     0.774665                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.inst     0.914408                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu3.data     0.774006                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.774232                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu0.inst        0.913434                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu0.data        0.731894                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.inst        0.909005                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu1.data        0.731490                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.inst        0.916193                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu2.data        0.736900                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.inst        0.914408                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu3.data        0.736698                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.734385                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu0.inst       0.913434                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu0.data       0.731894                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.inst       0.909005                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu1.data       0.731490                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.inst       0.916193                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu2.data       0.736900                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.inst       0.914408                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu3.data       0.736698                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.734385                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu0.data 75486.779490                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu1.data 76542.942898                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu2.data 76539.396132                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::cpu3.data 76682.399544                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 76314.443457                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.inst 66054.798550                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu0.data 73522.239705                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.inst 65343.700209                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu1.data 74085.582209                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.inst 66539.693540                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu2.data 73704.604772                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.inst 65413.241810                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu3.data 74112.216435                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 73845.673067                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu0.inst 66054.798550                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu0.data 73843.901377                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.inst 65343.700209                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu1.data 74493.088240                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.inst 66539.693540                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu2.data 74174.255790                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.inst 65413.241810                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu3.data 74537.817670                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 74253.110902                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.inst 66054.798550                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu0.data 73843.901377                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.inst 65343.700209                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu1.data 74493.088240                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.inst 66539.693540                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu2.data 74174.255790                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.inst 65413.241810                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu3.data 74537.817670                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 74253.110902                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks              2006171                       # number of writebacks
system.l3.writebacks::total                   2006171                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks         2028                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          2028                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu0.data       309084                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu1.data       310742                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu2.data       311659                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::cpu3.data       311735                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total        1243220                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.inst         1931                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu0.data      1578638                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.inst         1918                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu1.data      1563108                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.inst         1935                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu2.data      1569500                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.inst         1923                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu3.data      1570816                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total      6289769                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu0.inst          1931                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu0.data       1887722                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.inst          1918                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu1.data       1873850                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.inst          1935                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu2.data       1881159                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.inst          1923                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu3.data       1882551                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           7532989                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu0.inst         1931                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu0.data      1887722                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.inst         1918                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu1.data      1873850                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.inst         1935                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu2.data      1881159                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.inst         1923                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu3.data      1882551                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          7532989                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu0.data  21221961771                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu1.data  21663918356                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu2.data  21726770058                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::cpu3.data  21776705175                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  86389355360                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.inst    114367944                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu0.data 105289242054                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.inst    112234053                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu1.data 105134051210                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.inst    115545411                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu2.data 104966096470                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.inst    112664344                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu3.data 105694230767                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 421538432253                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.inst    114367944                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu0.data 126511203825                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.inst    112234053                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu1.data 126797969566                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.inst    115545411                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu2.data 126692866528                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.inst    112664344                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu3.data 127470935942                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 507927787613                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.inst    114367944                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu0.data 126511203825                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.inst    112234053                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu1.data 126797969566                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.inst    115545411                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu2.data 126692866528                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.inst    112664344                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu3.data 127470935942                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 507927787613                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu0.data     0.566170                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu1.data     0.580772                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu2.data     0.591647                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::cpu3.data     0.592734                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.582669                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.inst     0.913434                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu0.data     0.776389                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.inst     0.909005                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu1.data     0.771281                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.inst     0.916193                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu2.data     0.774665                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.inst     0.914408                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu3.data     0.774006                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.774232                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu0.inst     0.913434                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu0.data     0.731894                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.inst     0.909005                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu1.data     0.731490                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.inst     0.916193                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu2.data     0.736900                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.inst     0.914408                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu3.data     0.736698                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.734385                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu0.inst     0.913434                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu0.data     0.731894                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.inst     0.909005                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu1.data     0.731490                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.inst     0.916193                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu2.data     0.736900                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.inst     0.914408                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu3.data     0.736698                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.734385                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu0.data 68660.822854                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu1.data 69716.737216                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu2.data 69713.276555                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::cpu3.data 69856.465187                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 69488.389312                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.inst 59227.314345                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu0.data 66696.254654                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.inst 58516.190302                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu1.data 67259.620711                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.inst 59713.390698                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu2.data 66878.685231                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.inst 58587.802392                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu3.data 67286.194416                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 67019.700128                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.inst 59227.314345                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu0.data 67017.920978                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.inst 58516.190302                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu1.data 67667.086248                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.inst 59713.390698                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu2.data 67348.303109                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.inst 58587.802392                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu3.data 67711.810167                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 67427.124560                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.inst 59227.314345                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu0.data 67017.920978                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.inst 58516.190302                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu1.data 67667.086248                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.inst 59713.390698                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu2.data 67348.303109                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.inst 58587.802392                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu3.data 67711.810167                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 67427.124560                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests      14933067                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      7400081                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6289763                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2006171                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5393908                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1243220                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1243220                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6289768                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     22466050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     22466050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               22466050                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port    610505856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    610505856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               610505856                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           7532988                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 7532988    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             7532988                       # Request fanout histogram
system.membus.reqLayer8.occupancy         25171819616                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization              25.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy        39036068063                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             39.9                       # Layer utilization (%)
system.tol3bus.snoop_filter.tot_requests     20497111                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests     10239572                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops           5914                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops         5914                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED  97712975880                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           8123877                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      6421862                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict        11221659                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq               8                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp              8                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq          2133663                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp         2133662                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      8123884                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu0.l2cache.mem_side::system.l3.cpu_side      7739505                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu1.l2cache.mem_side::system.l3.cpu_side      7686900                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu2.l2cache.mem_side::system.l3.cpu_side      7660276                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu3.l2cache.mem_side::system.l3.cpu_side      7667977                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total              30754658                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu0.l2cache.mem_side::system.l3.cpu_side    236004928                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu1.l2cache.mem_side::system.l3.cpu_side    235186752                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu2.l2cache.mem_side::system.l3.cpu_side    233432256                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu3.l2cache.mem_side::system.l3.cpu_side    234462784                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total              939086720                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         7403965                       # Total snoops (count)
system.tol3bus.snoopTraffic                 128394944                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         17661520                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000335                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.018296                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               17655606     99.97%     99.97% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   5914      0.03%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           17661520                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        33100092531                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization             33.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        8239789403                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             8.4                       # Layer utilization (%)
system.tol3bus.respLayer1.occupancy        8183603228                       # Layer occupancy (ticks)
system.tol3bus.respLayer1.utilization             8.4                       # Layer utilization (%)
system.tol3bus.respLayer2.occupancy        8153561325                       # Layer occupancy (ticks)
system.tol3bus.respLayer2.utilization             8.3                       # Layer utilization (%)
system.tol3bus.respLayer3.occupancy        8164236529                       # Layer occupancy (ticks)
system.tol3bus.respLayer3.utilization             8.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
